--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-04-23, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91979 paths analyzed, 3670 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.980 - 1.067)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A6      net (fanout=11)       1.379   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CE      net (fanout=8)        2.296   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_31
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (0.733ns logic, 3.675ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.980 - 1.067)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A6      net (fanout=11)       1.379   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CE      net (fanout=8)        2.296   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_30
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (0.733ns logic, 3.675ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_29 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.980 - 1.067)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A6      net (fanout=11)       1.379   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CE      net (fanout=8)        2.296   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_29
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (0.733ns logic, 3.675ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.980 - 1.067)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A6      net (fanout=11)       1.379   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CE      net (fanout=8)        2.296   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_28
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (0.733ns logic, 3.675ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.979 - 1.067)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A6      net (fanout=11)       1.379   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CE      net (fanout=8)        2.287   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_24
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (0.733ns logic, 3.666ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.979 - 1.067)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A6      net (fanout=11)       1.379   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CE      net (fanout=8)        2.287   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_27
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (0.733ns logic, 3.666ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.979 - 1.067)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A6      net (fanout=11)       1.379   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CE      net (fanout=8)        2.287   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_25
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (0.733ns logic, 3.666ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.979 - 1.067)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A6      net (fanout=11)       1.379   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CE      net (fanout=8)        2.287   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_26
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (0.733ns logic, 3.666ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.980 - 1.078)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A4      net (fanout=9)        1.322   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CE      net (fanout=8)        2.296   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_30
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (0.689ns logic, 3.618ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.980 - 1.078)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A4      net (fanout=9)        1.322   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CE      net (fanout=8)        2.296   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_31
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (0.689ns logic, 3.618ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.980 - 1.078)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A4      net (fanout=9)        1.322   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CE      net (fanout=8)        2.296   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_28
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (0.689ns logic, 3.618ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_29 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.980 - 1.078)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A4      net (fanout=9)        1.322   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CE      net (fanout=8)        2.296   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y74.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_29
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (0.689ns logic, 3.618ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.298ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.979 - 1.078)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A4      net (fanout=9)        1.322   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CE      net (fanout=8)        2.287   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_27
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (0.689ns logic, 3.609ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.298ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.979 - 1.078)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A4      net (fanout=9)        1.322   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CE      net (fanout=8)        2.287   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_26
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (0.689ns logic, 3.609ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.298ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.979 - 1.078)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A4      net (fanout=9)        1.322   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CE      net (fanout=8)        2.287   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_25
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (0.689ns logic, 3.609ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.298ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.979 - 1.078)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A4      net (fanout=9)        1.322   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CE      net (fanout=8)        2.287   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y73.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_24
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (0.689ns logic, 3.609ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.979 - 1.067)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A6      net (fanout=11)       1.379   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y72.CE      net (fanout=8)        2.168   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y72.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_20
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (0.733ns logic, 3.547ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.979 - 1.067)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A6      net (fanout=11)       1.379   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y72.CE      net (fanout=8)        2.168   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y72.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_23
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (0.733ns logic, 3.547ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.979 - 1.067)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A6      net (fanout=11)       1.379   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y72.CE      net (fanout=8)        2.168   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y72.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_21
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (0.733ns logic, 3.547ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.979 - 1.067)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refSecCount_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A6      net (fanout=11)       1.379   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y51.A       Tilo                  0.068   ftop/cap0/controlReg<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y72.CE      net (fanout=8)        2.168   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X40Y72.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_22
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (0.733ns logic, 3.547ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.772 - 0.665)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.CQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_2
    SLICE_X1Y39.CX       net (fanout=4)        0.104   ftop/ctop/inf/cp/timeServ_refFreeCount<2>
    SLICE_X1Y39.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.772 - 0.665)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_1 to ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.BQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_1
    SLICE_X1Y39.BX       net (fanout=4)        0.104   ftop/ctop/inf/cp/timeServ_refFreeCount<1>
    SLICE_X1Y39.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_3 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.772 - 0.665)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_3 to ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.DQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_3
    SLICE_X1Y39.DX       net (fanout=4)        0.105   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
    SLICE_X1Y39.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_xo2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.772 - 0.665)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_xo2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.AQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X1Y39.AX       net (fanout=5)        0.110   ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X1Y39.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_15 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.758 - 0.650)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_15 to ftop/ctop/inf/cp/timeServ_lastSecond_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<15>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_15
    SLICE_X17Y39.DX      net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_fracSeconds<15>
    SLICE_X17Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_lastSecond<15>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_15
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.039ns logic, 0.110ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.758 - 0.650)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_14 to ftop/ctop/inf/cp/timeServ_lastSecond_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.CQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<15>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_14
    SLICE_X17Y39.CX      net (fanout=4)        0.111   ftop/ctop/inf/cp/timeServ_fracSeconds<14>
    SLICE_X17Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_lastSecond<15>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_14
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.039ns logic, 0.111ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_12 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.758 - 0.650)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_12 to ftop/ctop/inf/cp/timeServ_lastSecond_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<15>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_12
    SLICE_X17Y39.AX      net (fanout=4)        0.111   ftop/ctop/inf/cp/timeServ_fracSeconds<12>
    SLICE_X17Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_lastSecond<15>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_12
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.039ns logic, 0.111ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_13 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.758 - 0.650)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_13 to ftop/ctop/inf/cp/timeServ_lastSecond_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<15>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_13
    SLICE_X17Y39.BX      net (fanout=4)        0.112   ftop/ctop/inf/cp/timeServ_fracSeconds<13>
    SLICE_X17Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_lastSecond<15>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_13
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (0.039ns logic, 0.112ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.772 - 0.665)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.CQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_2
    SLICE_X0Y39.CX       net (fanout=4)        0.104   ftop/ctop/inf/cp/timeServ_refFreeCount<2>
    SLICE_X0Y39.CLK      Tckdi       (-Th)     0.042   ftop/ctop/inf/cp/timeServ_refFreeSpan<3>
                                                       ftop/ctop/inf/cp/Msub_timeServ_refFreeSpan$D_IN_cy<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_3
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.056ns logic, 0.104ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_xo2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.772 - 0.665)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_xo2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.AQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X0Y39.AX       net (fanout=5)        0.110   ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X0Y39.CLK      Tckdi       (-Th)     0.045   ftop/ctop/inf/cp/timeServ_refFreeSpan<3>
                                                       ftop/ctop/inf/cp/Msub_timeServ_refFreeSpan$D_IN_cy<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_1
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.053ns logic, 0.110ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.772 - 0.665)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_1 to ftop/ctop/inf/cp/timeServ_refFreeSpan_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.BQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_1
    SLICE_X0Y39.BX       net (fanout=4)        0.104   ftop/ctop/inf/cp/timeServ_refFreeCount<1>
    SLICE_X0Y39.CLK      Tckdi       (-Th)     0.027   ftop/ctop/inf/cp/timeServ_refFreeSpan<3>
                                                       ftop/ctop/inf/cp/Msub_timeServ_refFreeSpan$D_IN_cy<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_2
    -------------------------------------------------  ---------------------------
    Total                                      0.175ns (0.071ns logic, 0.104ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_12 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.758 - 0.650)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_12 to ftop/ctop/inf/cp/timeServ_delSecond_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<15>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_12
    SLICE_X16Y39.AX      net (fanout=4)        0.111   ftop/ctop/inf/cp/timeServ_fracSeconds<12>
    SLICE_X16Y39.CLK     Tckdi       (-Th)     0.045   ftop/ctop/inf/cp/timeServ_delSecond<15>
                                                       ftop/ctop/inf/cp/Msub_timeServ_delSecond$D_IN_cy<15>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_13
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (0.070ns logic, 0.111ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.758 - 0.650)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_14 to ftop/ctop/inf/cp/timeServ_delSecond_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.CQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<15>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_14
    SLICE_X16Y39.CX      net (fanout=4)        0.111   ftop/ctop/inf/cp/timeServ_fracSeconds<14>
    SLICE_X16Y39.CLK     Tckdi       (-Th)     0.042   ftop/ctop/inf/cp/timeServ_delSecond<15>
                                                       ftop/ctop/inf/cp/Msub_timeServ_delSecond$D_IN_cy<15>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_15
    -------------------------------------------------  ---------------------------
    Total                                      0.184ns (0.073ns logic, 0.111ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_3 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.486 - 0.451)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_3 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_3
    SLICE_X16Y29.DX      net (fanout=2)        0.105   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
    SLICE_X16Y29.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.486 - 0.451)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_1 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_1
    SLICE_X16Y29.BX      net (fanout=2)        0.105   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<1>
    SLICE_X16Y29.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.772 - 0.665)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.CQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_2
    SLICE_X0Y39.C5       net (fanout=4)        0.122   ftop/ctop/inf/cp/timeServ_refFreeCount<2>
    SLICE_X0Y39.CLK      Tah         (-Th)     0.033   ftop/ctop/inf/cp/timeServ_refFreeSpan<3>
                                                       ftop/ctop/inf/cp/Msub_timeServ_refFreeSpan$D_IN_lut<2>
                                                       ftop/ctop/inf/cp/Msub_timeServ_refFreeSpan$D_IN_cy<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_2
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.065ns logic, 0.122ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_xo2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.772 - 0.665)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_xo2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.AQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X0Y39.A5       net (fanout=5)        0.128   ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X0Y39.CLK      Tah         (-Th)     0.039   ftop/ctop/inf/cp/timeServ_refFreeSpan<3>
                                                       ftop/ctop/inf/cp/Msub_timeServ_refFreeSpan$D_IN_lut<0>
                                                       ftop/ctop/inf/cp/Msub_timeServ_refFreeSpan$D_IN_cy<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_0
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.059ns logic, 0.128ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.484 - 0.445)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_0 to ftop/ctop/inf/cp/timeServ_jamFracVal_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y40.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<3>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_0
    SLICE_X21Y41.AX      net (fanout=1)        0.098   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<0>
    SLICE_X21Y41.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<19>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_16
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.484 - 0.445)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_2 to ftop/ctop/inf/cp/timeServ_jamFracVal_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y40.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<3>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_2
    SLICE_X21Y41.CX      net (fanout=1)        0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<2>
    SLICE_X21Y41.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<19>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_18
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.772 - 0.665)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_1 to ftop/ctop/inf/cp/timeServ_refFreeSpan_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.BQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_1
    SLICE_X0Y39.BX       net (fanout=4)        0.104   ftop/ctop/inf/cp/timeServ_refFreeCount<1>
    SLICE_X0Y39.CLK      Tckdi       (-Th)     0.011   ftop/ctop/inf/cp/timeServ_refFreeSpan<3>
                                                       ftop/ctop/inf/cp/Msub_timeServ_refFreeSpan$D_IN_cy<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_3
    -------------------------------------------------  ---------------------------
    Total                                      0.191ns (0.087ns logic, 0.104ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk$O_BUFG/I0
  Logical resource: ftop/sys0_clk$O_BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: ftop/sys0_clk$O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS$dD_OUT/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/dD_OUT_0/SR
  Location pin: SLICE_X0Y32.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dLastState/SR
  Location pin: SLICE_X0Y36.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg1/SR
  Location pin: SLICE_X0Y36.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Location pin: SLICE_X0Y36.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_refFreeSpan<7>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_refFreeSamp_7/SR
  Location pin: SLICE_X0Y40.SR
  Clock network: ftop/ctop/inf/cp/RST_N_sys0_rst_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_refFreeSpan<7>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_refFreeSamp_6/SR
  Location pin: SLICE_X0Y40.SR
  Clock network: ftop/ctop/inf/cp/RST_N_sys0_rst_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_refFreeSpan<7>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_refFreeSamp_5/SR
  Location pin: SLICE_X0Y40.SR
  Clock network: ftop/ctop/inf/cp/RST_N_sys0_rst_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_refFreeSpan<7>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_refFreeSamp_4/SR
  Location pin: SLICE_X0Y40.SR
  Clock network: ftop/ctop/inf/cp/RST_N_sys0_rst_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5147229 paths analyzed, 134469 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.988ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciDevice_14 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_inF/dreg_152 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.834ns (Levels of Logic = 10)
  Clock Path Skew:      -0.085ns (1.512 - 1.597)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciDevice_14 to ftop/ctop/inf/dp0/tlp_inF/dreg_152
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y108.CQ    Tcko                  0.337   ftop/pciDevice<14>
                                                       ftop/pciDevice_14
    SLICE_X109Y108.D2    net (fanout=5)        0.848   ftop/pciDevice<14>
    SLICE_X109Y108.D     Tilo                  0.068   ftop/pciDevice<14>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN55
    SLICE_X109Y104.A4    net (fanout=1)        0.535   ftop/ctop/inf/dp0/tlp_lastMetaV$EN55
    SLICE_X109Y104.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaReqTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN59
    SLICE_X112Y98.A6     net (fanout=2)        0.606   ftop/ctop/inf/dp0/tlp_lastMetaV$EN5
    SLICE_X112Y98.A      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN1
    SLICE_X112Y98.B5     net (fanout=63)       0.336   ftop/ctop/inf/dp0/tlp_lastMetaV$EN
    SLICE_X112Y98.B      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN1
    SLICE_X111Y105.A6    net (fanout=191)      0.724   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
    SLICE_X111Y105.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg21
    SLICE_X111Y105.C6    net (fanout=2)        0.227   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg2
    SLICE_X111Y105.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullResponseBody1
    SLICE_X111Y105.D5    net (fanout=114)      0.348   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullResponseBody
    SLICE_X111Y105.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
                                                       ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN1
    SLICE_X108Y106.A6    net (fanout=6)        0.362   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
    SLICE_X108Y106.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_inF$D_OUT<6>
                                                       ftop/ctop/inf/dp0/tlp_tlpRcvBusy$EN1
    SLICE_X108Y106.B5    net (fanout=2)        0.307   ftop/ctop/inf/dp0/tlp_tlpRcvBusy$EN
    SLICE_X108Y106.B     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_inF$D_OUT<6>
                                                       ftop/ctop/inf/dp0/tlp_inF$DEQ1
    SLICE_X109Y115.D6    net (fanout=16)       0.811   ftop/ctop/inf/dp0/tlp_inF$DEQ
    SLICE_X109Y115.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_inF/sdx
                                                       ftop/ctop/inf/dp0/tlp_inF/sdx11
    SLICE_X106Y127.CE    net (fanout=26)       1.429   ftop/ctop/inf/dp0/tlp_inF/sdx
    SLICE_X106Y127.CLK   Tceck                 0.284   ftop/ctop/inf/dp0/tlp_inF$D_OUT<152>
                                                       ftop/ctop/inf/dp0/tlp_inF/dreg_152
    -------------------------------------------------  ---------------------------
    Total                                      7.834ns (1.301ns logic, 6.533ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciDevice_12 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_inF/dreg_152 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.820ns (Levels of Logic = 11)
  Clock Path Skew:      -0.085ns (1.512 - 1.597)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciDevice_12 to ftop/ctop/inf/dp0/tlp_inF/dreg_152
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y108.AQ    Tcko                  0.337   ftop/pciDevice<14>
                                                       ftop/pciDevice_12
    SLICE_X109Y108.A1    net (fanout=5)        0.716   ftop/pciDevice<12>
    SLICE_X109Y108.A     Tilo                  0.068   ftop/pciDevice<14>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN53
    SLICE_X109Y104.B6    net (fanout=1)        0.475   ftop/ctop/inf/dp0/tlp_lastMetaV$EN53
    SLICE_X109Y104.B     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaReqTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN54
    SLICE_X109Y104.A6    net (fanout=1)        0.110   ftop/ctop/inf/dp0/tlp_lastMetaV$EN54
    SLICE_X109Y104.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaReqTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN59
    SLICE_X112Y98.A6     net (fanout=2)        0.606   ftop/ctop/inf/dp0/tlp_lastMetaV$EN5
    SLICE_X112Y98.A      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN1
    SLICE_X112Y98.B5     net (fanout=63)       0.336   ftop/ctop/inf/dp0/tlp_lastMetaV$EN
    SLICE_X112Y98.B      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN1
    SLICE_X111Y105.A6    net (fanout=191)      0.724   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
    SLICE_X111Y105.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg21
    SLICE_X111Y105.C6    net (fanout=2)        0.227   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg2
    SLICE_X111Y105.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullResponseBody1
    SLICE_X111Y105.D5    net (fanout=114)      0.348   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullResponseBody
    SLICE_X111Y105.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
                                                       ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN1
    SLICE_X108Y106.A6    net (fanout=6)        0.362   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
    SLICE_X108Y106.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_inF$D_OUT<6>
                                                       ftop/ctop/inf/dp0/tlp_tlpRcvBusy$EN1
    SLICE_X108Y106.B5    net (fanout=2)        0.307   ftop/ctop/inf/dp0/tlp_tlpRcvBusy$EN
    SLICE_X108Y106.B     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_inF$D_OUT<6>
                                                       ftop/ctop/inf/dp0/tlp_inF$DEQ1
    SLICE_X109Y115.D6    net (fanout=16)       0.811   ftop/ctop/inf/dp0/tlp_inF$DEQ
    SLICE_X109Y115.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_inF/sdx
                                                       ftop/ctop/inf/dp0/tlp_inF/sdx11
    SLICE_X106Y127.CE    net (fanout=26)       1.429   ftop/ctop/inf/dp0/tlp_inF/sdx
    SLICE_X106Y127.CLK   Tceck                 0.284   ftop/ctop/inf/dp0/tlp_inF$D_OUT<152>
                                                       ftop/ctop/inf/dp0/tlp_inF/dreg_152
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (1.369ns logic, 6.451ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_22 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.823ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (1.052 - 1.108)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_22 to ftop/ctop/inf/cp/cpReq_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.DQ      Tcko                  0.381   ftop/ctop/inf/cp/cpReq<22>
                                                       ftop/ctop/inf/cp/cpReq_22
    SLICE_X68Y54.D5      net (fanout=63)       0.954   ftop/ctop/inf/cp/cpReq<22>
    SLICE_X68Y54.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X67Y52.A4      net (fanout=18)       0.971   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X67Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X58Y52.A4      net (fanout=25)       0.944   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X58Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X58Y50.D5      net (fanout=2)        0.331   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X58Y50.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       _LC_3_0
    SLICE_X59Y51.A4      net (fanout=1)        0.403   _LC_3_0
    SLICE_X59Y51.A       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct$D_IN<2>1
                                                       ftop/ctop/inf/cp/N492
    SLICE_X61Y53.C6      net (fanout=1)        0.471   ftop/ctop/inf/cp/N492
    SLICE_X61Y53.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead1
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X67Y55.B5      net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X67Y55.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X72Y62.B6      net (fanout=21)       0.766   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X72Y62.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<24>
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1
    SLICE_X74Y61.C6      net (fanout=7)        0.262   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X74Y61.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_respF_1$EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq$EN3
    SLICE_X71Y60.CE      net (fanout=27)       0.744   ftop/ctop/inf/cp/cpReq$EN
    SLICE_X71Y60.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_23
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (1.311ns logic, 6.512ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_32 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (2.423 - 2.594)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y136.BQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B6    net (fanout=8)        0.582   ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X145Y125.D6    net (fanout=41)       0.860   ftop/ctop$EN_server_response_get
    SLICE_X145Y125.D     Tilo                  0.068   ftop/pciw_i2pS<67>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X132Y134.CE    net (fanout=37)       1.374   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X132Y134.CLK   Tceck                 0.284   ftop/ctop$server_response_get<35>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_32
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (0.757ns logic, 2.816ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_35 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (2.423 - 2.594)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y136.BQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B6    net (fanout=8)        0.582   ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X145Y125.D6    net (fanout=41)       0.860   ftop/ctop$EN_server_response_get
    SLICE_X145Y125.D     Tilo                  0.068   ftop/pciw_i2pS<67>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X132Y134.CE    net (fanout=37)       1.374   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X132Y134.CLK   Tceck                 0.284   ftop/ctop$server_response_get<35>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_35
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (0.757ns logic, 2.816ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_34 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (2.423 - 2.594)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y136.BQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B6    net (fanout=8)        0.582   ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X145Y125.D6    net (fanout=41)       0.860   ftop/ctop$EN_server_response_get
    SLICE_X145Y125.D     Tilo                  0.068   ftop/pciw_i2pS<67>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X132Y134.CE    net (fanout=37)       1.374   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X132Y134.CLK   Tceck                 0.284   ftop/ctop$server_response_get<35>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_34
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (0.757ns logic, 2.816ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_33 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (2.423 - 2.594)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y136.BQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B6    net (fanout=8)        0.582   ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X145Y125.D6    net (fanout=41)       0.860   ftop/ctop$EN_server_response_get
    SLICE_X145Y125.D     Tilo                  0.068   ftop/pciw_i2pS<67>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X132Y134.CE    net (fanout=37)       1.374   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X132Y134.CLK   Tceck                 0.284   ftop/ctop$server_response_get<35>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_33
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (0.757ns logic, 2.816ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_22 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.805ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (1.050 - 1.108)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_22 to ftop/ctop/inf/cp/cpReq_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.DQ      Tcko                  0.381   ftop/ctop/inf/cp/cpReq<22>
                                                       ftop/ctop/inf/cp/cpReq_22
    SLICE_X68Y54.D5      net (fanout=63)       0.954   ftop/ctop/inf/cp/cpReq<22>
    SLICE_X68Y54.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X67Y52.A4      net (fanout=18)       0.971   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X67Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X58Y52.A4      net (fanout=25)       0.944   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X58Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X58Y50.D5      net (fanout=2)        0.331   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X58Y50.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       _LC_3_0
    SLICE_X59Y51.A4      net (fanout=1)        0.403   _LC_3_0
    SLICE_X59Y51.A       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct$D_IN<2>1
                                                       ftop/ctop/inf/cp/N492
    SLICE_X61Y53.C6      net (fanout=1)        0.471   ftop/ctop/inf/cp/N492
    SLICE_X61Y53.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead1
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X67Y55.B5      net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X67Y55.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X72Y62.B6      net (fanout=21)       0.766   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X72Y62.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<24>
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1
    SLICE_X74Y61.C6      net (fanout=7)        0.262   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X74Y61.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_respF_1$EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq$EN3
    SLICE_X69Y59.CE      net (fanout=27)       0.726   ftop/ctop/inf/cp/cpReq$EN
    SLICE_X69Y59.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>
                                                       ftop/ctop/inf/cp/cpReq_21
    -------------------------------------------------  ---------------------------
    Total                                      7.805ns (1.311ns logic, 6.494ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/dp0/tlp_dmaReqTag_1 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_inF/dreg_152 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.784ns (Levels of Logic = 11)
  Clock Path Skew:      -0.077ns (1.512 - 1.589)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/dp0/tlp_dmaReqTag_1 to ftop/ctop/inf/dp0/tlp_inF/dreg_152
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y104.BQ    Tcko                  0.337   ftop/ctop/inf/dp0/tlp_dmaReqTag<3>
                                                       ftop/ctop/inf/dp0/tlp_dmaReqTag_1
    SLICE_X110Y104.C1    net (fanout=1)        0.851   ftop/ctop/inf/dp0/tlp_dmaReqTag<1>
    SLICE_X110Y104.C     Tilo                  0.068   ftop/pciDevice<7>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN51
    SLICE_X109Y104.B5    net (fanout=1)        0.304   ftop/ctop/inf/dp0/tlp_lastMetaV$EN51
    SLICE_X109Y104.B     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaReqTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN54
    SLICE_X109Y104.A6    net (fanout=1)        0.110   ftop/ctop/inf/dp0/tlp_lastMetaV$EN54
    SLICE_X109Y104.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaReqTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN59
    SLICE_X112Y98.A6     net (fanout=2)        0.606   ftop/ctop/inf/dp0/tlp_lastMetaV$EN5
    SLICE_X112Y98.A      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN1
    SLICE_X112Y98.B5     net (fanout=63)       0.336   ftop/ctop/inf/dp0/tlp_lastMetaV$EN
    SLICE_X112Y98.B      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN1
    SLICE_X111Y105.A6    net (fanout=191)      0.724   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
    SLICE_X111Y105.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg21
    SLICE_X111Y105.C6    net (fanout=2)        0.227   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg2
    SLICE_X111Y105.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullResponseBody1
    SLICE_X111Y105.D5    net (fanout=114)      0.348   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullResponseBody
    SLICE_X111Y105.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
                                                       ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN1
    SLICE_X108Y106.A6    net (fanout=6)        0.362   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
    SLICE_X108Y106.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_inF$D_OUT<6>
                                                       ftop/ctop/inf/dp0/tlp_tlpRcvBusy$EN1
    SLICE_X108Y106.B5    net (fanout=2)        0.307   ftop/ctop/inf/dp0/tlp_tlpRcvBusy$EN
    SLICE_X108Y106.B     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_inF$D_OUT<6>
                                                       ftop/ctop/inf/dp0/tlp_inF$DEQ1
    SLICE_X109Y115.D6    net (fanout=16)       0.811   ftop/ctop/inf/dp0/tlp_inF$DEQ
    SLICE_X109Y115.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_inF/sdx
                                                       ftop/ctop/inf/dp0/tlp_inF/sdx11
    SLICE_X106Y127.CE    net (fanout=26)       1.429   ftop/ctop/inf/dp0/tlp_inF/sdx
    SLICE_X106Y127.CLK   Tceck                 0.284   ftop/ctop/inf/dp0/tlp_inF$D_OUT<152>
                                                       ftop/ctop/inf/dp0/tlp_inF/dreg_152
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (1.369ns logic, 6.415ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_62 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 2)
  Clock Path Skew:      -0.169ns (2.425 - 2.594)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y136.BQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B6    net (fanout=8)        0.582   ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X145Y125.D6    net (fanout=41)       0.860   ftop/ctop$EN_server_response_get
    SLICE_X145Y125.D     Tilo                  0.068   ftop/pciw_i2pS<67>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X134Y135.CE    net (fanout=37)       1.369   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X134Y135.CLK   Tceck                 0.284   ftop/ctop$server_response_get<63>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_62
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (0.757ns logic, 2.811ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_61 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 2)
  Clock Path Skew:      -0.169ns (2.425 - 2.594)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y136.BQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B6    net (fanout=8)        0.582   ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X145Y125.D6    net (fanout=41)       0.860   ftop/ctop$EN_server_response_get
    SLICE_X145Y125.D     Tilo                  0.068   ftop/pciw_i2pS<67>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X134Y135.CE    net (fanout=37)       1.369   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X134Y135.CLK   Tceck                 0.284   ftop/ctop$server_response_get<63>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_61
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (0.757ns logic, 2.811ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_60 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 2)
  Clock Path Skew:      -0.169ns (2.425 - 2.594)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y136.BQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B6    net (fanout=8)        0.582   ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X145Y125.D6    net (fanout=41)       0.860   ftop/ctop$EN_server_response_get
    SLICE_X145Y125.D     Tilo                  0.068   ftop/pciw_i2pS<67>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X134Y135.CE    net (fanout=37)       1.369   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X134Y135.CLK   Tceck                 0.284   ftop/ctop$server_response_get<63>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_60
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (0.757ns logic, 2.811ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 2)
  Clock Path Skew:      -0.169ns (2.425 - 2.594)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y136.BQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B6    net (fanout=8)        0.582   ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X145Y125.D6    net (fanout=41)       0.860   ftop/ctop$EN_server_response_get
    SLICE_X145Y125.D     Tilo                  0.068   ftop/pciw_i2pS<67>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X134Y135.CE    net (fanout=37)       1.369   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X134Y135.CLK   Tceck                 0.284   ftop/ctop$server_response_get<63>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_63
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (0.757ns logic, 2.811ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciDevice_8 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_inF/dreg_152 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.757ns (Levels of Logic = 11)
  Clock Path Skew:      -0.083ns (1.512 - 1.595)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciDevice_8 to ftop/ctop/inf/dp0/tlp_inF/dreg_152
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y106.AQ    Tcko                  0.337   ftop/pciDevice<8>
                                                       ftop/pciDevice_8
    SLICE_X109Y106.B2    net (fanout=5)        0.728   ftop/pciDevice<8>
    SLICE_X109Y106.B     Tilo                  0.068   ftop/pciDevice<8>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN52
    SLICE_X109Y104.B4    net (fanout=1)        0.400   ftop/ctop/inf/dp0/tlp_lastMetaV$EN52
    SLICE_X109Y104.B     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaReqTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN54
    SLICE_X109Y104.A6    net (fanout=1)        0.110   ftop/ctop/inf/dp0/tlp_lastMetaV$EN54
    SLICE_X109Y104.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaReqTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN59
    SLICE_X112Y98.A6     net (fanout=2)        0.606   ftop/ctop/inf/dp0/tlp_lastMetaV$EN5
    SLICE_X112Y98.A      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN1
    SLICE_X112Y98.B5     net (fanout=63)       0.336   ftop/ctop/inf/dp0/tlp_lastMetaV$EN
    SLICE_X112Y98.B      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaTag<4>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN1
    SLICE_X111Y105.A6    net (fanout=191)      0.724   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
    SLICE_X111Y105.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg21
    SLICE_X111Y105.C6    net (fanout=2)        0.227   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg2
    SLICE_X111Y105.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullResponseBody1
    SLICE_X111Y105.D5    net (fanout=114)      0.348   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullResponseBody
    SLICE_X111Y105.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
                                                       ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN1
    SLICE_X108Y106.A6    net (fanout=6)        0.362   ftop/ctop/inf/dp0/tlp_dmaPullRemainDWSub$EN
    SLICE_X108Y106.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_inF$D_OUT<6>
                                                       ftop/ctop/inf/dp0/tlp_tlpRcvBusy$EN1
    SLICE_X108Y106.B5    net (fanout=2)        0.307   ftop/ctop/inf/dp0/tlp_tlpRcvBusy$EN
    SLICE_X108Y106.B     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_inF$D_OUT<6>
                                                       ftop/ctop/inf/dp0/tlp_inF$DEQ1
    SLICE_X109Y115.D6    net (fanout=16)       0.811   ftop/ctop/inf/dp0/tlp_inF$DEQ
    SLICE_X109Y115.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_inF/sdx
                                                       ftop/ctop/inf/dp0/tlp_inF/sdx11
    SLICE_X106Y127.CE    net (fanout=26)       1.429   ftop/ctop/inf/dp0/tlp_inF/sdx
    SLICE_X106Y127.CLK   Tceck                 0.284   ftop/ctop/inf/dp0/tlp_inF$D_OUT<152>
                                                       ftop/ctop/inf/dp0/tlp_inF/dreg_152
    -------------------------------------------------  ---------------------------
    Total                                      7.757ns (1.369ns logic, 6.388ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_126 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.170ns (2.424 - 2.594)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y136.BQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B6    net (fanout=8)        0.582   ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X145Y125.D6    net (fanout=41)       0.860   ftop/ctop$EN_server_response_get
    SLICE_X145Y125.D     Tilo                  0.068   ftop/pciw_i2pS<67>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X132Y132.CE    net (fanout=37)       1.349   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X132Y132.CLK   Tceck                 0.284   ftop/ctop$server_response_get<127>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_126
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.757ns logic, 2.791ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_124 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.170ns (2.424 - 2.594)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y136.BQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B6    net (fanout=8)        0.582   ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X145Y125.D6    net (fanout=41)       0.860   ftop/ctop$EN_server_response_get
    SLICE_X145Y125.D     Tilo                  0.068   ftop/pciw_i2pS<67>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X132Y132.CE    net (fanout=37)       1.349   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X132Y132.CLK   Tceck                 0.284   ftop/ctop$server_response_get<127>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_124
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.757ns logic, 2.791ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_127 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.170ns (2.424 - 2.594)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y136.BQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B6    net (fanout=8)        0.582   ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X145Y125.D6    net (fanout=41)       0.860   ftop/ctop$EN_server_response_get
    SLICE_X145Y125.D     Tilo                  0.068   ftop/pciw_i2pS<67>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X132Y132.CE    net (fanout=37)       1.349   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X132Y132.CLK   Tceck                 0.284   ftop/ctop$server_response_get<127>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_127
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.757ns logic, 2.791ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_125 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.170ns (2.424 - 2.594)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y136.BQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B6    net (fanout=8)        0.582   ftop/pciw_i2pAF_head_wrapped
    SLICE_X149Y132.B     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X145Y125.D6    net (fanout=41)       0.860   ftop/ctop$EN_server_response_get
    SLICE_X145Y125.D     Tilo                  0.068   ftop/pciw_i2pS<67>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X132Y132.CE    net (fanout=37)       1.349   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X132Y132.CLK   Tceck                 0.284   ftop/ctop$server_response_get<127>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_125
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.757ns logic, 2.791ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_7 (FF)
  Destination:          ftop/ctop/inf/cp/dispatched (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.753ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (1.034 - 1.115)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_7 to ftop/ctop/inf/cp/dispatched
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y57.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<7>
                                                       ftop/ctop/inf/cp/cpReq_7
    SLICE_X58Y57.A3      net (fanout=213)      1.177   ftop/ctop/inf/cp/cpReq<7>
    SLICE_X58Y57.A       Tilo                  0.068   ftop/ctop/inf/cp/N276
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1_SW0
    SLICE_X62Y49.C1      net (fanout=1)        0.901   ftop/ctop/inf/cp/N276
    SLICE_X62Y49.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y52.B1      net (fanout=43)       1.263   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_lastConfigAddr_111
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y51.C2      net (fanout=6)        1.052   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y51.COUT    Topcyc                0.340   ftop/ctop/inf/cp/dispatched$EN13_wg_cy<3>
                                                       ftop/ctop/inf/cp/dispatched$EN13_wg_lut<2>
                                                       ftop/ctop/inf/cp/dispatched$EN13_wg_cy<3>
    SLICE_X60Y52.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/dispatched$EN13_wg_cy<3>
    SLICE_X60Y52.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/dispatched$EN13_wg_cy<7>
                                                       ftop/ctop/inf/cp/dispatched$EN13_wg_cy<7>
    SLICE_X60Y53.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/dispatched$EN13_wg_cy<7>
    SLICE_X60Y53.BMUX    Tcinb                 0.221   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/ctop/inf/cp/dispatched$EN13_wg_cy<9>
    SLICE_X59Y54.C6      net (fanout=5)        1.002   ftop/ctop/inf/cp/dispatched$EN13
    SLICE_X59Y54.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
                                                       ftop/ctop/inf/cp/dispatched$EN15
    SLICE_X60Y55.D3      net (fanout=2)        0.475   ftop/ctop/inf/cp/dispatched$EN1
    SLICE_X60Y55.D       Tilo                  0.068   ftop/ctop/inf/cp/dispatched$EN
                                                       ftop/ctop/inf/cp/dispatched$EN2
    SLICE_X62Y55.CE      net (fanout=1)        0.249   ftop/ctop/inf/cp/dispatched$EN
    SLICE_X62Y55.CLK     Tceck                 0.318   ftop/ctop/inf/cp/dispatched
                                                       ftop/ctop/inf/cp/dispatched
    -------------------------------------------------  ---------------------------
    Total                                      7.753ns (1.634ns logic, 6.119ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_22 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.774ns (Levels of Logic = 8)
  Clock Path Skew:      -0.056ns (1.052 - 1.108)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_22 to ftop/ctop/inf/cp/cpReq_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.DQ      Tcko                  0.381   ftop/ctop/inf/cp/cpReq<22>
                                                       ftop/ctop/inf/cp/cpReq_22
    SLICE_X66Y49.D5      net (fanout=63)       0.906   ftop/ctop/inf/cp/cpReq<22>
    SLICE_X66Y49.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_lastConfigAddr_5<4>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X66Y52.B6      net (fanout=20)       0.541   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X66Y52.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X63Y51.C3      net (fanout=22)       1.463   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y51.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead10
    SLICE_X59Y51.A3      net (fanout=1)        0.712   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead10
    SLICE_X59Y51.A       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct$D_IN<2>1
                                                       ftop/ctop/inf/cp/N492
    SLICE_X61Y53.C6      net (fanout=1)        0.471   ftop/ctop/inf/cp/N492
    SLICE_X61Y53.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead1
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X67Y55.B5      net (fanout=1)        0.666   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X67Y55.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead32
    SLICE_X72Y62.B6      net (fanout=21)       0.766   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X72Y62.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<24>
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1
    SLICE_X74Y61.C6      net (fanout=7)        0.262   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X74Y61.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_respF_1$EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq$EN3
    SLICE_X71Y60.CE      net (fanout=27)       0.744   ftop/ctop/inf/cp/cpReq$EN
    SLICE_X71Y60.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_23
    -------------------------------------------------  ---------------------------
    Total                                      7.774ns (1.243ns logic, 6.531ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_32 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_32_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.193 - 1.114)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_32 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_32_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y176.AQ    Tcko                  0.115   ftop/pciw_p2iS<35>
                                                       ftop/pciw_p2iS_32
    SLICE_X124Y176.AX    net (fanout=1)        0.189   ftop/pciw_p2iS<32>
    SLICE_X124Y176.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<35>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_32_0
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.079ns logic, 0.189ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_83 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_83_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (1.209 - 1.128)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_83 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_83_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y174.DQ    Tcko                  0.098   ftop/pciw_p2iS<83>
                                                       ftop/pciw_p2iS_83
    SLICE_X134Y168.DX    net (fanout=1)        0.216   ftop/pciw_p2iS<83>
    SLICE_X134Y168.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<83>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_83_0
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.060ns logic, 0.216ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_66 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_66_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.210 - 1.124)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_66 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_66_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y175.CQ    Tcko                  0.098   ftop/pciw_p2iS<67>
                                                       ftop/pciw_p2iS_66
    SLICE_X134Y166.CX    net (fanout=1)        0.213   ftop/pciw_p2iS<66>
    SLICE_X134Y166.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<67>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_66_0
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.068ns logic, 0.213ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_46 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_46_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (1.196 - 1.126)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_46 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_46_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y172.CQ    Tcko                  0.115   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_46
    SLICE_X130Y172.CX    net (fanout=1)        0.182   ftop/pciw_p2iS<46>
    SLICE_X130Y172.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_46_0
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.085ns logic, 0.182ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_127 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_127_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.200 - 1.112)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_127 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_127_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y177.DQ    Tcko                  0.098   ftop/pciw_p2iS<127>
                                                       ftop/pciw_p2iS_127
    SLICE_X122Y172.DX    net (fanout=1)        0.226   ftop/pciw_p2iS<127>
    SLICE_X122Y172.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<127>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_127_0
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.060ns logic, 0.226ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_124 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_124_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.200 - 1.112)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_124 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_124_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y177.AQ    Tcko                  0.098   ftop/pciw_p2iS<127>
                                                       ftop/pciw_p2iS_124
    SLICE_X122Y172.AX    net (fanout=1)        0.224   ftop/pciw_p2iS<124>
    SLICE_X122Y172.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<127>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_124_0
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.062ns logic, 0.224ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_126 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_126_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.200 - 1.112)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_126 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_126_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y177.CQ    Tcko                  0.098   ftop/pciw_p2iS<127>
                                                       ftop/pciw_p2iS_126
    SLICE_X122Y172.CX    net (fanout=1)        0.221   ftop/pciw_p2iS<126>
    SLICE_X122Y172.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<127>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_126_0
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.068ns logic, 0.221ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_5 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.187 - 1.118)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_5 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y178.BQ    Tcko                  0.115   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_5
    SLICE_X128Y178.BX    net (fanout=1)        0.183   ftop/pciw_p2iS<5>
    SLICE_X128Y178.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<7>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.088ns logic, 0.183ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_125 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_125_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.200 - 1.112)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_125 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_125_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y177.BQ    Tcko                  0.098   ftop/pciw_p2iS<127>
                                                       ftop/pciw_p2iS_125
    SLICE_X122Y172.BX    net (fanout=1)        0.221   ftop/pciw_p2iS<125>
    SLICE_X122Y172.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<127>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_125_0
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.071ns logic, 0.221ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_8 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_8_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (1.190 - 1.118)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_8 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y178.AQ    Tcko                  0.098   ftop/pciw_p2iS<11>
                                                       ftop/pciw_p2iS_8
    SLICE_X124Y178.AX    net (fanout=1)        0.216   ftop/pciw_p2iS<8>
    SLICE_X124Y178.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<11>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_8_0
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.062ns logic, 0.216ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_45 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_45_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.196 - 1.121)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_45 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_45_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y176.BQ    Tcko                  0.098   ftop/pciw_p2iS<45>
                                                       ftop/pciw_p2iS_45
    SLICE_X130Y172.BX    net (fanout=1)        0.213   ftop/pciw_p2iS<45>
    SLICE_X130Y172.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_45_0
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.071ns logic, 0.213ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_23 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_23_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.195 - 1.112)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_23 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_23_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y177.DQ    Tcko                  0.115   ftop/pciw_p2iS<23>
                                                       ftop/pciw_p2iS_23
    SLICE_X120Y177.DX    net (fanout=1)        0.216   ftop/pciw_p2iS<23>
    SLICE_X120Y177.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<23>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_23_0
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.077ns logic, 0.216ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.098   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.D1       net (fanout=10)       0.240   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.CLK      Tah         (-Th)     0.279   ftop/ctop/inf/dp1/wmi_wmi_reqF/_n0100<23>
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.059ns (-0.181ns logic, 0.240ns route)
                                                       (-306.8% logic, 406.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.098   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.D1       net (fanout=10)       0.240   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.CLK      Tah         (-Th)     0.279   ftop/ctop/inf/dp1/wmi_wmi_reqF/_n0100<23>
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.059ns (-0.181ns logic, 0.240ns route)
                                                       (-306.8% logic, 406.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.098   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.D1       net (fanout=10)       0.240   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.CLK      Tah         (-Th)     0.279   ftop/ctop/inf/dp1/wmi_wmi_reqF/_n0100<23>
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.059ns (-0.181ns logic, 0.240ns route)
                                                       (-306.8% logic, 406.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.098   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.D1       net (fanout=10)       0.240   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.CLK      Tah         (-Th)     0.279   ftop/ctop/inf/dp1/wmi_wmi_reqF/_n0100<23>
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.059ns (-0.181ns logic, 0.240ns route)
                                                       (-306.8% logic, 406.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.098   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.D1       net (fanout=10)       0.240   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.CLK      Tah         (-Th)     0.279   ftop/ctop/inf/dp1/wmi_wmi_reqF/_n0100<23>
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.059ns (-0.181ns logic, 0.240ns route)
                                                       (-306.8% logic, 406.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.098   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.D1       net (fanout=10)       0.240   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.CLK      Tah         (-Th)     0.279   ftop/ctop/inf/dp1/wmi_wmi_reqF/_n0100<23>
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.059ns (-0.181ns logic, 0.240ns route)
                                                       (-306.8% logic, 406.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.098   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.D1       net (fanout=10)       0.240   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.CLK      Tah         (-Th)     0.279   ftop/ctop/inf/dp1/wmi_wmi_reqF/_n0100<23>
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.059ns (-0.181ns logic, 0.240ns route)
                                                       (-306.8% logic, 406.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.098   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.D1       net (fanout=10)       0.240   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X8Y59.CLK      Tah         (-Th)     0.279   ftop/ctop/inf/dp1/wmi_wmi_reqF/_n0100<23>
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr4_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.059ns (-0.181ns logic, 0.240ns route)
                                                       (-306.8% logic, 406.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20750 paths analyzed, 6001 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.913ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (1.565 - 1.573)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y143.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X140Y158.B3    net (fanout=11)       1.221   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X140Y158.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X137Y170.D6    net (fanout=149)      0.947   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X137Y170.D     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN1
    SLICE_X135Y178.CE    net (fanout=19)       0.954   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN
    SLICE_X135Y178.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<27>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (0.791ns logic, 3.122ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_26 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.913ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (1.565 - 1.573)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y143.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X140Y158.B3    net (fanout=11)       1.221   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X140Y158.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X137Y170.D6    net (fanout=149)      0.947   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X137Y170.D     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN1
    SLICE_X135Y178.CE    net (fanout=19)       0.954   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN
    SLICE_X135Y178.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<27>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_26
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (0.791ns logic, 3.122ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_25 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.913ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (1.565 - 1.573)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y143.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X140Y158.B3    net (fanout=11)       1.221   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X140Y158.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X137Y170.D6    net (fanout=149)      0.947   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X137Y170.D     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN1
    SLICE_X135Y178.CE    net (fanout=19)       0.954   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN
    SLICE_X135Y178.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<27>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_25
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (0.791ns logic, 3.122ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_24 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.913ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (1.565 - 1.573)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y143.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X140Y158.B3    net (fanout=11)       1.221   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X140Y158.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X137Y170.D6    net (fanout=149)      0.947   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X137Y170.D     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN1
    SLICE_X135Y178.CE    net (fanout=19)       0.954   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN
    SLICE_X135Y178.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<27>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (0.791ns logic, 3.122ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_26 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (2.448 - 2.606)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y132.BQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B6    net (fanout=8)        0.764   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y135.A5    net (fanout=79)       0.712   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y135.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B5    net (fanout=82)       1.029   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B     Tilo                  0.068   ftop/pciw_i2pS<51>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CE    net (fanout=2)        0.248   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<28>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_26
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (0.859ns logic, 2.753ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_25 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (2.448 - 2.606)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y132.BQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B6    net (fanout=8)        0.764   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y135.A5    net (fanout=79)       0.712   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y135.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B5    net (fanout=82)       1.029   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B     Tilo                  0.068   ftop/pciw_i2pS<51>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CE    net (fanout=2)        0.248   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<28>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_25
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (0.859ns logic, 2.753ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (2.448 - 2.606)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y132.BQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B6    net (fanout=8)        0.764   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y135.A5    net (fanout=79)       0.712   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y135.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B5    net (fanout=82)       1.029   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B     Tilo                  0.068   ftop/pciw_i2pS<51>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CE    net (fanout=2)        0.248   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<28>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (0.859ns logic, 2.753ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_28 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (2.448 - 2.606)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y132.BQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B6    net (fanout=8)        0.764   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y135.A5    net (fanout=79)       0.712   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y135.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B5    net (fanout=82)       1.029   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B     Tilo                  0.068   ftop/pciw_i2pS<51>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CE    net (fanout=2)        0.248   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<28>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_28
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (0.859ns logic, 2.753ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (1.355 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPERX2POLARITY Tpcicko_MGT2          0.463   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.RXPOLARITY    net (fanout=1)        3.234   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2POLARITY
    GTXE1_X0Y13.RXUSRCLK2     Tgtxcck_POLARITY      0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           4.021ns (0.787ns logic, 3.234ns route)
                                                            (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA11 Tpcicko_MGT2          0.535   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA11    net (fanout=1)        3.152   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<11>
    GTXE1_X0Y13.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         4.011ns (0.859ns logic, 3.152ns route)
                                                          (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (2.448 - 2.606)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y132.BQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B6    net (fanout=8)        0.764   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y135.A5    net (fanout=79)       0.712   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y135.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B5    net (fanout=82)       1.029   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B     Tilo                  0.068   ftop/pciw_i2pS<51>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X142Y127.CE    net (fanout=2)        0.261   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X142Y127.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (0.825ns logic, 2.766ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (2.448 - 2.606)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y132.BQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B6    net (fanout=8)        0.764   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y135.A5    net (fanout=79)       0.712   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y135.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B5    net (fanout=82)       1.029   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B     Tilo                  0.068   ftop/pciw_i2pS<51>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X142Y127.CE    net (fanout=2)        0.261   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X142Y127.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (0.825ns logic, 2.766ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (2.448 - 2.606)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y132.BQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B6    net (fanout=8)        0.764   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y135.A5    net (fanout=79)       0.712   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y135.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B5    net (fanout=82)       1.029   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B     Tilo                  0.068   ftop/pciw_i2pS<51>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X142Y127.CE    net (fanout=2)        0.261   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X142Y127.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (0.825ns logic, 2.766ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (2.448 - 2.606)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y132.BQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B6    net (fanout=8)        0.764   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X145Y136.B     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y135.A5    net (fanout=79)       0.712   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y135.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B5    net (fanout=82)       1.029   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B     Tilo                  0.068   ftop/pciw_i2pS<51>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X142Y127.CE    net (fanout=2)        0.261   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X142Y127.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (0.825ns logic, 2.766ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA7 Tpcicko_MGT2          0.562   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA7    net (fanout=1)        3.123   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<7>
    GTXE1_X0Y13.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        4.009ns (0.886ns logic, 3.123ns route)
                                                         (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.004ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2CHARISK0 Tpcicko_MGT2          0.476   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXCHARISK0    net (fanout=1)        3.204   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2CHARISK<0>
    GTXE1_X0Y13.TXUSRCLK2     Tgtxcck_TXCHARISK     0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           4.004ns (0.800ns logic, 3.204ns route)
                                                            (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA1 Tpcicko_MGT3          0.511   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA1    net (fanout=1)        3.177   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<1>
    GTXE1_X0Y12.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        4.012ns (0.835ns logic, 3.177ns route)
                                                         (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.970 - 1.023)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y144.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X145Y136.B1    net (fanout=8)        0.949   ftop/pciw_preEdge$CLK_VAL
    SLICE_X145Y136.B     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y135.A5    net (fanout=79)       0.712   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y135.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B5    net (fanout=82)       1.029   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B     Tilo                  0.068   ftop/pciw_i2pS<51>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CE    net (fanout=2)        0.248   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<28>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (0.859ns logic, 2.938ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_26 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.970 - 1.023)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y144.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X145Y136.B1    net (fanout=8)        0.949   ftop/pciw_preEdge$CLK_VAL
    SLICE_X145Y136.B     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y135.A5    net (fanout=79)       0.712   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y135.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B5    net (fanout=82)       1.029   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B     Tilo                  0.068   ftop/pciw_i2pS<51>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CE    net (fanout=2)        0.248   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<28>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_26
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (0.859ns logic, 2.938ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_28 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.970 - 1.023)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y144.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X145Y136.B1    net (fanout=8)        0.949   ftop/pciw_preEdge$CLK_VAL
    SLICE_X145Y136.B     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y135.A5    net (fanout=79)       0.712   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y135.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B5    net (fanout=82)       1.029   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X143Y127.B     Tilo                  0.068   ftop/pciw_i2pS<51>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CE    net (fanout=2)        0.248   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_33
    SLICE_X143Y126.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<28>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_28
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (0.859ns logic, 2.938ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_10 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (1.160 - 1.092)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_10 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y129.CQ    Tcko                  0.098   ftop/pciw_i2pS<11>
                                                       ftop/pciw_i2pS_10
    SLICE_X142Y129.B6    net (fanout=1)        0.238   ftop/pciw_i2pS<10>
    SLICE_X142Y129.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<12>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN210
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.021ns logic, 0.238ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_32 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.157 - 1.071)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_32 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y134.AQ    Tcko                  0.115   ftop/pciw_i2pS<35>
                                                       ftop/pciw_i2pS_32
    SLICE_X141Y130.D6    net (fanout=1)        0.220   ftop/pciw_i2pS<32>
    SLICE_X141Y130.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<32>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN261
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_32
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.058ns logic, 0.220ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_8 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (1.164 - 1.092)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_8 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y129.AQ    Tcko                  0.098   ftop/pciw_i2pS<11>
                                                       ftop/pciw_i2pS_8
    SLICE_X151Y133.D5    net (fanout=1)        0.224   ftop/pciw_i2pS<8>
    SLICE_X151Y133.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<8>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN801
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.041ns logic, 0.224ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_21 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.161 - 1.084)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_21 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y121.BQ    Tcko                  0.098   ftop/pciw_i2pS<23>
                                                       ftop/pciw_i2pS_21
    SLICE_X142Y127.A6    net (fanout=1)        0.256   ftop/pciw_i2pS<21>
    SLICE_X142Y127.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN141
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.022ns logic, 0.256ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr143/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.776 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr143/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y158.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X148Y160.D2    net (fanout=18)       0.301   ftop/pciw_fP2I/tail<1>
    SLICE_X148Y160.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0116<78>
                                                       ftop/pciw_fP2I/Mram_arr143/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.181ns logic, 0.301ns route)
                                                       (-150.8% logic, 250.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr141/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.776 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr141/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y158.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X148Y160.D2    net (fanout=18)       0.301   ftop/pciw_fP2I/tail<1>
    SLICE_X148Y160.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0116<78>
                                                       ftop/pciw_fP2I/Mram_arr141/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.181ns logic, 0.301ns route)
                                                       (-150.8% logic, 250.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr141/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.776 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr141/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y158.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X148Y160.D2    net (fanout=18)       0.301   ftop/pciw_fP2I/tail<1>
    SLICE_X148Y160.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0116<78>
                                                       ftop/pciw_fP2I/Mram_arr141/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.181ns logic, 0.301ns route)
                                                       (-150.8% logic, 250.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr142/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.776 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr142/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y158.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X148Y160.D2    net (fanout=18)       0.301   ftop/pciw_fP2I/tail<1>
    SLICE_X148Y160.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0116<78>
                                                       ftop/pciw_fP2I/Mram_arr142/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.181ns logic, 0.301ns route)
                                                       (-150.8% logic, 250.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr143/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.776 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr143/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y158.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X148Y160.D2    net (fanout=18)       0.301   ftop/pciw_fP2I/tail<1>
    SLICE_X148Y160.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0116<78>
                                                       ftop/pciw_fP2I/Mram_arr143/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.181ns logic, 0.301ns route)
                                                       (-150.8% logic, 250.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr142/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.776 - 0.669)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr142/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y158.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X148Y160.D2    net (fanout=18)       0.301   ftop/pciw_fP2I/tail<1>
    SLICE_X148Y160.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0116<78>
                                                       ftop/pciw_fP2I/Mram_arr142/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.181ns logic, 0.301ns route)
                                                       (-150.8% logic, 250.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_55 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (1.155 - 1.083)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_55 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y126.DQ    Tcko                  0.115   ftop/pciw_i2pS<55>
                                                       ftop/pciw_i2pS_55
    SLICE_X141Y132.C5    net (fanout=1)        0.216   ftop/pciw_i2pS<55>
    SLICE_X141Y132.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<56>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN511
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.059ns logic, 0.216ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_phy_status_q (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (0.533 - 0.445)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_phy_status_q to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X145Y130.DQ          Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3PHYSTATUS
                                                             ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_phy_status_q
    PCIE_X0Y1.PIPERX3PHYSTATUS net (fanout=1)        0.461   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3PHYSTATUS
    PCIE_X0Y1.PIPECLK          Tpcickc_MGT3(-Th)     0.456   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                             ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -------------------------------------------------------  ---------------------------
    Total                                            0.103ns (-0.358ns logic, 0.461ns route)
                                                             (-347.6% logic, 447.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/D_OUT_18 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.533 - 0.447)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/D_OUT_18 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y126.BQ    Tcko                  0.115   ftop/pciw_fI2P$D_OUT<19>
                                                       ftop/pciw_fI2P/D_OUT_18
    SLICE_X146Y127.A5    net (fanout=1)        0.118   ftop/pciw_fI2P$D_OUT<18>
    SLICE_X146Y127.A     Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/awake_in_progress_q
                                                       ftop/Mmux_pciw_pci0_pcie_ep$trn_td101
    PCIE_X0Y1.TRNTD18    net (fanout=1)        0.314   ftop/pciw_pci0_pcie_ep$trn_td<18>
    PCIE_X0Y1.USERCLK    Tpcickd_TRN (-Th)     0.479   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.102ns (-0.330ns logic, 0.432ns route)
                                                       (-323.5% logic, 423.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/D_OUT_38 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.533 - 0.451)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/D_OUT_38 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y129.BQ    Tcko                  0.098   ftop/pciw_fI2P$D_OUT<39>
                                                       ftop/pciw_fI2P/D_OUT_38
    SLICE_X151Y132.B4    net (fanout=1)        0.189   ftop/pciw_fI2P$D_OUT<38>
    SLICE_X151Y132.B     Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<11>
                                                       ftop/Mmux_pciw_pci0_pcie_ep$trn_td321
    PCIE_X0Y1.TRNTD38    net (fanout=1)        0.248   ftop/pciw_pci0_pcie_ep$trn_td<38>
    PCIE_X0Y1.USERCLK    Tpcickd_TRN (-Th)     0.470   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.338ns logic, 0.437ns route)
                                                       (-341.4% logic, 441.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_56 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.155 - 1.073)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_56 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y132.AQ    Tcko                  0.098   ftop/pciw_i2pS<59>
                                                       ftop/pciw_i2pS_56
    SLICE_X141Y132.D5    net (fanout=1)        0.247   ftop/pciw_i2pS<56>
    SLICE_X141Y132.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<56>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN521
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_56
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.041ns logic, 0.247ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_53 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (1.155 - 1.083)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_53 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y126.BQ    Tcko                  0.115   ftop/pciw_i2pS<55>
                                                       ftop/pciw_i2pS_53
    SLICE_X141Y132.A5    net (fanout=1)        0.218   ftop/pciw_i2pS<53>
    SLICE_X141Y132.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<56>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN491
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_53
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.060ns logic, 0.218ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_54 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (1.155 - 1.083)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_54 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y126.CQ    Tcko                  0.115   ftop/pciw_i2pS<55>
                                                       ftop/pciw_i2pS_54
    SLICE_X141Y132.B5    net (fanout=1)        0.222   ftop/pciw_i2pS<54>
    SLICE_X141Y132.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<56>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN501
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.058ns logic, 0.222ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_130 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (1.150 - 1.082)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_130 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y129.CQ    Tcko                  0.098   ftop/pciw_i2pS<131>
                                                       ftop/pciw_i2pS_130
    SLICE_X139Y135.A3    net (fanout=3)        0.233   ftop/pciw_i2pS<130>
    SLICE_X139Y135.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.043ns logic, 0.233ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/D_OUT_20 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.533 - 0.446)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/D_OUT_20 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y129.BQ    Tcko                  0.115   ftop/pciw_fI2P$D_OUT<21>
                                                       ftop/pciw_fI2P/D_OUT_20
    SLICE_X149Y128.C4    net (fanout=1)        0.228   ftop/pciw_fI2P$D_OUT<20>
    SLICE_X149Y128.C     Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/awake_see_com_q
                                                       ftop/Mmux_pciw_pci0_pcie_ep$trn_td131
    PCIE_X0Y1.TRNTD20    net (fanout=1)        0.202   ftop/pciw_pci0_pcie_ep$trn_td<20>
    PCIE_X0Y1.USERCLK    Tpcickd_TRN (-Th)     0.471   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.322ns logic, 0.430ns route)
                                                       (-298.1% logic, 398.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_25 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (1.162 - 1.090)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_25 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y122.BQ    Tcko                  0.115   ftop/pciw_i2pS<27>
                                                       ftop/pciw_i2pS_25
    SLICE_X143Y126.A5    net (fanout=1)        0.224   ftop/pciw_i2pS<25>
    SLICE_X143Y126.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<28>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN181
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.060ns logic, 0.224ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y28.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X7Y28.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2454 paths analyzed, 536 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.639ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.826 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y0.CE      net (fanout=9)        1.694   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y0.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.597ns (0.927ns logic, 5.670ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.826 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y0.CE      net (fanout=9)        1.694   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y0.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.597ns (0.927ns logic, 5.670ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.826 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y0.CE      net (fanout=9)        1.694   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y0.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.597ns (0.927ns logic, 5.670ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.826 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y0.CE      net (fanout=9)        1.694   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y0.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.597ns (0.927ns logic, 5.670ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.479ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.826 - 0.854)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y13.CQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxAPipe<2>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X131Y13.B1     net (fanout=3)        0.757   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y0.CE      net (fanout=9)        1.694   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y0.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.479ns (0.927ns logic, 5.552ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.479ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.826 - 0.854)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y13.CQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxAPipe<2>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X131Y13.B1     net (fanout=3)        0.757   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y0.CE      net (fanout=9)        1.694   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y0.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.479ns (0.927ns logic, 5.552ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.479ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.826 - 0.854)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y13.CQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxAPipe<2>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X131Y13.B1     net (fanout=3)        0.757   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y0.CE      net (fanout=9)        1.694   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y0.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.479ns (0.927ns logic, 5.552ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.479ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.826 - 0.854)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y13.CQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxAPipe<2>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X131Y13.B1     net (fanout=3)        0.757   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y0.CE      net (fanout=9)        1.694   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y0.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.479ns (0.927ns logic, 5.552ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.826 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y1.CE      net (fanout=9)        1.579   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y1.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.482ns (0.927ns logic, 5.555ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.826 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y1.CE      net (fanout=9)        1.579   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y1.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.482ns (0.927ns logic, 5.555ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.826 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y1.CE      net (fanout=9)        1.579   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y1.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.482ns (0.927ns logic, 5.555ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.826 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y1.CE      net (fanout=9)        1.579   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y1.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.482ns (0.927ns logic, 5.555ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.826 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y2.CE      net (fanout=9)        1.565   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y2.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (0.927ns logic, 5.541ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.826 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y2.CE      net (fanout=9)        1.565   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y2.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (0.927ns logic, 5.541ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.826 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y2.CE      net (fanout=9)        1.565   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y2.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (0.927ns logic, 5.541ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.388ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.829 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X150Y1.CE      net (fanout=9)        1.485   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X150Y1.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.388ns (0.927ns logic, 5.461ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.364ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.826 - 0.854)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y13.CQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxAPipe<2>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X131Y13.B1     net (fanout=3)        0.757   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X149Y1.CE      net (fanout=9)        1.579   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X149Y1.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.364ns (0.927ns logic, 5.437ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.388ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.829 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X150Y1.CE      net (fanout=9)        1.485   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X150Y1.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.388ns (0.927ns logic, 5.461ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.388ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.829 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X150Y1.CE      net (fanout=9)        1.485   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X150Y1.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      6.388ns (0.927ns logic, 5.461ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.388ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.829 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B2     net (fanout=11)       0.875   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X131Y13.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X131Y13.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N4
    SLICE_X131Y13.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A3      net (fanout=13)       1.624   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X148Y5.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X130Y14.A5     net (fanout=33)       1.367   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X130Y14.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X150Y1.CE      net (fanout=9)        1.485   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X150Y1.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      6.388ns (0.927ns logic, 5.461ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y7.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X137Y7.CX      net (fanout=5)        0.067   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X137Y7.CLK     Tckdi       (-Th)     0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.063ns (-0.004ns logic, 0.067ns route)
                                                       (-6.3% logic, 106.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y7.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X137Y7.BX      net (fanout=6)        0.067   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X137Y7.CLK     Tckdi       (-Th)     0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.063ns (-0.004ns logic, 0.067ns route)
                                                       (-6.3% logic, 106.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y7.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X137Y7.AX      net (fanout=6)        0.073   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X137Y7.CLK     Tckdi       (-Th)     0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.069ns (-0.004ns logic, 0.073ns route)
                                                       (-5.8% logic, 105.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y8.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X132Y8.CX      net (fanout=1)        0.092   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X132Y8.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxRst$OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y6.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X138Y7.AX      net (fanout=1)        0.093   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X138Y7.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.026ns logic, 0.093ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y6.CQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X138Y7.CX      net (fanout=1)        0.095   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X138Y7.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.026ns logic, 0.095ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.412 - 0.374)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y7.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X139Y7.B6      net (fanout=6)        0.107   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X139Y7.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/Mmux_sNextNotFull_sFutureNotFull_MUX_11455_o17
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.041ns logic, 0.107ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y6.BQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X138Y7.BX      net (fanout=1)        0.095   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X138Y7.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.026ns logic, 0.095ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y7.BQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X144Y6.BX      net (fanout=2)        0.096   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X144Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.026ns logic, 0.096ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y8.BQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X144Y7.BX      net (fanout=2)        0.096   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X144Y7.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.026ns logic, 0.096ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y7.DQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X144Y6.DX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X144Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y8.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X144Y7.AX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X144Y7.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y7.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X144Y6.AX      net (fanout=2)        0.098   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X144Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y8.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X137Y8.A5      net (fanout=3)        0.070   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X137Y8.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_3_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    SLICE_X120Y16.C5     net (fanout=3)        0.077   ftop/gbe0/gmac/rxRS_preambleCnt_value<2>
    SLICE_X120Y16.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_rxRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_17 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y1.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    SLICE_X149Y0.B6      net (fanout=2)        0.091   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
    SLICE_X149Y0.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<25>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.041ns logic, 0.091ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y7.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X137Y7.C5      net (fanout=5)        0.080   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X137Y7.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.042ns logic, 0.080ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y5.CQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X145Y4.CX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X145Y4.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.039ns logic, 0.097ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y5.DQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X145Y4.DX      net (fanout=2)        0.098   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X145Y4.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.039ns logic, 0.098ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y5.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X145Y4.AX      net (fanout=2)        0.098   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X145Y4.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.039ns logic, 0.098ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X136Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X136Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X136Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X136Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7040 paths analyzed, 683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.352ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.264ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.981 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y10.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X143Y13.A3     net (fanout=39)       0.775   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X158Y11.C4     net (fanout=15)       1.408   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X158Y11.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X158Y11.B3     net (fanout=1)        0.462   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X158Y11.CLK    Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.264ns (0.749ns logic, 4.515ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.210ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.981 - 0.996)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y11.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X145Y8.A1      net (fanout=43)       1.433   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X158Y11.C4     net (fanout=15)       1.408   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X158Y11.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X158Y11.B3     net (fanout=1)        0.462   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X158Y11.CLK    Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.210ns (0.637ns logic, 4.573ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.059ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.981 - 1.022)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y13.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X143Y13.A1     net (fanout=11)       0.614   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X158Y11.C4     net (fanout=15)       1.408   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X158Y11.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X158Y11.B3     net (fanout=1)        0.462   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X158Y11.CLK    Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.059ns (0.705ns logic, 4.354ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.030ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.981 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y10.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X143Y13.A3     net (fanout=39)       0.775   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X156Y11.D1     net (fanout=15)       1.470   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X156Y11.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X156Y11.C6     net (fanout=1)        0.121   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X156Y11.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (0.794ns logic, 4.236ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.971ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.978 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y10.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X143Y13.A3     net (fanout=39)       0.775   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X156Y12.B5     net (fanout=8)        0.851   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X156Y12.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X151Y13.D1     net (fanout=14)       0.765   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X151Y13.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X151Y13.C2     net (fanout=1)        0.463   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X151Y13.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      4.971ns (0.794ns logic, 4.177ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.965ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.978 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y10.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X143Y13.A3     net (fanout=39)       0.775   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X156Y12.B5     net (fanout=8)        0.851   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X156Y12.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X153Y13.D2     net (fanout=14)       0.759   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X153Y13.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X153Y13.C2     net (fanout=1)        0.463   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X153Y13.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.965ns (0.794ns logic, 4.171ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.976ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.981 - 0.996)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y11.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X145Y8.A1      net (fanout=43)       1.433   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X156Y11.D1     net (fanout=15)       1.470   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X156Y11.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X156Y11.C6     net (fanout=1)        0.121   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X156Y11.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.976ns (0.682ns logic, 4.294ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.917ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.978 - 0.996)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y11.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X145Y8.A1      net (fanout=43)       1.433   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X156Y12.B5     net (fanout=8)        0.851   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X156Y12.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X151Y13.D1     net (fanout=14)       0.765   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X151Y13.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X151Y13.C2     net (fanout=1)        0.463   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X151Y13.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (0.682ns logic, 4.235ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.911ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.978 - 0.996)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y11.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X145Y8.A1      net (fanout=43)       1.433   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X156Y12.B5     net (fanout=8)        0.851   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X156Y12.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X153Y13.D2     net (fanout=14)       0.759   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X153Y13.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X153Y13.C2     net (fanout=1)        0.463   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X153Y13.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (0.682ns logic, 4.229ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.871ns (Levels of Logic = 6)
  Clock Path Skew:      -0.049ns (0.981 - 1.030)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_isSOF to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y13.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_isSOF
    SLICE_X145Y8.B2      net (fanout=8)        0.861   ftop/gbe0/gmac/txRS_isSOF
    SLICE_X145Y8.B       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824131
    SLICE_X145Y8.A6      net (fanout=6)        0.121   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X158Y11.C4     net (fanout=15)       1.408   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X158Y11.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X158Y11.B3     net (fanout=1)        0.462   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X158Y11.CLK    Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      4.871ns (0.749ns logic, 4.122ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.981 - 1.019)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y15.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X145Y8.B3      net (fanout=13)       0.912   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X145Y8.B       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824131
    SLICE_X145Y8.A6      net (fanout=6)        0.121   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X158Y11.C4     net (fanout=15)       1.408   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X158Y11.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X158Y11.B3     net (fanout=1)        0.462   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X158Y11.CLK    Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (0.705ns logic, 4.173ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.980 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y10.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X143Y13.A3     net (fanout=39)       0.775   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X158Y12.B4     net (fanout=15)       1.527   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X158Y12.CLK    Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (0.681ns logic, 4.172ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.982 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y10.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X143Y13.A3     net (fanout=39)       0.775   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X154Y10.D1     net (fanout=15)       1.471   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X154Y10.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<2>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (0.723ns logic, 4.116ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.834ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.980 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y10.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X143Y13.A3     net (fanout=39)       0.775   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X157Y12.C3     net (fanout=15)       1.463   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X157Y12.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<18>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (0.726ns logic, 4.108ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.978 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y10.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X143Y13.A3     net (fanout=39)       0.775   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y13.A3     net (fanout=8)        0.501   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X151Y13.D2     net (fanout=14)       0.955   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X151Y13.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X151Y13.C2     net (fanout=1)        0.463   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X151Y13.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (0.794ns logic, 4.017ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.981 - 1.022)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y13.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X143Y13.A1     net (fanout=11)       0.614   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X156Y11.D1     net (fanout=15)       1.470   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X156Y11.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X156Y11.C6     net (fanout=1)        0.121   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X156Y11.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (0.750ns logic, 4.075ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.792ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.978 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y10.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X143Y13.A3     net (fanout=39)       0.775   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X153Y13.D4     net (fanout=15)       0.890   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X153Y13.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X153Y13.C2     net (fanout=1)        0.463   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X153Y13.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.792ns (0.794ns logic, 3.998ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.810ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.981 - 1.019)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y15.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X143Y13.A6     net (fanout=6)        0.365   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X158Y11.C4     net (fanout=15)       1.408   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X158Y11.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X158Y11.B3     net (fanout=1)        0.462   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X158Y11.CLK    Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (0.705ns logic, 4.105ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.799ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.980 - 0.996)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y11.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X145Y8.A1      net (fanout=43)       1.433   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.D4     net (fanout=8)        0.547   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X158Y12.B4     net (fanout=15)       1.527   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X158Y12.CLK    Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      4.799ns (0.569ns logic, 4.230ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.762ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.981 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y10.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X143Y13.A3     net (fanout=39)       0.775   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X143Y13.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X145Y8.A5      net (fanout=6)        0.600   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X145Y8.A       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X143Y14.C5     net (fanout=7)        0.723   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X143Y14.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X140Y15.C5     net (fanout=8)        0.454   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X140Y15.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data71
    SLICE_X156Y11.B2     net (fanout=14)       1.487   ftop/gbe0/gmac/txRS_crc$add_data<6>
    SLICE_X156Y11.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (0.723ns logic, 4.039ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.470 - 0.438)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y15.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X140Y15.A6     net (fanout=4)        0.103   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X140Y15.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[4]_xor_25_OUT_3_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.039ns logic, 0.103ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y15.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X140Y15.A5     net (fanout=2)        0.072   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X140Y15.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[4]_xor_25_OUT_3_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y11.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X144Y11.C5     net (fanout=5)        0.077   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X144Y11.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.AQ      Tcko                  0.115   gmii_rstn_OBUF
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X92Y39.DX      net (fanout=1)        0.092   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X92Y39.CLK     Tckdi       (-Th)     0.089   gmii_rstn_OBUF
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.026ns logic, 0.092ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.469 - 0.435)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_3 to ftop/gbe0/gmac/txRS_txData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y15.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF$dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    SLICE_X141Y16.D6     net (fanout=2)        0.095   ftop/gbe0/gmac/txRS_txF$dD_OUT<3>
    SLICE_X141Y16.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txData<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN4
                                                       ftop/gbe0/gmac/txRS_txData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.058ns logic, 0.095ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y15.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X142Y15.A5     net (fanout=6)        0.087   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X142Y15.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_3999_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y11.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X144Y11.A5     net (fanout=7)        0.088   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X144Y11.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.039ns logic, 0.088ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y15.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X142Y15.D5     net (fanout=6)        0.091   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X142Y15.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[4]_xor_25_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.038ns logic, 0.091ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y11.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X144Y11.D5     net (fanout=7)        0.092   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X144Y11.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.038ns logic, 0.092ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.460 - 0.424)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 to ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y11.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X127Y11.AX     net (fanout=1)        0.144   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X127Y11.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.022ns logic, 0.144ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y6.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X146Y6.A5      net (fanout=6)        0.093   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X146Y6.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.039ns logic, 0.093ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y13.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X141Y13.A5     net (fanout=11)       0.089   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X141Y13.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_199_o_MUX_11457_o1
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.043ns logic, 0.089ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y15.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X143Y15.DX     net (fanout=2)        0.104   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X143Y15.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.039ns logic, 0.104ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_unfD (FF)
  Destination:          ftop/gbe0/gmac/txRS_unfBit/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.062 - 0.050)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_unfD to ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y11.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_unfD
                                                       ftop/gbe0/gmac/txRS_unfD
    SLICE_X140Y10.A5     net (fanout=1)        0.111   ftop/gbe0/gmac/txRS_unfD
    SLICE_X140Y10.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_unfBit/sSyncReg
                                                       ftop/gbe0/gmac/txRS_unfBit$sD_IN21
                                                       ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.039ns logic, 0.111ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y15.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X142Y15.D4     net (fanout=2)        0.102   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X142Y15.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[4]_xor_25_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.038ns logic, 0.102ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_24 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.062 - 0.050)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_24 to ftop/gbe0/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y11.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_24
    SLICE_X154Y10.A6     net (fanout=14)       0.110   ftop/gbe0/gmac/txRS_crc/rRemainder<24>
    SLICE_X154Y10.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<0>11
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.043ns logic, 0.110ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y6.BQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X147Y6.B4      net (fanout=3)        0.101   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X147Y6.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.041ns logic, 0.101ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y11.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X144Y11.D6     net (fanout=5)        0.105   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X144Y11.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.038ns logic, 0.105ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txData_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.469 - 0.435)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_0 to ftop/gbe0/gmac/txRS_txData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y15.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF$dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    SLICE_X141Y16.A5     net (fanout=2)        0.118   ftop/gbe0/gmac/txRS_txF$dD_OUT<0>
    SLICE_X141Y16.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txData<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN13
                                                       ftop/gbe0/gmac/txRS_txData_0
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (0.060ns logic, 0.118ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_lenCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_lenCnt_value_0 to ftop/gbe0/gmac/txRS_lenCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y7.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_0
    SLICE_X146Y7.A5      net (fanout=3)        0.072   ftop/gbe0/gmac/txRS_lenCnt_value<0>
    SLICE_X146Y7.CLK     Tah         (-Th)     0.039   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_lenCnt_value_lut<0>
                                                       ftop/gbe0/gmac/Mcount_txRS_lenCnt_value_cy<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: gmii_tx_en_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/SR
  Location pin: OLOGIC_X2Y63.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: gmii_tx_er_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/SR
  Location pin: OLOGIC_X2Y62.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: gmii_txd_0_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/SR
  Location pin: OLOGIC_X2Y64.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: gmii_txd_1_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/SR
  Location pin: OLOGIC_X2Y65.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: gmii_txd_2_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/SR
  Location pin: OLOGIC_X2Y66.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: gmii_txd_3_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/SR
  Location pin: OLOGIC_X2Y67.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: gmii_txd_4_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/SR
  Location pin: OLOGIC_X2Y68.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: gmii_txd_5_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/SR
  Location pin: OLOGIC_X2Y69.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: gmii_txd_6_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/SR
  Location pin: OLOGIC_X2Y70.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: gmii_txd_7_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/SR
  Location pin: OLOGIC_X2Y71.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: gmii_gtx_clk_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/SR
  Location pin: OLOGIC_X2Y46.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 60227 paths analyzed, 21342 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.961ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.659ns (Levels of Logic = 2)
  Clock Path Skew:      -0.244ns (1.514 - 1.758)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X104Y155.B5    net (fanout=347)      3.953   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X104Y155.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0611
    SLICE_X104Y155.D6    net (fanout=1)        0.129   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<6>
    SLICE_X104Y155.CLK   Tas                   0.172   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (0.577ns logic, 4.082ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 2)
  Clock Path Skew:      -0.233ns (1.525 - 1.758)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X67Y155.A5     net (fanout=347)      3.153   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X67Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_70_o1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_70_o11
    SLICE_X66Y143.A5     net (fanout=1)        0.742   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_70_o1
    SLICE_X66Y143.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_70_o12
    SLICE_X67Y142.BX     net (fanout=2)        0.252   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[15]_wrdata_en_r2_Mux_70_o
    SLICE_X67Y142.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<30>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_7
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.507ns logic, 4.147ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.653ns (Levels of Logic = 2)
  Clock Path Skew:      -0.233ns (1.525 - 1.758)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X67Y155.A5     net (fanout=347)      3.153   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X67Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_70_o1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_70_o11
    SLICE_X66Y143.A5     net (fanout=1)        0.742   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_70_o1
    SLICE_X66Y143.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_70_o12
    SLICE_X66Y142.AX     net (fanout=2)        0.251   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[15]_wrdata_en_r2_Mux_70_o
    SLICE_X66Y142.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<29>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_7
    -------------------------------------------------  ---------------------------
    Total                                      4.653ns (0.507ns logic, 4.146ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.655ns (Levels of Logic = 4)
  Clock Path Skew:      -0.194ns (1.531 - 1.725)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y191.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X58Y191.A5     net (fanout=46)       0.200   ftop/dram0/memc_memc/rst
    SLICE_X58Y191.A      Tilo                  0.068   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X65Y165.A6     net (fanout=10)       1.368   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X65Y165.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].rst_dm_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X65Y141.A6     net (fanout=8)        1.138   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X65Y141.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X70Y134.A5     net (fanout=9)        1.364   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X70Y134.CLK    Tas                   0.044   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3_rt
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.655ns (0.585ns logic, 4.070ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (1.531 - 1.725)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y191.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X58Y191.A5     net (fanout=46)       0.200   ftop/dram0/memc_memc/rst
    SLICE_X58Y191.A      Tilo                  0.068   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X65Y165.A6     net (fanout=10)       1.368   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X65Y165.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].rst_dm_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X65Y141.A6     net (fanout=8)        1.138   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X65Y141.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X65Y130.DX     net (fanout=9)        1.364   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X65Y130.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (0.575ns logic, 4.070ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.595ns (Levels of Logic = 3)
  Clock Path Skew:      -0.243ns (1.510 - 1.753)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y188.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X68Y161.C1     net (fanout=144)      2.585   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X68Y161.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<61>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_RAMC_D1
    SLICE_X59Y148.B6     net (fanout=1)        1.162   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<61>
    SLICE_X59Y148.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0581
    SLICE_X59Y148.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<61>
    SLICE_X59Y148.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.595ns (0.731ns logic, 3.864ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.243ns (1.510 - 1.753)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y188.BQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X68Y161.C2     net (fanout=144)      2.561   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X68Y161.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<61>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_RAMC_D1
    SLICE_X59Y148.B6     net (fanout=1)        1.162   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<61>
    SLICE_X59Y148.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0581
    SLICE_X59Y148.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<61>
    SLICE_X59Y148.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (0.731ns logic, 3.840ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.068ns (1.058 - 1.126)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y196.BQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r_1
    SLICE_X59Y209.C6     net (fanout=146)      1.426   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r<1>
    SLICE_X59Y209.CMUX   Tilo                  0.352   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap_wl_7<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/Mmux_dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT_32
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/Mmux_dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT_2_f7_1
    SLICE_X80Y183.D5     net (fanout=8)        2.559   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT<2>
    SLICE_X80Y183.CLK    Tas                   0.070   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7<37>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/mux191111
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_37
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (0.759ns logic, 3.985ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.238ns (1.520 - 1.758)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X102Y151.B5    net (fanout=347)      3.867   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X102Y151.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0341
    SLICE_X102Y151.D6    net (fanout=1)        0.129   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<3>
    SLICE_X102Y151.CLK   Tas                   0.172   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (0.577ns logic, 3.996ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 3)
  Clock Path Skew:      -0.231ns (1.527 - 1.758)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X72Y164.B6     net (fanout=347)      2.137   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X72Y164.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11
    SLICE_X67Y142.D6     net (fanout=24)       1.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en
    SLICE_X67Y142.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<30>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o12
    SLICE_X67Y142.C6     net (fanout=1)        0.110   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o11
    SLICE_X67Y142.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<30>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o14
    SLICE_X66Y143.BX     net (fanout=1)        0.242   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[15]_wrdata_en_r2_Mux_71_o
    SLICE_X66Y143.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_7
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (0.575ns logic, 4.002ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.567ns (Levels of Logic = 3)
  Clock Path Skew:      -0.238ns (1.515 - 1.753)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y188.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X68Y161.C1     net (fanout=144)      2.585   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X68Y161.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<61>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_RAMC
    SLICE_X63Y149.B6     net (fanout=1)        1.004   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<60>
    SLICE_X63Y149.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0571
    SLICE_X63Y149.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<60>
    SLICE_X63Y149.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.567ns (0.861ns logic, 3.706ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 2)
  Clock Path Skew:      -0.068ns (1.058 - 1.126)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y196.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r_0
    SLICE_X59Y209.C5     net (fanout=147)      1.415   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r<0>
    SLICE_X59Y209.CMUX   Tilo                  0.352   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap_wl_7<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/Mmux_dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT_32
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/Mmux_dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT_2_f7_1
    SLICE_X80Y183.D5     net (fanout=8)        2.559   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT<2>
    SLICE_X80Y183.CLK    Tas                   0.070   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7<37>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/mux191111
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_37
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (0.759ns logic, 3.974ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.212ns (1.546 - 1.758)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X72Y164.B6     net (fanout=347)      2.137   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X72Y164.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11
    SLICE_X84Y154.B5     net (fanout=24)       1.229   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en
    SLICE_X84Y154.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r2_Mux_17_o12
    SLICE_X84Y154.A6     net (fanout=1)        0.124   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r2_Mux_17_o11
    SLICE_X84Y154.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r2_Mux_17_o14
    SLICE_X85Y149.DX     net (fanout=1)        0.516   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[3]_wrdata_en_r2_Mux_17_o
    SLICE_X85Y149.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<6>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (0.575ns logic, 4.006ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.557ns (Levels of Logic = 2)
  Clock Path Skew:      -0.236ns (1.522 - 1.758)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X102Y156.B3    net (fanout=347)      3.851   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X102Y156.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0451
    SLICE_X102Y156.D6    net (fanout=1)        0.129   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<4>
    SLICE_X102Y156.CLK   Tas                   0.172   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.557ns (0.577ns logic, 3.980ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.562ns (Levels of Logic = 2)
  Clock Path Skew:      -0.229ns (1.529 - 1.758)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X96Y146.B3     net (fanout=347)      3.856   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X96Y146.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0621
    SLICE_X96Y146.D6     net (fanout=1)        0.129   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<7>
    SLICE_X96Y146.CLK    Tas                   0.172   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.562ns (0.577ns logic, 3.985ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.543ns (Levels of Logic = 3)
  Clock Path Skew:      -0.238ns (1.515 - 1.753)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y188.BQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X68Y161.C2     net (fanout=144)      2.561   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X68Y161.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<61>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_RAMC
    SLICE_X63Y149.B6     net (fanout=1)        1.004   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<60>
    SLICE_X63Y149.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0571
    SLICE_X63Y149.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<60>
    SLICE_X63Y149.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (0.861ns logic, 3.682ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.543ns (Levels of Logic = 2)
  Clock Path Skew:      -0.236ns (1.522 - 1.758)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X103Y154.B5    net (fanout=347)      3.807   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X103Y154.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0231
    SLICE_X103Y154.D6    net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<2>
    SLICE_X103Y154.CLK   Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (0.619ns logic, 3.924ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 2)
  Clock Path Skew:      -0.191ns (1.515 - 1.706)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y185.BQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X64Y168.A5     net (fanout=144)      2.992   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X64Y168.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<181>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[30].RAM32M0_RAMA_D1
    SLICE_X58Y154.A5     net (fanout=1)        1.114   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<185>
    SLICE_X58Y154.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1531
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (0.478ns logic, 4.106ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r (FF)
  Destination:          ftop/dram0/appFull/sSyncReg (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 1)
  Clock Path Skew:      -0.415ns (1.433 - 1.848)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r to ftop/dram0/appFull/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y200.AQ    Tcko                  0.337   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r
    SLICE_X35Y157.A6     net (fanout=63)       3.944   ftop/dram0/memc_memc$app_rdy
    SLICE_X35Y157.CLK    Tas                   0.073   ftop/dram0/appFull/sSyncReg
                                                       ftop/dram0/x1__h123691_INV_0
                                                       ftop/dram0/appFull/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (0.410ns logic, 3.944ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 2)
  Clock Path Skew:      -0.224ns (1.534 - 1.758)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X97Y152.B5     net (fanout=347)      3.809   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X97Y152.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0121
    SLICE_X97Y152.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<1>
    SLICE_X97Y152.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (0.619ns logic, 3.926ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rden_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.741 - 0.634)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rden_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y199.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<81>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rden_r_1
    SLICE_X25Y201.A6     net (fanout=58)       0.114   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<80>
    SLICE_X25Y201.CLK    Tah         (-Th)     0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_glue_set
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.043ns logic, 0.114ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y198.BQ     Tcko                  0.098   ftop/dram0/memc_memc/dbg_rd_clkdly_cnt<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_3
    SLICE_X22Y198.D6     net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1><3>
    SLICE_X22Y198.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r[1][4]_INV_3518_o1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_13 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_13 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y196.BQ      Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_13
    SLICE_X8Y196.D6      net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_13
    SLICE_X8Y196.CLK     Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[3][1]_old_sr_rise0_r[3][1]_equal_283_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y189.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_1
    SLICE_X120Y189.A6    net (fanout=3)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<1>
    SLICE_X120Y189.CLK   Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_data_end_GND_169_o_select_33_OUT<2>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.022ns logic, 0.049ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_rd_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_rd_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y224.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_1
    SLICE_X104Y224.D6    net (fanout=5)        0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r<1>
    SLICE_X104Y224.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/inhbt_rd_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/out41
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_rd_r
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_15 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y198.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2<15>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_15
    SLICE_X95Y198.C6     net (fanout=1)        0.040   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2<15>
    SLICE_X95Y198.CLK    Tah         (-Th)     0.056   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_row_r<42>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/row<2>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl_2
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.042ns logic, 0.040ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rden_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.741 - 0.634)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rden_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y199.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<81>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rden_r_0
    SLICE_X25Y201.A5     net (fanout=66)       0.137   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<79>
    SLICE_X25Y201.CLK    Tah         (-Th)     0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_glue_set
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.043ns logic, 0.137ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_112 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.526 - 0.491)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_112 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y170.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<115>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_112
    SLICE_X64Y171.AI     net (fanout=1)        0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<112>
    SLICE_X64Y171.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.011ns logic, 0.098ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_176 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[29].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.514 - 0.480)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_176 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[29].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y168.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<179>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_176
    SLICE_X60Y168.BI     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<176>
    SLICE_X60Y168.CLK    Tdh         (-Th)     0.086   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<175>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[29].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.012ns logic, 0.096ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_cnt_cpt_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_cnt_cpt_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_cnt_cpt_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_cnt_cpt_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y208.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<46>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_cnt_cpt_r_1
    SLICE_X28Y208.A6     net (fanout=15)       0.063   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<44>
    SLICE_X28Y208.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<47>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Result<4>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_cnt_cpt_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.085ns (0.022ns logic, 0.063ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.518 - 0.485)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y178.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30
    SLICE_X68Y178.AI     net (fanout=1)        0.097   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<30>
    SLICE_X68Y178.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<27>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.011ns logic, 0.097ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_244 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.527 - 0.492)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_244 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y169.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_244
    SLICE_X64Y170.AI     net (fanout=1)        0.099   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<244>
    SLICE_X64Y170.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<241>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.011ns logic, 0.099ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_114 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.529 - 0.491)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_114 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y170.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<115>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_114
    SLICE_X68Y169.CI     net (fanout=1)        0.101   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<114>
    SLICE_X68Y169.CLK    Tdh         (-Th)     0.085   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<115>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.013ns logic, 0.101ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_prech_req_r (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_prech_req (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.470 - 0.430)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_prech_req_r to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_prech_req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y204.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_prech_req_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_prech_req_r
    SLICE_X38Y204.A6     net (fanout=1)        0.094   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_prech_req_r
    SLICE_X38Y204.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rdlvl_prech_req
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_prech_req_r_cal_clkdiv_prech_req_r_OR_7594_o1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_prech_req
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.022ns logic, 0.094ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_reqF/data0_reg_124 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_124 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.530 - 0.495)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_reqF/data0_reg_124 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y167.BQ     Tcko                  0.098   ftop/dram0/memc_reqF$D_OUT<126>
                                                       ftop/dram0/memc_reqF/data0_reg_124
    SLICE_X68Y167.AX     net (fanout=3)        0.103   ftop/dram0/memc_reqF$D_OUT<124>
    SLICE_X68Y167.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<127>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_124
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_reqF/data0_reg_126 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_126 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.530 - 0.495)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_reqF/data0_reg_126 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y167.DQ     Tcko                  0.098   ftop/dram0/memc_reqF$D_OUT<126>
                                                       ftop/dram0/memc_reqF/data0_reg_126
    SLICE_X68Y167.CX     net (fanout=3)        0.104   ftop/dram0/memc_reqF$D_OUT<126>
    SLICE_X68Y167.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<127>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_126
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_reqF/data0_reg_125 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_125 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.530 - 0.495)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_reqF/data0_reg_125 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y167.CQ     Tcko                  0.098   ftop/dram0/memc_reqF$D_OUT<126>
                                                       ftop/dram0/memc_reqF/data0_reg_125
    SLICE_X68Y167.BX     net (fanout=3)        0.104   ftop/dram0/memc_reqF$D_OUT<125>
    SLICE_X68Y167.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<127>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_125
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.532 - 0.495)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y194.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0_2
    SLICE_X73Y194.CX     net (fanout=1)        0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0<2>
    SLICE_X73Y194.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.532 - 0.495)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y194.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0_3
    SLICE_X73Y194.DX     net (fanout=1)        0.099   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0<3>
    SLICE_X73Y194.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_3
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.022ns logic, 0.099ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_07 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.471 - 0.432)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_07 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y190.CQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_07
    SLICE_X25Y191.BX     net (fanout=6)        0.110   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_07
    SLICE_X25Y191.CLK    Tckdi       (-Th)     0.102   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.013ns logic, 0.110ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: ddr3_reset_n_OBUF/SR
  Logical resource: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n/SR
  Location pin: OLOGIC_X2Y197.SR
  Clock network: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_r
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMB/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMB/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMB_D1/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMB_D1/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMC/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMC/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMC_D1/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMC_D1/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMD/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMD/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMD_D1/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMD_D1/CLK
  Location pin: SLICE_X18Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA/CLK
  Location pin: SLICE_X18Y171.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA/CLK
  Location pin: SLICE_X18Y171.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA_D1/CLK
  Location pin: SLICE_X18Y171.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.123ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.126ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X98Y45.DX      net (fanout=1)        0.753   gmii_rxd_7_IBUF
    SLICE_X98Y45.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.126ns (0.373ns logic, 0.753ns route)
                                                       (33.1% logic, 66.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y45.CLK     net (fanout=45)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.641ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.690ns (Levels of Logic = 1)
  Clock Path Delay:     2.524ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X98Y45.DX      net (fanout=1)        1.160   gmii_rxd_7_IBUF
    SLICE_X98Y45.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.690ns (0.530ns logic, 1.160ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y45.CLK     net (fanout=45)       0.913   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.227ns logic, 1.297ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.036ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.213ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X98Y45.CX      net (fanout=1)        0.835   gmii_rxd_6_IBUF
    SLICE_X98Y45.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (0.378ns logic, 0.835ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y45.CLK     net (fanout=45)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.736ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.785ns (Levels of Logic = 1)
  Clock Path Delay:     2.524ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X98Y45.CX      net (fanout=1)        1.252   gmii_rxd_6_IBUF
    SLICE_X98Y45.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.785ns (0.533ns logic, 1.252ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y45.CLK     net (fanout=45)       0.913   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.227ns logic, 1.297ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.142ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.642ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.107ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X98Y45.BX      net (fanout=1)        0.713   gmii_rxd_5_IBUF
    SLICE_X98Y45.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.107ns (0.394ns logic, 0.713ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y45.CLK     net (fanout=45)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.578ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.627ns (Levels of Logic = 1)
  Clock Path Delay:     2.524ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X98Y45.BX      net (fanout=1)        1.080   gmii_rxd_5_IBUF
    SLICE_X98Y45.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.627ns (0.547ns logic, 1.080ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y45.CLK     net (fanout=45)       0.913   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.227ns logic, 1.297ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.234ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.734ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.015ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X98Y45.AX      net (fanout=1)        0.578   gmii_rxd_4_IBUF
    SLICE_X98Y45.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.015ns (0.437ns logic, 0.578ns route)
                                                       (43.1% logic, 56.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y45.CLK     net (fanout=45)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.436ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.485ns (Levels of Logic = 1)
  Clock Path Delay:     2.524ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X98Y45.AX      net (fanout=1)        0.901   gmii_rxd_4_IBUF
    SLICE_X98Y45.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.485ns (0.584ns logic, 0.901ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y45.CLK     net (fanout=45)       0.913   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.227ns logic, 1.297ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.086ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.586ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.210ns (Levels of Logic = 1)
  Clock Path Delay:     1.321ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X99Y36.DX      net (fanout=1)        0.771   gmii_rxd_3_IBUF
    SLICE_X99Y36.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (0.439ns logic, 0.771ns route)
                                                       (36.3% logic, 63.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y36.CLK     net (fanout=45)       0.406   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.774ns logic, 0.547ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.662ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.764ns (Levels of Logic = 1)
  Clock Path Delay:     2.577ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X99Y36.DX      net (fanout=1)        1.178   gmii_rxd_3_IBUF
    SLICE_X99Y36.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.586ns logic, 1.178ns route)
                                                       (33.2% logic, 66.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y36.CLK     net (fanout=45)       0.966   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (1.227ns logic, 1.350ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.142ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.642ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.154ns (Levels of Logic = 1)
  Clock Path Delay:     1.321ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X99Y36.CX      net (fanout=1)        0.775   gmii_rxd_2_IBUF
    SLICE_X99Y36.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.379ns logic, 0.775ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y36.CLK     net (fanout=45)       0.406   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.774ns logic, 0.547ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.624ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.726ns (Levels of Logic = 1)
  Clock Path Delay:     2.577ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X99Y36.CX      net (fanout=1)        1.192   gmii_rxd_2_IBUF
    SLICE_X99Y36.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.726ns (0.534ns logic, 1.192ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y36.CLK     net (fanout=45)       0.966   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (1.227ns logic, 1.350ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.146ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.646ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.150ns (Levels of Logic = 1)
  Clock Path Delay:     1.321ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X99Y36.BX      net (fanout=1)        0.765   gmii_rxd_1_IBUF
    SLICE_X99Y36.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (0.385ns logic, 0.765ns route)
                                                       (33.5% logic, 66.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y36.CLK     net (fanout=45)       0.406   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.774ns logic, 0.547ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.605ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.707ns (Levels of Logic = 1)
  Clock Path Delay:     2.577ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X99Y36.BX      net (fanout=1)        1.168   gmii_rxd_1_IBUF
    SLICE_X99Y36.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.539ns logic, 1.168ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y36.CLK     net (fanout=45)       0.966   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (1.227ns logic, 1.350ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.146ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.646ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.150ns (Levels of Logic = 1)
  Clock Path Delay:     1.321ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X99Y36.AX      net (fanout=1)        0.711   gmii_rxd_0_IBUF
    SLICE_X99Y36.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (0.439ns logic, 0.711ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y36.CLK     net (fanout=45)       0.406   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.774ns logic, 0.547ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.561ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.663ns (Levels of Logic = 1)
  Clock Path Delay:     2.577ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X99Y36.AX      net (fanout=1)        1.077   gmii_rxd_0_IBUF
    SLICE_X99Y36.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.663ns (0.586ns logic, 1.077ns route)
                                                       (35.2% logic, 64.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y36.CLK     net (fanout=45)       0.966   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (1.227ns logic, 1.350ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.117ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.617ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.179ns (Levels of Logic = 1)
  Clock Path Delay:     1.321ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X98Y36.BX      net (fanout=1)        0.750   gmii_rx_dv_IBUF
    SLICE_X98Y36.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.179ns (0.429ns logic, 0.750ns route)
                                                       (36.4% logic, 63.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y36.CLK     net (fanout=45)       0.406   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.774ns logic, 0.547ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.624ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.726ns (Levels of Logic = 1)
  Clock Path Delay:     2.577ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X98Y36.BX      net (fanout=1)        1.149   gmii_rx_dv_IBUF
    SLICE_X98Y36.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.726ns (0.577ns logic, 1.149ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y36.CLK     net (fanout=45)       0.966   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (1.227ns logic, 1.350ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.374ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.874ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.875ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X99Y46.CX      net (fanout=1)        0.478   gmii_rx_er_IBUF
    SLICE_X99Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.397ns logic, 0.478ns route)
                                                       (45.4% logic, 54.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y46.CLK     net (fanout=45)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.246ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.294ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X99Y46.CX      net (fanout=1)        0.744   gmii_rx_er_IBUF
    SLICE_X99Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.294ns (0.550ns logic, 0.744ns route)
                                                       (42.5% logic, 57.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y46.CLK     net (fanout=45)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.262ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.761ns|      4.961ns|            0|            0|        91979|        60227|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      4.961ns|          N/A|            0|            0|        60227|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.000ns|            0|            0|            0|      5167979|
| TS_CLK_125                    |      8.000ns|      7.988ns|          N/A|            0|            0|      5147229|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|        20750|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.117(R)|      FAST  |    0.876(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.374(R)|      FAST  |    1.254(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.146(R)|      FAST  |    0.939(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.146(R)|      FAST  |    0.895(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.142(R)|      FAST  |    0.876(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |   -0.086(R)|      FAST  |    0.838(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.234(R)|      FAST  |    1.064(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.142(R)|      FAST  |    0.922(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.036(R)|      FAST  |    0.764(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |   -0.123(R)|      FAST  |    0.859(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.639|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.961|         |         |         |
sys0_clkp      |    4.961|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.961|         |         |         |
sys0_clkp      |    4.961|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.352|         |         |         |
sys1_clkp      |    5.352|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.352|         |         |         |
sys1_clkp      |    5.352|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.736; Ideal Clock Offset To Actual Clock 0.509; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.123(R)|      FAST  |    0.859(R)|      SLOW  |    0.623|    1.641|       -0.509|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.123|         -  |       0.859|         -  |    0.623|    1.641|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.728; Ideal Clock Offset To Actual Clock 0.600; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.036(R)|      FAST  |    0.764(R)|      SLOW  |    0.536|    1.736|       -0.600|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.036|         -  |       0.764|         -  |    0.536|    1.736|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.780; Ideal Clock Offset To Actual Clock 0.468; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.142(R)|      FAST  |    0.922(R)|      SLOW  |    0.642|    1.578|       -0.468|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.142|         -  |       0.922|         -  |    0.642|    1.578|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.830; Ideal Clock Offset To Actual Clock 0.351; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.234(R)|      FAST  |    1.064(R)|      SLOW  |    0.734|    1.436|       -0.351|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.234|         -  |       1.064|         -  |    0.734|    1.436|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.752; Ideal Clock Offset To Actual Clock 0.538; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.086(R)|      FAST  |    0.838(R)|      SLOW  |    0.586|    1.662|       -0.538|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.086|         -  |       0.838|         -  |    0.586|    1.662|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.734; Ideal Clock Offset To Actual Clock 0.491; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.142(R)|      FAST  |    0.876(R)|      SLOW  |    0.642|    1.624|       -0.491|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.142|         -  |       0.876|         -  |    0.642|    1.624|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.749; Ideal Clock Offset To Actual Clock 0.480; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.146(R)|      FAST  |    0.895(R)|      SLOW  |    0.646|    1.605|       -0.480|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.146|         -  |       0.895|         -  |    0.646|    1.605|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.793; Ideal Clock Offset To Actual Clock 0.458; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.146(R)|      FAST  |    0.939(R)|      SLOW  |    0.646|    1.561|       -0.458|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.146|         -  |       0.939|         -  |    0.646|    1.561|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.759; Ideal Clock Offset To Actual Clock 0.504; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.117(R)|      FAST  |    0.876(R)|      SLOW  |    0.617|    1.624|       -0.504|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.117|         -  |       0.876|         -  |    0.617|    1.624|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.880; Ideal Clock Offset To Actual Clock 0.186; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.374(R)|      FAST  |    1.254(R)|      SLOW  |    0.874|    1.246|       -0.186|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.374|         -  |       1.254|         -  |    0.874|    1.246|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5329689 paths, 0 nets, and 204809 connections

Design statistics:
   Minimum period:   7.988ns{1}   (Maximum frequency: 125.188MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul  5 13:06:55 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1623 MB



