// Seed: 2060637520
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd75
) (
    input tri1 _id_0,
    output wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    output logic id_4,
    output supply1 id_5
);
  wire [-1 : id_0  <=  id_0] id_7;
  assign id_1 = id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  initial id_4 = -1'd0 == id_7;
endmodule
