---
title: "[ğŸ¤›ì»´í“¨í„°êµ¬ì¡°ì„¤ê³„ ë° ì‘ìš© 9]"
excerpt: "Virtual Memory"

categories:
  - ì»´êµ¬ì„¤
tags:
  - [ìˆ˜ì—…]

permalink: /categories10/computer_architecture9/

use_math: true
toc: true
toc_sticky: true

date: 2023-06-03
last_modified_at: 2023-06-03
---

# ì»´í“¨í„°êµ¬ì¡°ì„¤ê³„ ë° ì‘ìš©

ìˆ˜ì—…ì„ ë“£ê³  ì •ë¦¬í•œ í˜ì´ì§€ ì…ë‹ˆë‹¤.

---

**Virtual Memory**

- Use main memory as a "cache" for secondary (disk) storage
  - Managed jointly by CPU hardware and the operating system (OS)

- Programs share main memory 
  - Each gets a private virtual address space holding its frequently used code and data
  - Protected from other programs

- CPU and OS translate virtual addresses to physical addresses
  - VM "block" is called a page
  - VM translation "miss" is called a page fault

---

**Fixed-size pages**

- Virtual addressesì™€ Physical address, Disk addresses ì‚¬ì´ì— Address translationì´ ìˆì–´ mappingì´ ì¡´ì¬í•¨

---

**Page Tables**

- Stores placement information
  - Array of page table entries, indexed by virtual page number
  - Page table register in CPU points to page table in physical memory

- If page is present in memory
  - PTE stores the physical page number
  - Plus other status bits (referenced, dirty, ...)

- If page is not present
  - PTE can refer to location in swap spacec on disk

---

**Translation Using a Page Table**

<p align="center"><img src="../../assets/images/060301.jpg" width="500px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

**Address Translation**

- How many bits required?
  - VPN (Virtual page #)
  - PFN (Physical page #)
  - Page Offset

---

**Example: Address Translation**

- Virtual memory space: 4GB
  - virtual address: 32 bits
- Physical memory space: 1MB
  - Physical address: 20 bits
- Page size: 4kB
  - Offset: 12 bits
  - VPN: 20bits, PFN: 8bits
  - Number of pages: $2^{20}$
  - Number of page table entries: $2^{20}$
- Page table size?
  - $2^{20}\times(8+8)$

---

**Virtual Memory Performance**

- Example
  - Memory access time: 100ns
  - Disk access time: 25ms
  - Effective access time
    - Let p = the probability of a page fault
    - Effective access time = 100(1-p) + 25,000,000p
    - If we want only 10% degradation
      - 110 > 100 + 25,000,000p
      - 10 > 25,000,000p
      - p < 0.0000004 (one fault every 2,500,000 references)
  - Lesson: OS had better do a good job of page replacement!
  - OSê°€ êµ‰ì¥íˆ ì¤‘ìš”í•¨

---

**Replacement and Writes**

- To reduce page fault rate, prefer least recently used (LRU) replacement
  - Reference bit (aka use bit) in PTE set to 1 on access to page
  - Periodically cleared to 0 by OS
  - A page with reference bit = 0  has not been used recently
- Disk writes take millions of cycles
  - Write through is impractical
  - Use write-back
  - Dirty bit in PTE set when page is written

---

**Page Size**

- Small page sizes
  - <font color="blue">less internal fragmentation, better memory utilization.</font>
  - <font color="red">large page table, high page fault handling overheads.</font>
- Large page sizes
  - <font color="blue">small page table, small page fault handling overheads.</font>
  - <font color="red">more internal fragmentation, worse memory utilization.</font>

---

**Fast Translation Using a TLB**

- Address translation would appear to require extra memory references
  - One to access the PTE
  - Then the actual memory access
- But access to page tables has good locality
  - So use a fast cache of PTEs within the CPU
  - Called a Tranlsation Look-aside Buffer (TLB)
  - Misses could be handled by hardware or software

---

**Address Translation with TLB**

<p align="center"><img src="../../assets/images/060302.jpg" width="500px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

**TLB Misses**

- If page is in memory
  - Load the PTE from memory and retry

- If page is not in memory (page fault)
  - Locate page on disk
  - Choose page to replace
    - If dirty, write to disk first
  - Read page into memory and update page table
  - Then restart the faulting instruction

---

**TLB and Cache Interaction**

<p align="center"><img src="../../assets/images/060303.jpg" width="500px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>


- If cache tag uses physical address  
  - Need to translate before cache lookup
- Alternative: use virtual address tag
  - Complications due to alisaing
    - Different virtual addresses for shared physical address

---

**The Big Picture**

<p align="center"><img src="../../assets/images/060304.jpg" width="700px" height="500px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

|TLB|Page table|Cache|Possible? If so, under whtat circumstance?|
|---|---|---|---|
|Hit|Hit|Miss|Possible, although the page table is never really checked if TLB hits.|
|Miss|Hit|Hit|TLB misses, but entry found in page table; after retry, data is found in cache.|
|Miss|Hit|Miss|TLB misses, but entry found in page table; after retry, data misses in cache.|
|Miss|Miss|Miss|TLB misses and is followed by a page fault; after retry, data must miss in cache.|
|Hit|Miss|Miss|**Impossible**: cannot have a translation in TLB if page is not present in memory.|
|Hit|Miss|Hit|**Impossible**: cannot have a translation in TLB if page is not present in memory.|
|Miss|Miss|Hit|**Impossible**: data cannot be allowed in cache if the page is not in memory.|

main memoryì•ˆì— cacheê°€ ìˆê³ , page tableì— TLBê°€ ìˆìŒ. TLBì—ëŠ” ìˆëŠ”ë° Page Tableì—ëŠ” ì—†ë‹¤? ì´ê±´ ë§ì´ ì•ˆë¨.

---

**The Memory Hierarchy**

- Common principles apply at all levels of the memory hierarchy
  - Based on notions of caching
- At each level in the hierarchy
  - Block placement
  - Finding a block
  - Replacement on a miss
  - Write policy

---

**Block Placement**

- Determined by associativity
  - Direct mapped (1-way associative)
    - One choice for placement
  - n-way set associative
    - n choices within a set
  - Fully associative
    - Any location
- Higher associativity reduces miss rate
  - Increases complexity, cost, and access time

--- 

**Finding a Block**

|Associativity|Location method|Tag comparisons|
|---|---|---|
|Direct mapped|Index|1|
|n-way set associative|Set index, then search entries within the set|n|
|Fully associative|Search all entries|#entries|
|Fully associative|Full lookup table|0|

- Hardware caches
  - Reduce comparisons to reduce cost
- Virtual memory
  - Full table lookup makes full associativity feasible
  - Benefit in reduced miss rate

---

**Replacement**

- Choice of entry to replace o a miss
  - Least recently used (LRU)
    - Complex and costly hardware for high associativity
  - Random
    - Close to LRU, easier to implement
- Virtual memory
  - LRU approximation with hardware support

---

**Write Policy**

- Write-through (ê·¸ ë•Œ ê·¸ ë•Œ)
  - Update both upper and lower levels
  - Simplifies replacement, but may require write buffer
- Write-back
  - Update upper level only
  - Update lower level when block is replaced
  - Need to keep more state
- Virtual memory
  - Only write-back is feasible, given disk write latency

---

**Sources of Misses**

- Compulsory misses (aka cold start misses)
  - First access to a block
- Capacity misses
  - Due to finite cache size
  - A replaced block is later accessed again
- Conflict misses (aka collision misses)
  - In a non-fully associative cache
  - Due to competition for entries in a set
  - Would not occur in a fully associative cache of the same total size

---

## í€´ì¦ˆ

1) ë‹¤ìŒê³¼ ê°™ì´ ì œì•½ì¡°ê±´ì— ë”°ë¼ ì»´í“¨í„° ì‹œìŠ¤í…œì„ ì„¤ê³„í•˜ë ¤ê³  í•  ë•Œ, ìµœëŒ€ virtual memory spaceì˜ í¬ê¸°ë¥¼ êµ¬í•˜ì‹œì˜¤. 

- 1GB physical memory space 
- 16kB page size
- í•˜ë‚˜ì˜ page tableì„ ì €ì¥í•˜ëŠ”ë° ìµœëŒ€ 1ê°œì˜ physical frame ì´ìš© ê°€ëŠ¥
- Page tableì—ì„œ page number ì™¸ì— ì¶”ê°€ ì •ë³´ë¥¼ ì €ì¥í•˜ëŠ” ë° í•˜ë‚˜ì˜ PTE ë‹¹ 16bit í•„ìš”

<p align="center"><img src="../../assets/images/060305.png" width="500px" height="500px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

2) 32-bit virtual addressingê³¼ 256MB physical memoryë¥¼ ì‚¬ìš©í•˜ëŠ” ì‹œìŠ¤í…œì—ì„œ 64byte í¬ê¸°ì˜ TLBë¥¼ íƒ‘ì¬í•˜ë ¤ê³  í•  ë•Œ ìˆ˜ìš© ê°€ëŠ¥í•œ TLB entryì˜ ê°œìˆ˜ë¥¼ êµ¬í•˜ì‹œì˜¤. 

- Page size = 32kB
- TLBì—ëŠ” Tagì™€ page number ì™¸ì— valid bitê³¼ dirty bitì„ ì¶”ê°€ë¡œ ì €ì¥

- <font color="red">Virtual mem = $2^{32}$bytes -> #pages = $2^{32-15}$=$2^{17}$</font>
- <font color="red">Physical mem = $2^{28}$bytes -> #frames = $2^{28-15}$=$2^{13}$</font>


- <font color="red">One TLB entry = (17+13+2) bits = 4 bytes</font>


- <font color="red">-> # TLB entries  = 64/4 = 16ê°œ</font>

3) Pagingì„ ì‚¬ìš©í•˜ëŠ” ì–´ë–¤ ì»´í“¨í„° ì‹œìŠ¤í…œì—ì„œ page tableê³¼ physical memoryì˜ êµ¬ì„±ê³¼ ë‚´ìš©ì´ ì•„ë˜ì™€ ê°™ì„ ë•Œ ì˜¤ë¥¸ìª½ ì½”ë“œê°€ ì‹¤í–‰ëœë‹¤ê³  ê°€ì •í•˜ì.

<p align="center"><img src="../../assets/images/060306.png" width="700px" height="500px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

3-1) virtual address 0x38ì— í•´ë‹¹í•˜ëŠ” variable (array element)ëŠ”?

- <font color="red">a[3]</font>

3-2) a[0]ì˜ virtual addressëŠ”?

- <font color="red">0x2C</font>

3-3) 3ê°œì˜ entryë¥¼ ê°€ì§€ëŠ” TLBë¥¼ ì‚¬ìš©í•œë‹¤ê³  í•  ë•Œ, ìœ„ ì½”ë“œê°€ ì‹¤í–‰ë˜ëŠ” ë™ì•ˆ TLB ë‚´ìš©ì˜ ë³€í™”ë¥¼ í‘œì‹œí•˜ì‹œì˜¤ (ì´ˆê¸°ì— TLBëŠ” ë¹„ì–´ìˆê³  replacement policyëŠ” LRUë¡œ ê°€ì •)

<p align="center"><img src="../../assets/images/060307.png" width="500px" height="500px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

3-4) ìœ„ ì½”ë“œê°€ ì‹¤í–‰ë˜ëŠ” ë™ì•ˆì˜ TLB hit rateëŠ”?

- <font color="red">16/20</font>

