
Final.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800100  000007ec  00000880  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000007ec  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000017  0080010c  0080010c  0000088c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000088c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000000d8  00000000  00000000  000008bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000093a  00000000  00000000  00000994  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000302  00000000  00000000  000012ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000006da  00000000  00000000  000015d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002b8  00000000  00000000  00001cac  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000037d  00000000  00000000  00001f64  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000075d  00000000  00000000  000022e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000f8  00000000  00000000  00002a3e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	4b c0       	rjmp	.+150    	; 0x98 <__ctors_end>
   2:	00 00       	nop
   4:	79 c0       	rjmp	.+242    	; 0xf8 <__vector_1>
   6:	00 00       	nop
   8:	81 c0       	rjmp	.+258    	; 0x10c <__vector_2>
   a:	00 00       	nop
   c:	a0 c0       	rjmp	.+320    	; 0x14e <__vector_3>
   e:	00 00       	nop
  10:	af c0       	rjmp	.+350    	; 0x170 <__vector_4>
  12:	00 00       	nop
  14:	5e c0       	rjmp	.+188    	; 0xd2 <__bad_interrupt>
  16:	00 00       	nop
  18:	5c c0       	rjmp	.+184    	; 0xd2 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	5a c0       	rjmp	.+180    	; 0xd2 <__bad_interrupt>
  1e:	00 00       	nop
  20:	58 c0       	rjmp	.+176    	; 0xd2 <__bad_interrupt>
  22:	00 00       	nop
  24:	56 c0       	rjmp	.+172    	; 0xd2 <__bad_interrupt>
  26:	00 00       	nop
  28:	54 c0       	rjmp	.+168    	; 0xd2 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	52 c0       	rjmp	.+164    	; 0xd2 <__bad_interrupt>
  2e:	00 00       	nop
  30:	50 c0       	rjmp	.+160    	; 0xd2 <__bad_interrupt>
  32:	00 00       	nop
  34:	4e c0       	rjmp	.+156    	; 0xd2 <__bad_interrupt>
  36:	00 00       	nop
  38:	4c c0       	rjmp	.+152    	; 0xd2 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	9d c2       	rjmp	.+1338   	; 0x578 <__vector_15>
  3e:	00 00       	nop
  40:	48 c0       	rjmp	.+144    	; 0xd2 <__bad_interrupt>
  42:	00 00       	nop
  44:	46 c0       	rjmp	.+140    	; 0xd2 <__bad_interrupt>
  46:	00 00       	nop
  48:	44 c0       	rjmp	.+136    	; 0xd2 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	42 c0       	rjmp	.+132    	; 0xd2 <__bad_interrupt>
  4e:	00 00       	nop
  50:	40 c0       	rjmp	.+128    	; 0xd2 <__bad_interrupt>
  52:	00 00       	nop
  54:	3e c0       	rjmp	.+124    	; 0xd2 <__bad_interrupt>
  56:	00 00       	nop
  58:	3c c0       	rjmp	.+120    	; 0xd2 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	3a c0       	rjmp	.+116    	; 0xd2 <__bad_interrupt>
  5e:	00 00       	nop
  60:	38 c0       	rjmp	.+112    	; 0xd2 <__bad_interrupt>
  62:	00 00       	nop
  64:	36 c0       	rjmp	.+108    	; 0xd2 <__bad_interrupt>
  66:	00 00       	nop
  68:	34 c0       	rjmp	.+104    	; 0xd2 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	32 c0       	rjmp	.+100    	; 0xd2 <__bad_interrupt>
  6e:	00 00       	nop
  70:	30 c0       	rjmp	.+96     	; 0xd2 <__bad_interrupt>
  72:	00 00       	nop
  74:	d5 c0       	rjmp	.+426    	; 0x220 <__vector_29>
  76:	00 00       	nop
  78:	2c c0       	rjmp	.+88     	; 0xd2 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	2a c0       	rjmp	.+84     	; 0xd2 <__bad_interrupt>
  7e:	00 00       	nop
  80:	28 c0       	rjmp	.+80     	; 0xd2 <__bad_interrupt>
  82:	00 00       	nop
  84:	26 c0       	rjmp	.+76     	; 0xd2 <__bad_interrupt>
  86:	00 00       	nop
  88:	24 c0       	rjmp	.+72     	; 0xd2 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	22 c0       	rjmp	.+68     	; 0xd2 <__bad_interrupt>
  8e:	00 00       	nop
  90:	20 c0       	rjmp	.+64     	; 0xd2 <__bad_interrupt>
  92:	00 00       	nop
  94:	1e c0       	rjmp	.+60     	; 0xd2 <__bad_interrupt>
	...

00000098 <__ctors_end>:
  98:	11 24       	eor	r1, r1
  9a:	1f be       	out	0x3f, r1	; 63
  9c:	cf ef       	ldi	r28, 0xFF	; 255
  9e:	d0 e2       	ldi	r29, 0x20	; 32
  a0:	de bf       	out	0x3e, r29	; 62
  a2:	cd bf       	out	0x3d, r28	; 61

000000a4 <__do_copy_data>:
  a4:	11 e0       	ldi	r17, 0x01	; 1
  a6:	a0 e0       	ldi	r26, 0x00	; 0
  a8:	b1 e0       	ldi	r27, 0x01	; 1
  aa:	ec ee       	ldi	r30, 0xEC	; 236
  ac:	f7 e0       	ldi	r31, 0x07	; 7
  ae:	00 e0       	ldi	r16, 0x00	; 0
  b0:	0b bf       	out	0x3b, r16	; 59
  b2:	02 c0       	rjmp	.+4      	; 0xb8 <__do_copy_data+0x14>
  b4:	07 90       	elpm	r0, Z+
  b6:	0d 92       	st	X+, r0
  b8:	ac 30       	cpi	r26, 0x0C	; 12
  ba:	b1 07       	cpc	r27, r17
  bc:	d9 f7       	brne	.-10     	; 0xb4 <__do_copy_data+0x10>

000000be <__do_clear_bss>:
  be:	21 e0       	ldi	r18, 0x01	; 1
  c0:	ac e0       	ldi	r26, 0x0C	; 12
  c2:	b1 e0       	ldi	r27, 0x01	; 1
  c4:	01 c0       	rjmp	.+2      	; 0xc8 <.do_clear_bss_start>

000000c6 <.do_clear_bss_loop>:
  c6:	1d 92       	st	X+, r1

000000c8 <.do_clear_bss_start>:
  c8:	a3 32       	cpi	r26, 0x23	; 35
  ca:	b2 07       	cpc	r27, r18
  cc:	e1 f7       	brne	.-8      	; 0xc6 <.do_clear_bss_loop>
  ce:	0b d2       	rcall	.+1046   	; 0x4e6 <main>
  d0:	8b c3       	rjmp	.+1814   	; 0x7e8 <_exit>

000000d2 <__bad_interrupt>:
  d2:	5f c0       	rjmp	.+190    	; 0x192 <__vector_default>

000000d4 <setupInterrupt>:
		if(i <= 13) delay -= 1;
		if(cclCount -i <= 13) delay +=1;
		countStep--;					//track where in the rotation the stepper is, referenced to when it was turned on (future will be reference to the hall sensor)
		//if(countStep<0)countStep=200;	//if the stepper rotates a full 360 degrees, reset to the initial value and start again
	}//for
}
  d4:	e9 e6       	ldi	r30, 0x69	; 105
  d6:	f0 e0       	ldi	r31, 0x00	; 0
  d8:	80 81       	ld	r24, Z
  da:	82 60       	ori	r24, 0x02	; 2
  dc:	80 83       	st	Z, r24
  de:	80 81       	ld	r24, Z
  e0:	8c 60       	ori	r24, 0x0C	; 12
  e2:	80 83       	st	Z, r24
  e4:	80 81       	ld	r24, Z
  e6:	80 62       	ori	r24, 0x20	; 32
  e8:	80 83       	st	Z, r24
  ea:	80 81       	ld	r24, Z
  ec:	80 68       	ori	r24, 0x80	; 128
  ee:	80 83       	st	Z, r24
  f0:	8d b3       	in	r24, 0x1d	; 29
  f2:	8f 60       	ori	r24, 0x0F	; 15
  f4:	8d bb       	out	0x1d, r24	; 29
  f6:	08 95       	ret

000000f8 <__vector_1>:
  f8:	1f 92       	push	r1
  fa:	0f 92       	push	r0
  fc:	0f b6       	in	r0, 0x3f	; 63
  fe:	0f 92       	push	r0
 100:	11 24       	eor	r1, r1
 102:	0f 90       	pop	r0
 104:	0f be       	out	0x3f, r0	; 63
 106:	0f 90       	pop	r0
 108:	1f 90       	pop	r1
 10a:	18 95       	reti

0000010c <__vector_2>:
 10c:	1f 92       	push	r1
 10e:	0f 92       	push	r0
 110:	0f b6       	in	r0, 0x3f	; 63
 112:	0f 92       	push	r0
 114:	11 24       	eor	r1, r1
 116:	0b b6       	in	r0, 0x3b	; 59
 118:	0f 92       	push	r0
 11a:	8f 93       	push	r24
 11c:	9f 93       	push	r25
 11e:	ef 93       	push	r30
 120:	ff 93       	push	r31
 122:	8f ef       	ldi	r24, 0xFF	; 255
 124:	93 e0       	ldi	r25, 0x03	; 3
 126:	90 93 11 01 	sts	0x0111, r25
 12a:	80 93 10 01 	sts	0x0110, r24
 12e:	ea e7       	ldi	r30, 0x7A	; 122
 130:	f0 e0       	ldi	r31, 0x00	; 0
 132:	80 81       	ld	r24, Z
 134:	80 64       	ori	r24, 0x40	; 64
 136:	80 83       	st	Z, r24
 138:	ff 91       	pop	r31
 13a:	ef 91       	pop	r30
 13c:	9f 91       	pop	r25
 13e:	8f 91       	pop	r24
 140:	0f 90       	pop	r0
 142:	0b be       	out	0x3b, r0	; 59
 144:	0f 90       	pop	r0
 146:	0f be       	out	0x3f, r0	; 63
 148:	0f 90       	pop	r0
 14a:	1f 90       	pop	r1
 14c:	18 95       	reti

0000014e <__vector_3>:
 14e:	1f 92       	push	r1
 150:	0f 92       	push	r0
 152:	0f b6       	in	r0, 0x3f	; 63
 154:	0f 92       	push	r0
 156:	11 24       	eor	r1, r1
 158:	8f 93       	push	r24
 15a:	80 91 0a 01 	lds	r24, 0x010A
 15e:	81 30       	cpi	r24, 0x01	; 1
 160:	09 f4       	brne	.+2      	; 0x164 <__vector_3+0x16>
 162:	15 b8       	out	0x05, r1	; 5
 164:	8f 91       	pop	r24
 166:	0f 90       	pop	r0
 168:	0f be       	out	0x3f, r0	; 63
 16a:	0f 90       	pop	r0
 16c:	1f 90       	pop	r1
 16e:	18 95       	reti

00000170 <__vector_4>:
 170:	1f 92       	push	r1
 172:	0f 92       	push	r0
 174:	0f b6       	in	r0, 0x3f	; 63
 176:	0f 92       	push	r0
 178:	11 24       	eor	r1, r1
 17a:	8f 93       	push	r24
 17c:	10 92 0f 01 	sts	0x010F, r1
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	80 93 0c 01 	sts	0x010C, r24
 186:	8f 91       	pop	r24
 188:	0f 90       	pop	r0
 18a:	0f be       	out	0x3f, r0	; 63
 18c:	0f 90       	pop	r0
 18e:	1f 90       	pop	r1
 190:	18 95       	reti

00000192 <__vector_default>:
 192:	1f 92       	push	r1
 194:	0f 92       	push	r0
 196:	0f b6       	in	r0, 0x3f	; 63
 198:	0f 92       	push	r0
 19a:	11 24       	eor	r1, r1
 19c:	0f 90       	pop	r0
 19e:	0f be       	out	0x3f, r0	; 63
 1a0:	0f 90       	pop	r0
 1a2:	1f 90       	pop	r1
 1a4:	18 95       	reti

000001a6 <setupPWM>:
 1a6:	83 e8       	ldi	r24, 0x83	; 131
 1a8:	84 bd       	out	0x24, r24	; 36
 1aa:	82 e0       	ldi	r24, 0x02	; 2
 1ac:	85 bd       	out	0x25, r24	; 37
 1ae:	80 ea       	ldi	r24, 0xA0	; 160
 1b0:	87 bd       	out	0x27, r24	; 39
 1b2:	08 95       	ret

000001b4 <setupADC>:
 1b4:	81 e4       	ldi	r24, 0x41	; 65
 1b6:	80 93 7c 00 	sts	0x007C, r24
 1ba:	88 e8       	ldi	r24, 0x88	; 136
 1bc:	80 93 7a 00 	sts	0x007A, r24
 1c0:	82 e0       	ldi	r24, 0x02	; 2
 1c2:	80 93 7e 00 	sts	0x007E, r24
 1c6:	08 95       	ret

000001c8 <initLink>:
 1c8:	cf 93       	push	r28
 1ca:	df 93       	push	r29
 1cc:	ec 01       	movw	r28, r24
 1ce:	84 e0       	ldi	r24, 0x04	; 4
 1d0:	90 e0       	ldi	r25, 0x00	; 0
 1d2:	e3 d1       	rcall	.+966    	; 0x59a <malloc>
 1d4:	99 83       	std	Y+1, r25	; 0x01
 1d6:	88 83       	st	Y, r24
 1d8:	fc 01       	movw	r30, r24
 1da:	13 82       	std	Z+3, r1	; 0x03
 1dc:	12 82       	std	Z+2, r1	; 0x02
 1de:	df 91       	pop	r29
 1e0:	cf 91       	pop	r28
 1e2:	08 95       	ret

000001e4 <enqueue>:
 1e4:	db 01       	movw	r26, r22
 1e6:	ed 91       	ld	r30, X+
 1e8:	fc 91       	ld	r31, X
 1ea:	30 97       	sbiw	r30, 0x00	; 0
 1ec:	61 f0       	breq	.+24     	; 0x206 <enqueue+0x22>
 1ee:	da 01       	movw	r26, r20
 1f0:	8d 91       	ld	r24, X+
 1f2:	9c 91       	ld	r25, X
 1f4:	11 97       	sbiw	r26, 0x01	; 1
 1f6:	93 83       	std	Z+3, r25	; 0x03
 1f8:	82 83       	std	Z+2, r24	; 0x02
 1fa:	8d 91       	ld	r24, X+
 1fc:	9c 91       	ld	r25, X
 1fe:	fb 01       	movw	r30, r22
 200:	91 83       	std	Z+1, r25	; 0x01
 202:	80 83       	st	Z, r24
 204:	08 95       	ret
 206:	da 01       	movw	r26, r20
 208:	2d 91       	ld	r18, X+
 20a:	3c 91       	ld	r19, X
 20c:	11 97       	sbiw	r26, 0x01	; 1
 20e:	fc 01       	movw	r30, r24
 210:	31 83       	std	Z+1, r19	; 0x01
 212:	20 83       	st	Z, r18
 214:	8d 91       	ld	r24, X+
 216:	9c 91       	ld	r25, X
 218:	db 01       	movw	r26, r22
 21a:	8d 93       	st	X+, r24
 21c:	9c 93       	st	X, r25
 21e:	08 95       	ret

00000220 <__vector_29>:
 220:	1f 92       	push	r1
 222:	0f 92       	push	r0
 224:	0f b6       	in	r0, 0x3f	; 63
 226:	0f 92       	push	r0
 228:	11 24       	eor	r1, r1
 22a:	0b b6       	in	r0, 0x3b	; 59
 22c:	0f 92       	push	r0
 22e:	2f 93       	push	r18
 230:	3f 93       	push	r19
 232:	4f 93       	push	r20
 234:	5f 93       	push	r21
 236:	6f 93       	push	r22
 238:	7f 93       	push	r23
 23a:	8f 93       	push	r24
 23c:	9f 93       	push	r25
 23e:	af 93       	push	r26
 240:	bf 93       	push	r27
 242:	ef 93       	push	r30
 244:	ff 93       	push	r31
 246:	80 91 78 00 	lds	r24, 0x0078
 24a:	90 91 79 00 	lds	r25, 0x0079
 24e:	90 93 1b 01 	sts	0x011B, r25
 252:	80 93 1a 01 	sts	0x011A, r24
 256:	20 91 10 01 	lds	r18, 0x0110
 25a:	30 91 11 01 	lds	r19, 0x0111
 25e:	80 91 1a 01 	lds	r24, 0x011A
 262:	90 91 1b 01 	lds	r25, 0x011B
 266:	82 17       	cp	r24, r18
 268:	93 07       	cpc	r25, r19
 26a:	40 f4       	brcc	.+16     	; 0x27c <__vector_29+0x5c>
 26c:	80 91 1a 01 	lds	r24, 0x011A
 270:	90 91 1b 01 	lds	r25, 0x011B
 274:	90 93 11 01 	sts	0x0111, r25
 278:	80 93 10 01 	sts	0x0110, r24
 27c:	49 9b       	sbis	0x09, 1	; 9
 27e:	06 c0       	rjmp	.+12     	; 0x28c <__vector_29+0x6c>
 280:	ea e7       	ldi	r30, 0x7A	; 122
 282:	f0 e0       	ldi	r31, 0x00	; 0
 284:	80 81       	ld	r24, Z
 286:	80 64       	ori	r24, 0x40	; 64
 288:	80 83       	st	Z, r24
 28a:	5b c0       	rjmp	.+182    	; 0x342 <__vector_29+0x122>
 28c:	8c e1       	ldi	r24, 0x1C	; 28
 28e:	91 e0       	ldi	r25, 0x01	; 1
 290:	9b df       	rcall	.-202    	; 0x1c8 <initLink>
 292:	80 91 10 01 	lds	r24, 0x0110
 296:	90 91 11 01 	lds	r25, 0x0111
 29a:	8a 3f       	cpi	r24, 0xFA	; 250
 29c:	91 05       	cpc	r25, r1
 29e:	38 f4       	brcc	.+14     	; 0x2ae <__vector_29+0x8e>
 2a0:	e0 91 1c 01 	lds	r30, 0x011C
 2a4:	f0 91 1d 01 	lds	r31, 0x011D
 2a8:	84 e0       	ldi	r24, 0x04	; 4
 2aa:	80 83       	st	Z, r24
 2ac:	3e c0       	rjmp	.+124    	; 0x32a <__vector_29+0x10a>
 2ae:	80 91 10 01 	lds	r24, 0x0110
 2b2:	90 91 11 01 	lds	r25, 0x0111
 2b6:	87 32       	cpi	r24, 0x27	; 39
 2b8:	92 40       	sbci	r25, 0x02	; 2
 2ba:	70 f0       	brcs	.+28     	; 0x2d8 <__vector_29+0xb8>
 2bc:	80 91 10 01 	lds	r24, 0x0110
 2c0:	90 91 11 01 	lds	r25, 0x0111
 2c4:	80 32       	cpi	r24, 0x20	; 32
 2c6:	93 40       	sbci	r25, 0x03	; 3
 2c8:	38 f4       	brcc	.+14     	; 0x2d8 <__vector_29+0xb8>
 2ca:	e0 91 1c 01 	lds	r30, 0x011C
 2ce:	f0 91 1d 01 	lds	r31, 0x011D
 2d2:	82 e0       	ldi	r24, 0x02	; 2
 2d4:	80 83       	st	Z, r24
 2d6:	29 c0       	rjmp	.+82     	; 0x32a <__vector_29+0x10a>
 2d8:	80 91 10 01 	lds	r24, 0x0110
 2dc:	90 91 11 01 	lds	r25, 0x0111
 2e0:	88 3a       	cpi	r24, 0xA8	; 168
 2e2:	93 40       	sbci	r25, 0x03	; 3
 2e4:	38 f0       	brcs	.+14     	; 0x2f4 <__vector_29+0xd4>
 2e6:	e0 91 1c 01 	lds	r30, 0x011C
 2ea:	f0 91 1d 01 	lds	r31, 0x011D
 2ee:	81 e0       	ldi	r24, 0x01	; 1
 2f0:	80 83       	st	Z, r24
 2f2:	1b c0       	rjmp	.+54     	; 0x32a <__vector_29+0x10a>
 2f4:	80 91 10 01 	lds	r24, 0x0110
 2f8:	90 91 11 01 	lds	r25, 0x0111
 2fc:	82 3a       	cpi	r24, 0xA2	; 162
 2fe:	93 40       	sbci	r25, 0x03	; 3
 300:	70 f4       	brcc	.+28     	; 0x31e <__vector_29+0xfe>
 302:	80 91 10 01 	lds	r24, 0x0110
 306:	90 91 11 01 	lds	r25, 0x0111
 30a:	85 38       	cpi	r24, 0x85	; 133
 30c:	93 40       	sbci	r25, 0x03	; 3
 30e:	38 f0       	brcs	.+14     	; 0x31e <__vector_29+0xfe>
 310:	e0 91 1c 01 	lds	r30, 0x011C
 314:	f0 91 1d 01 	lds	r31, 0x011D
 318:	83 e0       	ldi	r24, 0x03	; 3
 31a:	80 83       	st	Z, r24
 31c:	06 c0       	rjmp	.+12     	; 0x32a <__vector_29+0x10a>
 31e:	e0 91 1c 01 	lds	r30, 0x011C
 322:	f0 91 1d 01 	lds	r31, 0x011D
 326:	85 e0       	ldi	r24, 0x05	; 5
 328:	80 83       	st	Z, r24
 32a:	4c e1       	ldi	r20, 0x1C	; 28
 32c:	51 e0       	ldi	r21, 0x01	; 1
 32e:	65 e1       	ldi	r22, 0x15	; 21
 330:	71 e0       	ldi	r23, 0x01	; 1
 332:	87 e1       	ldi	r24, 0x17	; 23
 334:	91 e0       	ldi	r25, 0x01	; 1
 336:	56 df       	rcall	.-340    	; 0x1e4 <enqueue>
 338:	80 91 0d 01 	lds	r24, 0x010D
 33c:	8f 5f       	subi	r24, 0xFF	; 255
 33e:	80 93 0d 01 	sts	0x010D, r24
 342:	ff 91       	pop	r31
 344:	ef 91       	pop	r30
 346:	bf 91       	pop	r27
 348:	af 91       	pop	r26
 34a:	9f 91       	pop	r25
 34c:	8f 91       	pop	r24
 34e:	7f 91       	pop	r23
 350:	6f 91       	pop	r22
 352:	5f 91       	pop	r21
 354:	4f 91       	pop	r20
 356:	3f 91       	pop	r19
 358:	2f 91       	pop	r18
 35a:	0f 90       	pop	r0
 35c:	0b be       	out	0x3b, r0	; 59
 35e:	0f 90       	pop	r0
 360:	0f be       	out	0x3f, r0	; 63
 362:	0f 90       	pop	r0
 364:	1f 90       	pop	r1
 366:	18 95       	reti

00000368 <dequeue>:
 368:	fc 01       	movw	r30, r24
 36a:	80 81       	ld	r24, Z
 36c:	91 81       	ldd	r25, Z+1	; 0x01
 36e:	da 01       	movw	r26, r20
 370:	8d 93       	st	X+, r24
 372:	9c 93       	st	X, r25
 374:	a0 81       	ld	r26, Z
 376:	b1 81       	ldd	r27, Z+1	; 0x01
 378:	10 97       	sbiw	r26, 0x00	; 0
 37a:	41 f0       	breq	.+16     	; 0x38c <dequeue+0x24>
 37c:	12 96       	adiw	r26, 0x02	; 2
 37e:	8d 91       	ld	r24, X+
 380:	9c 91       	ld	r25, X
 382:	13 97       	sbiw	r26, 0x03	; 3
 384:	91 83       	std	Z+1, r25	; 0x01
 386:	80 83       	st	Z, r24
 388:	89 2b       	or	r24, r25
 38a:	19 f4       	brne	.+6      	; 0x392 <dequeue+0x2a>
 38c:	fb 01       	movw	r30, r22
 38e:	11 82       	std	Z+1, r1	; 0x01
 390:	10 82       	st	Z, r1
 392:	08 95       	ret

00000394 <timerCount>:
 394:	e1 e8       	ldi	r30, 0x81	; 129
 396:	f0 e0       	ldi	r31, 0x00	; 0
 398:	21 e0       	ldi	r18, 0x01	; 1
 39a:	20 83       	st	Z, r18
 39c:	20 81       	ld	r18, Z
 39e:	28 60       	ori	r18, 0x08	; 8
 3a0:	20 83       	st	Z, r18
 3a2:	28 ee       	ldi	r18, 0xE8	; 232
 3a4:	33 e0       	ldi	r19, 0x03	; 3
 3a6:	30 93 89 00 	sts	0x0089, r19
 3aa:	20 93 88 00 	sts	0x0088, r18
 3ae:	10 92 85 00 	sts	0x0085, r1
 3b2:	10 92 84 00 	sts	0x0084, r1
 3b6:	22 e0       	ldi	r18, 0x02	; 2
 3b8:	26 bb       	out	0x16, r18	; 22
 3ba:	20 e0       	ldi	r18, 0x00	; 0
 3bc:	30 e0       	ldi	r19, 0x00	; 0
 3be:	42 e0       	ldi	r20, 0x02	; 2
 3c0:	05 c0       	rjmp	.+10     	; 0x3cc <timerCount+0x38>
 3c2:	b1 9b       	sbis	0x16, 1	; 22
 3c4:	fe cf       	rjmp	.-4      	; 0x3c2 <timerCount+0x2e>
 3c6:	46 bb       	out	0x16, r20	; 22
 3c8:	2f 5f       	subi	r18, 0xFF	; 255
 3ca:	3f 4f       	sbci	r19, 0xFF	; 255
 3cc:	28 17       	cp	r18, r24
 3ce:	39 07       	cpc	r19, r25
 3d0:	1c f4       	brge	.+6      	; 0x3d8 <timerCount+0x44>
 3d2:	b1 9b       	sbis	0x16, 1	; 22
 3d4:	f6 cf       	rjmp	.-20     	; 0x3c2 <timerCount+0x2e>
 3d6:	f7 cf       	rjmp	.-18     	; 0x3c6 <timerCount+0x32>
 3d8:	08 95       	ret

000003da <StepperHome>:
 3da:	0f 93       	push	r16
 3dc:	1f 93       	push	r17
 3de:	cf 93       	push	r28
 3e0:	df 93       	push	r29
 3e2:	c4 e1       	ldi	r28, 0x14	; 20
 3e4:	d0 e0       	ldi	r29, 0x00	; 0
 3e6:	0d e0       	ldi	r16, 0x0D	; 13
 3e8:	10 e0       	ldi	r17, 0x00	; 0
 3ea:	21 c0       	rjmp	.+66     	; 0x42e <StepperHome+0x54>
 3ec:	80 91 0e 01 	lds	r24, 0x010E
 3f0:	8f 5f       	subi	r24, 0xFF	; 255
 3f2:	80 93 0e 01 	sts	0x010E, r24
 3f6:	80 91 0e 01 	lds	r24, 0x010E
 3fa:	84 30       	cpi	r24, 0x04	; 4
 3fc:	10 f0       	brcs	.+4      	; 0x402 <StepperHome+0x28>
 3fe:	10 92 0e 01 	sts	0x010E, r1
 402:	e0 91 0e 01 	lds	r30, 0x010E
 406:	f0 e0       	ldi	r31, 0x00	; 0
 408:	ea 5f       	subi	r30, 0xFA	; 250
 40a:	fe 4f       	sbci	r31, 0xFE	; 254
 40c:	80 81       	ld	r24, Z
 40e:	82 b9       	out	0x02, r24	; 2
 410:	ce 01       	movw	r24, r28
 412:	c0 df       	rcall	.-128    	; 0x394 <timerCount>
 414:	80 91 0e 01 	lds	r24, 0x010E
 418:	8e 30       	cpi	r24, 0x0E	; 14
 41a:	20 f0       	brcs	.+8      	; 0x424 <StepperHome+0x4a>
 41c:	cd 30       	cpi	r28, 0x0D	; 13
 41e:	d1 05       	cpc	r29, r1
 420:	34 f4       	brge	.+12     	; 0x42e <StepperHome+0x54>
 422:	03 c0       	rjmp	.+6      	; 0x42a <StepperHome+0x50>
 424:	c0 2f       	mov	r28, r16
 426:	d1 2f       	mov	r29, r17
 428:	02 c0       	rjmp	.+4      	; 0x42e <StepperHome+0x54>
 42a:	c0 2f       	mov	r28, r16
 42c:	d1 2f       	mov	r29, r17
 42e:	80 91 0c 01 	lds	r24, 0x010C
 432:	88 23       	and	r24, r24
 434:	d9 f2       	breq	.-74     	; 0x3ec <StepperHome+0x12>
 436:	df 91       	pop	r29
 438:	cf 91       	pop	r28
 43a:	1f 91       	pop	r17
 43c:	0f 91       	pop	r16
 43e:	08 95       	ret

00000440 <clockwise>:
 440:	ef 92       	push	r14
 442:	ff 92       	push	r15
 444:	0f 93       	push	r16
 446:	1f 93       	push	r17
 448:	cf 93       	push	r28
 44a:	df 93       	push	r29
 44c:	22 e3       	ldi	r18, 0x32	; 50
 44e:	28 9f       	mul	r18, r24
 450:	80 01       	movw	r16, r0
 452:	29 9f       	mul	r18, r25
 454:	10 0d       	add	r17, r0
 456:	11 24       	eor	r1, r1
 458:	10 16       	cp	r1, r16
 45a:	11 06       	cpc	r1, r17
 45c:	94 f5       	brge	.+100    	; 0x4c2 <clockwise+0x82>
 45e:	c0 e0       	ldi	r28, 0x00	; 0
 460:	d0 e0       	ldi	r29, 0x00	; 0
 462:	0f 2e       	mov	r0, r31
 464:	f4 e1       	ldi	r31, 0x14	; 20
 466:	ef 2e       	mov	r14, r31
 468:	f1 2c       	mov	r15, r1
 46a:	f0 2d       	mov	r31, r0
 46c:	80 91 0e 01 	lds	r24, 0x010E
 470:	8f 5f       	subi	r24, 0xFF	; 255
 472:	80 93 0e 01 	sts	0x010E, r24
 476:	80 91 0e 01 	lds	r24, 0x010E
 47a:	84 30       	cpi	r24, 0x04	; 4
 47c:	10 f0       	brcs	.+4      	; 0x482 <clockwise+0x42>
 47e:	10 92 0e 01 	sts	0x010E, r1
 482:	e0 91 0e 01 	lds	r30, 0x010E
 486:	f0 e0       	ldi	r31, 0x00	; 0
 488:	ea 5f       	subi	r30, 0xFA	; 250
 48a:	fe 4f       	sbci	r31, 0xFE	; 254
 48c:	80 81       	ld	r24, Z
 48e:	82 b9       	out	0x02, r24	; 2
 490:	c7 01       	movw	r24, r14
 492:	80 df       	rcall	.-256    	; 0x394 <timerCount>
 494:	ce 30       	cpi	r28, 0x0E	; 14
 496:	d1 05       	cpc	r29, r1
 498:	1c f4       	brge	.+6      	; 0x4a0 <clockwise+0x60>
 49a:	81 e0       	ldi	r24, 0x01	; 1
 49c:	e8 1a       	sub	r14, r24
 49e:	f1 08       	sbc	r15, r1
 4a0:	c8 01       	movw	r24, r16
 4a2:	8c 1b       	sub	r24, r28
 4a4:	9d 0b       	sbc	r25, r29
 4a6:	0e 97       	sbiw	r24, 0x0e	; 14
 4a8:	1c f4       	brge	.+6      	; 0x4b0 <clockwise+0x70>
 4aa:	8f ef       	ldi	r24, 0xFF	; 255
 4ac:	e8 1a       	sub	r14, r24
 4ae:	f8 0a       	sbc	r15, r24
 4b0:	80 91 0f 01 	lds	r24, 0x010F
 4b4:	8f 5f       	subi	r24, 0xFF	; 255
 4b6:	80 93 0f 01 	sts	0x010F, r24
 4ba:	21 96       	adiw	r28, 0x01	; 1
 4bc:	c0 17       	cp	r28, r16
 4be:	d1 07       	cpc	r29, r17
 4c0:	a9 f6       	brne	.-86     	; 0x46c <clockwise+0x2c>
 4c2:	df 91       	pop	r29
 4c4:	cf 91       	pop	r28
 4c6:	1f 91       	pop	r17
 4c8:	0f 91       	pop	r16
 4ca:	ff 90       	pop	r15
 4cc:	ef 90       	pop	r14
 4ce:	08 95       	ret

000004d0 <timer2Setup>:
/*************************Timer for EX and Belt Calibration****************************/
/**************************************************************************************/

void timer2Setup(){
	// set up timer with prescaler = 1024
	TCCR2B |= (1 << CS22)|(1 << CS20);
 4d0:	e1 eb       	ldi	r30, 0xB1	; 177
 4d2:	f0 e0       	ldi	r31, 0x00	; 0
 4d4:	80 81       	ld	r24, Z
 4d6:	85 60       	ori	r24, 0x05	; 5
 4d8:	80 83       	st	Z, r24
	
	// enable overflow interrupt
	TIMSK2 |= (1 << TOIE2);	
 4da:	e0 e7       	ldi	r30, 0x70	; 112
 4dc:	f0 e0       	ldi	r31, 0x00	; 0
 4de:	80 81       	ld	r24, Z
 4e0:	81 60       	ori	r24, 0x01	; 1
 4e2:	80 83       	st	Z, r24
 4e4:	08 95       	ret

000004e6 <main>:
						


/* main routine */
int main(){	
	DDRB = 0x8F; 	//SET PORT B LOWER 4 BITS TO OUTPUT, WITH PB4,PB5,PB6 TO INPUT, AND PB7 TO OUTPUT
 4e6:	8f e8       	ldi	r24, 0x8F	; 143
 4e8:	84 b9       	out	0x04, r24	; 4
	DDRC = 0xFF;	//SET ALL OF THE PORT C TO OUTPUT BITS
 4ea:	8f ef       	ldi	r24, 0xFF	; 255
 4ec:	87 b9       	out	0x07, r24	; 7
	DDRD = 0xF0;	//SET ALL OF THE PORT D TO OUTPUT BITS
 4ee:	80 ef       	ldi	r24, 0xF0	; 240
 4f0:	8a b9       	out	0x0a, r24	; 10
	DDRF = 0x00;	//SET ALL OF PORT F TO INPUT BITS
 4f2:	10 ba       	out	0x10, r1	; 16

	rtnLink = NULL;
 4f4:	10 92 14 01 	sts	0x0114, r1
 4f8:	10 92 13 01 	sts	0x0113, r1
	newLink = NULL;
 4fc:	10 92 1d 01 	sts	0x011D, r1
 500:	10 92 1c 01 	sts	0x011C, r1
	cli();				//Disable Global interrupts
 504:	f8 94       	cli
	setupPWM();			//Run the PWM setup Function below
 506:	4f de       	rcall	.-866    	; 0x1a6 <setupPWM>
	setupADC();			//Run the ADC Setup Function below
 508:	55 de       	rcall	.-854    	; 0x1b4 <setupADC>
	
	setupInterrupt();	//Sets up all the interrupts
 50a:	e4 dd       	rcall	.-1080   	; 0xd4 <setupInterrupt>
	timer2Setup();		//Sets up timer 2 for EX and beltstop calibration
 50c:	e1 df       	rcall	.-62     	; 0x4d0 <timer2Setup>
	sei();				//Enable global interrupts
 50e:	78 94       	sei
	StepperHome();		//brings the stepper to position
 510:	64 df       	rcall	.-312    	; 0x3da <StepperHome>
	PORTB = dcDrive[1];
 512:	84 e0       	ldi	r24, 0x04	; 4
 514:	85 b9       	out	0x05, r24	; 5
* DESC: initializes the linked queue to 'NULL' status
* INPUT: the head and tail pointers by reference
*/

void setup(link **h,link **t){
	*h = NULL;		/* Point the head to NOTHING (NULL) */
 516:	10 92 18 01 	sts	0x0118, r1
 51a:	10 92 17 01 	sts	0x0117, r1
	*t = NULL;		/* Point the tail to NOTHING (NULL) */
 51e:	10 92 16 01 	sts	0x0116, r1
 522:	10 92 15 01 	sts	0x0115, r1
		
		if(Status_flag>0) {
			
			dequeue(&head,&tail,&rtnLink);
			
			stepper_flag = 1;				//stepper in progress
 526:	d1 e0       	ldi	r29, 0x01	; 1
			PORTC =stepper_flag;
			clockwise(4);
			stepper_flag=0;					//stepper done working
			PORTC =stepper_flag;
			
			PORTB= dcDrive[1];
 528:	c4 e0       	ldi	r28, 0x04	; 4
	setup(&head,&tail);
	
	while(1){
		
		
		if(Status_flag>0) {
 52a:	80 91 0d 01 	lds	r24, 0x010D
 52e:	88 23       	and	r24, r24
 530:	e1 f3       	breq	.-8      	; 0x52a <main+0x44>
			
			dequeue(&head,&tail,&rtnLink);
 532:	43 e1       	ldi	r20, 0x13	; 19
 534:	51 e0       	ldi	r21, 0x01	; 1
 536:	65 e1       	ldi	r22, 0x15	; 21
 538:	71 e0       	ldi	r23, 0x01	; 1
 53a:	87 e1       	ldi	r24, 0x17	; 23
 53c:	91 e0       	ldi	r25, 0x01	; 1
 53e:	14 df       	rcall	.-472    	; 0x368 <dequeue>
			
			stepper_flag = 1;				//stepper in progress
 540:	d0 93 0a 01 	sts	0x010A, r29
			PORTC =stepper_flag;
 544:	80 91 0a 01 	lds	r24, 0x010A
 548:	88 b9       	out	0x08, r24	; 8
			clockwise(4);
 54a:	84 e0       	ldi	r24, 0x04	; 4
 54c:	90 e0       	ldi	r25, 0x00	; 0
 54e:	78 df       	rcall	.-272    	; 0x440 <clockwise>
			stepper_flag=0;					//stepper done working
 550:	10 92 0a 01 	sts	0x010A, r1
			PORTC =stepper_flag;
 554:	80 91 0a 01 	lds	r24, 0x010A
 558:	88 b9       	out	0x08, r24	; 8
			
			PORTB= dcDrive[1];
 55a:	c5 b9       	out	0x05, r28	; 5
			timerCount(100);			
 55c:	84 e6       	ldi	r24, 0x64	; 100
 55e:	90 e0       	ldi	r25, 0x00	; 0
 560:	19 df       	rcall	.-462    	; 0x394 <timerCount>
			free(rtnLink);
 562:	80 91 13 01 	lds	r24, 0x0113
 566:	90 91 14 01 	lds	r25, 0x0114
 56a:	af d0       	rcall	.+350    	; 0x6ca <free>
			Status_flag--;
 56c:	80 91 0d 01 	lds	r24, 0x010D
 570:	81 50       	subi	r24, 0x01	; 1
 572:	80 93 0d 01 	sts	0x010D, r24
 576:	d9 cf       	rjmp	.-78     	; 0x52a <main+0x44>

00000578 <__vector_15>:
	
	// enable overflow interrupt
	TIMSK2 |= (1 << TOIE2);	
}

ISR(TIMER2_OVF_vect){
 578:	1f 92       	push	r1
 57a:	0f 92       	push	r0
 57c:	0f b6       	in	r0, 0x3f	; 63
 57e:	0f 92       	push	r0
 580:	11 24       	eor	r1, r1
 582:	8f 93       	push	r24
	beltStopper_overflow++;		//overflows everytime it TCNT hits 256;
 584:	80 91 12 01 	lds	r24, 0x0112
 588:	8f 5f       	subi	r24, 0xFF	; 255
 58a:	80 93 12 01 	sts	0x0112, r24
}
 58e:	8f 91       	pop	r24
 590:	0f 90       	pop	r0
 592:	0f be       	out	0x3f, r0	; 63
 594:	0f 90       	pop	r0
 596:	1f 90       	pop	r1
 598:	18 95       	reti

0000059a <malloc>:
 59a:	cf 93       	push	r28
 59c:	df 93       	push	r29
 59e:	82 30       	cpi	r24, 0x02	; 2
 5a0:	91 05       	cpc	r25, r1
 5a2:	10 f4       	brcc	.+4      	; 0x5a8 <malloc+0xe>
 5a4:	82 e0       	ldi	r24, 0x02	; 2
 5a6:	90 e0       	ldi	r25, 0x00	; 0
 5a8:	e0 91 21 01 	lds	r30, 0x0121
 5ac:	f0 91 22 01 	lds	r31, 0x0122
 5b0:	20 e0       	ldi	r18, 0x00	; 0
 5b2:	30 e0       	ldi	r19, 0x00	; 0
 5b4:	a0 e0       	ldi	r26, 0x00	; 0
 5b6:	b0 e0       	ldi	r27, 0x00	; 0
 5b8:	30 97       	sbiw	r30, 0x00	; 0
 5ba:	39 f1       	breq	.+78     	; 0x60a <malloc+0x70>
 5bc:	40 81       	ld	r20, Z
 5be:	51 81       	ldd	r21, Z+1	; 0x01
 5c0:	48 17       	cp	r20, r24
 5c2:	59 07       	cpc	r21, r25
 5c4:	b8 f0       	brcs	.+46     	; 0x5f4 <malloc+0x5a>
 5c6:	48 17       	cp	r20, r24
 5c8:	59 07       	cpc	r21, r25
 5ca:	71 f4       	brne	.+28     	; 0x5e8 <malloc+0x4e>
 5cc:	82 81       	ldd	r24, Z+2	; 0x02
 5ce:	93 81       	ldd	r25, Z+3	; 0x03
 5d0:	10 97       	sbiw	r26, 0x00	; 0
 5d2:	29 f0       	breq	.+10     	; 0x5de <malloc+0x44>
 5d4:	13 96       	adiw	r26, 0x03	; 3
 5d6:	9c 93       	st	X, r25
 5d8:	8e 93       	st	-X, r24
 5da:	12 97       	sbiw	r26, 0x02	; 2
 5dc:	2c c0       	rjmp	.+88     	; 0x636 <malloc+0x9c>
 5de:	90 93 22 01 	sts	0x0122, r25
 5e2:	80 93 21 01 	sts	0x0121, r24
 5e6:	27 c0       	rjmp	.+78     	; 0x636 <malloc+0x9c>
 5e8:	21 15       	cp	r18, r1
 5ea:	31 05       	cpc	r19, r1
 5ec:	31 f0       	breq	.+12     	; 0x5fa <malloc+0x60>
 5ee:	42 17       	cp	r20, r18
 5f0:	53 07       	cpc	r21, r19
 5f2:	18 f0       	brcs	.+6      	; 0x5fa <malloc+0x60>
 5f4:	a9 01       	movw	r20, r18
 5f6:	db 01       	movw	r26, r22
 5f8:	01 c0       	rjmp	.+2      	; 0x5fc <malloc+0x62>
 5fa:	ef 01       	movw	r28, r30
 5fc:	9a 01       	movw	r18, r20
 5fe:	bd 01       	movw	r22, r26
 600:	df 01       	movw	r26, r30
 602:	02 80       	ldd	r0, Z+2	; 0x02
 604:	f3 81       	ldd	r31, Z+3	; 0x03
 606:	e0 2d       	mov	r30, r0
 608:	d7 cf       	rjmp	.-82     	; 0x5b8 <malloc+0x1e>
 60a:	21 15       	cp	r18, r1
 60c:	31 05       	cpc	r19, r1
 60e:	f9 f0       	breq	.+62     	; 0x64e <malloc+0xb4>
 610:	28 1b       	sub	r18, r24
 612:	39 0b       	sbc	r19, r25
 614:	24 30       	cpi	r18, 0x04	; 4
 616:	31 05       	cpc	r19, r1
 618:	80 f4       	brcc	.+32     	; 0x63a <malloc+0xa0>
 61a:	8a 81       	ldd	r24, Y+2	; 0x02
 61c:	9b 81       	ldd	r25, Y+3	; 0x03
 61e:	61 15       	cp	r22, r1
 620:	71 05       	cpc	r23, r1
 622:	21 f0       	breq	.+8      	; 0x62c <malloc+0x92>
 624:	fb 01       	movw	r30, r22
 626:	93 83       	std	Z+3, r25	; 0x03
 628:	82 83       	std	Z+2, r24	; 0x02
 62a:	04 c0       	rjmp	.+8      	; 0x634 <malloc+0x9a>
 62c:	90 93 22 01 	sts	0x0122, r25
 630:	80 93 21 01 	sts	0x0121, r24
 634:	fe 01       	movw	r30, r28
 636:	32 96       	adiw	r30, 0x02	; 2
 638:	44 c0       	rjmp	.+136    	; 0x6c2 <malloc+0x128>
 63a:	fe 01       	movw	r30, r28
 63c:	e2 0f       	add	r30, r18
 63e:	f3 1f       	adc	r31, r19
 640:	81 93       	st	Z+, r24
 642:	91 93       	st	Z+, r25
 644:	22 50       	subi	r18, 0x02	; 2
 646:	31 09       	sbc	r19, r1
 648:	39 83       	std	Y+1, r19	; 0x01
 64a:	28 83       	st	Y, r18
 64c:	3a c0       	rjmp	.+116    	; 0x6c2 <malloc+0x128>
 64e:	20 91 1f 01 	lds	r18, 0x011F
 652:	30 91 20 01 	lds	r19, 0x0120
 656:	23 2b       	or	r18, r19
 658:	41 f4       	brne	.+16     	; 0x66a <malloc+0xd0>
 65a:	20 91 02 01 	lds	r18, 0x0102
 65e:	30 91 03 01 	lds	r19, 0x0103
 662:	30 93 20 01 	sts	0x0120, r19
 666:	20 93 1f 01 	sts	0x011F, r18
 66a:	20 91 00 01 	lds	r18, 0x0100
 66e:	30 91 01 01 	lds	r19, 0x0101
 672:	21 15       	cp	r18, r1
 674:	31 05       	cpc	r19, r1
 676:	41 f4       	brne	.+16     	; 0x688 <malloc+0xee>
 678:	2d b7       	in	r18, 0x3d	; 61
 67a:	3e b7       	in	r19, 0x3e	; 62
 67c:	40 91 04 01 	lds	r20, 0x0104
 680:	50 91 05 01 	lds	r21, 0x0105
 684:	24 1b       	sub	r18, r20
 686:	35 0b       	sbc	r19, r21
 688:	e0 91 1f 01 	lds	r30, 0x011F
 68c:	f0 91 20 01 	lds	r31, 0x0120
 690:	e2 17       	cp	r30, r18
 692:	f3 07       	cpc	r31, r19
 694:	a0 f4       	brcc	.+40     	; 0x6be <malloc+0x124>
 696:	2e 1b       	sub	r18, r30
 698:	3f 0b       	sbc	r19, r31
 69a:	28 17       	cp	r18, r24
 69c:	39 07       	cpc	r19, r25
 69e:	78 f0       	brcs	.+30     	; 0x6be <malloc+0x124>
 6a0:	ac 01       	movw	r20, r24
 6a2:	4e 5f       	subi	r20, 0xFE	; 254
 6a4:	5f 4f       	sbci	r21, 0xFF	; 255
 6a6:	24 17       	cp	r18, r20
 6a8:	35 07       	cpc	r19, r21
 6aa:	48 f0       	brcs	.+18     	; 0x6be <malloc+0x124>
 6ac:	4e 0f       	add	r20, r30
 6ae:	5f 1f       	adc	r21, r31
 6b0:	50 93 20 01 	sts	0x0120, r21
 6b4:	40 93 1f 01 	sts	0x011F, r20
 6b8:	81 93       	st	Z+, r24
 6ba:	91 93       	st	Z+, r25
 6bc:	02 c0       	rjmp	.+4      	; 0x6c2 <malloc+0x128>
 6be:	e0 e0       	ldi	r30, 0x00	; 0
 6c0:	f0 e0       	ldi	r31, 0x00	; 0
 6c2:	cf 01       	movw	r24, r30
 6c4:	df 91       	pop	r29
 6c6:	cf 91       	pop	r28
 6c8:	08 95       	ret

000006ca <free>:
 6ca:	cf 93       	push	r28
 6cc:	df 93       	push	r29
 6ce:	00 97       	sbiw	r24, 0x00	; 0
 6d0:	09 f4       	brne	.+2      	; 0x6d4 <free+0xa>
 6d2:	87 c0       	rjmp	.+270    	; 0x7e2 <free+0x118>
 6d4:	fc 01       	movw	r30, r24
 6d6:	32 97       	sbiw	r30, 0x02	; 2
 6d8:	13 82       	std	Z+3, r1	; 0x03
 6da:	12 82       	std	Z+2, r1	; 0x02
 6dc:	c0 91 21 01 	lds	r28, 0x0121
 6e0:	d0 91 22 01 	lds	r29, 0x0122
 6e4:	20 97       	sbiw	r28, 0x00	; 0
 6e6:	81 f4       	brne	.+32     	; 0x708 <free+0x3e>
 6e8:	20 81       	ld	r18, Z
 6ea:	31 81       	ldd	r19, Z+1	; 0x01
 6ec:	28 0f       	add	r18, r24
 6ee:	39 1f       	adc	r19, r25
 6f0:	80 91 1f 01 	lds	r24, 0x011F
 6f4:	90 91 20 01 	lds	r25, 0x0120
 6f8:	82 17       	cp	r24, r18
 6fa:	93 07       	cpc	r25, r19
 6fc:	79 f5       	brne	.+94     	; 0x75c <free+0x92>
 6fe:	f0 93 20 01 	sts	0x0120, r31
 702:	e0 93 1f 01 	sts	0x011F, r30
 706:	6d c0       	rjmp	.+218    	; 0x7e2 <free+0x118>
 708:	de 01       	movw	r26, r28
 70a:	20 e0       	ldi	r18, 0x00	; 0
 70c:	30 e0       	ldi	r19, 0x00	; 0
 70e:	ae 17       	cp	r26, r30
 710:	bf 07       	cpc	r27, r31
 712:	50 f4       	brcc	.+20     	; 0x728 <free+0x5e>
 714:	12 96       	adiw	r26, 0x02	; 2
 716:	4d 91       	ld	r20, X+
 718:	5c 91       	ld	r21, X
 71a:	13 97       	sbiw	r26, 0x03	; 3
 71c:	9d 01       	movw	r18, r26
 71e:	41 15       	cp	r20, r1
 720:	51 05       	cpc	r21, r1
 722:	09 f1       	breq	.+66     	; 0x766 <free+0x9c>
 724:	da 01       	movw	r26, r20
 726:	f3 cf       	rjmp	.-26     	; 0x70e <free+0x44>
 728:	b3 83       	std	Z+3, r27	; 0x03
 72a:	a2 83       	std	Z+2, r26	; 0x02
 72c:	40 81       	ld	r20, Z
 72e:	51 81       	ldd	r21, Z+1	; 0x01
 730:	84 0f       	add	r24, r20
 732:	95 1f       	adc	r25, r21
 734:	8a 17       	cp	r24, r26
 736:	9b 07       	cpc	r25, r27
 738:	71 f4       	brne	.+28     	; 0x756 <free+0x8c>
 73a:	8d 91       	ld	r24, X+
 73c:	9c 91       	ld	r25, X
 73e:	11 97       	sbiw	r26, 0x01	; 1
 740:	84 0f       	add	r24, r20
 742:	95 1f       	adc	r25, r21
 744:	02 96       	adiw	r24, 0x02	; 2
 746:	91 83       	std	Z+1, r25	; 0x01
 748:	80 83       	st	Z, r24
 74a:	12 96       	adiw	r26, 0x02	; 2
 74c:	8d 91       	ld	r24, X+
 74e:	9c 91       	ld	r25, X
 750:	13 97       	sbiw	r26, 0x03	; 3
 752:	93 83       	std	Z+3, r25	; 0x03
 754:	82 83       	std	Z+2, r24	; 0x02
 756:	21 15       	cp	r18, r1
 758:	31 05       	cpc	r19, r1
 75a:	29 f4       	brne	.+10     	; 0x766 <free+0x9c>
 75c:	f0 93 22 01 	sts	0x0122, r31
 760:	e0 93 21 01 	sts	0x0121, r30
 764:	3e c0       	rjmp	.+124    	; 0x7e2 <free+0x118>
 766:	d9 01       	movw	r26, r18
 768:	13 96       	adiw	r26, 0x03	; 3
 76a:	fc 93       	st	X, r31
 76c:	ee 93       	st	-X, r30
 76e:	12 97       	sbiw	r26, 0x02	; 2
 770:	4d 91       	ld	r20, X+
 772:	5d 91       	ld	r21, X+
 774:	a4 0f       	add	r26, r20
 776:	b5 1f       	adc	r27, r21
 778:	ea 17       	cp	r30, r26
 77a:	fb 07       	cpc	r31, r27
 77c:	79 f4       	brne	.+30     	; 0x79c <free+0xd2>
 77e:	80 81       	ld	r24, Z
 780:	91 81       	ldd	r25, Z+1	; 0x01
 782:	84 0f       	add	r24, r20
 784:	95 1f       	adc	r25, r21
 786:	02 96       	adiw	r24, 0x02	; 2
 788:	d9 01       	movw	r26, r18
 78a:	11 96       	adiw	r26, 0x01	; 1
 78c:	9c 93       	st	X, r25
 78e:	8e 93       	st	-X, r24
 790:	82 81       	ldd	r24, Z+2	; 0x02
 792:	93 81       	ldd	r25, Z+3	; 0x03
 794:	13 96       	adiw	r26, 0x03	; 3
 796:	9c 93       	st	X, r25
 798:	8e 93       	st	-X, r24
 79a:	12 97       	sbiw	r26, 0x02	; 2
 79c:	e0 e0       	ldi	r30, 0x00	; 0
 79e:	f0 e0       	ldi	r31, 0x00	; 0
 7a0:	8a 81       	ldd	r24, Y+2	; 0x02
 7a2:	9b 81       	ldd	r25, Y+3	; 0x03
 7a4:	00 97       	sbiw	r24, 0x00	; 0
 7a6:	19 f0       	breq	.+6      	; 0x7ae <free+0xe4>
 7a8:	fe 01       	movw	r30, r28
 7aa:	ec 01       	movw	r28, r24
 7ac:	f9 cf       	rjmp	.-14     	; 0x7a0 <free+0xd6>
 7ae:	ce 01       	movw	r24, r28
 7b0:	02 96       	adiw	r24, 0x02	; 2
 7b2:	28 81       	ld	r18, Y
 7b4:	39 81       	ldd	r19, Y+1	; 0x01
 7b6:	82 0f       	add	r24, r18
 7b8:	93 1f       	adc	r25, r19
 7ba:	20 91 1f 01 	lds	r18, 0x011F
 7be:	30 91 20 01 	lds	r19, 0x0120
 7c2:	28 17       	cp	r18, r24
 7c4:	39 07       	cpc	r19, r25
 7c6:	69 f4       	brne	.+26     	; 0x7e2 <free+0x118>
 7c8:	30 97       	sbiw	r30, 0x00	; 0
 7ca:	29 f4       	brne	.+10     	; 0x7d6 <free+0x10c>
 7cc:	10 92 22 01 	sts	0x0122, r1
 7d0:	10 92 21 01 	sts	0x0121, r1
 7d4:	02 c0       	rjmp	.+4      	; 0x7da <free+0x110>
 7d6:	13 82       	std	Z+3, r1	; 0x03
 7d8:	12 82       	std	Z+2, r1	; 0x02
 7da:	d0 93 20 01 	sts	0x0120, r29
 7de:	c0 93 1f 01 	sts	0x011F, r28
 7e2:	df 91       	pop	r29
 7e4:	cf 91       	pop	r28
 7e6:	08 95       	ret

000007e8 <_exit>:
 7e8:	f8 94       	cli

000007ea <__stop_program>:
 7ea:	ff cf       	rjmp	.-2      	; 0x7ea <__stop_program>
