<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Intrinsic Functions for SIMD Instructions &mdash; NMSIS 1.2.1 documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/doctools.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="SIMD Data Processing Instructions" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_simd_data_process.html" />
    <link rel="prev" title="CPU Intrinsic Functions" href="core_intrinsics.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../../index.html">
            <img src="../../_static/nmsis_logo.png" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                1.2.1
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../introduction/introduction.html">Nuclei MCU Software Interface Standard(NMSIS)</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">NMSIS Core</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../overview.html">Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="../get_started.html">Using NMSIS in Embedded Applications</a></li>
<li class="toctree-l2"><a class="reference internal" href="../core_templates.html">NMSIS-Core Device Templates</a></li>
<li class="toctree-l2"><a class="reference internal" href="../register_mapping.html">Register Mapping</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">NMSIS Core API</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="core_version_control.html">Version Control</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_compiler_control.html">Compiler Control</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_csr_access.html">Core CSR Register Access</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_csr_encoding.html">Core CSR Encoding</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_register_type.html">Register Define and Type Definitions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_intrinsics.html">CPU Intrinsic Functions</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Intrinsic Functions for SIMD Instructions</a><ul>
<li class="toctree-l4"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_simd_data_process.html">SIMD Data Processing Instructions</a></li>
<li class="toctree-l4"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_non_simd.html">Non-SIMD Instructions</a></li>
<li class="toctree-l4"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_part_simd_data_process.html">Partial-SIMD Data Processing Instructions</a></li>
<li class="toctree-l4"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_64b_profile.html">64-bit Profile Instructions</a></li>
<li class="toctree-l4"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_rv64_only.html">RV64 Only Instructions</a></li>
<li class="toctree-l4"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_nuclei_custom.html">Nuclei Customized Default DSP Instructions</a></li>
<li class="toctree-l4"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_nuclei_custom.html#nuclei-customized-n1-n2-n3-dsp-instructions">Nuclei Customized N1/N2/N3 DSP Instructions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="core_periph_access.html">Peripheral Access</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_systick.html">Systick Timer(SysTimer)</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_interrupt_exception.html">Interrupts and Exceptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_fpu.html">FPU Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_pmp.html">PMP Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_spmp.html">SPMP Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_cache.html">Cache Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_system_device.html">System Device Configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_arm_compatiable.html">ARM Compatiable Functions</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../dsp/index.html">NMSIS DSP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../nn/index.html">NMSIS NN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../changelog.html">Changelog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../glossary.html">Glossary</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../appendix.html">Appendix</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">NMSIS</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="../index.html">NMSIS Core</a> &raquo;</li>
          <li><a href="index.html">NMSIS Core API</a> &raquo;</li>
      <li>Intrinsic Functions for SIMD Instructions</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/core/api/api_nmsis_core_dsp_intrinsic.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="intrinsic-functions-for-simd-instructions">
<span id="nmsis-core-api-intrinsic-functions-for-simd-instructions"></span><h1>Intrinsic Functions for SIMD Instructions<a class="headerlink" href="#intrinsic-functions-for-simd-instructions" title="Permalink to this headline">ÔÉÅ</a></h1>
<p>Click <a class="reference external" href="https://doc.nucleisys.com/nuclei_spec/isa/dsp.html">Nuclei DSP Feature</a> to learn about Core DSP in Nuclei ISA Spec.</p>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_simd_data_process.html">SIMD Data Processing Instructions</a><ul>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_simd_data_process/api_nmsis_core_dsp_intrinsic_simd_16b_addsub.html">SIMD 16-bit Add/Subtract Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_simd_data_process/api_nmsis_core_dsp_intrinsic_simd_8b_addsub.html">SIMD 8-bit Addition &amp; Subtraction Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_simd_data_process/api_nmsis_core_dsp_intrinsic_simd_16b_shift.html">SIMD 16-bit Shift Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_simd_data_process/api_nmsis_core_dsp_intrinsic_simd_8b_shift.html">SIMD 8-bit Shift Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_simd_data_process/api_nmsis_core_dsp_intrinsic_simd_16b_cmp.html">SIMD 16-bit Compare Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_simd_data_process/api_nmsis_core_dsp_intrinsic_simd_8b_cmp.html">SIMD 8-bit Compare Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_simd_data_process/api_nmsis_core_dsp_intrinsic_simd_16b_multiply.html">SIMD 16-bit Multiply Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_simd_data_process/api_nmsis_core_dsp_intrinsic_simd_8b_multiply.html">SIMD 8-bit Multiply Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_simd_data_process/api_nmsis_core_dsp_intrinsic_simd_16b_misc.html">SIMD 16-bit Miscellaneous Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_simd_data_process/api_nmsis_core_dsp_intrinsic_simd_8b_misc.html">SIMD 8-bit Miscellaneous Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_simd_data_process/api_nmsis_core_dsp_intrinsic_simd_8b_unpack.html">SIMD 8-bit Unpacking Instructions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_non_simd.html">Non-SIMD Instructions</a><ul>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_non_simd/api_nmsis_core_dsp_intrinsic_non_simd_q15_sat_alu.html">Non-SIMD Q15 saturation ALU Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_non_simd/api_nmsis_core_dsp_intrinsic_non_simd_q31_sat_alu.html">Non-SIMD Q31 saturation ALU Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_non_simd/api_nmsis_core_dsp_intrinsic_32b_computation.html">32-bit Computation Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_non_simd/api_nmsis_core_dsp_intrinsic_ov_flag_sc.html">OV (Overflow) flag Set/Clear Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_non_simd/api_nmsis_core_dsp_intrinsic_non_simd_misc.html">Non-SIMD Miscellaneous Instructions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_part_simd_data_process.html">Partial-SIMD Data Processing Instructions</a><ul>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_part_simd_data_process/api_nmsis_core_dsp_intrinsic_simd_16b_pack.html">SIMD 16-bit Packing Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_part_simd_data_process/api_nmsis_core_dsp_intrinsic_signed_msw_32x32_mac.html">Signed MSW 32x32 Multiply and Add Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_part_simd_data_process/api_nmsis_core_dsp_intrinsic_signed_msw_32x16_mac.html">Signed MSW 32x16 Multiply and Add Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_part_simd_data_process/api_nmsis_core_dsp_intrinsic_signed_16b_mult_32b_addsub.html">Signed 16-bit Multiply 32-bit Add/Subtract Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_part_simd_data_process/api_nmsis_core_dsp_intrinsic_part_simd_misc.html">Partial-SIMD Miscellaneous Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_part_simd_data_process/api_nmsis_core_dsp_intrinsic_8b_mult_32b_add.html">8-bit Multiply with 32-bit Add Instructions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_64b_profile.html">64-bit Profile Instructions</a><ul>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_64b_profile/api_nmsis_core_dsp_intrinsic_64b_addsub.html">64-bit Addition &amp; Subtraction Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_64b_profile/api_nmsis_core_dsp_intrinsic_32b_mult_64b_addsub.html">32-bit Multiply with 64-bit Add/Subtract Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_64b_profile/api_nmsis_core_dsp_intrinsic_signed_16b_mult_64b_addsub.html">Signed 16-bit Multiply 64-bit Add/Subtract Instructions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_rv64_only.html">RV64 Only Instructions</a><ul>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_rv64_only/api_nmsis_core_dsp_intrinsic_rv64_simd_32b_addsub.html">(RV64 Only) SIMD 32-bit Add/Subtract Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_rv64_only/api_nmsis_core_dsp_intrinsic_rv64_simd_32b_shift.html">(RV64 Only) SIMD 32-bit Shift Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_rv64_only/api_nmsis_core_dsp_intrinsic_rv64_simd_32b_misc.html">(RV64 Only) SIMD 32-bit Miscellaneous Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_rv64_only/api_nmsis_core_dsp_intrinsic_rv64_simd_q15_sat_mult.html">(RV64 Only) SIMD Q15 Saturating Multiply Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_rv64_only/api_nmsis_core_dsp_intrinsic_rv64_32b_mult.html">(RV64 Only) 32-bit Multiply Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_rv64_only/api_nmsis_core_dsp_intrinsic_rv64_32b_mult_add.html">(RV64 Only) 32-bit Multiply &amp; Add Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_rv64_only/api_nmsis_core_dsp_intrinsic_rv64_32b_parallel_mac.html">(RV64 Only) 32-bit Parallel Multiply &amp; Add Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_rv64_only/api_nmsis_core_dsp_intrinsic_rv64_non_simd_32b_shift.html">(RV64 Only) Non-SIMD 32-bit Shift Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="nmsis_core_dsp_intrinsic/nmsis_core_dsp_intrinsic_rv64_only/api_nmsis_core_dsp_intrinsic_rv64_32b_pack.html">32-bit Packing Instructions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_nuclei_custom.html">Nuclei Customized Default DSP Instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_nuclei_custom.html#nuclei-customized-n1-n2-n3-dsp-instructions">Nuclei Customized N1/N2/N3 DSP Instructions</a></li>
</ul>
</div>
<dl>
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__DSP__Intrinsic"></span><em><span class="pre">group</span></em> <span class="sig-name descname"><span class="pre">NMSIS_Core_DSP_Intrinsic</span></span></dt>
<dd><p>Functions that generate RISC-V DSP SIMD instructions. </p>
<p>The following functions generate specified RISC-V SIMD instructions that cannot be directly accessed by compiler.<ul class="simple">
<li><p><strong>DSP ISA Extension Instruction Summary</strong><ul>
<li><p><strong>Shorthand Definitions</strong><ul>
<li><p>r.H == rH1: r[31:16], r.L == r.H0: r[15:0]</p></li>
<li><p>r.B3: r[31:24], r.B2: r[23:16], r.B1: r[15:8], r.B0: r[7:0]</p></li>
<li><p>r.B[x]: r[(x*8+7):(x*8+0)]</p></li>
<li><p>r.H[x]: r[(x*16+7):(x*16+0)]</p></li>
<li><p>r.W[x]: r[(x*32+31):(x*32+0)]</p></li>
<li><p>r[xU]: the upper 32-bit of a 64-bit number; xU represents the GPR number that contains this upper part 32-bit value.</p></li>
<li><p>r[xL]: the lower 32-bit of a 64-bit number; xL represents the GPR number that contains this lower part 32-bit value.</p></li>
<li><p>r[xU].r[xL]: a 64-bit number that is formed from a pair of GPRs.</p></li>
<li><p>s&gt;&gt;: signed arithmetic right shift:</p></li>
<li><p>u&gt;&gt;: unsigned logical right shift</p></li>
<li><p>SAT.Qn(): Saturate to the range of [-2^n, 2^n-1], if saturation happens, set PSW.OV.</p></li>
<li><p>SAT.Um(): Saturate to the range of [0, 2^m-1], if saturation happens, set PSW.OV.</p></li>
<li><p>RUND(): Indicate <code class="docutils literal notranslate"><span class="pre">rounding</span></code>, i.e., add 1 to the most significant discarded bit for right shift or MSW-type multiplication instructions.</p></li>
<li><p>Sign or Zero Extending functions:<ul>
<li><p>SEm(data): Sign-Extend data to m-bit.:</p></li>
<li><p>ZEm(data): Zero-Extend data to m-bit.</p></li>
</ul>
</p></li>
<li><p>ABS(x): Calculate the absolute value of <code class="docutils literal notranslate"><span class="pre">x</span></code>.</p></li>
<li><p>CONCAT(x,y): Concatinate <code class="docutils literal notranslate"><span class="pre">x</span></code> and <code class="docutils literal notranslate"><span class="pre">y</span></code> to form a value.</p></li>
<li><p>u&lt;: Unsinged less than comparison.</p></li>
<li><p>u&lt;=: Unsinged less than &amp; equal comparison.</p></li>
<li><p>u&gt;: Unsinged greater than comparison.</p></li>
<li><p>s*: Signed multiplication.</p></li>
<li><p>u*: Unsigned multiplication. </p></li>
</ul>
</p></li>
</ul>
</p></li>
</ul>
</p>
</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="core_intrinsics.html" class="btn btn-neutral float-left" title="CPU Intrinsic Functions" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="nmsis_core_dsp_intrinsic/api_nmsis_core_dsp_intrinsic_simd_data_process.html" class="btn btn-neutral float-right" title="SIMD Data Processing Instructions" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-Present, Nuclei.
      <span class="lastupdated">Last updated on Jul 01, 2024.
      </span></p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>