============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 00:53:32 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(156)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net type/over will be merged to another kept net fifo_list/wrusedw[15]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[14] will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 555 instances
RUN-0007 : 252 luts, 209 seqs, 39 mslices, 24 lslices, 19 pads, 8 brams, 0 dsps
RUN-1001 : There are total 748 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 497 nets have 2 pins
RUN-1001 : 174 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      6      
RUN-1001 :   No   |  No   |  Yes  |     127     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      9      
RUN-1001 :   Yes  |  No   |  Yes  |     67      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   6   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 9
PHY-3001 : Initial placement ...
PHY-3001 : design contains 553 instances, 252 luts, 209 seqs, 63 slices, 9 macros(63 instances: 39 mslices 24 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2889, tnet num: 746, tinst num: 553, tnode num: 3685, tedge num: 4773.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.153869s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (81.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 212839
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 553.
PHY-3001 : End clustering;  0.000050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 140371, overlap = 36
PHY-3002 : Step(2): len = 87796.6, overlap = 36
PHY-3002 : Step(3): len = 62361.2, overlap = 36
PHY-3002 : Step(4): len = 47840.2, overlap = 36
PHY-3002 : Step(5): len = 40639.6, overlap = 36
PHY-3002 : Step(6): len = 31870.8, overlap = 36
PHY-3002 : Step(7): len = 28520.7, overlap = 36
PHY-3002 : Step(8): len = 26228.7, overlap = 36
PHY-3002 : Step(9): len = 24140.5, overlap = 36
PHY-3002 : Step(10): len = 22883.9, overlap = 36
PHY-3002 : Step(11): len = 20816.3, overlap = 36
PHY-3002 : Step(12): len = 19360.9, overlap = 36
PHY-3002 : Step(13): len = 18550.3, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.49125e-06
PHY-3002 : Step(14): len = 25429.4, overlap = 36
PHY-3002 : Step(15): len = 25968.2, overlap = 36
PHY-3002 : Step(16): len = 25794.3, overlap = 36
PHY-3002 : Step(17): len = 25671.4, overlap = 36
PHY-3002 : Step(18): len = 24195.6, overlap = 36
PHY-3002 : Step(19): len = 23456.1, overlap = 36
PHY-3002 : Step(20): len = 23356.9, overlap = 36
PHY-3002 : Step(21): len = 23433.8, overlap = 36
PHY-3002 : Step(22): len = 23495.8, overlap = 36
PHY-3002 : Step(23): len = 23007.5, overlap = 36
PHY-3002 : Step(24): len = 22360.7, overlap = 36
PHY-3002 : Step(25): len = 22334.4, overlap = 36
PHY-3002 : Step(26): len = 22580.2, overlap = 36
PHY-3002 : Step(27): len = 22795.4, overlap = 36
PHY-3002 : Step(28): len = 22022.5, overlap = 36
PHY-3002 : Step(29): len = 21724.4, overlap = 36
PHY-3002 : Step(30): len = 21916.5, overlap = 36
PHY-3002 : Step(31): len = 22630, overlap = 36
PHY-3002 : Step(32): len = 22411.8, overlap = 36
PHY-3002 : Step(33): len = 21800.7, overlap = 36
PHY-3002 : Step(34): len = 21194.4, overlap = 36
PHY-3002 : Step(35): len = 21382.3, overlap = 36
PHY-3002 : Step(36): len = 22129.1, overlap = 36
PHY-3002 : Step(37): len = 21949.3, overlap = 36
PHY-3002 : Step(38): len = 20979.9, overlap = 36
PHY-3002 : Step(39): len = 20616.9, overlap = 36
PHY-3002 : Step(40): len = 20634.4, overlap = 36
PHY-3002 : Step(41): len = 20615.1, overlap = 36
PHY-3002 : Step(42): len = 20206.1, overlap = 36
PHY-3002 : Step(43): len = 20041, overlap = 31.5
PHY-3002 : Step(44): len = 20455, overlap = 36
PHY-3002 : Step(45): len = 19796.1, overlap = 36
PHY-3002 : Step(46): len = 19718.1, overlap = 31.5
PHY-3002 : Step(47): len = 19977.3, overlap = 31.5
PHY-3002 : Step(48): len = 19734.3, overlap = 31.5
PHY-3002 : Step(49): len = 19563.4, overlap = 31.5
PHY-3002 : Step(50): len = 19598.1, overlap = 31.5
PHY-3002 : Step(51): len = 19723, overlap = 31.5
PHY-3002 : Step(52): len = 19788.5, overlap = 31.5
PHY-3002 : Step(53): len = 19413.3, overlap = 31.5
PHY-3002 : Step(54): len = 19161.9, overlap = 31.5
PHY-3002 : Step(55): len = 19134.3, overlap = 31.5
PHY-3002 : Step(56): len = 19588.5, overlap = 31.5
PHY-3002 : Step(57): len = 19599.3, overlap = 31.5
PHY-3002 : Step(58): len = 19350.1, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.98249e-06
PHY-3002 : Step(59): len = 20212.5, overlap = 31.5
PHY-3002 : Step(60): len = 20368.9, overlap = 31.5
PHY-3002 : Step(61): len = 20416.3, overlap = 31.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.7965e-05
PHY-3002 : Step(62): len = 21000.5, overlap = 31.5
PHY-3002 : Step(63): len = 21053.5, overlap = 31.5
PHY-3002 : Step(64): len = 20899.2, overlap = 31.5
PHY-3002 : Step(65): len = 20900, overlap = 31.5
PHY-3002 : Step(66): len = 21742.6, overlap = 31.5
PHY-3002 : Step(67): len = 21820.4, overlap = 31.5
PHY-3002 : Step(68): len = 21371.9, overlap = 31.5
PHY-3002 : Step(69): len = 21386, overlap = 31.5
PHY-3002 : Step(70): len = 21399.3, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.593e-05
PHY-3002 : Step(71): len = 21857.9, overlap = 31.5
PHY-3002 : Step(72): len = 23076.7, overlap = 31.5
PHY-3002 : Step(73): len = 23232.7, overlap = 31.5
PHY-3002 : Step(74): len = 22799.5, overlap = 31.5
PHY-3002 : Step(75): len = 22629.5, overlap = 31.5
PHY-3002 : Step(76): len = 22744.6, overlap = 31.5
PHY-3002 : Step(77): len = 23258.7, overlap = 31.5
PHY-3002 : Step(78): len = 23669.8, overlap = 31.5
PHY-3002 : Step(79): len = 23712.3, overlap = 27
PHY-3002 : Step(80): len = 23552.8, overlap = 27
PHY-3002 : Step(81): len = 23534.9, overlap = 27
PHY-3002 : Step(82): len = 23573.3, overlap = 31.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.18599e-05
PHY-3002 : Step(83): len = 23764.1, overlap = 31.5
PHY-3002 : Step(84): len = 23754.1, overlap = 31.5
PHY-3002 : Step(85): len = 23935, overlap = 31.5
PHY-3002 : Step(86): len = 23947, overlap = 31.5
PHY-3002 : Step(87): len = 23930.4, overlap = 31.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00014372
PHY-3002 : Step(88): len = 24023.7, overlap = 31.5
PHY-3002 : Step(89): len = 23994.6, overlap = 31.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007345s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.012042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(90): len = 35075.4, overlap = 0
PHY-3002 : Step(91): len = 35025.8, overlap = 0
PHY-3002 : Step(92): len = 33717.1, overlap = 0
PHY-3002 : Step(93): len = 32708.6, overlap = 0
PHY-3002 : Step(94): len = 32941.9, overlap = 0.25
PHY-3002 : Step(95): len = 33123.5, overlap = 0.25
PHY-3002 : Step(96): len = 31832.7, overlap = 0
PHY-3002 : Step(97): len = 31605.6, overlap = 0.1875
PHY-3002 : Step(98): len = 31597.9, overlap = 0.1875
PHY-3002 : Step(99): len = 31508.9, overlap = 0.375
PHY-3002 : Step(100): len = 31247.3, overlap = 0.0625
PHY-3002 : Step(101): len = 31072.5, overlap = 0.8125
PHY-3002 : Step(102): len = 31062.5, overlap = 0.75
PHY-3002 : Step(103): len = 31255.5, overlap = 1
PHY-3002 : Step(104): len = 30737.7, overlap = 0.75
PHY-3002 : Step(105): len = 30798.3, overlap = 0.5
PHY-3002 : Step(106): len = 30791.7, overlap = 0
PHY-3002 : Step(107): len = 30493.2, overlap = 0
PHY-3002 : Step(108): len = 30529.6, overlap = 0
PHY-3002 : Step(109): len = 30214.6, overlap = 0
PHY-3002 : Step(110): len = 30222, overlap = 0
PHY-3002 : Step(111): len = 30033, overlap = 0
PHY-3002 : Step(112): len = 30081.1, overlap = 1.25
PHY-3002 : Step(113): len = 30109.5, overlap = 1.625
PHY-3002 : Step(114): len = 30005.2, overlap = 1.875
PHY-3002 : Step(115): len = 30103, overlap = 0
PHY-3002 : Step(116): len = 30131.4, overlap = 2.375
PHY-3002 : Step(117): len = 30098.5, overlap = 2
PHY-3002 : Step(118): len = 29773.7, overlap = 2.0625
PHY-3002 : Step(119): len = 29832.6, overlap = 2.0625
PHY-3002 : Step(120): len = 29879.5, overlap = 1.625
PHY-3002 : Step(121): len = 29927, overlap = 1.9375
PHY-3002 : Step(122): len = 29651.8, overlap = 2.1875
PHY-3002 : Step(123): len = 29636.2, overlap = 2.375
PHY-3002 : Step(124): len = 29693.5, overlap = 2.25
PHY-3002 : Step(125): len = 29479.8, overlap = 2.125
PHY-3002 : Step(126): len = 29402.3, overlap = 2.4375
PHY-3002 : Step(127): len = 29421, overlap = 2.5
PHY-3002 : Step(128): len = 29400.5, overlap = 3.6875
PHY-3002 : Step(129): len = 29464.2, overlap = 3.90625
PHY-3002 : Step(130): len = 29560.8, overlap = 2.71875
PHY-3002 : Step(131): len = 29328.6, overlap = 3.5
PHY-3002 : Step(132): len = 29324.5, overlap = 3.5
PHY-3002 : Step(133): len = 29199.1, overlap = 2.78125
PHY-3002 : Step(134): len = 29213.6, overlap = 1.6875
PHY-3002 : Step(135): len = 29322.8, overlap = 1.40625
PHY-3002 : Step(136): len = 29338.7, overlap = 0.5625
PHY-3002 : Step(137): len = 29073.4, overlap = 0.125
PHY-3002 : Step(138): len = 29091.3, overlap = 0.125
PHY-3002 : Step(139): len = 29091.3, overlap = 0.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.012225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.42197e-05
PHY-3002 : Step(140): len = 29195.6, overlap = 20.1875
PHY-3002 : Step(141): len = 29300.9, overlap = 19.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.84395e-05
PHY-3002 : Step(142): len = 29571, overlap = 18.0312
PHY-3002 : Step(143): len = 29664.3, overlap = 17.8438
PHY-3002 : Step(144): len = 29828.7, overlap = 16.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000176879
PHY-3002 : Step(145): len = 29648.8, overlap = 16.25
PHY-3002 : Step(146): len = 29687.6, overlap = 16.0625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2889, tnet num: 746, tinst num: 553, tnode num: 3685, tedge num: 4773.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 30.56 peak overflow 2.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/748.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35808, over cnt = 90(0%), over = 342, worst = 14
PHY-1001 : End global iterations;  0.062658s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.9%)

PHY-1001 : Congestion index: top1 = 27.74, top5 = 13.51, top10 = 7.97, top15 = 5.55.
PHY-1001 : End incremental global routing;  0.126826s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (61.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.016298s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.153763s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (71.1%)

OPT-1001 : Current memory(MB): used = 204, reserve = 177, peak = 204.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 435/748.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35808, over cnt = 90(0%), over = 342, worst = 14
PHY-1002 : len = 36528, over cnt = 70(0%), over = 249, worst = 14
PHY-1002 : len = 37056, over cnt = 38(0%), over = 124, worst = 14
PHY-1002 : len = 37952, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 37968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.080625s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (38.8%)

PHY-1001 : Congestion index: top1 = 24.27, top5 = 13.06, top10 = 8.16, top15 = 5.82.
OPT-1001 : End congestion update;  0.130840s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (47.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.143993s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (43.4%)

OPT-1001 : Current memory(MB): used = 206, reserve = 179, peak = 206.
OPT-1001 : End physical optimization;  0.453404s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (68.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 252 LUT to BLE ...
SYN-4008 : Packed 252 LUT and 124 SEQ to BLE.
SYN-4003 : Packing 85 remaining SEQ's ...
SYN-4005 : Packed 33 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 52 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 304/540 primitive instances ...
PHY-3001 : End packing;  0.021500s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 259 instances
RUN-1001 : 114 mslices, 114 lslices, 19 pads, 8 brams, 0 dsps
RUN-1001 : There are total 624 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 367 nets have 2 pins
RUN-1001 : 181 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 257 instances, 228 slices, 9 macros(63 instances: 39 mslices 24 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 29695.4, Over = 20.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2462, tnet num: 622, tinst num: 257, tnode num: 3063, tedge num: 4250.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167815s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.96797e-05
PHY-3002 : Step(147): len = 29541.9, overlap = 19.25
PHY-3002 : Step(148): len = 29541.9, overlap = 19.25
PHY-3002 : Step(149): len = 29386.4, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.93593e-05
PHY-3002 : Step(150): len = 29667.6, overlap = 17.5
PHY-3002 : Step(151): len = 29777.4, overlap = 16.75
PHY-3002 : Step(152): len = 29843, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000158719
PHY-3002 : Step(153): len = 29833.3, overlap = 15
PHY-3002 : Step(154): len = 29833.3, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.096896s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (16.1%)

PHY-3001 : Trial Legalized: Len = 35759.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.012523s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(155): len = 32357.3, overlap = 5.75
PHY-3002 : Step(156): len = 30837.2, overlap = 6
PHY-3002 : Step(157): len = 29963.6, overlap = 9.25
PHY-3002 : Step(158): len = 29857.6, overlap = 9.25
PHY-3002 : Step(159): len = 29610.8, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.55162e-05
PHY-3002 : Step(160): len = 29589.4, overlap = 9.5
PHY-3002 : Step(161): len = 29589.4, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000131032
PHY-3002 : Step(162): len = 29691.7, overlap = 8.75
PHY-3002 : Step(163): len = 29751.9, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32679, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003453s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 32761, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2462, tnet num: 622, tinst num: 257, tnode num: 3063, tedge num: 4250.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 75/624.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41456, over cnt = 68(0%), over = 112, worst = 5
PHY-1002 : len = 41968, over cnt = 37(0%), over = 56, worst = 4
PHY-1002 : len = 42360, over cnt = 13(0%), over = 19, worst = 4
PHY-1002 : len = 42624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.106515s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (44.0%)

PHY-1001 : Congestion index: top1 = 25.19, top5 = 15.04, top10 = 9.57, top15 = 6.83.
PHY-1001 : End incremental global routing;  0.160910s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014860s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (210.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.186438s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (67.0%)

OPT-1001 : Current memory(MB): used = 209, reserve = 181, peak = 209.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 519/624.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 42624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005742s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.19, top5 = 15.04, top10 = 9.57, top15 = 6.83.
OPT-1001 : End congestion update;  0.056836s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.010643s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.067566s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.5%)

OPT-1001 : Current memory(MB): used = 209, reserve = 182, peak = 209.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009400s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (166.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 519/624.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 42624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005687s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.19, top5 = 15.04, top10 = 9.57, top15 = 6.83.
PHY-1001 : End incremental global routing;  0.057457s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014669s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 519/624.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 42624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005371s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.19, top5 = 15.04, top10 = 9.57, top15 = 6.83.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.010212s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.655172
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.570412s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (79.4%)

RUN-1003 : finish command "place" in  6.380751s wall, 1.843750s user + 0.890625s system = 2.734375s CPU (42.9%)

RUN-1004 : used memory is 192 MB, reserved memory is 165 MB, peak memory is 210 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 114 mslices, 114 lslices, 19 pads, 8 brams, 0 dsps
RUN-1001 : There are total 624 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 367 nets have 2 pins
RUN-1001 : 181 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2462, tnet num: 622, tinst num: 257, tnode num: 3063, tedge num: 4250.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 114 mslices, 114 lslices, 19 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41304, over cnt = 73(0%), over = 121, worst = 5
PHY-1002 : len = 41816, over cnt = 44(0%), over = 64, worst = 4
PHY-1002 : len = 42328, over cnt = 13(0%), over = 25, worst = 4
PHY-1002 : len = 42424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.119140s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (26.2%)

PHY-1001 : Congestion index: top1 = 24.87, top5 = 15.02, top10 = 9.59, top15 = 6.82.
PHY-1001 : End global routing;  0.173491s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (63.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 228, reserve = 201, peak = 280.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 498, reserve = 476, peak = 498.
PHY-1001 : End build detailed router design. 3.999319s wall, 3.750000s user + 0.078125s system = 3.828125s CPU (95.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 9872, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.574473s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (97.9%)

PHY-1001 : Current memory(MB): used = 527, reserve = 506, peak = 527.
PHY-1001 : End phase 1; 0.585249s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (98.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Patch 346 net; 2.732991s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (96.6%)

PHY-1022 : len = 77440, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 527, reserve = 506, peak = 528.
PHY-1001 : End initial routed; 3.362960s wall, 3.265625s user + 0.000000s system = 3.265625s CPU (97.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/548(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.185980s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (92.4%)

PHY-1001 : Current memory(MB): used = 528, reserve = 507, peak = 528.
PHY-1001 : End phase 2; 3.549029s wall, 3.437500s user + 0.000000s system = 3.437500s CPU (96.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 77440, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.007401s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (211.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 77464, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.032001s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (48.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 77472, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.027568s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 77504, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.026243s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/548(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.184987s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (92.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : End commit to database; 0.082322s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.9%)

PHY-1001 : Current memory(MB): used = 537, reserve = 516, peak = 537.
PHY-1001 : End phase 3; 0.499847s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (90.7%)

PHY-1003 : Routed, final wirelength = 77504
PHY-1001 : Current memory(MB): used = 537, reserve = 516, peak = 537.
PHY-1001 : End export database. 0.011862s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (131.7%)

PHY-1001 : End detail routing;  8.900488s wall, 8.453125s user + 0.109375s system = 8.562500s CPU (96.2%)

RUN-1003 : finish command "route" in  9.313389s wall, 8.765625s user + 0.109375s system = 8.875000s CPU (95.3%)

RUN-1004 : used memory is 482 MB, reserved memory is 459 MB, peak memory is 537 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      382   out of  19600    1.95%
#reg                      216   out of  19600    1.10%
#le                       434
  #lut only               218   out of    434   50.23%
  #reg only                52   out of    434   11.98%
  #lut&reg                164   out of    434   37.79%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet       Type               DriverType         Driver                  Fanout
#1        clk_dup_3      GCLK               io                 clk_syn_4.di            143
#2        adc/clk_adc    GCLK               lslice             type/sel3_syn_855.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance       |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top            |top            |434    |319     |63      |216     |8       |0       |
|  adc          |adc_ctrl       |18     |10      |0       |18      |0       |0       |
|  fifo_list    |fifo_ctrl      |154    |82      |41      |58      |8       |0       |
|    fifo_list  |fifo           |120    |57      |32      |48      |8       |0       |
|      ram_inst |ram_infer_fifo |0      |0       |0       |0       |8       |0       |
|  rx           |uart_rx        |51     |45      |6       |35      |0       |0       |
|  tx           |uart_tx        |100    |79      |8       |38      |0       |0       |
|  type         |type_choice    |111    |103     |8       |67      |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       348   
    #2          2       111   
    #3          3        41   
    #4          4        28   
    #5        5-10       30   
    #6        11-50      41   
    #7       101-500     1    
  Average     2.79            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 624, pip num: 5846
BIT-1002 : Init feedthrough completely, num: 6
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 815 valid insts, and 16004 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011100110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.830727s wall, 7.187500s user + 0.062500s system = 7.250000s CPU (396.0%)

RUN-1004 : used memory is 500 MB, reserved memory is 478 MB, peak memory is 682 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_005331.log"
