\hypertarget{union__hw__cmp__fpr}{}\section{\+\_\+hw\+\_\+cmp\+\_\+fpr Union Reference}
\label{union__hw__cmp__fpr}\index{\+\_\+hw\+\_\+cmp\+\_\+fpr@{\+\_\+hw\+\_\+cmp\+\_\+fpr}}


H\+W\+\_\+\+C\+M\+P\+\_\+\+F\+PR -\/ C\+MP Filter Period Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cmp.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cmp__fpr_1_1__hw__cmp__fpr__bitfields}{\+\_\+hw\+\_\+cmp\+\_\+fpr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__cmp__fpr_a1d4d3bb3aa65c4c51cd09bc53f3e0420}{}\label{union__hw__cmp__fpr_a1d4d3bb3aa65c4c51cd09bc53f3e0420}

\item 
struct \hyperlink{struct__hw__cmp__fpr_1_1__hw__cmp__fpr__bitfields}{\+\_\+hw\+\_\+cmp\+\_\+fpr\+::\+\_\+hw\+\_\+cmp\+\_\+fpr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cmp__fpr_a62862c9d308d3508ab82da55d18839db}{}\label{union__hw__cmp__fpr_a62862c9d308d3508ab82da55d18839db}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+M\+P\+\_\+\+F\+PR -\/ C\+MP Filter Period Register (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cmp.\+h\end{DoxyCompactItemize}
