-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ParamEst_NN_normalize_ap_fixed_ap_fixed_16_6_5_3_0_PARAMEST_NN_config15_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_16_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_17_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_18_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_19_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_20_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_21_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_22_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_23_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_24_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_25_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_26_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_27_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_28_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_29_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_30_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_31_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of ParamEst_NN_normalize_ap_fixed_ap_fixed_16_6_5_3_0_PARAMEST_NN_config15_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv24_FFD300 : STD_LOGIC_VECTOR (23 downto 0) := "111111111101001100000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_3500 : STD_LOGIC_VECTOR (23 downto 0) := "000000000011010100000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv24_FFF400 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111010000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv24_1000 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001000000000000";
    constant ap_const_lv24_4000 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100000000000000";
    constant ap_const_lv24_4E00 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100111000000000";
    constant ap_const_lv24_1100 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001000100000000";
    constant ap_const_lv24_2100 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010000100000000";
    constant ap_const_lv24_700 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000011100000000";
    constant ap_const_lv24_FFF500 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111010100000000";
    constant ap_const_lv24_1200 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001001000000000";
    constant ap_const_lv24_2518 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010010100011000";
    constant ap_const_lv24_FFDC00 : STD_LOGIC_VECTOR (23 downto 0) := "111111111101110000000000";
    constant ap_const_lv24_400 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010000000000";
    constant ap_const_lv24_1600 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001011000000000";
    constant ap_const_lv24_2400 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010010000000000";
    constant ap_const_lv24_600 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000011000000000";
    constant ap_const_lv24_1D00 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001110100000000";
    constant ap_const_lv24_1300 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001001100000000";
    constant ap_const_lv24_FFCF00 : STD_LOGIC_VECTOR (23 downto 0) := "111111111100111100000000";
    constant ap_const_lv24_3700 : STD_LOGIC_VECTOR (23 downto 0) := "000000000011011100000000";
    constant ap_const_lv24_1F00 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001111100000000";
    constant ap_const_lv24_FFF600 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111011000000000";
    constant ap_const_lv24_4800 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100100000000000";
    constant ap_const_lv24_FFEF00 : STD_LOGIC_VECTOR (23 downto 0) := "111111111110111100000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal y_fu_342_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_fu_350_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_107_fu_366_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_87_fu_374_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_81_fu_390_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln54_19_fu_398_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_88_fu_402_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln54_93_fu_418_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_82_fu_432_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_89_fu_440_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_83_fu_456_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_90_fu_464_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_84_fu_480_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_91_fu_488_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_85_fu_504_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_92_fu_512_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_86_fu_528_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_93_fu_536_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_87_fu_552_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_94_fu_560_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_88_fu_576_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_95_fu_584_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln54_101_fu_600_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_89_fu_614_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_96_fu_622_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_90_fu_638_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_97_fu_646_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_91_fu_662_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln54_20_fu_670_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_98_fu_674_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_92_fu_690_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_99_fu_698_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_93_fu_714_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_100_fu_722_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_94_fu_738_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_101_fu_746_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_95_fu_762_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_102_fu_770_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_96_fu_786_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_103_fu_794_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_97_fu_810_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_104_fu_818_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_98_fu_834_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_105_fu_842_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_99_fu_858_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_106_fu_866_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_100_fu_882_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_107_fu_890_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln54_114_fu_906_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_101_fu_920_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_108_fu_928_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_102_fu_944_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_109_fu_952_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_103_fu_968_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_110_fu_976_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_104_fu_992_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_111_fu_1000_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_105_fu_1016_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_112_fu_1024_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln54_fu_428_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_10_fu_610_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_11_fu_916_p1 : STD_LOGIC_VECTOR (15 downto 0);


begin



    add_ln54_100_fu_722_p2 <= std_logic_vector(unsigned(y_93_fu_714_p3) + unsigned(ap_const_lv24_400));
    add_ln54_101_fu_746_p2 <= std_logic_vector(unsigned(y_94_fu_738_p3) + unsigned(ap_const_lv24_1600));
    add_ln54_102_fu_770_p2 <= std_logic_vector(unsigned(y_95_fu_762_p3) + unsigned(ap_const_lv24_2400));
    add_ln54_103_fu_794_p2 <= std_logic_vector(unsigned(y_96_fu_786_p3) + unsigned(ap_const_lv24_600));
    add_ln54_104_fu_818_p2 <= std_logic_vector(unsigned(y_97_fu_810_p3) + unsigned(ap_const_lv24_1D00));
    add_ln54_105_fu_842_p2 <= std_logic_vector(unsigned(y_98_fu_834_p3) + unsigned(ap_const_lv24_1300));
    add_ln54_106_fu_866_p2 <= std_logic_vector(unsigned(y_99_fu_858_p3) + unsigned(ap_const_lv24_FFCF00));
    add_ln54_107_fu_890_p2 <= std_logic_vector(unsigned(y_100_fu_882_p3) + unsigned(ap_const_lv24_3700));
    add_ln54_108_fu_928_p2 <= std_logic_vector(unsigned(y_101_fu_920_p3) + unsigned(ap_const_lv24_1F00));
    add_ln54_109_fu_952_p2 <= std_logic_vector(unsigned(y_102_fu_944_p3) + unsigned(ap_const_lv24_FFF600));
    add_ln54_110_fu_976_p2 <= std_logic_vector(unsigned(y_103_fu_968_p3) + unsigned(ap_const_lv24_3500));
    add_ln54_111_fu_1000_p2 <= std_logic_vector(unsigned(y_104_fu_992_p3) + unsigned(ap_const_lv24_4800));
    add_ln54_112_fu_1024_p2 <= std_logic_vector(unsigned(y_105_fu_1016_p3) + unsigned(ap_const_lv24_FFEF00));
    add_ln54_87_fu_374_p2 <= std_logic_vector(unsigned(y_107_fu_366_p3) + unsigned(ap_const_lv24_3500));
    add_ln54_88_fu_402_p2 <= std_logic_vector(signed(sext_ln54_19_fu_398_p1) + signed(ap_const_lv24_FFF400));
    add_ln54_89_fu_440_p2 <= std_logic_vector(unsigned(y_82_fu_432_p3) + unsigned(ap_const_lv24_1000));
    add_ln54_90_fu_464_p2 <= std_logic_vector(unsigned(y_83_fu_456_p3) + unsigned(ap_const_lv24_4000));
    add_ln54_91_fu_488_p2 <= std_logic_vector(unsigned(y_84_fu_480_p3) + unsigned(ap_const_lv24_4E00));
    add_ln54_92_fu_512_p2 <= std_logic_vector(unsigned(y_85_fu_504_p3) + unsigned(ap_const_lv24_1000));
    add_ln54_93_fu_536_p2 <= std_logic_vector(unsigned(y_86_fu_528_p3) + unsigned(ap_const_lv24_1100));
    add_ln54_94_fu_560_p2 <= std_logic_vector(unsigned(y_87_fu_552_p3) + unsigned(ap_const_lv24_2100));
    add_ln54_95_fu_584_p2 <= std_logic_vector(unsigned(y_88_fu_576_p3) + unsigned(ap_const_lv24_700));
    add_ln54_96_fu_622_p2 <= std_logic_vector(unsigned(y_89_fu_614_p3) + unsigned(ap_const_lv24_FFF500));
    add_ln54_97_fu_646_p2 <= std_logic_vector(unsigned(y_90_fu_638_p3) + unsigned(ap_const_lv24_1200));
    add_ln54_98_fu_674_p2 <= std_logic_vector(signed(sext_ln54_20_fu_670_p1) + signed(ap_const_lv24_2518));
    add_ln54_99_fu_698_p2 <= std_logic_vector(unsigned(y_92_fu_690_p3) + unsigned(ap_const_lv24_FFDC00));
    add_ln54_fu_350_p2 <= std_logic_vector(unsigned(y_fu_342_p3) + unsigned(ap_const_lv24_FFD300));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= add_ln54_fu_350_p2(23 downto 8);
    ap_return_1 <= add_ln54_87_fu_374_p2(23 downto 8);
    ap_return_10 <= add_ln54_94_fu_560_p2(23 downto 8);
    ap_return_11 <= data_11_val;
    ap_return_12 <= add_ln54_95_fu_584_p2(23 downto 8);
    ap_return_13 <= sext_ln54_10_fu_610_p1;
    ap_return_14 <= add_ln54_96_fu_622_p2(23 downto 8);
    ap_return_15 <= add_ln54_97_fu_646_p2(23 downto 8);
    ap_return_16 <= add_ln54_98_fu_674_p2(23 downto 8);
    ap_return_17 <= add_ln54_99_fu_698_p2(23 downto 8);
    ap_return_18 <= add_ln54_100_fu_722_p2(23 downto 8);
    ap_return_19 <= add_ln54_101_fu_746_p2(23 downto 8);
    ap_return_2 <= add_ln54_88_fu_402_p2(23 downto 8);
    ap_return_20 <= add_ln54_102_fu_770_p2(23 downto 8);
    ap_return_21 <= add_ln54_103_fu_794_p2(23 downto 8);
    ap_return_22 <= add_ln54_104_fu_818_p2(23 downto 8);
    ap_return_23 <= add_ln54_105_fu_842_p2(23 downto 8);
    ap_return_24 <= add_ln54_106_fu_866_p2(23 downto 8);
    ap_return_25 <= add_ln54_107_fu_890_p2(23 downto 8);
    ap_return_26 <= sext_ln54_11_fu_916_p1;
    ap_return_27 <= add_ln54_108_fu_928_p2(23 downto 8);
    ap_return_28 <= add_ln54_109_fu_952_p2(23 downto 8);
    ap_return_29 <= add_ln54_110_fu_976_p2(23 downto 8);
    ap_return_3 <= data_3_val;
    ap_return_30 <= add_ln54_111_fu_1000_p2(23 downto 8);
    ap_return_31 <= add_ln54_112_fu_1024_p2(23 downto 8);
    ap_return_4 <= sext_ln54_fu_428_p1;
    ap_return_5 <= add_ln54_89_fu_440_p2(23 downto 8);
    ap_return_6 <= add_ln54_90_fu_464_p2(23 downto 8);
    ap_return_7 <= add_ln54_91_fu_488_p2(23 downto 8);
    ap_return_8 <= add_ln54_92_fu_512_p2(23 downto 8);
    ap_return_9 <= add_ln54_93_fu_536_p2(23 downto 8);
        sext_ln54_10_fu_610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_101_fu_600_p4),16));

        sext_ln54_11_fu_916_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_114_fu_906_p4),16));

        sext_ln54_19_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_81_fu_390_p3),24));

        sext_ln54_20_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_91_fu_662_p3),24));

        sext_ln54_fu_428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_93_fu_418_p4),16));

    trunc_ln54_101_fu_600_p4 <= data_13_val(15 downto 1);
    trunc_ln54_114_fu_906_p4 <= data_26_val(15 downto 1);
    trunc_ln54_93_fu_418_p4 <= data_4_val(15 downto 1);
    y_100_fu_882_p3 <= (data_25_val & ap_const_lv8_0);
    y_101_fu_920_p3 <= (data_27_val & ap_const_lv8_0);
    y_102_fu_944_p3 <= (data_28_val & ap_const_lv8_0);
    y_103_fu_968_p3 <= (data_29_val & ap_const_lv8_0);
    y_104_fu_992_p3 <= (data_30_val & ap_const_lv8_0);
    y_105_fu_1016_p3 <= (data_31_val & ap_const_lv8_0);
    y_107_fu_366_p3 <= (data_1_val & ap_const_lv8_0);
    y_81_fu_390_p3 <= (data_2_val & ap_const_lv7_0);
    y_82_fu_432_p3 <= (data_5_val & ap_const_lv8_0);
    y_83_fu_456_p3 <= (data_6_val & ap_const_lv8_0);
    y_84_fu_480_p3 <= (data_7_val & ap_const_lv8_0);
    y_85_fu_504_p3 <= (data_8_val & ap_const_lv8_0);
    y_86_fu_528_p3 <= (data_9_val & ap_const_lv8_0);
    y_87_fu_552_p3 <= (data_10_val & ap_const_lv8_0);
    y_88_fu_576_p3 <= (data_12_val & ap_const_lv8_0);
    y_89_fu_614_p3 <= (data_14_val & ap_const_lv8_0);
    y_90_fu_638_p3 <= (data_15_val & ap_const_lv8_0);
    y_91_fu_662_p3 <= (data_16_val & ap_const_lv7_0);
    y_92_fu_690_p3 <= (data_17_val & ap_const_lv8_0);
    y_93_fu_714_p3 <= (data_18_val & ap_const_lv8_0);
    y_94_fu_738_p3 <= (data_19_val & ap_const_lv8_0);
    y_95_fu_762_p3 <= (data_20_val & ap_const_lv8_0);
    y_96_fu_786_p3 <= (data_21_val & ap_const_lv8_0);
    y_97_fu_810_p3 <= (data_22_val & ap_const_lv8_0);
    y_98_fu_834_p3 <= (data_23_val & ap_const_lv8_0);
    y_99_fu_858_p3 <= (data_24_val & ap_const_lv8_0);
    y_fu_342_p3 <= (data_0_val & ap_const_lv8_0);
end behav;
