

================================================================
== Vitis HLS Report for 'backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'
================================================================
* Date:           Fri Mar 21 12:03:46 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.730 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1_VITIS_LOOP_41_2  |       64|       64|         1|          1|          1|    64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j_5 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:42->../layer.h:260]   --->   Operation 4 'alloca' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_28 = alloca i32 1" [../layer.h:40->../layer.h:260]   --->   Operation 5 'alloca' 'i_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w_l_plus1_val_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %w_l_plus1_val"   --->   Operation 7 'read' 'w_l_plus1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln40 = store i4 0, i4 %i_28" [../layer.h:40->../layer.h:260]   --->   Operation 9 'store' 'store_ln40' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %j_5" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:42->../layer.h:260]   --->   Operation 10 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [../layer.h:40->../layer.h:260]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.89ns)   --->   "%icmp_ln40 = icmp_eq  i7 %indvar_flatten_load, i7 64" [../layer.h:40->../layer.h:260]   --->   Operation 13 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.89ns)   --->   "%add_ln40 = add i7 %indvar_flatten_load, i7 1" [../layer.h:40->../layer.h:260]   --->   Operation 14 'add' 'add_ln40' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc8.i, void %VITIS_LOOP_82_2.i.preheader.exitStub" [../layer.h:40->../layer.h:260]   --->   Operation 15 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_5_load = load i4 %j_5" [../layer.h:41->../layer.h:260]   --->   Operation 16 'load' 'j_5_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_28_load = load i4 %i_28" [../layer.h:40->../layer.h:260]   --->   Operation 17 'load' 'i_28_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%i = add i4 %i_28_load, i4 1" [../layer.h:40->../layer.h:260]   --->   Operation 18 'add' 'i' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_41_2_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.86ns)   --->   "%icmp_ln41 = icmp_eq  i4 %j_5_load, i4 8" [../layer.h:41->../layer.h:260]   --->   Operation 21 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.45ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i4 0, i4 %j_5_load" [../layer.h:40->../layer.h:260]   --->   Operation 22 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.45ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i4 %i, i4 %i_28_load" [../layer.h:40->../layer.h:260]   --->   Operation 23 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i4 %select_ln40_1" [../layer.h:40->../layer.h:260]   --->   Operation 24 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %select_ln40" [../layer.h:41->../layer.h:260]   --->   Operation 25 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:41->../layer.h:260]   --->   Operation 26 'specpipeline' 'specpipeline_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i4 %select_ln40" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:42->../layer.h:260]   --->   Operation 27 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6, i3 %trunc_ln40, i3 %trunc_ln56, i6 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:42->../layer.h:260]   --->   Operation 28 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i12 %add_ln" [../layer.h:42->../layer.h:260]   --->   Operation 29 'zext' 'zext_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%lshr_ln42 = lshr i4096 %w_l_plus1_val_read, i4096 %zext_ln42" [../layer.h:42->../layer.h:260]   --->   Operation 30 'lshr' 'lshr_ln42' <Predicate = (!icmp_ln40)> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4096 %lshr_ln42" [../layer.h:42->../layer.h:260]   --->   Operation 31 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i64 %trunc_ln42" [../layer.h:42->../layer.h:260]   --->   Operation 32 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w_l_plus1_T_addr = getelementptr i64 %w_l_plus1_T, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 33 'getelementptr' 'w_l_plus1_T_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%w_l_plus1_T_71_addr = getelementptr i64 %w_l_plus1_T_71, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 34 'getelementptr' 'w_l_plus1_T_71_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%w_l_plus1_T_72_addr = getelementptr i64 %w_l_plus1_T_72, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 35 'getelementptr' 'w_l_plus1_T_72_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w_l_plus1_T_73_addr = getelementptr i64 %w_l_plus1_T_73, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 36 'getelementptr' 'w_l_plus1_T_73_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w_l_plus1_T_74_addr = getelementptr i64 %w_l_plus1_T_74, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 37 'getelementptr' 'w_l_plus1_T_74_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w_l_plus1_T_75_addr = getelementptr i64 %w_l_plus1_T_75, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 38 'getelementptr' 'w_l_plus1_T_75_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%w_l_plus1_T_76_addr = getelementptr i64 %w_l_plus1_T_76, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 39 'getelementptr' 'w_l_plus1_T_76_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%w_l_plus1_T_77_addr = getelementptr i64 %w_l_plus1_T_77, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 40 'getelementptr' 'w_l_plus1_T_77_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.03ns)   --->   "%switch_ln42 = switch i3 %trunc_ln40, void %arrayidx.i.i8.i65.case.7, i3 0, void %arrayidx.i.i8.i65.case.0, i3 1, void %arrayidx.i.i8.i65.case.1, i3 2, void %arrayidx.i.i8.i65.case.2, i3 3, void %arrayidx.i.i8.i65.case.3, i3 4, void %arrayidx.i.i8.i65.case.4, i3 5, void %arrayidx.i.i8.i65.case.5, i3 6, void %arrayidx.i.i8.i65.case.6" [../layer.h:42->../layer.h:260]   --->   Operation 41 'switch' 'switch_ln42' <Predicate = (!icmp_ln40)> <Delay = 1.03>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_76_addr" [../layer.h:42->../layer.h:260]   --->   Operation 42 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 43 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 6)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_75_addr" [../layer.h:42->../layer.h:260]   --->   Operation 44 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 45 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 5)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_74_addr" [../layer.h:42->../layer.h:260]   --->   Operation 46 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 47 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 4)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_73_addr" [../layer.h:42->../layer.h:260]   --->   Operation 48 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 49 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_72_addr" [../layer.h:42->../layer.h:260]   --->   Operation 50 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 51 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_71_addr" [../layer.h:42->../layer.h:260]   --->   Operation 52 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 53 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_addr" [../layer.h:42->../layer.h:260]   --->   Operation 54 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 55 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_77_addr" [../layer.h:42->../layer.h:260]   --->   Operation 56 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 57 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 7)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.86ns)   --->   "%j = add i4 %select_ln40, i4 1" [../layer.h:41->../layer.h:260]   --->   Operation 58 'add' 'j' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %indvar_flatten" [../layer.h:40->../layer.h:260]   --->   Operation 59 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.48>
ST_1 : Operation 60 [1/1] (0.48ns)   --->   "%store_ln40 = store i4 %select_ln40_1, i4 %i_28" [../layer.h:40->../layer.h:260]   --->   Operation 60 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.48>
ST_1 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %j, i4 %j_5" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:42->../layer.h:260]   --->   Operation 61 'store' 'store_ln55' <Predicate = (!icmp_ln40)> <Delay = 0.48>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc.i" [../layer.h:41->../layer.h:260]   --->   Operation 62 'br' 'br_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w_l_plus1_T_77]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_T_76]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_T_75]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_T_74]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_T_73]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_T_72]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_T_71]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_T]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_5                   (alloca           ) [ 01]
i_28                  (alloca           ) [ 01]
indvar_flatten        (alloca           ) [ 01]
w_l_plus1_val_read    (read             ) [ 00]
store_ln0             (store            ) [ 00]
store_ln40            (store            ) [ 00]
store_ln55            (store            ) [ 00]
br_ln0                (br               ) [ 00]
indvar_flatten_load   (load             ) [ 00]
icmp_ln40             (icmp             ) [ 01]
add_ln40              (add              ) [ 00]
br_ln40               (br               ) [ 00]
j_5_load              (load             ) [ 00]
i_28_load             (load             ) [ 00]
i                     (add              ) [ 00]
specloopname_ln0      (specloopname     ) [ 00]
speclooptripcount_ln0 (speclooptripcount) [ 00]
icmp_ln41             (icmp             ) [ 00]
select_ln40           (select           ) [ 00]
select_ln40_1         (select           ) [ 00]
trunc_ln40            (trunc            ) [ 01]
zext_ln41             (zext             ) [ 00]
specpipeline_ln41     (specpipeline     ) [ 00]
trunc_ln56            (trunc            ) [ 00]
add_ln                (bitconcatenate   ) [ 00]
zext_ln42             (zext             ) [ 00]
lshr_ln42             (lshr             ) [ 00]
trunc_ln42            (trunc            ) [ 00]
bitcast_ln42          (bitcast          ) [ 00]
w_l_plus1_T_addr      (getelementptr    ) [ 00]
w_l_plus1_T_71_addr   (getelementptr    ) [ 00]
w_l_plus1_T_72_addr   (getelementptr    ) [ 00]
w_l_plus1_T_73_addr   (getelementptr    ) [ 00]
w_l_plus1_T_74_addr   (getelementptr    ) [ 00]
w_l_plus1_T_75_addr   (getelementptr    ) [ 00]
w_l_plus1_T_76_addr   (getelementptr    ) [ 00]
w_l_plus1_T_77_addr   (getelementptr    ) [ 00]
switch_ln42           (switch           ) [ 00]
store_ln42            (store            ) [ 00]
br_ln42               (br               ) [ 00]
store_ln42            (store            ) [ 00]
br_ln42               (br               ) [ 00]
store_ln42            (store            ) [ 00]
br_ln42               (br               ) [ 00]
store_ln42            (store            ) [ 00]
br_ln42               (br               ) [ 00]
store_ln42            (store            ) [ 00]
br_ln42               (br               ) [ 00]
store_ln42            (store            ) [ 00]
br_ln42               (br               ) [ 00]
store_ln42            (store            ) [ 00]
br_ln42               (br               ) [ 00]
store_ln42            (store            ) [ 00]
br_ln42               (br               ) [ 00]
j                     (add              ) [ 00]
store_ln40            (store            ) [ 00]
store_ln40            (store            ) [ 00]
store_ln55            (store            ) [ 00]
br_ln41               (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w_l_plus1_T_77">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_T_77"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_l_plus1_T_76">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_T_76"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_l_plus1_T_75">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_T_75"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_l_plus1_T_74">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_T_74"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_l_plus1_T_73">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_T_73"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_l_plus1_T_72">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_T_72"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_l_plus1_T_71">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_T_71"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_l_plus1_T">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_T"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_l_plus1_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4096"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_40_1_VITIS_LOOP_41_2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i3.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="j_5_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_28_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_28/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="w_l_plus1_val_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4096" slack="0"/>
<pin id="84" dir="0" index="1" bw="4096" slack="0"/>
<pin id="85" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_l_plus1_val_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="w_l_plus1_T_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_T_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="w_l_plus1_T_71_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_T_71_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="w_l_plus1_T_72_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_T_72_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="w_l_plus1_T_73_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_T_73_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="w_l_plus1_T_74_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_T_74_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="w_l_plus1_T_75_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_T_75_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="w_l_plus1_T_76_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_T_76_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="w_l_plus1_T_77_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_T_77_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln42_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln42_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln42_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln42_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln42_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln42_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln42_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln42_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln40_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln55_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="indvar_flatten_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln40_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln40_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="j_5_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_28_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_28_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln41_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln40_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln40_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln40_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln41_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln56_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="0" index="2" bw="3" slack="0"/>
<pin id="280" dir="0" index="3" bw="1" slack="0"/>
<pin id="281" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln42_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="lshr_ln42_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4096" slack="0"/>
<pin id="292" dir="0" index="1" bw="12" slack="0"/>
<pin id="293" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln42/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln42_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4096" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="bitcast_ln42_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="j_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln40_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln40_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln55_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="j_5_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="340" class="1005" name="i_28_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="347" class="1005" name="indvar_flatten_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="54" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="54" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="54" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="130" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="123" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="116" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="109" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="102" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="95" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="88" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="137" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="207" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="222" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="24" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="222" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="234" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="228" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="225" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="240" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="271"><net_src comp="260" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="275"><net_src comp="240" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="256" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="276" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="82" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="311"><net_src comp="300" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="316"><net_src comp="240" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="216" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="248" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="312" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="70" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="343"><net_src comp="74" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="350"><net_src comp="78" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="318" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_l_plus1_T_77 | {1 }
	Port: w_l_plus1_T_76 | {1 }
	Port: w_l_plus1_T_75 | {1 }
	Port: w_l_plus1_T_74 | {1 }
	Port: w_l_plus1_T_73 | {1 }
	Port: w_l_plus1_T_72 | {1 }
	Port: w_l_plus1_T_71 | {1 }
	Port: w_l_plus1_T | {1 }
 - Input state : 
	Port: backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 : w_l_plus1_val | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln40 : 1
		store_ln55 : 1
		indvar_flatten_load : 1
		icmp_ln40 : 2
		add_ln40 : 2
		br_ln40 : 3
		j_5_load : 1
		i_28_load : 1
		i : 2
		icmp_ln41 : 2
		select_ln40 : 3
		select_ln40_1 : 3
		trunc_ln40 : 4
		zext_ln41 : 4
		trunc_ln56 : 4
		add_ln : 5
		zext_ln42 : 6
		lshr_ln42 : 7
		trunc_ln42 : 8
		bitcast_ln42 : 9
		w_l_plus1_T_addr : 5
		w_l_plus1_T_71_addr : 5
		w_l_plus1_T_72_addr : 5
		w_l_plus1_T_73_addr : 5
		w_l_plus1_T_74_addr : 5
		w_l_plus1_T_75_addr : 5
		w_l_plus1_T_76_addr : 5
		w_l_plus1_T_77_addr : 5
		switch_ln42 : 5
		store_ln42 : 10
		store_ln42 : 10
		store_ln42 : 10
		store_ln42 : 10
		store_ln42 : 10
		store_ln42 : 10
		store_ln42 : 10
		store_ln42 : 10
		j : 4
		store_ln40 : 3
		store_ln40 : 4
		store_ln55 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   lshr   |        lshr_ln42_fu_290       |    0    |   2171  |
|----------|-------------------------------|---------|---------|
|          |        add_ln40_fu_216        |    0    |    14   |
|    add   |            i_fu_228           |    0    |    12   |
|          |            j_fu_312           |    0    |    12   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln40_fu_210       |    0    |    14   |
|          |        icmp_ln41_fu_234       |    0    |    12   |
|----------|-------------------------------|---------|---------|
|  select  |       select_ln40_fu_240      |    0    |    4    |
|          |      select_ln40_1_fu_248     |    0    |    4    |
|----------|-------------------------------|---------|---------|
|   read   | w_l_plus1_val_read_read_fu_82 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln40_fu_256       |    0    |    0    |
|   trunc  |       trunc_ln56_fu_272       |    0    |    0    |
|          |       trunc_ln42_fu_296       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        zext_ln41_fu_260       |    0    |    0    |
|          |        zext_ln42_fu_286       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         add_ln_fu_276         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   2243  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     i_28_reg_340     |    4   |
|indvar_flatten_reg_347|    7   |
|      j_5_reg_333     |    4   |
+----------------------+--------+
|         Total        |   15   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  2243  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   15   |    -   |
+-----------+--------+--------+
|   Total   |   15   |  2243  |
+-----------+--------+--------+
