=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.002441 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001234/0 sec (0.000631/0 sec, 0.000603/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0.00086/0 sec (0.000423/0.000423 sec, 0.000437/0.000437 sec )
[LOG] Total clause minimization time: 8.1e-05/0 sec (4.9e-05/4.9e-05 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause size reduction: 56 --> 2 (28 --> 1, 28 --> 1 )
[LOG] Average clause size reduction: 14 --> 0.5 (14 --> 0.5, 14 --> 0.5 )
[LOG] Overall execution time: 0.002949 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.002079 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000933/0 sec (0.000478/0 sec, 0.000455/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0.000623/0 sec (0.00031/0.00031 sec, 0.000313/0.000313 sec )
[LOG] Total clause minimization time: 5.8e-05/0 sec (3e-05/3e-05 sec, 2.8e-05/2.8e-05 sec )
[LOG] Total clause size reduction: 44 --> 2 (22 --> 1, 22 --> 1 )
[LOG] Average clause size reduction: 11 --> 0.5 (11 --> 0.5, 11 --> 0.5 )
[LOG] Overall execution time: 0.002543 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.006441 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005017/0 sec (0.001279/0 sec, 0.001247/0 sec, 0.001221/0 sec, 0.00127/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0.003775/0 sec (0.000925/0.000925 sec, 0.000946/0.000946 sec, 0.000919/0.000919 sec, 0.000985/0.000985 sec )
[LOG] Total clause minimization time: 0.000274/0 sec (8.1e-05/8.1e-05 sec, 6.8e-05/6.8e-05 sec, 6.7e-05/6.7e-05 sec, 5.8e-05/5.8e-05 sec )
[LOG] Total clause size reduction: 283 --> 4 (70 --> 1, 70 --> 1, 71 --> 1, 72 --> 1 )
[LOG] Average clause size reduction: 35.375 --> 0.5 (35 --> 0.5, 35 --> 0.5, 35.5 --> 0.5, 36 --> 0.5 )
[LOG] Overall execution time: 0.00712 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.005187 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003711/0 sec (0.000967/0 sec, 0.000902/0 sec, 0.000918/0 sec, 0.000924/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0.002689/0 sec (0.000678/0.000678 sec, 0.000659/0.000659 sec, 0.000671/0.000671 sec, 0.000681/0.000681 sec )
[LOG] Total clause minimization time: 0.000208/0 sec (4.8e-05/4.8e-05 sec, 5.3e-05/5.3e-05 sec, 5.8e-05/5.8e-05 sec, 4.9e-05/4.9e-05 sec )
[LOG] Total clause size reduction: 219 --> 4 (54 --> 1, 54 --> 1, 55 --> 1, 56 --> 1 )
[LOG] Average clause size reduction: 27.375 --> 0.5 (27 --> 0.5, 27 --> 0.5, 27.5 --> 0.5, 28 --> 0.5 )
[LOG] Overall execution time: 0.005805 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.012924 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011201/0 sec (0.001927/0 sec, 0.001833/0 sec, 0.001844/0 sec, 0.001832/0 sec, 0.001844/0 sec, 0.001921/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.00859/0 sec (0.0014/0.0014 sec, 0.001405/0.001405 sec, 0.001429/0.001429 sec, 0.001412/0.001412 sec, 0.00143/0.00143 sec, 0.001514/0.001514 sec )
[LOG] Total clause minimization time: 0.000544/0 sec (0.000111/0.000111 sec, 9e-05/9e-05 sec, 8.9e-05/8.9e-05 sec, 9e-05/9e-05 sec, 8.8e-05/8.8e-05 sec, 7.6e-05/7.6e-05 sec )
[LOG] Total clause size reduction: 682 --> 6 (112 --> 1, 112 --> 1, 113 --> 1, 114 --> 1, 115 --> 1, 116 --> 1 )
[LOG] Average clause size reduction: 56.8333 --> 0.5 (56 --> 0.5, 56 --> 0.5, 56.5 --> 0.5, 57 --> 0.5, 57.5 --> 0.5, 58 --> 0.5 )
[LOG] Overall execution time: 0.013789 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.009461 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007956/0 sec (0.001357/0 sec, 0.001323/0 sec, 0.001312/0 sec, 0.001337/0 sec, 0.001316/0 sec, 0.001311/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.005918/0 sec (0.000972/0.000972 sec, 0.000979/0.000979 sec, 0.000972/0.000972 sec, 0.001006/0.001006 sec, 0.000997/0.000997 sec, 0.000992/0.000992 sec )
[LOG] Total clause minimization time: 0.000423/0 sec (6.7e-05/6.7e-05 sec, 8.2e-05/8.2e-05 sec, 7.9e-05/7.9e-05 sec, 7.4e-05/7.4e-05 sec, 6.1e-05/6.1e-05 sec, 6e-05/6e-05 sec )
[LOG] Total clause size reduction: 526 --> 6 (86 --> 1, 86 --> 1, 87 --> 1, 88 --> 1, 89 --> 1, 90 --> 1 )
[LOG] Average clause size reduction: 43.8333 --> 0.5 (43 --> 0.5, 43 --> 0.5, 43.5 --> 0.5, 44 --> 0.5, 44.5 --> 0.5, 45 --> 0.5 )
[LOG] Overall execution time: 0.010175 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.021689 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019691/0 sec (0.002543/0 sec, 0.002389/0 sec, 0.0024/0 sec, 0.002427/0 sec, 0.002445/0 sec, 0.002477/0 sec, 0.002463/0 sec, 0.002547/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.015226/0 sec (0.001864/0.001864 sec, 0.001851/0.001851 sec, 0.001863/0.001863 sec, 0.001888/0.001888 sec, 0.001907/0.001907 sec, 0.001931/0.001931 sec, 0.001913/0.001913 sec, 0.002009/0.002009 sec )
[LOG] Total clause minimization time: 0.000928/0 sec (0.000148/0.000148 sec, 0.000114/0.000114 sec, 0.00011/0.00011 sec, 0.000116/0.000116 sec, 0.000112/0.000112 sec, 0.000113/0.000113 sec, 0.000118/0.000118 sec, 9.7e-05/9.7e-05 sec )
[LOG] Total clause size reduction: 1253 --> 8 (154 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 159 --> 1, 160 --> 1 )
[LOG] Average clause size reduction: 78.3125 --> 0.5 (77 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 79.5 --> 0.5, 80 --> 0.5 )
[LOG] Overall execution time: 0.022741 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.015669 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013929/0 sec (0.001769/0 sec, 0.001705/0 sec, 0.001731/0 sec, 0.001745/0 sec, 0.001769/0 sec, 0.001739/0 sec, 0.00174/0 sec, 0.001731/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.010442/0 sec (0.001268/0.001268 sec, 0.001275/0.001275 sec, 0.001293/0.001293 sec, 0.001319/0.001319 sec, 0.001327/0.001327 sec, 0.001322/0.001322 sec, 0.001324/0.001324 sec, 0.001314/0.001314 sec )
[LOG] Total clause minimization time: 0.000729/0 sec (8.1e-05/8.1e-05 sec, 9.9e-05/9.9e-05 sec, 9.7e-05/9.7e-05 sec, 9.4e-05/9.4e-05 sec, 0.000108/0.000108 sec, 8.4e-05/8.4e-05 sec, 8.3e-05/8.3e-05 sec, 8.3e-05/8.3e-05 sec )
[LOG] Total clause size reduction: 965 --> 8 (118 --> 1, 118 --> 1, 119 --> 1, 120 --> 1, 121 --> 1, 122 --> 1, 123 --> 1, 124 --> 1 )
[LOG] Average clause size reduction: 60.3125 --> 0.5 (59 --> 0.5, 59 --> 0.5, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 61 --> 0.5, 61.5 --> 0.5, 62 --> 0.5 )
[LOG] Overall execution time: 0.016532 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.033128 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.030769/0 sec (0.003155/0 sec, 0.002999/0 sec, 0.003018/0 sec, 0.003049/0 sec, 0.003022/0 sec, 0.003031/0 sec, 0.00307/0 sec, 0.003115/0 sec, 0.003105/0 sec, 0.003205/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.023934/0 sec (0.002319/0.002319 sec, 0.002321/0.002321 sec, 0.002325/0.002325 sec, 0.002376/0.002376 sec, 0.002364/0.002364 sec, 0.002362/0.002362 sec, 0.002413/0.002413 sec, 0.002448/0.002448 sec, 0.002456/0.002456 sec, 0.00255/0.00255 sec )
[LOG] Total clause minimization time: 0.001408/0 sec (0.000195/0.000195 sec, 0.000135/0.000135 sec, 0.00014/0.00014 sec, 0.00014/0.00014 sec, 0.000132/0.000132 sec, 0.000144/0.000144 sec, 0.000131/0.000131 sec, 0.000141/0.000141 sec, 0.000124/0.000124 sec, 0.000126/0.000126 sec )
[LOG] Total clause size reduction: 1996 --> 10 (196 --> 1, 196 --> 1, 197 --> 1, 198 --> 1, 199 --> 1, 200 --> 1, 201 --> 1, 202 --> 1, 203 --> 1, 204 --> 1 )
[LOG] Average clause size reduction: 99.8 --> 0.5 (98 --> 0.5, 98 --> 0.5, 98.5 --> 0.5, 99 --> 0.5, 99.5 --> 0.5, 100 --> 0.5, 100.5 --> 0.5, 101 --> 0.5, 101.5 --> 0.5, 102 --> 0.5 )
[LOG] Overall execution time: 0.034388 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.023608 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021442/0 sec (0.002172/0 sec, 0.002078/0 sec, 0.002109/0 sec, 0.002151/0 sec, 0.00219/0 sec, 0.002138/0 sec, 0.002158/0 sec, 0.002175/0 sec, 0.002125/0 sec, 0.002146/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.016225/0 sec (0.001593/0.001593 sec, 0.001566/0.001566 sec, 0.001601/0.001601 sec, 0.001636/0.001636 sec, 0.001642/0.001642 sec, 0.00163/0.00163 sec, 0.001641/0.001641 sec, 0.00166/0.00166 sec, 0.001619/0.001619 sec, 0.001637/0.001637 sec )
[LOG] Total clause minimization time: 0.001077/0 sec (0.000102/0.000102 sec, 0.000115/0.000115 sec, 0.000109/0.000109 sec, 0.000112/0.000112 sec, 0.00014/0.00014 sec, 0.000103/0.000103 sec, 9.7e-05/9.7e-05 sec, 0.000105/0.000105 sec, 9.7e-05/9.7e-05 sec, 9.7e-05/9.7e-05 sec )
[LOG] Total clause size reduction: 1536 --> 10 (150 --> 1, 150 --> 1, 151 --> 1, 152 --> 1, 153 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1 )
[LOG] Average clause size reduction: 76.8 --> 0.5 (75 --> 0.5, 75 --> 0.5, 75.5 --> 0.5, 76 --> 0.5, 76.5 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5 )
[LOG] Overall execution time: 0.024789 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.047627 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044823/0 sec (0.003767/0 sec, 0.003656/0 sec, 0.003644/0 sec, 0.003649/0 sec, 0.003665/0 sec, 0.003693/0 sec, 0.003716/0 sec, 0.003698/0 sec, 0.003802/0 sec, 0.003803/0 sec, 0.003811/0 sec, 0.003919/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03436/0 sec (0.00279/0.00279 sec, 0.002808/0.002808 sec, 0.002791/0.002791 sec, 0.0028/0.0028 sec, 0.002796/0.002796 sec, 0.00282/0.00282 sec, 0.002849/0.002849 sec, 0.00284/0.00284 sec, 0.002938/0.002938 sec, 0.002936/0.002936 sec, 0.002936/0.002936 sec, 0.003056/0.003056 sec )
[LOG] Total clause minimization time: 0.001988/0 sec (0.000223/0.000223 sec, 0.00015/0.00015 sec, 0.000162/0.000162 sec, 0.000154/0.000154 sec, 0.000165/0.000165 sec, 0.000166/0.000166 sec, 0.000168/0.000168 sec, 0.000156/0.000156 sec, 0.000161/0.000161 sec, 0.000164/0.000164 sec, 0.000166/0.000166 sec, 0.000153/0.000153 sec )
[LOG] Total clause size reduction: 2911 --> 12 (238 --> 1, 238 --> 1, 239 --> 1, 240 --> 1, 241 --> 1, 242 --> 1, 243 --> 1, 244 --> 1, 245 --> 1, 246 --> 1, 247 --> 1, 248 --> 1 )
[LOG] Average clause size reduction: 121.292 --> 0.5 (119 --> 0.5, 119 --> 0.5, 119.5 --> 0.5, 120 --> 0.5, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 122 --> 0.5, 122.5 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5 )
[LOG] Overall execution time: 0.049238 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.033119 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030796/0 sec (0.002629/0 sec, 0.002528/0 sec, 0.002507/0 sec, 0.002547/0 sec, 0.002598/0 sec, 0.002559/0 sec, 0.002566/0 sec, 0.002565/0 sec, 0.002557/0 sec, 0.00259/0 sec, 0.002567/0 sec, 0.002583/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.023432/0 sec (0.001928/0.001928 sec, 0.00192/0.00192 sec, 0.001909/0.001909 sec, 0.001945/0.001945 sec, 0.001954/0.001954 sec, 0.001961/0.001961 sec, 0.001978/0.001978 sec, 0.001966/0.001966 sec, 0.001965/0.001965 sec, 0.001979/0.001979 sec, 0.001962/0.001962 sec, 0.001965/0.001965 sec )
[LOG] Total clause minimization time: 0.001499/0 sec (0.000125/0.000125 sec, 0.000135/0.000135 sec, 0.000122/0.000122 sec, 0.000127/0.000127 sec, 0.000169/0.000169 sec, 0.00012/0.00012 sec, 0.000108/0.000108 sec, 0.000118/0.000118 sec, 0.00011/0.00011 sec, 0.000123/0.000123 sec, 0.000119/0.000119 sec, 0.000123/0.000123 sec )
[LOG] Total clause size reduction: 2239 --> 12 (182 --> 1, 182 --> 1, 183 --> 1, 184 --> 1, 185 --> 1, 186 --> 1, 187 --> 1, 188 --> 1, 189 --> 1, 190 --> 1, 191 --> 1, 192 --> 1 )
[LOG] Average clause size reduction: 93.2917 --> 0.5 (91 --> 0.5, 91 --> 0.5, 91.5 --> 0.5, 92 --> 0.5, 92.5 --> 0.5, 93 --> 0.5, 93.5 --> 0.5, 94 --> 0.5, 94.5 --> 0.5, 95 --> 0.5, 95.5 --> 0.5, 96 --> 0.5 )
[LOG] Overall execution time: 0.034362 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.064521 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061197/1 sec (0.004496/0 sec, 0.004302/0 sec, 0.004306/0 sec, 0.004313/0 sec, 0.004313/1 sec, 0.00434/0 sec, 0.004281/0 sec, 0.004308/0 sec, 0.00432/0 sec, 0.004358/0 sec, 0.004344/0 sec, 0.004454/0 sec, 0.004477/0 sec, 0.004585/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.047004/1 sec (0.003302/0.003302 sec, 0.003308/0.003308 sec, 0.003301/0.003301 sec, 0.003328/0.003328 sec, 0.003319/0.003319 sec, 0.003342/0.003342 sec, 0.003294/0.003294 sec, 0.003309/0.003309 sec, 0.003305/0.003305 sec, 0.003338/0.003338 sec, 0.003346/0.003346 sec, 0.003446/0.003446 sec, 0.003461/0.003461 sec, 0.003605/0.003605 sec )
[LOG] Total clause minimization time: 0.002639/0 sec (0.00026/0.00026 sec, 0.000196/0.000196 sec, 0.000188/0.000188 sec, 0.000172/0.000172 sec, 0.00018/0.00018 sec, 0.000191/0.000191 sec, 0.000176/0.000176 sec, 0.000184/0.000184 sec, 0.000189/0.000189 sec, 0.000184/0.000184 sec, 0.000179/0.000179 sec, 0.000192/0.000192 sec, 0.000192/0.000192 sec, 0.000156/0.000156 sec )
[LOG] Total clause size reduction: 3998 --> 14 (280 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1 )
[LOG] Average clause size reduction: 142.786 --> 0.5 (140 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5 )
[LOG] Overall execution time: 0.066395 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.044547 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041812/0 sec (0.003008/0 sec, 0.002935/0 sec, 0.002916/0 sec, 0.002968/0 sec, 0.003017/0 sec, 0.002961/0 sec, 0.002986/0 sec, 0.002989/0 sec, 0.003017/0 sec, 0.002999/0 sec, 0.002997/0 sec, 0.003015/0 sec, 0.003011/0 sec, 0.002993/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.031971/0 sec (0.002204/0.002204 sec, 0.002213/0.002213 sec, 0.002227/0.002227 sec, 0.002277/0.002277 sec, 0.002269/0.002269 sec, 0.002288/0.002288 sec, 0.002297/0.002297 sec, 0.002306/0.002306 sec, 0.002321/0.002321 sec, 0.002309/0.002309 sec, 0.002312/0.002312 sec, 0.002324/0.002324 sec, 0.002314/0.002314 sec, 0.00231/0.00231 sec )
[LOG] Total clause minimization time: 0.001995/0 sec (0.000144/0.000144 sec, 0.000157/0.000157 sec, 0.000145/0.000145 sec, 0.000146/0.000146 sec, 0.000197/0.000197 sec, 0.000125/0.000125 sec, 0.00014/0.00014 sec, 0.000133/0.000133 sec, 0.000145/0.000145 sec, 0.000138/0.000138 sec, 0.000131/0.000131 sec, 0.000131/0.000131 sec, 0.000137/0.000137 sec, 0.000126/0.000126 sec )
[LOG] Total clause size reduction: 3074 --> 14 (214 --> 1, 214 --> 1, 215 --> 1, 216 --> 1, 217 --> 1, 218 --> 1, 219 --> 1, 220 --> 1, 221 --> 1, 222 --> 1, 223 --> 1, 224 --> 1, 225 --> 1, 226 --> 1 )
[LOG] Average clause size reduction: 109.786 --> 0.5 (107 --> 0.5, 107 --> 0.5, 107.5 --> 0.5, 108 --> 0.5, 108.5 --> 0.5, 109 --> 0.5, 109.5 --> 0.5, 110 --> 0.5, 110.5 --> 0.5, 111 --> 0.5, 111.5 --> 0.5, 112 --> 0.5, 112.5 --> 0.5, 113 --> 0.5 )
[LOG] Overall execution time: 0.04605 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.082728 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.079021/0 sec (0.005083/0 sec, 0.004904/0 sec, 0.004826/0 sec, 0.004867/0 sec, 0.00487/0 sec, 0.004875/0 sec, 0.004904/0 sec, 0.004879/0 sec, 0.00491/0 sec, 0.004912/0 sec, 0.00493/0 sec, 0.004956/0 sec, 0.004963/0 sec, 0.00497/0 sec, 0.004958/0 sec, 0.005214/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.060725/0 sec (0.003751/0.003751 sec, 0.003782/0.003782 sec, 0.00372/0.00372 sec, 0.003745/0.003745 sec, 0.003742/0.003742 sec, 0.003751/0.003751 sec, 0.003759/0.003759 sec, 0.003763/0.003763 sec, 0.003767/0.003767 sec, 0.003792/0.003792 sec, 0.003802/0.003802 sec, 0.00381/0.00381 sec, 0.00382/0.00382 sec, 0.003822/0.003822 sec, 0.003832/0.003832 sec, 0.004067/0.004067 sec )
[LOG] Total clause minimization time: 0.003331/0 sec (0.000291/0.000291 sec, 0.000204/0.000204 sec, 0.000187/0.000187 sec, 0.000207/0.000207 sec, 0.000198/0.000198 sec, 0.000205/0.000205 sec, 0.000216/0.000216 sec, 0.000193/0.000193 sec, 0.000207/0.000207 sec, 0.000191/0.000191 sec, 0.000194/0.000194 sec, 0.000214/0.000214 sec, 0.000208/0.000208 sec, 0.000215/0.000215 sec, 0.00019/0.00019 sec, 0.000211/0.000211 sec )
[LOG] Total clause size reduction: 5257 --> 16 (322 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 329 --> 1, 330 --> 1, 331 --> 1, 332 --> 1, 333 --> 1, 334 --> 1, 335 --> 1, 336 --> 1 )
[LOG] Average clause size reduction: 164.281 --> 0.5 (161 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 164.5 --> 0.5, 165 --> 0.5, 165.5 --> 0.5, 166 --> 0.5, 166.5 --> 0.5, 167 --> 0.5, 167.5 --> 0.5, 168 --> 0.5 )
[LOG] Overall execution time: 0.084883 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.058866 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.055766/0 sec (0.003441/0 sec, 0.003431/0 sec, 0.003383/0 sec, 0.003457/0 sec, 0.00354/0 sec, 0.00348/0 sec, 0.003488/0 sec, 0.003486/0 sec, 0.003496/0 sec, 0.003471/0 sec, 0.003476/0 sec, 0.003524/0 sec, 0.003529/0 sec, 0.003525/0 sec, 0.003524/0 sec, 0.003515/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.041938/0 sec (0.002524/0.002524 sec, 0.002565/0.002565 sec, 0.002521/0.002521 sec, 0.002598/0.002598 sec, 0.002634/0.002634 sec, 0.002631/0.002631 sec, 0.002634/0.002634 sec, 0.002638/0.002638 sec, 0.002647/0.002647 sec, 0.002627/0.002627 sec, 0.002617/0.002617 sec, 0.002661/0.002661 sec, 0.002665/0.002665 sec, 0.002668/0.002668 sec, 0.002651/0.002651 sec, 0.002657/0.002657 sec )
[LOG] Total clause minimization time: 0.002521/0 sec (0.000153/0.000153 sec, 0.000172/0.000172 sec, 0.000162/0.000162 sec, 0.00017/0.00017 sec, 0.000213/0.000213 sec, 0.000157/0.000157 sec, 0.000159/0.000159 sec, 0.00015/0.00015 sec, 0.000149/0.000149 sec, 0.000139/0.000139 sec, 0.000139/0.000139 sec, 0.000151/0.000151 sec, 0.000156/0.000156 sec, 0.000146/0.000146 sec, 0.00016/0.00016 sec, 0.000145/0.000145 sec )
[LOG] Total clause size reduction: 4041 --> 16 (246 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 249 --> 1, 250 --> 1, 251 --> 1, 252 --> 1, 253 --> 1, 254 --> 1, 255 --> 1, 256 --> 1, 257 --> 1, 258 --> 1, 259 --> 1, 260 --> 1 )
[LOG] Average clause size reduction: 126.281 --> 0.5 (123 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 124.5 --> 0.5, 125 --> 0.5, 125.5 --> 0.5, 126 --> 0.5, 126.5 --> 0.5, 127 --> 0.5, 127.5 --> 0.5, 128 --> 0.5, 128.5 --> 0.5, 129 --> 0.5, 129.5 --> 0.5, 130 --> 0.5 )
[LOG] Overall execution time: 0.06052 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.104708 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.100472/0 sec (0.005652/0 sec, 0.005514/0 sec, 0.005489/0 sec, 0.005484/0 sec, 0.005531/0 sec, 0.005522/0 sec, 0.005553/0 sec, 0.005547/0 sec, 0.005555/0 sec, 0.005527/0 sec, 0.005604/0 sec, 0.005613/0 sec, 0.005582/0 sec, 0.005615/0 sec, 0.005624/0 sec, 0.005634/0 sec, 0.005642/0 sec, 0.005784/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.077292/0 sec (0.00419/0.00419 sec, 0.004212/0.004212 sec, 0.004221/0.004221 sec, 0.004225/0.004225 sec, 0.004253/0.004253 sec, 0.004248/0.004248 sec, 0.00428/0.00428 sec, 0.004278/0.004278 sec, 0.004285/0.004285 sec, 0.004264/0.004264 sec, 0.004324/0.004324 sec, 0.004317/0.004317 sec, 0.004313/0.004313 sec, 0.004324/0.004324 sec, 0.004342/0.004342 sec, 0.00435/0.00435 sec, 0.004366/0.004366 sec, 0.0045/0.0045 sec )
[LOG] Total clause minimization time: 0.004241/0 sec (0.000324/0.000324 sec, 0.00024/0.00024 sec, 0.00024/0.00024 sec, 0.000237/0.000237 sec, 0.000236/0.000236 sec, 0.00024/0.00024 sec, 0.000234/0.000234 sec, 0.000228/0.000228 sec, 0.000232/0.000232 sec, 0.000224/0.000224 sec, 0.000229/0.000229 sec, 0.00024/0.00024 sec, 0.000219/0.000219 sec, 0.00023/0.00023 sec, 0.000226/0.000226 sec, 0.000228/0.000228 sec, 0.000214/0.000214 sec, 0.00022/0.00022 sec )
[LOG] Total clause size reduction: 6688 --> 18 (364 --> 1, 364 --> 1, 365 --> 1, 366 --> 1, 367 --> 1, 368 --> 1, 369 --> 1, 370 --> 1, 371 --> 1, 372 --> 1, 373 --> 1, 374 --> 1, 375 --> 1, 376 --> 1, 377 --> 1, 378 --> 1, 379 --> 1, 380 --> 1 )
[LOG] Average clause size reduction: 185.778 --> 0.5 (182 --> 0.5, 182 --> 0.5, 182.5 --> 0.5, 183 --> 0.5, 183.5 --> 0.5, 184 --> 0.5, 184.5 --> 0.5, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 186.5 --> 0.5, 187 --> 0.5, 187.5 --> 0.5, 188 --> 0.5, 188.5 --> 0.5, 189 --> 0.5, 189.5 --> 0.5, 190 --> 0.5 )
[LOG] Overall execution time: 0.107215 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.073713 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.070235/0 sec (0.003916/0 sec, 0.003828/0 sec, 0.00379/0 sec, 0.003884/0 sec, 0.003972/0 sec, 0.003886/0 sec, 0.00391/0 sec, 0.003883/0 sec, 0.003876/0 sec, 0.003905/0 sec, 0.003912/0 sec, 0.003926/0 sec, 0.003919/0 sec, 0.003899/0 sec, 0.003943/0 sec, 0.003942/0 sec, 0.003928/0 sec, 0.003916/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.052754/0 sec (0.002849/0.002849 sec, 0.002865/0.002865 sec, 0.002844/0.002844 sec, 0.002923/0.002923 sec, 0.002949/0.002949 sec, 0.002938/0.002938 sec, 0.002954/0.002954 sec, 0.002935/0.002935 sec, 0.002929/0.002929 sec, 0.002945/0.002945 sec, 0.002945/0.002945 sec, 0.002954/0.002954 sec, 0.00295/0.00295 sec, 0.002935/0.002935 sec, 0.002967/0.002967 sec, 0.002974/0.002974 sec, 0.00295/0.00295 sec, 0.002948/0.002948 sec )
[LOG] Total clause minimization time: 0.003194/0 sec (0.000179/0.000179 sec, 0.000194/0.000194 sec, 0.000174/0.000174 sec, 0.000187/0.000187 sec, 0.000242/0.000242 sec, 0.000166/0.000166 sec, 0.000175/0.000175 sec, 0.000163/0.000163 sec, 0.000163/0.000163 sec, 0.000177/0.000177 sec, 0.000177/0.000177 sec, 0.000178/0.000178 sec, 0.000172/0.000172 sec, 0.000167/0.000167 sec, 0.000175/0.000175 sec, 0.000169/0.000169 sec, 0.000174/0.000174 sec, 0.000162/0.000162 sec )
[LOG] Total clause size reduction: 5140 --> 18 (278 --> 1, 278 --> 1, 279 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 293 --> 1, 294 --> 1 )
[LOG] Average clause size reduction: 142.778 --> 0.5 (139 --> 0.5, 139 --> 0.5, 139.5 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 146.5 --> 0.5, 147 --> 0.5 )
[LOG] Overall execution time: 0.075613 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.13033 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.124663/0 sec (0.006287/0 sec, 0.006107/0 sec, 0.006134/0 sec, 0.006082/0 sec, 0.006112/0 sec, 0.006189/0 sec, 0.006174/0 sec, 0.00615/0 sec, 0.006173/0 sec, 0.006195/0 sec, 0.006248/0 sec, 0.006211/0 sec, 0.006287/0 sec, 0.006292/0 sec, 0.006285/0 sec, 0.006319/0 sec, 0.006282/0 sec, 0.006338/0 sec, 0.006326/0 sec, 0.006472/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.095237/0 sec (0.004683/0.004683 sec, 0.004655/0.004655 sec, 0.004681/0.004681 sec, 0.004663/0.004663 sec, 0.004679/0.004679 sec, 0.004729/0.004729 sec, 0.004734/0.004734 sec, 0.004698/0.004698 sec, 0.004705/0.004705 sec, 0.004731/0.004731 sec, 0.004774/0.004774 sec, 0.004759/0.004759 sec, 0.004801/0.004801 sec, 0.004799/0.004799 sec, 0.004822/0.004822 sec, 0.004825/0.004825 sec, 0.004812/0.004812 sec, 0.004862/0.004862 sec, 0.004833/0.004833 sec, 0.004992/0.004992 sec )
[LOG] Total clause minimization time: 0.005171/0 sec (0.000362/0.000362 sec, 0.000255/0.000255 sec, 0.000261/0.000261 sec, 0.000229/0.000229 sec, 0.000239/0.000239 sec, 0.00026/0.00026 sec, 0.000232/0.000232 sec, 0.000252/0.000252 sec, 0.000263/0.000263 sec, 0.00026/0.00026 sec, 0.000264/0.000264 sec, 0.000231/0.000231 sec, 0.00027/0.00027 sec, 0.00026/0.00026 sec, 0.000243/0.000243 sec, 0.000263/0.000263 sec, 0.000247/0.000247 sec, 0.000263/0.000263 sec, 0.00027/0.00027 sec, 0.000247/0.000247 sec )
[LOG] Total clause size reduction: 8291 --> 20 (406 --> 1, 406 --> 1, 407 --> 1, 408 --> 1, 409 --> 1, 410 --> 1, 411 --> 1, 412 --> 1, 413 --> 1, 414 --> 1, 415 --> 1, 416 --> 1, 417 --> 1, 418 --> 1, 419 --> 1, 420 --> 1, 421 --> 1, 422 --> 1, 423 --> 1, 424 --> 1 )
[LOG] Average clause size reduction: 207.275 --> 0.5 (203 --> 0.5, 203 --> 0.5, 203.5 --> 0.5, 204 --> 0.5, 204.5 --> 0.5, 205 --> 0.5, 205.5 --> 0.5, 206 --> 0.5, 206.5 --> 0.5, 207 --> 0.5, 207.5 --> 0.5, 208 --> 0.5, 208.5 --> 0.5, 209 --> 0.5, 209.5 --> 0.5, 210 --> 0.5, 210.5 --> 0.5, 211 --> 0.5, 211.5 --> 0.5, 212 --> 0.5 )
[LOG] Overall execution time: 0.133311 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.091036 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08706/0 sec (0.004312/0 sec, 0.004268/0 sec, 0.004226/0 sec, 0.004302/0 sec, 0.004403/0 sec, 0.004293/0 sec, 0.004324/0 sec, 0.004342/0 sec, 0.004337/0 sec, 0.004359/0 sec, 0.004365/0 sec, 0.004361/0 sec, 0.004377/0 sec, 0.004397/0 sec, 0.004374/0 sec, 0.004379/0 sec, 0.004389/0 sec, 0.004384/0 sec, 0.004429/0 sec, 0.004439/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.065473/0 sec (0.003128/0.003128 sec, 0.0032/0.0032 sec, 0.003163/0.003163 sec, 0.003258/0.003258 sec, 0.003264/0.003264 sec, 0.00324/0.00324 sec, 0.00326/0.00326 sec, 0.003278/0.003278 sec, 0.003275/0.003275 sec, 0.003285/0.003285 sec, 0.003301/0.003301 sec, 0.003287/0.003287 sec, 0.003307/0.003307 sec, 0.003313/0.003313 sec, 0.003305/0.003305 sec, 0.003319/0.003319 sec, 0.003303/0.003303 sec, 0.003313/0.003313 sec, 0.003332/0.003332 sec, 0.003342/0.003342 sec )
[LOG] Total clause minimization time: 0.00393/0 sec (0.000218/0.000218 sec, 0.000216/0.000216 sec, 0.000203/0.000203 sec, 0.000184/0.000184 sec, 0.000274/0.000274 sec, 0.000186/0.000186 sec, 0.000191/0.000191 sec, 0.000196/0.000196 sec, 0.000189/0.000189 sec, 0.000194/0.000194 sec, 0.000185/0.000185 sec, 0.000187/0.000187 sec, 0.000187/0.000187 sec, 0.000199/0.000199 sec, 0.00018/0.00018 sec, 0.000173/0.000173 sec, 0.000199/0.000199 sec, 0.000172/0.000172 sec, 0.000197/0.000197 sec, 0.0002/0.0002 sec )
[LOG] Total clause size reduction: 6371 --> 20 (310 --> 1, 310 --> 1, 311 --> 1, 312 --> 1, 313 --> 1, 314 --> 1, 315 --> 1, 316 --> 1, 317 --> 1, 318 --> 1, 319 --> 1, 320 --> 1, 321 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1 )
[LOG] Average clause size reduction: 159.275 --> 0.5 (155 --> 0.5, 155 --> 0.5, 155.5 --> 0.5, 156 --> 0.5, 156.5 --> 0.5, 157 --> 0.5, 157.5 --> 0.5, 158 --> 0.5, 158.5 --> 0.5, 159 --> 0.5, 159.5 --> 0.5, 160 --> 0.5, 160.5 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5 )
[LOG] Overall execution time: 0.093161 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001331 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000196/0 sec (0.000196/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001804 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001274 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000128/0 sec (0.000128/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001704 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001442 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000255/0 sec (0.000255/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001973 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001283 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000152/0 sec (0.000152/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001727 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001538 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000302/0 sec (0.000302/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002145 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001339 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000172/0 sec (0.000172/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001821 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.00173 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000374/0 sec (0.000374/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002423 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001393 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000192/0 sec (0.000192/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001893 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.001918 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000452/0 sec (0.000452/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.6e-05/0 sec (4.6e-05/4.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002688 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001459 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000218/0 sec (0.000218/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.002828 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001314/0 sec (0.001314/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000875/0 sec (0.000875/0.000875 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003643 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001651 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000271/0 sec (0.000271/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002291 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.001949 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00053/0 sec (0.00053/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5e-05/0 sec (5e-05/5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002811 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001568 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000263/0 sec (0.000263/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002194 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.00207 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000554/0 sec (0.000554/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.2e-05/0 sec (5.2e-05/5.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003036 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001564 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000286/0 sec (0.000286/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002215 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.002107 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000608/0 sec (0.000608/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.5e-05/0 sec (5.5e-05/5.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003152 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.69 sec (Real time) / 1.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001731 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000329/0 sec (0.000329/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002476 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.26 sec (Real time) / 1.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.002407 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000765/0 sec (0.000765/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.1e-05/0 sec (6.1e-05/6.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003591 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.24 sec (Real time) / 5.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001751 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000357/0 sec (0.000357/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.6e-05/0 sec (3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002488 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.04 sec (Real time) / 3.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.002998 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000915/0 sec (0.000915/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.4e-05/0 sec (7.4e-05/7.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004608 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 709.95 sec (Real time) / 698.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.001961 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000445/0 sec (0.000445/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002834 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 451.39 sec (Real time) / 441.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.003346 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001192/0 sec (0.001192/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9.9e-05/0 sec (9.9e-05/9.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005584 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.22 sec (Real time) / 9920.46 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002234 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000551/0 sec (0.000551/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.9e-05/0 sec (4.9e-05/4.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003339 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.31 sec (Real time) / 9921.71 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.006187 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00366/0 sec (0.00366/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002292/0 sec (0.002292/0.002292 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009161 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.36 sec (Real time) / 9917.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002494 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000691/0 sec (0.000691/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.5e-05/0 sec (5.5e-05/5.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003827 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.47 sec (Real time) / 9918.26 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.005014 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001953/0 sec (0.001953/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000156/0 sec (0.000156/0.000156 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009041 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.28 sec (Real time) / 9919.86 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.002823 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000844/0 sec (0.000844/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.4e-05/0 sec (6.4e-05/6.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004486 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.49 sec (Real time) / 9907.58 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001706 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000369/0 sec (0.000369/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000226/0 sec (0.000226/0.000226 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002214 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001475 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000145/0 sec (0.000145/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001972 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.002125 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000767/0 sec (0.000767/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000597/0 sec (0.000597/0.000597 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002646 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001442 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000134/0 sec (0.000134/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.005638 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003952/0 sec (0.002/0 sec, 0.001257/0 sec, 0.000695/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.002966/0 sec (0.001521/0.001521 sec, 0.001/0.001 sec, 0.000445/0.000445 sec )
[LOG] Total clause minimization time: 0.00015/0 sec (0.00015/0.00015 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006356 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.003865 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002371/0 sec (0.001261/0 sec, 0.000658/0 sec, 0.000452/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.001646/0 sec (0.000916/0.000916 sec, 0.000462/0.000462 sec, 0.000268/0.000268 sec )
[LOG] Total clause minimization time: 0.000102/0 sec (0.000102/0.000102 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004482 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.006334 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00476/0 sec (0.002108/0 sec, 0.001494/0 sec, 0.001158/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.003889/0 sec (0.001694/0.001694 sec, 0.001261/0.001261 sec, 0.000934/0.000934 sec )
[LOG] Total clause minimization time: 0.000101/0 sec (0.000101/0.000101 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007009 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.002837 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001341/0 sec (0.000753/0 sec, 0.00035/0 sec, 0.000238/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000768/0 sec (0.000483/0.000483 sec, 0.000194/0.000194 sec, 9.1e-05/9.1e-05 sec )
[LOG] Total clause minimization time: 8.3e-05/0 sec (8.3e-05/8.3e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003418 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.070339 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.067253/0 sec (0.018503/0 sec, 0.022032/0 sec, 0.009912/0 sec, 0.00654/0 sec, 0.005305/0 sec, 0.003167/0 sec, 0.001794/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.051593/0 sec (0.007147/0.007147 sec, 0.021147/0.021147 sec, 0.009178/0.009178 sec, 0.00585/0.00585 sec, 0.004606/0.004606 sec, 0.002513/0.002513 sec, 0.001152/0.001152 sec )
[LOG] Total clause minimization time: 0.010155/0 sec (0.010155/0.010155 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.071633 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.047591 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04505/0 sec (0.011586/0 sec, 0.018584/0 sec, 0.006857/0 sec, 0.003104/0 sec, 0.002408/0 sec, 0.001419/0 sec, 0.001092/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.034208/0 sec (0.003929/0.003929 sec, 0.01794/0.01794 sec, 0.006294/0.006294 sec, 0.0026/0.0026 sec, 0.001898/0.001898 sec, 0.000943/0.000943 sec, 0.000604/0.000604 sec )
[LOG] Total clause minimization time: 0.006907/0 sec (0.006907/0.006907 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.048624 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.051656 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048951/0 sec (0.011897/0 sec, 0.019387/0 sec, 0.007061/0 sec, 0.003856/0 sec, 0.003106/0 sec, 0.002097/0 sec, 0.001547/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.037875/0 sec (0.004247/0.004247 sec, 0.018707/0.018707 sec, 0.006469/0.006469 sec, 0.003321/0.003321 sec, 0.002576/0.002576 sec, 0.001551/0.001551 sec, 0.001004/0.001004 sec )
[LOG] Total clause minimization time: 0.006851/0 sec (0.006851/0.006851 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.052694 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.039308 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037081/0 sec (0.008392/0 sec, 0.017759/0 sec, 0.005466/0 sec, 0.002298/0 sec, 0.001925/0 sec, 0.000687/0 sec, 0.000554/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.028717/0 sec (0.002387/0.002387 sec, 0.017298/0.017298 sec, 0.005051/0.005051 sec, 0.001918/0.001918 sec, 0.00155/0.00155 sec, 0.000322/0.000322 sec, 0.000191/0.000191 sec )
[LOG] Total clause minimization time: 0.005431/0 sec (0.005431/0.005431 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.040098 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 1.10389 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.08863/1 sec (0.471028/1 sec, 0.328198/0 sec, 0.097568/0 sec, 0.045633/0 sec, 0.029301/0 sec, 0.035049/0 sec, 0.022941/0 sec, 0.018671/0 sec, 0.017518/0 sec, 0.012239/0 sec, 0.010485/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.618028/1 sec (0.056309/0.056309 sec, 0.321574/0.321574 sec, 0.091786/0.091786 sec, 0.040093/0.040093 sec, 0.02377/0.02377 sec, 0.029523/0.029523 sec, 0.017542/0.017542 sec, 0.013145/0.013145 sec, 0.012229/0.012229 sec, 0.006977/0.006977 sec, 0.00508/0.00508 sec )
[LOG] Total clause minimization time: 0.401826/0 sec (0.401826/0.401826 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.10585 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.24 sec (Real time) / 1.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 1.01718 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.0029/1 sec (0.315182/0 sec, 0.402724/0 sec, 0.119599/1 sec, 0.051311/0 sec, 0.025439/0 sec, 0.028816/0 sec, 0.015746/0 sec, 0.013417/0 sec, 0.011419/0 sec, 0.009929/0 sec, 0.009319/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.673021/1 sec (0.038629/0.038629 sec, 0.396644/0.396644 sec, 0.11392/0.11392 sec, 0.045865/0.045865 sec, 0.019884/0.019884 sec, 0.023523/0.023523 sec, 0.010717/0.010717 sec, 0.008215/0.008215 sec, 0.006304/0.006304 sec, 0.004929/0.004929 sec, 0.004391/0.004391 sec )
[LOG] Total clause minimization time: 0.268101/0 sec (0.268101/0.268101 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.01866 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.15 sec (Real time) / 1.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 1.03756 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.02307/1 sec (0.322409/0 sec, 0.409159/1 sec, 0.122063/0 sec, 0.048719/0 sec, 0.02695/0 sec, 0.029865/0 sec, 0.017477/0 sec, 0.013637/0 sec, 0.012299/0 sec, 0.010709/0 sec, 0.009784/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.688684/1 sec (0.041227/0.041227 sec, 0.402933/0.402933 sec, 0.11638/0.11638 sec, 0.04332/0.04332 sec, 0.021601/0.021601 sec, 0.024616/0.024616 sec, 0.01226/0.01226 sec, 0.008591/0.008591 sec, 0.007229/0.007229 sec, 0.005695/0.005695 sec, 0.004832/0.004832 sec )
[LOG] Total clause minimization time: 0.272529/0 sec (0.272529/0.272529 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.039 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.18 sec (Real time) / 1.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.817784 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.804121/1 sec (0.261643/0 sec, 0.309925/1 sec, 0.091495/0 sec, 0.039935/0 sec, 0.02295/0 sec, 0.026819/0 sec, 0.014202/0 sec, 0.010819/0 sec, 0.00951/0 sec, 0.008362/0 sec, 0.008461/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.529207/1 sec (0.033801/0.033801 sec, 0.304063/0.304063 sec, 0.086567/0.086567 sec, 0.035093/0.035093 sec, 0.018203/0.018203 sec, 0.022412/0.022412 sec, 0.00989/0.00989 sec, 0.006339/0.006339 sec, 0.005113/0.005113 sec, 0.003993/0.003993 sec, 0.003733/0.003733 sec )
[LOG] Total clause minimization time: 0.220314/0 sec (0.220314/0.220314 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.818813 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 220.98 sec CPU time.
[LOG] Relation determinization time: 222 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 220.38/221 sec (14.4856/15 sec, 23.9916/24 sec, 104.333/104 sec, 61.9828/62 sec, 2.4435/3 sec, 1.89697/2 sec, 1.52402/1 sec, 1.37674/2 sec, 1.28713/1 sec, 1.25577/1 sec, 1.20885/2 sec, 1.18462/1 sec, 1.12205/1 sec, 1.14916/1 sec, 1.13823/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 205.729/205 sec (2.14143/2.14143 sec, 23.8202/23.8202 sec, 104.169/104.169 sec, 61.8443/61.8443 sec, 2.30974/2.30974 sec, 1.72161/1.72161 sec, 1.3472/1.3472 sec, 1.20141/1.20141 sec, 1.11375/1.11375 sec, 1.07965/1.07965 sec, 1.03253/1.03253 sec, 1.00806/1.00806 sec, 0.993676/0.993676 sec, 0.975192/0.975192 sec, 0.970639/0.970639 sec )
[LOG] Total clause minimization time: 11.3719/12 sec (11.3719/11.3719 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 220.983 sec CPU time.
[LOG] Overall execution time: 222 sec real time.
Synthesis time: 221.42 sec (Real time) / 218.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 174.862 sec CPU time.
[LOG] Relation determinization time: 175 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 174.326/174 sec (12.9019/13 sec, 26.7417/26 sec, 10.7979/10 sec, 59.8606/60 sec, 50.847/51 sec, 1.96321/2 sec, 1.50143/2 sec, 1.36828/1 sec, 1.28111/1 sec, 1.24292/2 sec, 1.19595/1 sec, 1.16553/1 sec, 1.15878/1 sec, 1.14899/2 sec, 1.15059/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 160.746/159 sec (1.7633/1.7633 sec, 26.5677/26.5677 sec, 10.6038/10.6038 sec, 59.6591/59.6591 sec, 50.666/50.666 sec, 1.78974/1.78974 sec, 1.35962/1.35962 sec, 1.19434/1.19434 sec, 1.10691/1.10691 sec, 1.07303/1.07303 sec, 1.02497/1.02497 sec, 0.995061/0.995061 sec, 0.986266/0.986266 sec, 0.977328/0.977328 sec, 0.97863/0.97863 sec )
[LOG] Total clause minimization time: 10.1955/10 sec (10.1955/10.1955 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253376 --> 114688 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.72 --> 13.9744 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 174.865 sec CPU time.
[LOG] Overall execution time: 175 sec real time.
Synthesis time: 175.25 sec (Real time) / 170.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 555.414 sec CPU time.
[LOG] Relation determinization time: 556 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 554.9/555 sec (12.9452/13 sec, 36.8903/37 sec, 367.105/368 sec, 58.6108/58 sec, 66.0259/66 sec, 1.97308/2 sec, 1.55096/2 sec, 1.38321/1 sec, 1.29403/2 sec, 1.25073/1 sec, 1.20424/1 sec, 1.18174/1 sec, 1.16668/1 sec, 1.15887/1 sec, 1.16006/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 541.126/539 sec (1.72527/1.72527 sec, 36.7093/36.7093 sec, 366.883/366.883 sec, 58.412/58.412 sec, 65.8421/65.8421 sec, 1.79226/1.79226 sec, 1.37423/1.37423 sec, 1.20592/1.20592 sec, 1.11785/1.11785 sec, 1.07402/1.07402 sec, 1.02936/1.02936 sec, 1.00435/1.00435 sec, 0.989645/0.989645 sec, 0.982495/0.982495 sec, 0.983857/0.983857 sec )
[LOG] Total clause minimization time: 10.2848/12 sec (10.2848/10.2848 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 555.416 sec CPU time.
[LOG] Overall execution time: 556 sec real time.
Synthesis time: 556.26 sec (Real time) / 551.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 264.586 sec CPU time.
[LOG] Relation determinization time: 266 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 264.07/265 sec (11.3646/12 sec, 24.5999/25 sec, 127.308/127 sec, 85.1426/85 sec, 2.4736/3 sec, 1.85781/2 sec, 1.52456/1 sec, 1.37791/2 sec, 1.29681/1 sec, 1.25141/1 sec, 1.20637/1 sec, 1.17989/2 sec, 1.16773/1 sec, 1.15805/1 sec, 1.16038/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 251.765/254 sec (1.60428/1.60428 sec, 24.4197/24.4197 sec, 127.105/127.105 sec, 84.951/84.951 sec, 2.28934/2.28934 sec, 1.6778/1.6778 sec, 1.34492/1.34492 sec, 1.19845/1.19845 sec, 1.11749/1.11749 sec, 1.07227/1.07227 sec, 1.02781/1.02781 sec, 1.00182/1.00182 sec, 0.9897/0.9897 sec, 0.98118/0.98118 sec, 0.984004/0.984004 sec )
[LOG] Total clause minimization time: 8.86266/10 sec (8.86266/8.86266 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 264.588 sec CPU time.
[LOG] Overall execution time: 266 sec real time.
Synthesis time: 265.10 sec (Real time) / 261.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 2491.79 sec CPU time.
[LOG] Relation determinization time: 2497 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2485.43/2490 sec (128.7/129 sec, 804.539/806 sec, 803.575/805 sec, 295.851/296 sec, 141.408/141 sec, 83.2402/83 sec, 24.6614/25 sec, 23.649/24 sec, 22.1168/23 sec, 21.1452/21 sec, 20.5125/20 sec, 19.9623/20 sec, 19.5323/19 sec, 19.2073/19 sec, 19.1075/20 sec, 19.0678/19 sec, 19.1572/20 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2371.47/2384 sec (25.4535/25.4535 sec, 803.676/803.676 sec, 802.749/802.749 sec, 295.138/295.138 sec, 140.762/140.762 sec, 82.6486/82.6486 sec, 24.0964/24.0964 sec, 22.9365/22.9365 sec, 21.4684/21.4684 sec, 20.4897/20.4897 sec, 19.8647/19.8647 sec, 19.3114/19.3114 sec, 18.8815/18.8815 sec, 18.5716/18.5716 sec, 18.4728/18.4728 sec, 18.4328/18.4328 sec, 18.5196/18.5196 sec )
[LOG] Total clause minimization time: 80.9417/74 sec (80.9417/80.9417 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2491.8 sec CPU time.
[LOG] Overall execution time: 2497 sec real time.
Synthesis time: 2496.96 sec (Real time) / 2445.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 2107.72 sec CPU time.
[LOG] Relation determinization time: 2111 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2101.82/2103 sec (118.353/118 sec, 441.749/443 sec, 833.916/835 sec, 244.534/245 sec, 155.792/156 sec, 88.4794/88 sec, 24.4433/24 sec, 22.8109/23 sec, 21.2919/21 sec, 20.2037/20 sec, 19.4038/19 sec, 19.1966/19 sec, 18.6059/19 sec, 18.4032/19 sec, 18.2574/18 sec, 18.1836/18 sec, 18.1953/18 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1998.65/2000 sec (25.2414/25.2414 sec, 440.888/440.888 sec, 833.056/833.056 sec, 243.972/243.972 sec, 155.183/155.183 sec, 87.9157/87.9157 sec, 23.8946/23.8946 sec, 22.2134/22.2134 sec, 20.6902/20.6902 sec, 19.6135/19.6135 sec, 18.7827/18.7827 sec, 18.4493/18.4493 sec, 18.0205/18.0205 sec, 17.8174/17.8174 sec, 17.683/17.683 sec, 17.6084/17.6084 sec, 17.6229/17.6229 sec )
[LOG] Total clause minimization time: 72.4606/67 sec (72.4606/72.4606 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2107.72 sec CPU time.
[LOG] Overall execution time: 2111 sec real time.
Synthesis time: 2111.69 sec (Real time) / 2068.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9179.52 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9234.00 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9229.31 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9226.16 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 5441.21 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 5400.00 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 4598.67 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 4627.66 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.11 sec (Real time) / 3928.74 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 3813.59 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.003781 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002213/0 sec (0.000598/0 sec, 0.000538/0 sec, 0.000546/0 sec, 0.000531/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0.001532/0 sec (0.000399/0.000399 sec, 0.000374/0.000374 sec, 0.000386/0.000386 sec, 0.000373/0.000373 sec )
[LOG] Total clause minimization time: 0.000114/0 sec (3.2e-05/3.2e-05 sec, 2.9e-05/2.9e-05 sec, 2.8e-05/2.8e-05 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause size reduction: 103 --> 4 (25 --> 1, 26 --> 1, 27 --> 1, 25 --> 1 )
[LOG] Average clause size reduction: 12.875 --> 0.5 (12.5 --> 0.5, 13 --> 0.5, 13.5 --> 0.5, 12.5 --> 0.5 )
[LOG] Overall execution time: 0.004489 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.022574 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.020016/0 sec (0.002567/0 sec, 0.002533/0 sec, 0.002535/0 sec, 0.002498/0 sec, 0.002498/0 sec, 0.002478/0 sec, 0.002499/0 sec, 0.002408/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.015242/0 sec (0.001876/0.001876 sec, 0.001938/0.001938 sec, 0.00194/0.00194 sec, 0.001917/0.001917 sec, 0.001896/0.001896 sec, 0.001883/0.001883 sec, 0.00192/0.00192 sec, 0.001872/0.001872 sec )
[LOG] Total clause minimization time: 0.000882/0 sec (0.000107/0.000107 sec, 0.00011/0.00011 sec, 0.000117/0.000117 sec, 0.000108/0.000108 sec, 0.000134/0.000134 sec, 0.000112/0.000112 sec, 0.000103/0.000103 sec, 9.1e-05/9.1e-05 sec )
[LOG] Total clause size reduction: 1079 --> 8 (137 --> 1, 137 --> 1, 139 --> 1, 132 --> 1, 136 --> 1, 132 --> 1, 132 --> 1, 134 --> 1 )
[LOG] Average clause size reduction: 67.4375 --> 0.5 (68.5 --> 0.5, 68.5 --> 0.5, 69.5 --> 0.5, 66 --> 0.5, 68 --> 0.5, 66 --> 0.5, 66 --> 0.5, 67 --> 0.5 )
[LOG] Overall execution time: 0.023917 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.044127 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.040458/0 sec (0.003953/0 sec, 0.004032/0 sec, 0.004105/0 sec, 0.004142/0 sec, 0.00411/0 sec, 0.00414/0 sec, 0.003961/0 sec, 0.003889/0 sec, 0.003956/0 sec, 0.00417/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.030744/0 sec (0.003004/0.003004 sec, 0.003096/0.003096 sec, 0.003129/0.003129 sec, 0.003134/0.003134 sec, 0.003106/0.003106 sec, 0.003104/0.003104 sec, 0.003025/0.003025 sec, 0.002984/0.002984 sec, 0.003072/0.003072 sec, 0.00309/0.00309 sec )
[LOG] Total clause minimization time: 0.001749/0 sec (0.000145/0.000145 sec, 0.000175/0.000175 sec, 0.000158/0.000158 sec, 0.000179/0.000179 sec, 0.000159/0.000159 sec, 0.000168/0.000168 sec, 0.000163/0.000163 sec, 0.000175/0.000175 sec, 0.000158/0.000158 sec, 0.000269/0.000269 sec )
[LOG] Total clause size reduction: 2289 --> 10 (228 --> 1, 228 --> 1, 228 --> 1, 228 --> 1, 230 --> 1, 227 --> 1, 227 --> 1, 228 --> 1, 232 --> 1, 233 --> 1 )
[LOG] Average clause size reduction: 114.45 --> 0.5 (114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 115 --> 0.5, 113.5 --> 0.5, 113.5 --> 0.5, 114 --> 0.5, 116 --> 0.5, 116.5 --> 0.5 )
[LOG] Overall execution time: 0.04574 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.081337 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.076559/0 sec (0.006256/0 sec, 0.006087/0 sec, 0.006033/0 sec, 0.006398/0 sec, 0.006656/0 sec, 0.00638/0 sec, 0.00657/0 sec, 0.006205/0 sec, 0.006172/0 sec, 0.006613/0 sec, 0.006676/0 sec, 0.006513/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.057954/0 sec (0.004701/0.004701 sec, 0.004643/0.004643 sec, 0.004655/0.004655 sec, 0.004874/0.004874 sec, 0.005065/0.005065 sec, 0.004802/0.004802 sec, 0.004855/0.004855 sec, 0.004736/0.004736 sec, 0.004745/0.004745 sec, 0.004987/0.004987 sec, 0.004962/0.004962 sec, 0.004929/0.004929 sec )
[LOG] Total clause minimization time: 0.003328/0 sec (0.000223/0.000223 sec, 0.000262/0.000262 sec, 0.000239/0.000239 sec, 0.000312/0.000312 sec, 0.000271/0.000271 sec, 0.000224/0.000224 sec, 0.000355/0.000355 sec, 0.000288/0.000288 sec, 0.000227/0.000227 sec, 0.00029/0.00029 sec, 0.000365/0.000365 sec, 0.000272/0.000272 sec )
[LOG] Total clause size reduction: 4046 --> 12 (338 --> 1, 340 --> 1, 342 --> 1, 338 --> 1, 338 --> 1, 335 --> 1, 335 --> 1, 336 --> 1, 338 --> 1, 335 --> 1, 336 --> 1, 335 --> 1 )
[LOG] Average clause size reduction: 168.583 --> 0.5 (169 --> 0.5, 170 --> 0.5, 171 --> 0.5, 169 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 167.5 --> 0.5 )
[LOG] Overall execution time: 0.083714 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.85 sec (Real time) / 0.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.140461 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.133023/0 sec (0.008884/0 sec, 0.009069/0 sec, 0.009471/0 sec, 0.009181/0 sec, 0.009541/0 sec, 0.010684/0 sec, 0.010127/0 sec, 0.009093/0 sec, 0.009212/0 sec, 0.009461/0 sec, 0.009395/0 sec, 0.009212/0 sec, 0.010068/0 sec, 0.009625/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.100564/0 sec (0.006813/0.006813 sec, 0.007055/0.007055 sec, 0.007186/0.007186 sec, 0.007038/0.007038 sec, 0.007102/0.007102 sec, 0.00792/0.00792 sec, 0.00724/0.00724 sec, 0.006999/0.006999 sec, 0.007058/0.007058 sec, 0.007122/0.007122 sec, 0.007068/0.007068 sec, 0.006946/0.006946 sec, 0.007888/0.007888 sec, 0.007129/0.007129 sec )
[LOG] Total clause minimization time: 0.005416/0 sec (0.000305/0.000305 sec, 0.000269/0.000269 sec, 0.00035/0.00035 sec, 0.000302/0.000302 sec, 0.000582/0.000582 sec, 0.000355/0.000355 sec, 0.000549/0.000549 sec, 0.00032/0.00032 sec, 0.000349/0.000349 sec, 0.00036/0.00036 sec, 0.000333/0.000333 sec, 0.000506/0.000506 sec, 0.000339/0.000339 sec, 0.000497/0.000497 sec )
[LOG] Total clause size reduction: 6646 --> 14 (475 --> 1, 475 --> 1, 475 --> 1, 475 --> 1, 477 --> 1, 474 --> 1, 474 --> 1, 475 --> 1, 475 --> 1, 472 --> 1, 472 --> 1, 473 --> 1, 477 --> 1, 477 --> 1 )
[LOG] Average clause size reduction: 237.357 --> 0.5 (237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 238.5 --> 0.5, 237 --> 0.5, 237 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 236 --> 0.5, 236 --> 0.5, 236.5 --> 0.5, 238.5 --> 0.5, 238.5 --> 0.5 )
[LOG] Overall execution time: 0.143637 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.99 sec (Real time) / 2.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.69 sec (Real time) / 7.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.205187 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.196296/1 sec (0.012406/0 sec, 0.012009/0 sec, 0.011757/0 sec, 0.012418/0 sec, 0.012228/0 sec, 0.011786/0 sec, 0.012302/0 sec, 0.012424/0 sec, 0.012166/1 sec, 0.012171/0 sec, 0.01317/0 sec, 0.012259/0 sec, 0.012069/0 sec, 0.012607/0 sec, 0.012641/0 sec, 0.011883/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.149179/1 sec (0.00932/0.00932 sec, 0.009136/0.009136 sec, 0.00914/0.00914 sec, 0.009493/0.009493 sec, 0.009209/0.009209 sec, 0.009139/0.009139 sec, 0.009452/0.009452 sec, 0.009501/0.009501 sec, 0.009057/0.009057 sec, 0.009332/0.009332 sec, 0.009635/0.009635 sec, 0.009355/0.009355 sec, 0.009253/0.009253 sec, 0.00969/0.00969 sec, 0.009522/0.009522 sec, 0.008945/0.008945 sec )
[LOG] Total clause minimization time: 0.008561/0 sec (0.000405/0.000405 sec, 0.000384/0.000384 sec, 0.000397/0.000397 sec, 0.000467/0.000467 sec, 0.000562/0.000562 sec, 0.000409/0.000409 sec, 0.000384/0.000384 sec, 0.000457/0.000457 sec, 0.000852/0.000852 sec, 0.000415/0.000415 sec, 0.001005/0.001005 sec, 0.000656/0.000656 sec, 0.000425/0.000425 sec, 0.000611/0.000611 sec, 0.000561/0.000561 sec, 0.000571/0.000571 sec )
[LOG] Total clause size reduction: 10007 --> 16 (628 --> 1, 628 --> 1, 632 --> 1, 629 --> 1, 627 --> 1, 623 --> 1, 623 --> 1, 624 --> 1, 625 --> 1, 622 --> 1, 622 --> 1, 623 --> 1, 627 --> 1, 624 --> 1, 624 --> 1, 626 --> 1 )
[LOG] Average clause size reduction: 312.719 --> 0.5 (314 --> 0.5, 314 --> 0.5, 316 --> 0.5, 314.5 --> 0.5, 313.5 --> 0.5, 311.5 --> 0.5, 311.5 --> 0.5, 312 --> 0.5, 312.5 --> 0.5, 311 --> 0.5, 311 --> 0.5, 311.5 --> 0.5, 313.5 --> 0.5, 312 --> 0.5, 312 --> 0.5, 313 --> 0.5 )
[LOG] Overall execution time: 0.209313 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.55 sec (Real time) / 18.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.23 sec (Real time) / 55.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.276542 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.268062/0 sec (0.015049/0 sec, 0.014939/0 sec, 0.014617/0 sec, 0.015136/0 sec, 0.014615/0 sec, 0.014545/0 sec, 0.014639/0 sec, 0.014914/0 sec, 0.014601/0 sec, 0.014944/0 sec, 0.014894/0 sec, 0.014792/0 sec, 0.015058/0 sec, 0.014808/0 sec, 0.015473/0 sec, 0.015023/0 sec, 0.014645/0 sec, 0.01537/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.215733/0 sec (0.012001/0.012001 sec, 0.012146/0.012146 sec, 0.01187/0.01187 sec, 0.012333/0.012333 sec, 0.011875/0.011875 sec, 0.011843/0.011843 sec, 0.011886/0.011886 sec, 0.011913/0.011913 sec, 0.011827/0.011827 sec, 0.011953/0.011953 sec, 0.012028/0.012028 sec, 0.011999/0.011999 sec, 0.012177/0.012177 sec, 0.011686/0.011686 sec, 0.012312/0.012312 sec, 0.012247/0.012247 sec, 0.011819/0.011819 sec, 0.011818/0.011818 sec )
[LOG] Total clause minimization time: 0.010768/0 sec (0.000427/0.000427 sec, 0.000465/0.000465 sec, 0.000462/0.000462 sec, 0.000493/0.000493 sec, 0.000471/0.000471 sec, 0.000432/0.000432 sec, 0.00048/0.00048 sec, 0.00073/0.00073 sec, 0.000502/0.000502 sec, 0.000702/0.000702 sec, 0.00059/0.00059 sec, 0.000498/0.000498 sec, 0.000599/0.000599 sec, 0.000843/0.000843 sec, 0.000866/0.000866 sec, 0.000449/0.000449 sec, 0.000496/0.000496 sec, 0.001263/0.001263 sec )
[LOG] Total clause size reduction: 14075 --> 18 (784 --> 1, 783 --> 1, 785 --> 1, 787 --> 1, 779 --> 1, 782 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 790 --> 1, 786 --> 1 )
[LOG] Average clause size reduction: 390.972 --> 0.5 (392 --> 0.5, 391.5 --> 0.5, 392.5 --> 0.5, 393.5 --> 0.5, 389.5 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 395 --> 0.5, 393 --> 0.5 )
[LOG] Overall execution time: 0.280768 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 111.03 sec (Real time) / 108.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1098.32 sec (Real time) / 1096.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.380279 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.368613/0 sec (0.01977/0 sec, 0.01824/0 sec, 0.017828/0 sec, 0.017962/0 sec, 0.018143/0 sec, 0.018076/0 sec, 0.017843/0 sec, 0.018009/0 sec, 0.018624/0 sec, 0.018527/0 sec, 0.018589/0 sec, 0.018607/0 sec, 0.018521/0 sec, 0.018326/0 sec, 0.01889/0 sec, 0.01824/0 sec, 0.018757/0 sec, 0.018055/0 sec, 0.019119/0 sec, 0.018487/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.292686/0 sec (0.014906/0.014906 sec, 0.014599/0.014599 sec, 0.01429/0.01429 sec, 0.014353/0.014353 sec, 0.014629/0.014629 sec, 0.014561/0.014561 sec, 0.014374/0.014374 sec, 0.014484/0.014484 sec, 0.015052/0.015052 sec, 0.014752/0.014752 sec, 0.014928/0.014928 sec, 0.014857/0.014857 sec, 0.01497/0.01497 sec, 0.01461/0.01461 sec, 0.014726/0.014726 sec, 0.013854/0.013854 sec, 0.014277/0.014277 sec, 0.01434/0.01434 sec, 0.015422/0.015422 sec, 0.014702/0.014702 sec )
[LOG] Total clause minimization time: 0.015973/0 sec (0.001168/0.001168 sec, 0.000613/0.000613 sec, 0.000611/0.000611 sec, 0.000708/0.000708 sec, 0.000642/0.000642 sec, 0.000638/0.000638 sec, 0.000542/0.000542 sec, 0.000621/0.000621 sec, 0.000666/0.000666 sec, 0.000681/0.000681 sec, 0.000746/0.000746 sec, 0.000743/0.000743 sec, 0.000618/0.000618 sec, 0.000735/0.000735 sec, 0.001164/0.001164 sec, 0.001399/0.001399 sec, 0.001521/0.001521 sec, 0.000713/0.000713 sec, 0.000676/0.000676 sec, 0.000768/0.000768 sec )
[LOG] Total clause size reduction: 19847 --> 20 (992 --> 1, 992 --> 1, 995 --> 1, 994 --> 1, 1000 --> 1, 996 --> 1, 996 --> 1, 997 --> 1, 996 --> 1, 993 --> 1, 993 --> 1, 994 --> 1, 992 --> 1, 988 --> 1, 988 --> 1, 989 --> 1, 990 --> 1, 987 --> 1, 988 --> 1, 987 --> 1 )
[LOG] Average clause size reduction: 496.175 --> 0.5 (496 --> 0.5, 496 --> 0.5, 497.5 --> 0.5, 497 --> 0.5, 500 --> 0.5, 498 --> 0.5, 498 --> 0.5, 498.5 --> 0.5, 498 --> 0.5, 496.5 --> 0.5, 496.5 --> 0.5, 497 --> 0.5, 496 --> 0.5, 494 --> 0.5, 494 --> 0.5, 494.5 --> 0.5, 495 --> 0.5, 493.5 --> 0.5, 494 --> 0.5, 493.5 --> 0.5 )
[LOG] Overall execution time: 0.386018 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 345.09 sec (Real time) / 338.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3324.41 sec (Real time) / 3318.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 0.506561 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.492559/1 sec (0.022799/0 sec, 0.022332/0 sec, 0.02215/0 sec, 0.021871/0 sec, 0.021827/0 sec, 0.022135/0 sec, 0.021949/0 sec, 0.021917/0 sec, 0.022408/0 sec, 0.023803/0 sec, 0.021872/0 sec, 0.022476/0 sec, 0.022364/0 sec, 0.022172/0 sec, 0.022125/1 sec, 0.022034/0 sec, 0.022248/0 sec, 0.022443/0 sec, 0.023132/0 sec, 0.022706/0 sec, 0.023289/0 sec, 0.022507/0 sec )
[LOG] Nr of iterations: 44 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.39388/1 sec (0.018068/0.018068 sec, 0.017838/0.017838 sec, 0.017586/0.017586 sec, 0.017586/0.017586 sec, 0.017617/0.017617 sec, 0.017845/0.017845 sec, 0.017657/0.017657 sec, 0.017624/0.017624 sec, 0.017999/0.017999 sec, 0.018941/0.018941 sec, 0.017602/0.017602 sec, 0.017662/0.017662 sec, 0.017684/0.017684 sec, 0.01778/0.01778 sec, 0.017727/0.017727 sec, 0.017649/0.017649 sec, 0.017821/0.017821 sec, 0.017609/0.017609 sec, 0.018695/0.018695 sec, 0.018289/0.018289 sec, 0.018529/0.018529 sec, 0.018072/0.018072 sec )
[LOG] Total clause minimization time: 0.018083/0 sec (0.000656/0.000656 sec, 0.000726/0.000726 sec, 0.00087/0.00087 sec, 0.000674/0.000674 sec, 0.000631/0.000631 sec, 0.000686/0.000686 sec, 0.000733/0.000733 sec, 0.000698/0.000698 sec, 0.000876/0.000876 sec, 0.001382/0.001382 sec, 0.000704/0.000704 sec, 0.001212/0.001212 sec, 0.001034/0.001034 sec, 0.000739/0.000739 sec, 0.000684/0.000684 sec, 0.000711/0.000711 sec, 0.000741/0.000741 sec, 0.001081/0.001081 sec, 0.000768/0.000768 sec, 0.000687/0.000687 sec, 0.001067/0.001067 sec, 0.000723/0.000723 sec )
[LOG] Total clause size reduction: 25118 --> 22 (1140 --> 1, 1140 --> 1, 1140 --> 1, 1140 --> 1, 1139 --> 1, 1142 --> 1, 1139 --> 1, 1140 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1143 --> 1, 1140 --> 1, 1140 --> 1, 1141 --> 1, 1146 --> 1, 1144 --> 1 )
[LOG] Average clause size reduction: 570.864 --> 0.5 (570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 569.5 --> 0.5, 571 --> 0.5, 569.5 --> 0.5, 570 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 571.5 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570.5 --> 0.5, 573 --> 0.5, 572 --> 0.5 )
[LOG] Overall execution time: 0.513074 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.94 sec (Real time) / 0.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5725.28 sec (Real time) / 5659.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.01 sec (Real time) / 9975.11 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 0.735836 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.714346/1 sec (0.029728/1 sec, 0.029314/0 sec, 0.028652/0 sec, 0.03033/0 sec, 0.02858/0 sec, 0.02878/0 sec, 0.028681/0 sec, 0.029068/0 sec, 0.029806/0 sec, 0.029409/0 sec, 0.029549/0 sec, 0.028836/0 sec, 0.028784/0 sec, 0.028639/0 sec, 0.028782/0 sec, 0.029989/0 sec, 0.029478/0 sec, 0.03024/0 sec, 0.029775/0 sec, 0.031474/0 sec, 0.032785/0 sec, 0.031295/0 sec, 0.030159/0 sec, 0.032213/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.556349/1 sec (0.022979/0.022979 sec, 0.022911/0.022911 sec, 0.022689/0.022689 sec, 0.024146/0.024146 sec, 0.022696/0.022696 sec, 0.02257/0.02257 sec, 0.022529/0.022529 sec, 0.022418/0.022418 sec, 0.023254/0.023254 sec, 0.023277/0.023277 sec, 0.023296/0.023296 sec, 0.022556/0.022556 sec, 0.022536/0.022536 sec, 0.022561/0.022561 sec, 0.022611/0.022611 sec, 0.022569/0.022569 sec, 0.023225/0.023225 sec, 0.023118/0.023118 sec, 0.022709/0.022709 sec, 0.025054/0.025054 sec, 0.02477/0.02477 sec, 0.024971/0.024971 sec, 0.023505/0.023505 sec, 0.023399/0.023399 sec )
[LOG] Total clause minimization time: 0.030048/0 sec (0.000879/0.000879 sec, 0.000852/0.000852 sec, 0.00082/0.00082 sec, 0.000941/0.000941 sec, 0.000803/0.000803 sec, 0.000879/0.000879 sec, 0.00091/0.00091 sec, 0.001469/0.001469 sec, 0.001244/0.001244 sec, 0.000867/0.000867 sec, 0.000928/0.000928 sec, 0.000941/0.000941 sec, 0.000888/0.000888 sec, 0.000921/0.000921 sec, 0.000917/0.000917 sec, 0.002247/0.002247 sec, 0.001008/0.001008 sec, 0.001744/0.001744 sec, 0.001831/0.001831 sec, 0.000989/0.000989 sec, 0.002736/0.002736 sec, 0.000902/0.000902 sec, 0.001196/0.001196 sec, 0.003136/0.003136 sec )
[LOG] Total clause size reduction: 33953 --> 24 (1415 --> 1, 1415 --> 1, 1415 --> 1, 1418 --> 1, 1411 --> 1, 1415 --> 1, 1411 --> 1, 1412 --> 1, 1423 --> 1, 1419 --> 1, 1419 --> 1, 1420 --> 1, 1419 --> 1, 1416 --> 1, 1416 --> 1, 1417 --> 1, 1413 --> 1, 1410 --> 1, 1410 --> 1, 1411 --> 1, 1414 --> 1, 1411 --> 1, 1411 --> 1, 1412 --> 1 )
[LOG] Average clause size reduction: 707.354 --> 0.5 (707.5 --> 0.5, 707.5 --> 0.5, 707.5 --> 0.5, 709 --> 0.5, 705.5 --> 0.5, 707.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 711.5 --> 0.5, 709.5 --> 0.5, 709.5 --> 0.5, 710 --> 0.5, 709.5 --> 0.5, 708 --> 0.5, 708 --> 0.5, 708.5 --> 0.5, 706.5 --> 0.5, 705 --> 0.5, 705 --> 0.5, 705.5 --> 0.5, 707 --> 0.5, 705.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5 )
[LOG] Overall execution time: 0.744555 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.28 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9901.77 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9978.71 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 0.890618 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.865531/1 sec (0.032597/0 sec, 0.032474/0 sec, 0.03279/0 sec, 0.032042/0 sec, 0.031993/0 sec, 0.032377/0 sec, 0.032117/0 sec, 0.032374/0 sec, 0.033052/0 sec, 0.03289/0 sec, 0.032983/0 sec, 0.033466/0 sec, 0.032841/0 sec, 0.032779/0 sec, 0.033549/0 sec, 0.033763/0 sec, 0.0327/0 sec, 0.03419/0 sec, 0.035149/1 sec, 0.032513/0 sec, 0.033429/0 sec, 0.03478/0 sec, 0.033606/0 sec, 0.034658/0 sec, 0.035289/0 sec, 0.03513/0 sec )
[LOG] Nr of iterations: 52 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.673212/1 sec (0.025347/0.025347 sec, 0.025422/0.025422 sec, 0.025324/0.025324 sec, 0.025232/0.025232 sec, 0.025234/0.025234 sec, 0.025491/0.025491 sec, 0.025187/0.025187 sec, 0.025333/0.025333 sec, 0.026257/0.026257 sec, 0.025542/0.025542 sec, 0.0257/0.0257 sec, 0.025752/0.025752 sec, 0.025633/0.025633 sec, 0.025528/0.025528 sec, 0.025622/0.025622 sec, 0.025835/0.025835 sec, 0.025681/0.025681 sec, 0.026964/0.026964 sec, 0.028151/0.028151 sec, 0.025657/0.025657 sec, 0.025717/0.025717 sec, 0.024993/0.024993 sec, 0.0259/0.0259 sec, 0.027153/0.027153 sec, 0.02707/0.02707 sec, 0.027487/0.027487 sec )
[LOG] Total clause minimization time: 0.035072/0 sec (0.000829/0.000829 sec, 0.000938/0.000938 sec, 0.001391/0.001391 sec, 0.000903/0.000903 sec, 0.000926/0.000926 sec, 0.000972/0.000972 sec, 0.000999/0.000999 sec, 0.00108/0.00108 sec, 0.00097/0.00097 sec, 0.001472/0.001472 sec, 0.001163/0.001163 sec, 0.001472/0.001472 sec, 0.001193/0.001193 sec, 0.001302/0.001302 sec, 0.002038/0.002038 sec, 0.001897/0.001897 sec, 0.000992/0.000992 sec, 0.001046/0.001046 sec, 0.00104/0.00104 sec, 0.000917/0.000917 sec, 0.001687/0.001687 sec, 0.003609/0.003609 sec, 0.00157/0.00157 sec, 0.001491/0.001491 sec, 0.001731/0.001731 sec, 0.001444/0.001444 sec )
[LOG] Total clause size reduction: 40523 --> 26 (1564 --> 1, 1564 --> 1, 1567 --> 1, 1566 --> 1, 1560 --> 1, 1563 --> 1, 1560 --> 1, 1561 --> 1, 1563 --> 1, 1559 --> 1, 1559 --> 1, 1560 --> 1, 1559 --> 1, 1556 --> 1, 1556 --> 1, 1557 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1559 --> 1, 1558 --> 1 )
[LOG] Average clause size reduction: 779.288 --> 0.5 (782 --> 0.5, 782 --> 0.5, 783.5 --> 0.5, 783 --> 0.5, 780 --> 0.5, 781.5 --> 0.5, 780 --> 0.5, 780.5 --> 0.5, 781.5 --> 0.5, 779.5 --> 0.5, 779.5 --> 0.5, 780 --> 0.5, 779.5 --> 0.5, 778 --> 0.5, 778 --> 0.5, 778.5 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 779.5 --> 0.5, 779 --> 0.5 )
[LOG] Overall execution time: 0.900474 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.47 sec (Real time) / 1.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.02 sec (Real time) / 9917.68 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9974.01 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 1.21589 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.18314/1 sec (0.041448/1 sec, 0.042009/0 sec, 0.041059/0 sec, 0.041425/0 sec, 0.042381/0 sec, 0.041054/0 sec, 0.040709/0 sec, 0.041424/0 sec, 0.042991/0 sec, 0.041962/0 sec, 0.041475/0 sec, 0.040952/0 sec, 0.041785/0 sec, 0.041784/0 sec, 0.040702/0 sec, 0.042815/0 sec, 0.043633/0 sec, 0.045013/0 sec, 0.042986/0 sec, 0.041961/0 sec, 0.04274/0 sec, 0.041435/0 sec, 0.04122/0 sec, 0.042031/0 sec, 0.044934/0 sec, 0.041349/0 sec, 0.044624/0 sec, 0.045234/0 sec )
[LOG] Nr of iterations: 56 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.929918/1 sec (0.03232/0.03232 sec, 0.03285/0.03285 sec, 0.032684/0.032684 sec, 0.032777/0.032777 sec, 0.033665/0.033665 sec, 0.032495/0.032495 sec, 0.032207/0.032207 sec, 0.032806/0.032806 sec, 0.034118/0.034118 sec, 0.033282/0.033282 sec, 0.032573/0.032573 sec, 0.032467/0.032467 sec, 0.03311/0.03311 sec, 0.032477/0.032477 sec, 0.032449/0.032449 sec, 0.034222/0.034222 sec, 0.032677/0.032677 sec, 0.035582/0.035582 sec, 0.03313/0.03313 sec, 0.032922/0.032922 sec, 0.033302/0.033302 sec, 0.032156/0.032156 sec, 0.032792/0.032792 sec, 0.032837/0.032837 sec, 0.033819/0.033819 sec, 0.032418/0.032418 sec, 0.035703/0.035703 sec, 0.036078/0.036078 sec )
[LOG] Total clause minimization time: 0.04597/0 sec (0.001071/0.001071 sec, 0.001684/0.001684 sec, 0.001034/0.001034 sec, 0.001246/0.001246 sec, 0.001229/0.001229 sec, 0.001188/0.001188 sec, 0.001159/0.001159 sec, 0.001252/0.001252 sec, 0.001205/0.001205 sec, 0.001242/0.001242 sec, 0.001425/0.001425 sec, 0.001314/0.001314 sec, 0.001216/0.001216 sec, 0.002131/0.002131 sec, 0.001014/0.001014 sec, 0.001247/0.001247 sec, 0.003639/0.003639 sec, 0.001977/0.001977 sec, 0.002367/0.002367 sec, 0.00171/0.00171 sec, 0.001956/0.001956 sec, 0.002028/0.002028 sec, 0.001346/0.001346 sec, 0.001991/0.001991 sec, 0.003813/0.003813 sec, 0.001403/0.001403 sec, 0.00134/0.00134 sec, 0.001743/0.001743 sec )
[LOG] Total clause size reduction: 52981 --> 28 (1896 --> 1, 1896 --> 1, 1899 --> 1, 1898 --> 1, 1890 --> 1, 1893 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1 )
[LOG] Average clause size reduction: 946.089 --> 0.5 (948 --> 0.5, 948 --> 0.5, 949.5 --> 0.5, 949 --> 0.5, 945 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5 )
[LOG] Overall execution time: 1.22801 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.85 sec (Real time) / 1.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.02 sec (Real time) / 9911.44 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9971.64 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 1.48191 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.43618/2 sec (0.047776/1 sec, 0.047341/0 sec, 0.047132/0 sec, 0.046749/0 sec, 0.047009/0 sec, 0.047028/0 sec, 0.046179/0 sec, 0.047047/0 sec, 0.047484/0 sec, 0.047469/0 sec, 0.048254/0 sec, 0.047134/0 sec, 0.048289/0 sec, 0.048857/0 sec, 0.048644/0 sec, 0.049435/0 sec, 0.048585/0 sec, 0.047945/0 sec, 0.047732/0 sec, 0.048285/0 sec, 0.047633/0 sec, 0.046455/1 sec, 0.047556/0 sec, 0.047277/0 sec, 0.0467/0 sec, 0.049061/0 sec, 0.048955/0 sec, 0.053096/0 sec, 0.047183/0 sec, 0.047892/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.09372/1 sec (0.036465/0.036465 sec, 0.036795/0.036795 sec, 0.036484/0.036484 sec, 0.035836/0.035836 sec, 0.036331/0.036331 sec, 0.036414/0.036414 sec, 0.035574/0.035574 sec, 0.036385/0.036385 sec, 0.036729/0.036729 sec, 0.036664/0.036664 sec, 0.036554/0.036554 sec, 0.036035/0.036035 sec, 0.036732/0.036732 sec, 0.035808/0.035808 sec, 0.036797/0.036797 sec, 0.035982/0.035982 sec, 0.035952/0.035952 sec, 0.035743/0.035743 sec, 0.036632/0.036632 sec, 0.037051/0.037051 sec, 0.03601/0.03601 sec, 0.035057/0.035057 sec, 0.035542/0.035542 sec, 0.036658/0.036658 sec, 0.035742/0.035742 sec, 0.036123/0.036123 sec, 0.037504/0.037504 sec, 0.041681/0.041681 sec, 0.035058/0.035058 sec, 0.03738/0.03738 sec )
[LOG] Total clause minimization time: 0.060744/1 sec (0.001234/0.001234 sec, 0.001326/0.001326 sec, 0.001261/0.001261 sec, 0.001392/0.001392 sec, 0.001435/0.001435 sec, 0.001337/0.001337 sec, 0.001272/0.001272 sec, 0.001403/0.001403 sec, 0.001713/0.001713 sec, 0.00169/0.00169 sec, 0.002394/0.002394 sec, 0.001573/0.001573 sec, 0.002301/0.002301 sec, 0.003267/0.003267 sec, 0.002332/0.002332 sec, 0.004143/0.004143 sec, 0.002843/0.002843 sec, 0.002805/0.002805 sec, 0.001647/0.001647 sec, 0.001738/0.001738 sec, 0.002127/0.002127 sec, 0.001696/0.001696 sec, 0.002793/0.002793 sec, 0.001385/0.001385 sec, 0.001796/0.001796 sec, 0.003444/0.003444 sec, 0.002076/0.002076 sec, 0.002092/0.002092 sec, 0.002884/0.002884 sec, 0.001345/0.001345 sec )
[LOG] Total clause size reduction: 61519 --> 30 (2054 --> 1, 2054 --> 1, 2058 --> 1, 2057 --> 1, 2048 --> 1, 2051 --> 1, 2048 --> 1, 2049 --> 1, 2054 --> 1, 2050 --> 1, 2050 --> 1, 2051 --> 1, 2052 --> 1, 2049 --> 1, 2049 --> 1, 2049 --> 1, 2055 --> 1, 2051 --> 1, 2051 --> 1, 2052 --> 1, 2051 --> 1, 2048 --> 1, 2048 --> 1, 2049 --> 1, 2049 --> 1, 2046 --> 1, 2046 --> 1, 2047 --> 1, 2052 --> 1, 2051 --> 1 )
[LOG] Average clause size reduction: 1025.32 --> 0.5 (1027 --> 0.5, 1027 --> 0.5, 1029 --> 0.5, 1028.5 --> 0.5, 1024 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1027 --> 0.5, 1025 --> 0.5, 1025 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1027.5 --> 0.5, 1025.5 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1023 --> 0.5, 1023 --> 0.5, 1023.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5 )
[LOG] Overall execution time: 1.49643 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.23 sec (Real time) / 2.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9910.99 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9971.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 1.74979 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.6951/2 sec (0.052729/0 sec, 0.052073/0 sec, 0.052019/0 sec, 0.052414/0 sec, 0.051514/0 sec, 0.052609/0 sec, 0.052095/0 sec, 0.051583/0 sec, 0.051894/0 sec, 0.052299/0 sec, 0.051713/0 sec, 0.052341/0 sec, 0.052502/1 sec, 0.052118/0 sec, 0.05445/0 sec, 0.052758/0 sec, 0.052827/0 sec, 0.052375/0 sec, 0.0562/0 sec, 0.056414/0 sec, 0.055135/0 sec, 0.05255/0 sec, 0.052704/0 sec, 0.052788/0 sec, 0.053558/0 sec, 0.051224/0 sec, 0.05444/0 sec, 0.052938/0 sec, 0.054219/0 sec, 0.05317/0 sec, 0.053679/0 sec, 0.053768/1 sec )
[LOG] Nr of iterations: 64 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.25943/1 sec (0.039045/0.039045 sec, 0.039073/0.039073 sec, 0.038678/0.038678 sec, 0.039571/0.039571 sec, 0.038673/0.038673 sec, 0.039279/0.039279 sec, 0.039108/0.039108 sec, 0.038581/0.038581 sec, 0.038708/0.038708 sec, 0.03897/0.03897 sec, 0.038636/0.038636 sec, 0.038971/0.038971 sec, 0.039496/0.039496 sec, 0.039114/0.039114 sec, 0.039588/0.039588 sec, 0.039321/0.039321 sec, 0.03916/0.03916 sec, 0.039138/0.039138 sec, 0.041486/0.041486 sec, 0.04006/0.04006 sec, 0.04062/0.04062 sec, 0.03866/0.03866 sec, 0.039273/0.039273 sec, 0.040001/0.040001 sec, 0.040436/0.040436 sec, 0.038464/0.038464 sec, 0.038562/0.038562 sec, 0.039095/0.039095 sec, 0.040807/0.040807 sec, 0.03934/0.03934 sec, 0.039573/0.039573 sec, 0.039939/0.039939 sec )
[LOG] Total clause minimization time: 0.069426/0 sec (0.001397/0.001397 sec, 0.001591/0.001591 sec, 0.001479/0.001479 sec, 0.001698/0.001698 sec, 0.001789/0.001789 sec, 0.001791/0.001791 sec, 0.001638/0.001638 sec, 0.001654/0.001654 sec, 0.001753/0.001753 sec, 0.001698/0.001698 sec, 0.001528/0.001528 sec, 0.001694/0.001694 sec, 0.00177/0.00177 sec, 0.001689/0.001689 sec, 0.003041/0.003041 sec, 0.001658/0.001658 sec, 0.002411/0.002411 sec, 0.00161/0.00161 sec, 0.002947/0.002947 sec, 0.004537/0.004537 sec, 0.003523/0.003523 sec, 0.002164/0.002164 sec, 0.002273/0.002273 sec, 0.001649/0.001649 sec, 0.001935/0.001935 sec, 0.001759/0.001759 sec, 0.004854/0.004854 sec, 0.002667/0.002667 sec, 0.001925/0.001925 sec, 0.002217/0.002217 sec, 0.002814/0.002814 sec, 0.002273/0.002273 sec )
[LOG] Total clause size reduction: 80051 --> 32 (2505 --> 1, 2505 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2505 --> 1, 2507 --> 1, 2504 --> 1, 2504 --> 1, 2505 --> 1, 2505 --> 1, 2501 --> 1, 2501 --> 1, 2501 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2501 --> 1, 2498 --> 1, 2498 --> 1, 2499 --> 1, 2505 --> 1, 2502 --> 1, 2502 --> 1, 2501 --> 1 )
[LOG] Average clause size reduction: 1250.8 --> 0.5 (1252.5 --> 0.5, 1252.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1252.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1250.5 --> 0.5, 1249 --> 0.5, 1249 --> 0.5, 1249.5 --> 0.5, 1252.5 --> 0.5, 1251 --> 0.5, 1251 --> 0.5, 1250.5 --> 0.5 )
[LOG] Overall execution time: 1.76798 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.62 sec (Real time) / 2.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.02 sec (Real time) / 9919.81 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9974.05 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.003843 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002004/0 sec (0.002004/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001572/0 sec (0.001572/0.001572 sec )
[LOG] Total clause minimization time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.004854 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.003137 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001441/0 sec (0.001441/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001013/0 sec (0.001013/0.001013 sec )
[LOG] Total clause minimization time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0.004068 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.007761 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005085/0 sec (0.005085/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003972/0 sec (0.003972/0.003972 sec )
[LOG] Total clause minimization time: 6e-05/0 sec (6e-05/6e-05 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0.009602 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.006859 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004368/0 sec (0.004368/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003247/0 sec (0.003247/0.003247 sec )
[LOG] Total clause minimization time: 5.7e-05/0 sec (5.7e-05/5.7e-05 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0.008828 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.016226 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.012185/0 sec (0.012185/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.009423/0 sec (0.009423/0.009423 sec )
[LOG] Total clause minimization time: 0.000124/0 sec (0.000124/0.000124 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.020453 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.014758 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010776/0 sec (0.010776/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.008148/0 sec (0.008148/0.008148 sec )
[LOG] Total clause minimization time: 0.000128/0 sec (0.000128/0.000128 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.018991 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.039982 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032633/0 sec (0.032633/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.025256/0 sec (0.025256/0.025256 sec )
[LOG] Total clause minimization time: 0.000258/0 sec (0.000258/0.000258 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.051944 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.037173 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029535/0 sec (0.029535/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.022203/0 sec (0.022203/0.022203 sec )
[LOG] Total clause minimization time: 0.000261/0 sec (0.000261/0.000261 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.049212 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.104072 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.088552/0 sec (0.088552/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.069207/0 sec (0.069207/0.069207 sec )
[LOG] Total clause minimization time: 0.0006/0 sec (0.0006/0.0006 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.142003 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.10246 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.084985/0 sec (0.084985/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.064039/0 sec (0.064039/0.064039 sec )
[LOG] Total clause minimization time: 0.000698/0 sec (0.000698/0.000698 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.140378 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.003179 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00125/0 sec (0.000253/0 sec, 0.000198/0 sec, 0.000799/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000651/0 sec (1.5e-05/1.5e-05 sec, 1.3e-05/1.3e-05 sec, 0.000623/0.000623 sec )
[LOG] Total clause minimization time: 1.7e-05/0 sec (0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Average clause size reduction: 9 --> 0 (0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Overall execution time: 0.00416 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.002293 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000744/0 sec (0.000154/0 sec, 0.000127/0 sec, 0.000463/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000355/0 sec (1.2e-05/1.2e-05 sec, 1e-05/1e-05 sec, 0.000333/0.000333 sec )
[LOG] Total clause minimization time: 1.3e-05/0 sec (0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 6.5 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0.003036 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.004976 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003177/0 sec (0.000409/0 sec, 0.000302/0 sec, 0.000295/0 sec, 0.000296/0 sec, 0.001875/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001597/0 sec (1.5e-05/1.5e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 0.001546/0.001546 sec )
[LOG] Total clause minimization time: 2.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0 )
[LOG] Average clause size reduction: 15.8333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0 )
[LOG] Overall execution time: 0.005934 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.003893 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002023/0 sec (0.000323/0 sec, 0.000238/0 sec, 0.000257/0 sec, 0.000232/0 sec, 0.000973/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000772/0 sec (1.5e-05/1.5e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 0.000721/0.000721 sec )
[LOG] Total clause minimization time: 2.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0 )
[LOG] Average clause size reduction: 12 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Overall execution time: 0.00484 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.010589 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.007853/0 sec (0.000827/0 sec, 0.00062/0 sec, 0.000606/0 sec, 0.000602/0 sec, 0.000599/0 sec, 0.000604/0 sec, 0.003995/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003415/0 sec (1.9e-05/1.9e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.7e-05/1.7e-05 sec, 0.003317/0.003317 sec )
[LOG] Total clause minimization time: 5.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.4e-05/5.4e-05 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0 )
[LOG] Average clause size reduction: 26.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0 )
[LOG] Overall execution time: 0.012151 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.007067 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00477/0 sec (0.000605/0 sec, 0.00044/0 sec, 0.000425/0 sec, 0.000425/0 sec, 0.000422/0 sec, 0.000423/0 sec, 0.00203/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001661/0 sec (1.8e-05/1.8e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 0.001573/0.001573 sec )
[LOG] Total clause minimization time: 3.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.8e-05/3.8e-05 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0 )
[LOG] Average clause size reduction: 18.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0 )
[LOG] Overall execution time: 0.00838 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.02222 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018205/0 sec (0.001462/0 sec, 0.001239/0 sec, 0.001258/0 sec, 0.001206/0 sec, 0.001228/0 sec, 0.001235/0 sec, 0.001233/0 sec, 0.001218/0 sec, 0.008126/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00694/0 sec (2.5e-05/2.5e-05 sec, 2.2e-05/2.2e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2.1e-05/2.1e-05 sec, 2.2e-05/2.2e-05 sec, 2.4e-05/2.4e-05 sec, 2.1e-05/2.1e-05 sec, 0.006764/0.006764 sec )
[LOG] Total clause minimization time: 8.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.4e-05/8.4e-05 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0 )
[LOG] Average clause size reduction: 39.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0 )
[LOG] Overall execution time: 0.0247 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.013649 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010495/0 sec (0.000947/0 sec, 0.000816/0 sec, 0.00083/0 sec, 0.000803/0 sec, 0.000831/0 sec, 0.000807/0 sec, 0.000807/0 sec, 0.000837/0 sec, 0.003817/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003108/0 sec (2.1e-05/2.1e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.7e-05/1.7e-05 sec, 0.002965/0.002965 sec )
[LOG] Total clause minimization time: 5.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.9e-05/5.9e-05 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0 )
[LOG] Average clause size reduction: 26.4 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0 )
[LOG] Overall execution time: 0.015751 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.04053 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.034656/0 sec (0.002333/0 sec, 0.002041/0 sec, 0.002052/0 sec, 0.001994/0 sec, 0.0022/0 sec, 0.002128/0 sec, 0.00207/0 sec, 0.002/0 sec, 0.002001/0 sec, 0.002012/0 sec, 0.013825/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.011876/0 sec (4.7e-05/4.7e-05 sec, 3.6e-05/3.6e-05 sec, 3.2e-05/3.2e-05 sec, 3e-05/3e-05 sec, 3.5e-05/3.5e-05 sec, 3.4e-05/3.4e-05 sec, 3e-05/3e-05 sec, 2.9e-05/2.9e-05 sec, 2.7e-05/2.7e-05 sec, 2.8e-05/2.8e-05 sec, 0.011548/0.011548 sec )
[LOG] Total clause minimization time: 0.000128/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000128/0.000128 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0 )
[LOG] Average clause size reduction: 53.9167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0 )
[LOG] Overall execution time: 0.04459 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.023343 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019107/0 sec (0.001547/0 sec, 0.001276/0 sec, 0.001259/0 sec, 0.001313/0 sec, 0.001286/0 sec, 0.001268/0 sec, 0.001281/0 sec, 0.001264/0 sec, 0.00125/0 sec, 0.001319/0 sec, 0.006044/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00493/0 sec (3.2e-05/3.2e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.3e-05/2.3e-05 sec, 2.1e-05/2.1e-05 sec, 2.2e-05/2.2e-05 sec, 2.1e-05/2.1e-05 sec, 1.9e-05/1.9e-05 sec, 2.5e-05/2.5e-05 sec, 0.004694/0.004694 sec )
[LOG] Total clause minimization time: 8.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.5e-05/8.5e-05 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0 )
[LOG] Average clause size reduction: 34.5833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0 )
[LOG] Overall execution time: 0.026101 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.072845 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.063673/0 sec (0.00356/0 sec, 0.003211/0 sec, 0.003219/0 sec, 0.003264/0 sec, 0.003482/0 sec, 0.003319/0 sec, 0.003376/0 sec, 0.003467/0 sec, 0.003527/0 sec, 0.003601/0 sec, 0.003545/0 sec, 0.003603/0 sec, 0.022499/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.019286/0 sec (7e-05/7e-05 sec, 5.3e-05/5.3e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5.5e-05/5.5e-05 sec, 5e-05/5e-05 sec, 5.2e-05/5.2e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 4.7e-05/4.7e-05 sec, 4.6e-05/4.6e-05 sec, 0.018664/0.018664 sec )
[LOG] Total clause minimization time: 0.000184/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000184/0.000184 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0 )
[LOG] Overall execution time: 0.079104 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.03934 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.033039/0 sec (0.002147/0 sec, 0.001809/0 sec, 0.001861/0 sec, 0.001938/0 sec, 0.002077/0 sec, 0.001958/0 sec, 0.002001/0 sec, 0.001959/0 sec, 0.002025/0 sec, 0.001934/0 sec, 0.002137/0 sec, 0.002026/0 sec, 0.009167/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.007511/0 sec (5.3e-05/5.3e-05 sec, 2.8e-05/2.8e-05 sec, 3.4e-05/3.4e-05 sec, 3.8e-05/3.8e-05 sec, 3.9e-05/3.9e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 3.3e-05/3.3e-05 sec, 2.9e-05/2.9e-05 sec, 3.4e-05/3.4e-05 sec, 3e-05/3e-05 sec, 0.007095/0.007095 sec )
[LOG] Total clause minimization time: 0.000119/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000119/0.000119 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0 )
[LOG] Average clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0 )
[LOG] Overall execution time: 0.043385 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.113671 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.100734/0 sec (0.005198/0 sec, 0.00504/0 sec, 0.0049/0 sec, 0.004969/0 sec, 0.005066/0 sec, 0.005097/0 sec, 0.005347/0 sec, 0.005279/0 sec, 0.005412/0 sec, 0.005398/0 sec, 0.005271/0 sec, 0.00531/0 sec, 0.00537/0 sec, 0.005372/0 sec, 0.027705/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.023107/0 sec (8.8e-05/8.8e-05 sec, 7.4e-05/7.4e-05 sec, 7.2e-05/7.2e-05 sec, 7e-05/7e-05 sec, 6.4e-05/6.4e-05 sec, 6.9e-05/6.9e-05 sec, 7e-05/7e-05 sec, 6.9e-05/6.9e-05 sec, 7.1e-05/7.1e-05 sec, 6.4e-05/6.4e-05 sec, 6.2e-05/6.2e-05 sec, 6.4e-05/6.4e-05 sec, 6.7e-05/6.7e-05 sec, 6.9e-05/6.9e-05 sec, 0.022134/0.022134 sec )
[LOG] Total clause minimization time: 0.000246/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000246/0.000246 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0 )
[LOG] Average clause size reduction: 83.4375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0 )
[LOG] Overall execution time: 0.122965 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.070144 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.060808/0 sec (0.003566/0 sec, 0.003161/0 sec, 0.003047/0 sec, 0.003152/0 sec, 0.003288/0 sec, 0.003274/0 sec, 0.00334/0 sec, 0.003381/0 sec, 0.003554/0 sec, 0.003357/0 sec, 0.003212/0 sec, 0.00335/0 sec, 0.003338/0 sec, 0.00337/0 sec, 0.014418/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.011523/0 sec (6.3e-05/6.3e-05 sec, 5.3e-05/5.3e-05 sec, 5.3e-05/5.3e-05 sec, 6e-05/6e-05 sec, 5.8e-05/5.8e-05 sec, 5.4e-05/5.4e-05 sec, 5e-05/5e-05 sec, 5.3e-05/5.3e-05 sec, 6e-05/6e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 5.4e-05/5.4e-05 sec, 5.2e-05/5.2e-05 sec, 0.010763/0.010763 sec )
[LOG] Total clause minimization time: 0.000168/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000168/0.000168 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0 )
[LOG] Average clause size reduction: 51.5625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0 )
[LOG] Overall execution time: 0.076687 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.179179 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15951/0 sec (0.006808/0 sec, 0.006568/0 sec, 0.006866/0 sec, 0.00712/0 sec, 0.007432/0 sec, 0.00765/0 sec, 0.008568/0 sec, 0.008871/0 sec, 0.008595/0 sec, 0.008102/0 sec, 0.007668/0 sec, 0.007853/0 sec, 0.007871/0 sec, 0.007802/0 sec, 0.008095/0 sec, 0.007526/0 sec, 0.036115/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.029347/0 sec (0.000101/0.000101 sec, 9.2e-05/9.2e-05 sec, 9.1e-05/9.1e-05 sec, 9e-05/9e-05 sec, 0.000107/0.000107 sec, 0.000111/0.000111 sec, 0.000109/0.000109 sec, 0.000109/0.000109 sec, 8.4e-05/8.4e-05 sec, 8.5e-05/8.5e-05 sec, 9.6e-05/9.6e-05 sec, 8.6e-05/8.6e-05 sec, 9.1e-05/9.1e-05 sec, 8.2e-05/8.2e-05 sec, 8.7e-05/8.7e-05 sec, 9.2e-05/9.2e-05 sec, 0.027834/0.027834 sec )
[LOG] Total clause minimization time: 0.000315/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000315/0.000315 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0 )
[LOG] Average clause size reduction: 98.6111 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0 )
[LOG] Overall execution time: 0.191753 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.094466 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08283/0 sec (0.003965/0 sec, 0.003683/0 sec, 0.003778/0 sec, 0.003837/0 sec, 0.003982/0 sec, 0.004041/0 sec, 0.004142/0 sec, 0.004091/0 sec, 0.004235/0 sec, 0.004276/0 sec, 0.004285/0 sec, 0.004183/0 sec, 0.004296/0 sec, 0.004041/0 sec, 0.004055/0 sec, 0.004338/0 sec, 0.017602/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.014113/0 sec (6.3e-05/6.3e-05 sec, 6.4e-05/6.4e-05 sec, 6.2e-05/6.2e-05 sec, 6.1e-05/6.1e-05 sec, 6.2e-05/6.2e-05 sec, 6e-05/6e-05 sec, 8.2e-05/8.2e-05 sec, 5.8e-05/5.8e-05 sec, 5.7e-05/5.7e-05 sec, 6.1e-05/6.1e-05 sec, 6e-05/6e-05 sec, 5.9e-05/5.9e-05 sec, 5.5e-05/5.5e-05 sec, 6.5e-05/6.5e-05 sec, 5.8e-05/5.8e-05 sec, 5.8e-05/5.8e-05 sec, 0.013128/0.013128 sec )
[LOG] Total clause minimization time: 0.000196/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000196/0.000196 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0 )
[LOG] Average clause size reduction: 60.2222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0 )
[LOG] Overall execution time: 0.10237 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.257384 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.23113/0 sec (0.009169/0 sec, 0.009/0 sec, 0.008934/0 sec, 0.00944/0 sec, 0.010011/0 sec, 0.009952/0 sec, 0.010222/0 sec, 0.010364/0 sec, 0.010683/0 sec, 0.011871/0 sec, 0.012934/0 sec, 0.010872/0 sec, 0.010797/0 sec, 0.010713/0 sec, 0.010746/0 sec, 0.010502/0 sec, 0.010492/0 sec, 0.010518/0 sec, 0.04391/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.035/0 sec (0.000161/0.000161 sec, 0.000111/0.000111 sec, 0.000111/0.000111 sec, 0.000111/0.000111 sec, 0.000108/0.000108 sec, 0.000104/0.000104 sec, 0.000107/0.000107 sec, 0.000107/0.000107 sec, 0.000104/0.000104 sec, 0.000122/0.000122 sec, 0.000107/0.000107 sec, 0.000105/0.000105 sec, 0.000104/0.000104 sec, 0.000107/0.000107 sec, 9.7e-05/9.7e-05 sec, 9.4e-05/9.4e-05 sec, 9.9e-05/9.9e-05 sec, 0.000101/0.000101 sec, 0.03304/0.03304 sec )
[LOG] Total clause minimization time: 0.000397/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000397/0.000397 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0 )
[LOG] Average clause size reduction: 113.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0 )
[LOG] Overall execution time: 0.274903 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.143151 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.127661/0 sec (0.005316/0 sec, 0.00507/0 sec, 0.005102/0 sec, 0.005318/0 sec, 0.006088/0 sec, 0.006662/0 sec, 0.005894/0 sec, 0.005776/0 sec, 0.005811/0 sec, 0.005924/0 sec, 0.005982/0 sec, 0.005932/0 sec, 0.00596/0 sec, 0.005975/0 sec, 0.00595/0 sec, 0.005887/0 sec, 0.005915/0 sec, 0.00603/0 sec, 0.023069/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.018185/0 sec (7.8e-05/7.8e-05 sec, 8e-05/8e-05 sec, 7.7e-05/7.7e-05 sec, 7.7e-05/7.7e-05 sec, 9e-05/9e-05 sec, 9.5e-05/9.5e-05 sec, 7.5e-05/7.5e-05 sec, 7.4e-05/7.4e-05 sec, 7.2e-05/7.2e-05 sec, 7e-05/7e-05 sec, 7.3e-05/7.3e-05 sec, 7.2e-05/7.2e-05 sec, 6.9e-05/6.9e-05 sec, 7.1e-05/7.1e-05 sec, 6.7e-05/6.7e-05 sec, 7e-05/7e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 0.016839/0.016839 sec )
[LOG] Total clause minimization time: 0.000256/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000256/0.000256 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0 )
[LOG] Average clause size reduction: 68.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0 )
[LOG] Overall execution time: 0.15374 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.4486 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.40115/0 sec (0.014016/0 sec, 0.014365/0 sec, 0.014809/0 sec, 0.015381/0 sec, 0.016032/0 sec, 0.016463/0 sec, 0.016633/0 sec, 0.016512/0 sec, 0.017866/0 sec, 0.01787/0 sec, 0.017277/0 sec, 0.017676/0 sec, 0.018062/0 sec, 0.018012/0 sec, 0.017758/0 sec, 0.017925/0 sec, 0.018131/0 sec, 0.017856/0 sec, 0.017682/0 sec, 0.018052/0 sec, 0.062772/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.047819/0 sec (0.0002/0.0002 sec, 0.000169/0.000169 sec, 0.000177/0.000177 sec, 0.00016/0.00016 sec, 0.000167/0.000167 sec, 0.000193/0.000193 sec, 0.000155/0.000155 sec, 0.000157/0.000157 sec, 0.000192/0.000192 sec, 0.000142/0.000142 sec, 0.000156/0.000156 sec, 0.000159/0.000159 sec, 0.000151/0.000151 sec, 0.000149/0.000149 sec, 0.000153/0.000153 sec, 0.000166/0.000166 sec, 0.000151/0.000151 sec, 0.000158/0.000158 sec, 0.000144/0.000144 sec, 0.000151/0.000151 sec, 0.044569/0.044569 sec )
[LOG] Total clause minimization time: 0.000591/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000591/0.000591 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0 )
[LOG] Average clause size reduction: 129.409 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0 )
[LOG] Overall execution time: 0.474904 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.242502 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.217262/0 sec (0.007686/0 sec, 0.007439/0 sec, 0.007902/0 sec, 0.008175/0 sec, 0.008279/0 sec, 0.00865/0 sec, 0.008867/0 sec, 0.009116/0 sec, 0.009557/0 sec, 0.009495/0 sec, 0.009669/0 sec, 0.009785/0 sec, 0.009707/0 sec, 0.009752/0 sec, 0.009831/0 sec, 0.009821/0 sec, 0.009926/0 sec, 0.009971/0 sec, 0.010057/0 sec, 0.01003/0 sec, 0.033547/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.025649/0 sec (0.000114/0.000114 sec, 0.000152/0.000152 sec, 0.000117/0.000117 sec, 0.000117/0.000117 sec, 0.000119/0.000119 sec, 0.000116/0.000116 sec, 0.000111/0.000111 sec, 0.000115/0.000115 sec, 0.000106/0.000106 sec, 0.000111/0.000111 sec, 0.000116/0.000116 sec, 0.000109/0.000109 sec, 0.000107/0.000107 sec, 0.000111/0.000111 sec, 0.000107/0.000107 sec, 0.000107/0.000107 sec, 0.000106/0.000106 sec, 0.000112/0.000112 sec, 0.000114/0.000114 sec, 0.000105/0.000105 sec, 0.023377/0.023377 sec )
[LOG] Total clause minimization time: 0.000341/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000341/0.000341 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0 )
[LOG] Average clause size reduction: 77.7273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0 )
[LOG] Overall execution time: 0.258427 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.50857 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.458463/1 sec (0.014347/0 sec, 0.014537/0 sec, 0.014793/0 sec, 0.015053/0 sec, 0.016824/0 sec, 0.017181/0 sec, 0.016514/0 sec, 0.019478/0 sec, 0.018612/0 sec, 0.018629/0 sec, 0.018423/0 sec, 0.018186/0 sec, 0.018709/0 sec, 0.018601/0 sec, 0.018316/0 sec, 0.018286/0 sec, 0.018568/0 sec, 0.018388/0 sec, 0.018084/0 sec, 0.021444/0 sec, 0.021812/0 sec, 0.017157/1 sec, 0.066521/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.051271/0 sec (0.000183/0.000183 sec, 0.000157/0.000157 sec, 0.000153/0.000153 sec, 0.000156/0.000156 sec, 0.000155/0.000155 sec, 0.000151/0.000151 sec, 0.000148/0.000148 sec, 0.000158/0.000158 sec, 0.000143/0.000143 sec, 0.000144/0.000144 sec, 0.000135/0.000135 sec, 0.000137/0.000137 sec, 0.000139/0.000139 sec, 0.00014/0.00014 sec, 0.000136/0.000136 sec, 0.000135/0.000135 sec, 0.000142/0.000142 sec, 0.000144/0.000144 sec, 0.000145/0.000145 sec, 0.000163/0.000163 sec, 0.000168/0.000168 sec, 0.000138/0.000138 sec, 0.048001/0.048001 sec )
[LOG] Total clause minimization time: 0.000588/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000588/0.000588 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0 )
[LOG] Average clause size reduction: 144.958 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0 )
[LOG] Overall execution time: 0.538426 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.279732 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.252928/0 sec (0.00815/0 sec, 0.007877/0 sec, 0.00822/0 sec, 0.00867/0 sec, 0.009064/0 sec, 0.009206/0 sec, 0.009368/0 sec, 0.009368/0 sec, 0.009777/0 sec, 0.010349/0 sec, 0.010433/0 sec, 0.010186/0 sec, 0.010295/0 sec, 0.010535/0 sec, 0.010624/0 sec, 0.010914/0 sec, 0.010671/0 sec, 0.010612/0 sec, 0.010293/0 sec, 0.010428/0 sec, 0.010336/0 sec, 0.010217/0 sec, 0.037335/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.028864/0 sec (0.000126/0.000126 sec, 0.000104/0.000104 sec, 0.000103/0.000103 sec, 0.000108/0.000108 sec, 0.000101/0.000101 sec, 0.000104/0.000104 sec, 9.7e-05/9.7e-05 sec, 9.8e-05/9.8e-05 sec, 9.8e-05/9.8e-05 sec, 0.0001/0.0001 sec, 9.6e-05/9.6e-05 sec, 9.7e-05/9.7e-05 sec, 9.8e-05/9.8e-05 sec, 0.0001/0.0001 sec, 9.5e-05/9.5e-05 sec, 9.8e-05/9.8e-05 sec, 9.6e-05/9.6e-05 sec, 9.7e-05/9.7e-05 sec, 9.8e-05/9.8e-05 sec, 9.3e-05/9.3e-05 sec, 0.0001/0.0001 sec, 9.2e-05/9.2e-05 sec, 0.026665/0.026665 sec )
[LOG] Total clause minimization time: 0.000361/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000361/0.000361 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0 )
[LOG] Average clause size reduction: 86.5417 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0 )
[LOG] Overall execution time: 0.298118 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.716932 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.639298/0 sec (0.017137/0 sec, 0.018275/0 sec, 0.018528/0 sec, 0.019859/0 sec, 0.019493/0 sec, 0.022073/0 sec, 0.02072/0 sec, 0.023148/0 sec, 0.022251/0 sec, 0.02262/0 sec, 0.024093/0 sec, 0.023843/0 sec, 0.024316/0 sec, 0.024256/0 sec, 0.024564/0 sec, 0.024232/0 sec, 0.023939/0 sec, 0.023612/0 sec, 0.024285/0 sec, 0.02853/0 sec, 0.028162/0 sec, 0.023833/0 sec, 0.023974/0 sec, 0.024225/0 sec, 0.08933/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.068025/0 sec (0.000206/0.000206 sec, 0.000185/0.000185 sec, 0.000183/0.000183 sec, 0.000183/0.000183 sec, 0.00018/0.00018 sec, 0.000179/0.000179 sec, 0.000195/0.000195 sec, 0.000175/0.000175 sec, 0.00017/0.00017 sec, 0.000175/0.000175 sec, 0.000169/0.000169 sec, 0.000178/0.000178 sec, 0.000181/0.000181 sec, 0.000166/0.000166 sec, 0.000213/0.000213 sec, 0.00017/0.00017 sec, 0.00017/0.00017 sec, 0.000162/0.000162 sec, 0.0002/0.0002 sec, 0.00023/0.00023 sec, 0.000182/0.000182 sec, 0.000178/0.000178 sec, 0.000177/0.000177 sec, 0.000173/0.000173 sec, 0.063645/0.063645 sec )
[LOG] Total clause minimization time: 0.00089/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00089/0.00089 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0 )
[LOG] Average clause size reduction: 160.577 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0 )
[LOG] Overall execution time: 0.755329 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.385748 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.348863/0 sec (0.010521/0 sec, 0.010409/0 sec, 0.01055/0 sec, 0.011182/0 sec, 0.011796/0 sec, 0.01186/0 sec, 0.012099/0 sec, 0.012761/0 sec, 0.012726/0 sec, 0.013133/0 sec, 0.01305/0 sec, 0.013376/0 sec, 0.013729/0 sec, 0.013506/0 sec, 0.013346/0 sec, 0.013297/0 sec, 0.013535/0 sec, 0.013438/0 sec, 0.01314/0 sec, 0.013433/0 sec, 0.013445/0 sec, 0.013581/0 sec, 0.013545/0 sec, 0.013632/0 sec, 0.043773/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03318/0 sec (0.000177/0.000177 sec, 0.000127/0.000127 sec, 0.000126/0.000126 sec, 0.000126/0.000126 sec, 0.000129/0.000129 sec, 0.00013/0.00013 sec, 0.000119/0.000119 sec, 0.000137/0.000137 sec, 0.000119/0.000119 sec, 0.000122/0.000122 sec, 0.00012/0.00012 sec, 0.000123/0.000123 sec, 0.000125/0.000125 sec, 0.000117/0.000117 sec, 0.000116/0.000116 sec, 0.000117/0.000117 sec, 0.000115/0.000115 sec, 0.000124/0.000124 sec, 0.000116/0.000116 sec, 0.000115/0.000115 sec, 0.000123/0.000123 sec, 0.000116/0.000116 sec, 0.000116/0.000116 sec, 0.00012/0.00012 sec, 0.030205/0.030205 sec )
[LOG] Total clause minimization time: 0.000447/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000447/0.000447 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0 )
[LOG] Average clause size reduction: 95.3846 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0 )
[LOG] Overall execution time: 0.409177 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.182582 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 100 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.155217/0 sec (0.022169/0 sec, 0.025359/0 sec, 0.027314/0 sec, 0.030003/0 sec, 0.028263/0 sec, 0.022109/0 sec )
[LOG] Nr of iterations: 40 (8, 16, 6, 2, 6, 2 )
[LOG] Total clause computation time: 0.124698/0 sec (0.017618/0.017618 sec, 0.016863/0.016863 sec, 0.023862/0.023862 sec, 0.022855/0.022855 sec, 0.02267/0.02267 sec, 0.02083/0.02083 sec )
[LOG] Total clause minimization time: 0.023092/0 sec (0.003153/0.003153 sec, 0.007216/0.007216 sec, 0.00225/0.00225 sec, 0.005973/0.005973 sec, 0.004364/0.004364 sec, 0.000136/0.000136 sec )
[LOG] Total clause size reduction: 4121 --> 66 (966 --> 10, 1860 --> 33, 550 --> 12, 108 --> 0, 535 --> 10, 102 --> 1 )
[LOG] Average clause size reduction: 103.025 --> 1.65 (120.75 --> 1.25, 116.25 --> 2.0625, 91.6667 --> 2, 54 --> 0, 89.1667 --> 1.66667, 51 --> 0.5 )
[LOG] Overall execution time: 0.18455 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 266 5 21 1 236
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.524481 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 202 new AND gates.
[LOG] Size before ABC: 230 AND gates.
[LOG] Size after ABC: 202 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.451793/1 sec (0.06427/0 sec, 0.065211/0 sec, 0.0653/0 sec, 0.053466/0 sec, 0.059102/1 sec, 0.092998/0 sec, 0.051446/0 sec )
[LOG] Nr of iterations: 68 (20, 17, 4, 4, 6, 12, 5 )
[LOG] Total clause computation time: 0.319185/0 sec (0.040555/0.040555 sec, 0.04288/0.04288 sec, 0.047335/0.047335 sec, 0.038685/0.038685 sec, 0.042876/0.042876 sec, 0.059362/0.059362 sec, 0.047492/0.047492 sec )
[LOG] Total clause minimization time: 0.117528/0 sec (0.021266/0.021266 sec, 0.019934/0.019934 sec, 0.015933/0.015933 sec, 0.012847/0.012847 sec, 0.014201/0.014201 sec, 0.031398/0.031398 sec, 0.001949/0.001949 sec )
[LOG] Total clause size reduction: 9378 --> 152 (3363 --> 51, 2608 --> 50, 435 --> 4, 402 --> 5, 655 --> 10, 1419 --> 25, 496 --> 7 )
[LOG] Average clause size reduction: 137.912 --> 2.23529 (168.15 --> 2.55, 153.412 --> 2.94118, 108.75 --> 1, 100.5 --> 1.25, 109.167 --> 1.66667, 118.25 --> 2.08333, 99.2 --> 1.4 )
[LOG] Overall execution time: 0.527086 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 408 6 24 1 371
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 4.23041 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 349 new AND gates.
[LOG] Size before ABC: 404 AND gates.
[LOG] Size after ABC: 347 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.05252/4 sec (0.148383/0 sec, 0.151759/0 sec, 0.09295/0 sec, 0.100072/0 sec, 0.092784/0 sec, 0.083279/0 sec, 1.88569/2 sec, 1.43413/2 sec, 0.063476/0 sec )
[LOG] Nr of iterations: 96 (23, 22, 6, 6, 3, 6, 5, 22, 3 )
[LOG] Total clause computation time: 1.92546/2 sec (0.090451/0.090451 sec, 0.085146/0.085146 sec, 0.06196/0.06196 sec, 0.067857/0.067857 sec, 0.058528/0.058528 sec, 0.071873/0.071873 sec, 0.088599/0.088599 sec, 1.34331/1.34331 sec, 0.057734/0.057734 sec )
[LOG] Total clause minimization time: 2.09412/2 sec (0.053424/0.053424 sec, 0.062361/0.062361 sec, 0.027692/0.027692 sec, 0.028845/0.028845 sec, 0.031085/0.031085 sec, 0.00779/0.00779 sec, 1.79387/1.79387 sec, 0.08683/0.08683 sec, 0.002226/0.002226 sec )
[LOG] Total clause size reduction: 15656 --> 288 (4752 --> 92, 4242 --> 93, 895 --> 8, 815 --> 7, 308 --> 3, 735 --> 11, 584 --> 7, 3045 --> 64, 280 --> 3 )
[LOG] Average clause size reduction: 163.083 --> 3 (206.609 --> 4, 192.818 --> 4.22727, 149.167 --> 1.33333, 135.833 --> 1.16667, 102.667 --> 1, 122.5 --> 1.83333, 116.8 --> 1.4, 138.409 --> 2.90909, 93.3333 --> 1 )
[LOG] Overall execution time: 4.23361 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.44 sec (Real time) / 4.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.70 sec (Real time) / 1.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 592 7 27 1 551
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 4.76203 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 463 new AND gates.
[LOG] Size before ABC: 531 AND gates.
[LOG] Size after ABC: 463 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.29241/5 sec (0.42019/1 sec, 0.685323/0 sec, 0.290247/1 sec, 0.265403/0 sec, 0.28047/0 sec, 0.275754/0 sec, 0.310526/1 sec, 0.736159/0 sec, 0.801126/1 sec, 0.227209/1 sec )
[LOG] Nr of iterations: 134 (24, 27, 6, 4, 10, 10, 13, 15, 22, 3 )
[LOG] Total clause computation time: 3.3047/5 sec (0.335932/0.335932 sec, 0.30598/0.30598 sec, 0.229045/0.229045 sec, 0.221757/0.221757 sec, 0.252572/0.252572 sec, 0.209505/0.209505 sec, 0.2501/0.2501 sec, 0.654254/0.654254 sec, 0.627318/0.627318 sec, 0.21824/0.21824 sec )
[LOG] Total clause minimization time: 0.923606/0 sec (0.077069/0.077069 sec, 0.371982/0.371982 sec, 0.055372/0.055372 sec, 0.03797/0.03797 sec, 0.021979/0.021979 sec, 0.060161/0.060161 sec, 0.054133/0.054133 sec, 0.075547/0.075547 sec, 0.166238/0.166238 sec, 0.003155/0.003155 sec )
[LOG] Total clause size reduction: 25599 --> 398 (6049 --> 76, 6422 --> 109, 1065 --> 8, 603 --> 4, 1782 --> 17, 1584 --> 19, 2004 --> 44, 2324 --> 50, 3444 --> 67, 322 --> 4 )
[LOG] Average clause size reduction: 191.037 --> 2.97015 (252.042 --> 3.16667, 237.852 --> 4.03704, 177.5 --> 1.33333, 150.75 --> 1, 178.2 --> 1.7, 158.4 --> 1.9, 154.154 --> 3.38462, 154.933 --> 3.33333, 156.545 --> 3.04545, 107.333 --> 1.33333 )
[LOG] Overall execution time: 4.76661 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.98 sec (Real time) / 4.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.03 sec (Real time) / 2.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 753 8 30 1 705
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 53.1024 sec CPU time.
[LOG] Relation determinization time: 53 sec real time.
[LOG] Final circuit size: 808 new AND gates.
[LOG] Size before ABC: 1037 AND gates.
[LOG] Size after ABC: 807 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 52.2347/52 sec (0.44644/0 sec, 0.456427/1 sec, 0.743877/0 sec, 0.456256/1 sec, 0.836068/1 sec, 1.92145/2 sec, 0.927604/1 sec, 1.09234/1 sec, 2.13277/2 sec, 20.8371/21 sec, 2.78402/3 sec, 19.6003/19 sec )
[LOG] Nr of iterations: 246 (8, 5, 34, 11, 10, 11, 11, 17, 43, 49, 36, 11 )
[LOG] Total clause computation time: 9.49996/9 sec (0.430046/0.430046 sec, 0.436339/0.436339 sec, 0.561473/0.561473 sec, 0.394726/0.394726 sec, 0.378863/0.378863 sec, 1.80832/1.80832 sec, 0.309209/0.309209 sec, 0.387473/0.387473 sec, 1.13751/1.13751 sec, 2.76781/2.76781 sec, 0.451212/0.451212 sec, 0.43698/0.43698 sec )
[LOG] Total clause minimization time: 42.6161/42 sec (0.008054/0.008054 sec, 0.012313/0.012313 sec, 0.171099/0.171099 sec, 0.052271/0.052271 sec, 0.44895/0.44895 sec, 0.102783/0.102783 sec, 0.60994/0.60994 sec, 0.695341/0.695341 sec, 0.982403/0.982403 sec, 18.0554/18.0554 sec, 2.3225/2.3225 sec, 19.1551/19.1551 sec )
[LOG] Total clause size reduction: 48815 --> 868 (2296 --> 12, 1244 --> 12, 8811 --> 124, 2520 --> 22, 2151 --> 15, 2240 --> 21, 2260 --> 18, 3168 --> 74, 7812 --> 208, 8448 --> 239, 6125 --> 96, 1740 --> 27 )
[LOG] Average clause size reduction: 198.435 --> 3.52846 (287 --> 1.5, 248.8 --> 2.4, 259.147 --> 3.64706, 229.091 --> 2, 215.1 --> 1.5, 203.636 --> 1.90909, 205.455 --> 1.63636, 186.353 --> 4.35294, 181.674 --> 4.83721, 172.408 --> 4.87755, 170.139 --> 2.66667, 158.182 --> 2.45455 )
[LOG] Overall execution time: 53.1083 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
Synthesis time: 53.46 sec (Real time) / 52.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.47 sec (Real time) / 4.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1145 9 33 1 1092
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 70.9744 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 1082 new AND gates.
[LOG] Size before ABC: 1332 AND gates.
[LOG] Size after ABC: 1081 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 69.7919/69 sec (0.518242/1 sec, 0.53032/0 sec, 1.08686/2 sec, 1.38668/1 sec, 0.610846/1 sec, 0.638119/0 sec, 1.32054/1 sec, 0.625046/0 sec, 16.4506/17 sec, 2.67854/2 sec, 21.6594/22 sec, 3.24257/3 sec, 19.0442/19 sec )
[LOG] Nr of iterations: 290 (3, 5, 48, 11, 9, 9, 10, 4, 51, 39, 44, 49, 8 )
[LOG] Total clause computation time: 9.51577/8 sec (0.505141/0.505141 sec, 0.510633/0.510633 sec, 0.542607/0.542607 sec, 0.541476/0.541476 sec, 0.489063/0.489063 sec, 0.483366/0.483366 sec, 0.462462/0.462462 sec, 0.531058/0.531058 sec, 1.0582/1.0582 sec, 0.572864/0.572864 sec, 0.983559/0.983559 sec, 1.84805/1.84805 sec, 0.9873/0.9873 sec )
[LOG] Total clause minimization time: 60.1146/61 sec (0.001984/0.001984 sec, 0.010614/0.010614 sec, 0.532282/0.532282 sec, 0.833843/0.833843 sec, 0.111547/0.111547 sec, 0.14466/0.14466 sec, 0.847942/0.847942 sec, 0.08437/0.08437 sec, 15.3747/15.3747 sec, 2.09194/2.09194 sec, 20.6571/20.6571 sec, 1.37755/1.37755 sec, 18.046/18.046 sec )
[LOG] Total clause size reduction: 63986 --> 1170 (742 --> 4, 1400 --> 8, 13771 --> 202, 2830 --> 17, 2152 --> 13, 2040 --> 14, 2178 --> 17, 699 --> 6, 11500 --> 248, 8018 --> 168, 8213 --> 219, 9120 --> 232, 1323 --> 22 )
[LOG] Average clause size reduction: 220.641 --> 4.03448 (247.333 --> 1.33333, 280 --> 1.6, 286.896 --> 4.20833, 257.273 --> 1.54545, 239.111 --> 1.44444, 226.667 --> 1.55556, 217.8 --> 1.7, 174.75 --> 1.5, 225.49 --> 4.86275, 205.59 --> 4.30769, 186.659 --> 4.97727, 186.122 --> 4.73469, 165.375 --> 2.75 )
[LOG] Overall execution time: 70.9816 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
Synthesis time: 71.38 sec (Real time) / 70.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.90 sec (Real time) / 6.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1462 10 35 1 1405
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 48.3616 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 1282 new AND gates.
[LOG] Size before ABC: 1589 AND gates.
[LOG] Size after ABC: 1280 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 46.8159/47 sec (0.706314/1 sec, 0.646854/1 sec, 1.38152/1 sec, 1.21378/1 sec, 1.26707/2 sec, 1.42361/1 sec, 1.22486/1 sec, 0.721715/1 sec, 2.32944/2 sec, 1.43267/2 sec, 3.39485/3 sec, 3.65982/4 sec, 3.68246/4 sec, 23.731/23 sec )
[LOG] Nr of iterations: 353 (2, 2, 36, 12, 14, 17, 11, 5, 49, 12, 47, 71, 64, 11 )
[LOG] Total clause computation time: 12.9442/15 sec (0.691164/0.691164 sec, 0.633846/0.633846 sec, 0.604428/0.604428 sec, 0.567012/0.567012 sec, 1.08841/1.08841 sec, 0.605572/0.605572 sec, 0.532076/0.532076 sec, 0.54252/0.54252 sec, 0.698554/0.698554 sec, 0.632229/0.632229 sec, 1.65946/1.65946 sec, 2.02978/2.02978 sec, 1.20612/1.20612 sec, 1.45303/1.45303 sec )
[LOG] Total clause minimization time: 33.6632/32 sec (0.002906/0.002906 sec, 0.001758/0.001758 sec, 0.76289/0.76289 sec, 0.634101/0.634101 sec, 0.165709/0.165709 sec, 0.806019/0.806019 sec, 0.680346/0.680346 sec, 0.165847/0.165847 sec, 1.61467/1.61467 sec, 0.786007/0.786007 sec, 1.7183/1.7183 sec, 1.60693/1.60693 sec, 2.45467/2.45467 sec, 22.2631/22.2631 sec )
[LOG] Total clause size reduction: 83400 --> 1404 (413 --> 2, 388 --> 1, 11235 --> 116, 3421 --> 21, 3861 --> 33, 4480 --> 40, 2770 --> 15, 1012 --> 6, 12240 --> 229, 2552 --> 16, 11224 --> 237, 14630 --> 354, 13104 --> 306, 2070 --> 28 )
[LOG] Average clause size reduction: 236.261 --> 3.97734 (206.5 --> 1, 194 --> 0.5, 312.083 --> 3.22222, 285.083 --> 1.75, 275.786 --> 2.35714, 263.529 --> 2.35294, 251.818 --> 1.36364, 202.4 --> 1.2, 249.796 --> 4.67347, 212.667 --> 1.33333, 238.809 --> 5.04255, 206.056 --> 4.98592, 204.75 --> 4.78125, 188.182 --> 2.54545 )
[LOG] Overall execution time: 48.3698 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 48.77 sec (Real time) / 47.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.01 sec (Real time) / 9.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1703 11 37 1 1643
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 271.792 sec CPU time.
[LOG] Relation determinization time: 273 sec real time.
[LOG] Final circuit size: 1515 new AND gates.
[LOG] Size before ABC: 1824 AND gates.
[LOG] Size after ABC: 1515 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 266.085/266 sec (1.56229/2 sec, 1.28573/1 sec, 3.9028/4 sec, 3.02168/3 sec, 2.83685/3 sec, 2.82757/2 sec, 2.95524/3 sec, 2.93094/3 sec, 168.467/169 sec, 2.97731/3 sec, 47.1191/47 sec, 2.73201/3 sec, 7.64407/7 sec, 7.75221/8 sec, 8.06953/8 sec )
[LOG] Nr of iterations: 374 (4, 5, 46, 11, 7, 6, 11, 13, 47, 6, 48, 9, 95, 43, 23 )
[LOG] Total clause computation time: 25.2563/25 sec (1.51845/1.51845 sec, 1.22639/1.22639 sec, 1.4882/1.4882 sec, 1.20595/1.20595 sec, 0.999659/0.999659 sec, 0.899385/0.899385 sec, 0.967802/0.967802 sec, 1.05511/1.05511 sec, 2.266/2.266 sec, 1.04273/1.04273 sec, 3.18068/3.18068 sec, 1.04664/1.04664 sec, 4.1772/4.1772 sec, 2.19783/2.19783 sec, 1.98424/1.98424 sec )
[LOG] Total clause minimization time: 240.308/240 sec (0.016326/0.016326 sec, 0.030404/0.030404 sec, 2.37594/2.37594 sec, 1.78319/1.78319 sec, 1.81095/1.81095 sec, 1.89645/1.89645 sec, 1.95843/1.95843 sec, 1.84314/1.84314 sec, 166.165/166.165 sec, 1.90961/1.90961 sec, 43.901/43.901 sec, 1.6516/1.6516 sec, 3.40715/3.40715 sec, 5.50826/5.50826 sec, 6.05007/6.05007 sec )
[LOG] Total clause size reduction: 100006 --> 1605 (1389 --> 6, 1736 --> 11, 16515 --> 193, 3550 --> 21, 2118 --> 8, 1675 --> 7, 3130 --> 20, 3684 --> 20, 13156 --> 239, 1360 --> 7, 12831 --> 226, 1976 --> 15, 21996 --> 578, 9786 --> 180, 5104 --> 74 )
[LOG] Average clause size reduction: 267.396 --> 4.29144 (347.25 --> 1.5, 347.2 --> 2.2, 359.022 --> 4.19565, 322.727 --> 1.90909, 302.571 --> 1.14286, 279.167 --> 1.16667, 284.545 --> 1.81818, 283.385 --> 1.53846, 279.915 --> 5.08511, 226.667 --> 1.16667, 267.312 --> 4.70833, 219.556 --> 1.66667, 231.537 --> 6.08421, 227.581 --> 4.18605, 221.913 --> 3.21739 )
[LOG] Overall execution time: 271.81 sec CPU time.
[LOG] Overall execution time: 273 sec real time.
Synthesis time: 272.37 sec (Real time) / 269.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.99 sec (Real time) / 9.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1988 12 40 1 1921
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 155.173 sec CPU time.
[LOG] Relation determinization time: 156 sec real time.
[LOG] Final circuit size: 1809 new AND gates.
[LOG] Size before ABC: 2234 AND gates.
[LOG] Size after ABC: 1809 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 153.301/154 sec (0.724744/1 sec, 0.761721/1 sec, 1.73573/1 sec, 1.57205/2 sec, 1.45851/2 sec, 1.58857/1 sec, 1.79668/2 sec, 1.54552/1 sec, 3.17507/4 sec, 1.79568/1 sec, 4.17934/5 sec, 2.25523/2 sec, 13.5445/13 sec, 28.3248/29 sec, 33.0949/33 sec, 26.2216/26 sec, 29.5265/30 sec )
[LOG] Nr of iterations: 450 (6, 7, 43, 14, 12, 8, 9, 19, 62, 10, 60, 14, 3, 99, 33, 39, 12 )
[LOG] Total clause computation time: 21.1079/25 sec (0.676266/0.676266 sec, 0.715876/0.715876 sec, 0.686756/0.686756 sec, 0.862963/0.862963 sec, 0.607014/0.607014 sec, 0.707233/0.707233 sec, 0.726717/0.726717 sec, 0.835068/0.835068 sec, 0.928565/0.928565 sec, 0.604605/0.604605 sec, 1.11388/1.11388 sec, 0.675899/0.675899 sec, 0.683108/0.683108 sec, 7.01717/7.01717 sec, 1.45462/1.45462 sec, 1.34752/1.34752 sec, 1.4646/1.4646 sec )
[LOG] Total clause minimization time: 131.87/129 sec (0.033358/0.033358 sec, 0.031634/0.031634 sec, 1.02633/1.02633 sec, 0.692946/0.692946 sec, 0.834482/0.834482 sec, 0.867037/0.867037 sec, 1.05542/1.05542 sec, 0.692987/0.692987 sec, 2.2251/2.2251 sec, 1.17538/1.17538 sec, 3.04041/3.04041 sec, 1.56412/1.56412 sec, 12.8466/12.8466 sec, 21.2716/21.2716 sec, 31.6177/31.6177 sec, 24.8527/24.8527 sec, 28.0421/28.0421 sec )
[LOG] Total clause size reduction: 139971 --> 1980 (2630 --> 10, 2958 --> 12, 17892 --> 168, 5304 --> 19, 4290 --> 18, 2604 --> 10, 2960 --> 14, 6336 --> 34, 24888 --> 293, 2997 --> 15, 18939 --> 402, 3744 --> 19, 536 --> 3, 24108 --> 641, 7840 --> 127, 9272 --> 163, 2673 --> 32 )
[LOG] Average clause size reduction: 311.047 --> 4.4 (438.333 --> 1.66667, 422.571 --> 1.71429, 416.093 --> 3.90698, 378.857 --> 1.35714, 357.5 --> 1.5, 325.5 --> 1.25, 328.889 --> 1.55556, 333.474 --> 1.78947, 401.419 --> 4.72581, 299.7 --> 1.5, 315.65 --> 6.7, 267.429 --> 1.35714, 178.667 --> 1, 243.515 --> 6.47475, 237.576 --> 3.84848, 237.744 --> 4.17949, 222.75 --> 2.66667 )
[LOG] Overall execution time: 155.184 sec CPU time.
[LOG] Overall execution time: 156 sec real time.
Synthesis time: 155.79 sec (Real time) / 152.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.67 sec (Real time) / 23.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2345 13 43 1 2272
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 157.218 sec CPU time.
[LOG] Relation determinization time: 158 sec real time.
[LOG] Final circuit size: 2078 new AND gates.
[LOG] Size before ABC: 2549 AND gates.
[LOG] Size after ABC: 2076 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 154.823/155 sec (0.937577/1 sec, 0.81531/1 sec, 1.69632/2 sec, 1.47785/1 sec, 1.40441/1 sec, 1.70449/2 sec, 1.97728/2 sec, 1.87581/2 sec, 3.79885/4 sec, 1.69602/1 sec, 4.40252/5 sec, 1.94745/2 sec, 10.8779/11 sec, 1.83763/2 sec, 34.885/35 sec, 31.5141/31 sec, 22.5686/23 sec, 29.4064/29 sec )
[LOG] Nr of iterations: 493 (6, 2, 49, 10, 17, 16, 13, 17, 70, 4, 54, 8, 7, 11, 84, 83, 24, 18 )
[LOG] Total clause computation time: 43.7516/42 sec (0.890098/0.890098 sec, 0.775594/0.775594 sec, 0.728607/0.728607 sec, 1.28051/1.28051 sec, 1.25576/1.25576 sec, 0.716487/0.716487 sec, 0.789088/0.789088 sec, 1.61405/1.61405 sec, 1.01115/1.01115 sec, 0.714768/0.714768 sec, 2.66224/2.66224 sec, 0.806975/0.806975 sec, 0.714946/0.714946 sec, 0.797708/0.797708 sec, 1.69027/1.69027 sec, 4.93788/4.93788 sec, 1.52925/1.52925 sec, 20.8362/20.8362 sec )
[LOG] Total clause minimization time: 110.67/112 sec (0.029419/0.029419 sec, 0.023192/0.023192 sec, 0.945305/0.945305 sec, 0.180219/0.180219 sec, 0.130119/0.130119 sec, 0.969866/0.969866 sec, 1.17024/1.17024 sec, 0.243218/0.243218 sec, 2.76235/2.76235 sec, 0.963358/0.963358 sec, 1.70719/1.70719 sec, 1.12174/1.12174 sec, 10.142/10.142 sec, 1.02056/1.02056 sec, 33.1591/33.1591 sec, 26.5391/26.5391 sec, 21.0153/21.0153 sec, 8.54726/8.54726 sec )
[LOG] Total clause size reduction: 157909 --> 2279 (2805 --> 10, 524 --> 1, 21840 --> 201, 3960 --> 22, 6816 --> 42, 6105 --> 26, 4824 --> 25, 6160 --> 32, 25185 --> 374, 1026 --> 6, 18550 --> 381, 2163 --> 14, 1890 --> 11, 2940 --> 19, 21580 --> 511, 21238 --> 487, 5934 --> 63, 4369 --> 54 )
[LOG] Average clause size reduction: 320.302 --> 4.62272 (467.5 --> 1.66667, 262 --> 0.5, 445.714 --> 4.10204, 396 --> 2.2, 400.941 --> 2.47059, 381.562 --> 1.625, 371.077 --> 1.92308, 362.353 --> 1.88235, 359.786 --> 5.34286, 256.5 --> 1.5, 343.519 --> 7.05556, 270.375 --> 1.75, 270 --> 1.57143, 267.273 --> 1.72727, 256.905 --> 6.08333, 255.88 --> 5.86747, 247.25 --> 2.625, 242.722 --> 3 )
[LOG] Overall execution time: 157.23 sec CPU time.
[LOG] Overall execution time: 158 sec real time.
Synthesis time: 157.92 sec (Real time) / 154.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.02 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.89 sec (Real time) / 27.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2647 14 45 1 2572
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 152.487 sec CPU time.
[LOG] Relation determinization time: 153 sec real time.
[LOG] Final circuit size: 1359 new AND gates.
[LOG] Size before ABC: 1540 AND gates.
[LOG] Size after ABC: 1359 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 149.434/149 sec (1.77584/1 sec, 19.7953/20 sec, 0.890863/1 sec, 2.1956/2 sec, 4.31432/5 sec, 16.9854/17 sec, 12.2493/12 sec, 2.7615/3 sec, 2.03968/2 sec, 2.51716/2 sec, 2.20544/2 sec, 2.92111/3 sec, 2.25718/3 sec, 2.80711/2 sec, 14.4264/15 sec, 13.6228/14 sec, 6.37274/6 sec, 13.0291/13 sec, 26.2676/26 sec )
[LOG] Nr of iterations: 310 (6, 3, 4, 54, 53, 6, 7, 15, 11, 11, 11, 10, 5, 15, 11, 14, 39, 17, 18 )
[LOG] Total clause computation time: 50.5238/46 sec (1.31007/1.31007 sec, 19.7673/19.7673 sec, 0.853907/0.853907 sec, 0.830858/0.830858 sec, 1.76169/1.76169 sec, 0.764771/0.764771 sec, 1.01877/1.01877 sec, 1.44862/1.44862 sec, 0.901821/0.901821 sec, 1.08783/1.08783 sec, 0.937697/0.937697 sec, 1.55788/1.55788 sec, 0.889146/0.889146 sec, 1.52531/1.52531 sec, 1.66058/1.66058 sec, 0.936525/0.936525 sec, 4.38876/4.38876 sec, 3.58699/3.58699 sec, 5.29537/5.29537 sec )
[LOG] Total clause minimization time: 98.461/101 sec (0.442936/0.442936 sec, 0.008208/0.008208 sec, 0.016418/0.016418 sec, 1.33858/1.33858 sec, 2.52499/2.52499 sec, 16.1966/16.1966 sec, 11.208/11.208 sec, 1.28641/1.28641 sec, 1.11564/1.11564 sec, 1.4074/1.4074 sec, 1.24452/1.24452 sec, 1.3397/1.3397 sec, 1.34766/1.34766 sec, 1.25979/1.25979 sec, 12.7428/12.7428 sec, 12.6638/12.6638 sec, 1.95435/1.95435 sec, 9.41501/9.41501 sec, 20.9482/20.9482 sec )
[LOG] Total clause size reduction: 120790 --> 1265 (2670 --> 9, 1066 --> 3, 1806 --> 4, 29786 --> 274, 28236 --> 491, 2105 --> 8, 2526 --> 9, 5698 --> 24, 3810 --> 23, 3670 --> 18, 3610 --> 18, 3222 --> 20, 1296 --> 8, 4480 --> 29, 3050 --> 24, 3848 --> 36, 10754 --> 147, 4448 --> 66, 4709 --> 54 )
[LOG] Average clause size reduction: 389.645 --> 4.08065 (445 --> 1.5, 355.333 --> 1, 451.5 --> 1, 551.593 --> 5.07407, 532.755 --> 9.26415, 350.833 --> 1.33333, 360.857 --> 1.28571, 379.867 --> 1.6, 346.364 --> 2.09091, 333.636 --> 1.63636, 328.182 --> 1.63636, 322.2 --> 2, 259.2 --> 1.6, 298.667 --> 1.93333, 277.273 --> 2.18182, 274.857 --> 2.57143, 275.744 --> 3.76923, 261.647 --> 3.88235, 261.611 --> 3 )
[LOG] Overall execution time: 152.501 sec CPU time.
[LOG] Overall execution time: 153 sec real time.
Synthesis time: 153.06 sec (Real time) / 149.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.85 sec (Real time) / 15.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1971 15 47 1 1890
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 134.134 sec CPU time.
[LOG] Relation determinization time: 135 sec real time.
[LOG] Final circuit size: 1532 new AND gates.
[LOG] Size before ABC: 1832 AND gates.
[LOG] Size after ABC: 1532 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 131.831/132 sec (0.725542/1 sec, 0.889166/1 sec, 0.758594/1 sec, 1.26042/1 sec, 2.21316/2 sec, 1.38823/2 sec, 1.43139/1 sec, 1.33097/1 sec, 1.68924/2 sec, 1.54184/2 sec, 12.6213/12 sec, 1.49906/2 sec, 1.64286/1 sec, 1.85277/2 sec, 12.9787/13 sec, 2.00421/2 sec, 4.15829/4 sec, 19.9457/20 sec, 31.343/32 sec, 30.5566/30 sec )
[LOG] Nr of iterations: 421 (8, 3, 5, 46, 28, 12, 12, 6, 11, 10, 22, 18, 16, 9, 12, 13, 90, 55, 29, 16 )
[LOG] Total clause computation time: 46.5645/51 sec (0.68954/0.68954 sec, 0.86654/0.86654 sec, 0.714089/0.714089 sec, 0.710727/0.710727 sec, 0.784038/0.784038 sec, 0.756697/0.756697 sec, 0.684042/0.684042 sec, 0.643237/0.643237 sec, 0.73484/0.73484 sec, 0.828764/0.828764 sec, 0.735116/0.735116 sec, 0.755918/0.755918 sec, 0.816115/0.816115 sec, 0.808972/0.808972 sec, 0.86763/0.86763 sec, 0.818943/0.818943 sec, 1.47165/1.47165 sec, 1.12331/1.12331 sec, 8.3125/8.3125 sec, 23.4418/23.4418 sec )
[LOG] Total clause minimization time: 84.861/81 sec (0.018765/0.018765 sec, 0.007241/0.007241 sec, 0.028392/0.028392 sec, 0.526643/0.526643 sec, 1.40896/1.40896 sec, 0.614604/0.614604 sec, 0.730491/0.730491 sec, 0.671027/0.671027 sec, 0.937091/0.937091 sec, 0.683226/0.683226 sec, 11.8683/11.8683 sec, 0.723971/0.723971 sec, 0.807015/0.807015 sec, 1.02548/1.02548 sec, 12.0888/12.0888 sec, 1.16759/1.16759 sec, 2.65616/2.65616 sec, 18.7983/18.7983 sec, 23.0071/23.0071 sec, 7.09184/7.09184 sec )
[LOG] Total clause size reduction: 153917 --> 1535 (3934 --> 17, 1122 --> 2, 2544 --> 8, 26775 --> 172, 15498 --> 171, 4873 --> 14, 4730 --> 18, 2085 --> 7, 4100 --> 16, 3654 --> 16, 8232 --> 49, 6290 --> 32, 5175 --> 39, 2808 --> 23, 3586 --> 35, 3636 --> 28, 26878 --> 438, 15714 --> 224, 8008 --> 147, 4275 --> 79 )
[LOG] Average clause size reduction: 365.599 --> 3.64608 (491.75 --> 2.125, 374 --> 0.666667, 508.8 --> 1.6, 582.065 --> 3.73913, 553.5 --> 6.10714, 406.083 --> 1.16667, 394.167 --> 1.5, 347.5 --> 1.16667, 372.727 --> 1.45455, 365.4 --> 1.6, 374.182 --> 2.22727, 349.444 --> 1.77778, 323.438 --> 2.4375, 312 --> 2.55556, 298.833 --> 2.91667, 279.692 --> 2.15385, 298.644 --> 4.86667, 285.709 --> 4.07273, 276.138 --> 5.06897, 267.188 --> 4.9375 )
[LOG] Overall execution time: 134.146 sec CPU time.
[LOG] Overall execution time: 135 sec real time.
Synthesis time: 134.67 sec (Real time) / 131.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.43 sec (Real time) / 14.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2178 16 49 1 2093
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 140.898 sec CPU time.
[LOG] Relation determinization time: 141 sec real time.
[LOG] Final circuit size: 1755 new AND gates.
[LOG] Size before ABC: 2112 AND gates.
[LOG] Size after ABC: 1754 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 137.452/138 sec (18.1747/18 sec, 0.879645/1 sec, 0.921158/1 sec, 1.97521/2 sec, 4.49966/5 sec, 2.31692/2 sec, 1.74423/2 sec, 1.97049/2 sec, 1.82113/2 sec, 2.05809/2 sec, 17.9916/18 sec, 12.8251/13 sec, 2.18517/2 sec, 1.95656/2 sec, 2.92676/3 sec, 3.28575/3 sec, 4.33231/4 sec, 5.78565/6 sec, 5.62851/6 sec, 30.1825/30 sec, 13.9906/14 sec )
[LOG] Nr of iterations: 504 (8, 9, 2, 48, 24, 16, 13, 10, 18, 9, 20, 11, 15, 16, 28, 23, 93, 51, 47, 21, 22 )
[LOG] Total clause computation time: 34.6236/35 sec (0.936432/0.936432 sec, 0.805816/0.805816 sec, 0.857552/0.857552 sec, 0.824522/0.824522 sec, 2.04508/2.04508 sec, 0.944207/0.944207 sec, 0.865736/0.865736 sec, 0.940724/0.940724 sec, 0.857963/0.857963 sec, 0.934847/0.934847 sec, 0.95009/0.95009 sec, 1.01843/1.01843 sec, 1.71974/1.71974 sec, 0.92085/0.92085 sec, 1.7723/1.7723 sec, 2.08722/2.08722 sec, 2.53854/2.53854 sec, 2.40236/2.40236 sec, 2.28859/2.28859 sec, 3.832/3.832 sec, 5.08061/5.08061 sec )
[LOG] Total clause minimization time: 102.224/102 sec (17.2113/17.2113 sec, 0.050636/0.050636 sec, 0.038511/0.038511 sec, 1.11914/1.11914 sec, 2.42644/2.42644 sec, 1.34716/1.34716 sec, 0.852549/0.852549 sec, 1.00569/1.00569 sec, 0.938572/0.938572 sec, 1.09917/1.09917 sec, 17.0168/17.0168 sec, 11.7825/11.7825 sec, 0.439683/0.439683 sec, 1.01044/1.01044 sec, 1.12752/1.12752 sec, 1.17092/1.17092 sec, 1.75037/1.75037 sec, 3.34871/3.34871 sec, 3.30424/3.30424 sec, 26.3047/26.3047 sec, 8.87893/8.87893 sec )
[LOG] Total clause size reduction: 195618 --> 1796 (4207 --> 23, 4800 --> 24, 681 --> 1, 29845 --> 187, 14283 --> 179, 7185 --> 36, 5604 --> 22, 4077 --> 17, 7446 --> 27, 3392 --> 19, 7942 --> 39, 4050 --> 22, 5432 --> 27, 5775 --> 37, 9720 --> 63, 7436 --> 54, 30912 --> 436, 16000 --> 194, 14306 --> 202, 6120 --> 104, 6405 --> 83 )
[LOG] Average clause size reduction: 388.131 --> 3.56349 (525.875 --> 2.875, 533.333 --> 2.66667, 340.5 --> 0.5, 621.771 --> 3.89583, 595.125 --> 7.45833, 449.062 --> 2.25, 431.077 --> 1.69231, 407.7 --> 1.7, 413.667 --> 1.5, 376.889 --> 2.11111, 397.1 --> 1.95, 368.182 --> 2, 362.133 --> 1.8, 360.938 --> 2.3125, 347.143 --> 2.25, 323.304 --> 2.34783, 332.387 --> 4.68817, 313.725 --> 3.80392, 304.383 --> 4.29787, 291.429 --> 4.95238, 291.136 --> 3.77273 )
[LOG] Overall execution time: 140.913 sec CPU time.
[LOG] Overall execution time: 141 sec real time.
Synthesis time: 141.48 sec (Real time) / 137.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.22 sec (Real time) / 24.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2445 17 51 1 2357
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 445.872 sec CPU time.
[LOG] Relation determinization time: 447 sec real time.
[LOG] Final circuit size: 2522 new AND gates.
[LOG] Size before ABC: 3074 AND gates.
[LOG] Size after ABC: 2521 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 441.614/442 sec (0.933971/1 sec, 0.931646/1 sec, 0.883445/0 sec, 3.65857/4 sec, 25.1709/25 sec, 2.48371/3 sec, 2.27802/2 sec, 2.21334/2 sec, 1.9578/2 sec, 14.6897/15 sec, 15.2726/15 sec, 17.3491/18 sec, 14.435/14 sec, 23.3138/23 sec, 3.36803/4 sec, 3.36041/3 sec, 9.69294/10 sec, 6.45692/6 sec, 6.69619/7 sec, 21.3224/21 sec, 13.1431/14 sec, 252.003/252 sec )
[LOG] Nr of iterations: 593 (11, 5, 2, 49, 66, 14, 11, 12, 9, 13, 10, 22, 13, 14, 19, 13, 137, 44, 44, 11, 42, 32 )
[LOG] Total clause computation time: 233.588/232 sec (0.787277/0.787277 sec, 0.818935/0.818935 sec, 0.806294/0.806294 sec, 1.67009/1.67009 sec, 2.29731/2.29731 sec, 1.16564/1.16564 sec, 1.09126/1.09126 sec, 1.15255/1.15255 sec, 1.07503/1.07503 sec, 1.05935/1.05935 sec, 1.34743/1.34743 sec, 1.02838/1.02838 sec, 0.984617/0.984617 sec, 1.1337/1.1337 sec, 2.77858/2.77858 sec, 1.22511/1.22511 sec, 4.5438/4.5438 sec, 2.68461/2.68461 sec, 1.38828/1.38828 sec, 1.20106/1.20106 sec, 3.00289/3.00289 sec, 200.346/200.346 sec )
[LOG] Total clause minimization time: 207.272/210 sec (0.116504/0.116504 sec, 0.085578/0.085578 sec, 0.050662/0.050662 sec, 1.95357/1.95357 sec, 22.8337/22.8337 sec, 1.28886/1.28886 sec, 1.15693/1.15693 sec, 1.03132/1.03132 sec, 0.853996/0.853996 sec, 13.6/13.6 sec, 13.8958/13.8958 sec, 16.2905/16.2905 sec, 13.4196/13.4196 sec, 22.1503/22.1503 sec, 0.558905/0.558905 sec, 2.10467/2.10467 sec, 5.09041/5.09041 sec, 3.72938/3.72938 sec, 5.26038/5.26038 sec, 20.0889/20.0889 sec, 10.0966/10.0966 sec, 51.6156/51.6156 sec )
[LOG] Total clause size reduction: 243496 --> 2734 (6360 --> 25, 2540 --> 11, 722 --> 1, 29376 --> 225, 38610 --> 747, 6630 --> 23, 4980 --> 18, 5324 --> 18, 3744 --> 13, 5448 --> 21, 3951 --> 21, 8967 --> 38, 4908 --> 31, 5278 --> 46, 7002 --> 83, 4524 --> 38, 49504 --> 747, 14964 --> 162, 14405 --> 156, 3250 --> 27, 13120 --> 165, 9889 --> 118 )
[LOG] Average clause size reduction: 410.617 --> 4.61046 (578.182 --> 2.27273, 508 --> 2.2, 361 --> 0.5, 599.51 --> 4.59184, 585 --> 11.3182, 473.571 --> 1.64286, 452.727 --> 1.63636, 443.667 --> 1.5, 416 --> 1.44444, 419.077 --> 1.61538, 395.1 --> 2.1, 407.591 --> 1.72727, 377.538 --> 2.38462, 377 --> 3.28571, 368.526 --> 4.36842, 348 --> 2.92308, 361.343 --> 5.45255, 340.091 --> 3.68182, 327.386 --> 3.54545, 295.455 --> 2.45455, 312.381 --> 3.92857, 309.031 --> 3.6875 )
[LOG] Overall execution time: 445.89 sec CPU time.
[LOG] Overall execution time: 447 sec real time.
Synthesis time: 446.97 sec (Real time) / 441.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.23 sec (Real time) / 1.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.77 sec (Real time) / 23.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 3253 18 53 1 3161
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 238.899 sec CPU time.
[LOG] Relation determinization time: 239 sec real time.
[LOG] Final circuit size: 3086 new AND gates.
[LOG] Size before ABC: 3722 AND gates.
[LOG] Size after ABC: 3086 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 234.191/235 sec (21.2026/21 sec, 1.14068/2 sec, 1.04466/1 sec, 4.53431/4 sec, 4.62194/5 sec, 18.5181/18 sec, 2.10675/2 sec, 2.46089/3 sec, 2.43192/2 sec, 2.64717/3 sec, 2.90371/3 sec, 13.8861/14 sec, 2.49107/2 sec, 3.03955/3 sec, 3.71105/4 sec, 2.85192/3 sec, 7.69592/8 sec, 6.90091/7 sec, 10.5556/10 sec, 29.508/30 sec, 25.3957/25 sec, 10.2219/10 sec, 54.3203/55 sec )
[LOG] Nr of iterations: 702 (11, 9, 7, 59, 46, 5, 9, 12, 19, 15, 15, 17, 13, 25, 15, 16, 132, 57, 69, 9, 13, 92, 37 )
[LOG] Total clause computation time: 69.1489/78 sec (21.076/21.076 sec, 1.04291/1.04291 sec, 0.905519/0.905519 sec, 1.97558/1.97558 sec, 3.04224/3.04224 sec, 1.04942/1.04942 sec, 1.00805/1.00805 sec, 1.97676/1.97676 sec, 1.05902/1.05902 sec, 1.55175/1.55175 sec, 0.936979/0.936979 sec, 2.04164/2.04164 sec, 1.16191/1.16191 sec, 2.0445/2.0445 sec, 1.2505/1.2505 sec, 1.46275/1.46275 sec, 3.66081/3.66081 sec, 2.79146/2.79146 sec, 3.76475/3.76475 sec, 2.18826/2.18826 sec, 1.35255/1.35255 sec, 4.03716/4.03716 sec, 7.76845/7.76845 sec )
[LOG] Total clause minimization time: 164.178/157 sec (0.098038/0.098038 sec, 0.060498/0.060498 sec, 0.112289/0.112289 sec, 2.51417/2.51417 sec, 1.54135/1.54135 sec, 17.4397/17.4397 sec, 1.06927/1.06927 sec, 0.454544/0.454544 sec, 1.34216/1.34216 sec, 1.06482/1.06482 sec, 1.93695/1.93695 sec, 11.8133/11.8133 sec, 1.29781/1.29781 sec, 0.962633/0.962633 sec, 2.42619/2.42619 sec, 1.35308/1.35308 sec, 3.96688/3.96688 sec, 4.06592/4.06592 sec, 6.73875/6.73875 sec, 27.287/27.287 sec, 24.0047/24.0047 sec, 6.12134/6.12134 sec, 46.5068/46.5068 sec )
[LOG] Total clause size reduction: 308440 --> 3367 (6800 --> 23, 5432 --> 17, 4632 --> 13, 41992 --> 361, 31590 --> 375, 2164 --> 6, 4216 --> 11, 5753 --> 22, 9324 --> 30, 7056 --> 40, 6706 --> 27, 7472 --> 43, 5508 --> 27, 11184 --> 53, 5838 --> 32, 5925 --> 49, 51483 --> 936, 21112 --> 224, 24752 --> 318, 2792 --> 29, 4200 --> 38, 30485 --> 529, 12024 --> 164 )
[LOG] Average clause size reduction: 439.373 --> 4.7963 (618.182 --> 2.09091, 603.556 --> 1.88889, 661.714 --> 1.85714, 711.729 --> 6.11864, 686.739 --> 8.15217, 432.8 --> 1.2, 468.444 --> 1.22222, 479.417 --> 1.83333, 490.737 --> 1.57895, 470.4 --> 2.66667, 447.067 --> 1.8, 439.529 --> 2.52941, 423.692 --> 2.07692, 447.36 --> 2.12, 389.2 --> 2.13333, 370.312 --> 3.0625, 390.023 --> 7.09091, 370.386 --> 3.92982, 358.725 --> 4.6087, 310.222 --> 3.22222, 323.077 --> 2.92308, 331.359 --> 5.75, 324.973 --> 4.43243 )
[LOG] Overall execution time: 238.917 sec CPU time.
[LOG] Overall execution time: 239 sec real time.
Synthesis time: 239.84 sec (Real time) / 234.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.90 sec (Real time) / 1.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 96.31 sec (Real time) / 96.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 3868 19 55 1 3771
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 253.088 sec CPU time.
[LOG] Relation determinization time: 254 sec real time.
[LOG] Final circuit size: 2380 new AND gates.
[LOG] Size before ABC: 2761 AND gates.
[LOG] Size after ABC: 2379 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 247.778/248 sec (30.3407/30 sec, 2.46236/3 sec, 0.950197/1 sec, 4.92642/5 sec, 4.58762/4 sec, 2.66832/3 sec, 2.072/2 sec, 2.18244/2 sec, 2.55292/3 sec, 3.08153/3 sec, 19.0989/19 sec, 2.64902/3 sec, 2.62008/2 sec, 19.6604/20 sec, 18.5444/18 sec, 2.87337/3 sec, 4.38267/5 sec, 25.199/25 sec, 4.7342/5 sec, 25.7929/26 sec, 3.67273/3 sec, 25.2396/26 sec, 9.73177/9 sec, 27.7548/28 sec )
[LOG] Nr of iterations: 524 (10, 11, 2, 59, 57, 12, 6, 9, 9, 25, 10, 16, 8, 15, 8, 12, 69, 7, 44, 16, 16, 14, 52, 37 )
[LOG] Total clause computation time: 37.233/40 sec (1.32935/1.32935 sec, 1.07366/1.07366 sec, 0.908908/0.908908 sec, 1.42306/1.42306 sec, 1.49863/1.49863 sec, 1.17221/1.17221 sec, 0.945614/0.945614 sec, 0.900109/0.900109 sec, 1.08329/1.08329 sec, 1.23979/1.23979 sec, 1.27756/1.27756 sec, 1.19196/1.19196 sec, 1.14343/1.14343 sec, 1.0801/1.0801 sec, 1.20126/1.20126 sec, 1.12406/1.12406 sec, 2.99814/2.99814 sec, 1.22232/1.22232 sec, 1.22244/1.22244 sec, 1.27492/1.27492 sec, 1.19596/1.19596 sec, 1.37577/1.37577 sec, 3.3582/3.3582 sec, 5.99228/5.99228 sec )
[LOG] Total clause minimization time: 209.607/207 sec (28.9792/28.9792 sec, 1.35659/1.35659 sec, 0.009387/0.009387 sec, 3.45755/3.45755 sec, 3.03797/3.03797 sec, 1.45965/1.45965 sec, 1.08538/1.08538 sec, 1.24905/1.24905 sec, 1.43487/1.43487 sec, 1.80348/1.80348 sec, 17.7794/17.7794 sec, 1.42072/1.42072 sec, 1.44346/1.44346 sec, 18.545/18.545 sec, 17.3073/17.3073 sec, 1.71523/1.71523 sec, 1.33515/1.33515 sec, 23.9424/23.9424 sec, 3.46776/3.46776 sec, 24.4735/24.4735 sec, 2.43973/2.43973 sec, 23.8278/23.8278 sec, 6.31978/6.31978 sec, 21.7171/21.7171 sec )
[LOG] Total clause size reduction: 262660 --> 2376 (6543 --> 14, 7260 --> 22, 825 --> 1, 44718 --> 310, 42224 --> 711, 6457 --> 15, 2875 --> 7, 4480 --> 10, 4360 --> 18, 12960 --> 82, 4635 --> 14, 7680 --> 33, 3465 --> 18, 6734 --> 32, 3192 --> 20, 5082 --> 19, 30056 --> 400, 2550 --> 15, 18060 --> 147, 6075 --> 51, 6000 --> 36, 4797 --> 32, 18564 --> 227, 13068 --> 142 )
[LOG] Average clause size reduction: 501.26 --> 4.53435 (654.3 --> 1.4, 660 --> 2, 412.5 --> 0.5, 757.932 --> 5.25424, 740.772 --> 12.4737, 538.083 --> 1.25, 479.167 --> 1.16667, 497.778 --> 1.11111, 484.444 --> 2, 518.4 --> 3.28, 463.5 --> 1.4, 480 --> 2.0625, 433.125 --> 2.25, 448.933 --> 2.13333, 399 --> 2.5, 423.5 --> 1.58333, 435.594 --> 5.7971, 364.286 --> 2.14286, 410.455 --> 3.34091, 379.688 --> 3.1875, 375 --> 2.25, 342.643 --> 2.28571, 357 --> 4.36538, 353.189 --> 3.83784 )
[LOG] Overall execution time: 253.109 sec CPU time.
[LOG] Overall execution time: 254 sec real time.
Synthesis time: 253.93 sec (Real time) / 250.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.13 sec (Real time) / 1.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 38.52 sec (Real time) / 38.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 3214 20 58 1 3113
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.15643 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 139 new AND gates.
[LOG] Size before ABC: 167 AND gates.
[LOG] Size after ABC: 138 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.136419/0 sec (0.02362/0 sec, 0.022906/0 sec, 0.028056/0 sec, 0.008373/0 sec, 0.028793/0 sec, 0.024671/0 sec )
[LOG] Nr of iterations: 52 (17, 12, 6, 2, 8, 7 )
[LOG] Total clause computation time: 0.103789/0 sec (0.014572/0.014572 sec, 0.01645/0.01645 sec, 0.021802/0.021802 sec, 0.007355/0.007355 sec, 0.022715/0.022715 sec, 0.020895/0.020895 sec )
[LOG] Total clause minimization time: 0.026348/0 sec (0.007913/0.007913 sec, 0.005411/0.005411 sec, 0.005256/0.005256 sec, 3.7e-05/3.7e-05 sec, 0.005006/0.005006 sec, 0.002725/0.002725 sec )
[LOG] Total clause size reduction: 5679 --> 104 (2176 --> 38, 1408 --> 25, 555 --> 15, 166 --> 0, 756 --> 14, 618 --> 12 )
[LOG] Average clause size reduction: 109.212 --> 2 (128 --> 2.23529, 117.333 --> 2.08333, 92.5 --> 2.5, 83 --> 0, 94.5 --> 1.75, 88.2857 --> 1.71429 )
[LOG] Overall execution time: 0.158058 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 313 5 23 1 280
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.359226 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 216 new AND gates.
[LOG] Size before ABC: 243 AND gates.
[LOG] Size after ABC: 216 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.322632/0 sec (0.036983/0 sec, 0.039855/0 sec, 0.057693/0 sec, 0.040413/0 sec, 0.044026/0 sec, 0.055739/0 sec, 0.047923/0 sec )
[LOG] Nr of iterations: 68 (19, 18, 6, 6, 7, 9, 3 )
[LOG] Total clause computation time: 0.243788/0 sec (0.020133/0.020133 sec, 0.02344/0.02344 sec, 0.048146/0.048146 sec, 0.028629/0.028629 sec, 0.038074/0.038074 sec, 0.040662/0.040662 sec, 0.044704/0.044704 sec )
[LOG] Total clause minimization time: 0.068749/0 sec (0.015294/0.015294 sec, 0.014919/0.014919 sec, 0.008252/0.008252 sec, 0.010436/0.010436 sec, 0.004544/0.004544 sec, 0.013608/0.013608 sec, 0.001696/0.001696 sec )
[LOG] Total clause size reduction: 9333 --> 162 (3114 --> 53, 2805 --> 53, 720 --> 10, 660 --> 17, 774 --> 8, 1016 --> 18, 244 --> 3 )
[LOG] Average clause size reduction: 137.25 --> 2.38235 (163.895 --> 2.78947, 155.833 --> 2.94444, 120 --> 1.66667, 110 --> 2.83333, 110.571 --> 1.14286, 112.889 --> 2, 81.3333 --> 1 )
[LOG] Overall execution time: 0.361126 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 429 6 26 1 390
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.15558 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 345 new AND gates.
[LOG] Size before ABC: 419 AND gates.
[LOG] Size after ABC: 345 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.08173/1 sec (0.069745/0 sec, 0.07216/0 sec, 0.099107/0 sec, 0.056322/0 sec, 0.080082/0 sec, 0.057388/1 sec, 0.348117/0 sec, 0.250704/0 sec, 0.048101/0 sec )
[LOG] Nr of iterations: 102 (24, 23, 12, 6, 6, 7, 7, 12, 5 )
[LOG] Total clause computation time: 0.587311/0 sec (0.032927/0.032927 sec, 0.042229/0.042229 sec, 0.061745/0.061745 sec, 0.035898/0.035898 sec, 0.053061/0.053061 sec, 0.041727/0.041727 sec, 0.056112/0.056112 sec, 0.221957/0.221957 sec, 0.041655/0.041655 sec )
[LOG] Total clause minimization time: 0.475585/1 sec (0.03444/0.03444 sec, 0.027611/0.027611 sec, 0.035355/0.035355 sec, 0.018509/0.018509 sec, 0.025167/0.025167 sec, 0.013652/0.013652 sec, 0.289956/0.289956 sec, 0.026454/0.026454 sec, 0.004441/0.004441 sec )
[LOG] Total clause size reduction: 16949 --> 312 (4922 --> 103, 4532 --> 88, 1958 --> 31, 810 --> 9, 820 --> 11, 918 --> 15, 864 --> 17, 1573 --> 28, 552 --> 10 )
[LOG] Average clause size reduction: 166.167 --> 3.05882 (205.083 --> 4.29167, 197.043 --> 3.82609, 163.167 --> 2.58333, 135 --> 1.5, 136.667 --> 1.83333, 131.143 --> 2.14286, 123.429 --> 2.42857, 131.083 --> 2.33333, 110.4 --> 2 )
[LOG] Overall execution time: 1.15812 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.33 sec (Real time) / 1.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 599 7 30 1 553
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.54845 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 575 new AND gates.
[LOG] Size before ABC: 716 AND gates.
[LOG] Size after ABC: 574 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.45949/1 sec (0.029492/0 sec, 0.027166/0 sec, 0.10511/0 sec, 0.043036/0 sec, 0.051775/0 sec, 0.047133/0 sec, 0.308498/0 sec, 0.378219/1 sec, 0.174289/0 sec, 0.29477/0 sec )
[LOG] Nr of iterations: 177 (2, 7, 37, 7, 10, 8, 23, 27, 31, 25 )
[LOG] Total clause computation time: 0.601919/0 sec (0.0273/0.0273 sec, 0.022858/0.022858 sec, 0.037306/0.037306 sec, 0.032948/0.032948 sec, 0.0347/0.0347 sec, 0.034469/0.034469 sec, 0.054248/0.054248 sec, 0.065653/0.065653 sec, 0.081433/0.081433 sec, 0.211004/0.211004 sec )
[LOG] Total clause minimization time: 0.832874/1 sec (0.000254/0.000254 sec, 0.002494/0.002494 sec, 0.064962/0.064962 sec, 0.008002/0.008002 sec, 0.014957/0.014957 sec, 0.010566/0.010566 sec, 0.251621/0.251621 sec, 0.309794/0.309794 sec, 0.089454/0.089454 sec, 0.08077/0.08077 sec )
[LOG] Total clause size reduction: 31208 --> 591 (286 --> 1, 1638 --> 12, 8028 --> 188, 1272 --> 10, 1782 --> 18, 1316 --> 10, 3960 --> 76, 4472 --> 102, 4710 --> 110, 3744 --> 64 )
[LOG] Average clause size reduction: 176.316 --> 3.33898 (143 --> 0.5, 234 --> 1.71429, 216.973 --> 5.08108, 181.714 --> 1.42857, 178.2 --> 1.8, 164.5 --> 1.25, 172.174 --> 3.30435, 165.63 --> 3.77778, 151.935 --> 3.54839, 149.76 --> 2.56 )
[LOG] Overall execution time: 1.55115 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.76 sec (Real time) / 1.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.15 sec (Real time) / 3.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 870 8 33 1 820
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 10.5252 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 1112 new AND gates.
[LOG] Size before ABC: 1425 AND gates.
[LOG] Size after ABC: 1111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.3825/11 sec (0.043647/0 sec, 0.046034/0 sec, 0.095867/1 sec, 0.080351/0 sec, 0.066357/0 sec, 0.064749/0 sec, 0.084427/0 sec, 0.387164/0 sec, 0.422914/1 sec, 1.68777/1 sec, 3.71862/4 sec, 3.68457/4 sec )
[LOG] Nr of iterations: 287 (2, 8, 24, 15, 13, 10, 11, 27, 39, 82, 41, 15 )
[LOG] Total clause computation time: 1.40201/1 sec (0.04077/0.04077 sec, 0.039642/0.039642 sec, 0.046751/0.046751 sec, 0.048088/0.048088 sec, 0.042928/0.042928 sec, 0.042754/0.042754 sec, 0.045371/0.045371 sec, 0.302545/0.302545 sec, 0.312636/0.312636 sec, 0.154942/0.154942 sec, 0.12295/0.12295 sec, 0.202636/0.202636 sec )
[LOG] Total clause minimization time: 8.93923/10 sec (0.00029/0.00029 sec, 0.003941/0.003941 sec, 0.046169/0.046169 sec, 0.029588/0.029588 sec, 0.020735/0.020735 sec, 0.019336/0.019336 sec, 0.03614/0.03614 sec, 0.08124/0.08124 sec, 0.10635/0.10635 sec, 1.52647/1.52647 sec, 3.59101/3.59101 sec, 3.47796/3.47796 sec )
[LOG] Total clause size reduction: 56643 --> 1269 (330 --> 1, 2191 --> 16, 6026 --> 76, 3458 --> 45, 2808 --> 19, 1971 --> 16, 2220 --> 16, 5954 --> 127, 8398 --> 183, 14013 --> 582, 6880 --> 157, 2394 --> 31 )
[LOG] Average clause size reduction: 197.362 --> 4.4216 (165 --> 0.5, 273.875 --> 2, 251.083 --> 3.16667, 230.533 --> 3, 216 --> 1.46154, 197.1 --> 1.6, 201.818 --> 1.45455, 220.519 --> 4.7037, 215.333 --> 4.69231, 170.89 --> 7.09756, 167.805 --> 3.82927, 159.6 --> 2.06667 )
[LOG] Overall execution time: 10.5284 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.83 sec (Real time) / 10.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.41 sec (Real time) / 5.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1451 9 37 1 1394
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 13.265 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 1594 new AND gates.
[LOG] Size before ABC: 2002 AND gates.
[LOG] Size after ABC: 1592 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.0202/13 sec (0.067903/0 sec, 0.082689/0 sec, 0.287871/1 sec, 0.11469/0 sec, 0.123548/0 sec, 0.130289/0 sec, 0.152192/0 sec, 0.28012/0 sec, 0.801293/1 sec, 0.597168/1 sec, 1.59323/1 sec, 1.33496/2 sec, 7.45423/7 sec )
[LOG] Nr of iterations: 378 (2, 2, 60, 14, 14, 14, 15, 11, 31, 31, 75, 98, 11 )
[LOG] Total clause computation time: 1.95622/1 sec (0.062962/0.062962 sec, 0.079114/0.079114 sec, 0.086781/0.086781 sec, 0.074532/0.074532 sec, 0.072429/0.072429 sec, 0.087043/0.087043 sec, 0.099881/0.099881 sec, 0.2375/0.2375 sec, 0.115215/0.115215 sec, 0.126664/0.126664 sec, 0.205044/0.205044 sec, 0.407794/0.407794 sec, 0.301266/0.301266 sec )
[LOG] Total clause minimization time: 10.9952/12 sec (0.001175/0.001175 sec, 0.000308/0.000308 sec, 0.195344/0.195344 sec, 0.036258/0.036258 sec, 0.047097/0.047097 sec, 0.03909/0.03909 sec, 0.048041/0.048041 sec, 0.038512/0.038512 sec, 0.681139/0.681139 sec, 0.465068/0.465068 sec, 1.37969/1.37969 sec, 0.91625/0.91625 sec, 7.14724/7.14724 sec )
[LOG] Total clause size reduction: 79993 --> 1845 (375 --> 1, 354 --> 1, 16815 --> 337, 3575 --> 41, 3406 --> 41, 3237 --> 24, 3290 --> 30, 2250 --> 18, 6510 --> 119, 6270 --> 161, 13912 --> 480, 18139 --> 562, 1860 --> 30 )
[LOG] Average clause size reduction: 211.622 --> 4.88095 (187.5 --> 0.5, 177 --> 0.5, 280.25 --> 5.61667, 255.357 --> 2.92857, 243.286 --> 2.92857, 231.214 --> 1.71429, 219.333 --> 2, 204.545 --> 1.63636, 210 --> 3.83871, 202.258 --> 5.19355, 185.493 --> 6.4, 185.092 --> 5.73469, 169.091 --> 2.72727 )
[LOG] Overall execution time: 13.2691 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.64 sec (Real time) / 13.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.42 sec (Real time) / 7.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1977 10 40 1 1916
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 12.743 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1975 AND gates.
[LOG] Size after ABC: 1555 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 12.507/12 sec (0.074794/0 sec, 0.066785/0 sec, 0.163643/0 sec, 0.075215/0 sec, 0.089945/0 sec, 0.089984/0 sec, 0.111058/0 sec, 0.118015/1 sec, 0.487157/0 sec, 0.651565/1 sec, 0.425393/0 sec, 1.40222/1 sec, 1.5103/2 sec, 7.24088/7 sec )
[LOG] Nr of iterations: 374 (2, 11, 27, 5, 13, 13, 15, 14, 30, 14, 22, 74, 107, 27 )
[LOG] Total clause computation time: 2.2324/1 sec (0.070572/0.070572 sec, 0.056979/0.056979 sec, 0.066679/0.066679 sec, 0.050698/0.050698 sec, 0.059206/0.059206 sec, 0.054138/0.054138 sec, 0.057934/0.057934 sec, 0.06586/0.06586 sec, 0.347648/0.347648 sec, 0.106739/0.106739 sec, 0.318943/0.318943 sec, 0.143217/0.143217 sec, 0.275169/0.275169 sec, 0.558621/0.558621 sec )
[LOG] Total clause minimization time: 10.2041/11 sec (0.000361/0.000361 sec, 0.006193/0.006193 sec, 0.092717/0.092717 sec, 0.020885/0.020885 sec, 0.026777/0.026777 sec, 0.031959/0.031959 sec, 0.049062/0.049062 sec, 0.04825/0.04825 sec, 0.135049/0.135049 sec, 0.540637/0.540637 sec, 0.102088/0.102088 sec, 1.25079/1.25079 sec, 1.22401/1.22401 sec, 6.67531/6.67531 sec )
[LOG] Total clause size reduction: 82853 --> 1806 (416 --> 1, 3910 --> 21, 8138 --> 113, 1220 --> 6, 3492 --> 19, 3456 --> 27, 3682 --> 23, 3237 --> 33, 6699 --> 148, 2873 --> 22, 4683 --> 89, 14673 --> 559, 21200 --> 645, 5174 --> 100 )
[LOG] Average clause size reduction: 221.532 --> 4.82888 (208 --> 0.5, 355.455 --> 1.90909, 301.407 --> 4.18519, 244 --> 1.2, 268.615 --> 1.46154, 265.846 --> 2.07692, 245.467 --> 1.53333, 231.214 --> 2.35714, 223.3 --> 4.93333, 205.214 --> 1.57143, 212.864 --> 4.04545, 198.284 --> 7.55405, 198.131 --> 6.02804, 191.63 --> 3.7037 )
[LOG] Overall execution time: 12.7473 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.13 sec (Real time) / 12.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.46 sec (Real time) / 7.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1981 11 43 1 1914
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 8.21719 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1379 new AND gates.
[LOG] Size before ABC: 1766 AND gates.
[LOG] Size after ABC: 1378 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.89173/8 sec (0.089233/0 sec, 0.089673/0 sec, 0.172287/0 sec, 0.13255/0 sec, 0.143914/1 sec, 0.126194/0 sec, 0.12863/0 sec, 0.155526/0 sec, 0.620201/1 sec, 0.166804/0 sec, 0.782709/1 sec, 0.156605/0 sec, 1.86182/2 sec, 1.57554/1 sec, 1.69005/2 sec )
[LOG] Nr of iterations: 369 (4, 5, 35, 11, 16, 11, 14, 4, 40, 7, 36, 4, 77, 67, 38 )
[LOG] Total clause computation time: 2.28061/0 sec (0.081343/0.081343 sec, 0.082909/0.082909 sec, 0.078437/0.078437 sec, 0.078222/0.078222 sec, 0.081184/0.081184 sec, 0.074093/0.074093 sec, 0.089108/0.089108 sec, 0.113525/0.113525 sec, 0.145774/0.145774 sec, 0.109011/0.109011 sec, 0.580964/0.580964 sec, 0.095644/0.095644 sec, 0.210606/0.210606 sec, 0.242749/0.242749 sec, 0.217044/0.217044 sec )
[LOG] Total clause minimization time: 5.52613/7 sec (0.0032/0.0032 sec, 0.002675/0.002675 sec, 0.088701/0.088701 sec, 0.049754/0.049754 sec, 0.057843/0.057843 sec, 0.047776/0.047776 sec, 0.034946/0.034946 sec, 0.037777/0.037777 sec, 0.468524/0.468524 sec, 0.053046/0.053046 sec, 0.195108/0.195108 sec, 0.056051/0.056051 sec, 1.64226/1.64226 sec, 1.32321/1.32321 sec, 1.46526/1.46526 sec )
[LOG] Total clause size reduction: 92200 --> 1574 (1374 --> 5, 1716 --> 7, 11594 --> 104, 3310 --> 38, 4800 --> 49, 3150 --> 14, 3796 --> 18, 834 --> 5, 11778 --> 226, 1542 --> 8, 10115 --> 204, 741 --> 5, 15960 --> 454, 13794 --> 317, 7696 --> 120 )
[LOG] Average clause size reduction: 249.864 --> 4.26558 (343.5 --> 1.25, 343.2 --> 1.4, 331.257 --> 2.97143, 300.909 --> 3.45455, 300 --> 3.0625, 286.364 --> 1.27273, 271.143 --> 1.28571, 208.5 --> 1.25, 294.45 --> 5.65, 220.286 --> 1.14286, 280.972 --> 5.66667, 185.25 --> 1.25, 207.273 --> 5.8961, 205.881 --> 4.73134, 202.526 --> 3.15789 )
[LOG] Overall execution time: 8.22208 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.56 sec (Real time) / 8.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.43 sec (Real time) / 8.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1846 12 46 1 1774
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 68.0551 sec CPU time.
[LOG] Relation determinization time: 69 sec real time.
[LOG] Final circuit size: 2375 new AND gates.
[LOG] Size before ABC: 3036 AND gates.
[LOG] Size after ABC: 2374 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 67.5457/67 sec (0.188084/0 sec, 0.169137/0 sec, 0.22395/0 sec, 0.139685/0 sec, 0.195421/1 sec, 0.20518/0 sec, 0.194013/0 sec, 0.193552/0 sec, 0.774356/1 sec, 0.217045/0 sec, 0.830796/1 sec, 0.520386/1 sec, 0.559591/0 sec, 10.8954/11 sec, 32.1328/32 sec, 3.57823/4 sec, 16.528/16 sec )
[LOG] Nr of iterations: 532 (2, 17, 26, 4, 13, 20, 22, 8, 39, 9, 54, 18, 10, 132, 61, 75, 22 )
[LOG] Total clause computation time: 5.31504/5 sec (0.181211/0.181211 sec, 0.145326/0.145326 sec, 0.100102/0.100102 sec, 0.097802/0.097802 sec, 0.115703/0.115703 sec, 0.115594/0.115594 sec, 0.11202/0.11202 sec, 0.100246/0.100246 sec, 0.494704/0.494704 sec, 0.13916/0.13916 sec, 0.22176/0.22176 sec, 0.12365/0.12365 sec, 0.140178/0.140178 sec, 1.22635/1.22635 sec, 0.637745/0.637745 sec, 0.354624/0.354624 sec, 1.00887/1.00887 sec )
[LOG] Total clause minimization time: 62.0864/62 sec (0.000541/0.000541 sec, 0.017493/0.017493 sec, 0.117195/0.117195 sec, 0.036239/0.036239 sec, 0.073539/0.073539 sec, 0.082509/0.082509 sec, 0.075314/0.075314 sec, 0.087098/0.087098 sec, 0.271488/0.271488 sec, 0.071201/0.071201 sec, 0.600042/0.600042 sec, 0.389679/0.389679 sec, 0.412537/0.412537 sec, 9.65199/9.65199 sec, 31.4807/31.4807 sec, 3.20945/3.20945 sec, 15.5093/15.5093 sec )
[LOG] Total clause size reduction: 145002 --> 2824 (513 --> 1, 7680 --> 45, 9675 --> 108, 1113 --> 5, 4452 --> 23, 6764 --> 38, 7476 --> 52, 2289 --> 16, 12350 --> 359, 2456 --> 13, 17119 --> 312, 4845 --> 30, 2475 --> 16, 30261 --> 1118, 13800 --> 256, 16946 --> 371, 4788 --> 61 )
[LOG] Average clause size reduction: 272.56 --> 5.30827 (256.5 --> 0.5, 451.765 --> 2.64706, 372.115 --> 4.15385, 278.25 --> 1.25, 342.462 --> 1.76923, 338.2 --> 1.9, 339.818 --> 2.36364, 286.125 --> 2, 316.667 --> 9.20513, 272.889 --> 1.44444, 317.019 --> 5.77778, 269.167 --> 1.66667, 247.5 --> 1.6, 229.25 --> 8.4697, 226.23 --> 4.19672, 225.947 --> 4.94667, 217.636 --> 2.77273 )
[LOG] Overall execution time: 68.0613 sec CPU time.
[LOG] Overall execution time: 69 sec real time.
Synthesis time: 68.66 sec (Real time) / 67.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.92 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.87 sec (Real time) / 15.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2897 13 50 1 2818
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 37.9879 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 1447 new AND gates.
[LOG] Size before ABC: 1746 AND gates.
[LOG] Size after ABC: 1446 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 37.375/38 sec (0.107241/0 sec, 0.106734/1 sec, 0.206768/0 sec, 0.336539/0 sec, 0.338357/0 sec, 0.272968/1 sec, 1.7885/1 sec, 0.211412/1 sec, 0.55777/0 sec, 0.235262/0 sec, 0.23536/1 sec, 3.78626/4 sec, 0.551313/0 sec, 0.642055/1 sec, 0.227816/0 sec, 0.988748/1 sec, 13.2414/13 sec, 13.5406/14 sec )
[LOG] Nr of iterations: 350 (9, 10, 2, 33, 32, 18, 10, 7, 20, 10, 11, 16, 7, 15, 9, 77, 38, 26 )
[LOG] Total clause computation time: 4.53051/8 sec (0.094291/0.094291 sec, 0.090056/0.090056 sec, 0.200304/0.200304 sec, 0.151087/0.151087 sec, 0.155469/0.155469 sec, 0.182233/0.182233 sec, 0.157582/0.157582 sec, 0.135339/0.135339 sec, 0.169497/0.169497 sec, 0.158671/0.158671 sec, 0.16455/0.16455 sec, 0.154467/0.154467 sec, 0.156783/0.156783 sec, 0.202356/0.202356 sec, 0.154954/0.154954 sec, 0.605298/0.605298 sec, 0.461821/0.461821 sec, 1.13575/1.13575 sec )
[LOG] Total clause minimization time: 32.7088/30 sec (0.006159/0.006159 sec, 0.009912/0.009912 sec, 0.000433/0.000433 sec, 0.177451/0.177451 sec, 0.174309/0.174309 sec, 0.083963/0.083963 sec, 1.62438/1.62438 sec, 0.069845/0.069845 sec, 0.381558/0.381558 sec, 0.069326/0.069326 sec, 0.064293/0.064293 sec, 3.62456/3.62456 sec, 0.387781/0.387781 sec, 0.43211/0.43211 sec, 0.066151/0.066151 sec, 0.37307/0.37307 sec, 12.7681/12.7681 sec, 12.3954/12.3954 sec )
[LOG] Total clause size reduction: 110231 --> 1523 (3904 --> 18, 4383 --> 31, 550 --> 1, 16192 --> 291, 15655 --> 200, 6086 --> 30, 3132 --> 19, 2010 --> 9, 6137 --> 46, 2970 --> 20, 3070 --> 22, 4575 --> 29, 1632 --> 41, 4046 --> 34, 2000 --> 18, 18848 --> 420, 8991 --> 190, 6050 --> 104 )
[LOG] Average clause size reduction: 314.946 --> 4.35143 (433.778 --> 2, 438.3 --> 3.1, 275 --> 0.5, 490.667 --> 8.81818, 489.219 --> 6.25, 338.111 --> 1.66667, 313.2 --> 1.9, 287.143 --> 1.28571, 306.85 --> 2.3, 297 --> 2, 279.091 --> 2, 285.938 --> 1.8125, 233.143 --> 5.85714, 269.733 --> 2.26667, 222.222 --> 2, 244.779 --> 5.45455, 236.605 --> 5, 232.692 --> 4 )
[LOG] Overall execution time: 37.9945 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 38.39 sec (Real time) / 37.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.00 sec (Real time) / 7.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 2006 14 53 1 1922
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 31.2993 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 1591 new AND gates.
[LOG] Size before ABC: 1933 AND gates.
[LOG] Size after ABC: 1590 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 30.4002/30 sec (0.132193/0 sec, 0.131768/0 sec, 0.270395/0 sec, 0.409409/0 sec, 0.496876/1 sec, 0.230252/0 sec, 0.336557/1 sec, 0.278803/0 sec, 0.283407/0 sec, 0.686293/1 sec, 0.284237/0 sec, 0.315114/0 sec, 0.695428/1 sec, 0.817024/1 sec, 0.431343/0 sec, 0.841737/1 sec, 1.13207/1 sec, 8.11326/8 sec, 14.514/15 sec )
[LOG] Nr of iterations: 396 (9, 3, 2, 28, 33, 11, 15, 13, 13, 14, 11, 13, 18, 12, 11, 21, 85, 51, 33 )
[LOG] Total clause computation time: 5.78354/6 sec (0.117212/0.117212 sec, 0.124208/0.124208 sec, 0.263564/0.263564 sec, 0.193167/0.193167 sec, 0.251112/0.251112 sec, 0.16065/0.16065 sec, 0.246496/0.246496 sec, 0.18471/0.18471 sec, 0.199293/0.199293 sec, 0.548807/0.548807 sec, 0.176968/0.176968 sec, 0.220817/0.220817 sec, 0.210953/0.210953 sec, 0.332243/0.332243 sec, 0.281827/0.281827 sec, 0.264067/0.264067 sec, 0.326043/0.326043 sec, 0.587657/0.587657 sec, 1.09374/1.09374 sec )
[LOG] Total clause minimization time: 24.4591/24 sec (0.007906/0.007906 sec, 0.0013/0.0013 sec, 0.000653/0.000653 sec, 0.207288/0.207288 sec, 0.236381/0.236381 sec, 0.062219/0.062219 sec, 0.082773/0.082773 sec, 0.086818/0.086818 sec, 0.076286/0.076286 sec, 0.129777/0.129777 sec, 0.099184/0.099184 sec, 0.087092/0.087092 sec, 0.476847/0.476847 sec, 0.477293/0.477293 sec, 0.142009/0.142009 sec, 0.569618/0.569618 sec, 0.79396/0.79396 sec, 7.51309/7.51309 sec, 13.4086/13.4086 sec )
[LOG] Total clause size reduction: 126973 --> 1687 (4176 --> 24, 1042 --> 3, 590 --> 1, 14688 --> 307, 17152 --> 180, 3840 --> 15, 5236 --> 29, 4332 --> 23, 4188 --> 20, 4628 --> 38, 3230 --> 21, 3972 --> 28, 5253 --> 50, 3146 --> 37, 2730 --> 29, 5720 --> 73, 22008 --> 413, 12850 --> 275, 8192 --> 121 )
[LOG] Average clause size reduction: 320.639 --> 4.2601 (464 --> 2.66667, 347.333 --> 1, 295 --> 0.5, 524.571 --> 10.9643, 519.758 --> 5.45455, 349.091 --> 1.36364, 349.067 --> 1.93333, 333.231 --> 1.76923, 322.154 --> 1.53846, 330.571 --> 2.71429, 293.636 --> 1.90909, 305.538 --> 2.15385, 291.833 --> 2.77778, 262.167 --> 3.08333, 248.182 --> 2.63636, 272.381 --> 3.47619, 258.918 --> 4.85882, 251.961 --> 5.39216, 248.242 --> 3.66667 )
[LOG] Overall execution time: 31.3068 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 31.71 sec (Real time) / 30.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.04 sec (Real time) / 8.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 2190 15 56 1 2101
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 89.8427 sec CPU time.
[LOG] Relation determinization time: 91 sec real time.
[LOG] Final circuit size: 2395 new AND gates.
[LOG] Size before ABC: 2936 AND gates.
[LOG] Size after ABC: 2394 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 89.0821/89 sec (0.143428/0 sec, 0.127868/0 sec, 0.260689/0 sec, 1.13683/1 sec, 0.818111/1 sec, 0.467955/1 sec, 8.987/9 sec, 0.801159/0 sec, 0.794253/1 sec, 0.798772/1 sec, 0.824359/1 sec, 0.817086/1 sec, 0.769218/1 sec, 11.2971/11 sec, 0.94695/1 sec, 10.1412/10 sec, 2.52425/2 sec, 1.95732/2 sec, 24.9271/25 sec, 20.5414/21 sec )
[LOG] Nr of iterations: 521 (13, 7, 2, 30, 52, 16, 9, 12, 14, 8, 10, 21, 14, 17, 17, 11, 113, 67, 51, 37 )
[LOG] Total clause computation time: 14.8288/16 sec (0.124567/0.124567 sec, 0.116563/0.116563 sec, 0.25312/0.25312 sec, 0.187517/0.187517 sec, 0.433247/0.433247 sec, 0.356118/0.356118 sec, 0.387547/0.387547 sec, 0.278463/0.278463 sec, 0.295475/0.295475 sec, 0.26987/0.26987 sec, 0.290801/0.290801 sec, 0.656255/0.656255 sec, 0.288463/0.288463 sec, 0.584317/0.584317 sec, 0.305463/0.305463 sec, 0.531084/0.531084 sec, 0.733138/0.733138 sec, 0.37721/0.37721 sec, 1.53941/1.53941 sec, 6.82014/6.82014 sec )
[LOG] Total clause minimization time: 74.044/73 sec (0.010719/0.010719 sec, 0.004003/0.004003 sec, 0.000407/0.000407 sec, 0.940276/0.940276 sec, 0.373673/0.373673 sec, 0.103768/0.103768 sec, 8.59134/8.59134 sec, 0.512472/0.512472 sec, 0.490383/0.490383 sec, 0.520636/0.520636 sec, 0.524455/0.524455 sec, 0.151415/0.151415 sec, 0.471998/0.471998 sec, 10.703/10.703 sec, 0.630906/0.630906 sec, 9.60074/9.60074 sec, 1.77241/1.77241 sec, 1.56317/1.56317 sec, 23.372/23.372 sec, 13.7064/13.7064 sec )
[LOG] Total clause size reduction: 179586 --> 2674 (6696 --> 32, 3342 --> 10, 632 --> 1, 16936 --> 237, 29376 --> 495, 6165 --> 27, 3200 --> 12, 4257 --> 15, 4875 --> 27, 2597 --> 19, 3231 --> 32, 7360 --> 42, 4355 --> 41, 5168 --> 107, 5120 --> 81, 2870 --> 28, 31920 --> 613, 18216 --> 385, 13550 --> 294, 9720 --> 176 )
[LOG] Average clause size reduction: 344.695 --> 5.13244 (515.077 --> 2.46154, 477.429 --> 1.42857, 316 --> 0.5, 564.533 --> 7.9, 564.923 --> 9.51923, 385.312 --> 1.6875, 355.556 --> 1.33333, 354.75 --> 1.25, 348.214 --> 1.92857, 324.625 --> 2.375, 323.1 --> 3.2, 350.476 --> 2, 311.071 --> 2.92857, 304 --> 6.29412, 301.176 --> 4.76471, 260.909 --> 2.54545, 282.478 --> 5.42478, 271.881 --> 5.74627, 265.686 --> 5.76471, 262.703 --> 4.75676 )
[LOG] Overall execution time: 89.8507 sec CPU time.
[LOG] Overall execution time: 91 sec real time.
Synthesis time: 90.54 sec (Real time) / 89.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 35.42 sec (Real time) / 35.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 3036 16 59 1 2942
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 74.0396 sec CPU time.
[LOG] Relation determinization time: 75 sec real time.
[LOG] Final circuit size: 3733 new AND gates.
[LOG] Size before ABC: 4668 AND gates.
[LOG] Size after ABC: 3732 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 73.0484/73 sec (0.19249/0 sec, 0.162246/0 sec, 0.348861/1 sec, 1.3444/1 sec, 1.8298/2 sec, 0.682925/0 sec, 0.8275/1 sec, 0.714629/1 sec, 0.753765/1 sec, 1.04471/1 sec, 0.876056/1 sec, 0.719668/0 sec, 1.17891/2 sec, 0.971271/1 sec, 1.06672/1 sec, 1.06599/1 sec, 3.58475/3 sec, 3.90328/4 sec, 2.46371/3 sec, 22.0447/22 sec, 27.2721/27 sec )
[LOG] Nr of iterations: 729 (6, 5, 2, 56, 48, 13, 14, 10, 13, 15, 20, 12, 12, 25, 11, 18, 194, 85, 67, 61, 42 )
[LOG] Total clause computation time: 18.2111/18 sec (0.178385/0.178385 sec, 0.150063/0.150063 sec, 0.340072/0.340072 sec, 0.274405/0.274405 sec, 0.465012/0.465012 sec, 0.25209/0.25209 sec, 0.259496/0.259496 sec, 0.274815/0.274815 sec, 0.287665/0.287665 sec, 0.266957/0.266957 sec, 0.272483/0.272483 sec, 0.283163/0.283163 sec, 0.53275/0.53275 sec, 0.321314/0.321314 sec, 0.440974/0.440974 sec, 0.45865/0.45865 sec, 0.75241/0.75241 sec, 0.677331/0.677331 sec, 0.532767/0.532767 sec, 1.11994/1.11994 sec, 10.0703/10.0703 sec )
[LOG] Total clause minimization time: 54.572/55 sec (0.004796/0.004796 sec, 0.003909/0.003909 sec, 0.000469/0.000469 sec, 1.05747/1.05747 sec, 1.35281/1.35281 sec, 0.421042/0.421042 sec, 0.557913/0.557913 sec, 0.430308/0.430308 sec, 0.456509/0.456509 sec, 0.767597/0.767597 sec, 0.593117/0.593117 sec, 0.42628/0.42628 sec, 0.635999/0.635999 sec, 0.638914/0.638914 sec, 0.614994/0.614994 sec, 0.595325/0.595325 sec, 2.80879/2.80879 sec, 3.20564/3.20564 sec, 1.91114/1.91114 sec, 20.9046/20.9046 sec, 17.1844/17.1844 sec )
[LOG] Total clause size reduction: 259678 --> 4381 (2960 --> 11, 2400 --> 9, 672 --> 1, 34210 --> 707, 28858 --> 315, 5244 --> 17, 5538 --> 29, 3717 --> 11, 4812 --> 18, 5558 --> 37, 7505 --> 45, 3993 --> 23, 4081 --> 18, 8136 --> 56, 3270 --> 27, 5508 --> 38, 60216 --> 1530, 25116 --> 611, 19140 --> 352, 17100 --> 371, 11644 --> 155 )
[LOG] Average clause size reduction: 356.211 --> 6.0096 (493.333 --> 1.83333, 480 --> 1.8, 336 --> 0.5, 610.893 --> 12.625, 601.208 --> 6.5625, 403.385 --> 1.30769, 395.571 --> 2.07143, 371.7 --> 1.1, 370.154 --> 1.38462, 370.533 --> 2.46667, 375.25 --> 2.25, 332.75 --> 1.91667, 340.083 --> 1.5, 325.44 --> 2.24, 297.273 --> 2.45455, 306 --> 2.11111, 310.392 --> 7.8866, 295.482 --> 7.18824, 285.672 --> 5.25373, 280.328 --> 6.08197, 277.238 --> 3.69048 )
[LOG] Overall execution time: 74.0483 sec CPU time.
[LOG] Overall execution time: 75 sec real time.
Synthesis time: 74.94 sec (Real time) / 73.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.64 sec (Real time) / 1.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 46.49 sec (Real time) / 46.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 4414 17 62 1 4315
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 62.1092 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 2796 new AND gates.
[LOG] Size before ABC: 3394 AND gates.
[LOG] Size after ABC: 2795 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 60.7446/61 sec (0.33018/1 sec, 0.318191/0 sec, 0.558372/1 sec, 1.27436/1 sec, 0.7511/1 sec, 0.858639/0 sec, 0.948559/1 sec, 0.901333/1 sec, 1.06147/1 sec, 1.51103/2 sec, 0.464037/0 sec, 1.03902/1 sec, 0.98557/1 sec, 0.924047/1 sec, 1.07306/1 sec, 1.2099/2 sec, 2.5837/2 sec, 2.7291/3 sec, 2.53199/3 sec, 11.8893/11 sec, 7.81514/8 sec, 18.9866/19 sec )
[LOG] Nr of iterations: 656 (16, 6, 2, 53, 32, 11, 6, 7, 18, 10, 10, 19, 20, 7, 16, 15, 118, 56, 55, 7, 135, 37 )
[LOG] Total clause computation time: 11.95/18 sec (0.299259/0.299259 sec, 0.301324/0.301324 sec, 0.546094/0.546094 sec, 0.4508/0.4508 sec, 0.462923/0.462923 sec, 0.342574/0.342574 sec, 0.359072/0.359072 sec, 0.345251/0.345251 sec, 0.312074/0.312074 sec, 0.349344/0.349344 sec, 0.341279/0.341279 sec, 0.375977/0.375977 sec, 0.386956/0.386956 sec, 0.35185/0.35185 sec, 0.391215/0.391215 sec, 0.399484/0.399484 sec, 0.537758/0.537758 sec, 1.16538/1.16538 sec, 0.707937/0.707937 sec, 0.505234/0.505234 sec, 1.60964/1.60964 sec, 1.40862/1.40862 sec )
[LOG] Total clause minimization time: 48.4676/42 sec (0.018346/0.018346 sec, 0.005964/0.005964 sec, 0.001356/0.001356 sec, 0.808409/0.808409 sec, 0.274284/0.274284 sec, 0.504602/0.504602 sec, 0.577953/0.577953 sec, 0.544439/0.544439 sec, 0.737252/0.737252 sec, 1.14938/1.14938 sec, 0.110443/0.110443 sec, 0.650024/0.650024 sec, 0.5841/0.5841 sec, 0.560438/0.560438 sec, 0.66851/0.66851 sec, 0.797311/0.797311 sec, 2.02143/2.02143 sec, 1.5449/1.5449 sec, 1.80525/1.80525 sec, 11.3704/11.3704 sec, 6.17495/6.17495 sec, 17.5578/17.5578 sec )
[LOG] Total clause size reduction: 246105 --> 3092 (9390 --> 45, 3125 --> 12, 712 --> 1, 34320 --> 411, 20212 --> 152, 4630 --> 18, 2260 --> 8, 2634 --> 8, 7259 --> 23, 3717 --> 15, 3699 --> 17, 7182 --> 60, 7163 --> 43, 2190 --> 12, 5445 --> 30, 5054 --> 83, 39663 --> 803, 17930 --> 209, 16902 --> 208, 1824 --> 14, 40066 --> 790, 10728 --> 130 )
[LOG] Average clause size reduction: 375.16 --> 4.71341 (586.875 --> 2.8125, 520.833 --> 2, 356 --> 0.5, 647.547 --> 7.75472, 631.625 --> 4.75, 420.909 --> 1.63636, 376.667 --> 1.33333, 376.286 --> 1.14286, 403.278 --> 1.27778, 371.7 --> 1.5, 369.9 --> 1.7, 378 --> 3.15789, 358.15 --> 2.15, 312.857 --> 1.71429, 340.312 --> 1.875, 336.933 --> 5.53333, 336.127 --> 6.80508, 320.179 --> 3.73214, 307.309 --> 3.78182, 260.571 --> 2, 296.785 --> 5.85185, 289.946 --> 3.51351 )
[LOG] Overall execution time: 62.1194 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 62.81 sec (Real time) / 61.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.04 sec (Real time) / 1.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 35.46 sec (Real time) / 35.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 3517 18 65 1 3413
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 68.5603 sec CPU time.
[LOG] Relation determinization time: 70 sec real time.
[LOG] Final circuit size: 4159 new AND gates.
[LOG] Size before ABC: 5259 AND gates.
[LOG] Size after ABC: 4158 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 67.1509/67 sec (0.268105/0 sec, 0.246484/0 sec, 0.554085/1 sec, 0.891128/1 sec, 0.759166/1 sec, 0.880831/0 sec, 1.0319/1 sec, 0.867647/1 sec, 0.862035/1 sec, 1.40821/2 sec, 0.878255/1 sec, 0.83214/0 sec, 0.858221/1 sec, 0.733858/1 sec, 1.31208/1 sec, 1.07505/1 sec, 2.67014/3 sec, 2.2548/2 sec, 2.99762/3 sec, 1.49367/2 sec, 10.426/10 sec, 7.82395/8 sec, 26.0255/26 sec )
[LOG] Nr of iterations: 835 (13, 11, 2, 26, 42, 11, 19, 10, 14, 17, 21, 10, 21, 32, 8, 14, 119, 59, 61, 14, 10, 252, 49 )
[LOG] Total clause computation time: 13.8648/21 sec (0.241674/0.241674 sec, 0.224488/0.224488 sec, 0.542901/0.542901 sec, 0.345946/0.345946 sec, 0.36139/0.36139 sec, 0.347781/0.347781 sec, 0.368231/0.368231 sec, 0.340042/0.340042 sec, 0.332286/0.332286 sec, 0.373649/0.373649 sec, 0.375098/0.375098 sec, 0.32751/0.32751 sec, 0.333828/0.333828 sec, 0.365815/0.365815 sec, 1.14602/1.14602 sec, 0.431525/0.431525 sec, 0.642656/0.642656 sec, 0.996091/0.996091 sec, 0.554276/0.554276 sec, 0.547424/0.547424 sec, 0.51822/0.51822 sec, 1.90174/1.90174 sec, 2.24616/2.24616 sec )
[LOG] Total clause minimization time: 52.9044/46 sec (0.013439/0.013439 sec, 0.010561/0.010561 sec, 0.000642/0.000642 sec, 0.531594/0.531594 sec, 0.382947/0.382947 sec, 0.521741/0.521741 sec, 0.651724/0.651724 sec, 0.515906/0.515906 sec, 0.517405/0.517405 sec, 1.02178/1.02178 sec, 0.490887/0.490887 sec, 0.492353/0.492353 sec, 0.511625/0.511625 sec, 0.353631/0.353631 sec, 0.154191/0.154191 sec, 0.630374/0.630374 sec, 2.00548/2.00548 sec, 1.23855/1.23855 sec, 2.42312/2.42312 sec, 0.930904/0.930904 sec, 9.89252/9.89252 sec, 5.86129/5.86129 sec, 23.7518/23.7518 sec )
[LOG] Total clause size reduction: 316789 --> 4942 (7920 --> 29, 6590 --> 23, 752 --> 1, 17450 --> 175, 28290 --> 330, 4890 --> 15, 8604 --> 28, 4185 --> 13, 6019 --> 20, 7184 --> 34, 8540 --> 36, 3735 --> 18, 8260 --> 41, 12121 --> 196, 2653 --> 34, 4901 --> 50, 43070 --> 932, 20474 --> 227, 20400 --> 249, 4251 --> 29, 2961 --> 25, 78563 --> 2232, 14976 --> 205 )
[LOG] Average clause size reduction: 379.388 --> 5.91856 (609.231 --> 2.23077, 599.091 --> 2.09091, 376 --> 0.5, 671.154 --> 6.73077, 673.571 --> 7.85714, 444.545 --> 1.36364, 452.842 --> 1.47368, 418.5 --> 1.3, 429.929 --> 1.42857, 422.588 --> 2, 406.667 --> 1.71429, 373.5 --> 1.8, 393.333 --> 1.95238, 378.781 --> 6.125, 331.625 --> 4.25, 350.071 --> 3.57143, 361.933 --> 7.83193, 347.017 --> 3.84746, 334.426 --> 4.08197, 303.643 --> 2.07143, 296.1 --> 2.5, 311.758 --> 8.85714, 305.633 --> 4.18367 )
[LOG] Overall execution time: 68.5715 sec CPU time.
[LOG] Overall execution time: 70 sec real time.
Synthesis time: 69.61 sec (Real time) / 67.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.17 sec (Real time) / 2.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 37.81 sec (Real time) / 37.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 4920 19 68 1 4811
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 57.1334 sec CPU time.
[LOG] Relation determinization time: 58 sec real time.
[LOG] Final circuit size: 3018 new AND gates.
[LOG] Size before ABC: 3705 AND gates.
[LOG] Size after ABC: 3017 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 55.2156/55 sec (0.414074/0 sec, 0.370317/1 sec, 0.591331/0 sec, 1.21152/2 sec, 0.969918/1 sec, 1.01898/1 sec, 0.999286/1 sec, 0.976427/1 sec, 1.17827/1 sec, 12.2258/12 sec, 1.42185/1 sec, 0.575007/1 sec, 1.1948/1 sec, 1.19949/1 sec, 1.28448/2 sec, 1.3536/1 sec, 2.15268/2 sec, 1.51801/2 sec, 2.80889/3 sec, 1.59985/1 sec, 2.2718/2 sec, 2.50846/3 sec, 7.59433/8 sec, 7.77642/7 sec )
[LOG] Nr of iterations: 682 (8, 7, 2, 32, 29, 9, 7, 7, 16, 11, 15, 9, 26, 13, 18, 18, 90, 21, 55, 11, 14, 20, 140, 104 )
[LOG] Total clause computation time: 17.6907/14 sec (0.393187/0.393187 sec, 0.351298/0.351298 sec, 0.576917/0.576917 sec, 0.558004/0.558004 sec, 0.616005/0.616005 sec, 0.461947/0.461947 sec, 0.446854/0.446854 sec, 0.466973/0.466973 sec, 0.433549/0.433549 sec, 0.484832/0.484832 sec, 0.46049/0.46049 sec, 0.462397/0.462397 sec, 0.44507/0.44507 sec, 1.025/1.025 sec, 0.504007/0.504007 sec, 0.588776/0.588776 sec, 1.12971/1.12971 sec, 0.626136/0.626136 sec, 0.67065/0.67065 sec, 0.618531/0.618531 sec, 0.643065/0.643065 sec, 1.30095/1.30095 sec, 1.19823/1.19823 sec, 3.22808/3.22808 sec )
[LOG] Total clause minimization time: 37.0675/41 sec (0.005816/0.005816 sec, 0.004595/0.004595 sec, 0.000755/0.000755 sec, 0.637201/0.637201 sec, 0.337416/0.337416 sec, 0.54327/0.54327 sec, 0.538314/0.538314 sec, 0.495399/0.495399 sec, 0.729808/0.729808 sec, 11.7257/11.7257 sec, 0.945867/0.945867 sec, 0.096155/0.096155 sec, 0.731518/0.731518 sec, 0.1586/0.1586 sec, 0.762973/0.762973 sec, 0.747127/0.747127 sec, 0.994334/0.994334 sec, 0.87278/0.87278 sec, 2.11448/2.11448 sec, 0.961762/0.961762 sec, 1.60865/1.60865 sec, 1.18715/1.18715 sec, 6.35345/6.35345 sec, 4.51436/4.51436 sec )
[LOG] Total clause size reduction: 270869 --> 3378 (4858 --> 9, 4212 --> 7, 792 --> 1, 22816 --> 190, 20384 --> 244, 4120 --> 10, 3024 --> 12, 2946 --> 10, 7185 --> 27, 4750 --> 33, 6482 --> 54, 3608 --> 15, 10725 --> 79, 5004 --> 25, 7055 --> 76, 6851 --> 55, 34799 --> 745, 7580 --> 75, 19818 --> 181, 3540 --> 23, 4563 --> 32, 6726 --> 42, 45453 --> 1029, 33578 --> 404 )
[LOG] Average clause size reduction: 397.169 --> 4.95308 (607.25 --> 1.125, 601.714 --> 1, 396 --> 0.5, 713 --> 5.9375, 702.897 --> 8.41379, 457.778 --> 1.11111, 432 --> 1.71429, 420.857 --> 1.42857, 449.062 --> 1.6875, 431.818 --> 3, 432.133 --> 3.6, 400.889 --> 1.66667, 412.5 --> 3.03846, 384.923 --> 1.92308, 391.944 --> 4.22222, 380.611 --> 3.05556, 386.656 --> 8.27778, 360.952 --> 3.57143, 360.327 --> 3.29091, 321.818 --> 2.09091, 325.929 --> 2.28571, 336.3 --> 2.1, 324.664 --> 7.35, 322.865 --> 3.88462 )
[LOG] Overall execution time: 57.1464 sec CPU time.
[LOG] Overall execution time: 58 sec real time.
Synthesis time: 57.91 sec (Real time) / 56.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 44.76 sec (Real time) / 44.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 3819 20 71 1 3705
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.169808 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 101 new AND gates.
[LOG] Size before ABC: 124 AND gates.
[LOG] Size after ABC: 100 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.149768/0 sec (0.020756/0 sec, 0.025233/0 sec, 0.025972/0 sec, 0.029645/0 sec, 0.025104/0 sec, 0.023058/0 sec )
[LOG] Nr of iterations: 42 (13, 12, 4, 2, 6, 5 )
[LOG] Total clause computation time: 0.113358/0 sec (0.012947/0.012947 sec, 0.017366/0.017366 sec, 0.021567/0.021567 sec, 0.020285/0.020285 sec, 0.020595/0.020595 sec, 0.020598/0.020598 sec )
[LOG] Total clause minimization time: 0.030584/0 sec (0.006666/0.006666 sec, 0.006933/0.006933 sec, 0.003475/0.003475 sec, 0.008472/0.008472 sec, 0.003517/0.003517 sec, 0.001521/0.001521 sec )
[LOG] Total clause size reduction: 4365 --> 77 (1596 --> 28, 1375 --> 23, 333 --> 10, 109 --> 0, 540 --> 9, 412 --> 7 )
[LOG] Average clause size reduction: 103.929 --> 1.83333 (122.769 --> 2.15385, 114.583 --> 1.91667, 83.25 --> 2.5, 54.5 --> 0, 90 --> 1.5, 82.4 --> 1.4 )
[LOG] Overall execution time: 0.171621 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 272 5 23 1 239
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.353541 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 206 new AND gates.
[LOG] Size before ABC: 247 AND gates.
[LOG] Size after ABC: 206 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.313206/0 sec (0.037193/0 sec, 0.045169/0 sec, 0.040628/0 sec, 0.041057/0 sec, 0.039763/0 sec, 0.074182/0 sec, 0.035214/0 sec )
[LOG] Nr of iterations: 72 (17, 19, 4, 5, 6, 17, 4 )
[LOG] Total clause computation time: 0.222532/0 sec (0.021183/0.021183 sec, 0.026845/0.026845 sec, 0.03085/0.03085 sec, 0.032834/0.032834 sec, 0.030315/0.030315 sec, 0.048988/0.048988 sec, 0.031517/0.031517 sec )
[LOG] Total clause minimization time: 0.080119/0 sec (0.014399/0.014399 sec, 0.016676/0.016676 sec, 0.008436/0.008436 sec, 0.006848/0.006848 sec, 0.007993/0.007993 sec, 0.023526/0.023526 sec, 0.002241/0.002241 sec )
[LOG] Total clause size reduction: 9503 --> 169 (2672 --> 44, 2862 --> 50, 426 --> 6, 524 --> 8, 640 --> 8, 2016 --> 46, 363 --> 7 )
[LOG] Average clause size reduction: 131.986 --> 2.34722 (157.176 --> 2.58824, 150.632 --> 2.63158, 106.5 --> 1.5, 104.8 --> 1.6, 106.667 --> 1.33333, 118.588 --> 2.70588, 90.75 --> 1.75 )
[LOG] Overall execution time: 0.355522 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.90 sec (Real time) / 0.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 413 6 26 1 374
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.97552 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 574 AND gates.
[LOG] Size after ABC: 477 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.88201/2 sec (0.072053/0 sec, 0.14969/1 sec, 0.204611/0 sec, 0.166358/0 sec, 0.141297/0 sec, 0.097073/0 sec, 0.445697/1 sec, 0.479744/0 sec, 0.12549/0 sec )
[LOG] Nr of iterations: 145 (19, 46, 9, 8, 7, 8, 6, 32, 10 )
[LOG] Total clause computation time: 1.00615/1 sec (0.041522/0.041522 sec, 0.060736/0.060736 sec, 0.183657/0.183657 sec, 0.1413/0.1413 sec, 0.119928/0.119928 sec, 0.077761/0.077761 sec, 0.082445/0.082445 sec, 0.1868/0.1868 sec, 0.112004/0.112004 sec )
[LOG] Total clause minimization time: 0.852347/1 sec (0.027942/0.027942 sec, 0.08581/0.08581 sec, 0.018642/0.018642 sec, 0.022703/0.022703 sec, 0.019127/0.019127 sec, 0.016826/0.016826 sec, 0.36098/0.36098 sec, 0.289377/0.289377 sec, 0.01094/0.01094 sec )
[LOG] Total clause size reduction: 23402 --> 462 (3708 --> 67, 8910 --> 194, 1400 --> 12, 1120 --> 19, 906 --> 11, 1008 --> 21, 715 --> 8, 4402 --> 111, 1233 --> 19 )
[LOG] Average clause size reduction: 161.393 --> 3.18621 (195.158 --> 3.52632, 193.696 --> 4.21739, 155.556 --> 1.33333, 140 --> 2.375, 129.429 --> 1.57143, 126 --> 2.625, 119.167 --> 1.33333, 137.562 --> 3.46875, 123.3 --> 1.9 )
[LOG] Overall execution time: 1.97815 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.18 sec (Real time) / 2.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.28 sec (Real time) / 2.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 723 7 30 1 677
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 6.72661 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 736 new AND gates.
[LOG] Size before ABC: 874 AND gates.
[LOG] Size after ABC: 735 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.44073/7 sec (0.102973/0 sec, 0.075711/0 sec, 1.01429/1 sec, 0.733583/1 sec, 0.164606/0 sec, 0.179515/1 sec, 0.605688/0 sec, 0.919741/1 sec, 1.20416/1 sec, 1.44047/2 sec )
[LOG] Nr of iterations: 206 (2, 3, 58, 19, 13, 14, 16, 23, 33, 25 )
[LOG] Total clause computation time: 3.64555/3 sec (0.098974/0.098974 sec, 0.07093/0.07093 sec, 0.845262/0.845262 sec, 0.6432/0.6432 sec, 0.093842/0.093842 sec, 0.116449/0.116449 sec, 0.475109/0.475109 sec, 0.159219/0.159219 sec, 0.981126/0.981126 sec, 0.161438/0.161438 sec )
[LOG] Total clause minimization time: 2.74709/4 sec (0.000226/0.000226 sec, 0.001443/0.001443 sec, 0.163679/0.163679 sec, 0.085834/0.085834 sec, 0.066409/0.066409 sec, 0.058566/0.058566 sec, 0.125905/0.125905 sec, 0.755122/0.755122 sec, 0.216808/0.216808 sec, 1.2731/1.2731 sec )
[LOG] Total clause size reduction: 36619 --> 760 (276 --> 1, 526 --> 6, 12483 --> 257, 3762 --> 71, 2352 --> 43, 2431 --> 36, 2535 --> 56, 3542 --> 105, 4992 --> 121, 3720 --> 64 )
[LOG] Average clause size reduction: 177.762 --> 3.68932 (138 --> 0.5, 175.333 --> 2, 215.224 --> 4.43103, 198 --> 3.73684, 180.923 --> 3.30769, 173.643 --> 2.57143, 158.438 --> 3.5, 154 --> 4.56522, 151.273 --> 3.66667, 148.8 --> 2.56 )
[LOG] Overall execution time: 6.73043 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.98 sec (Real time) / 6.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.78 sec (Real time) / 8.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1021 8 33 1 971
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 112.766 sec CPU time.
[LOG] Relation determinization time: 113 sec real time.
[LOG] Final circuit size: 1851 new AND gates.
[LOG] Size before ABC: 2343 AND gates.
[LOG] Size after ABC: 1850 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 111.994/112 sec (0.43178/0 sec, 0.261664/0 sec, 1.02371/2 sec, 1.07139/1 sec, 0.340251/0 sec, 0.978157/1 sec, 0.953483/1 sec, 2.29786/2 sec, 2.48464/3 sec, 31.2053/31 sec, 30.708/31 sec, 40.2375/40 sec )
[LOG] Nr of iterations: 425 (2, 8, 60, 32, 15, 26, 24, 37, 42, 136, 32, 11 )
[LOG] Total clause computation time: 9.36906/9 sec (0.423543/0.423543 sec, 0.248982/0.248982 sec, 0.266527/0.266527 sec, 0.843412/0.843412 sec, 0.206236/0.206236 sec, 0.230168/0.230168 sec, 0.246181/0.246181 sec, 1.0431/1.0431 sec, 1.22282/1.22282 sec, 3.14225/3.14225 sec, 0.483633/0.483633 sec, 1.01221/1.01221 sec )
[LOG] Total clause minimization time: 102.484/103 sec (0.00043/0.00043 sec, 0.005793/0.005793 sec, 0.746955/0.746955 sec, 0.218502/0.218502 sec, 0.125158/0.125158 sec, 0.738325/0.738325 sec, 0.697858/0.697858 sec, 1.2439/1.2439 sec, 1.25016/1.25016 sec, 28.0304/28.0304 sec, 30.2118/30.2118 sec, 39.2143/39.2143 sec )
[LOG] Total clause size reduction: 83913 --> 2184 (320 --> 1, 2121 --> 14, 15281 --> 274, 7595 --> 165, 3262 --> 38, 5475 --> 113, 4830 --> 94, 6912 --> 191, 7544 --> 247, 23490 --> 924, 5363 --> 96, 1720 --> 27 )
[LOG] Average clause size reduction: 197.442 --> 5.13882 (160 --> 0.5, 265.125 --> 1.75, 254.683 --> 4.56667, 237.344 --> 5.15625, 217.467 --> 2.53333, 210.577 --> 4.34615, 201.25 --> 3.91667, 186.811 --> 5.16216, 179.619 --> 5.88095, 172.721 --> 6.79412, 167.594 --> 3, 156.364 --> 2.45455 )
[LOG] Overall execution time: 112.771 sec CPU time.
[LOG] Overall execution time: 113 sec real time.
Synthesis time: 113.38 sec (Real time) / 111.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 44.22 sec (Real time) / 44.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2180 9 37 1 2123
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 80.5239 sec CPU time.
[LOG] Relation determinization time: 82 sec real time.
[LOG] Final circuit size: 2290 new AND gates.
[LOG] Size before ABC: 2976 AND gates.
[LOG] Size after ABC: 2290 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 78.116/78 sec (0.697706/0 sec, 0.758275/1 sec, 3.05508/3 sec, 1.73379/2 sec, 2.02438/2 sec, 1.85894/2 sec, 2.14583/2 sec, 2.38173/2 sec, 5.25007/6 sec, 5.17065/5 sec, 11.7009/12 sec, 12.5707/12 sec, 28.768/29 sec )
[LOG] Nr of iterations: 539 (3, 3, 57, 26, 28, 14, 31, 32, 41, 29, 73, 196, 6 )
[LOG] Total clause computation time: 23.8263/28 sec (0.662372/0.662372 sec, 0.733483/0.733483 sec, 1.7858/1.7858 sec, 0.706209/0.706209 sec, 0.891235/0.891235 sec, 0.773475/0.773475 sec, 0.784505/0.784505 sec, 0.757482/0.757482 sec, 2.85018/2.85018 sec, 2.67058/2.67058 sec, 1.97974/1.97974 sec, 3.24465/3.24465 sec, 5.98663/5.98663 sec )
[LOG] Total clause minimization time: 53.9812/50 sec (0.0196/0.0196 sec, 0.010549/0.010549 sec, 1.24893/1.24893 sec, 1.01069/1.01069 sec, 1.11492/1.11492 sec, 1.06836/1.06836 sec, 1.34168/1.34168 sec, 1.60479/1.60479 sec, 2.37524/2.37524 sec, 2.47637/2.47637 sec, 9.68756/9.68756 sec, 9.26178/9.26178 sec, 22.7607/22.7607 sec )
[LOG] Total clause size reduction: 115019 --> 2820 (724 --> 2, 682 --> 2, 15680 --> 268, 6775 --> 71, 6993 --> 108, 3211 --> 35, 7020 --> 102, 6975 --> 111, 8280 --> 254, 5572 --> 137, 14112 --> 396, 38025 --> 1322, 970 --> 12 )
[LOG] Average clause size reduction: 213.393 --> 5.23191 (241.333 --> 0.666667, 227.333 --> 0.666667, 275.088 --> 4.70175, 260.577 --> 2.73077, 249.75 --> 3.85714, 229.357 --> 2.5, 226.452 --> 3.29032, 217.969 --> 3.46875, 201.951 --> 6.19512, 192.138 --> 4.72414, 193.315 --> 5.42466, 194.005 --> 6.7449, 161.667 --> 2 )
[LOG] Overall execution time: 80.5356 sec CPU time.
[LOG] Overall execution time: 82 sec real time.
Synthesis time: 81.20 sec (Real time) / 77.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 106.66 sec (Real time) / 106.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2662 10 40 1 2599
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 283.946 sec CPU time.
[LOG] Relation determinization time: 285 sec real time.
[LOG] Final circuit size: 3468 new AND gates.
[LOG] Size before ABC: 4825 AND gates.
[LOG] Size after ABC: 3467 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 277.777/279 sec (1.02857/1 sec, 1.11995/1 sec, 5.73127/6 sec, 3.83949/4 sec, 4.69266/5 sec, 6.57254/6 sec, 4.3091/5 sec, 6.1203/6 sec, 21.7266/22 sec, 6.80118/6 sec, 13.1119/14 sec, 32.3793/32 sec, 32.1593/32 sec, 138.185/139 sec )
[LOG] Nr of iterations: 783 (2, 5, 58, 25, 27, 46, 30, 27, 69, 36, 31, 208, 208, 11 )
[LOG] Total clause computation time: 48.3954/49 sec (0.960514/0.960514 sec, 1.01159/1.01159 sec, 3.2073/3.2073 sec, 1.27354/1.27354 sec, 1.32305/1.32305 sec, 1.64169/1.64169 sec, 1.38936/1.38936 sec, 1.50569/1.50569 sec, 8.10493/8.10493 sec, 1.7439/1.7439 sec, 4.05296/4.05296 sec, 7.53355/7.53355 sec, 6.40187/6.40187 sec, 8.24544/8.24544 sec )
[LOG] Total clause minimization time: 228.592/230 sec (0.039145/0.039145 sec, 0.078137/0.078137 sec, 2.48257/2.48257 sec, 2.53346/2.53346 sec, 3.3312/3.3312 sec, 4.88118/4.88118 sec, 2.87805/2.87805 sec, 4.57374/4.57374 sec, 13.563/13.563 sec, 5.01107/5.01107 sec, 9.01328/9.01328 sec, 24.7042/24.7042 sec, 25.6051/25.6051 sec, 129.898/129.898 sec )
[LOG] Total clause size reduction: 175899 --> 4642 (402 --> 1, 1508 --> 10, 17556 --> 263, 7224 --> 77, 7488 --> 89, 12330 --> 217, 7598 --> 98, 6474 --> 103, 15708 --> 466, 7770 --> 121, 6420 --> 157, 41814 --> 1664, 41607 --> 1348, 2000 --> 28 )
[LOG] Average clause size reduction: 224.648 --> 5.92848 (201 --> 0.5, 301.6 --> 2, 302.69 --> 4.53448, 288.96 --> 3.08, 277.333 --> 3.2963, 268.043 --> 4.71739, 253.267 --> 3.26667, 239.778 --> 3.81481, 227.652 --> 6.75362, 215.833 --> 3.36111, 207.097 --> 5.06452, 201.029 --> 8, 200.034 --> 6.48077, 181.818 --> 2.54545 )
[LOG] Overall execution time: 283.966 sec CPU time.
[LOG] Overall execution time: 285 sec real time.
Synthesis time: 285.28 sec (Real time) / 276.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.85 sec (Real time) / 1.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 252.36 sec (Real time) / 251.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3879 11 43 1 3812
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 566.359 sec CPU time.
[LOG] Relation determinization time: 568 sec real time.
[LOG] Final circuit size: 2879 new AND gates.
[LOG] Size before ABC: 3714 AND gates.
[LOG] Size after ABC: 2879 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 551.564/553 sec (2.70746/3 sec, 2.82553/3 sec, 25.2781/25 sec, 18.6983/19 sec, 13.7126/14 sec, 15.9157/16 sec, 18.1453/18 sec, 11.3161/11 sec, 59.2913/60 sec, 15.0861/15 sec, 56.9599/57 sec, 15.5332/15 sec, 127.875/128 sec, 73.0811/74 sec, 95.1384/95 sec )
[LOG] Nr of iterations: 661 (4, 6, 87, 26, 22, 31, 22, 20, 50, 19, 39, 22, 173, 94, 46 )
[LOG] Total clause computation time: 163.745/174 sec (2.3814/2.3814 sec, 2.2662/2.2662 sec, 12.3971/12.3971 sec, 3.39586/3.39586 sec, 3.01427/3.01427 sec, 4.25213/4.25213 sec, 3.12622/3.12622 sec, 3.08395/3.08395 sec, 31.103/31.103 sec, 4.17297/4.17297 sec, 24.5352/24.5352 sec, 3.38024/3.38024 sec, 27.6831/27.6831 sec, 17.0569/17.0569 sec, 21.8965/21.8965 sec )
[LOG] Total clause minimization time: 386.222/378 sec (0.265374/0.265374 sec, 0.48904/0.48904 sec, 12.7724/12.7724 sec, 15.2288/15.2288 sec, 10.6148/10.6148 sec, 11.571/11.571 sec, 14.935/14.935 sec, 8.15161/8.15161 sec, 28.0661/28.0661 sec, 10.8266/10.8266 sec, 32.3158/32.3158 sec, 12.0621/12.0621 sec, 99.9658/99.9658 sec, 55.8471/55.8471 sec, 73.1101/73.1101 sec )
[LOG] Total clause size reduction: 164463 --> 3515 (1344 --> 5, 2095 --> 20, 29240 --> 493, 8275 --> 91, 6741 --> 78, 9210 --> 139, 6195 --> 67, 5358 --> 41, 12495 --> 417, 4356 --> 81, 8892 --> 267, 4725 --> 55, 36464 --> 1169, 19623 --> 423, 9450 --> 169 )
[LOG] Average clause size reduction: 248.809 --> 5.3177 (336 --> 1.25, 349.167 --> 3.33333, 336.092 --> 5.66667, 318.269 --> 3.5, 306.409 --> 3.54545, 297.097 --> 4.48387, 281.591 --> 3.04545, 267.9 --> 2.05, 249.9 --> 8.34, 229.263 --> 4.26316, 228 --> 6.84615, 214.773 --> 2.5, 210.775 --> 6.75723, 208.755 --> 4.5, 205.435 --> 3.67391 )
[LOG] Overall execution time: 566.398 sec CPU time.
[LOG] Overall execution time: 568 sec real time.
Synthesis time: 567.95 sec (Real time) / 547.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.11 sec (Real time) / 1.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 309.82 sec (Real time) / 308.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 3337 12 47 1 3263
=====================  genbuf9f9y.aag =====================
[LOG] Relation determinization time: 7292.34 sec CPU time.
[LOG] Relation determinization time: 7306 sec real time.
[LOG] Final circuit size: 4774 new AND gates.
[LOG] Size before ABC: 6895 AND gates.
[LOG] Size after ABC: 4773 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 7249.84/7262 sec (10.2631/10 sec, 11.3974/11 sec, 66.6762/67 sec, 154.24/155 sec, 96.1378/96 sec, 106.356/107 sec, 75.554/75 sec, 66.4158/67 sec, 383.083/384 sec, 72.7318/72 sec, 321.647/323 sec, 73.1092/73 sec, 80.3585/80 sec, 2157.3/2161 sec, 1075.69/1078 sec, 961.848/963 sec, 1537.03/1540 sec )
[LOG] Nr of iterations: 1070 (4, 6, 52, 31, 39, 35, 39, 42, 86, 34, 67, 47, 26, 347, 123, 66, 26 )
[LOG] Total clause computation time: 1732.75/1724 sec (9.58549/9.58549 sec, 10.3911/10.3911 sec, 27.7179/27.7179 sec, 13.7329/13.7329 sec, 12.0312/12.0312 sec, 14.4702/14.4702 sec, 16.2271/16.2271 sec, 13.333/13.333 sec, 223.532/223.532 sec, 13.7896/13.7896 sec, 147.938/147.938 sec, 14.7112/14.7112 sec, 12.7875/12.7875 sec, 1117.5/1117.5 sec, 38.7059/38.7059 sec, 19.6667/19.6667 sec, 26.6272/26.6272 sec )
[LOG] Total clause minimization time: 5512.97/5534 sec (0.541522/0.541522 sec, 0.881108/0.881108 sec, 38.768/38.768 sec, 140.348/140.348 sec, 83.9409/83.9409 sec, 91.7101/91.7101 sec, 59.1474/59.1474 sec, 52.8869/52.8869 sec, 159.276/159.276 sec, 58.7701/58.7701 sec, 173.462/173.462 sec, 58.1859/58.1859 sec, 67.41/67.41 sec, 1038.87/1038.87 sec, 1036.6/1036.6 sec, 941.948/941.948 sec, 1510.22/1510.22 sec )
[LOG] Total clause size reduction: 290140 --> 6681 (1512 --> 5, 2355 --> 10, 19788 --> 252, 11190 --> 161, 13718 --> 133, 11866 --> 157, 12806 --> 191, 13243 --> 154, 25585 --> 781, 9504 --> 99, 18480 --> 579, 12282 --> 203, 6450 --> 68, 81656 --> 2835, 28670 --> 745, 15210 --> 244, 5825 --> 64 )
[LOG] Average clause size reduction: 271.159 --> 6.24393 (378 --> 1.25, 392.5 --> 1.66667, 380.538 --> 4.84615, 360.968 --> 5.19355, 351.744 --> 3.41026, 339.029 --> 4.48571, 328.359 --> 4.89744, 315.31 --> 3.66667, 297.5 --> 9.0814, 279.529 --> 2.91176, 275.821 --> 8.64179, 261.319 --> 4.31915, 248.077 --> 2.61538, 235.32 --> 8.17003, 233.089 --> 6.05691, 230.455 --> 3.69697, 224.038 --> 2.46154 )
[LOG] Overall execution time: 7292.42 sec CPU time.
[LOG] Overall execution time: 7306 sec real time.
Synthesis time: 7306.02 sec (Real time) / 7080.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.29 sec (Real time) / 3.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1102.38 sec (Real time) / 1099.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 514 30 51 1 433
Raw AIGER output size: aag 5287 13 51 1 5207
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9788.11 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 2.46738 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1336 new AND gates.
[LOG] Size before ABC: 1677 AND gates.
[LOG] Size after ABC: 1336 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.40795/2 sec (0.024654/0 sec, 0.034527/0 sec, 0.044801/0 sec, 0.030836/0 sec, 0.071575/0 sec, 0.043238/0 sec, 0.667658/1 sec, 1.49066/1 sec )
[LOG] Nr of iterations: 309 (4, 10, 7, 6, 25, 10, 166, 81 )
[LOG] Total clause computation time: 0.580133/0 sec (0.020633/0.020633 sec, 0.023022/0.023022 sec, 0.028217/0.028217 sec, 0.025882/0.025882 sec, 0.039029/0.039029 sec, 0.032415/0.032415 sec, 0.107861/0.107861 sec, 0.303074/0.303074 sec )
[LOG] Total clause minimization time: 1.80199/2 sec (0.002274/0.002274 sec, 0.009639/0.009639 sec, 0.014878/0.014878 sec, 0.003235/0.003235 sec, 0.030113/0.030113 sec, 0.008658/0.008658 sec, 0.552864/0.552864 sec, 1.18033/1.18033 sec )
[LOG] Total clause size reduction: 45324 --> 1558 (549 --> 6, 1629 --> 37, 1032 --> 17, 725 --> 9, 3864 --> 73, 1125 --> 31, 26400 --> 1014, 10000 --> 371 )
[LOG] Average clause size reduction: 146.68 --> 5.04207 (137.25 --> 1.5, 162.9 --> 3.7, 147.429 --> 2.42857, 120.833 --> 1.5, 154.56 --> 2.92, 112.5 --> 3.1, 159.036 --> 6.10843, 123.457 --> 4.58025 )
[LOG] Overall execution time: 2.46982 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.82 sec (Real time) / 2.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.32 sec (Real time) / 5.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1556 7 28 1 1513
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 52.5929 sec CPU time.
[LOG] Relation determinization time: 54 sec real time.
[LOG] Final circuit size: 3610 new AND gates.
[LOG] Size before ABC: 4489 AND gates.
[LOG] Size after ABC: 3610 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 52.4011/53 sec (0.067829/1 sec, 0.056157/0 sec, 0.05716/0 sec, 0.467641/0 sec, 0.555278/1 sec, 26.8078/27 sec, 4.49767/4 sec, 8.53249/9 sec, 7.68814/7 sec, 3.67089/4 sec )
[LOG] Nr of iterations: 834 (6, 4, 6, 172, 14, 248, 82, 154, 111, 37 )
[LOG] Total clause computation time: 12.686/12 sec (0.058759/0.058759 sec, 0.050877/0.050877 sec, 0.047032/0.047032 sec, 0.101296/0.101296 sec, 0.527539/0.527539 sec, 4.08571/4.08571 sec, 0.807677/0.807677 sec, 2.23063/2.23063 sec, 2.38172/2.38172 sec, 2.39473/2.39473 sec )
[LOG] Total clause minimization time: 39.5616/41 sec (0.005574/0.005574 sec, 0.002107/0.002107 sec, 0.006838/0.006838 sec, 0.356278/0.356278 sec, 0.021928/0.021928 sec, 22.6862/22.6862 sec, 3.67243/3.67243 sec, 6.27252/6.27252 sec, 5.27685/5.27685 sec, 1.26085/1.26085 sec )
[LOG] Total clause size reduction: 154317 --> 4305 (1235 --> 12, 774 --> 4, 1010 --> 11, 45486 --> 1157, 2431 --> 31, 44460 --> 1157, 13608 --> 441, 23409 --> 703, 16720 --> 626, 5184 --> 163 )
[LOG] Average clause size reduction: 185.032 --> 5.16187 (205.833 --> 2, 193.5 --> 1, 168.333 --> 1.83333, 264.453 --> 6.72674, 173.643 --> 2.21429, 179.274 --> 4.66532, 165.951 --> 5.37805, 152.006 --> 4.56494, 150.631 --> 5.63964, 140.108 --> 4.40541 )
[LOG] Overall execution time: 52.5964 sec CPU time.
[LOG] Overall execution time: 54 sec real time.
Synthesis time: 53.50 sec (Real time) / 52.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.51 sec (Real time) / 2.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 38.49 sec (Real time) / 38.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3900 9 34 1 3847
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 331.228 sec CPU time.
[LOG] Relation determinization time: 337 sec real time.
[LOG] Final circuit size: 20286 new AND gates.
[LOG] Size before ABC: 30166 AND gates.
[LOG] Size after ABC: 20286 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 330.777/332 sec (0.181262/0 sec, 0.186741/1 sec, 0.110158/0 sec, 0.166277/0 sec, 0.139845/0 sec, 0.659823/1 sec, 0.361546/0 sec, 15.8935/16 sec, 53.9213/54 sec, 149.919/150 sec, 109.237/110 sec )
[LOG] Nr of iterations: 3817 (6, 9, 4, 14, 20, 63, 22, 975, 1179, 1198, 327 )
[LOG] Total clause computation time: 148.68/147 sec (0.161101/0.161101 sec, 0.165158/0.165158 sec, 0.096813/0.096813 sec, 0.136999/0.136999 sec, 0.094891/0.094891 sec, 0.232808/0.232808 sec, 0.28362/0.28362 sec, 4.5027/4.5027 sec, 8.87093/8.87093 sec, 57.4048/57.4048 sec, 76.7303/76.7303 sec )
[LOG] Total clause minimization time: 180.367/184 sec (0.01416/0.01416 sec, 0.015911/0.015911 sec, 0.008042/0.008042 sec, 0.023881/0.023881 sec, 0.038815/0.038815 sec, 0.41799/0.41799 sec, 0.07016/0.07016 sec, 11.2601/11.2601 sec, 44.6382/44.6382 sec, 91.7014/91.7014 sec, 32.1787/32.1787 sec )
[LOG] Total clause size reduction: 662757 --> 29972 (1470 --> 9, 2312 --> 22, 690 --> 6, 4017 --> 52, 4123 --> 46, 18476 --> 206, 4011 --> 79, 175320 --> 7568, 199082 --> 9156, 201096 --> 10411, 52160 --> 2417 )
[LOG] Average clause size reduction: 173.633 --> 7.85224 (245 --> 1.5, 256.889 --> 2.44444, 172.5 --> 1.5, 286.929 --> 3.71429, 206.15 --> 2.3, 293.27 --> 3.26984, 182.318 --> 3.59091, 179.815 --> 7.76205, 168.857 --> 7.7659, 167.86 --> 8.69032, 159.511 --> 7.39144 )
[LOG] Overall execution time: 331.233 sec CPU time.
[LOG] Overall execution time: 337 sec real time.
Synthesis time: 336.92 sec (Real time) / 326.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.70 sec (Real time) / 10.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1706.13 sec (Real time) / 1700.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 20625 11 38 1 20565
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 296.281 sec CPU time.
[LOG] Relation determinization time: 308 sec real time.
[LOG] Final circuit size: 24656 new AND gates.
[LOG] Size before ABC: 32648 AND gates.
[LOG] Size after ABC: 24656 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 295.576/297 sec (4.18527/5 sec, 8.44704/8 sec, 61.341/62 sec, 5.29644/5 sec, 44.4222/44 sec, 26.9166/27 sec, 31.4178/32 sec, 10.3389/10 sec, 42.8267/43 sec, 1.22178/1 sec, 48.4608/49 sec, 9.52328/10 sec, 1.17802/1 sec )
[LOG] Nr of iterations: 4179 (773, 378, 1871, 19, 330, 306, 298, 74, 87, 11, 9, 15, 8 )
[LOG] Total clause computation time: 122.727/120 sec (0.640967/0.640967 sec, 2.59074/2.59074 sec, 14.5628/14.5628 sec, 4.33728/4.33728 sec, 7.77817/7.77817 sec, 3.93523/3.93523 sec, 3.93185/3.93185 sec, 5.65409/5.65409 sec, 24.8784/24.8784 sec, 1.04895/1.04895 sec, 48.2388/48.2388 sec, 4.12362/4.12362 sec, 1.00568/1.00568 sec )
[LOG] Total clause minimization time: 170.775/174 sec (3.49103/3.49103 sec, 5.76777/5.76777 sec, 46.17/46.17 sec, 0.899025/0.899025 sec, 36.391/36.391 sec, 22.7467/22.7467 sec, 27.2489/27.2489 sec, 4.57324/4.57324 sec, 17.8184/17.8184 sec, 0.10213/0.10213 sec, 0.149487/0.149487 sec, 5.32134/5.32134 sec, 0.096371/0.096371 sec )
[LOG] Total clause size reduction: 1483222 --> 32389 (295676 --> 8556, 139490 --> 1894, 671330 --> 17085, 5922 --> 46, 114492 --> 1432, 102785 --> 1220, 96822 --> 1207, 21170 --> 407, 27950 --> 459, 2000 --> 20, 1560 --> 18, 2730 --> 31, 1295 --> 14 )
[LOG] Average clause size reduction: 354.923 --> 7.75042 (382.505 --> 11.0686, 369.021 --> 5.01058, 358.808 --> 9.13148, 311.684 --> 2.42105, 346.945 --> 4.33939, 335.899 --> 3.98693, 324.906 --> 4.05034, 286.081 --> 5.5, 321.264 --> 5.27586, 181.818 --> 1.81818, 173.333 --> 2, 182 --> 2.06667, 161.875 --> 1.75 )
[LOG] Overall execution time: 296.288 sec CPU time.
[LOG] Overall execution time: 308 sec real time.
Synthesis time: 308.09 sec (Real time) / 299.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.28 sec (Real time) / 11.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2628.13 sec (Real time) / 2619.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 25070 13 43 1 25001
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 359.201 sec CPU time.
[LOG] Relation determinization time: 376 sec real time.
[LOG] Final circuit size: 34255 new AND gates.
[LOG] Size before ABC: 45659 AND gates.
[LOG] Size after ABC: 34255 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 358.334/359 sec (5.33387/6 sec, 7.87704/7 sec, 98.2986/99 sec, 5.79534/6 sec, 26.3539/26 sec, 35.6824/36 sec, 36.5942/37 sec, 42.1007/42 sec, 15.1114/15 sec, 71.1687/71 sec, 1.5551/2 sec, 1.51083/1 sec, 9.51243/10 sec, 1.43941/1 sec )
[LOG] Nr of iterations: 5565 (859, 400, 2768, 14, 300, 358, 318, 331, 81, 99, 11, 9, 9, 8 )
[LOG] Total clause computation time: 104.855/108 sec (0.577745/0.577745 sec, 2.22764/2.22764 sec, 10.3939/10.3939 sec, 5.59891/5.59891 sec, 4.59372/4.59372 sec, 4.89517/4.89517 sec, 5.35891/5.35891 sec, 4.96656/4.96656 sec, 8.42142/8.42142 sec, 48.888/48.888 sec, 1.3193/1.3193 sec, 1.2973/1.2973 sec, 5.08422/5.08422 sec, 1.23183/1.23183 sec )
[LOG] Total clause minimization time: 250.643/247 sec (4.6932/4.6932 sec, 5.55569/5.55569 sec, 87.153/87.153 sec, 0.1363/0.1363 sec, 21.494/21.494 sec, 30.4754/30.4754 sec, 30.963/30.963 sec, 36.8118/36.8118 sec, 6.52937/6.52937 sec, 22.0858/22.0858 sec, 0.139432/0.139432 sec, 0.134813/0.134813 sec, 4.34309/4.34309 sec, 0.127898/0.127898 sec )
[LOG] Total clause size reduction: 2241418 --> 45364 (374088 --> 9714, 168777 --> 1805, 1134470 --> 27441, 4901 --> 18, 119301 --> 1207, 138516 --> 1430, 119509 --> 1331, 120780 --> 1345, 24400 --> 443, 29792 --> 551, 2140 --> 21, 1672 --> 17, 1672 --> 22, 1400 --> 19 )
[LOG] Average clause size reduction: 402.771 --> 8.15166 (435.492 --> 11.3085, 421.942 --> 4.5125, 409.852 --> 9.91366, 350.071 --> 1.28571, 397.67 --> 4.02333, 386.916 --> 3.99441, 375.814 --> 4.18553, 364.894 --> 4.06344, 301.235 --> 5.46914, 300.929 --> 5.56566, 194.545 --> 1.90909, 185.778 --> 1.88889, 185.778 --> 2.44444, 175 --> 2.375 )
[LOG] Overall execution time: 359.207 sec CPU time.
[LOG] Overall execution time: 376 sec real time.
Synthesis time: 376.92 sec (Real time) / 365.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.63 sec (Real time) / 11.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6698.90 sec (Real time) / 6680.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 34726 15 47 1 34650
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1305.14 sec CPU time.
[LOG] Relation determinization time: 1357 sec real time.
[LOG] Final circuit size: 62314 new AND gates.
[LOG] Size before ABC: 85784 AND gates.
[LOG] Size after ABC: 62314 AND gates.
[LOG] Time for optimizing with ABC: 49 seconds.
[LOG] Total time for all control signals: 1303.73/1307 sec (9.08344/9 sec, 12.4418/13 sec, 287.069/287 sec, 42.4917/43 sec, 92.8767/93 sec, 100.893/101 sec, 128.846/129 sec, 158.505/159 sec, 208.58/209 sec, 40.995/42 sec, 209.417/209 sec, 3.1077/4 sec, 3.22809/3 sec, 3.32265/3 sec, 2.87238/3 sec )
[LOG] Nr of iterations: 9439 (1221, 424, 5339, 19, 505, 399, 486, 398, 386, 114, 113, 8, 11, 11, 5 )
[LOG] Total clause computation time: 316.329/316 sec (1.07565/1.07565 sec, 3.42381/3.42381 sec, 43.037/43.037 sec, 41.7778/41.7778 sec, 13.4423/13.4423 sec, 12.926/12.926 sec, 13.1468/13.1468 sec, 11.5083/11.5083 sec, 13.0746/13.0746 sec, 21.762/21.762 sec, 130.265/130.265 sec, 2.70961/2.70961 sec, 2.82038/2.82038 sec, 2.74368/2.74368 sec, 2.61537/2.61537 sec )
[LOG] Total clause minimization time: 979.474/984 sec (7.89411/7.89411 sec, 8.85979/8.85979 sec, 241.552/241.552 sec, 0.557583/0.557583 sec, 78.7399/78.7399 sec, 87.2859/87.2859 sec, 114.849/114.849 sec, 146.338/146.338 sec, 194.776/194.776 sec, 18.8274/18.8274 sec, 78.7776/78.7776 sec, 0.251138/0.251138 sec, 0.249283/0.249283 sec, 0.416248/0.416248 sec, 0.100979/0.100979 sec )
[LOG] Total clause size reduction: 4269334 --> 85449 (602680 --> 15097, 203463 --> 1898, 2487508 --> 57858, 7758 --> 46, 229320 --> 2033, 162782 --> 1671, 193030 --> 2081, 153639 --> 1775, 144760 --> 1610, 38759 --> 700, 38304 --> 608, 1687 --> 13, 2370 --> 21, 2370 --> 31, 904 --> 7 )
[LOG] Average clause size reduction: 452.308 --> 9.05276 (493.595 --> 12.3645, 479.866 --> 4.47642, 465.913 --> 10.8369, 408.316 --> 2.42105, 454.099 --> 4.02574, 407.975 --> 4.18797, 397.181 --> 4.28189, 386.028 --> 4.4598, 375.026 --> 4.17098, 339.991 --> 6.14035, 338.973 --> 5.38053, 210.875 --> 1.625, 215.455 --> 1.90909, 215.455 --> 2.81818, 180.8 --> 1.4 )
[LOG] Overall execution time: 1305.15 sec CPU time.
[LOG] Overall execution time: 1357 sec real time.
Synthesis time: 1356.46 sec (Real time) / 1325.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.64 sec (Real time) / 17.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.13 sec (Real time) / 9972.29 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 62847 17 52 1 62763
=====================  amba8c7y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9863.77 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 6199.94 sec CPU time.
[LOG] Relation determinization time: 6479 sec real time.
[LOG] Final circuit size: 131587 new AND gates.
[LOG] Size before ABC: 187079 AND gates.
[LOG] Size after ABC: 131587 AND gates.
[LOG] Time for optimizing with ABC: 262 seconds.
[LOG] Total time for all control signals: 6195.66/6213 sec (19.4812/19 sec, 26.7191/27 sec, 851.953/855 sec, 185.944/186 sec, 446.102/448 sec, 389.811/391 sec, 372.346/373 sec, 562.507/564 sec, 649.217/651 sec, 485.231/486 sec, 557.672/559 sec, 262.372/263 sec, 785.126/788 sec, 11.0288/11 sec, 320.288/321 sec, 130.706/131 sec, 130.335/131 sec, 8.81623/9 sec )
[LOG] Nr of iterations: 18335 (1451, 587, 11715, 30, 599, 642, 538, 603, 586, 587, 467, 305, 147, 21, 21, 12, 19, 5 )
[LOG] Total clause computation time: 1452.07/1428 sec (1.82094/1.82094 sec, 6.32557/6.32557 sec, 112.823/112.823 sec, 37.1815/37.1815 sec, 45.5904/45.5904 sec, 35.1509/35.1509 sec, 36.432/36.432 sec, 51.4778/51.4778 sec, 48.6675/48.6675 sec, 37.0618/37.0618 sec, 40.1747/40.1747 sec, 96.8177/96.8177 sec, 528.578/528.578 sec, 9.14871/9.14871 sec, 279.659/279.659 sec, 35.3839/35.3839 sec, 41.5219/41.5219 sec, 8.25244/8.25244 sec )
[LOG] Total clause minimization time: 4714.55/4755 sec (17.4157/17.4157 sec, 20.0583/20.0583 sec, 729.896/729.896 sec, 148.361/148.361 sec, 398.518/398.518 sec, 352.842/352.842 sec, 334.238/334.238 sec, 508.613/508.613 sec, 598.182/598.182 sec, 446.227/446.227 sec, 515.385/515.385 sec, 163.743/163.743 sec, 255.538/255.538 sec, 1.51514/1.51514 sec, 40.2576/40.2576 sec, 94.9831/94.9831 sec, 88.4932/88.4932 sec, 0.279283/0.279283 sec )
[LOG] Total clause size reduction: 10676554 --> 186657 (922200 --> 18437, 365078 --> 2838, 7075256 --> 145698, 16269 --> 78, 328900 --> 2337, 345499 --> 2691, 283536 --> 2134, 311234 --> 2547, 296010 --> 2428, 290070 --> 2479, 225544 --> 2009, 132544 --> 1947, 63510 --> 868, 5920 --> 43, 5740 --> 53, 3102 --> 25, 5058 --> 38, 1084 --> 7 )
[LOG] Average clause size reduction: 582.305 --> 10.1804 (635.562 --> 12.7064, 621.939 --> 4.83475, 603.948 --> 12.4369, 542.3 --> 2.6, 549.082 --> 3.9015, 538.16 --> 4.19159, 527.019 --> 3.96654, 516.143 --> 4.22388, 505.137 --> 4.14334, 494.157 --> 4.22317, 482.964 --> 4.30193, 434.57 --> 6.38361, 432.041 --> 5.90476, 281.905 --> 2.04762, 273.333 --> 2.52381, 258.5 --> 2.08333, 266.211 --> 2, 216.8 --> 1.4 )
[LOG] Overall execution time: 6199.95 sec CPU time.
[LOG] Overall execution time: 6479 sec real time.
Synthesis time: 6479.11 sec (Real time) / 6353.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 39.61 sec (Real time) / 39.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.08 sec (Real time) / 9972.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 132270 21 61 1 132170
=====================  amba10c5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9835.34 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 4.75713 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1788 new AND gates.
[LOG] Size before ABC: 2316 AND gates.
[LOG] Size after ABC: 1788 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.67668/5 sec (0.03267/0 sec, 0.025009/1 sec, 0.034248/0 sec, 0.036336/0 sec, 0.085358/0 sec, 0.044673/0 sec, 1.71556/1 sec, 2.70283/3 sec )
[LOG] Nr of iterations: 375 (6, 2, 12, 9, 11, 12, 247, 76 )
[LOG] Total clause computation time: 2.73159/5 sec (0.027241/0.027241 sec, 0.022573/0.022573 sec, 0.023834/0.023834 sec, 0.028112/0.028112 sec, 0.047855/0.047855 sec, 0.031683/0.031683 sec, 0.801002/0.801002 sec, 1.74929/1.74929 sec )
[LOG] Total clause minimization time: 1.91298/0 sec (0.003144/0.003144 sec, 0.000557/0.000557 sec, 0.008264/0.008264 sec, 0.006064/0.006064 sec, 0.035266/0.035266 sec, 0.010654/0.010654 sec, 0.904618/0.904618 sec, 0.944415/0.944415 sec )
[LOG] Total clause size reduction: 49936 --> 2207 (990 --> 10, 209 --> 1, 2387 --> 39, 1232 --> 14, 1430 --> 22, 1595 --> 33, 32718 --> 1665, 9375 --> 423 )
[LOG] Average clause size reduction: 133.163 --> 5.88533 (165 --> 1.66667, 104.5 --> 0.5, 198.917 --> 3.25, 136.889 --> 1.55556, 130 --> 2, 132.917 --> 2.75, 132.462 --> 6.74089, 123.355 --> 5.56579 )
[LOG] Overall execution time: 4.75988 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.18 sec (Real time) / 4.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.85 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.05 sec (Real time) / 9.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2023 7 31 1 1977
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 51.5687 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 4578 new AND gates.
[LOG] Size before ABC: 5976 AND gates.
[LOG] Size after ABC: 4578 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 51.3999/51 sec (0.048803/0 sec, 0.059511/0 sec, 0.053032/0 sec, 0.344142/0 sec, 0.253111/0 sec, 2.87179/3 sec, 4.11345/4 sec, 28.7286/29 sec, 8.92233/9 sec, 6.0051/6 sec )
[LOG] Nr of iterations: 1048 (6, 7, 7, 132, 8, 266, 110, 265, 187, 60 )
[LOG] Total clause computation time: 10.3784/12 sec (0.040136/0.040136 sec, 0.045603/0.045603 sec, 0.043221/0.043221 sec, 0.073541/0.073541 sec, 0.233503/0.233503 sec, 0.401827/0.401827 sec, 1.06108/1.06108 sec, 2.17687/2.17687 sec, 2.1502/2.1502 sec, 4.15238/4.15238 sec )
[LOG] Total clause minimization time: 40.8493/39 sec (0.005793/0.005793 sec, 0.0113/0.0113 sec, 0.007269/0.007269 sec, 0.263453/0.263453 sec, 0.01557/0.01557 sec, 2.44951/2.44951 sec, 3.03471/3.03471 sec, 26.5021/26.5021 sec, 6.72809/6.72809 sec, 1.83153/1.83153 sec )
[LOG] Total clause size reduction: 174612 --> 5794 (1215 --> 10, 1446 --> 15, 1158 --> 15, 34322 --> 912, 1246 --> 18, 45315 --> 1269, 17331 --> 579, 38016 --> 1358, 26598 --> 1223, 7965 --> 395 )
[LOG] Average clause size reduction: 166.615 --> 5.52863 (202.5 --> 1.66667, 206.571 --> 2.14286, 165.429 --> 2.14286, 260.015 --> 6.90909, 155.75 --> 2.25, 170.357 --> 4.77068, 157.555 --> 5.26364, 143.457 --> 5.12453, 142.235 --> 6.54011, 132.75 --> 6.58333 )
[LOG] Overall execution time: 51.572 sec CPU time.
[LOG] Overall execution time: 52 sec real time.
Synthesis time: 52.63 sec (Real time) / 51.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.81 sec (Real time) / 3.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 85.90 sec (Real time) / 85.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 4864 9 36 1 4809
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 1027.54 sec CPU time.
[LOG] Relation determinization time: 1040 sec real time.
[LOG] Final circuit size: 33550 new AND gates.
[LOG] Size before ABC: 51540 AND gates.
[LOG] Size after ABC: 33550 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 1026.47/1029 sec (0.484733/0 sec, 0.536213/1 sec, 0.258228/0 sec, 0.934976/1 sec, 0.250169/0 sec, 3.00748/3 sec, 0.335639/1 sec, 120.393/120 sec, 140.511/141 sec, 428.023/429 sec, 331.736/333 sec )
[LOG] Nr of iterations: 5372 (8, 6, 10, 9, 9, 74, 25, 1280, 1754, 1708, 489 )
[LOG] Total clause computation time: 545.64/553 sec (0.459304/0.459304 sec, 0.513591/0.513591 sec, 0.228826/0.228826 sec, 0.911659/0.911659 sec, 0.210153/0.210153 sec, 0.510183/0.510183 sec, 0.209757/0.209757 sec, 90.1177/90.1177 sec, 18.9927/18.9927 sec, 176.585/176.585 sec, 256.901/256.901 sec )
[LOG] Total clause minimization time: 477.091/473 sec (0.015795/0.015795 sec, 0.013454/0.013454 sec, 0.020224/0.020224 sec, 0.01422/0.01422 sec, 0.030943/0.030943 sec, 2.47927/2.47927 sec, 0.112586/0.112586 sec, 30.0287/30.0287 sec, 120.485/120.485 sec, 249.701/249.701 sec, 74.1893/74.1893 sec )
[LOG] Total clause size reduction: 944994 --> 51352 (2135 --> 18, 1500 --> 11, 2106 --> 20, 2296 --> 16, 1840 --> 16, 20148 --> 244, 4680 --> 99, 235336 --> 11590, 303269 --> 17341, 293604 --> 17739, 78080 --> 4258 )
[LOG] Average clause size reduction: 175.911 --> 9.5592 (266.875 --> 2.25, 250 --> 1.83333, 210.6 --> 2, 255.111 --> 1.77778, 204.444 --> 1.77778, 272.27 --> 3.2973, 187.2 --> 3.96, 183.856 --> 9.05469, 172.901 --> 9.88655, 171.899 --> 10.3858, 159.673 --> 8.70757 )
[LOG] Overall execution time: 1027.55 sec CPU time.
[LOG] Overall execution time: 1040 sec real time.
Synthesis time: 1040.18 sec (Real time) / 1015.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.55 sec (Real time) / 9.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5550.15 sec (Real time) / 5532.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 33900 11 42 1 33836
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1061.53 sec CPU time.
[LOG] Relation determinization time: 1120 sec real time.
[LOG] Final circuit size: 56117 new AND gates.
[LOG] Size before ABC: 80465 AND gates.
[LOG] Size after ABC: 56117 AND gates.
[LOG] Time for optimizing with ABC: 55 seconds.
[LOG] Total time for all control signals: 1060.65/1063 sec (23.1401/23 sec, 36.3806/36 sec, 352.525/354 sec, 12.7683/13 sec, 87.8902/88 sec, 112.941/113 sec, 159.723/160 sec, 39.619/40 sec, 136.03/136 sec, 2.96242/3 sec, 55.772/56 sec, 37.8861/38 sec, 3.01477/3 sec )
[LOG] Nr of iterations: 7587 (3035, 351, 3154, 21, 228, 307, 271, 74, 97, 13, 11, 10, 15 )
[LOG] Total clause computation time: 297.79/279 sec (2.3143/2.3143 sec, 9.97219/9.97219 sec, 49.9602/49.9602 sec, 12.039/12.039 sec, 13.0386/13.0386 sec, 14.0178/14.0178 sec, 13.8369/13.8369 sec, 21.287/21.287 sec, 79.225/79.225 sec, 2.5109/2.5109 sec, 55.2993/55.2993 sec, 21.8191/21.8191 sec, 2.46978/2.46978 sec )
[LOG] Total clause minimization time: 755.703/773 sec (20.3699/20.3699 sec, 26.077/26.077 sec, 299.496/299.496 sec, 0.554482/0.554482 sec, 74.3687/74.3687 sec, 98.287/98.287 sec, 145.257/145.257 sec, 18.0216/18.0216 sec, 56.433/56.433 sec, 0.280324/0.280324 sec, 0.29982/0.29982 sec, 15.8958/15.8958 sec, 0.362575/0.362575 sec )
[LOG] Total clause size reduction: 2772419 --> 80207 (1171124 --> 41649, 130550 --> 1644, 1141386 --> 32265, 6640 --> 53, 79677 --> 1024, 104040 --> 1370, 80730 --> 1162, 20075 --> 370, 28608 --> 570, 2316 --> 24, 1890 --> 23, 1701 --> 21, 3682 --> 32 )
[LOG] Average clause size reduction: 365.417 --> 10.5716 (385.873 --> 13.7229, 371.937 --> 4.68376, 361.885 --> 10.2299, 316.19 --> 2.52381, 349.461 --> 4.49123, 338.893 --> 4.46254, 297.897 --> 4.28782, 271.284 --> 5, 294.928 --> 5.87629, 178.154 --> 1.84615, 171.818 --> 2.09091, 170.1 --> 2.1, 245.467 --> 2.13333 )
[LOG] Overall execution time: 1061.54 sec CPU time.
[LOG] Overall execution time: 1120 sec real time.
Synthesis time: 1119.93 sec (Real time) / 1089.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.93 sec (Real time) / 21.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5897.13 sec (Real time) / 5879.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 56534 13 47 1 56461
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 4127.1 sec CPU time.
[LOG] Relation determinization time: 4395 sec real time.
[LOG] Final circuit size: 115279 new AND gates.
[LOG] Size before ABC: 174307 AND gates.
[LOG] Size after ABC: 115279 AND gates.
[LOG] Time for optimizing with ABC: 257 seconds.
[LOG] Total time for all control signals: 4125.67/4135 sec (58.0594/58 sec, 96.8906/97 sec, 1440.61/1445 sec, 105.661/106 sec, 324.291/325 sec, 420.601/421 sec, 295.795/297 sec, 661.119/663 sec, 119.467/120 sec, 478.017/479 sec, 8.46745/8 sec, 7.96161/7 sec, 100.976/101 sec, 7.75144/8 sec )
[LOG] Nr of iterations: 14366 (6000, 413, 6350, 20, 364, 355, 235, 393, 100, 94, 14, 9, 11, 8 )
[LOG] Total clause computation time: 963.774/993 sec (5.39312/5.39312 sec, 17.7336/17.7336 sec, 296.722/296.722 sec, 101.108/101.108 sec, 44.2417/44.2417 sec, 44.0556/44.0556 sec, 34.5706/34.5706 sec, 48.4869/48.4869 sec, 52.1982/52.1982 sec, 253.588/253.588 sec, 7.24358/7.24358 sec, 7.133/7.133 sec, 44.2123/44.2123 sec, 7.08727/7.08727 sec )
[LOG] Total clause minimization time: 3141.63/3128 sec (51.5725/51.5725 sec, 78.528/78.528 sec, 1133.94/1133.94 sec, 4.19743/4.19743 sec, 278.761/278.761 sec, 375.114/375.114 sec, 260.181/260.181 sec, 611.031/611.031 sec, 66.5168/66.5168 sec, 223.757/223.757 sec, 0.839899/0.839899 sec, 0.472068/0.472068 sec, 56.4034/56.4034 sec, 0.312651/0.312651 sec )
[LOG] Total clause size reduction: 5952830 --> 174016 (2621563 --> 92580, 174688 --> 1940, 2609439 --> 72288, 7182 --> 49, 133221 --> 1593, 126024 --> 1547, 80730 --> 1033, 130928 --> 1817, 30294 --> 536, 30969 --> 543, 2730 --> 31, 1640 --> 17, 2050 --> 28, 1372 --> 14 )
[LOG] Average clause size reduction: 414.369 --> 12.113 (436.927 --> 15.43, 422.973 --> 4.69734, 410.935 --> 11.3839, 359.1 --> 2.45, 365.992 --> 4.37637, 354.997 --> 4.35775, 343.532 --> 4.39574, 333.15 --> 4.62341, 302.94 --> 5.36, 329.457 --> 5.7766, 195 --> 2.21429, 182.222 --> 1.88889, 186.364 --> 2.54545, 171.5 --> 1.75 )
[LOG] Overall execution time: 4127.1 sec CPU time.
[LOG] Overall execution time: 4395 sec real time.
Synthesis time: 4394.70 sec (Real time) / 4293.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 28.32 sec (Real time) / 27.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.09 sec (Real time) / 9972.40 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 115751 15 52 1 115670
=====================  amba7b5y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9844.56 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9720.58 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9788.64 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 3.60642 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1418 new AND gates.
[LOG] Size before ABC: 1860 AND gates.
[LOG] Size after ABC: 1418 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.52772/4 sec (0.033743/0 sec, 0.041609/1 sec, 0.049236/0 sec, 0.036084/0 sec, 0.115571/0 sec, 0.070191/0 sec, 1.25138/1 sec, 1.92991/2 sec )
[LOG] Nr of iterations: 341 (6, 9, 8, 8, 22, 18, 206, 64 )
[LOG] Total clause computation time: 1.04227/2 sec (0.026554/0.026554 sec, 0.027378/0.027378 sec, 0.03145/0.03145 sec, 0.027582/0.027582 sec, 0.046787/0.046787 sec, 0.044596/0.044596 sec, 0.190082/0.190082 sec, 0.647843/0.647843 sec )
[LOG] Total clause minimization time: 2.45266/2 sec (0.004868/0.004868 sec, 0.012021/0.012021 sec, 0.015662/0.015662 sec, 0.006298/0.006298 sec, 0.065861/0.065861 sec, 0.022837/0.022837 sec, 1.05126/1.05126 sec, 1.27385/1.27385 sec )
[LOG] Total clause size reduction: 44267 --> 1759 (950 --> 16, 1504 --> 25, 1253 --> 22, 1057 --> 16, 2940 --> 60, 2227 --> 66, 26650 --> 1263, 7686 --> 291 )
[LOG] Average clause size reduction: 129.815 --> 5.15836 (158.333 --> 2.66667, 167.111 --> 2.77778, 156.625 --> 2.75, 132.125 --> 2, 133.636 --> 2.72727, 123.722 --> 3.66667, 129.369 --> 6.13107, 120.094 --> 4.54688 )
[LOG] Overall execution time: 3.60914 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.01 sec (Real time) / 3.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.55 sec (Real time) / 7.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1645 7 31 1 1599
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 353.647 sec CPU time.
[LOG] Relation determinization time: 356 sec real time.
[LOG] Final circuit size: 9233 new AND gates.
[LOG] Size before ABC: 12627 AND gates.
[LOG] Size after ABC: 9233 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 353.206/354 sec (0.181437/0 sec, 0.159557/0 sec, 0.152322/1 sec, 0.379804/0 sec, 0.194725/0 sec, 130.887/131 sec, 4.14834/4 sec, 109.178/110 sec, 72.8919/73 sec, 35.0323/35 sec )
[LOG] Nr of iterations: 1922 (6, 4, 12, 93, 13, 472, 109, 427, 633, 153 )
[LOG] Total clause computation time: 71.9777/65 sec (0.163356/0.163356 sec, 0.150975/0.150975 sec, 0.123604/0.123604 sec, 0.16375/0.16375 sec, 0.159525/0.159525 sec, 13.5322/13.5322 sec, 1.68478/1.68478 sec, 7.30105/7.30105 sec, 18.7496/18.7496 sec, 29.9489/29.9489 sec )
[LOG] Total clause minimization time: 280.625/289 sec (0.012226/0.012226 sec, 0.00314/0.00314 sec, 0.022765/0.022765 sec, 0.205537/0.205537 sec, 0.028281/0.028281 sec, 117.269/117.269 sec, 2.43292/2.43292 sec, 101.743/101.743 sec, 53.8946/53.8946 sec, 5.01403/5.01403 sec )
[LOG] Total clause size reduction: 323739 --> 12454 (1210 --> 13, 759 --> 3, 2288 --> 27, 24012 --> 577, 2316 --> 27, 85722 --> 3023, 18252 --> 604, 67308 --> 2645, 99224 --> 4460, 22648 --> 1075 )
[LOG] Average clause size reduction: 168.439 --> 6.47971 (201.667 --> 2.16667, 189.75 --> 0.75, 190.667 --> 2.25, 258.194 --> 6.2043, 178.154 --> 2.07692, 181.614 --> 6.40466, 167.45 --> 5.54128, 157.63 --> 6.19438, 156.752 --> 7.04581, 148.026 --> 7.02614 )
[LOG] Overall execution time: 353.652 sec CPU time.
[LOG] Overall execution time: 356 sec real time.
Synthesis time: 355.93 sec (Real time) / 351.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.21 sec (Real time) / 8.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 366.57 sec (Real time) / 365.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 9518 9 37 1 9462
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 2427.65 sec CPU time.
[LOG] Relation determinization time: 2446 sec real time.
[LOG] Final circuit size: 41021 new AND gates.
[LOG] Size before ABC: 65524 AND gates.
[LOG] Size after ABC: 41021 AND gates.
[LOG] Time for optimizing with ABC: 14 seconds.
[LOG] Total time for all control signals: 2425.83/2431 sec (0.777328/1 sec, 1.52399/2 sec, 0.6709/0 sec, 1.90261/2 sec, 0.653074/1 sec, 27.6055/28 sec, 1.1123/1 sec, 91.2117/91 sec, 344.006/345 sec, 1136.47/1138 sec, 819.893/822 sec )
[LOG] Nr of iterations: 7249 (8, 5, 11, 18, 15, 56, 27, 1802, 2151, 2609, 547 )
[LOG] Total clause computation time: 1250.49/1253 sec (0.717604/0.717604 sec, 1.4598/1.4598 sec, 0.580289/0.580289 sec, 1.6996/1.6996 sec, 0.565428/0.565428 sec, 1.50925/1.50925 sec, 0.761227/0.761227 sec, 21.2626/21.2626 sec, 35.1042/35.1042 sec, 524.615/524.615 sec, 662.219/662.219 sec )
[LOG] Total clause minimization time: 1167.3/1169 sec (0.042868/0.042868 sec, 0.047566/0.047566 sec, 0.07255/0.07255 sec, 0.183148/0.183148 sec, 0.070083/0.070083 sec, 26.0706/26.0706 sec, 0.323246/0.323246 sec, 69.1423/69.1423 sec, 306.996/306.996 sec, 607.896/607.896 sec, 156.459/156.459 sec )
[LOG] Total clause size reduction: 1290022 --> 65339 (2114 --> 20, 1188 --> 9, 2390 --> 21, 4913 --> 55, 3164 --> 39, 15290 --> 183, 5200 --> 106, 340389 --> 15977, 374100 --> 19178, 451184 --> 25190, 90090 --> 4561 )
[LOG] Average clause size reduction: 177.959 --> 9.01352 (264.25 --> 2.5, 237.6 --> 1.8, 217.273 --> 1.90909, 272.944 --> 3.05556, 210.933 --> 2.6, 273.036 --> 3.26786, 192.593 --> 3.92593, 188.895 --> 8.86626, 173.919 --> 8.91585, 172.934 --> 9.65504, 164.698 --> 8.33821 )
[LOG] Overall execution time: 2427.66 sec CPU time.
[LOG] Overall execution time: 2446 sec real time.
Synthesis time: 2446.38 sec (Real time) / 2395.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.34 sec (Real time) / 12.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.07 sec (Real time) / 9974.05 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 41368 11 43 1 41303
=====================  amba5f17y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9868.58 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9911.37 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9922.38 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009751 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004272/0 sec (0.004272/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.002627/0 sec (0.002627/0.002627 sec )
[LOG] Total clause minimization time: 0.000276/0 sec (0.000276/0.000276 sec )
[LOG] Total clause size reduction: 358 --> 2 (358 --> 2 )
[LOG] Average clause size reduction: 119.333 --> 0.666667 (119.333 --> 0.666667 )
[LOG] Overall execution time: 0.011839 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.062152 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029957/0 sec (0.029957/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.022071/0 sec (0.022071/0.022071 sec )
[LOG] Total clause minimization time: 0.005415/0 sec (0.005415/0.005415 sec )
[LOG] Total clause size reduction: 2960 --> 15 (2960 --> 15 )
[LOG] Average clause size reduction: 269.091 --> 1.36364 (269.091 --> 1.36364 )
[LOG] Overall execution time: 0.065443 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 607 3 84 1 519
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.101364 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 104 new AND gates.
[LOG] Size before ABC: 116 AND gates.
[LOG] Size after ABC: 104 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042517/0 sec (0.042517/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.03022/0 sec (0.03022/0.03022 sec )
[LOG] Total clause minimization time: 0.008552/0 sec (0.008552/0.008552 sec )
[LOG] Total clause size reduction: 4122 --> 21 (4122 --> 21 )
[LOG] Average clause size reduction: 412.2 --> 2.1 (412.2 --> 2.1 )
[LOG] Overall execution time: 0.107201 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 975 3 133 1 838
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.017583 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00884/0 sec (0.00884/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.006679/0 sec (0.006679/0.006679 sec )
[LOG] Total clause minimization time: 0.000808/0 sec (0.000808/0.000808 sec )
[LOG] Total clause size reduction: 992 --> 5 (992 --> 5 )
[LOG] Average clause size reduction: 198.4 --> 1 (198.4 --> 1 )
[LOG] Overall execution time: 0.020012 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.108564 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043964/0 sec (0.043964/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.032556/0 sec (0.032556/0.032556 sec )
[LOG] Total clause minimization time: 0.008077/0 sec (0.008077/0.008077 sec )
[LOG] Total clause size reduction: 5369 --> 20 (5369 --> 20 )
[LOG] Average clause size reduction: 383.5 --> 1.42857 (383.5 --> 1.42857 )
[LOG] Overall execution time: 0.113346 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 743 3 112 1 627
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.135468 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 42 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 42 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04654/0 sec (0.04654/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.032118/0 sec (0.032118/0.032118 sec )
[LOG] Total clause minimization time: 0.009856/0 sec (0.009856/0.009856 sec )
[LOG] Total clause size reduction: 6160 --> 22 (6160 --> 22 )
[LOG] Average clause size reduction: 513.333 --> 1.83333 (513.333 --> 1.83333 )
[LOG] Overall execution time: 0.142665 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 1006 3 161 1 841
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026462 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016914/0 sec (0.016914/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.01441/0 sec (0.01441/0.01441 sec )
[LOG] Total clause minimization time: 0.001193/0 sec (0.001193/0.001193 sec )
[LOG] Total clause size reduction: 808 --> 7 (808 --> 7 )
[LOG] Average clause size reduction: 161.6 --> 1.4 (161.6 --> 1.4 )
[LOG] Overall execution time: 0.028602 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 390 3 56 1 330
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.093897 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 105 new AND gates.
[LOG] Size before ABC: 116 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03929/0 sec (0.03929/0 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.028261/0 sec (0.028261/0.028261 sec )
[LOG] Total clause minimization time: 0.007919/0 sec (0.007919/0.007919 sec )
[LOG] Total clause size reduction: 5344 --> 20 (5344 --> 20 )
[LOG] Average clause size reduction: 314.353 --> 1.17647 (314.353 --> 1.17647 )
[LOG] Overall execution time: 0.097858 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 745 3 98 1 643
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002324 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000978/0 sec (0.000978/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000708/0 sec (0.000708/0.000708 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00302 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003145 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001589/0 sec (0.001589/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001192/0 sec (0.001192/0.001192 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00399 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00854 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005074/0 sec (0.005074/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.004168/0 sec (0.004168/0.004168 sec )
[LOG] Total clause minimization time: 0.000256/0 sec (0.000256/0.000256 sec )
[LOG] Total clause size reduction: 200 --> 3 (200 --> 3 )
[LOG] Average clause size reduction: 66.6667 --> 1 (66.6667 --> 1 )
[LOG] Overall execution time: 0.009708 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 185 1 32 1 151
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.025891 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 49 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 49 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015286/0 sec (0.015286/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.013421/0 sec (0.013421/0.013421 sec )
[LOG] Total clause minimization time: 0.000745/0 sec (0.000745/0.000745 sec )
[LOG] Total clause size reduction: 332 --> 4 (332 --> 4 )
[LOG] Average clause size reduction: 110.667 --> 1.33333 (110.667 --> 1.33333 )
[LOG] Overall execution time: 0.027759 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 358 1 56 1 300
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015602 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009906/0 sec (0.00793/0 sec, 0.001976/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.007263/0 sec (0.006453/0.006453 sec, 0.00081/0.00081 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017865 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.032954 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01932/0 sec (0.017081/0 sec, 0.002239/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.014548/0 sec (0.01442/0.01442 sec, 0.000128/0.000128 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.037162 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00771 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004976/0 sec (0.004347/0 sec, 0.000629/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.003681/0 sec (0.003645/0.003645 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008996 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.010673 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007228/0 sec (0.00623/0 sec, 0.000998/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.005104/0 sec (0.005054/0.005054 sec, 5e-05/5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012748 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.003144 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001549/0 sec (0.001549/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001268/0 sec (0.001268/0.001268 sec )
[LOG] Total clause minimization time: 4.5e-05/0 sec (4.5e-05/4.5e-05 sec )
[LOG] Total clause size reduction: 30 --> 1 (30 --> 1 )
[LOG] Average clause size reduction: 15 --> 0.5 (15 --> 0.5 )
[LOG] Overall execution time: 0.003806 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.004021 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001744/0 sec (0.001744/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001312/0 sec (0.001312/0.001312 sec )
[LOG] Total clause minimization time: 6e-05/0 sec (6e-05/6e-05 sec )
[LOG] Total clause size reduction: 48 --> 1 (48 --> 1 )
[LOG] Average clause size reduction: 24 --> 0.5 (24 --> 0.5 )
[LOG] Overall execution time: 0.004909 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.025989 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 50 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.020175/0 sec (0.008843/0 sec, 0.011332/0 sec )
[LOG] Nr of iterations: 17 (8, 9 )
[LOG] Total clause computation time: 0.014764/0 sec (0.006021/0.006021 sec, 0.008743/0.008743 sec )
[LOG] Total clause minimization time: 0.003854/0 sec (0.001996/0.001996 sec, 0.001858/0.001858 sec )
[LOG] Total clause size reduction: 1763 --> 37 (987 --> 21, 776 --> 16 )
[LOG] Average clause size reduction: 103.706 --> 2.17647 (123.375 --> 2.625, 86.2222 --> 1.77778 )
[LOG] Overall execution time: 0.027272 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 219 2 36 1 179
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.053867 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 74 new AND gates.
[LOG] Size before ABC: 109 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035477/0 sec (0.014887/0 sec, 0.02059/0 sec )
[LOG] Nr of iterations: 20 (11, 9 )
[LOG] Total clause computation time: 0.024696/0 sec (0.009062/0.009062 sec, 0.015634/0.015634 sec )
[LOG] Total clause minimization time: 0.008121/0 sec (0.004386/0.004386 sec, 0.003735/0.003735 sec )
[LOG] Total clause size reduction: 3620 --> 36 (2340 --> 21, 1280 --> 15 )
[LOG] Average clause size reduction: 181 --> 1.8 (212.727 --> 1.90909, 142.222 --> 1.66667 )
[LOG] Overall execution time: 0.055931 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 409 2 63 1 342
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013472 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009507/0 sec (0.004144/0 sec, 0.005363/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.006828/0 sec (0.002843/0.002843 sec, 0.003985/0.003985 sec )
[LOG] Total clause minimization time: 0.001428/0 sec (0.000648/0.000648 sec, 0.00078/0.00078 sec )
[LOG] Total clause size reduction: 811 --> 8 (520 --> 5, 291 --> 3 )
[LOG] Average clause size reduction: 90.1111 --> 0.888889 (104 --> 1, 72.75 --> 0.75 )
[LOG] Overall execution time: 0.014723 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 193 2 28 1 161
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.04251 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03034/0 sec (0.013374/0 sec, 0.016966/0 sec )
[LOG] Nr of iterations: 23 (16, 7 )
[LOG] Total clause computation time: 0.022302/0 sec (0.008276/0.008276 sec, 0.014026/0.014026 sec )
[LOG] Total clause minimization time: 0.005691/0 sec (0.003808/0.003808 sec, 0.001883/0.001883 sec )
[LOG] Total clause size reduction: 4170 --> 36 (3210 --> 30, 960 --> 6 )
[LOG] Average clause size reduction: 181.304 --> 1.56522 (200.625 --> 1.875, 137.143 --> 0.857143 )
[LOG] Overall execution time: 0.044271 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 317 2 49 1 264
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.038085 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031918/0 sec (0.007906/0 sec, 0.011669/0 sec, 0.012343/0 sec )
[LOG] Nr of iterations: 25 (9, 11, 5 )
[LOG] Total clause computation time: 0.024435/0 sec (0.005425/0.005425 sec, 0.008576/0.008576 sec, 0.010434/0.010434 sec )
[LOG] Total clause minimization time: 0.004871/0 sec (0.001573/0.001573 sec, 0.002214/0.002214 sec, 0.001084/0.001084 sec )
[LOG] Total clause size reduction: 3600 --> 36 (1504 --> 13, 1580 --> 19, 516 --> 4 )
[LOG] Average clause size reduction: 144 --> 1.44 (167.111 --> 1.44444, 143.636 --> 1.72727, 103.2 --> 0.8 )
[LOG] Overall execution time: 0.039549 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 296 3 36 1 254
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.112073 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 138 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085896/0 sec (0.021154/0 sec, 0.031186/0 sec, 0.033556/0 sec )
[LOG] Nr of iterations: 48 (20, 16, 12 )
[LOG] Total clause computation time: 0.0561/0 sec (0.011465/0.011465 sec, 0.021459/0.021459 sec, 0.023176/0.023176 sec )
[LOG] Total clause minimization time: 0.024537/0 sec (0.007751/0.007751 sec, 0.008022/0.008022 sec, 0.008764/0.008764 sec )
[LOG] Total clause size reduction: 12095 --> 77 (5852 --> 37, 3900 --> 25, 2343 --> 15 )
[LOG] Average clause size reduction: 251.979 --> 1.60417 (292.6 --> 1.85, 243.75 --> 1.5625, 195.25 --> 1.25 )
[LOG] Overall execution time: 0.11447 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 494 3 63 1 425
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 4.34078 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 482 new AND gates.
[LOG] Size before ABC: 756 AND gates.
[LOG] Size after ABC: 482 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.82898/4 sec (0.290069/0 sec, 1.05049/1 sec, 2.48842/3 sec )
[LOG] Nr of iterations: 157 (9, 81, 67 )
[LOG] Total clause computation time: 1.37376/0 sec (0.268153/0.268153 sec, 0.619323/0.619323 sec, 0.48628/0.48628 sec )
[LOG] Total clause minimization time: 2.42207/4 sec (0.013814/0.013814 sec, 0.418739/0.418739 sec, 1.98952/1.98952 sec )
[LOG] Total clause size reduction: 24632 --> 711 (1768 --> 18, 13360 --> 376, 9504 --> 317 )
[LOG] Average clause size reduction: 156.892 --> 4.52866 (196.444 --> 2, 164.938 --> 4.64198, 141.851 --> 4.73134 )
[LOG] Overall execution time: 4.34571 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.54 sec (Real time) / 4.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 773 2 52 1 716
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 1260.7 sec CPU time.
[LOG] Relation determinization time: 1263 sec real time.
[LOG] Final circuit size: 1454 new AND gates.
[LOG] Size before ABC: 2362 AND gates.
[LOG] Size after ABC: 1454 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1230.96/1232 sec (95.248/95 sec, 462.609/463 sec, 673.107/674 sec )
[LOG] Nr of iterations: 476 (22, 305, 149 )
[LOG] Total clause computation time: 287.035/293 sec (92.8531/92.8531 sec, 86.972/86.972 sec, 107.21/107.21 sec )
[LOG] Total clause minimization time: 942.361/938 sec (2.20667/2.20667 sec, 374.709/374.709 sec, 565.446/565.446 sec )
[LOG] Total clause size reduction: 127760 --> 2300 (7728 --> 50, 84512 --> 1501, 35520 --> 749 )
[LOG] Average clause size reduction: 268.403 --> 4.83193 (351.273 --> 2.27273, 277.089 --> 4.92131, 238.389 --> 5.02685 )
[LOG] Overall execution time: 1260.78 sec CPU time.
[LOG] Overall execution time: 1263 sec real time.
Synthesis time: 1263.22 sec (Real time) / 1210.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1940 2 91 1 1844
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 13.4434 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 2262 new AND gates.
[LOG] Size before ABC: 3634 AND gates.
[LOG] Size after ABC: 2262 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.3564/13 sec (0.399045/1 sec, 2.22139/2 sec, 4.21089/4 sec, 5.52504/6 sec )
[LOG] Nr of iterations: 475 (7, 227, 167, 74 )
[LOG] Total clause computation time: 2.54675/3 sec (0.373388/0.373388 sec, 0.420456/0.420456 sec, 0.661589/0.661589 sec, 1.09132/1.09132 sec )
[LOG] Total clause minimization time: 9.71142/10 sec (0.015288/0.015288 sec, 1.76642/1.76642 sec, 3.51684/3.51684 sec, 4.41287/4.41287 sec )
[LOG] Total clause size reduction: 204290 --> 3539 (3462 --> 13, 108480 --> 1979, 66068 --> 1171, 26280 --> 376 )
[LOG] Average clause size reduction: 430.084 --> 7.45053 (494.571 --> 1.85714, 477.885 --> 8.71806, 395.617 --> 7.01198, 355.135 --> 5.08108 )
[LOG] Overall execution time: 13.4518 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.93 sec (Real time) / 13.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.25 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.79 sec (Real time) / 1.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2989 3 133 1 2849
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033141 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 98 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024378/0 sec (0.007924/0 sec, 0.016454/0 sec )
[LOG] Nr of iterations: 23 (5, 18 )
[LOG] Total clause computation time: 0.016064/0 sec (0.00595/0.00595 sec, 0.010114/0.010114 sec )
[LOG] Total clause minimization time: 0.006189/0 sec (0.000939/0.000939 sec, 0.00525/0.00525 sec )
[LOG] Total clause size reduction: 2475 --> 52 (656 --> 8, 1819 --> 44 )
[LOG] Average clause size reduction: 107.609 --> 2.26087 (131.2 --> 1.6, 101.056 --> 2.44444 )
[LOG] Overall execution time: 0.034794 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 295 2 36 1 256
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.191198 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 217 new AND gates.
[LOG] Size before ABC: 309 AND gates.
[LOG] Size after ABC: 217 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.143545/1 sec (0.043265/0 sec, 0.10028/1 sec )
[LOG] Nr of iterations: 78 (23, 55 )
[LOG] Total clause computation time: 0.070577/1 sec (0.022736/0.022736 sec, 0.047841/0.047841 sec )
[LOG] Total clause minimization time: 0.066981/0 sec (0.018089/0.018089 sec, 0.048892/0.048892 sec )
[LOG] Total clause size reduction: 15488 --> 209 (5984 --> 63, 9504 --> 146 )
[LOG] Average clause size reduction: 198.564 --> 2.67949 (260.174 --> 2.73913, 172.8 --> 2.65455 )
[LOG] Overall execution time: 0.1937 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 606 2 63 1 539
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.120547 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.079523/0 sec (0.039177/0 sec, 0.018193/0 sec, 0.022153/0 sec )
[LOG] Nr of iterations: 10 (1, 5, 4 )
[LOG] Total clause computation time: 0.063562/0 sec (0.035079/0.035079 sec, 0.011768/0.011768 sec, 0.016715/0.016715 sec )
[LOG] Total clause minimization time: 0.004667/0 sec (0/0 sec, 0.002808/0.002808 sec, 0.001859/0.001859 sec )
[LOG] Total clause size reduction: 4034 --> 18 (0 --> 0, 2756 --> 11, 1278 --> 7 )
[LOG] Average clause size reduction: 403.4 --> 1.8 (0 --> 0, 551.2 --> 2.2, 319.5 --> 1.75 )
[LOG] Overall execution time: 0.126083 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1133 2 96 1 1033
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.342503 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.154545/0 sec (0.079082/0 sec, 0.038221/0 sec, 0.037242/0 sec )
[LOG] Nr of iterations: 12 (1, 7, 4 )
[LOG] Total clause computation time: 0.120527/0 sec (0.071231/0.071231 sec, 0.023779/0.023779 sec, 0.025517/0.025517 sec )
[LOG] Total clause minimization time: 0.010719/0 sec (0/0 sec, 0.006794/0.006794 sec, 0.003925/0.003925 sec )
[LOG] Total clause size reduction: 9066 --> 20 (0 --> 0, 6924 --> 13, 2142 --> 7 )
[LOG] Average clause size reduction: 755.5 --> 1.66667 (0 --> 0, 989.143 --> 1.85714, 535.5 --> 1.75 )
[LOG] Overall execution time: 0.353919 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1878 2 168 1 1708
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.070403 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 109 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06013/0 sec (0.012685/0 sec, 0.014492/0 sec, 0.016178/0 sec, 0.016775/0 sec )
[LOG] Nr of iterations: 36 (11, 6, 10, 9 )
[LOG] Total clause computation time: 0.046125/0 sec (0.008715/0.008715 sec, 0.011594/0.011594 sec, 0.012451/0.012451 sec, 0.013365/0.013365 sec )
[LOG] Total clause minimization time: 0.008598/0 sec (0.002529/0.002529 sec, 0.001621/0.001621 sec, 0.002416/0.002416 sec, 0.002032/0.002032 sec )
[LOG] Total clause size reduction: 7799 --> 48 (3020 --> 17, 1295 --> 8, 1980 --> 12, 1504 --> 11 )
[LOG] Average clause size reduction: 216.639 --> 1.33333 (274.545 --> 1.54545, 215.833 --> 1.33333, 198 --> 1.2, 167.111 --> 1.22222 )
[LOG] Overall execution time: 0.072685 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 477 4 56 1 413
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.529797 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 453 new AND gates.
[LOG] Size before ABC: 575 AND gates.
[LOG] Size after ABC: 453 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.4383/1 sec (0.0748/1 sec, 0.094545/0 sec, 0.13539/0 sec, 0.133565/0 sec )
[LOG] Nr of iterations: 191 (56, 47, 52, 36 )
[LOG] Total clause computation time: 0.232852/1 sec (0.035126/0.035126 sec, 0.051038/0.051038 sec, 0.068665/0.068665 sec, 0.078023/0.078023 sec )
[LOG] Total clause minimization time: 0.185973/0 sec (0.034756/0.034756 sec, 0.038924/0.038924 sec, 0.061464/0.061464 sec, 0.050829/0.050829 sec )
[LOG] Total clause size reduction: 73186 --> 394 (25850 --> 126, 18814 --> 97, 17952 --> 106, 10570 --> 65 )
[LOG] Average clause size reduction: 383.173 --> 2.06283 (461.607 --> 2.25, 400.298 --> 2.06383, 345.231 --> 2.03846, 293.611 --> 1.80556 )
[LOG] Overall execution time: 0.534011 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 1051 4 98 1 945
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.124378 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 33 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.051848/0 sec (0.051848/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.033527/0 sec (0.033527/0.033527 sec )
[LOG] Total clause minimization time: 0.013209/0 sec (0.013209/0.013209 sec )
[LOG] Total clause size reduction: 6080 --> 12 (6080 --> 12 )
[LOG] Average clause size reduction: 552.727 --> 1.09091 (552.727 --> 1.09091 )
[LOG] Overall execution time: 0.132041 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1268 3 144 1 1120
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.509957 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 84 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.160491/0 sec (0.160491/0 sec )
[LOG] Nr of iterations: 20 (20 )
[LOG] Total clause computation time: 0.085526/0 sec (0.085526/0.085526 sec )
[LOG] Total clause minimization time: 0.061718/0 sec (0.061718/0.061718 sec )
[LOG] Total clause size reduction: 19418 --> 29 (19418 --> 29 )
[LOG] Average clause size reduction: 970.9 --> 1.45 (970.9 --> 1.45 )
[LOG] Overall execution time: 0.526864 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2156 3 252 1 1900
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014848 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009594/0 sec (0.009594/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.008323/0 sec (0.008323/0.008323 sec )
[LOG] Total clause minimization time: 0.000309/0 sec (0.000309/0.000309 sec )
[LOG] Total clause size reduction: 220 --> 2 (220 --> 2 )
[LOG] Average clause size reduction: 73.3333 --> 0.666667 (73.3333 --> 0.666667 )
[LOG] Overall execution time: 0.016482 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.042651 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022475/0 sec (0.022475/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.018541/0 sec (0.018541/0.018541 sec )
[LOG] Total clause minimization time: 0.002239/0 sec (0.002239/0.002239 sec )
[LOG] Total clause size reduction: 910 --> 5 (910 --> 5 )
[LOG] Average clause size reduction: 151.667 --> 0.833333 (151.667 --> 0.833333 )
[LOG] Overall execution time: 0.045273 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 374
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.540298 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 114 new AND gates.
[LOG] Size before ABC: 191 AND gates.
[LOG] Size after ABC: 114 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.332864/0 sec (0.216078/0 sec, 0.116786/0 sec )
[LOG] Nr of iterations: 55 (46, 9 )
[LOG] Total clause computation time: 0.175202/0 sec (0.103034/0.103034 sec, 0.072168/0.072168 sec )
[LOG] Total clause minimization time: 0.141331/0 sec (0.103309/0.103309 sec, 0.038022/0.038022 sec )
[LOG] Total clause size reduction: 32737 --> 128 (27945 --> 106, 4792 --> 22 )
[LOG] Average clause size reduction: 595.218 --> 2.32727 (607.5 --> 2.30435, 532.444 --> 2.44444 )
[LOG] Overall execution time: 0.549514 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1485 4 160 1 1317
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 4.28797 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 498 new AND gates.
[LOG] Size before ABC: 653 AND gates.
[LOG] Size after ABC: 498 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.68787/3 sec (1.10683/1 sec, 1.58104/2 sec )
[LOG] Nr of iterations: 132 (68, 64 )
[LOG] Total clause computation time: 0.964143/1 sec (0.675726/0.675726 sec, 0.288417/0.288417 sec )
[LOG] Total clause minimization time: 1.66953/2 sec (0.401908/0.401908 sec, 1.26763/1.26763 sec )
[LOG] Total clause size reduction: 133779 --> 414 (70149 --> 173, 63630 --> 241 )
[LOG] Average clause size reduction: 1013.48 --> 3.13636 (1031.6 --> 2.54412, 994.219 --> 3.76562 )
[LOG] Overall execution time: 4.30945 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.52 sec (Real time) / 3.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.69 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2841 4 280 1 2553
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.443012 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 344 new AND gates.
[LOG] Size before ABC: 492 AND gates.
[LOG] Size after ABC: 342 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.401678/0 sec (0.021879/0 sec, 0.033112/0 sec, 0.073459/0 sec, 0.050309/0 sec, 0.057964/0 sec, 0.052935/0 sec, 0.058446/0 sec, 0.053574/0 sec )
[LOG] Nr of iterations: 109 (11, 21, 50, 1, 8, 2, 9, 7 )
[LOG] Total clause computation time: 0.320001/0 sec (0.017516/0.017516 sec, 0.02295/0.02295 sec, 0.033261/0.033261 sec, 0.048814/0.048814 sec, 0.050355/0.050355 sec, 0.047133/0.047133 sec, 0.052649/0.052649 sec, 0.047323/0.047323 sec )
[LOG] Total clause minimization time: 0.068718/0 sec (0.003012/0.003012 sec, 0.00867/0.00867 sec, 0.038135/0.038135 sec, 0/0 sec, 0.00591/0.00591 sec, 0.004233/0.004233 sec, 0.004146/0.004146 sec, 0.004612/0.004612 sec )
[LOG] Total clause size reduction: 15582 --> 389 (1640 --> 19, 3180 --> 65, 7497 --> 255, 0 --> 0, 1050 --> 20, 149 --> 0, 1184 --> 18, 882 --> 12 )
[LOG] Average clause size reduction: 142.954 --> 3.56881 (149.091 --> 1.72727, 151.429 --> 3.09524, 149.94 --> 5.1, 0 --> 0, 131.25 --> 2.5, 74.5 --> 0, 131.556 --> 2, 126 --> 1.71429 )
[LOG] Overall execution time: 0.444673 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 530 13 23 1 488
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.600329 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 240 new AND gates.
[LOG] Size before ABC: 353 AND gates.
[LOG] Size after ABC: 237 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.487799/1 sec (0.044067/0 sec, 0.038857/0 sec, 0.026723/0 sec, 0.045085/0 sec, 0.038515/0 sec, 0.065555/0 sec, 0.052242/0 sec, 0.062096/0 sec, 0.050376/0 sec, 0.064283/1 sec )
[LOG] Nr of iterations: 78 (7, 3, 2, 6, 2, 30, 6, 2, 10, 10 )
[LOG] Total clause computation time: 0.410389/1 sec (0.038158/0.038158 sec, 0.036038/0.036038 sec, 0.024926/0.024926 sec, 0.040468/0.040468 sec, 0.036324/0.036324 sec, 0.038087/0.038087 sec, 0.044013/0.044013 sec, 0.053252/0.053252 sec, 0.044051/0.044051 sec, 0.055072/0.055072 sec )
[LOG] Total clause minimization time: 0.056392/0 sec (0.003682/0.003682 sec, 0.000926/0.000926 sec, 5.8e-05/5.8e-05 sec, 0.002787/0.002787 sec, 0.000351/0.000351 sec, 0.024722/0.024722 sec, 0.006188/0.006188 sec, 0.006831/0.006831 sec, 0.004026/0.004026 sec, 0.006821/0.006821 sec )
[LOG] Total clause size reduction: 14810 --> 173 (1416 --> 15, 462 --> 3, 251 --> 0, 1015 --> 9, 200 --> 1, 5713 --> 107, 970 --> 5, 193 --> 0, 2502 --> 15, 2088 --> 18 )
[LOG] Average clause size reduction: 189.872 --> 2.21795 (202.286 --> 2.14286, 154 --> 1, 125.5 --> 0, 169.167 --> 1.5, 100 --> 0.5, 190.433 --> 3.56667, 161.667 --> 0.833333, 96.5 --> 0, 250.2 --> 1.5, 208.8 --> 1.8 )
[LOG] Overall execution time: 0.602741 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 524 15 27 1 475
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 34.7555 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 2098 new AND gates.
[LOG] Size before ABC: 2936 AND gates.
[LOG] Size after ABC: 2097 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.7431/34 sec (0.57729/1 sec, 1.89727/1 sec, 0.602553/1 sec, 1.33497/1 sec, 0.746181/1 sec, 4.20547/4 sec, 4.1265/4 sec, 14.7601/15 sec, 1.71766/2 sec, 3.7752/4 sec )
[LOG] Nr of iterations: 529 (23, 155, 2, 50, 5, 166, 65, 25, 9, 29 )
[LOG] Total clause computation time: 8.82725/9 sec (0.499251/0.499251 sec, 0.741694/0.741694 sec, 0.592385/0.592385 sec, 0.973244/0.973244 sec, 0.701821/0.701821 sec, 1.0356/1.0356 sec, 1.35728/1.35728 sec, 1.12979/1.12979 sec, 0.935747/0.935747 sec, 0.860448/0.860448 sec )
[LOG] Total clause minimization time: 24.7574/25 sec (0.06788/0.06788 sec, 1.1348/1.1348 sec, 0.000765/0.000765 sec, 0.34764/0.34764 sec, 0.032886/0.032886 sec, 3.14001/3.14001 sec, 2.74929/2.74929 sec, 13.615/13.615 sec, 0.769679/0.769679 sec, 2.89941/2.89941 sec )
[LOG] Total clause size reduction: 121089 --> 2762 (5742 --> 79, 39424 --> 959, 253 --> 0, 11172 --> 283, 900 --> 21, 36630 --> 965, 14016 --> 279, 5232 --> 50, 1728 --> 19, 5992 --> 107 )
[LOG] Average clause size reduction: 228.902 --> 5.22117 (249.652 --> 3.43478, 254.348 --> 6.1871, 126.5 --> 0, 223.44 --> 5.66, 180 --> 4.2, 220.663 --> 5.81325, 215.631 --> 4.29231, 209.28 --> 2, 192 --> 2.11111, 206.621 --> 3.68966 )
[LOG] Overall execution time: 34.7612 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.28 sec (Real time) / 34.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.92 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.45 sec (Real time) / 19.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 2409 18 30 1 2352
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.100748 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.071282/0 sec (0.034921/0 sec, 0.036361/0 sec )
[LOG] Nr of iterations: 12 (8, 4 )
[LOG] Total clause computation time: 0.055879/0 sec (0.025591/0.025591 sec, 0.030288/0.030288 sec )
[LOG] Total clause minimization time: 0.006393/0 sec (0.004477/0.004477 sec, 0.001916/0.001916 sec )
[LOG] Total clause size reduction: 4107 --> 14 (3129 --> 11, 978 --> 3 )
[LOG] Average clause size reduction: 342.25 --> 1.16667 (391.125 --> 1.375, 244.5 --> 0.75 )
[LOG] Overall execution time: 0.107855 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1203 3 96 1 1102
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.546766 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 68 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.370531/1 sec (0.119234/0 sec, 0.101722/1 sec, 0.149575/0 sec )
[LOG] Nr of iterations: 44 (17, 8, 19 )
[LOG] Total clause computation time: 0.236315/1 sec (0.074851/0.074851 sec, 0.07358/0.07358 sec, 0.087884/0.087884 sec )
[LOG] Total clause minimization time: 0.102532/0 sec (0.0328/0.0328 sec, 0.018201/0.018201 sec, 0.051531/0.051531 sec )
[LOG] Total clause size reduction: 23376 --> 73 (11648 --> 25, 3934 --> 12, 7794 --> 36 )
[LOG] Average clause size reduction: 531.273 --> 1.65909 (685.176 --> 1.47059, 491.75 --> 1.5, 410.211 --> 1.89474 )
[LOG] Overall execution time: 0.559546 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2132 4 140 1 1985
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.311975 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 129 new AND gates.
[LOG] Size before ABC: 178 AND gates.
[LOG] Size after ABC: 129 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.215634/0 sec (0.114004/0 sec, 0.10163/0 sec )
[LOG] Nr of iterations: 48 (28, 20 )
[LOG] Total clause computation time: 0.109726/0 sec (0.050686/0.050686 sec, 0.05904/0.05904 sec )
[LOG] Total clause minimization time: 0.088601/0 sec (0.054144/0.054144 sec, 0.034457/0.034457 sec )
[LOG] Total clause size reduction: 23365 --> 101 (14796 --> 60, 8569 --> 41 )
[LOG] Average clause size reduction: 486.771 --> 2.10417 (528.429 --> 2.14286, 428.45 --> 2.05 )
[LOG] Overall execution time: 0.325409 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1787 3 152 1 1630
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.13396 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 161 new AND gates.
[LOG] Size before ABC: 211 AND gates.
[LOG] Size after ABC: 161 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.758727/1 sec (0.28136/0 sec, 0.236975/1 sec, 0.240392/0 sec )
[LOG] Nr of iterations: 59 (36, 13, 10 )
[LOG] Total clause computation time: 0.411923/1 sec (0.126282/0.126282 sec, 0.144541/0.144541 sec, 0.1411/0.1411 sec )
[LOG] Total clause minimization time: 0.281924/0 sec (0.13361/0.13361 sec, 0.071694/0.071694 sec, 0.07662/0.07662 sec )
[LOG] Total clause size reduction: 56334 --> 122 (38010 --> 79, 10980 --> 26, 7344 --> 17 )
[LOG] Average clause size reduction: 954.814 --> 2.0678 (1055.83 --> 2.19444, 844.615 --> 2, 734.4 --> 1.7 )
[LOG] Overall execution time: 1.16639 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.34 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.68 sec (Real time) / 1.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.07 sec (Real time) / 1.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3620 4 296 1 3317
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.029878 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014392/0 sec (0.014392/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.012372/0 sec (0.012372/0.012372 sec )
[LOG] Total clause minimization time: 0.000338/0 sec (0.000338/0.000338 sec )
[LOG] Total clause size reduction: 250 --> 1 (250 --> 1 )
[LOG] Average clause size reduction: 125 --> 0.5 (125 --> 0.5 )
[LOG] Overall execution time: 0.032253 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.066839 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 46 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 46 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02883/0 sec (0.02883/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.020618/0 sec (0.020618/0.020618 sec )
[LOG] Total clause minimization time: 0.005593/0 sec (0.005593/0.005593 sec )
[LOG] Total clause size reduction: 2268 --> 11 (2268 --> 11 )
[LOG] Average clause size reduction: 283.5 --> 1.375 (283.5 --> 1.375 )
[LOG] Overall execution time: 0.069805 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 567 3 68 1 495
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 4.96547 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 183 new AND gates.
[LOG] Size before ABC: 285 AND gates.
[LOG] Size after ABC: 183 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.731378/1 sec (0.731378/1 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 0.482796/1 sec (0.482796/0.482796 sec )
[LOG] Total clause minimization time: 0.206925/0 sec (0.206925/0.206925 sec )
[LOG] Total clause size reduction: 36285 --> 28 (36285 --> 28 )
[LOG] Average clause size reduction: 2267.81 --> 1.75 (2267.81 --> 1.75 )
[LOG] Overall execution time: 5.01443 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.19 sec (Real time) / 3.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.27 sec (Real time) / 1.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.56 sec (Real time) / 4.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4704 3 363 1 4337
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 19.8906 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 43 new AND gates.
[LOG] Size before ABC: 74 AND gates.
[LOG] Size after ABC: 43 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.42094/3 sec (2.42094/3 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 2.19666/3 sec (2.19666/2.19666 sec )
[LOG] Total clause minimization time: 0.150972/0 sec (0.150972/0.150972 sec )
[LOG] Total clause size reduction: 28575 --> 11 (28575 --> 11 )
[LOG] Average clause size reduction: 2857.5 --> 1.1 (2857.5 --> 1.1 )
[LOG] Overall execution time: 19.9686 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.15 sec (Real time) / 15.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.72 sec (Real time) / 1.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.94 sec (Real time) / 13.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 6013 3 484 1 5525
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.053617 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024308/0 sec (0.024308/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.017761/0 sec (0.017761/0.017761 sec )
[LOG] Total clause minimization time: 0.004029/0 sec (0.004029/0.004029 sec )
[LOG] Total clause size reduction: 2370 --> 11 (2370 --> 11 )
[LOG] Average clause size reduction: 338.571 --> 1.57143 (338.571 --> 1.57143 )
[LOG] Overall execution time: 0.057703 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 578 3 87 1 487
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.124148 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037/0 sec (0.037/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.027958/0 sec (0.027958/0.027958 sec )
[LOG] Total clause minimization time: 0.004895/0 sec (0.004895/0.004895 sec )
[LOG] Total clause size reduction: 3668 --> 8 (3668 --> 8 )
[LOG] Average clause size reduction: 458.5 --> 1 (458.5 --> 1 )
[LOG] Overall execution time: 0.1295 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 758 3 116 1 638
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.04691 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020131/0 sec (0.020131/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.017074/0 sec (0.017074/0.017074 sec )
[LOG] Total clause minimization time: 0.001339/0 sec (0.001339/0.001339 sec )
[LOG] Total clause size reduction: 966 --> 3 (966 --> 3 )
[LOG] Average clause size reduction: 241.5 --> 0.75 (241.5 --> 0.75 )
[LOG] Overall execution time: 0.049432 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 453 3 60 1 389
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.147606 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.051122/0 sec (0.051122/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.045299/0 sec (0.045299/0.045299 sec )
[LOG] Total clause minimization time: 0.00208/0 sec (0.00208/0.00208 sec )
[LOG] Total clause size reduction: 1644 --> 3 (1644 --> 3 )
[LOG] Average clause size reduction: 411 --> 0.75 (411 --> 0.75 )
[LOG] Overall execution time: 0.152135 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 785 4 88 1 692
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.297371 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.073785/0 sec (0.073785/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.053507/0 sec (0.053507/0.053507 sec )
[LOG] Total clause minimization time: 0.014853/0 sec (0.014853/0.014853 sec )
[LOG] Total clause size reduction: 3075 --> 5 (3075 --> 5 )
[LOG] Average clause size reduction: 512.5 --> 0.833333 (512.5 --> 0.833333 )
[LOG] Overall execution time: 0.303553 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 867 4 128 1 734
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 9.26625 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 184 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.90277/3 sec (2.90277/3 sec )
[LOG] Nr of iterations: 24 (24 )
[LOG] Total clause computation time: 1.091/1 sec (1.091/1.091 sec )
[LOG] Total clause minimization time: 1.77515/2 sec (1.77515/1.77515 sec )
[LOG] Total clause size reduction: 54257 --> 34 (54257 --> 34 )
[LOG] Average clause size reduction: 2260.71 --> 1.41667 (2260.71 --> 1.41667 )
[LOG] Overall execution time: 9.30072 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.46 sec (Real time) / 7.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.31 sec (Real time) / 2.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2910 7 304 1 2598
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.15121 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048375/0 sec (0.048375/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.03428/0 sec (0.03428/0.03428 sec )
[LOG] Total clause minimization time: 0.010212/0 sec (0.010212/0.010212 sec )
[LOG] Total clause size reduction: 5000 --> 16 (5000 --> 16 )
[LOG] Average clause size reduction: 454.545 --> 1.45455 (454.545 --> 1.45455 )
[LOG] Overall execution time: 0.15627 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 832 5 108 1 718
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012434 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00691/0 sec (0.00691/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.005647/0 sec (0.005647/0.005647 sec )
[LOG] Total clause minimization time: 0.000429/0 sec (0.000429/0.000429 sec )
[LOG] Total clause size reduction: 332 --> 3 (332 --> 3 )
[LOG] Average clause size reduction: 110.667 --> 1 (110.667 --> 1 )
[LOG] Overall execution time: 0.013941 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.030041 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.016903/0 sec (0.016903/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.014331/0 sec (0.014331/0.014331 sec )
[LOG] Total clause minimization time: 0.001269/0 sec (0.001269/0.001269 sec )
[LOG] Total clause size reduction: 940 --> 5 (940 --> 5 )
[LOG] Average clause size reduction: 188 --> 1 (188 --> 1 )
[LOG] Overall execution time: 0.032109 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 346 2 52 1 292
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.339326 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.092413/0 sec (0.092413/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.06376/0 sec (0.06376/0.06376 sec )
[LOG] Total clause minimization time: 0.022846/0 sec (0.022846/0.022846 sec )
[LOG] Total clause size reduction: 6230 --> 10 (6230 --> 10 )
[LOG] Average clause size reduction: 566.364 --> 0.909091 (566.364 --> 0.909091 )
[LOG] Overall execution time: 0.346294 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1062 2 116 1 943
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.10662 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036702/0 sec (0.036702/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.024636/0 sec (0.024636/0.024636 sec )
[LOG] Total clause minimization time: 0.009291/0 sec (0.009291/0.009291 sec )
[LOG] Total clause size reduction: 1465 --> 9 (1465 --> 9 )
[LOG] Average clause size reduction: 244.167 --> 1.5 (244.167 --> 1.5 )
[LOG] Overall execution time: 0.10986 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 532 2 68 1 462
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.120641 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043273/0 sec (0.043273/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.032683/0 sec (0.032683/0.032683 sec )
[LOG] Total clause minimization time: 0.006857/0 sec (0.006857/0.006857 sec )
[LOG] Total clause size reduction: 4494 --> 7 (4494 --> 7 )
[LOG] Average clause size reduction: 561.75 --> 0.875 (561.75 --> 0.875 )
[LOG] Overall execution time: 0.125647 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 924 3 108 1 812
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.050771 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023453/0 sec (0.023453/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.017286/0 sec (0.017286/0.017286 sec )
[LOG] Total clause minimization time: 0.004509/0 sec (0.004509/0.004509 sec )
[LOG] Total clause size reduction: 912 --> 5 (912 --> 5 )
[LOG] Average clause size reduction: 228 --> 1.25 (228 --> 1.25 )
[LOG] Overall execution time: 0.053265 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 436 3 60 1 372
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.109993 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038159/0 sec (0.038159/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.031461/0 sec (0.031461/0.031461 sec )
[LOG] Total clause minimization time: 0.002881/0 sec (0.002881/0.002881 sec )
[LOG] Total clause size reduction: 2368 --> 5 (2368 --> 5 )
[LOG] Average clause size reduction: 473.6 --> 1 (473.6 --> 1 )
[LOG] Overall execution time: 0.114982 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 958 2 96 1 860
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 0.795684 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 174 AND gates.
[LOG] Size after ABC: 152 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.175531/0 sec (0.175531/0 sec )
[LOG] Nr of iterations: 29 (29 )
[LOG] Total clause computation time: 0.091522/0 sec (0.091522/0.091522 sec )
[LOG] Total clause minimization time: 0.072144/0 sec (0.072144/0.072144 sec )
[LOG] Total clause size reduction: 30464 --> 52 (30464 --> 52 )
[LOG] Average clause size reduction: 1050.48 --> 1.7931 (1050.48 --> 1.7931 )
[LOG] Overall execution time: 0.808274 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.96 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1810 2 188 1 1619
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.158257 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.054858/0 sec (0.054858/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.038314/0 sec (0.038314/0.038314 sec )
[LOG] Total clause minimization time: 0.012023/0 sec (0.012023/0.012023 sec )
[LOG] Total clause size reduction: 6210 --> 16 (6210 --> 16 )
[LOG] Average clause size reduction: 621 --> 1.6 (621 --> 1.6 )
[LOG] Overall execution time: 0.163939 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1088 3 104 1 980
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.251464 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03747/0 sec (0.03747/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.031786/0 sec (0.031786/0.031786 sec )
[LOG] Total clause minimization time: 0.001237/0 sec (0.001237/0.001237 sec )
[LOG] Total clause size reduction: 1030 --> 2 (1030 --> 2 )
[LOG] Average clause size reduction: 343.333 --> 0.666667 (343.333 --> 0.666667 )
[LOG] Overall execution time: 0.257534 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.202857 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057638/0 sec (0.057638/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.04699/0 sec (0.04699/0.04699 sec )
[LOG] Total clause minimization time: 0.005476/0 sec (0.005476/0.005476 sec )
[LOG] Total clause size reduction: 2370 --> 4 (2370 --> 4 )
[LOG] Average clause size reduction: 592.5 --> 1 (592.5 --> 1 )
[LOG] Overall execution time: 0.209451 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1189 4 108 1 1076
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.387579 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 50 new AND gates.
[LOG] Size before ABC: 125 AND gates.
[LOG] Size after ABC: 49 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.218359/1 sec (0.054922/0 sec, 0.098677/1 sec, 0.06476/0 sec )
[LOG] Nr of iterations: 40 (10, 23, 7 )
[LOG] Total clause computation time: 0.131265/1 sec (0.033741/0.033741 sec, 0.050602/0.050602 sec, 0.046922/0.046922 sec )
[LOG] Total clause minimization time: 0.069635/0 sec (0.015205/0.015205 sec, 0.041839/0.041839 sec, 0.012591/0.012591 sec )
[LOG] Total clause size reduction: 23024 --> 79 (6714 --> 17, 13244 --> 52, 3066 --> 10 )
[LOG] Average clause size reduction: 575.6 --> 1.975 (671.4 --> 1.7, 575.826 --> 2.26087, 438 --> 1.42857 )
[LOG] Overall execution time: 0.396524 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1346 1 172 1 1171
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.059752 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0413/0 sec (0.021794/0 sec, 0.019506/0 sec )
[LOG] Nr of iterations: 13 (8, 5 )
[LOG] Total clause computation time: 0.032065/0 sec (0.015569/0.015569 sec, 0.016496/0.016496 sec )
[LOG] Total clause minimization time: 0.006303/0 sec (0.004576/0.004576 sec, 0.001727/0.001727 sec )
[LOG] Total clause size reduction: 2856 --> 19 (1820 --> 14, 1036 --> 5 )
[LOG] Average clause size reduction: 219.692 --> 1.46154 (227.5 --> 1.75, 207.2 --> 1 )
[LOG] Overall execution time: 0.062291 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 402 2 60 1 339
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 64.0358 sec CPU time.
[LOG] Relation determinization time: 65 sec real time.
[LOG] Final circuit size: 496 new AND gates.
[LOG] Size before ABC: 793 AND gates.
[LOG] Size after ABC: 496 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 49.81/50 sec (2.91533/3 sec, 20.7659/20 sec, 26.1287/27 sec )
[LOG] Nr of iterations: 188 (17, 71, 100 )
[LOG] Total clause computation time: 15.1274/16 sec (2.27323/2.27323 sec, 4.44396/4.44396 sec, 8.41017/8.41017 sec )
[LOG] Total clause minimization time: 34.4046/34 sec (0.586271/0.586271 sec, 16.2214/16.2214 sec, 17.5969/17.5969 sec )
[LOG] Total clause size reduction: 200164 --> 563 (21760 --> 44, 79800 --> 213, 98604 --> 306 )
[LOG] Average clause size reduction: 1064.7 --> 2.99468 (1280 --> 2.58824, 1123.94 --> 3, 986.04 --> 3.06 )
[LOG] Overall execution time: 64.0785 sec CPU time.
[LOG] Overall execution time: 65 sec real time.
Synthesis time: 64.41 sec (Real time) / 56.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2708 3 280 1 2422
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.042296 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03161/0 sec (0.014536/0 sec, 0.017074/0 sec )
[LOG] Nr of iterations: 15 (9, 6 )
[LOG] Total clause computation time: 0.024679/0 sec (0.010251/0.010251 sec, 0.014428/0.014428 sec )
[LOG] Total clause minimization time: 0.004682/0 sec (0.003072/0.003072 sec, 0.00161/0.00161 sec )
[LOG] Total clause size reduction: 2231 --> 24 (1376 --> 19, 855 --> 5 )
[LOG] Average clause size reduction: 148.733 --> 1.6 (152.889 --> 2.11111, 142.5 --> 0.833333 )
[LOG] Overall execution time: 0.044113 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 296 2 48 1 245
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026887 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020111/0 sec (0.010683/0 sec, 0.009428/0 sec )
[LOG] Nr of iterations: 13 (10, 3 )
[LOG] Total clause computation time: 0.014355/0 sec (0.006374/0.006374 sec, 0.007981/0.007981 sec )
[LOG] Total clause minimization time: 0.003783/0 sec (0.003266/0.003266 sec, 0.000517/0.000517 sec )
[LOG] Total clause size reduction: 2066 --> 29 (1692 --> 26, 374 --> 3 )
[LOG] Average clause size reduction: 158.923 --> 2.23077 (169.2 --> 2.6, 124.667 --> 1 )
[LOG] Overall execution time: 0.028605 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.037343 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 54 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 54 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027647/0 sec (0.015391/0 sec, 0.012256/0 sec )
[LOG] Nr of iterations: 16 (13, 3 )
[LOG] Total clause computation time: 0.021445/0 sec (0.010716/0.010716 sec, 0.010729/0.010729 sec )
[LOG] Total clause minimization time: 0.00425/0 sec (0.00362/0.00362 sec, 0.00063/0.00063 sec )
[LOG] Total clause size reduction: 2266 --> 28 (1944 --> 26, 322 --> 2 )
[LOG] Average clause size reduction: 141.625 --> 1.75 (149.538 --> 2, 107.333 --> 0.666667 )
[LOG] Overall execution time: 0.038881 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 294 3 44 1 245
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.058178 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.039803/0 sec (0.01946/0 sec, 0.020343/0 sec )
[LOG] Nr of iterations: 15 (9, 6 )
[LOG] Total clause computation time: 0.031284/0 sec (0.014229/0.014229 sec, 0.017055/0.017055 sec )
[LOG] Total clause minimization time: 0.005527/0 sec (0.003633/0.003633 sec, 0.001894/0.001894 sec )
[LOG] Total clause size reduction: 3427 --> 21 (2112 --> 15, 1315 --> 6 )
[LOG] Average clause size reduction: 228.467 --> 1.4 (234.667 --> 1.66667, 219.167 --> 1 )
[LOG] Overall execution time: 0.060749 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 405 3 60 1 340
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.08441 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.054934/0 sec (0.025817/0 sec, 0.029117/0 sec )
[LOG] Nr of iterations: 18 (11, 7 )
[LOG] Total clause computation time: 0.041588/0 sec (0.017463/0.017463 sec, 0.024125/0.024125 sec )
[LOG] Total clause minimization time: 0.009698/0 sec (0.006375/0.006375 sec, 0.003323/0.003323 sec )
[LOG] Total clause size reduction: 4426 --> 30 (2770 --> 24, 1656 --> 6 )
[LOG] Average clause size reduction: 245.889 --> 1.66667 (251.818 --> 2.18182, 236.571 --> 0.857143 )
[LOG] Overall execution time: 0.087094 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 433 2 68 1 361
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.066782 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046396/0 sec (0.023876/0 sec, 0.02252/0 sec )
[LOG] Nr of iterations: 16 (10, 6 )
[LOG] Total clause computation time: 0.033763/0 sec (0.015522/0.015522 sec, 0.018241/0.018241 sec )
[LOG] Total clause minimization time: 0.009518/0 sec (0.006664/0.006664 sec, 0.002854/0.002854 sec )
[LOG] Total clause size reduction: 3719 --> 29 (2394 --> 22, 1325 --> 7 )
[LOG] Average clause size reduction: 232.438 --> 1.8125 (239.4 --> 2.2, 220.833 --> 1.16667 )
[LOG] Overall execution time: 0.069188 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 415 3 60 1 351
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.797031 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 89 new AND gates.
[LOG] Size before ABC: 247 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.409621/0 sec (0.117698/0 sec, 0.143044/0 sec, 0.148879/0 sec )
[LOG] Nr of iterations: 53 (19, 20, 14 )
[LOG] Total clause computation time: 0.188407/0 sec (0.051673/0.051673 sec, 0.069085/0.069085 sec, 0.067649/0.067649 sec )
[LOG] Total clause minimization time: 0.190052/0 sec (0.055506/0.055506 sec, 0.06327/0.06327 sec, 0.071276/0.071276 sec )
[LOG] Total clause size reduction: 45967 --> 126 (19134 --> 50, 16758 --> 51, 10075 --> 25 )
[LOG] Average clause size reduction: 867.302 --> 2.37736 (1007.05 --> 2.63158, 837.9 --> 2.55, 719.643 --> 1.78571 )
[LOG] Overall execution time: 0.812191 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1834 2 236 1 1593
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.085371 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 129 AND gates.
[LOG] Size after ABC: 86 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.059308/0 sec (0.024446/0 sec, 0.034862/0 sec )
[LOG] Nr of iterations: 35 (14, 21 )
[LOG] Total clause computation time: 0.036583/0 sec (0.015727/0.015727 sec, 0.020856/0.020856 sec )
[LOG] Total clause minimization time: 0.019044/0 sec (0.006798/0.006798 sec, 0.012246/0.012246 sec )
[LOG] Total clause size reduction: 8956 --> 77 (3536 --> 29, 5420 --> 48 )
[LOG] Average clause size reduction: 255.886 --> 2.2 (252.571 --> 2.07143, 258.095 --> 2.28571 )
[LOG] Overall execution time: 0.08786 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 496 3 68 1 423
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.03289 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 120 new AND gates.
[LOG] Size before ABC: 261 AND gates.
[LOG] Size after ABC: 120 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.660681/0 sec (0.11587/0 sec, 0.184121/0 sec, 0.164736/0 sec, 0.195954/0 sec )
[LOG] Nr of iterations: 80 (15, 26, 18, 21 )
[LOG] Total clause computation time: 0.3039/0 sec (0.052053/0.052053 sec, 0.081241/0.081241 sec, 0.07616/0.07616 sec, 0.094446/0.094446 sec )
[LOG] Total clause minimization time: 0.313209/0 sec (0.054166/0.054166 sec, 0.09246/0.09246 sec, 0.076438/0.076438 sec, 0.090145/0.090145 sec )
[LOG] Total clause size reduction: 64864 --> 179 (15092 --> 26, 21450 --> 75, 13022 --> 35, 15300 --> 43 )
[LOG] Average clause size reduction: 810.8 --> 2.2375 (1006.13 --> 1.73333, 825 --> 2.88462, 723.444 --> 1.94444, 728.571 --> 2.04762 )
[LOG] Overall execution time: 1.04706 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.22 sec (Real time) / 0.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1819 2 228 1 1585
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.31118 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 398 new AND gates.
[LOG] Size before ABC: 636 AND gates.
[LOG] Size after ABC: 398 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.84758/2 sec (0.312225/1 sec, 0.288854/0 sec, 1.2465/1 sec )
[LOG] Nr of iterations: 148 (43, 37, 68 )
[LOG] Total clause computation time: 0.914455/0 sec (0.114376/0.114376 sec, 0.135261/0.135261 sec, 0.664818/0.664818 sec )
[LOG] Total clause minimization time: 0.848448/2 sec (0.166335/0.166335 sec, 0.128425/0.128425 sec, 0.553688/0.553688 sec )
[LOG] Total clause size reduction: 180070 --> 500 (54978 --> 121, 46836 --> 93, 78256 --> 286 )
[LOG] Average clause size reduction: 1216.69 --> 3.37838 (1278.56 --> 2.81395, 1265.84 --> 2.51351, 1150.82 --> 4.20588 )
[LOG] Overall execution time: 3.34464 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.56 sec (Real time) / 2.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.81 sec (Real time) / 0.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.74 sec (Real time) / 1.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3249 2 376 1 2868
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.4265 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 106 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.242473/1 sec (0.059266/0 sec, 0.110878/1 sec, 0.072329/0 sec )
[LOG] Nr of iterations: 33 (9, 18, 6 )
[LOG] Total clause computation time: 0.142934/1 sec (0.037273/0.037273 sec, 0.05319/0.05319 sec, 0.052471/0.052471 sec )
[LOG] Total clause minimization time: 0.069426/0 sec (0.012134/0.012134 sec, 0.046595/0.046595 sec, 0.010697/0.010697 sec )
[LOG] Total clause size reduction: 24831 --> 69 (8016 --> 12, 13345 --> 48, 3470 --> 9 )
[LOG] Average clause size reduction: 752.455 --> 2.09091 (890.667 --> 1.33333, 741.389 --> 2.66667, 578.333 --> 1.5 )
[LOG] Overall execution time: 0.44095 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1611 1 216 1 1391
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.073088 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049305/0 sec (0.021025/0 sec, 0.02828/0 sec )
[LOG] Nr of iterations: 21 (10, 11 )
[LOG] Total clause computation time: 0.036753/0 sec (0.015901/0.015901 sec, 0.020852/0.020852 sec )
[LOG] Total clause minimization time: 0.008888/0 sec (0.003193/0.003193 sec, 0.005695/0.005695 sec )
[LOG] Total clause size reduction: 5101 --> 38 (2421 --> 15, 2680 --> 23 )
[LOG] Average clause size reduction: 242.905 --> 1.80952 (242.1 --> 1.5, 243.636 --> 2.09091 )
[LOG] Overall execution time: 0.075543 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 449 2 68 1 377
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.149303 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 75 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.089903/0 sec (0.042634/0 sec, 0.047269/0 sec )
[LOG] Nr of iterations: 24 (11, 13 )
[LOG] Total clause computation time: 0.058311/0 sec (0.026672/0.026672 sec, 0.031639/0.031639 sec )
[LOG] Total clause minimization time: 0.025907/0 sec (0.012879/0.012879 sec, 0.013028/0.013028 sec )
[LOG] Total clause size reduction: 8150 --> 45 (3710 --> 23, 4440 --> 22 )
[LOG] Average clause size reduction: 339.583 --> 1.875 (337.273 --> 2.09091, 341.538 --> 1.69231 )
[LOG] Overall execution time: 0.153201 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 647 3 84 1 558
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 3.28562 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 428 new AND gates.
[LOG] Size before ABC: 573 AND gates.
[LOG] Size after ABC: 428 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.30118/1 sec (0.240597/0 sec, 1.06058/1 sec )
[LOG] Nr of iterations: 63 (12, 51 )
[LOG] Total clause computation time: 0.875584/1 sec (0.151182/0.151182 sec, 0.724402/0.724402 sec )
[LOG] Total clause minimization time: 0.378312/0 sec (0.068221/0.068221 sec, 0.310091/0.310091 sec )
[LOG] Total clause size reduction: 141287 --> 140 (25487 --> 25, 115800 --> 115 )
[LOG] Average clause size reduction: 2242.65 --> 2.22222 (2123.92 --> 2.08333, 2270.59 --> 2.2549 )
[LOG] Overall execution time: 3.31179 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.53 sec (Real time) / 2.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.80 sec (Real time) / 0.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 3101 3 272 1 2824
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 4.84165 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 111 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.79874/2 sec (0.490058/1 sec, 1.30868/1 sec )
[LOG] Nr of iterations: 39 (15, 24 )
[LOG] Total clause computation time: 0.878438/1 sec (0.318504/0.318504 sec, 0.559934/0.559934 sec )
[LOG] Total clause minimization time: 0.860163/1 sec (0.142071/0.142071 sec, 0.718092/0.718092 sec )
[LOG] Total clause size reduction: 133325 --> 58 (50456 --> 28, 82869 --> 30 )
[LOG] Average clause size reduction: 3418.59 --> 1.48718 (3363.73 --> 1.86667, 3452.88 --> 1.25 )
[LOG] Overall execution time: 4.87809 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.03 sec (Real time) / 3.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.32 sec (Real time) / 1.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.46 sec (Real time) / 1.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4322 3 340 1 3977
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 10.8097 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 968 new AND gates.
[LOG] Size before ABC: 1035 AND gates.
[LOG] Size after ABC: 968 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.66875/10 sec (1.69123/2 sec, 2.66496/2 sec, 1.62133/2 sec, 3.06137/3 sec, 0.629867/1 sec )
[LOG] Nr of iterations: 209 (53, 76, 29, 45, 6 )
[LOG] Total clause computation time: 4.7959/6 sec (1.06469/1.06469 sec, 0.876578/0.876578 sec, 0.770867/0.770867 sec, 1.48436/1.48436 sec, 0.599402/0.599402 sec )
[LOG] Total clause minimization time: 4.76257/3 sec (0.60545/0.60545 sec, 1.76107/1.76107 sec, 0.832172/0.832172 sec, 1.55101/1.55101 sec, 0.012866/0.012866 sec )
[LOG] Total clause size reduction: 68161 --> 812 (17420 --> 191, 25050 --> 361, 9492 --> 96, 14564 --> 159, 1635 --> 5 )
[LOG] Average clause size reduction: 326.129 --> 3.88517 (328.679 --> 3.60377, 329.605 --> 4.75, 327.31 --> 3.31034, 323.644 --> 3.53333, 272.5 --> 0.833333 )
[LOG] Overall execution time: 10.8182 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.11 sec (Real time) / 10.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 31.55 sec (Real time) / 31.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1310 12 19 1 1274
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9953.59 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 3.33018 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 168 new AND gates.
[LOG] Size before ABC: 214 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.15601/3 sec (0.064298/0 sec, 0.129202/0 sec, 0.062018/0 sec, 0.061743/0 sec, 0.066925/1 sec, 0.060866/0 sec, 0.060849/0 sec, 0.065098/0 sec, 0.059969/0 sec, 0.044908/0 sec, 0.057639/0 sec, 0.056143/0 sec, 0.062554/0 sec, 0.056404/0 sec, 0.054502/0 sec, 0.054648/0 sec, 0.056578/0 sec, 0.057396/0 sec, 0.051765/0 sec, 0.097702/0 sec, 0.084196/1 sec, 0.059333/0 sec, 0.067647/0 sec, 0.026406/0 sec, 0.024202/0 sec, 0.025616/0 sec, 0.02741/0 sec, 0.023665/0 sec, 0.028817/0 sec, 0.024323/0 sec, 0.02588/0 sec, 0.027063/0 sec, 0.024002/0 sec, 0.031268/0 sec, 0.03147/0 sec, 0.024221/0 sec, 0.023918/0 sec, 0.025487/0 sec, 0.023888/0 sec, 0.048664/0 sec, 0.024945/0 sec, 0.026365/0 sec, 0.024201/0 sec, 0.023898/0 sec, 0.024246/0 sec, 0.023941/0 sec, 0.026646/0 sec, 0.023916/0 sec, 0.024324/0 sec, 0.026109/0 sec, 0.024052/0 sec, 0.024149/0 sec, 0.024149/1 sec, 0.023829/0 sec, 0.026863/0 sec, 0.024853/0 sec, 0.027781/0 sec, 0.026258/0 sec, 0.027415/0 sec, 0.025067/0 sec, 0.024384/0 sec, 0.024465/0 sec, 0.024374/0 sec, 0.025154/0 sec, 0.023881/0 sec, 0.024355/0 sec, 0.024607/0 sec, 0.024409/0 sec, 0.023489/0 sec, 0.025674/0 sec, 0.024965/0 sec, 0.025553/0 sec, 0.024359/0 sec, 0.044291/0 sec, 0.040937/0 sec, 0.056641/0 sec, 0.044684/0 sec, 0.044735/0 sec, 0.046557/0 sec, 0.043607/0 sec, 0.053202/0 sec )
[LOG] Nr of iterations: 137 (3, 15, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 8, 9, 2, 5, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.98134/2 sec (0.044828/0.044828 sec, 0.064758/0.064758 sec, 0.050353/0.050353 sec, 0.048195/0.048195 sec, 0.056393/0.056393 sec, 0.04867/0.04867 sec, 0.048253/0.048253 sec, 0.052764/0.052764 sec, 0.046958/0.046958 sec, 0.031971/0.031971 sec, 0.048174/0.048174 sec, 0.045327/0.045327 sec, 0.052426/0.052426 sec, 0.045872/0.045872 sec, 0.043521/0.043521 sec, 0.043647/0.043647 sec, 0.042465/0.042465 sec, 0.042994/0.042994 sec, 0.038388/0.038388 sec, 0.054341/0.054341 sec, 0.054866/0.054866 sec, 0.044958/0.044958 sec, 0.04414/0.04414 sec, 0.013193/0.013193 sec, 0.010659/0.010659 sec, 0.012158/0.012158 sec, 0.013981/0.013981 sec, 0.010784/0.010784 sec, 0.015514/0.015514 sec, 0.010766/0.010766 sec, 0.012354/0.012354 sec, 0.013592/0.013592 sec, 0.01074/0.01074 sec, 0.017902/0.017902 sec, 0.018021/0.018021 sec, 0.010832/0.010832 sec, 0.010717/0.010717 sec, 0.012223/0.012223 sec, 0.010494/0.010494 sec, 0.034458/0.034458 sec, 0.011671/0.011671 sec, 0.013015/0.013015 sec, 0.010903/0.010903 sec, 0.010609/0.010609 sec, 0.010787/0.010787 sec, 0.010648/0.010648 sec, 0.013515/0.013515 sec, 0.010817/0.010817 sec, 0.011099/0.011099 sec, 0.012828/0.012828 sec, 0.01088/0.01088 sec, 0.011065/0.011065 sec, 0.010972/0.010972 sec, 0.01063/0.01063 sec, 0.013631/0.013631 sec, 0.011631/0.011631 sec, 0.014456/0.014456 sec, 0.012576/0.012576 sec, 0.014209/0.014209 sec, 0.011905/0.011905 sec, 0.011171/0.011171 sec, 0.011144/0.011144 sec, 0.011112/0.011112 sec, 0.011379/0.011379 sec, 0.010711/0.010711 sec, 0.011222/0.011222 sec, 0.011364/0.011364 sec, 0.011099/0.011099 sec, 0.010429/0.010429 sec, 0.012505/0.012505 sec, 0.011997/0.011997 sec, 0.01234/0.01234 sec, 0.010806/0.010806 sec, 0.029935/0.029935 sec, 0.027927/0.027927 sec, 0.042214/0.042214 sec, 0.031076/0.031076 sec, 0.030947/0.030947 sec, 0.032954/0.032954 sec, 0.029894/0.029894 sec, 0.038618/0.038618 sec )
[LOG] Total clause minimization time: 0.139508/0 sec (0.005877/0.005877 sec, 0.052921/0.052921 sec, 0.001348/0.001348 sec, 0.001313/0.001313 sec, 0/0 sec, 0.0015/0.0015 sec, 0.001749/0.001749 sec, 0.001285/0.001285 sec, 0.001618/0.001618 sec, 0/0 sec, 0/0 sec, 0.001494/0.001494 sec, 0.001144/0.001144 sec, 0.001094/0.001094 sec, 0.001384/0.001384 sec, 0.001512/0.001512 sec, 0.001511/0.001511 sec, 0.001638/0.001638 sec, 0/0 sec, 0.030061/0.030061 sec, 0.015519/0.015519 sec, 0.001453/0.001453 sec, 0.009018/0.009018 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001315/0.001315 sec, 0/0 sec, 0.00175/0.00175 sec, 0.000427/0.000427 sec, 0.000428/0.000428 sec, 0.000422/0.000422 sec, 0.000431/0.000431 sec, 0.001296/0.001296 sec )
[LOG] Total clause size reduction: 103257 --> 78 (4872 --> 2, 27538 --> 35, 1967 --> 0, 1970 --> 0, 0 --> 0, 1977 --> 0, 1981 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 0 --> 0, 1914 --> 0, 1918 --> 0, 1926 --> 0, 1934 --> 0, 1942 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 10290 --> 25, 11736 --> 8, 1466 --> 0, 5920 --> 6, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2408 --> 1, 0 --> 0, 1440 --> 0, 2416 --> 0, 2424 --> 0, 2419 --> 0, 2420 --> 0, 2423 --> 1 )
[LOG] Average clause size reduction: 753.701 --> 0.569343 (1624 --> 0.666667, 1835.87 --> 2.33333, 983.5 --> 0, 985 --> 0, 0 --> 0, 988.5 --> 0, 990.5 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 0 --> 0, 957 --> 0, 959 --> 0, 963 --> 0, 967 --> 0, 971 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 1286.25 --> 3.125, 1304 --> 0.888889, 733 --> 0, 1184 --> 1.2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1204 --> 0.5, 0 --> 0, 720 --> 0, 1208 --> 0, 1212 --> 0, 1209.5 --> 0, 1210 --> 0, 1211.5 --> 0.5 )
[LOG] Overall execution time: 3.34553 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.51 sec (Real time) / 3.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2540 98 327 1 2110
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 2.90509 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 567 new AND gates.
[LOG] Size before ABC: 895 AND gates.
[LOG] Size after ABC: 492 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.75752/3 sec (0.105767/1 sec, 0.06454/0 sec, 0.052116/0 sec, 0.048326/0 sec, 0.050457/0 sec, 0.050343/0 sec, 0.049265/0 sec, 0.049761/0 sec, 0.048874/0 sec, 0.045648/0 sec, 0.04813/0 sec, 0.048873/0 sec, 0.046729/0 sec, 0.049048/0 sec, 0.046578/0 sec, 0.051757/0 sec, 0.024127/0 sec, 0.021659/0 sec, 0.023394/0 sec, 0.021552/0 sec, 0.022557/0 sec, 0.021372/0 sec, 0.021653/0 sec, 0.021642/0 sec, 0.021388/0 sec, 0.021498/1 sec, 0.0216/0 sec, 0.022717/0 sec, 0.024908/0 sec, 0.022828/0 sec, 0.023166/0 sec, 0.021468/0 sec, 0.021475/0 sec, 0.019956/0 sec, 0.021566/0 sec, 0.023207/0 sec, 0.021685/0 sec, 0.023855/0 sec, 0.023313/0 sec, 0.023331/0 sec, 0.02095/0 sec, 0.021318/0 sec, 0.021613/0 sec, 0.022925/0 sec, 0.021922/0 sec, 0.022355/0 sec, 0.021457/0 sec, 0.022769/0 sec, 0.022272/0 sec, 0.047656/0 sec, 0.048566/0 sec, 0.048532/0 sec, 0.046724/0 sec, 0.054549/0 sec, 0.045671/0 sec, 0.049263/0 sec, 0.051269/0 sec, 0.045519/0 sec, 0.02313/1 sec, 0.023864/0 sec, 0.023044/0 sec, 0.022595/0 sec, 0.021644/0 sec, 0.021307/0 sec, 0.02146/0 sec, 0.022799/0 sec, 0.022506/0 sec, 0.021499/0 sec, 0.021456/0 sec, 0.021954/0 sec, 0.022116/0 sec, 0.023785/0 sec, 0.02258/0 sec, 0.022001/0 sec, 0.026912/0 sec, 0.045049/0 sec, 0.090768/0 sec, 0.053862/0 sec, 0.04803/0 sec, 0.065375/0 sec, 0.042323/0 sec )
[LOG] Nr of iterations: 144 (14, 6, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 13, 5, 2, 9, 1 )
[LOG] Total clause computation time: 1.89009/2 sec (0.051065/0.051065 sec, 0.047524/0.047524 sec, 0.041928/0.041928 sec, 0.038692/0.038692 sec, 0.040849/0.040849 sec, 0.04019/0.04019 sec, 0.039346/0.039346 sec, 0.039686/0.039686 sec, 0.038907/0.038907 sec, 0.038049/0.038049 sec, 0.039858/0.039858 sec, 0.039994/0.039994 sec, 0.037092/0.037092 sec, 0.039581/0.039581 sec, 0.036981/0.036981 sec, 0.041717/0.041717 sec, 0.015038/0.015038 sec, 0.012131/0.012131 sec, 0.014002/0.014002 sec, 0.012259/0.012259 sec, 0.013265/0.013265 sec, 0.011903/0.011903 sec, 0.012252/0.012252 sec, 0.012069/0.012069 sec, 0.012051/0.012051 sec, 0.012156/0.012156 sec, 0.012332/0.012332 sec, 0.013244/0.013244 sec, 0.015508/0.015508 sec, 0.013423/0.013423 sec, 0.013552/0.013552 sec, 0.012058/0.012058 sec, 0.01205/0.01205 sec, 0.01053/0.01053 sec, 0.012102/0.012102 sec, 0.013702/0.013702 sec, 0.012224/0.012224 sec, 0.014298/0.014298 sec, 0.013859/0.013859 sec, 0.013663/0.013663 sec, 0.011772/0.011772 sec, 0.012237/0.012237 sec, 0.012167/0.012167 sec, 0.01345/0.01345 sec, 0.012508/0.012508 sec, 0.012818/0.012818 sec, 0.011807/0.011807 sec, 0.013459/0.013459 sec, 0.012753/0.012753 sec, 0.037531/0.037531 sec, 0.038996/0.038996 sec, 0.039067/0.039067 sec, 0.037712/0.037712 sec, 0.044832/0.044832 sec, 0.035808/0.035808 sec, 0.038892/0.038892 sec, 0.041108/0.041108 sec, 0.037811/0.037811 sec, 0.01354/0.01354 sec, 0.014309/0.014309 sec, 0.0134/0.0134 sec, 0.013044/0.013044 sec, 0.012153/0.012153 sec, 0.011843/0.011843 sec, 0.011979/0.011979 sec, 0.013312/0.013312 sec, 0.012932/0.012932 sec, 0.011944/0.011944 sec, 0.011938/0.011938 sec, 0.012353/0.012353 sec, 0.012557/0.012557 sec, 0.014327/0.014327 sec, 0.013037/0.013037 sec, 0.01209/0.01209 sec, 0.019227/0.019227 sec, 0.037174/0.037174 sec, 0.048757/0.048757 sec, 0.039968/0.039968 sec, 0.039689/0.039689 sec, 0.039619/0.039619 sec, 0.035044/0.035044 sec )
[LOG] Total clause minimization time: 0.139543/1 sec (0.044692/0.044692 sec, 0.008643/0.008643 sec, 0.001993/0.001993 sec, 0.001562/0.001562 sec, 0.00138/0.00138 sec, 0.001729/0.001729 sec, 0.001395/0.001395 sec, 0.001471/0.001471 sec, 0.002275/0.002275 sec, 0/0 sec, 0.000928/0.000928 sec, 0.00125/0.00125 sec, 0.001938/0.001938 sec, 0.001612/0.001612 sec, 0.001965/0.001965 sec, 0.002111/0.002111 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001475/0.001475 sec, 0.000763/0.000763 sec, 0.000701/0.000701 sec, 0/0 sec, 0.000668/0.000668 sec, 0.000655/0.000655 sec, 0.001211/0.001211 sec, 0.000684/0.000684 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.033562/0.033562 sec, 0.006172/0.006172 sec, 0.000963/0.000963 sec, 0.017745/0.017745 sec, 0/0 sec )
[LOG] Total clause size reduction: 97111 --> 96 (22659 --> 33, 8710 --> 5, 1747 --> 0, 1754 --> 0, 1761 --> 0, 1768 --> 0, 1775 --> 0, 1782 --> 0, 1739 --> 1, 0 --> 0, 1742 --> 0, 1742 --> 0, 1742 --> 0, 1742 --> 0, 1742 --> 0, 1742 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1773 --> 0, 1773 --> 0, 1775 --> 0, 0 --> 0, 1779 --> 0, 1781 --> 0, 1783 --> 0, 1785 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14676 --> 34, 4876 --> 4, 1219 --> 0, 9744 --> 18, 0 --> 0 )
[LOG] Average clause size reduction: 674.382 --> 0.666667 (1618.5 --> 2.35714, 1451.67 --> 0.833333, 873.5 --> 0, 877 --> 0, 880.5 --> 0, 884 --> 0, 887.5 --> 0, 891 --> 0, 869.5 --> 0.5, 0 --> 0, 871 --> 0, 871 --> 0, 871 --> 0, 871 --> 0, 871 --> 0, 871 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 886.5 --> 0, 886.5 --> 0, 887.5 --> 0, 0 --> 0, 889.5 --> 0, 890.5 --> 0, 891.5 --> 0, 892.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1128.92 --> 2.61538, 975.2 --> 0.8, 609.5 --> 0, 1082.67 --> 2, 0 --> 0 )
[LOG] Overall execution time: 2.91723 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.11 sec (Real time) / 2.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2533 98 241 1 2188
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.367525 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 120 AND gates.
[LOG] Size after ABC: 60 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.34572/1 sec (0.025045/0 sec, 0.020698/0 sec, 0.019038/0 sec, 0.019216/0 sec, 0.018297/0 sec, 0.005913/0 sec, 0.005854/0 sec, 0.00608/0 sec, 0.006961/0 sec, 0.017876/0 sec, 0.018404/1 sec, 0.005938/0 sec, 0.005991/0 sec, 0.005958/0 sec, 0.006726/0 sec, 0.005967/0 sec, 0.006684/0 sec, 0.007616/0 sec, 0.017845/0 sec, 0.030804/0 sec, 0.021713/0 sec, 0.021577/0 sec, 0.024977/0 sec, 0.020542/0 sec )
[LOG] Nr of iterations: 46 (4, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 8, 3, 2, 6, 1 )
[LOG] Total clause computation time: 0.266447/1 sec (0.018428/0.018428 sec, 0.01761/0.01761 sec, 0.016174/0.016174 sec, 0.01543/0.01543 sec, 0.015868/0.015868 sec, 0.003456/0.003456 sec, 0.003514/0.003514 sec, 0.003551/0.003551 sec, 0.004472/0.004472 sec, 0.015352/0.015352 sec, 0.01596/0.01596 sec, 0.003388/0.003388 sec, 0.003524/0.003524 sec, 0.003487/0.003487 sec, 0.004284/0.004284 sec, 0.003446/0.003446 sec, 0.004223/0.004223 sec, 0.005159/0.005159 sec, 0.015253/0.015253 sec, 0.020055/0.020055 sec, 0.018238/0.018238 sec, 0.018938/0.018938 sec, 0.018475/0.018475 sec, 0.018162/0.018162 sec )
[LOG] Total clause minimization time: 0.019299/0 sec (0.00364/0.00364 sec, 0.000518/0.000518 sec, 0.000309/0.000309 sec, 0.001232/0.001232 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008219/0.008219 sec, 0.001025/0.001025 sec, 0.000313/0.000313 sec, 0.004043/0.004043 sec, 0/0 sec )
[LOG] Total clause size reduction: 10588 --> 46 (1830 --> 7, 609 --> 0, 614 --> 0, 1212 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2968 --> 24, 840 --> 2, 420 --> 0, 2095 --> 11, 0 --> 0 )
[LOG] Average clause size reduction: 230.174 --> 1 (457.5 --> 1.75, 304.5 --> 0, 307 --> 0, 404 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 3, 280 --> 0.666667, 210 --> 0, 349.167 --> 1.83333, 0 --> 0 )
[LOG] Overall execution time: 0.371794 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 780 28 80 1 670
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.27326 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 77 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 56 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.257101/0 sec (0.020324/0 sec, 0.016661/0 sec, 0.01527/0 sec, 0.016021/0 sec, 0.014543/0 sec, 0.004623/0 sec, 0.00435/0 sec, 0.004413/0 sec, 0.004355/0 sec, 0.01237/0 sec, 0.012693/0 sec, 0.004713/0 sec, 0.004273/0 sec, 0.004357/0 sec, 0.004381/0 sec, 0.004532/0 sec, 0.00409/0 sec, 0.005233/0 sec, 0.011857/0 sec, 0.021372/0 sec, 0.017354/0 sec, 0.016423/0 sec, 0.017331/0 sec, 0.015562/0 sec )
[LOG] Nr of iterations: 43 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 8, 3, 2, 4, 1 )
[LOG] Total clause computation time: 0.201959/0 sec (0.015237/0.015237 sec, 0.014577/0.014577 sec, 0.013278/0.013278 sec, 0.013796/0.013796 sec, 0.012766/0.012766 sec, 0.00284/0.00284 sec, 0.002648/0.002648 sec, 0.002675/0.002675 sec, 0.002686/0.002686 sec, 0.010647/0.010647 sec, 0.010852/0.010852 sec, 0.002934/0.002934 sec, 0.002572/0.002572 sec, 0.002628/0.002628 sec, 0.002698/0.002698 sec, 0.002873/0.002873 sec, 0.002409/0.002409 sec, 0.00354/0.00354 sec, 0.010041/0.010041 sec, 0.01381/0.01381 sec, 0.014612/0.014612 sec, 0.014249/0.014249 sec, 0.013873/0.013873 sec, 0.013718/0.013718 sec )
[LOG] Total clause minimization time: 0.012516/0 sec (0.00298/0.00298 sec, 0.000259/0.000259 sec, 0.000325/0.000325 sec, 0.000479/0.000479 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.005592/0.005592 sec, 0.000901/0.000901 sec, 0.000357/0.000357 sec, 0.001623/0.001623 sec, 0/0 sec )
[LOG] Total clause size reduction: 7006 --> 38 (1398 --> 9, 465 --> 0, 470 --> 0, 462 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2282 --> 21, 644 --> 2, 322 --> 0, 963 --> 5, 0 --> 0 )
[LOG] Average clause size reduction: 162.93 --> 0.883721 (349.5 --> 2.25, 232.5 --> 0, 235 --> 0, 231 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 285.25 --> 2.625, 214.667 --> 0.666667, 161 --> 0, 240.75 --> 1.25, 0 --> 0 )
[LOG] Overall execution time: 0.276591 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 592 16 56 1 517
