===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.3678 seconds

  ----Wall Time----  ----Name----
    3.9549 ( 11.9%)  FIR Parser
   15.3199 ( 45.9%)  'firrtl.circuit' Pipeline
    1.3772 (  4.1%)    'firrtl.module' Pipeline
    1.2342 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1429 (  0.4%)      LowerCHIRRTLPass
    0.1065 (  0.3%)    InferWidths
    0.7379 (  2.2%)    InferResets
    0.0214 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0209 (  0.1%)    PrefixModules
    0.7105 (  2.1%)    LowerFIRRTLTypes
    6.3440 ( 19.0%)    'firrtl.module' Pipeline
    0.8166 (  2.4%)      ExpandWhens
    0.0239 (  0.1%)      RemoveResets
    5.5035 ( 16.5%)      Canonicalizer
    0.3966 (  1.2%)    Inliner
    1.1633 (  3.5%)    IMConstProp
    0.0352 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.1095 ( 12.3%)    'firrtl.module' Pipeline
    4.1095 ( 12.3%)      Canonicalizer
    0.3535 (  1.1%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.6939 ( 11.1%)  LowerFIRRTLToHW
    0.0339 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    6.9594 ( 20.9%)  'hw.module' Pipeline
    0.8572 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.6550 ( 14.0%)    Canonicalizer
    0.6389 (  1.9%)    HWCleanup
    0.0773 (  0.2%)    HWLegalizeModules
    0.7310 (  2.2%)    PrettifyVerilog
    3.4371 ( 10.3%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   33.3678 (100.0%)  Total

{
  totalTime: 33.398,
  maxMemory: 689467392
}
