Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 23 16:22:55 2024
| Host         : LAPTOP-NEFNQO5U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FSM_timing_summary_routed.rpt -pb FSM_timing_summary_routed.pb -rpx FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    96          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (192)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 96 register/latch pins with no clock driven by root clock pin: clkdiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (192)
--------------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.037        0.000                      0                   33        0.325        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.037        0.000                      0                   33        0.325        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 divider.c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.828ns (21.028%)  route 3.110ns (78.972%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  divider.c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  divider.c_reg[5]/Q
                         net (fo=2, routed)           0.859     6.400    divider.c_reg_n_0_[5]
    SLICE_X15Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.524 r  divider.c[31]_i_8/O
                         net (fo=1, routed)           0.403     6.927    divider.c[31]_i_8_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.051 r  divider.c[31]_i_3/O
                         net (fo=32, routed)          1.848     8.899    divider.c[31]_i_3_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I1_O)        0.124     9.023 r  divider.c[29]_i_1/O
                         net (fo=1, routed)           0.000     9.023    c[29]
    SLICE_X15Y42         FDCE                                         r  divider.c_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  divider.c_reg[29]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X15Y42         FDCE (Setup_fdce_C_D)        0.031    15.060    divider.c_reg[29]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 divider.c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.828ns (21.039%)  route 3.108ns (78.961%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  divider.c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divider.c_reg[5]/Q
                         net (fo=2, routed)           0.859     6.400    divider.c_reg_n_0_[5]
    SLICE_X15Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.524 f  divider.c[31]_i_8/O
                         net (fo=1, routed)           0.403     6.927    divider.c[31]_i_8_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.051 f  divider.c[31]_i_3/O
                         net (fo=32, routed)          1.846     8.897    divider.c[31]_i_3_n_0
    SLICE_X15Y42         LUT4 (Prop_lut4_I1_O)        0.124     9.021 r  clkdiv_i_1/O
                         net (fo=1, routed)           0.000     9.021    clkdiv
    SLICE_X15Y42         FDCE                                         r  clkdiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  clkdiv_reg/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X15Y42         FDCE (Setup_fdce_C_D)        0.029    15.058    clkdiv_reg
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 divider.c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 2.320ns (59.183%)  route 1.600ns (40.817%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  divider.c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divider.c_reg[2]/Q
                         net (fo=2, routed)           0.741     6.283    divider.c_reg_n_0_[2]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.940 r  divider.c_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.940    divider.c_reg[4]_i_2_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.057 r  divider.c_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.057    divider.c_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.174 r  divider.c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    divider.c_reg[12]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  divider.c_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.291    divider.c_reg[16]_i_2_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  divider.c_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    divider.c_reg[20]_i_2_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  divider.c_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    divider.c_reg[24]_i_2_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.840 r  divider.c_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.859     8.698    data0[28]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.307     9.005 r  divider.c[28]_i_1/O
                         net (fo=1, routed)           0.000     9.005    c[28]
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk_IBUF_BUFG
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[28]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X15Y41         FDCE (Setup_fdce_C_D)        0.031    15.060    divider.c_reg[28]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 divider.c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.856ns (21.597%)  route 3.108ns (78.403%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  divider.c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  divider.c_reg[5]/Q
                         net (fo=2, routed)           0.859     6.400    divider.c_reg_n_0_[5]
    SLICE_X15Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.524 r  divider.c[31]_i_8/O
                         net (fo=1, routed)           0.403     6.927    divider.c[31]_i_8_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.051 r  divider.c[31]_i_3/O
                         net (fo=32, routed)          1.846     8.897    divider.c[31]_i_3_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I1_O)        0.152     9.049 r  divider.c[30]_i_1/O
                         net (fo=1, routed)           0.000     9.049    c[30]
    SLICE_X15Y42         FDCE                                         r  divider.c_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  divider.c_reg[30]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X15Y42         FDCE (Setup_fdce_C_D)        0.075    15.104    divider.c_reg[30]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 divider.c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 2.238ns (59.159%)  route 1.545ns (40.841%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  divider.c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divider.c_reg[2]/Q
                         net (fo=2, routed)           0.741     6.283    divider.c_reg_n_0_[2]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.940 r  divider.c_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.940    divider.c_reg[4]_i_2_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.057 r  divider.c_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.057    divider.c_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.174 r  divider.c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    divider.c_reg[12]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  divider.c_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.291    divider.c_reg[16]_i_2_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  divider.c_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    divider.c_reg[20]_i_2_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  divider.c_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    divider.c_reg[24]_i_2_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.764 r  divider.c_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.804     8.567    data0[27]
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.301     8.868 r  divider.c[27]_i_1/O
                         net (fo=1, routed)           0.000     8.868    c[27]
    SLICE_X15Y40         FDCE                                         r  divider.c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X15Y40         FDCE                                         r  divider.c_reg[27]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X15Y40         FDCE (Setup_fdce_C_D)        0.032    15.060    divider.c_reg[27]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 divider.c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.828ns (21.959%)  route 2.943ns (78.041%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  divider.c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  divider.c_reg[5]/Q
                         net (fo=2, routed)           0.859     6.400    divider.c_reg_n_0_[5]
    SLICE_X15Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.524 r  divider.c[31]_i_8/O
                         net (fo=1, routed)           0.403     6.927    divider.c[31]_i_8_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.051 r  divider.c[31]_i_3/O
                         net (fo=32, routed)          1.681     8.732    divider.c[31]_i_3_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I1_O)        0.124     8.856 r  divider.c[31]_i_1/O
                         net (fo=1, routed)           0.000     8.856    c[31]
    SLICE_X15Y42         FDCE                                         r  divider.c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  divider.c_reg[31]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X15Y42         FDCE (Setup_fdce_C_D)        0.031    15.060    divider.c_reg[31]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 divider.c_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.828ns (22.587%)  route 2.838ns (77.413%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  divider.c_reg[28]/Q
                         net (fo=2, routed)           0.820     6.365    divider.c_reg_n_0_[28]
    SLICE_X15Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.489 r  divider.c[31]_i_9/O
                         net (fo=1, routed)           0.403     6.892    divider.c[31]_i_9_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.016 r  divider.c[31]_i_4/O
                         net (fo=32, routed)          1.615     8.631    divider.c[31]_i_4_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124     8.755 r  divider.c[4]_i_1/O
                         net (fo=1, routed)           0.000     8.755    c[4]
    SLICE_X13Y35         FDCE                                         r  divider.c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X13Y35         FDCE                                         r  divider.c_reg[4]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y35         FDCE (Setup_fdce_C_D)        0.029    15.054    divider.c_reg[4]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 divider.c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 2.327ns (63.831%)  route 1.319ns (36.169%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  divider.c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divider.c_reg[2]/Q
                         net (fo=2, routed)           0.741     6.283    divider.c_reg_n_0_[2]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.940 r  divider.c_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.940    divider.c_reg[4]_i_2_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.057 r  divider.c_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.057    divider.c_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.174 r  divider.c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    divider.c_reg[12]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  divider.c_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.291    divider.c_reg[16]_i_2_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  divider.c_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    divider.c_reg[20]_i_2_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  divider.c_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    divider.c_reg[24]_i_2_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.848 r  divider.c_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.577     8.425    data0[26]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.306     8.731 r  divider.c[26]_i_1/O
                         net (fo=1, routed)           0.000     8.731    c[26]
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk_IBUF_BUFG
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[26]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X15Y41         FDCE (Setup_fdce_C_D)        0.031    15.060    divider.c_reg[26]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 divider.c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 2.212ns (60.788%)  route 1.427ns (39.212%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  divider.c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divider.c_reg[2]/Q
                         net (fo=2, routed)           0.741     6.283    divider.c_reg_n_0_[2]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.940 r  divider.c_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.940    divider.c_reg[4]_i_2_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.057 r  divider.c_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.057    divider.c_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.174 r  divider.c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    divider.c_reg[12]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  divider.c_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.291    divider.c_reg[16]_i_2_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  divider.c_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    divider.c_reg[20]_i_2_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  divider.c_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    divider.c_reg[24]_i_2_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.744 r  divider.c_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.685     8.429    data0[25]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.295     8.724 r  divider.c[25]_i_1/O
                         net (fo=1, routed)           0.000     8.724    c[25]
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk_IBUF_BUFG
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[25]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X15Y41         FDCE (Setup_fdce_C_D)        0.029    15.058    divider.c_reg[25]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 divider.c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 2.004ns (56.642%)  route 1.534ns (43.358%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  divider.c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divider.c_reg[2]/Q
                         net (fo=2, routed)           0.741     6.283    divider.c_reg_n_0_[2]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.940 r  divider.c_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.940    divider.c_reg[4]_i_2_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.057 r  divider.c_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.057    divider.c_reg[8]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.174 r  divider.c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    divider.c_reg[12]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  divider.c_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.291    divider.c_reg[16]_i_2_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.530 r  divider.c_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.793     8.322    data0[19]
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.301     8.623 r  divider.c[19]_i_1/O
                         net (fo=1, routed)           0.000     8.623    c[19]
    SLICE_X13Y39         FDCE                                         r  divider.c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  divider.c_reg[19]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y39         FDCE (Setup_fdce_C_D)        0.031    15.059    divider.c_reg[19]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 divider.c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X13Y35         FDCE                                         r  divider.c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  divider.c_reg[0]/Q
                         net (fo=3, routed)           0.231     1.817    divider.c_reg_n_0_[0]
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  divider.c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    c[0]
    SLICE_X13Y35         FDCE                                         r  divider.c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X13Y35         FDCE                                         r  divider.c_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y35         FDCE (Hold_fdce_C_D)         0.092     1.537    divider.c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 divider.c_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.231ns (50.360%)  route 0.228ns (49.640%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  divider.c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  divider.c_reg[17]/Q
                         net (fo=2, routed)           0.104     1.692    divider.c_reg_n_0_[17]
    SLICE_X15Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.737 r  divider.c[31]_i_5/O
                         net (fo=32, routed)          0.123     1.861    divider.c[31]_i_5_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.906 r  divider.c[20]_i_1/O
                         net (fo=1, routed)           0.000     1.906    c[20]
    SLICE_X15Y39         FDCE                                         r  divider.c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X15Y39         FDCE                                         r  divider.c_reg[20]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X15Y39         FDCE (Hold_fdce_C_D)         0.092     1.555    divider.c_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 divider.c_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.251%)  route 0.229ns (49.749%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  divider.c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  divider.c_reg[17]/Q
                         net (fo=2, routed)           0.104     1.692    divider.c_reg_n_0_[17]
    SLICE_X15Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.737 r  divider.c[31]_i_5/O
                         net (fo=32, routed)          0.124     1.862    divider.c[31]_i_5_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.907 r  divider.c[18]_i_1/O
                         net (fo=1, routed)           0.000     1.907    c[18]
    SLICE_X15Y39         FDCE                                         r  divider.c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X15Y39         FDCE                                         r  divider.c_reg[18]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X15Y39         FDCE (Hold_fdce_C_D)         0.091     1.554    divider.c_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 divider.c_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.231ns (43.739%)  route 0.297ns (56.261%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  divider.c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  divider.c_reg[17]/Q
                         net (fo=2, routed)           0.104     1.692    divider.c_reg_n_0_[17]
    SLICE_X15Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.737 r  divider.c[31]_i_5/O
                         net (fo=32, routed)          0.193     1.930    divider.c[31]_i_5_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.975 r  divider.c[25]_i_1/O
                         net (fo=1, routed)           0.000     1.975    c[25]
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[25]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X15Y41         FDCE (Hold_fdce_C_D)         0.091     1.555    divider.c_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 divider.c_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.231ns (43.077%)  route 0.305ns (56.923%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  divider.c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  divider.c_reg[17]/Q
                         net (fo=2, routed)           0.104     1.692    divider.c_reg_n_0_[17]
    SLICE_X15Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.737 r  divider.c[31]_i_5/O
                         net (fo=32, routed)          0.201     1.938    divider.c[31]_i_5_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.983 r  divider.c[9]_i_1/O
                         net (fo=1, routed)           0.000     1.983    c[9]
    SLICE_X15Y37         FDCE                                         r  divider.c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  divider.c_reg[9]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X15Y37         FDCE (Hold_fdce_C_D)         0.092     1.553    divider.c_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 divider.c_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (42.997%)  route 0.306ns (57.003%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  divider.c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  divider.c_reg[17]/Q
                         net (fo=2, routed)           0.104     1.692    divider.c_reg_n_0_[17]
    SLICE_X15Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.737 r  divider.c[31]_i_5/O
                         net (fo=32, routed)          0.202     1.939    divider.c[31]_i_5_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.984 r  divider.c[12]_i_1/O
                         net (fo=1, routed)           0.000     1.984    c[12]
    SLICE_X15Y37         FDCE                                         r  divider.c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  divider.c_reg[12]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X15Y37         FDCE (Hold_fdce_C_D)         0.091     1.552    divider.c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 divider.c_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (43.037%)  route 0.306ns (56.963%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  divider.c_reg[25]/Q
                         net (fo=2, routed)           0.178     1.767    divider.c_reg_n_0_[25]
    SLICE_X15Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.812 r  divider.c[31]_i_4/O
                         net (fo=32, routed)          0.128     1.940    divider.c[31]_i_4_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I2_O)        0.045     1.985 r  divider.c[28]_i_1/O
                         net (fo=1, routed)           0.000     1.985    c[28]
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[28]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y41         FDCE (Hold_fdce_C_D)         0.092     1.540    divider.c_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 divider.c_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.231ns (41.346%)  route 0.328ns (58.654%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  divider.c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  divider.c_reg[17]/Q
                         net (fo=2, routed)           0.104     1.692    divider.c_reg_n_0_[17]
    SLICE_X15Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.737 r  divider.c[31]_i_5/O
                         net (fo=32, routed)          0.223     1.961    divider.c[31]_i_5_n_0
    SLICE_X15Y38         LUT5 (Prop_lut5_I3_O)        0.045     2.006 r  divider.c[14]_i_1/O
                         net (fo=1, routed)           0.000     2.006    c[14]
    SLICE_X15Y38         FDCE                                         r  divider.c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  divider.c_reg[14]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X15Y38         FDCE (Hold_fdce_C_D)         0.092     1.555    divider.c_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 divider.c_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.231ns (41.272%)  route 0.329ns (58.728%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  divider.c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  divider.c_reg[17]/Q
                         net (fo=2, routed)           0.104     1.692    divider.c_reg_n_0_[17]
    SLICE_X15Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.737 r  divider.c[31]_i_5/O
                         net (fo=32, routed)          0.224     1.962    divider.c[31]_i_5_n_0
    SLICE_X15Y38         LUT5 (Prop_lut5_I3_O)        0.045     2.007 r  divider.c[13]_i_1/O
                         net (fo=1, routed)           0.000     2.007    c[13]
    SLICE_X15Y38         FDCE                                         r  divider.c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  divider.c_reg[13]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X15Y38         FDCE (Hold_fdce_C_D)         0.091     1.554    divider.c_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 divider.c_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.c_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.778%)  route 0.350ns (60.222%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  divider.c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  divider.c_reg[17]/Q
                         net (fo=2, routed)           0.104     1.692    divider.c_reg_n_0_[17]
    SLICE_X15Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.737 r  divider.c[31]_i_5/O
                         net (fo=32, routed)          0.246     1.983    divider.c[31]_i_5_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.045     2.028 r  divider.c[21]_i_1/O
                         net (fo=1, routed)           0.000     2.028    c[21]
    SLICE_X15Y40         FDCE                                         r  divider.c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X15Y40         FDCE                                         r  divider.c_reg[21]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.091     1.555    divider.c_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.473    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y42   clkdiv_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y35   divider.c_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y37   divider.c_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y37   divider.c_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y37   divider.c_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y38   divider.c_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y38   divider.c_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y38   divider.c_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y38   divider.c_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y42   clkdiv_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y42   clkdiv_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   divider.c_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   divider.c_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   divider.c_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   divider.c_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   divider.c_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   divider.c_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y37   divider.c_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y37   divider.c_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y42   clkdiv_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y42   clkdiv_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   divider.c_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   divider.c_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   divider.c_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   divider.c_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   divider.c_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   divider.c_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y37   divider.c_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y37   divider.c_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RIGHT
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.815ns  (logic 5.345ns (38.686%)  route 8.471ns (61.314%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  RIGHT (IN)
                         net (fo=0)                   0.000     0.000    RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  RIGHT_IBUF_inst/O
                         net (fo=10, routed)          2.368     3.819    RIGHT_IBUF
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.124     3.943 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           1.020     4.962    led11_out
    SLICE_X6Y38          LUT6 (Prop_lut6_I0_O)        0.124     5.086 r  led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.619     5.705    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.829 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.464    10.294    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.815 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.815    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RIGHT
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.614ns  (logic 5.341ns (39.233%)  route 8.273ns (60.767%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  RIGHT (IN)
                         net (fo=0)                   0.000     0.000    RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  RIGHT_IBUF_inst/O
                         net (fo=10, routed)          2.368     3.819    RIGHT_IBUF
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.124     3.943 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           0.610     4.553    led11_out
    SLICE_X6Y36          LUT6 (Prop_lut6_I2_O)        0.124     4.677 r  led_OBUF[14]_inst_i_4/O
                         net (fo=4, routed)           0.836     5.512    led_OBUF[14]_inst_i_4_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     5.636 r  led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.460    10.096    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.614 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.614    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RIGHT
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.564ns  (logic 5.330ns (39.298%)  route 8.234ns (60.702%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  RIGHT (IN)
                         net (fo=0)                   0.000     0.000    RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  RIGHT_IBUF_inst/O
                         net (fo=10, routed)          2.368     3.819    RIGHT_IBUF
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.124     3.943 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           0.610     4.553    led11_out
    SLICE_X6Y36          LUT6 (Prop_lut6_I2_O)        0.124     4.677 r  led_OBUF[14]_inst_i_4/O
                         net (fo=4, routed)           0.835     5.511    led_OBUF[14]_inst_i_4_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.124     5.635 r  led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.422    10.057    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.564 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.564    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RIGHT
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.483ns  (logic 5.339ns (39.593%)  route 8.145ns (60.407%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  RIGHT (IN)
                         net (fo=0)                   0.000     0.000    RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  RIGHT_IBUF_inst/O
                         net (fo=10, routed)          2.368     3.819    RIGHT_IBUF
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.124     3.943 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           1.020     4.962    led11_out
    SLICE_X6Y38          LUT6 (Prop_lut6_I0_O)        0.124     5.086 r  led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.877     5.963    led_OBUF[15]_inst_i_2_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.124     6.087 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.881     9.968    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.483 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.483    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RIGHT
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.685ns  (logic 5.349ns (42.164%)  route 7.337ns (57.836%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  RIGHT (IN)
                         net (fo=0)                   0.000     0.000    RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  RIGHT_IBUF_inst/O
                         net (fo=10, routed)          2.368     3.819    RIGHT_IBUF
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.124     3.943 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           0.829     4.772    led11_out
    SLICE_X6Y37          LUT5 (Prop_lut5_I3_O)        0.124     4.896 r  led_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.704     5.600    led_OBUF[10]_inst_i_3_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124     5.724 r  led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.436     9.160    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.685 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.685    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RIGHT
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.666ns  (logic 5.331ns (42.093%)  route 7.334ns (57.907%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  RIGHT (IN)
                         net (fo=0)                   0.000     0.000    RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  RIGHT_IBUF_inst/O
                         net (fo=10, routed)          2.368     3.819    RIGHT_IBUF
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.124     3.943 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           0.829     4.772    led11_out
    SLICE_X6Y37          LUT5 (Prop_lut5_I3_O)        0.124     4.896 r  led_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.674     5.570    led_OBUF[10]_inst_i_3_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.124     5.694 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.464     9.158    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.666 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.666    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RIGHT
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.620ns  (logic 5.327ns (42.214%)  route 7.292ns (57.786%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  RIGHT (IN)
                         net (fo=0)                   0.000     0.000    RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  RIGHT_IBUF_inst/O
                         net (fo=10, routed)          2.368     3.819    RIGHT_IBUF
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.124     3.943 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           1.020     4.962    led11_out
    SLICE_X6Y38          LUT6 (Prop_lut6_I0_O)        0.124     5.086 r  led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.986     6.072    led_OBUF[15]_inst_i_2_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.196 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.920     9.116    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.620 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.620    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RIGHT
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.446ns  (logic 5.324ns (42.776%)  route 7.122ns (57.224%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  RIGHT (IN)
                         net (fo=0)                   0.000     0.000    RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  RIGHT_IBUF_inst/O
                         net (fo=10, routed)          2.368     3.819    RIGHT_IBUF
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.124     3.943 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           0.829     4.772    led11_out
    SLICE_X6Y37          LUT5 (Prop_lut5_I3_O)        0.124     4.896 r  led_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.983     5.879    led_OBUF[10]_inst_i_3_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.003 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.942     8.945    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.446 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.446    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RIGHT
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.349ns  (logic 5.329ns (43.155%)  route 7.020ns (56.845%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  RIGHT (IN)
                         net (fo=0)                   0.000     0.000    RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  RIGHT_IBUF_inst/O
                         net (fo=10, routed)          2.368     3.819    RIGHT_IBUF
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.124     3.943 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           0.829     4.772    led11_out
    SLICE_X6Y37          LUT5 (Prop_lut5_I3_O)        0.124     4.896 r  led_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.746     5.642    led_OBUF[10]_inst_i_3_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.124     5.766 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.077     8.843    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.349 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.349    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RIGHT
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.250ns  (logic 5.328ns (43.495%)  route 6.922ns (56.505%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  RIGHT (IN)
                         net (fo=0)                   0.000     0.000    RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  RIGHT_IBUF_inst/O
                         net (fo=10, routed)          2.368     3.819    RIGHT_IBUF
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.124     3.943 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           0.909     4.852    led11_out
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.124     4.976 r  led_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.988     5.964    led_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.124     6.088 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.657     8.745    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.250 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.250    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter2.cntL_local_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter2.cntL_local_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE                         0.000     0.000 r  counter2.cntL_local_reg[0]/C
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter2.cntL_local_reg[0]/Q
                         net (fo=6, routed)           0.193     0.334    cntL[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  counter2.cntL_local[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    counter2.cntL_local[0]_i_1_n_0
    SLICE_X11Y36         FDCE                                         r  counter2.cntL_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3.cntH_local_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter3.cntH_local_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  counter3.cntH_local_reg[0]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter3.cntH_local_reg[0]/Q
                         net (fo=7, routed)           0.197     0.338    cntH[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.045     0.383 r  counter3.cntH_local[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    counter3.cntH_local[0]_i_1_n_0
    SLICE_X4Y35          FDCE                                         r  counter3.cntH_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1.cntR_local_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter1.cntR_local_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE                         0.000     0.000 r  counter1.cntR_local_reg[0]/C
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  counter1.cntR_local_reg[0]/Q
                         net (fo=7, routed)           0.175     0.339    cntR[0]
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.384 r  counter1.cntR_local[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    counter1.cntR_local[0]_i_1_n_0
    SLICE_X10Y35         FDCE                                         r  counter1.cntR_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3.cntH_local_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter3.cntH_local_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.358ns (63.442%)  route 0.206ns (36.558%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE                         0.000     0.000 r  counter3.cntH_local_reg[6]/C
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter3.cntH_local_reg[6]/Q
                         net (fo=3, routed)           0.108     0.249    cntH[6]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.359 r  counter3.cntH_local_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.098     0.457    counter3.cntH_local_reg[8]_i_2_n_6
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.107     0.564 r  counter3.cntH_local[6]_i_1/O
                         net (fo=1, routed)           0.000     0.564    counter3.cntH_local[6]_i_1_n_0
    SLICE_X1Y36          FDCE                                         r  counter3.cntH_local_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3.cntH_local_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter3.cntH_local_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.358ns (62.107%)  route 0.218ns (37.893%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE                         0.000     0.000 r  counter3.cntH_local_reg[14]/C
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter3.cntH_local_reg[14]/Q
                         net (fo=3, routed)           0.121     0.262    cntH[14]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.372 r  counter3.cntH_local_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.098     0.469    counter3.cntH_local_reg[16]_i_2_n_6
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.107     0.576 r  counter3.cntH_local[14]_i_1/O
                         net (fo=1, routed)           0.000     0.576    counter3.cntH_local[14]_i_1_n_0
    SLICE_X1Y38          FDCE                                         r  counter3.cntH_local_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3.cntH_local_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter3.cntH_local_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.363ns (58.408%)  route 0.258ns (41.592%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  counter3.cntH_local_reg[29]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter3.cntH_local_reg[29]/Q
                         net (fo=3, routed)           0.160     0.301    cntH[29]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.416 r  counter3.cntH_local_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.098     0.514    counter3.cntH_local_reg[31]_i_5_n_7
    SLICE_X1Y41          LUT5 (Prop_lut5_I4_O)        0.107     0.621 r  counter3.cntH_local[29]_i_1/O
                         net (fo=1, routed)           0.000     0.621    counter3.cntH_local[29]_i_1_n_0
    SLICE_X1Y41          FDCE                                         r  counter3.cntH_local_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3.cntH_local_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter3.cntH_local_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.624ns  (logic 0.358ns (57.367%)  route 0.266ns (42.633%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE                         0.000     0.000 r  counter3.cntH_local_reg[22]/C
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter3.cntH_local_reg[22]/Q
                         net (fo=3, routed)           0.167     0.308    cntH[22]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.418 r  counter3.cntH_local_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.099     0.517    counter3.cntH_local_reg[24]_i_2_n_6
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.107     0.624 r  counter3.cntH_local[22]_i_1/O
                         net (fo=1, routed)           0.000     0.624    counter3.cntH_local[22]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  counter3.cntH_local_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3.cntH_local_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter3.cntH_local_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.359ns (57.162%)  route 0.269ns (42.838%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE                         0.000     0.000 r  counter3.cntH_local_reg[24]/C
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter3.cntH_local_reg[24]/Q
                         net (fo=3, routed)           0.170     0.311    cntH[24]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.419 r  counter3.cntH_local_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.099     0.518    counter3.cntH_local_reg[24]_i_2_n_4
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.110     0.628 r  counter3.cntH_local[24]_i_1/O
                         net (fo=1, routed)           0.000     0.628    counter3.cntH_local[24]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  counter3.cntH_local_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3.cntH_local_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter3.cntH_local_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.386ns (60.292%)  route 0.254ns (39.708%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  counter3.cntH_local_reg[1]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter3.cntH_local_reg[1]/Q
                         net (fo=8, routed)           0.106     0.270    cntH[1]
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.385 r  counter3.cntH_local_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.148     0.533    counter3.cntH_local_reg[4]_i_2_n_7
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.107     0.640 r  counter3.cntH_local[1]_i_1/O
                         net (fo=1, routed)           0.000     0.640    counter3.cntH_local[1]_i_1_n_0
    SLICE_X2Y35          FDCE                                         r  counter3.cntH_local_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3.cntH_local_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter3.cntH_local_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.231ns (35.986%)  route 0.411ns (64.014%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE                         0.000     0.000 r  counter3.cntH_local_reg[15]/C
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter3.cntH_local_reg[15]/Q
                         net (fo=3, routed)           0.228     0.369    cntH[15]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.045     0.414 r  counter3.cntH_local[31]_i_3/O
                         net (fo=32, routed)          0.183     0.597    counter3.cntH_local[31]_i_3_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I1_O)        0.045     0.642 r  counter3.cntH_local[18]_i_1/O
                         net (fo=1, routed)           0.000     0.642    counter3.cntH_local[18]_i_1_n_0
    SLICE_X1Y39          FDCE                                         r  counter3.cntH_local_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkdiv_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 1.452ns (26.114%)  route 4.109ns (73.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=129, routed)         4.109     5.562    rst_IBUF
    SLICE_X15Y42         FDCE                                         f  clkdiv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  clkdiv_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 1.452ns (26.114%)  route 4.109ns (73.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=129, routed)         4.109     5.562    rst_IBUF
    SLICE_X15Y42         FDCE                                         f  divider.c_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  divider.c_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 1.452ns (26.114%)  route 4.109ns (73.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=129, routed)         4.109     5.562    rst_IBUF
    SLICE_X15Y42         FDCE                                         f  divider.c_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  divider.c_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 1.452ns (26.114%)  route 4.109ns (73.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=129, routed)         4.109     5.562    rst_IBUF
    SLICE_X15Y42         FDCE                                         f  divider.c_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  divider.c_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 1.452ns (26.780%)  route 3.971ns (73.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=129, routed)         3.971     5.424    rst_IBUF
    SLICE_X15Y41         FDCE                                         f  divider.c_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 1.452ns (26.780%)  route 3.971ns (73.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=129, routed)         3.971     5.424    rst_IBUF
    SLICE_X15Y41         FDCE                                         f  divider.c_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 1.452ns (26.780%)  route 3.971ns (73.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=129, routed)         3.971     5.424    rst_IBUF
    SLICE_X15Y41         FDCE                                         f  divider.c_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X15Y41         FDCE                                         r  divider.c_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 1.452ns (27.533%)  route 3.823ns (72.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=129, routed)         3.823     5.275    rst_IBUF
    SLICE_X15Y40         FDCE                                         f  divider.c_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448     4.789    clk_IBUF_BUFG
    SLICE_X15Y40         FDCE                                         r  divider.c_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 1.452ns (27.533%)  route 3.823ns (72.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=129, routed)         3.823     5.275    rst_IBUF
    SLICE_X15Y40         FDCE                                         f  divider.c_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448     4.789    clk_IBUF_BUFG
    SLICE_X15Y40         FDCE                                         r  divider.c_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 1.452ns (27.533%)  route 3.823ns (72.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=129, routed)         3.823     5.275    rst_IBUF
    SLICE_X15Y40         FDCE                                         f  divider.c_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448     4.789    clk_IBUF_BUFG
    SLICE_X15Y40         FDCE                                         r  divider.c_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.221ns (15.482%)  route 1.204ns (84.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=129, routed)         1.204     1.425    rst_IBUF
    SLICE_X13Y35         FDCE                                         f  divider.c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X13Y35         FDCE                                         r  divider.c_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.221ns (15.482%)  route 1.204ns (84.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=129, routed)         1.204     1.425    rst_IBUF
    SLICE_X13Y35         FDCE                                         f  divider.c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X13Y35         FDCE                                         r  divider.c_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.221ns (14.824%)  route 1.267ns (85.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=129, routed)         1.267     1.488    rst_IBUF
    SLICE_X13Y36         FDCE                                         f  divider.c_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X13Y36         FDCE                                         r  divider.c_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.221ns (14.397%)  route 1.311ns (85.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=129, routed)         1.311     1.532    rst_IBUF
    SLICE_X15Y35         FDCE                                         f  divider.c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  divider.c_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.221ns (14.397%)  route 1.311ns (85.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=129, routed)         1.311     1.532    rst_IBUF
    SLICE_X15Y35         FDCE                                         f  divider.c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  divider.c_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.221ns (14.397%)  route 1.311ns (85.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=129, routed)         1.311     1.532    rst_IBUF
    SLICE_X15Y35         FDCE                                         f  divider.c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  divider.c_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.221ns (14.219%)  route 1.331ns (85.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=129, routed)         1.331     1.551    rst_IBUF
    SLICE_X13Y37         FDCE                                         f  divider.c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  divider.c_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.221ns (14.219%)  route 1.331ns (85.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=129, routed)         1.331     1.551    rst_IBUF
    SLICE_X13Y37         FDCE                                         f  divider.c_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  divider.c_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.221ns (13.826%)  route 1.375ns (86.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=129, routed)         1.375     1.595    rst_IBUF
    SLICE_X15Y36         FDCE                                         f  divider.c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  divider.c_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divider.c_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.221ns (13.826%)  route 1.375ns (86.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=129, routed)         1.375     1.595    rst_IBUF
    SLICE_X15Y36         FDCE                                         f  divider.c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  divider.c_reg[6]/C





