
BE_Wifi_Acess_Point_MARRAGOU_ROBIN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a688  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  0800a818  0800a818  0001a818  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad54  0800ad54  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad54  0800ad54  0001ad54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad5c  0800ad5c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad5c  0800ad5c  0001ad5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ad60  0800ad60  0001ad60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ad64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  200001e0  0800af44  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f0  0800af44  000204f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019c54  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f13  00000000  00000000  00039e64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f8  00000000  00000000  0003cd78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b0  00000000  00000000  0003e070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029389  00000000  00000000  0003f220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017e28  00000000  00000000  000685a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7595  00000000  00000000  000803d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00177966  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006450  00000000  00000000  001779bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a800 	.word	0x0800a800

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800a800 	.word	0x0800a800

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <I2C_DEV_Write>:
* @param  Register_Addr : Register Address	
* @param  Register_Data : Register data
* @param  return Write state,Write success is 1,Write fail is 0
**********************************************************************************************/
uint8_t I2C_DEV_Write(uint16_t I2C_Addr,uint16_t Register_Addr,uint8_t Register_Data)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b086      	sub	sp, #24
 8000ff0:	af04      	add	r7, sp, #16
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	80fb      	strh	r3, [r7, #6]
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	80bb      	strh	r3, [r7, #4]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	70fb      	strb	r3, [r7, #3]
	if(HAL_I2C_Mem_Write(&hi2c1, I2C_Addr, Register_Addr, I2C_MEMADD_SIZE_8BIT, &Register_Data, 1, 1000) == HAL_OK)
 8000ffe:	88ba      	ldrh	r2, [r7, #4]
 8001000:	88f9      	ldrh	r1, [r7, #6]
 8001002:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001006:	9302      	str	r3, [sp, #8]
 8001008:	2301      	movs	r3, #1
 800100a:	9301      	str	r3, [sp, #4]
 800100c:	1cfb      	adds	r3, r7, #3
 800100e:	9300      	str	r3, [sp, #0]
 8001010:	2301      	movs	r3, #1
 8001012:	4806      	ldr	r0, [pc, #24]	; (800102c <I2C_DEV_Write+0x40>)
 8001014:	f001 fdbc 	bl	8002b90 <HAL_I2C_Mem_Write>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d101      	bne.n	8001022 <I2C_DEV_Write+0x36>
	{
		return Write_success;
 800101e:	2301      	movs	r3, #1
 8001020:	e000      	b.n	8001024 <I2C_DEV_Write+0x38>
	} else{
		return Write_fail;
 8001022:	2300      	movs	r3, #0
	}
}
 8001024:	4618      	mov	r0, r3
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000220 	.word	0x20000220

08001030 <I2C_DEV_Read>:
* @param  Register_Addr : Register Address	
* @param  
* @param  return read data (uchar)
**********************************************************************************************/
uint8_t I2C_DEV_Read(uint16_t Register_Addr)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af04      	add	r7, sp, #16
 8001036:	4603      	mov	r3, r0
 8001038:	80fb      	strh	r3, [r7, #6]
	uint8_t ReadBuffer[1];
	HAL_I2C_Mem_Read(&hi2c1, ADDR_FLOAT_Read, Register_Addr, I2C_MEMADD_SIZE_8BIT,ReadBuffer,1, 1000);
 800103a:	88fa      	ldrh	r2, [r7, #6]
 800103c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001040:	9302      	str	r3, [sp, #8]
 8001042:	2301      	movs	r3, #1
 8001044:	9301      	str	r3, [sp, #4]
 8001046:	f107 030c 	add.w	r3, r7, #12
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	2301      	movs	r3, #1
 800104e:	2152      	movs	r1, #82	; 0x52
 8001050:	4803      	ldr	r0, [pc, #12]	; (8001060 <I2C_DEV_Read+0x30>)
 8001052:	f001 feb1 	bl	8002db8 <HAL_I2C_Mem_Read>
	return ReadBuffer[0];
 8001056:	7b3b      	ldrb	r3, [r7, #12]
}
 8001058:	4618      	mov	r0, r3
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20000220 	.word	0x20000220

08001064 <I2C_DEV_init>:
* @param   	power on ,set gain is 16,interrupt is 402ms
* @param   
* @param    This field selects the integration time for each conversion.
**********************************************************************************************/
void I2C_DEV_init(void)
{ 
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	/* write date from tsl2561 */
	I2C_DEV_Write(ADDR_FLOAT_Write,COMMAND_CMD | CONTROL,CONTROL_POWERON);//power on
 8001068:	2203      	movs	r2, #3
 800106a:	21c0      	movs	r1, #192	; 0xc0
 800106c:	2053      	movs	r0, #83	; 0x53
 800106e:	f7ff ffbd 	bl	8000fec <I2C_DEV_Write>
	HAL_Delay(2000);//Wait 2 seconds for power on
 8001072:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001076:	f001 f923 	bl	80022c0 <HAL_Delay>
	
	I2C_DEV_Write(ADDR_FLOAT_Write,COMMAND_CMD | TIMING, INTEGRATIONTIME_400MS16X);  //400MS
 800107a:	2212      	movs	r2, #18
 800107c:	21c1      	movs	r1, #193	; 0xc1
 800107e:	2053      	movs	r0, #83	; 0x53
 8001080:	f7ff ffb4 	bl	8000fec <I2C_DEV_Write>
	I2C_DEV_Write(ADDR_FLOAT_Write,COMMAND_CMD | CONTROL, CONTROL_POWERON); //Every ADC cycle generates interrupt
 8001084:	2203      	movs	r2, #3
 8001086:	21c0      	movs	r1, #192	; 0xc0
 8001088:	2053      	movs	r0, #83	; 0x53
 800108a:	f7ff ffaf 	bl	8000fec <I2C_DEV_Write>
	I2C_DEV_Write(ADDR_FLOAT_Write,COMMAND_CMD | INTERRUPT, INTR_INTER_MODE);	//TEST MODE
 800108e:	2230      	movs	r2, #48	; 0x30
 8001090:	21c6      	movs	r1, #198	; 0xc6
 8001092:	2053      	movs	r0, #83	; 0x53
 8001094:	f7ff ffaa 	bl	8000fec <I2C_DEV_Write>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}

0800109c <Read_Channel>:
* @param    
* @param   	read two ADC data
* @param     
**********************************************************************************************/
void Read_Channel()
{	
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
	uint8_t DataLow,DataHigh;
	DataLow = I2C_DEV_Read(COMMAND_CMD | DATA0LOW);
 80010a2:	20cc      	movs	r0, #204	; 0xcc
 80010a4:	f7ff ffc4 	bl	8001030 <I2C_DEV_Read>
 80010a8:	4603      	mov	r3, r0
 80010aa:	71fb      	strb	r3, [r7, #7]
	DataHigh = I2C_DEV_Read(COMMAND_CMD | DATA0HIGH);
 80010ac:	20cd      	movs	r0, #205	; 0xcd
 80010ae:	f7ff ffbf 	bl	8001030 <I2C_DEV_Read>
 80010b2:	4603      	mov	r3, r0
 80010b4:	71bb      	strb	r3, [r7, #6]
	Channel_0 = 256 * DataHigh + DataLow ;
 80010b6:	79bb      	ldrb	r3, [r7, #6]
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	021b      	lsls	r3, r3, #8
 80010bc:	b29a      	uxth	r2, r3
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	b29b      	uxth	r3, r3
 80010c2:	4413      	add	r3, r2
 80010c4:	b29a      	uxth	r2, r3
 80010c6:	4b0d      	ldr	r3, [pc, #52]	; (80010fc <Read_Channel+0x60>)
 80010c8:	801a      	strh	r2, [r3, #0]
		
	DataLow = I2C_DEV_Read(COMMAND_CMD | DATA1LOW);
 80010ca:	20ce      	movs	r0, #206	; 0xce
 80010cc:	f7ff ffb0 	bl	8001030 <I2C_DEV_Read>
 80010d0:	4603      	mov	r3, r0
 80010d2:	71fb      	strb	r3, [r7, #7]
	DataHigh = I2C_DEV_Read(COMMAND_CMD | DATA1HIGH);
 80010d4:	20cf      	movs	r0, #207	; 0xcf
 80010d6:	f7ff ffab 	bl	8001030 <I2C_DEV_Read>
 80010da:	4603      	mov	r3, r0
 80010dc:	71bb      	strb	r3, [r7, #6]
	Channel_1 = 256 * DataHigh + DataLow ;
 80010de:	79bb      	ldrb	r3, [r7, #6]
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	021b      	lsls	r3, r3, #8
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	4413      	add	r3, r2
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	4b04      	ldr	r3, [pc, #16]	; (8001100 <Read_Channel+0x64>)
 80010f0:	801a      	strh	r2, [r3, #0]
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	2000021e 	.word	0x2000021e
 8001100:	2000021c 	.word	0x2000021c

08001104 <calculateLux>:
* @param    Channel_0 and Channel_1 is for TSL2561_Read_Channel();
* @param   	// Arguments: unsigned int iGain - gain, where 0:1X, 1:8X, 2:16X, 3:128X
* @param   	// unsigned int tIntCycles - INTEG_CYCLES defined in Timing Register
**********************************************************************************************/
uint32_t calculateLux(uint16_t iGain,uint16_t tIntCycles)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08c      	sub	sp, #48	; 0x30
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	460a      	mov	r2, r1
 800110e:	80fb      	strh	r3, [r7, #6]
 8001110:	4613      	mov	r3, r2
 8001112:	80bb      	strh	r3, [r7, #4]
  unsigned long chScale0;
  unsigned long chScale1;
  unsigned long channel1;
  unsigned long channel0;
  unsigned long temp;
  unsigned long ratio1 = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	627b      	str	r3, [r7, #36]	; 0x24
  unsigned long ratio;
  unsigned long lux_temp;
  unsigned int b, m;

  // No scaling if nominal integration (148 cycles or 400 ms) is used
  if (tIntCycles == NOM_INTEG_CYCLE)
 8001118:	88bb      	ldrh	r3, [r7, #4]
 800111a:	2b94      	cmp	r3, #148	; 0x94
 800111c:	d103      	bne.n	8001126 <calculateLux+0x22>
  {
//     chScale0 = 65536;
	  chScale0 = (1 << (CH_SCALE));
 800111e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001122:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001124:	e005      	b.n	8001132 <calculateLux+0x2e>
  }
  else
    chScale0 = (NOM_INTEG_CYCLE << CH_SCALE) / tIntCycles;
 8001126:	88bb      	ldrh	r3, [r7, #4]
 8001128:	f44f 0214 	mov.w	r2, #9699328	; 0x940000
 800112c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001130:	62fb      	str	r3, [r7, #44]	; 0x2c
  switch (iGain)
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	2b03      	cmp	r3, #3
 8001136:	d82d      	bhi.n	8001194 <calculateLux+0x90>
 8001138:	a201      	add	r2, pc, #4	; (adr r2, 8001140 <calculateLux+0x3c>)
 800113a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800113e:	bf00      	nop
 8001140:	08001151 	.word	0x08001151
 8001144:	08001157 	.word	0x08001157
 8001148:	08001163 	.word	0x08001163
 800114c:	0800116f 	.word	0x0800116f
  {
    case 0: // 1x gain
      chScale1 = chScale0; // No scale. Nominal setting
 8001150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001152:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001154:	e01e      	b.n	8001194 <calculateLux+0x90>
    case 1: // 8x gain
      chScale0 = chScale0 >> 3; // Scale/multiply value by 1/8
 8001156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001158:	08db      	lsrs	r3, r3, #3
 800115a:	62fb      	str	r3, [r7, #44]	; 0x2c
      chScale1 = chScale0;
 800115c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800115e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001160:	e018      	b.n	8001194 <calculateLux+0x90>
    case 2: // 16x gain
      chScale0 = chScale0 >> 4; // Scale/multiply value by 1/16
 8001162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001164:	091b      	lsrs	r3, r3, #4
 8001166:	62fb      	str	r3, [r7, #44]	; 0x2c
      chScale1 = chScale0;
 8001168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800116a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800116c:	e012      	b.n	8001194 <calculateLux+0x90>
    case 3: // 128x gain
      chScale1 = chScale0 / CH1GAIN128X;
 800116e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001170:	4b4b      	ldr	r3, [pc, #300]	; (80012a0 <calculateLux+0x19c>)
 8001172:	fba3 1302 	umull	r1, r3, r3, r2
 8001176:	1ad2      	subs	r2, r2, r3
 8001178:	0852      	lsrs	r2, r2, #1
 800117a:	4413      	add	r3, r2
 800117c:	099b      	lsrs	r3, r3, #6
 800117e:	62bb      	str	r3, [r7, #40]	; 0x28
      chScale0 = chScale0 / CH0GAIN128X;
 8001180:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001182:	4b48      	ldr	r3, [pc, #288]	; (80012a4 <calculateLux+0x1a0>)
 8001184:	fba3 1302 	umull	r1, r3, r3, r2
 8001188:	1ad2      	subs	r2, r2, r3
 800118a:	0852      	lsrs	r2, r2, #1
 800118c:	4413      	add	r3, r2
 800118e:	099b      	lsrs	r3, r3, #6
 8001190:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8001192:	bf00      	nop
  }
  // Read Channel for ADC
  Read_Channel();
 8001194:	f7ff ff82 	bl	800109c <Read_Channel>
  // scale the channel values
  channel0 = (Channel_0 * chScale0) >>  CH_SCALE;
 8001198:	4b43      	ldr	r3, [pc, #268]	; (80012a8 <calculateLux+0x1a4>)
 800119a:	881b      	ldrh	r3, [r3, #0]
 800119c:	461a      	mov	r2, r3
 800119e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011a0:	fb03 f302 	mul.w	r3, r3, r2
 80011a4:	0c1b      	lsrs	r3, r3, #16
 80011a6:	61bb      	str	r3, [r7, #24]
  channel1 = (Channel_1 * chScale1) >>  CH_SCALE;
 80011a8:	4b40      	ldr	r3, [pc, #256]	; (80012ac <calculateLux+0x1a8>)
 80011aa:	881b      	ldrh	r3, [r3, #0]
 80011ac:	461a      	mov	r2, r3
 80011ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011b0:	fb03 f302 	mul.w	r3, r3, r2
 80011b4:	0c1b      	lsrs	r3, r3, #16
 80011b6:	617b      	str	r3, [r7, #20]

  // find the ratio of the channel values (Channel1/Channel0)
  if (channel0 != 0)
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d005      	beq.n	80011ca <calculateLux+0xc6>
    ratio1 = (channel1 << (RATIO_SCALE + 1)) / channel0;
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	029a      	lsls	r2, r3, #10
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c8:	627b      	str	r3, [r7, #36]	; 0x24
  ratio = (ratio1 + 1) >> 1;	  									 // round the ratio value
 80011ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011cc:	3301      	adds	r3, #1
 80011ce:	085b      	lsrs	r3, r3, #1
 80011d0:	613b      	str	r3, [r7, #16]

  if (ratio >= 0 && ratio <= K1T) {
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	2b40      	cmp	r3, #64	; 0x40
 80011d6:	d806      	bhi.n	80011e6 <calculateLux+0xe2>
  		b = B1T;
 80011d8:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
 80011dc:	623b      	str	r3, [r7, #32]
  		m = M1T;
 80011de:	f44f 73df 	mov.w	r3, #446	; 0x1be
 80011e2:	61fb      	str	r3, [r7, #28]
 80011e4:	e045      	b.n	8001272 <calculateLux+0x16e>
  	} else if (ratio <= K2T) {
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	2b80      	cmp	r3, #128	; 0x80
 80011ea:	d806      	bhi.n	80011fa <calculateLux+0xf6>
  		b = B2T;
 80011ec:	f44f 7305 	mov.w	r3, #532	; 0x214
 80011f0:	623b      	str	r3, [r7, #32]
  		m = M2T;
 80011f2:	f240 23d1 	movw	r3, #721	; 0x2d1
 80011f6:	61fb      	str	r3, [r7, #28]
 80011f8:	e03b      	b.n	8001272 <calculateLux+0x16e>
  	} else if (ratio <= K3T) {
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	2bc0      	cmp	r3, #192	; 0xc0
 80011fe:	d806      	bhi.n	800120e <calculateLux+0x10a>
  		b = B3T;
 8001200:	f240 233f 	movw	r3, #575	; 0x23f
 8001204:	623b      	str	r3, [r7, #32]
  		m = M3T;
 8001206:	f240 337b 	movw	r3, #891	; 0x37b
 800120a:	61fb      	str	r3, [r7, #28]
 800120c:	e031      	b.n	8001272 <calculateLux+0x16e>
  	} else if (ratio <= K4T) {
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001214:	d806      	bhi.n	8001224 <calculateLux+0x120>
  		b = B4T;
 8001216:	f44f 731c 	mov.w	r3, #624	; 0x270
 800121a:	623b      	str	r3, [r7, #32]
  		m = M4T;
 800121c:	f240 33fe 	movw	r3, #1022	; 0x3fe
 8001220:	61fb      	str	r3, [r7, #28]
 8001222:	e026      	b.n	8001272 <calculateLux+0x16e>
  	} else if (ratio <= K5T) {
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 800122a:	d806      	bhi.n	800123a <calculateLux+0x136>
  		b = B5T;
 800122c:	f240 136f 	movw	r3, #367	; 0x16f
 8001230:	623b      	str	r3, [r7, #32]
  		m = M5T;
 8001232:	f44f 73fe 	mov.w	r3, #508	; 0x1fc
 8001236:	61fb      	str	r3, [r7, #28]
 8001238:	e01b      	b.n	8001272 <calculateLux+0x16e>
  	} else if (ratio <= K6T) {
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	f5b3 7fcd 	cmp.w	r3, #410	; 0x19a
 8001240:	d804      	bhi.n	800124c <calculateLux+0x148>
  		b = B6T;
 8001242:	23d2      	movs	r3, #210	; 0xd2
 8001244:	623b      	str	r3, [r7, #32]
  		m = M6T;
 8001246:	23fb      	movs	r3, #251	; 0xfb
 8001248:	61fb      	str	r3, [r7, #28]
 800124a:	e012      	b.n	8001272 <calculateLux+0x16e>
  	} else if (ratio <= K7T) {
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	f240 229a 	movw	r2, #666	; 0x29a
 8001252:	4293      	cmp	r3, r2
 8001254:	d804      	bhi.n	8001260 <calculateLux+0x15c>
  		b = B7T;
 8001256:	2318      	movs	r3, #24
 8001258:	623b      	str	r3, [r7, #32]
  		m = M7T;
 800125a:	2312      	movs	r3, #18
 800125c:	61fb      	str	r3, [r7, #28]
 800125e:	e008      	b.n	8001272 <calculateLux+0x16e>
  	} else if (ratio <= K8T) {
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	f240 229a 	movw	r2, #666	; 0x29a
 8001266:	4293      	cmp	r3, r2
 8001268:	d803      	bhi.n	8001272 <calculateLux+0x16e>
  		b = B8T;
 800126a:	2300      	movs	r3, #0
 800126c:	623b      	str	r3, [r7, #32]
  		m = M8T;
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]
  	}

  temp = ((channel0 * b) - (channel1 * m));
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	6a3a      	ldr	r2, [r7, #32]
 8001276:	fb02 f203 	mul.w	r2, r2, r3
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	69f9      	ldr	r1, [r7, #28]
 800127e:	fb01 f303 	mul.w	r3, r1, r3
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	60fb      	str	r3, [r7, #12]
  temp += (1 << (LUX_SCALE - 1));			// round lsb (2^(LUX_SCALE-1))
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800128c:	60fb      	str	r3, [r7, #12]
  //temp = temp + 32768;
  lux_temp = temp >> LUX_SCALE;			// strip off fractional portion
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	0b9b      	lsrs	r3, r3, #14
 8001292:	60bb      	str	r3, [r7, #8]
  return (lux_temp);		  							// Signal I2C had no errors
 8001294:	68bb      	ldr	r3, [r7, #8]
}
 8001296:	4618      	mov	r0, r3
 8001298:	3730      	adds	r7, #48	; 0x30
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	1cf06adb 	.word	0x1cf06adb
 80012a4:	323e34a3 	.word	0x323e34a3
 80012a8:	2000021e 	.word	0x2000021e
 80012ac:	2000021c 	.word	0x2000021c

080012b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	; 0x28
 80012b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
 80012c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c6:	4b33      	ldr	r3, [pc, #204]	; (8001394 <MX_GPIO_Init+0xe4>)
 80012c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ca:	4a32      	ldr	r2, [pc, #200]	; (8001394 <MX_GPIO_Init+0xe4>)
 80012cc:	f043 0304 	orr.w	r3, r3, #4
 80012d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012d2:	4b30      	ldr	r3, [pc, #192]	; (8001394 <MX_GPIO_Init+0xe4>)
 80012d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d6:	f003 0304 	and.w	r3, r3, #4
 80012da:	613b      	str	r3, [r7, #16]
 80012dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012de:	4b2d      	ldr	r3, [pc, #180]	; (8001394 <MX_GPIO_Init+0xe4>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e2:	4a2c      	ldr	r2, [pc, #176]	; (8001394 <MX_GPIO_Init+0xe4>)
 80012e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ea:	4b2a      	ldr	r3, [pc, #168]	; (8001394 <MX_GPIO_Init+0xe4>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f6:	4b27      	ldr	r3, [pc, #156]	; (8001394 <MX_GPIO_Init+0xe4>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fa:	4a26      	ldr	r2, [pc, #152]	; (8001394 <MX_GPIO_Init+0xe4>)
 80012fc:	f043 0301 	orr.w	r3, r3, #1
 8001300:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001302:	4b24      	ldr	r3, [pc, #144]	; (8001394 <MX_GPIO_Init+0xe4>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	4b21      	ldr	r3, [pc, #132]	; (8001394 <MX_GPIO_Init+0xe4>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001312:	4a20      	ldr	r2, [pc, #128]	; (8001394 <MX_GPIO_Init+0xe4>)
 8001314:	f043 0302 	orr.w	r3, r3, #2
 8001318:	64d3      	str	r3, [r2, #76]	; 0x4c
 800131a:	4b1e      	ldr	r3, [pc, #120]	; (8001394 <MX_GPIO_Init+0xe4>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DHT22_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001326:	2200      	movs	r2, #0
 8001328:	2122      	movs	r1, #34	; 0x22
 800132a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800132e:	f001 fa93 	bl	8002858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001332:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001336:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001338:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800133c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001342:	f107 0314 	add.w	r3, r7, #20
 8001346:	4619      	mov	r1, r3
 8001348:	4813      	ldr	r0, [pc, #76]	; (8001398 <MX_GPIO_Init+0xe8>)
 800134a:	f001 f8c3 	bl	80024d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DHT22_Pin;
 800134e:	2302      	movs	r3, #2
 8001350:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001352:	2301      	movs	r3, #1
 8001354:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001356:	2301      	movs	r3, #1
 8001358:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135a:	2300      	movs	r3, #0
 800135c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DHT22_GPIO_Port, &GPIO_InitStruct);
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	4619      	mov	r1, r3
 8001364:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001368:	f001 f8b4 	bl	80024d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800136c:	2320      	movs	r3, #32
 800136e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001370:	2301      	movs	r3, #1
 8001372:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001378:	2300      	movs	r3, #0
 800137a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001386:	f001 f8a5 	bl	80024d4 <HAL_GPIO_Init>

}
 800138a:	bf00      	nop
 800138c:	3728      	adds	r7, #40	; 0x28
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40021000 	.word	0x40021000
 8001398:	48000800 	.word	0x48000800

0800139c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013a0:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <MX_I2C1_Init+0x74>)
 80013a2:	4a1c      	ldr	r2, [pc, #112]	; (8001414 <MX_I2C1_Init+0x78>)
 80013a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 80013a6:	4b1a      	ldr	r3, [pc, #104]	; (8001410 <MX_I2C1_Init+0x74>)
 80013a8:	4a1b      	ldr	r2, [pc, #108]	; (8001418 <MX_I2C1_Init+0x7c>)
 80013aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013ac:	4b18      	ldr	r3, [pc, #96]	; (8001410 <MX_I2C1_Init+0x74>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013b2:	4b17      	ldr	r3, [pc, #92]	; (8001410 <MX_I2C1_Init+0x74>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013b8:	4b15      	ldr	r3, [pc, #84]	; (8001410 <MX_I2C1_Init+0x74>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013be:	4b14      	ldr	r3, [pc, #80]	; (8001410 <MX_I2C1_Init+0x74>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013c4:	4b12      	ldr	r3, [pc, #72]	; (8001410 <MX_I2C1_Init+0x74>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013ca:	4b11      	ldr	r3, [pc, #68]	; (8001410 <MX_I2C1_Init+0x74>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013d0:	4b0f      	ldr	r3, [pc, #60]	; (8001410 <MX_I2C1_Init+0x74>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013d6:	480e      	ldr	r0, [pc, #56]	; (8001410 <MX_I2C1_Init+0x74>)
 80013d8:	f001 fa56 	bl	8002888 <HAL_I2C_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80013e2:	f000 fc2e 	bl	8001c42 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013e6:	2100      	movs	r1, #0
 80013e8:	4809      	ldr	r0, [pc, #36]	; (8001410 <MX_I2C1_Init+0x74>)
 80013ea:	f002 f9ad 	bl	8003748 <HAL_I2CEx_ConfigAnalogFilter>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80013f4:	f000 fc25 	bl	8001c42 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013f8:	2100      	movs	r1, #0
 80013fa:	4805      	ldr	r0, [pc, #20]	; (8001410 <MX_I2C1_Init+0x74>)
 80013fc:	f002 f9ef 	bl	80037de <HAL_I2CEx_ConfigDigitalFilter>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001406:	f000 fc1c 	bl	8001c42 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20000220 	.word	0x20000220
 8001414:	40005400 	.word	0x40005400
 8001418:	10909cec 	.word	0x10909cec

0800141c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b0ac      	sub	sp, #176	; 0xb0
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001424:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	60da      	str	r2, [r3, #12]
 8001432:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001434:	f107 0314 	add.w	r3, r7, #20
 8001438:	2288      	movs	r2, #136	; 0x88
 800143a:	2100      	movs	r1, #0
 800143c:	4618      	mov	r0, r3
 800143e:	f004 fdb3 	bl	8005fa8 <memset>
  if(i2cHandle->Instance==I2C1)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a21      	ldr	r2, [pc, #132]	; (80014cc <HAL_I2C_MspInit+0xb0>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d13b      	bne.n	80014c4 <HAL_I2C_MspInit+0xa8>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800144c:	2340      	movs	r3, #64	; 0x40
 800144e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001450:	2300      	movs	r3, #0
 8001452:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	4618      	mov	r0, r3
 800145a:	f003 f85d 	bl	8004518 <HAL_RCCEx_PeriphCLKConfig>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001464:	f000 fbed 	bl	8001c42 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001468:	4b19      	ldr	r3, [pc, #100]	; (80014d0 <HAL_I2C_MspInit+0xb4>)
 800146a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146c:	4a18      	ldr	r2, [pc, #96]	; (80014d0 <HAL_I2C_MspInit+0xb4>)
 800146e:	f043 0302 	orr.w	r3, r3, #2
 8001472:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001474:	4b16      	ldr	r3, [pc, #88]	; (80014d0 <HAL_I2C_MspInit+0xb4>)
 8001476:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	613b      	str	r3, [r7, #16]
 800147e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001480:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001484:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001488:	2312      	movs	r3, #18
 800148a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001494:	2303      	movs	r3, #3
 8001496:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800149a:	2304      	movs	r3, #4
 800149c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80014a4:	4619      	mov	r1, r3
 80014a6:	480b      	ldr	r0, [pc, #44]	; (80014d4 <HAL_I2C_MspInit+0xb8>)
 80014a8:	f001 f814 	bl	80024d4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014ac:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <HAL_I2C_MspInit+0xb4>)
 80014ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b0:	4a07      	ldr	r2, [pc, #28]	; (80014d0 <HAL_I2C_MspInit+0xb4>)
 80014b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014b6:	6593      	str	r3, [r2, #88]	; 0x58
 80014b8:	4b05      	ldr	r3, [pc, #20]	; (80014d0 <HAL_I2C_MspInit+0xb4>)
 80014ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014c4:	bf00      	nop
 80014c6:	37b0      	adds	r7, #176	; 0xb0
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40005400 	.word	0x40005400
 80014d0:	40021000 	.word	0x40021000
 80014d4:	48000400 	.word	0x48000400

080014d8 <lcd_init>:
I2C_HandleTypeDef hi2c3;

UART_HandleTypeDef huart3;

void lcd_init(I2C_HandleTypeDef* I2Cx, rgb_lcd* DataStruct)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08a      	sub	sp, #40	; 0x28
 80014dc:	af02      	add	r7, sp, #8
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	61fb      	str	r3, [r7, #28]
	DataStruct->_displayfunction |= LCD_2LINE | LCD_5x10DOTS; // MODE 2 LIGNES
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	f043 030c 	orr.w	r3, r3, #12
 80014ee:	b2da      	uxtb	r2, r3
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[0] = 0x80;
 80014f4:	2380      	movs	r3, #128	; 0x80
 80014f6:	763b      	strb	r3, [r7, #24]
	data[1] = LCD_FUNCTIONSET | DataStruct->_displayfunction;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	f043 0320 	orr.w	r3, r3, #32
 8001500:	b2db      	uxtb	r3, r3
 8001502:	767b      	strb	r3, [r7, #25]

	HAL_UART_Transmit(&huart3,(uint8_t *)data,2,10);
 8001504:	f107 0118 	add.w	r1, r7, #24
 8001508:	230a      	movs	r3, #10
 800150a:	2202      	movs	r2, #2
 800150c:	486c      	ldr	r0, [pc, #432]	; (80016c0 <lcd_init+0x1e8>)
 800150e:	f004 f853 	bl	80055b8 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8001512:	f640 230d 	movw	r3, #2573	; 0xa0d
 8001516:	82bb      	strh	r3, [r7, #20]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8001518:	f107 0114 	add.w	r1, r7, #20
 800151c:	230a      	movs	r3, #10
 800151e:	2202      	movs	r2, #2
 8001520:	4867      	ldr	r0, [pc, #412]	; (80016c0 <lcd_init+0x1e8>)
 8001522:	f004 f849 	bl	80055b8 <HAL_UART_Transmit>

	HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(Handle,LCD_ADDRESS,5,100);
 8001526:	2364      	movs	r3, #100	; 0x64
 8001528:	2205      	movs	r2, #5
 800152a:	217c      	movs	r1, #124	; 0x7c
 800152c:	69f8      	ldr	r0, [r7, #28]
 800152e:	f001 fd5d 	bl	8002fec <HAL_I2C_IsDeviceReady>
 8001532:	4603      	mov	r3, r0
 8001534:	74fb      	strb	r3, [r7, #19]
	HAL_UART_Transmit(&huart3,&status,1,10);
 8001536:	f107 0113 	add.w	r1, r7, #19
 800153a:	230a      	movs	r3, #10
 800153c:	2201      	movs	r2, #1
 800153e:	4860      	ldr	r0, [pc, #384]	; (80016c0 <lcd_init+0x1e8>)
 8001540:	f004 f83a 	bl	80055b8 <HAL_UART_Transmit>
	HAL_Delay(50);
 8001544:	2032      	movs	r0, #50	; 0x32
 8001546:	f000 febb 	bl	80022c0 <HAL_Delay>

	HAL_StatusTypeDef status2 = HAL_I2C_Master_Transmit(Handle, LCD_ADDRESS, data,2,5000);
 800154a:	f107 0218 	add.w	r2, r7, #24
 800154e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001552:	9300      	str	r3, [sp, #0]
 8001554:	2302      	movs	r3, #2
 8001556:	217c      	movs	r1, #124	; 0x7c
 8001558:	69f8      	ldr	r0, [r7, #28]
 800155a:	f001 fa25 	bl	80029a8 <HAL_I2C_Master_Transmit>
 800155e:	4603      	mov	r3, r0
 8001560:	74bb      	strb	r3, [r7, #18]
	HAL_UART_Transmit(&huart3,&status2,1,10);
 8001562:	f107 0112 	add.w	r1, r7, #18
 8001566:	230a      	movs	r3, #10
 8001568:	2201      	movs	r2, #1
 800156a:	4855      	ldr	r0, [pc, #340]	; (80016c0 <lcd_init+0x1e8>)
 800156c:	f004 f824 	bl	80055b8 <HAL_UART_Transmit>
	HAL_Delay(50);
 8001570:	2032      	movs	r0, #50	; 0x32
 8001572:	f000 fea5 	bl	80022c0 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 8001576:	f107 0218 	add.w	r2, r7, #24
 800157a:	f241 3388 	movw	r3, #5000	; 0x1388
 800157e:	9300      	str	r3, [sp, #0]
 8001580:	2302      	movs	r3, #2
 8001582:	217c      	movs	r1, #124	; 0x7c
 8001584:	69f8      	ldr	r0, [r7, #28]
 8001586:	f001 fa0f 	bl	80029a8 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 800158a:	2005      	movs	r0, #5
 800158c:	f000 fe98 	bl	80022c0 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 8001590:	f107 0218 	add.w	r2, r7, #24
 8001594:	f241 3388 	movw	r3, #5000	; 0x1388
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	2302      	movs	r3, #2
 800159c:	217c      	movs	r1, #124	; 0x7c
 800159e:	69f8      	ldr	r0, [r7, #28]
 80015a0:	f001 fa02 	bl	80029a8 <HAL_I2C_Master_Transmit>

	// CONTROL
	DataStruct->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	2204      	movs	r2, #4
 80015a8:	705a      	strb	r2, [r3, #1]

	data[1] = LCD_DISPLAYCONTROL | DataStruct->_displaycontrol;
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	785b      	ldrb	r3, [r3, #1]
 80015ae:	f043 0308 	orr.w	r3, r3, #8
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
 80015b6:	f107 0218 	add.w	r2, r7, #24
 80015ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	2302      	movs	r3, #2
 80015c2:	217c      	movs	r1, #124	; 0x7c
 80015c4:	69f8      	ldr	r0, [r7, #28]
 80015c6:	f001 f9ef 	bl	80029a8 <HAL_I2C_Master_Transmit>

	data[1] = LCD_CLEARDISPLAY;
 80015ca:	2301      	movs	r3, #1
 80015cc:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 80015ce:	f107 0218 	add.w	r2, r7, #24
 80015d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015d6:	9300      	str	r3, [sp, #0]
 80015d8:	2302      	movs	r3, #2
 80015da:	217c      	movs	r1, #124	; 0x7c
 80015dc:	69f8      	ldr	r0, [r7, #28]
 80015de:	f001 f9e3 	bl	80029a8 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80015e2:	2002      	movs	r0, #2
 80015e4:	f000 fe6c 	bl	80022c0 <HAL_Delay>

	// MODE
	DataStruct->_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	2202      	movs	r2, #2
 80015ec:	709a      	strb	r2, [r3, #2]
	data[1] = LCD_ENTRYMODESET | DataStruct->_displaymode;
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	789b      	ldrb	r3, [r3, #2]
 80015f2:	f043 0304 	orr.w	r3, r3, #4
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 80015fa:	f107 0218 	add.w	r2, r7, #24
 80015fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001602:	9300      	str	r3, [sp, #0]
 8001604:	2302      	movs	r3, #2
 8001606:	217c      	movs	r1, #124	; 0x7c
 8001608:	69f8      	ldr	r0, [r7, #28]
 800160a:	f001 f9cd 	bl	80029a8 <HAL_I2C_Master_Transmit>

	// initialisation du lcd_rgb_Backight
		uint8_t data_backlight[2];
		data_backlight[0] = REG_MODE1;
 800160e:	2300      	movs	r3, #0
 8001610:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 8001616:	f107 0210 	add.w	r2, r7, #16
 800161a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	2302      	movs	r3, #2
 8001622:	21c4      	movs	r1, #196	; 0xc4
 8001624:	69f8      	ldr	r0, [r7, #28]
 8001626:	f001 f9bf 	bl	80029a8 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_OUTPUT;
 800162a:	2308      	movs	r3, #8
 800162c:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0xFF;
 800162e:	23ff      	movs	r3, #255	; 0xff
 8001630:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 8001632:	f107 0210 	add.w	r2, r7, #16
 8001636:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800163a:	9300      	str	r3, [sp, #0]
 800163c:	2302      	movs	r3, #2
 800163e:	21c4      	movs	r1, #196	; 0xc4
 8001640:	69f8      	ldr	r0, [r7, #28]
 8001642:	f001 f9b1 	bl	80029a8 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_MODE2;
 8001646:	2301      	movs	r3, #1
 8001648:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0x20;
 800164a:	2320      	movs	r3, #32
 800164c:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 800164e:	f107 0210 	add.w	r2, r7, #16
 8001652:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	2302      	movs	r3, #2
 800165a:	21c4      	movs	r1, #196	; 0xc4
 800165c:	69f8      	ldr	r0, [r7, #28]
 800165e:	f001 f9a3 	bl	80029a8 <HAL_I2C_Master_Transmit>

		//couleur du LCD en Blanc
		uint8_t data_rgb[2];
		data_rgb[0] = REG_RED;
 8001662:	2304      	movs	r3, #4
 8001664:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8001666:	23ff      	movs	r3, #255	; 0xff
 8001668:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 800166a:	f107 020c 	add.w	r2, r7, #12
 800166e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001672:	9300      	str	r3, [sp, #0]
 8001674:	2302      	movs	r3, #2
 8001676:	21c4      	movs	r1, #196	; 0xc4
 8001678:	69f8      	ldr	r0, [r7, #28]
 800167a:	f001 f995 	bl	80029a8 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_GREEN;
 800167e:	2303      	movs	r3, #3
 8001680:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8001682:	23ff      	movs	r3, #255	; 0xff
 8001684:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 8001686:	f107 020c 	add.w	r2, r7, #12
 800168a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800168e:	9300      	str	r3, [sp, #0]
 8001690:	2302      	movs	r3, #2
 8001692:	21c4      	movs	r1, #196	; 0xc4
 8001694:	69f8      	ldr	r0, [r7, #28]
 8001696:	f001 f987 	bl	80029a8 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_BLUE;
 800169a:	2302      	movs	r3, #2
 800169c:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 800169e:	23ff      	movs	r3, #255	; 0xff
 80016a0:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 80016a2:	f107 020c 	add.w	r2, r7, #12
 80016a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016aa:	9300      	str	r3, [sp, #0]
 80016ac:	2302      	movs	r3, #2
 80016ae:	21c4      	movs	r1, #196	; 0xc4
 80016b0:	69f8      	ldr	r0, [r7, #28]
 80016b2:	f001 f979 	bl	80029a8 <HAL_I2C_Master_Transmit>


}
 80016b6:	bf00      	nop
 80016b8:	3720      	adds	r7, #32
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	200002b8 	.word	0x200002b8

080016c4 <clearlcd>:

void clearlcd(void) // permet d'effacer tout ce qui s'affiche sur le lcd
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
	lcd_position(&hi2c3,0,0);
 80016c8:	2200      	movs	r2, #0
 80016ca:	2100      	movs	r1, #0
 80016cc:	4808      	ldr	r0, [pc, #32]	; (80016f0 <clearlcd+0x2c>)
 80016ce:	f000 f83c 	bl	800174a <lcd_position>
	lcd_print(&hi2c3,"                ");
 80016d2:	4908      	ldr	r1, [pc, #32]	; (80016f4 <clearlcd+0x30>)
 80016d4:	4806      	ldr	r0, [pc, #24]	; (80016f0 <clearlcd+0x2c>)
 80016d6:	f000 f80f 	bl	80016f8 <lcd_print>
	lcd_position(&hi2c3,0,1);
 80016da:	2201      	movs	r2, #1
 80016dc:	2100      	movs	r1, #0
 80016de:	4804      	ldr	r0, [pc, #16]	; (80016f0 <clearlcd+0x2c>)
 80016e0:	f000 f833 	bl	800174a <lcd_position>
	lcd_print(&hi2c3,"                ");
 80016e4:	4903      	ldr	r1, [pc, #12]	; (80016f4 <clearlcd+0x30>)
 80016e6:	4802      	ldr	r0, [pc, #8]	; (80016f0 <clearlcd+0x2c>)
 80016e8:	f000 f806 	bl	80016f8 <lcd_print>
}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	2000026c 	.word	0x2000026c
 80016f4:	0800a818 	.word	0x0800a818

080016f8 <lcd_print>:
    unsigned char data[2] = {0x40, value};
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
}

void lcd_print(I2C_HandleTypeDef* I2Cx, char *str)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b088      	sub	sp, #32
 80016fc:	af02      	add	r7, sp, #8
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	613b      	str	r3, [r7, #16]
    char data[2];
    data[0] = 0x40;
 8001706:	2340      	movs	r3, #64	; 0x40
 8001708:	733b      	strb	r3, [r7, #12]
    int i=0;
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 800170e:	e011      	b.n	8001734 <lcd_print+0x3c>
    {
            data[1] = str[i];
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	683a      	ldr	r2, [r7, #0]
 8001714:	4413      	add	r3, r2
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	737b      	strb	r3, [r7, #13]
            HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 800171a:	f107 020c 	add.w	r2, r7, #12
 800171e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	2302      	movs	r3, #2
 8001726:	217c      	movs	r1, #124	; 0x7c
 8001728:	6938      	ldr	r0, [r7, #16]
 800172a:	f001 f93d 	bl	80029a8 <HAL_I2C_Master_Transmit>
            i++;
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	3301      	adds	r3, #1
 8001732:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	683a      	ldr	r2, [r7, #0]
 8001738:	4413      	add	r3, r2
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d1e7      	bne.n	8001710 <lcd_print+0x18>
   }
}
 8001740:	bf00      	nop
 8001742:	bf00      	nop
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <lcd_position>:

void lcd_position(I2C_HandleTypeDef* I2Cx,char col, char row) // position du curseur le lcd
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b086      	sub	sp, #24
 800174e:	af02      	add	r7, sp, #8
 8001750:	6078      	str	r0, [r7, #4]
 8001752:	460b      	mov	r3, r1
 8001754:	70fb      	strb	r3, [r7, #3]
 8001756:	4613      	mov	r3, r2
 8001758:	70bb      	strb	r3, [r7, #2]
	I2C_HandleTypeDef* Handle = I2Cx;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	60fb      	str	r3, [r7, #12]
    if(row == 0)
 800175e:	78bb      	ldrb	r3, [r7, #2]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d104      	bne.n	800176e <lcd_position+0x24>
    {
        col = col | 0x80;
 8001764:	78fb      	ldrb	r3, [r7, #3]
 8001766:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800176a:	70fb      	strb	r3, [r7, #3]
 800176c:	e003      	b.n	8001776 <lcd_position+0x2c>
    }
    else
    {
        col = col | 0xc0;
 800176e:	78fb      	ldrb	r3, [r7, #3]
 8001770:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001774:	70fb      	strb	r3, [r7, #3]
    }

    char data[2];
    data[0] = 0x80;
 8001776:	2380      	movs	r3, #128	; 0x80
 8001778:	723b      	strb	r3, [r7, #8]
    data[1] = col;
 800177a:	78fb      	ldrb	r3, [r7, #3]
 800177c:	727b      	strb	r3, [r7, #9]
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 800177e:	f107 0208 	add.w	r2, r7, #8
 8001782:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	2302      	movs	r3, #2
 800178a:	217c      	movs	r1, #124	; 0x7c
 800178c:	68f8      	ldr	r0, [r7, #12]
 800178e:	f001 f90b 	bl	80029a8 <HAL_I2C_Master_Transmit>
}
 8001792:	bf00      	nop
 8001794:	3710      	adds	r7, #16
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <Delay_us>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Delay_us(uint16_t us)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80017a6:	4b09      	ldr	r3, [pc, #36]	; (80017cc <Delay_us+0x30>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2200      	movs	r2, #0
 80017ac:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim2) < us);
 80017ae:	bf00      	nop
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <Delay_us+0x30>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017b6:	88fb      	ldrh	r3, [r7, #6]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d3f9      	bcc.n	80017b0 <Delay_us+0x14>
}
 80017bc:	bf00      	nop
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	20000490 	.word	0x20000490

080017d0 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b088      	sub	sp, #32
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	460b      	mov	r3, r1
 80017da:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017dc:	f107 030c 	add.w	r3, r7, #12
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80017ec:	887b      	ldrh	r3, [r7, #2]
 80017ee:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f0:	2301      	movs	r3, #1
 80017f2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f4:	2300      	movs	r3, #0
 80017f6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80017f8:	f107 030c 	add.w	r3, r7, #12
 80017fc:	4619      	mov	r1, r3
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f000 fe68 	bl	80024d4 <HAL_GPIO_Init>
}
 8001804:	bf00      	nop
 8001806:	3720      	adds	r7, #32
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}

0800180c <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b088      	sub	sp, #32
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	460b      	mov	r3, r1
 8001816:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001828:	887b      	ldrh	r3, [r7, #2]
 800182a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800182c:	2300      	movs	r3, #0
 800182e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	4619      	mov	r1, r3
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f000 fe4a 	bl	80024d4 <HAL_GPIO_Init>
}
 8001840:	bf00      	nop
 8001842:	3720      	adds	r7, #32
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <DHT22_start>:

void DHT22_start(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
	Set_Pin_Output(DHT22_GPIO_Port, DHT22_Pin);//Mettre broche en sortie pour initialiser DHT22
 800184c:	2102      	movs	r1, #2
 800184e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001852:	f7ff ffbd 	bl	80017d0 <Set_Pin_Output>
	HAL_GPIO_WritePin(DHT22_GPIO_Port, DHT22_Pin, GPIO_PIN_RESET);
 8001856:	2200      	movs	r2, #0
 8001858:	2102      	movs	r1, #2
 800185a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800185e:	f000 fffb 	bl	8002858 <HAL_GPIO_WritePin>
	Delay_us(1200);
 8001862:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8001866:	f7ff ff99 	bl	800179c <Delay_us>
	HAL_GPIO_WritePin(DHT22_GPIO_Port, DHT22_Pin, GPIO_PIN_SET);
 800186a:	2201      	movs	r2, #1
 800186c:	2102      	movs	r1, #2
 800186e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001872:	f000 fff1 	bl	8002858 <HAL_GPIO_WritePin>
	Delay_us(30);
 8001876:	201e      	movs	r0, #30
 8001878:	f7ff ff90 	bl	800179c <Delay_us>
	Set_Pin_Input(DHT22_GPIO_Port, DHT22_Pin); //Mettre broche en entre pour recevoir rponse DHT22
 800187c:	2102      	movs	r1, #2
 800187e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001882:	f7ff ffc3 	bl	800180c <Set_Pin_Input>
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}

0800188a <DHT22_Answer>:

int DHT22_Answer(void)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b082      	sub	sp, #8
 800188e:	af00      	add	r7, sp, #0
	//Je choisit toujours 10 us de plus pour les temps pour une marge d'erreur
	int temps = 0, reponse = 0;
 8001890:	2300      	movs	r3, #0
 8001892:	607b      	str	r3, [r7, #4]
 8001894:	2300      	movs	r3, #0
 8001896:	603b      	str	r3, [r7, #0]
	//verifier qu'on est bien a 0 pendant 80 us
	while((HAL_GPIO_ReadPin(DHT22_GPIO_Port, DHT22_Pin) == GPIO_PIN_RESET) && (temps < 90))
 8001898:	e005      	b.n	80018a6 <DHT22_Answer+0x1c>
	{
		Delay_us(1);
 800189a:	2001      	movs	r0, #1
 800189c:	f7ff ff7e 	bl	800179c <Delay_us>
		temps++;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3301      	adds	r3, #1
 80018a4:	607b      	str	r3, [r7, #4]
	while((HAL_GPIO_ReadPin(DHT22_GPIO_Port, DHT22_Pin) == GPIO_PIN_RESET) && (temps < 90))
 80018a6:	2102      	movs	r1, #2
 80018a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ac:	f000 ffbc 	bl	8002828 <HAL_GPIO_ReadPin>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d102      	bne.n	80018bc <DHT22_Answer+0x32>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2b59      	cmp	r3, #89	; 0x59
 80018ba:	ddee      	ble.n	800189a <DHT22_Answer+0x10>
	}

	if(temps < 90)//si on est bien rester  0 pendant de 80 us alors OK
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b59      	cmp	r3, #89	; 0x59
 80018c0:	dc2f      	bgt.n	8001922 <DHT22_Answer+0x98>
	{
		temps = 0;
 80018c2:	2300      	movs	r3, #0
 80018c4:	607b      	str	r3, [r7, #4]
		//verifier qu'on est bien a 1 pendant 80 us
		while((HAL_GPIO_ReadPin(DHT22_GPIO_Port, DHT22_Pin) == GPIO_PIN_SET) && (temps < 90))
 80018c6:	e005      	b.n	80018d4 <DHT22_Answer+0x4a>
		{
			Delay_us(1);
 80018c8:	2001      	movs	r0, #1
 80018ca:	f7ff ff67 	bl	800179c <Delay_us>
			temps++;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	3301      	adds	r3, #1
 80018d2:	607b      	str	r3, [r7, #4]
		while((HAL_GPIO_ReadPin(DHT22_GPIO_Port, DHT22_Pin) == GPIO_PIN_SET) && (temps < 90))
 80018d4:	2102      	movs	r1, #2
 80018d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018da:	f000 ffa5 	bl	8002828 <HAL_GPIO_ReadPin>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d102      	bne.n	80018ea <DHT22_Answer+0x60>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2b59      	cmp	r3, #89	; 0x59
 80018e8:	ddee      	ble.n	80018c8 <DHT22_Answer+0x3e>
		}

		if(temps < 90)//si on est bient rester  1 pendant 80 us alors OK
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2b59      	cmp	r3, #89	; 0x59
 80018ee:	dc18      	bgt.n	8001922 <DHT22_Answer+0x98>
		{
			//dbut de la trame de donne 50 us  0 puis 1er bit de donne
			temps = 0;
 80018f0:	2300      	movs	r3, #0
 80018f2:	607b      	str	r3, [r7, #4]

			//vrifier la reception du premier bit
			while((HAL_GPIO_ReadPin(DHT22_GPIO_Port, DHT22_Pin) == GPIO_PIN_RESET) && (temps < 60))
 80018f4:	e005      	b.n	8001902 <DHT22_Answer+0x78>
			{
				Delay_us(1);
 80018f6:	2001      	movs	r0, #1
 80018f8:	f7ff ff50 	bl	800179c <Delay_us>
				temps++;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3301      	adds	r3, #1
 8001900:	607b      	str	r3, [r7, #4]
			while((HAL_GPIO_ReadPin(DHT22_GPIO_Port, DHT22_Pin) == GPIO_PIN_RESET) && (temps < 60))
 8001902:	2102      	movs	r1, #2
 8001904:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001908:	f000 ff8e 	bl	8002828 <HAL_GPIO_ReadPin>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d102      	bne.n	8001918 <DHT22_Answer+0x8e>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2b3b      	cmp	r3, #59	; 0x3b
 8001916:	ddee      	ble.n	80018f6 <DHT22_Answer+0x6c>
			}
			if(temps < 60)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2b3b      	cmp	r3, #59	; 0x3b
 800191c:	dc01      	bgt.n	8001922 <DHT22_Answer+0x98>
			{
				reponse = 1;
 800191e:	2301      	movs	r3, #1
 8001920:	603b      	str	r3, [r7, #0]
			}
		}
	}

	Delay_us(40);
 8001922:	2028      	movs	r0, #40	; 0x28
 8001924:	f7ff ff3a 	bl	800179c <Delay_us>

	return reponse;
 8001928:	683b      	ldr	r3, [r7, #0]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <DHT22_Read_Data>:

void DHT22_Read_Data (uint8_t *data)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b084      	sub	sp, #16
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 	int i, k;
  	for (i=0;i<8;i++)
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	e057      	b.n	80019f0 <DHT22_Read_Data+0xbe>
  	{
  		if (HAL_GPIO_ReadPin (DHT22_GPIO_Port, DHT22_Pin) == GPIO_PIN_RESET)
 8001940:	2102      	movs	r1, #2
 8001942:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001946:	f000 ff6f 	bl	8002828 <HAL_GPIO_ReadPin>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d11d      	bne.n	800198c <DHT22_Read_Data+0x5a>
  		{
  			(*data)&= ~(1<<(7-i)); //Mettre bit  0
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	b25a      	sxtb	r2, r3
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	f1c3 0307 	rsb	r3, r3, #7
 800195c:	2101      	movs	r1, #1
 800195e:	fa01 f303 	lsl.w	r3, r1, r3
 8001962:	b25b      	sxtb	r3, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	b25b      	sxtb	r3, r3
 8001968:	4013      	ands	r3, r2
 800196a:	b25b      	sxtb	r3, r3
 800196c:	b2da      	uxtb	r2, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	701a      	strb	r2, [r3, #0]
  			while(!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)));
 8001972:	bf00      	nop
 8001974:	2102      	movs	r1, #2
 8001976:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800197a:	f000 ff55 	bl	8002828 <HAL_GPIO_ReadPin>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0f7      	beq.n	8001974 <DHT22_Read_Data+0x42>
  			Delay_us(40);
 8001984:	2028      	movs	r0, #40	; 0x28
 8001986:	f7ff ff09 	bl	800179c <Delay_us>
 800198a:	e02e      	b.n	80019ea <DHT22_Read_Data+0xb8>
  		}
  		else
  		{
  			(*data)|= (1<<(7-i)); //Mettre bit  1
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	b25a      	sxtb	r2, r3
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	f1c3 0307 	rsb	r3, r3, #7
 8001998:	2101      	movs	r1, #1
 800199a:	fa01 f303 	lsl.w	r3, r1, r3
 800199e:	b25b      	sxtb	r3, r3
 80019a0:	4313      	orrs	r3, r2
 80019a2:	b25b      	sxtb	r3, r3
 80019a4:	b2da      	uxtb	r2, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	701a      	strb	r2, [r3, #0]
  			for (k=0;k<1000;k++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	60bb      	str	r3, [r7, #8]
 80019ae:	e00a      	b.n	80019c6 <DHT22_Read_Data+0x94>
  			{
  				if (HAL_GPIO_ReadPin (DHT22_GPIO_Port, DHT22_Pin) == GPIO_PIN_RESET)
 80019b0:	2102      	movs	r1, #2
 80019b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019b6:	f000 ff37 	bl	8002828 <HAL_GPIO_ReadPin>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d007      	beq.n	80019d0 <DHT22_Read_Data+0x9e>
  			for (k=0;k<1000;k++)
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	3301      	adds	r3, #1
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80019cc:	dbf0      	blt.n	80019b0 <DHT22_Read_Data+0x7e>
 80019ce:	e000      	b.n	80019d2 <DHT22_Read_Data+0xa0>
  				  {
  				  	break;
 80019d0:	bf00      	nop
  				  }
  			}
  			while(!(HAL_GPIO_ReadPin(DHT22_GPIO_Port, DHT22_Pin)));
 80019d2:	bf00      	nop
 80019d4:	2102      	movs	r1, #2
 80019d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019da:	f000 ff25 	bl	8002828 <HAL_GPIO_ReadPin>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d0f7      	beq.n	80019d4 <DHT22_Read_Data+0xa2>
  			Delay_us(40);
 80019e4:	2028      	movs	r0, #40	; 0x28
 80019e6:	f7ff fed9 	bl	800179c <Delay_us>
  	for (i=0;i<8;i++)
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	3301      	adds	r3, #1
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2b07      	cmp	r3, #7
 80019f4:	dda4      	ble.n	8001940 <DHT22_Read_Data+0xe>
  		}
  	 }
}
 80019f6:	bf00      	nop
 80019f8:	bf00      	nop
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <Display_Data>:

void Display_Data(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
	clearlcd();
 8001a04:	f7ff fe5e 	bl	80016c4 <clearlcd>
	Delay_us(1000);
 8001a08:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a0c:	f7ff fec6 	bl	800179c <Delay_us>
	sprintf(tabH,"Lum.: %.1lu lux   ", lux);
 8001a10:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <Display_Data+0x5c>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	461a      	mov	r2, r3
 8001a16:	4912      	ldr	r1, [pc, #72]	; (8001a60 <Display_Data+0x60>)
 8001a18:	4812      	ldr	r0, [pc, #72]	; (8001a64 <Display_Data+0x64>)
 8001a1a:	f005 f94d 	bl	8006cb8 <siprintf>
	sprintf(tabT, "Temp.: %.1f C   ", Temperature);
 8001a1e:	4b12      	ldr	r3, [pc, #72]	; (8001a68 <Display_Data+0x68>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7fe fd90 	bl	8000548 <__aeabi_f2d>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	490f      	ldr	r1, [pc, #60]	; (8001a6c <Display_Data+0x6c>)
 8001a2e:	4810      	ldr	r0, [pc, #64]	; (8001a70 <Display_Data+0x70>)
 8001a30:	f005 f942 	bl	8006cb8 <siprintf>
	lcd_position(&hi2c1, 0, 0);
 8001a34:	2200      	movs	r2, #0
 8001a36:	2100      	movs	r1, #0
 8001a38:	480e      	ldr	r0, [pc, #56]	; (8001a74 <Display_Data+0x74>)
 8001a3a:	f7ff fe86 	bl	800174a <lcd_position>
	lcd_print(&hi2c1, tabH);
 8001a3e:	4909      	ldr	r1, [pc, #36]	; (8001a64 <Display_Data+0x64>)
 8001a40:	480c      	ldr	r0, [pc, #48]	; (8001a74 <Display_Data+0x74>)
 8001a42:	f7ff fe59 	bl	80016f8 <lcd_print>
	lcd_position(&hi2c1, 0, 1);
 8001a46:	2201      	movs	r2, #1
 8001a48:	2100      	movs	r1, #0
 8001a4a:	480a      	ldr	r0, [pc, #40]	; (8001a74 <Display_Data+0x74>)
 8001a4c:	f7ff fe7d 	bl	800174a <lcd_position>
	lcd_print(&hi2c1, tabT);
 8001a50:	4907      	ldr	r1, [pc, #28]	; (8001a70 <Display_Data+0x70>)
 8001a52:	4808      	ldr	r0, [pc, #32]	; (8001a74 <Display_Data+0x74>)
 8001a54:	f7ff fe50 	bl	80016f8 <lcd_print>
}
 8001a58:	bf00      	nop
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	2000020c 	.word	0x2000020c
 8001a60:	0800a82c 	.word	0x0800a82c
 8001a64:	200003f0 	.word	0x200003f0
 8001a68:	20000200 	.word	0x20000200
 8001a6c:	0800a840 	.word	0x0800a840
 8001a70:	20000350 	.word	0x20000350
 8001a74:	20000220 	.word	0x20000220

08001a78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a7c:	f000 fba4 	bl	80021c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a80:	f000 f88e 	bl	8001ba0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a84:	f7ff fc14 	bl	80012b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001a88:	f000 faa2 	bl	8001fd0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001a8c:	f7ff fc86 	bl	800139c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001a90:	f000 fa6e 	bl	8001f70 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001a94:	f000 fa00 	bl	8001e98 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);//initialisation timer
 8001a98:	4834      	ldr	r0, [pc, #208]	; (8001b6c <main+0xf4>)
 8001a9a:	f003 fa51 	bl	8004f40 <HAL_TIM_Base_Start>
  lcd_init(&hi2c1, &lcdData); //initialisation lcd
 8001a9e:	4934      	ldr	r1, [pc, #208]	; (8001b70 <main+0xf8>)
 8001aa0:	4834      	ldr	r0, [pc, #208]	; (8001b74 <main+0xfc>)
 8001aa2:	f7ff fd19 	bl	80014d8 <lcd_init>
  I2C_DEV_init();
 8001aa6:	f7ff fadd 	bl	8001064 <I2C_DEV_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  	 HAL_Delay(1000);//Attente 1s = refaire la boucle toute les secondes
 8001aaa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001aae:	f000 fc07 	bl	80022c0 <HAL_Delay>
	  	 DHT22_start();
 8001ab2:	f7ff fec9 	bl	8001848 <DHT22_start>
	  	 reponse = DHT22_Answer();
 8001ab6:	f7ff fee8 	bl	800188a <DHT22_Answer>
 8001aba:	4603      	mov	r3, r0
 8001abc:	4a2e      	ldr	r2, [pc, #184]	; (8001b78 <main+0x100>)
 8001abe:	6013      	str	r3, [r2, #0]

	  	 /*DHT22  une trame de 40 bit, 8 premier bit humidit haute HH, 8 bit d'aprs humidit basse HL,
	  	 8 bit bit d'aprs temprature haute, 8 bit d'aprs temprature basse, 8 dernier bit pour verification
	  	 de l'acquisition */

	  	 if(reponse == 1)
 8001ac0:	4b2d      	ldr	r3, [pc, #180]	; (8001b78 <main+0x100>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d148      	bne.n	8001b5a <main+0xe2>
	  	 {
	  	 	 //Commencer aqurir les 5 diffrents octets
	  	 	 DHT22_Read_Data(&HH);
 8001ac8:	482c      	ldr	r0, [pc, #176]	; (8001b7c <main+0x104>)
 8001aca:	f7ff ff32 	bl	8001932 <DHT22_Read_Data>
	  	 	 DHT22_Read_Data(&HL);
 8001ace:	482c      	ldr	r0, [pc, #176]	; (8001b80 <main+0x108>)
 8001ad0:	f7ff ff2f 	bl	8001932 <DHT22_Read_Data>
	  	 	 DHT22_Read_Data(&TH);
 8001ad4:	482b      	ldr	r0, [pc, #172]	; (8001b84 <main+0x10c>)
 8001ad6:	f7ff ff2c 	bl	8001932 <DHT22_Read_Data>
	  	 	 DHT22_Read_Data(&TL);
 8001ada:	482b      	ldr	r0, [pc, #172]	; (8001b88 <main+0x110>)
 8001adc:	f7ff ff29 	bl	8001932 <DHT22_Read_Data>
	  	 	 DHT22_Read_Data(&SUM);
 8001ae0:	482a      	ldr	r0, [pc, #168]	; (8001b8c <main+0x114>)
 8001ae2:	f7ff ff26 	bl	8001932 <DHT22_Read_Data>

	  	 	 check = HH + HL + TH + TL;
 8001ae6:	4b25      	ldr	r3, [pc, #148]	; (8001b7c <main+0x104>)
 8001ae8:	781a      	ldrb	r2, [r3, #0]
 8001aea:	4b25      	ldr	r3, [pc, #148]	; (8001b80 <main+0x108>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	4413      	add	r3, r2
 8001af0:	b2da      	uxtb	r2, r3
 8001af2:	4b24      	ldr	r3, [pc, #144]	; (8001b84 <main+0x10c>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	4413      	add	r3, r2
 8001af8:	b2da      	uxtb	r2, r3
 8001afa:	4b23      	ldr	r3, [pc, #140]	; (8001b88 <main+0x110>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	4413      	add	r3, r2
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	4b23      	ldr	r3, [pc, #140]	; (8001b90 <main+0x118>)
 8001b04:	701a      	strb	r2, [r3, #0]
	  	 	 if(check == SUM)//vrifier qu'il n'y a pas d'erreur dans les donnes reu
 8001b06:	4b22      	ldr	r3, [pc, #136]	; (8001b90 <main+0x118>)
 8001b08:	781a      	ldrb	r2, [r3, #0]
 8001b0a:	4b20      	ldr	r3, [pc, #128]	; (8001b8c <main+0x114>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d123      	bne.n	8001b5a <main+0xe2>
	  	 	 {
	  	 	  	//combiner 2 octets d'humit et diviser resultat par 10 pour avoir humidit en %
	  	 	  	Humidite = (float) ((HH<<8) | HL) / 10;
 8001b12:	4b1a      	ldr	r3, [pc, #104]	; (8001b7c <main+0x104>)
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	021b      	lsls	r3, r3, #8
 8001b18:	4a19      	ldr	r2, [pc, #100]	; (8001b80 <main+0x108>)
 8001b1a:	7812      	ldrb	r2, [r2, #0]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	ee07 3a90 	vmov	s15, r3
 8001b22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b26:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001b2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b2e:	4b19      	ldr	r3, [pc, #100]	; (8001b94 <main+0x11c>)
 8001b30:	edc3 7a00 	vstr	s15, [r3]
	  	 	  	//combiner 2 octets de temprature et diviser resultat par 10 pour avoir temprature en C
	  	 	  	Temperature = (float) ((TH<<8) | TL) / 10;
 8001b34:	4b13      	ldr	r3, [pc, #76]	; (8001b84 <main+0x10c>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	021b      	lsls	r3, r3, #8
 8001b3a:	4a13      	ldr	r2, [pc, #76]	; (8001b88 <main+0x110>)
 8001b3c:	7812      	ldrb	r2, [r2, #0]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	ee07 3a90 	vmov	s15, r3
 8001b44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b48:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001b4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b50:	4b11      	ldr	r3, [pc, #68]	; (8001b98 <main+0x120>)
 8001b52:	edc3 7a00 	vstr	s15, [r3]

	  	 	  	Display_Data();//afficher temprature sur LCD
 8001b56:	f7ff ff53 	bl	8001a00 <Display_Data>
	  	 	 }
	  	 }
	  	 lux  =  calculateLux(2,NOM_INTEG_CYCLE);
 8001b5a:	2194      	movs	r1, #148	; 0x94
 8001b5c:	2002      	movs	r0, #2
 8001b5e:	f7ff fad1 	bl	8001104 <calculateLux>
 8001b62:	4603      	mov	r3, r0
 8001b64:	4a0d      	ldr	r2, [pc, #52]	; (8001b9c <main+0x124>)
 8001b66:	6013      	str	r3, [r2, #0]
	  	 HAL_Delay(1000);//Attente 1s = refaire la boucle toute les secondes
 8001b68:	e79f      	b.n	8001aaa <main+0x32>
 8001b6a:	bf00      	nop
 8001b6c:	20000490 	.word	0x20000490
 8001b70:	200001fc 	.word	0x200001fc
 8001b74:	20000220 	.word	0x20000220
 8001b78:	20000208 	.word	0x20000208
 8001b7c:	20000365 	.word	0x20000365
 8001b80:	20000405 	.word	0x20000405
 8001b84:	20000404 	.word	0x20000404
 8001b88:	200003ec 	.word	0x200003ec
 8001b8c:	2000048c 	.word	0x2000048c
 8001b90:	20000364 	.word	0x20000364
 8001b94:	20000204 	.word	0x20000204
 8001b98:	20000200 	.word	0x20000200
 8001b9c:	2000020c 	.word	0x2000020c

08001ba0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b096      	sub	sp, #88	; 0x58
 8001ba4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	2244      	movs	r2, #68	; 0x44
 8001bac:	2100      	movs	r1, #0
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f004 f9fa 	bl	8005fa8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bb4:	463b      	mov	r3, r7
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	60da      	str	r2, [r3, #12]
 8001bc0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bc2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001bc6:	f001 fe65 	bl	8003894 <HAL_PWREx_ControlVoltageScaling>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001bd0:	f000 f837 	bl	8001c42 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bdc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bde:	2310      	movs	r3, #16
 8001be0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001be2:	2302      	movs	r3, #2
 8001be4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001be6:	2302      	movs	r3, #2
 8001be8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001bea:	2301      	movs	r3, #1
 8001bec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001bee:	230a      	movs	r3, #10
 8001bf0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001bf2:	2307      	movs	r3, #7
 8001bf4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bfe:	f107 0314 	add.w	r3, r7, #20
 8001c02:	4618      	mov	r0, r3
 8001c04:	f001 fe9c 	bl	8003940 <HAL_RCC_OscConfig>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001c0e:	f000 f818 	bl	8001c42 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c12:	230f      	movs	r3, #15
 8001c14:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c16:	2303      	movs	r3, #3
 8001c18:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c22:	2300      	movs	r3, #0
 8001c24:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c26:	463b      	mov	r3, r7
 8001c28:	2104      	movs	r1, #4
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f002 fa6e 	bl	800410c <HAL_RCC_ClockConfig>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001c36:	f000 f804 	bl	8001c42 <Error_Handler>
  }
}
 8001c3a:	bf00      	nop
 8001c3c:	3758      	adds	r7, #88	; 0x58
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c42:	b480      	push	{r7}
 8001c44:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c46:	b672      	cpsid	i
}
 8001c48:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c4a:	e7fe      	b.n	8001c4a <Error_Handler+0x8>

08001c4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c52:	4b0f      	ldr	r3, [pc, #60]	; (8001c90 <HAL_MspInit+0x44>)
 8001c54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c56:	4a0e      	ldr	r2, [pc, #56]	; (8001c90 <HAL_MspInit+0x44>)
 8001c58:	f043 0301 	orr.w	r3, r3, #1
 8001c5c:	6613      	str	r3, [r2, #96]	; 0x60
 8001c5e:	4b0c      	ldr	r3, [pc, #48]	; (8001c90 <HAL_MspInit+0x44>)
 8001c60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c62:	f003 0301 	and.w	r3, r3, #1
 8001c66:	607b      	str	r3, [r7, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c6a:	4b09      	ldr	r3, [pc, #36]	; (8001c90 <HAL_MspInit+0x44>)
 8001c6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c6e:	4a08      	ldr	r2, [pc, #32]	; (8001c90 <HAL_MspInit+0x44>)
 8001c70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c74:	6593      	str	r3, [r2, #88]	; 0x58
 8001c76:	4b06      	ldr	r3, [pc, #24]	; (8001c90 <HAL_MspInit+0x44>)
 8001c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c7e:	603b      	str	r3, [r7, #0]
 8001c80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	40021000 	.word	0x40021000

08001c94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c98:	e7fe      	b.n	8001c98 <NMI_Handler+0x4>

08001c9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c9e:	e7fe      	b.n	8001c9e <HardFault_Handler+0x4>

08001ca0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ca4:	e7fe      	b.n	8001ca4 <MemManage_Handler+0x4>

08001ca6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001caa:	e7fe      	b.n	8001caa <BusFault_Handler+0x4>

08001cac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cb0:	e7fe      	b.n	8001cb0 <UsageFault_Handler+0x4>

08001cb2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr

08001cce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ce0:	f000 face 	bl	8002280 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
	return 1;
 8001cec:	2301      	movs	r3, #1
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <_kill>:

int _kill(int pid, int sig)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d02:	f004 f927 	bl	8005f54 <__errno>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2216      	movs	r2, #22
 8001d0a:	601a      	str	r2, [r3, #0]
	return -1;
 8001d0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3708      	adds	r7, #8
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <_exit>:

void _exit (int status)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d20:	f04f 31ff 	mov.w	r1, #4294967295
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f7ff ffe7 	bl	8001cf8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d2a:	e7fe      	b.n	8001d2a <_exit+0x12>

08001d2c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d38:	2300      	movs	r3, #0
 8001d3a:	617b      	str	r3, [r7, #20]
 8001d3c:	e00a      	b.n	8001d54 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d3e:	f3af 8000 	nop.w
 8001d42:	4601      	mov	r1, r0
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	1c5a      	adds	r2, r3, #1
 8001d48:	60ba      	str	r2, [r7, #8]
 8001d4a:	b2ca      	uxtb	r2, r1
 8001d4c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	3301      	adds	r3, #1
 8001d52:	617b      	str	r3, [r7, #20]
 8001d54:	697a      	ldr	r2, [r7, #20]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	dbf0      	blt.n	8001d3e <_read+0x12>
	}

return len;
 8001d5c:	687b      	ldr	r3, [r7, #4]
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3718      	adds	r7, #24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b086      	sub	sp, #24
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	60f8      	str	r0, [r7, #12]
 8001d6e:	60b9      	str	r1, [r7, #8]
 8001d70:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d72:	2300      	movs	r3, #0
 8001d74:	617b      	str	r3, [r7, #20]
 8001d76:	e009      	b.n	8001d8c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	1c5a      	adds	r2, r3, #1
 8001d7c:	60ba      	str	r2, [r7, #8]
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	617b      	str	r3, [r7, #20]
 8001d8c:	697a      	ldr	r2, [r7, #20]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	dbf1      	blt.n	8001d78 <_write+0x12>
	}
	return len;
 8001d94:	687b      	ldr	r3, [r7, #4]
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3718      	adds	r7, #24
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <_close>:

int _close(int file)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	b083      	sub	sp, #12
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
	return -1;
 8001da6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	370c      	adds	r7, #12
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr

08001db6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b083      	sub	sp, #12
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
 8001dbe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dc6:	605a      	str	r2, [r3, #4]
	return 0;
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <_isatty>:

int _isatty(int file)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b083      	sub	sp, #12
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
	return 1;
 8001dde:	2301      	movs	r3, #1
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
	return 0;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3714      	adds	r7, #20
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
	...

08001e08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e10:	4a14      	ldr	r2, [pc, #80]	; (8001e64 <_sbrk+0x5c>)
 8001e12:	4b15      	ldr	r3, [pc, #84]	; (8001e68 <_sbrk+0x60>)
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e1c:	4b13      	ldr	r3, [pc, #76]	; (8001e6c <_sbrk+0x64>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d102      	bne.n	8001e2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e24:	4b11      	ldr	r3, [pc, #68]	; (8001e6c <_sbrk+0x64>)
 8001e26:	4a12      	ldr	r2, [pc, #72]	; (8001e70 <_sbrk+0x68>)
 8001e28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e2a:	4b10      	ldr	r3, [pc, #64]	; (8001e6c <_sbrk+0x64>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4413      	add	r3, r2
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d207      	bcs.n	8001e48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e38:	f004 f88c 	bl	8005f54 <__errno>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	220c      	movs	r2, #12
 8001e40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e42:	f04f 33ff 	mov.w	r3, #4294967295
 8001e46:	e009      	b.n	8001e5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e48:	4b08      	ldr	r3, [pc, #32]	; (8001e6c <_sbrk+0x64>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e4e:	4b07      	ldr	r3, [pc, #28]	; (8001e6c <_sbrk+0x64>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4413      	add	r3, r2
 8001e56:	4a05      	ldr	r2, [pc, #20]	; (8001e6c <_sbrk+0x64>)
 8001e58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3718      	adds	r7, #24
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20018000 	.word	0x20018000
 8001e68:	00000400 	.word	0x00000400
 8001e6c:	20000210 	.word	0x20000210
 8001e70:	200004f0 	.word	0x200004f0

08001e74 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e78:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <SystemInit+0x20>)
 8001e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e7e:	4a05      	ldr	r2, [pc, #20]	; (8001e94 <SystemInit+0x20>)
 8001e80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	e000ed00 	.word	0xe000ed00

08001e98 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b088      	sub	sp, #32
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e9e:	f107 0310 	add.w	r3, r7, #16
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
 8001ea8:	609a      	str	r2, [r3, #8]
 8001eaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eac:	1d3b      	adds	r3, r7, #4
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001eb6:	4b1e      	ldr	r3, [pc, #120]	; (8001f30 <MX_TIM2_Init+0x98>)
 8001eb8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ebc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8001ebe:	4b1c      	ldr	r3, [pc, #112]	; (8001f30 <MX_TIM2_Init+0x98>)
 8001ec0:	224f      	movs	r2, #79	; 0x4f
 8001ec2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec4:	4b1a      	ldr	r3, [pc, #104]	; (8001f30 <MX_TIM2_Init+0x98>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001eca:	4b19      	ldr	r3, [pc, #100]	; (8001f30 <MX_TIM2_Init+0x98>)
 8001ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ed0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed2:	4b17      	ldr	r3, [pc, #92]	; (8001f30 <MX_TIM2_Init+0x98>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed8:	4b15      	ldr	r3, [pc, #84]	; (8001f30 <MX_TIM2_Init+0x98>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ede:	4814      	ldr	r0, [pc, #80]	; (8001f30 <MX_TIM2_Init+0x98>)
 8001ee0:	f002 ffd6 	bl	8004e90 <HAL_TIM_Base_Init>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001eea:	f7ff feaa 	bl	8001c42 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ef2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ef4:	f107 0310 	add.w	r3, r7, #16
 8001ef8:	4619      	mov	r1, r3
 8001efa:	480d      	ldr	r0, [pc, #52]	; (8001f30 <MX_TIM2_Init+0x98>)
 8001efc:	f003 f888 	bl	8005010 <HAL_TIM_ConfigClockSource>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001f06:	f7ff fe9c 	bl	8001c42 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f12:	1d3b      	adds	r3, r7, #4
 8001f14:	4619      	mov	r1, r3
 8001f16:	4806      	ldr	r0, [pc, #24]	; (8001f30 <MX_TIM2_Init+0x98>)
 8001f18:	f003 fa78 	bl	800540c <HAL_TIMEx_MasterConfigSynchronization>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001f22:	f7ff fe8e 	bl	8001c42 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f26:	bf00      	nop
 8001f28:	3720      	adds	r7, #32
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20000490 	.word	0x20000490

08001f34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f44:	d10b      	bne.n	8001f5e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f46:	4b09      	ldr	r3, [pc, #36]	; (8001f6c <HAL_TIM_Base_MspInit+0x38>)
 8001f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4a:	4a08      	ldr	r2, [pc, #32]	; (8001f6c <HAL_TIM_Base_MspInit+0x38>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	6593      	str	r3, [r2, #88]	; 0x58
 8001f52:	4b06      	ldr	r3, [pc, #24]	; (8001f6c <HAL_TIM_Base_MspInit+0x38>)
 8001f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001f5e:	bf00      	nop
 8001f60:	3714      	adds	r7, #20
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000

08001f70 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f74:	4b14      	ldr	r3, [pc, #80]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f76:	4a15      	ldr	r2, [pc, #84]	; (8001fcc <MX_USART1_UART_Init+0x5c>)
 8001f78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f7a:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f82:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f88:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f8e:	4b0e      	ldr	r3, [pc, #56]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f94:	4b0c      	ldr	r3, [pc, #48]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f96:	220c      	movs	r2, #12
 8001f98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f9a:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fa0:	4b09      	ldr	r3, [pc, #36]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fa6:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fac:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fb2:	4805      	ldr	r0, [pc, #20]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001fb4:	f003 fab2 	bl	800551c <HAL_UART_Init>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001fbe:	f7ff fe40 	bl	8001c42 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000368 	.word	0x20000368
 8001fcc:	40013800 	.word	0x40013800

08001fd0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fd4:	4b14      	ldr	r3, [pc, #80]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001fd6:	4a15      	ldr	r2, [pc, #84]	; (800202c <MX_USART2_UART_Init+0x5c>)
 8001fd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fda:	4b13      	ldr	r3, [pc, #76]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001fdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fe0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fe2:	4b11      	ldr	r3, [pc, #68]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fe8:	4b0f      	ldr	r3, [pc, #60]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fee:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001ff6:	220c      	movs	r2, #12
 8001ff8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffa:	4b0b      	ldr	r3, [pc, #44]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002000:	4b09      	ldr	r3, [pc, #36]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8002002:	2200      	movs	r2, #0
 8002004:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002006:	4b08      	ldr	r3, [pc, #32]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8002008:	2200      	movs	r2, #0
 800200a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <MX_USART2_UART_Init+0x58>)
 800200e:	2200      	movs	r2, #0
 8002010:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002012:	4805      	ldr	r0, [pc, #20]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8002014:	f003 fa82 	bl	800551c <HAL_UART_Init>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800201e:	f7ff fe10 	bl	8001c42 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000408 	.word	0x20000408
 800202c:	40004400 	.word	0x40004400

08002030 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b0ae      	sub	sp, #184	; 0xb8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002038:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	60da      	str	r2, [r3, #12]
 8002046:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002048:	f107 031c 	add.w	r3, r7, #28
 800204c:	2288      	movs	r2, #136	; 0x88
 800204e:	2100      	movs	r1, #0
 8002050:	4618      	mov	r0, r3
 8002052:	f003 ffa9 	bl	8005fa8 <memset>
  if(uartHandle->Instance==USART1)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a43      	ldr	r2, [pc, #268]	; (8002168 <HAL_UART_MspInit+0x138>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d13d      	bne.n	80020dc <HAL_UART_MspInit+0xac>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002060:	2301      	movs	r3, #1
 8002062:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002064:	2300      	movs	r3, #0
 8002066:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002068:	f107 031c 	add.w	r3, r7, #28
 800206c:	4618      	mov	r0, r3
 800206e:	f002 fa53 	bl	8004518 <HAL_RCCEx_PeriphCLKConfig>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002078:	f7ff fde3 	bl	8001c42 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800207c:	4b3b      	ldr	r3, [pc, #236]	; (800216c <HAL_UART_MspInit+0x13c>)
 800207e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002080:	4a3a      	ldr	r2, [pc, #232]	; (800216c <HAL_UART_MspInit+0x13c>)
 8002082:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002086:	6613      	str	r3, [r2, #96]	; 0x60
 8002088:	4b38      	ldr	r3, [pc, #224]	; (800216c <HAL_UART_MspInit+0x13c>)
 800208a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800208c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002090:	61bb      	str	r3, [r7, #24]
 8002092:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002094:	4b35      	ldr	r3, [pc, #212]	; (800216c <HAL_UART_MspInit+0x13c>)
 8002096:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002098:	4a34      	ldr	r2, [pc, #208]	; (800216c <HAL_UART_MspInit+0x13c>)
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020a0:	4b32      	ldr	r3, [pc, #200]	; (800216c <HAL_UART_MspInit+0x13c>)
 80020a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a4:	f003 0301 	and.w	r3, r3, #1
 80020a8:	617b      	str	r3, [r7, #20]
 80020aa:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80020ac:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80020b0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b4:	2302      	movs	r3, #2
 80020b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ba:	2300      	movs	r3, #0
 80020bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c0:	2303      	movs	r3, #3
 80020c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020c6:	2307      	movs	r3, #7
 80020c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020cc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80020d0:	4619      	mov	r1, r3
 80020d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020d6:	f000 f9fd 	bl	80024d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80020da:	e040      	b.n	800215e <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART2)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a23      	ldr	r2, [pc, #140]	; (8002170 <HAL_UART_MspInit+0x140>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d13b      	bne.n	800215e <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80020e6:	2302      	movs	r3, #2
 80020e8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80020ea:	2300      	movs	r3, #0
 80020ec:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020ee:	f107 031c 	add.w	r3, r7, #28
 80020f2:	4618      	mov	r0, r3
 80020f4:	f002 fa10 	bl	8004518 <HAL_RCCEx_PeriphCLKConfig>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <HAL_UART_MspInit+0xd2>
      Error_Handler();
 80020fe:	f7ff fda0 	bl	8001c42 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002102:	4b1a      	ldr	r3, [pc, #104]	; (800216c <HAL_UART_MspInit+0x13c>)
 8002104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002106:	4a19      	ldr	r2, [pc, #100]	; (800216c <HAL_UART_MspInit+0x13c>)
 8002108:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800210c:	6593      	str	r3, [r2, #88]	; 0x58
 800210e:	4b17      	ldr	r3, [pc, #92]	; (800216c <HAL_UART_MspInit+0x13c>)
 8002110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211a:	4b14      	ldr	r3, [pc, #80]	; (800216c <HAL_UART_MspInit+0x13c>)
 800211c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800211e:	4a13      	ldr	r2, [pc, #76]	; (800216c <HAL_UART_MspInit+0x13c>)
 8002120:	f043 0301 	orr.w	r3, r3, #1
 8002124:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002126:	4b11      	ldr	r3, [pc, #68]	; (800216c <HAL_UART_MspInit+0x13c>)
 8002128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	60fb      	str	r3, [r7, #12]
 8002130:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002132:	230c      	movs	r3, #12
 8002134:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002138:	2302      	movs	r3, #2
 800213a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002144:	2303      	movs	r3, #3
 8002146:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800214a:	2307      	movs	r3, #7
 800214c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002150:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002154:	4619      	mov	r1, r3
 8002156:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800215a:	f000 f9bb 	bl	80024d4 <HAL_GPIO_Init>
}
 800215e:	bf00      	nop
 8002160:	37b8      	adds	r7, #184	; 0xb8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40013800 	.word	0x40013800
 800216c:	40021000 	.word	0x40021000
 8002170:	40004400 	.word	0x40004400

08002174 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002174:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002178:	f7ff fe7c 	bl	8001e74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800217c:	480c      	ldr	r0, [pc, #48]	; (80021b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800217e:	490d      	ldr	r1, [pc, #52]	; (80021b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002180:	4a0d      	ldr	r2, [pc, #52]	; (80021b8 <LoopForever+0xe>)
  movs r3, #0
 8002182:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002184:	e002      	b.n	800218c <LoopCopyDataInit>

08002186 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002186:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002188:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800218a:	3304      	adds	r3, #4

0800218c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800218c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800218e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002190:	d3f9      	bcc.n	8002186 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002192:	4a0a      	ldr	r2, [pc, #40]	; (80021bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002194:	4c0a      	ldr	r4, [pc, #40]	; (80021c0 <LoopForever+0x16>)
  movs r3, #0
 8002196:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002198:	e001      	b.n	800219e <LoopFillZerobss>

0800219a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800219a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800219c:	3204      	adds	r2, #4

0800219e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800219e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021a0:	d3fb      	bcc.n	800219a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021a2:	f003 fedd 	bl	8005f60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021a6:	f7ff fc67 	bl	8001a78 <main>

080021aa <LoopForever>:

LoopForever:
    b LoopForever
 80021aa:	e7fe      	b.n	80021aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80021ac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80021b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021b4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80021b8:	0800ad64 	.word	0x0800ad64
  ldr r2, =_sbss
 80021bc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80021c0:	200004f0 	.word	0x200004f0

080021c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021c4:	e7fe      	b.n	80021c4 <ADC1_2_IRQHandler>
	...

080021c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021ce:	2300      	movs	r3, #0
 80021d0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021d2:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <HAL_Init+0x3c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a0b      	ldr	r2, [pc, #44]	; (8002204 <HAL_Init+0x3c>)
 80021d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021dc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021de:	2003      	movs	r0, #3
 80021e0:	f000 f944 	bl	800246c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021e4:	2000      	movs	r0, #0
 80021e6:	f000 f80f 	bl	8002208 <HAL_InitTick>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d002      	beq.n	80021f6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	71fb      	strb	r3, [r7, #7]
 80021f4:	e001      	b.n	80021fa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021f6:	f7ff fd29 	bl	8001c4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021fa:	79fb      	ldrb	r3, [r7, #7]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40022000 	.word	0x40022000

08002208 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002210:	2300      	movs	r3, #0
 8002212:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002214:	4b17      	ldr	r3, [pc, #92]	; (8002274 <HAL_InitTick+0x6c>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d023      	beq.n	8002264 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800221c:	4b16      	ldr	r3, [pc, #88]	; (8002278 <HAL_InitTick+0x70>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	4b14      	ldr	r3, [pc, #80]	; (8002274 <HAL_InitTick+0x6c>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	4619      	mov	r1, r3
 8002226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800222a:	fbb3 f3f1 	udiv	r3, r3, r1
 800222e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002232:	4618      	mov	r0, r3
 8002234:	f000 f941 	bl	80024ba <HAL_SYSTICK_Config>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d10f      	bne.n	800225e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2b0f      	cmp	r3, #15
 8002242:	d809      	bhi.n	8002258 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002244:	2200      	movs	r2, #0
 8002246:	6879      	ldr	r1, [r7, #4]
 8002248:	f04f 30ff 	mov.w	r0, #4294967295
 800224c:	f000 f919 	bl	8002482 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002250:	4a0a      	ldr	r2, [pc, #40]	; (800227c <HAL_InitTick+0x74>)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6013      	str	r3, [r2, #0]
 8002256:	e007      	b.n	8002268 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	73fb      	strb	r3, [r7, #15]
 800225c:	e004      	b.n	8002268 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	73fb      	strb	r3, [r7, #15]
 8002262:	e001      	b.n	8002268 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002268:	7bfb      	ldrb	r3, [r7, #15]
}
 800226a:	4618      	mov	r0, r3
 800226c:	3710      	adds	r7, #16
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	20000008 	.word	0x20000008
 8002278:	20000000 	.word	0x20000000
 800227c:	20000004 	.word	0x20000004

08002280 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002284:	4b06      	ldr	r3, [pc, #24]	; (80022a0 <HAL_IncTick+0x20>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	461a      	mov	r2, r3
 800228a:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <HAL_IncTick+0x24>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4413      	add	r3, r2
 8002290:	4a04      	ldr	r2, [pc, #16]	; (80022a4 <HAL_IncTick+0x24>)
 8002292:	6013      	str	r3, [r2, #0]
}
 8002294:	bf00      	nop
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	20000008 	.word	0x20000008
 80022a4:	200004dc 	.word	0x200004dc

080022a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  return uwTick;
 80022ac:	4b03      	ldr	r3, [pc, #12]	; (80022bc <HAL_GetTick+0x14>)
 80022ae:	681b      	ldr	r3, [r3, #0]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	200004dc 	.word	0x200004dc

080022c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022c8:	f7ff ffee 	bl	80022a8 <HAL_GetTick>
 80022cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022d8:	d005      	beq.n	80022e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80022da:	4b0a      	ldr	r3, [pc, #40]	; (8002304 <HAL_Delay+0x44>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	461a      	mov	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4413      	add	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022e6:	bf00      	nop
 80022e8:	f7ff ffde 	bl	80022a8 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d8f7      	bhi.n	80022e8 <HAL_Delay+0x28>
  {
  }
}
 80022f8:	bf00      	nop
 80022fa:	bf00      	nop
 80022fc:	3710      	adds	r7, #16
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	20000008 	.word	0x20000008

08002308 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f003 0307 	and.w	r3, r3, #7
 8002316:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002318:	4b0c      	ldr	r3, [pc, #48]	; (800234c <__NVIC_SetPriorityGrouping+0x44>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800231e:	68ba      	ldr	r2, [r7, #8]
 8002320:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002324:	4013      	ands	r3, r2
 8002326:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002330:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002334:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002338:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800233a:	4a04      	ldr	r2, [pc, #16]	; (800234c <__NVIC_SetPriorityGrouping+0x44>)
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	60d3      	str	r3, [r2, #12]
}
 8002340:	bf00      	nop
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	e000ed00 	.word	0xe000ed00

08002350 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002354:	4b04      	ldr	r3, [pc, #16]	; (8002368 <__NVIC_GetPriorityGrouping+0x18>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	0a1b      	lsrs	r3, r3, #8
 800235a:	f003 0307 	and.w	r3, r3, #7
}
 800235e:	4618      	mov	r0, r3
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	e000ed00 	.word	0xe000ed00

0800236c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	6039      	str	r1, [r7, #0]
 8002376:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237c:	2b00      	cmp	r3, #0
 800237e:	db0a      	blt.n	8002396 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	b2da      	uxtb	r2, r3
 8002384:	490c      	ldr	r1, [pc, #48]	; (80023b8 <__NVIC_SetPriority+0x4c>)
 8002386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238a:	0112      	lsls	r2, r2, #4
 800238c:	b2d2      	uxtb	r2, r2
 800238e:	440b      	add	r3, r1
 8002390:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002394:	e00a      	b.n	80023ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	b2da      	uxtb	r2, r3
 800239a:	4908      	ldr	r1, [pc, #32]	; (80023bc <__NVIC_SetPriority+0x50>)
 800239c:	79fb      	ldrb	r3, [r7, #7]
 800239e:	f003 030f 	and.w	r3, r3, #15
 80023a2:	3b04      	subs	r3, #4
 80023a4:	0112      	lsls	r2, r2, #4
 80023a6:	b2d2      	uxtb	r2, r2
 80023a8:	440b      	add	r3, r1
 80023aa:	761a      	strb	r2, [r3, #24]
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr
 80023b8:	e000e100 	.word	0xe000e100
 80023bc:	e000ed00 	.word	0xe000ed00

080023c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b089      	sub	sp, #36	; 0x24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f003 0307 	and.w	r3, r3, #7
 80023d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023d4:	69fb      	ldr	r3, [r7, #28]
 80023d6:	f1c3 0307 	rsb	r3, r3, #7
 80023da:	2b04      	cmp	r3, #4
 80023dc:	bf28      	it	cs
 80023de:	2304      	movcs	r3, #4
 80023e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	3304      	adds	r3, #4
 80023e6:	2b06      	cmp	r3, #6
 80023e8:	d902      	bls.n	80023f0 <NVIC_EncodePriority+0x30>
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	3b03      	subs	r3, #3
 80023ee:	e000      	b.n	80023f2 <NVIC_EncodePriority+0x32>
 80023f0:	2300      	movs	r3, #0
 80023f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f4:	f04f 32ff 	mov.w	r2, #4294967295
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	fa02 f303 	lsl.w	r3, r2, r3
 80023fe:	43da      	mvns	r2, r3
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	401a      	ands	r2, r3
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002408:	f04f 31ff 	mov.w	r1, #4294967295
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	fa01 f303 	lsl.w	r3, r1, r3
 8002412:	43d9      	mvns	r1, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002418:	4313      	orrs	r3, r2
         );
}
 800241a:	4618      	mov	r0, r3
 800241c:	3724      	adds	r7, #36	; 0x24
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
	...

08002428 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3b01      	subs	r3, #1
 8002434:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002438:	d301      	bcc.n	800243e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800243a:	2301      	movs	r3, #1
 800243c:	e00f      	b.n	800245e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800243e:	4a0a      	ldr	r2, [pc, #40]	; (8002468 <SysTick_Config+0x40>)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	3b01      	subs	r3, #1
 8002444:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002446:	210f      	movs	r1, #15
 8002448:	f04f 30ff 	mov.w	r0, #4294967295
 800244c:	f7ff ff8e 	bl	800236c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002450:	4b05      	ldr	r3, [pc, #20]	; (8002468 <SysTick_Config+0x40>)
 8002452:	2200      	movs	r2, #0
 8002454:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002456:	4b04      	ldr	r3, [pc, #16]	; (8002468 <SysTick_Config+0x40>)
 8002458:	2207      	movs	r2, #7
 800245a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	e000e010 	.word	0xe000e010

0800246c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f7ff ff47 	bl	8002308 <__NVIC_SetPriorityGrouping>
}
 800247a:	bf00      	nop
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b086      	sub	sp, #24
 8002486:	af00      	add	r7, sp, #0
 8002488:	4603      	mov	r3, r0
 800248a:	60b9      	str	r1, [r7, #8]
 800248c:	607a      	str	r2, [r7, #4]
 800248e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002490:	2300      	movs	r3, #0
 8002492:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002494:	f7ff ff5c 	bl	8002350 <__NVIC_GetPriorityGrouping>
 8002498:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	68b9      	ldr	r1, [r7, #8]
 800249e:	6978      	ldr	r0, [r7, #20]
 80024a0:	f7ff ff8e 	bl	80023c0 <NVIC_EncodePriority>
 80024a4:	4602      	mov	r2, r0
 80024a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024aa:	4611      	mov	r1, r2
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7ff ff5d 	bl	800236c <__NVIC_SetPriority>
}
 80024b2:	bf00      	nop
 80024b4:	3718      	adds	r7, #24
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b082      	sub	sp, #8
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f7ff ffb0 	bl	8002428 <SysTick_Config>
 80024c8:	4603      	mov	r3, r0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
	...

080024d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b087      	sub	sp, #28
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024de:	2300      	movs	r3, #0
 80024e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024e2:	e17f      	b.n	80027e4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	2101      	movs	r1, #1
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	fa01 f303 	lsl.w	r3, r1, r3
 80024f0:	4013      	ands	r3, r2
 80024f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f000 8171 	beq.w	80027de <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f003 0303 	and.w	r3, r3, #3
 8002504:	2b01      	cmp	r3, #1
 8002506:	d005      	beq.n	8002514 <HAL_GPIO_Init+0x40>
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f003 0303 	and.w	r3, r3, #3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d130      	bne.n	8002576 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	2203      	movs	r2, #3
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	43db      	mvns	r3, r3
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4013      	ands	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	68da      	ldr	r2, [r3, #12]
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	4313      	orrs	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800254a:	2201      	movs	r2, #1
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	43db      	mvns	r3, r3
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	4013      	ands	r3, r2
 8002558:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	091b      	lsrs	r3, r3, #4
 8002560:	f003 0201 	and.w	r2, r3, #1
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	4313      	orrs	r3, r2
 800256e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f003 0303 	and.w	r3, r3, #3
 800257e:	2b03      	cmp	r3, #3
 8002580:	d118      	bne.n	80025b4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002586:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002588:	2201      	movs	r2, #1
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4013      	ands	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	08db      	lsrs	r3, r3, #3
 800259e:	f003 0201 	and.w	r2, r3, #1
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f003 0303 	and.w	r3, r3, #3
 80025bc:	2b03      	cmp	r3, #3
 80025be:	d017      	beq.n	80025f0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	2203      	movs	r2, #3
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	43db      	mvns	r3, r3
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	4013      	ands	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	693a      	ldr	r2, [r7, #16]
 80025ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f003 0303 	and.w	r3, r3, #3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d123      	bne.n	8002644 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	08da      	lsrs	r2, r3, #3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	3208      	adds	r2, #8
 8002604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002608:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f003 0307 	and.w	r3, r3, #7
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	220f      	movs	r2, #15
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	43db      	mvns	r3, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4013      	ands	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	691a      	ldr	r2, [r3, #16]
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	f003 0307 	and.w	r3, r3, #7
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	4313      	orrs	r3, r2
 8002634:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	08da      	lsrs	r2, r3, #3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	3208      	adds	r2, #8
 800263e:	6939      	ldr	r1, [r7, #16]
 8002640:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	2203      	movs	r2, #3
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	4013      	ands	r3, r2
 800265a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f003 0203 	and.w	r2, r3, #3
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	4313      	orrs	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002680:	2b00      	cmp	r3, #0
 8002682:	f000 80ac 	beq.w	80027de <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002686:	4b5f      	ldr	r3, [pc, #380]	; (8002804 <HAL_GPIO_Init+0x330>)
 8002688:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800268a:	4a5e      	ldr	r2, [pc, #376]	; (8002804 <HAL_GPIO_Init+0x330>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	6613      	str	r3, [r2, #96]	; 0x60
 8002692:	4b5c      	ldr	r3, [pc, #368]	; (8002804 <HAL_GPIO_Init+0x330>)
 8002694:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	60bb      	str	r3, [r7, #8]
 800269c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800269e:	4a5a      	ldr	r2, [pc, #360]	; (8002808 <HAL_GPIO_Init+0x334>)
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	089b      	lsrs	r3, r3, #2
 80026a4:	3302      	adds	r3, #2
 80026a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	f003 0303 	and.w	r3, r3, #3
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	220f      	movs	r2, #15
 80026b6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ba:	43db      	mvns	r3, r3
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	4013      	ands	r3, r2
 80026c0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80026c8:	d025      	beq.n	8002716 <HAL_GPIO_Init+0x242>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a4f      	ldr	r2, [pc, #316]	; (800280c <HAL_GPIO_Init+0x338>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d01f      	beq.n	8002712 <HAL_GPIO_Init+0x23e>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a4e      	ldr	r2, [pc, #312]	; (8002810 <HAL_GPIO_Init+0x33c>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d019      	beq.n	800270e <HAL_GPIO_Init+0x23a>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a4d      	ldr	r2, [pc, #308]	; (8002814 <HAL_GPIO_Init+0x340>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d013      	beq.n	800270a <HAL_GPIO_Init+0x236>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a4c      	ldr	r2, [pc, #304]	; (8002818 <HAL_GPIO_Init+0x344>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d00d      	beq.n	8002706 <HAL_GPIO_Init+0x232>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a4b      	ldr	r2, [pc, #300]	; (800281c <HAL_GPIO_Init+0x348>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d007      	beq.n	8002702 <HAL_GPIO_Init+0x22e>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a4a      	ldr	r2, [pc, #296]	; (8002820 <HAL_GPIO_Init+0x34c>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d101      	bne.n	80026fe <HAL_GPIO_Init+0x22a>
 80026fa:	2306      	movs	r3, #6
 80026fc:	e00c      	b.n	8002718 <HAL_GPIO_Init+0x244>
 80026fe:	2307      	movs	r3, #7
 8002700:	e00a      	b.n	8002718 <HAL_GPIO_Init+0x244>
 8002702:	2305      	movs	r3, #5
 8002704:	e008      	b.n	8002718 <HAL_GPIO_Init+0x244>
 8002706:	2304      	movs	r3, #4
 8002708:	e006      	b.n	8002718 <HAL_GPIO_Init+0x244>
 800270a:	2303      	movs	r3, #3
 800270c:	e004      	b.n	8002718 <HAL_GPIO_Init+0x244>
 800270e:	2302      	movs	r3, #2
 8002710:	e002      	b.n	8002718 <HAL_GPIO_Init+0x244>
 8002712:	2301      	movs	r3, #1
 8002714:	e000      	b.n	8002718 <HAL_GPIO_Init+0x244>
 8002716:	2300      	movs	r3, #0
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	f002 0203 	and.w	r2, r2, #3
 800271e:	0092      	lsls	r2, r2, #2
 8002720:	4093      	lsls	r3, r2
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	4313      	orrs	r3, r2
 8002726:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002728:	4937      	ldr	r1, [pc, #220]	; (8002808 <HAL_GPIO_Init+0x334>)
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	089b      	lsrs	r3, r3, #2
 800272e:	3302      	adds	r3, #2
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002736:	4b3b      	ldr	r3, [pc, #236]	; (8002824 <HAL_GPIO_Init+0x350>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	43db      	mvns	r3, r3
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	4013      	ands	r3, r2
 8002744:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4313      	orrs	r3, r2
 8002758:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800275a:	4a32      	ldr	r2, [pc, #200]	; (8002824 <HAL_GPIO_Init+0x350>)
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002760:	4b30      	ldr	r3, [pc, #192]	; (8002824 <HAL_GPIO_Init+0x350>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	43db      	mvns	r3, r3
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	4013      	ands	r3, r2
 800276e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d003      	beq.n	8002784 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800277c:	693a      	ldr	r2, [r7, #16]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	4313      	orrs	r3, r2
 8002782:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002784:	4a27      	ldr	r2, [pc, #156]	; (8002824 <HAL_GPIO_Init+0x350>)
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800278a:	4b26      	ldr	r3, [pc, #152]	; (8002824 <HAL_GPIO_Init+0x350>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	43db      	mvns	r3, r3
 8002794:	693a      	ldr	r2, [r7, #16]
 8002796:	4013      	ands	r3, r2
 8002798:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d003      	beq.n	80027ae <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80027a6:	693a      	ldr	r2, [r7, #16]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80027ae:	4a1d      	ldr	r2, [pc, #116]	; (8002824 <HAL_GPIO_Init+0x350>)
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80027b4:	4b1b      	ldr	r3, [pc, #108]	; (8002824 <HAL_GPIO_Init+0x350>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	43db      	mvns	r3, r3
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	4013      	ands	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d003      	beq.n	80027d8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80027d0:	693a      	ldr	r2, [r7, #16]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027d8:	4a12      	ldr	r2, [pc, #72]	; (8002824 <HAL_GPIO_Init+0x350>)
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	3301      	adds	r3, #1
 80027e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	fa22 f303 	lsr.w	r3, r2, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	f47f ae78 	bne.w	80024e4 <HAL_GPIO_Init+0x10>
  }
}
 80027f4:	bf00      	nop
 80027f6:	bf00      	nop
 80027f8:	371c      	adds	r7, #28
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	40021000 	.word	0x40021000
 8002808:	40010000 	.word	0x40010000
 800280c:	48000400 	.word	0x48000400
 8002810:	48000800 	.word	0x48000800
 8002814:	48000c00 	.word	0x48000c00
 8002818:	48001000 	.word	0x48001000
 800281c:	48001400 	.word	0x48001400
 8002820:	48001800 	.word	0x48001800
 8002824:	40010400 	.word	0x40010400

08002828 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	460b      	mov	r3, r1
 8002832:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691a      	ldr	r2, [r3, #16]
 8002838:	887b      	ldrh	r3, [r7, #2]
 800283a:	4013      	ands	r3, r2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d002      	beq.n	8002846 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002840:	2301      	movs	r3, #1
 8002842:	73fb      	strb	r3, [r7, #15]
 8002844:	e001      	b.n	800284a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002846:	2300      	movs	r3, #0
 8002848:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800284a:	7bfb      	ldrb	r3, [r7, #15]
}
 800284c:	4618      	mov	r0, r3
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	460b      	mov	r3, r1
 8002862:	807b      	strh	r3, [r7, #2]
 8002864:	4613      	mov	r3, r2
 8002866:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002868:	787b      	ldrb	r3, [r7, #1]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d003      	beq.n	8002876 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800286e:	887a      	ldrh	r2, [r7, #2]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002874:	e002      	b.n	800287c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002876:	887a      	ldrh	r2, [r7, #2]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e081      	b.n	800299e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d106      	bne.n	80028b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f7fe fdb4 	bl	800141c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2224      	movs	r2, #36	; 0x24
 80028b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 0201 	bic.w	r2, r2, #1
 80028ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d107      	bne.n	8002902 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028fe:	609a      	str	r2, [r3, #8]
 8002900:	e006      	b.n	8002910 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	689a      	ldr	r2, [r3, #8]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800290e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	2b02      	cmp	r3, #2
 8002916:	d104      	bne.n	8002922 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002920:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	6812      	ldr	r2, [r2, #0]
 800292c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002930:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002934:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	68da      	ldr	r2, [r3, #12]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002944:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	691a      	ldr	r2, [r3, #16]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	695b      	ldr	r3, [r3, #20]
 800294e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	699b      	ldr	r3, [r3, #24]
 8002956:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	430a      	orrs	r2, r1
 800295e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	69d9      	ldr	r1, [r3, #28]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a1a      	ldr	r2, [r3, #32]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	430a      	orrs	r2, r1
 800296e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f042 0201 	orr.w	r2, r2, #1
 800297e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2220      	movs	r2, #32
 800298a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
	...

080029a8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b088      	sub	sp, #32
 80029ac:	af02      	add	r7, sp, #8
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	607a      	str	r2, [r7, #4]
 80029b2:	461a      	mov	r2, r3
 80029b4:	460b      	mov	r3, r1
 80029b6:	817b      	strh	r3, [r7, #10]
 80029b8:	4613      	mov	r3, r2
 80029ba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	2b20      	cmp	r3, #32
 80029c6:	f040 80da 	bne.w	8002b7e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d101      	bne.n	80029d8 <HAL_I2C_Master_Transmit+0x30>
 80029d4:	2302      	movs	r3, #2
 80029d6:	e0d3      	b.n	8002b80 <HAL_I2C_Master_Transmit+0x1d8>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029e0:	f7ff fc62 	bl	80022a8 <HAL_GetTick>
 80029e4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	9300      	str	r3, [sp, #0]
 80029ea:	2319      	movs	r3, #25
 80029ec:	2201      	movs	r2, #1
 80029ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f000 fcce 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e0be      	b.n	8002b80 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2221      	movs	r2, #33	; 0x21
 8002a06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2210      	movs	r2, #16
 8002a0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2200      	movs	r2, #0
 8002a16:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	893a      	ldrh	r2, [r7, #8]
 8002a22:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	2bff      	cmp	r3, #255	; 0xff
 8002a32:	d90e      	bls.n	8002a52 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	22ff      	movs	r2, #255	; 0xff
 8002a38:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	8979      	ldrh	r1, [r7, #10]
 8002a42:	4b51      	ldr	r3, [pc, #324]	; (8002b88 <HAL_I2C_Master_Transmit+0x1e0>)
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f000 fe4a 	bl	80036e4 <I2C_TransferConfig>
 8002a50:	e06c      	b.n	8002b2c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a56:	b29a      	uxth	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a60:	b2da      	uxtb	r2, r3
 8002a62:	8979      	ldrh	r1, [r7, #10]
 8002a64:	4b48      	ldr	r3, [pc, #288]	; (8002b88 <HAL_I2C_Master_Transmit+0x1e0>)
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	f000 fe39 	bl	80036e4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002a72:	e05b      	b.n	8002b2c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	6a39      	ldr	r1, [r7, #32]
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f000 fccb 	bl	8003414 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e07b      	b.n	8002b80 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8c:	781a      	ldrb	r2, [r3, #0]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	3b01      	subs	r3, #1
 8002aa6:	b29a      	uxth	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d034      	beq.n	8002b2c <HAL_I2C_Master_Transmit+0x184>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d130      	bne.n	8002b2c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	6a3b      	ldr	r3, [r7, #32]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	2180      	movs	r1, #128	; 0x80
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f000 fc5d 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e04d      	b.n	8002b80 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	2bff      	cmp	r3, #255	; 0xff
 8002aec:	d90e      	bls.n	8002b0c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	22ff      	movs	r2, #255	; 0xff
 8002af2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af8:	b2da      	uxtb	r2, r3
 8002afa:	8979      	ldrh	r1, [r7, #10]
 8002afc:	2300      	movs	r3, #0
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b04:	68f8      	ldr	r0, [r7, #12]
 8002b06:	f000 fded 	bl	80036e4 <I2C_TransferConfig>
 8002b0a:	e00f      	b.n	8002b2c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b10:	b29a      	uxth	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	8979      	ldrh	r1, [r7, #10]
 8002b1e:	2300      	movs	r3, #0
 8002b20:	9300      	str	r3, [sp, #0]
 8002b22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	f000 fddc 	bl	80036e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d19e      	bne.n	8002a74 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	6a39      	ldr	r1, [r7, #32]
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	f000 fcaa 	bl	8003494 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e01a      	b.n	8002b80 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2220      	movs	r2, #32
 8002b50:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6859      	ldr	r1, [r3, #4]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	4b0b      	ldr	r3, [pc, #44]	; (8002b8c <HAL_I2C_Master_Transmit+0x1e4>)
 8002b5e:	400b      	ands	r3, r1
 8002b60:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2220      	movs	r2, #32
 8002b66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	e000      	b.n	8002b80 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002b7e:	2302      	movs	r3, #2
  }
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	80002000 	.word	0x80002000
 8002b8c:	fe00e800 	.word	0xfe00e800

08002b90 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b088      	sub	sp, #32
 8002b94:	af02      	add	r7, sp, #8
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	4608      	mov	r0, r1
 8002b9a:	4611      	mov	r1, r2
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	817b      	strh	r3, [r7, #10]
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	813b      	strh	r3, [r7, #8]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b20      	cmp	r3, #32
 8002bb4:	f040 80f9 	bne.w	8002daa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bb8:	6a3b      	ldr	r3, [r7, #32]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d002      	beq.n	8002bc4 <HAL_I2C_Mem_Write+0x34>
 8002bbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d105      	bne.n	8002bd0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bca:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e0ed      	b.n	8002dac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d101      	bne.n	8002bde <HAL_I2C_Mem_Write+0x4e>
 8002bda:	2302      	movs	r3, #2
 8002bdc:	e0e6      	b.n	8002dac <HAL_I2C_Mem_Write+0x21c>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2201      	movs	r2, #1
 8002be2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002be6:	f7ff fb5f 	bl	80022a8 <HAL_GetTick>
 8002bea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	9300      	str	r3, [sp, #0]
 8002bf0:	2319      	movs	r3, #25
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	f000 fbcb 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e0d1      	b.n	8002dac <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2221      	movs	r2, #33	; 0x21
 8002c0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2240      	movs	r2, #64	; 0x40
 8002c14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6a3a      	ldr	r2, [r7, #32]
 8002c22:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002c28:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c30:	88f8      	ldrh	r0, [r7, #6]
 8002c32:	893a      	ldrh	r2, [r7, #8]
 8002c34:	8979      	ldrh	r1, [r7, #10]
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	9301      	str	r3, [sp, #4]
 8002c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c3c:	9300      	str	r3, [sp, #0]
 8002c3e:	4603      	mov	r3, r0
 8002c40:	68f8      	ldr	r0, [r7, #12]
 8002c42:	f000 fadb 	bl	80031fc <I2C_RequestMemoryWrite>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d005      	beq.n	8002c58 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e0a9      	b.n	8002dac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	2bff      	cmp	r3, #255	; 0xff
 8002c60:	d90e      	bls.n	8002c80 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	22ff      	movs	r2, #255	; 0xff
 8002c66:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	8979      	ldrh	r1, [r7, #10]
 8002c70:	2300      	movs	r3, #0
 8002c72:	9300      	str	r3, [sp, #0]
 8002c74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f000 fd33 	bl	80036e4 <I2C_TransferConfig>
 8002c7e:	e00f      	b.n	8002ca0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c84:	b29a      	uxth	r2, r3
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c8e:	b2da      	uxtb	r2, r3
 8002c90:	8979      	ldrh	r1, [r7, #10]
 8002c92:	2300      	movs	r3, #0
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c9a:	68f8      	ldr	r0, [r7, #12]
 8002c9c:	f000 fd22 	bl	80036e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f000 fbb5 	bl	8003414 <I2C_WaitOnTXISFlagUntilTimeout>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e07b      	b.n	8002dac <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb8:	781a      	ldrb	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc4:	1c5a      	adds	r2, r3, #1
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	b29a      	uxth	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d034      	beq.n	8002d58 <HAL_I2C_Mem_Write+0x1c8>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d130      	bne.n	8002d58 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	2180      	movs	r1, #128	; 0x80
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f000 fb47 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e04d      	b.n	8002dac <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	2bff      	cmp	r3, #255	; 0xff
 8002d18:	d90e      	bls.n	8002d38 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	22ff      	movs	r2, #255	; 0xff
 8002d1e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d24:	b2da      	uxtb	r2, r3
 8002d26:	8979      	ldrh	r1, [r7, #10]
 8002d28:	2300      	movs	r3, #0
 8002d2a:	9300      	str	r3, [sp, #0]
 8002d2c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f000 fcd7 	bl	80036e4 <I2C_TransferConfig>
 8002d36:	e00f      	b.n	8002d58 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d46:	b2da      	uxtb	r2, r3
 8002d48:	8979      	ldrh	r1, [r7, #10]
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	9300      	str	r3, [sp, #0]
 8002d4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f000 fcc6 	bl	80036e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d19e      	bne.n	8002ca0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f000 fb94 	bl	8003494 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e01a      	b.n	8002dac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2220      	movs	r2, #32
 8002d7c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6859      	ldr	r1, [r3, #4]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	4b0a      	ldr	r3, [pc, #40]	; (8002db4 <HAL_I2C_Mem_Write+0x224>)
 8002d8a:	400b      	ands	r3, r1
 8002d8c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2220      	movs	r2, #32
 8002d92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002da6:	2300      	movs	r3, #0
 8002da8:	e000      	b.n	8002dac <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002daa:	2302      	movs	r3, #2
  }
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3718      	adds	r7, #24
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	fe00e800 	.word	0xfe00e800

08002db8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b088      	sub	sp, #32
 8002dbc:	af02      	add	r7, sp, #8
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	4608      	mov	r0, r1
 8002dc2:	4611      	mov	r1, r2
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	817b      	strh	r3, [r7, #10]
 8002dca:	460b      	mov	r3, r1
 8002dcc:	813b      	strh	r3, [r7, #8]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b20      	cmp	r3, #32
 8002ddc:	f040 80fd 	bne.w	8002fda <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002de0:	6a3b      	ldr	r3, [r7, #32]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d002      	beq.n	8002dec <HAL_I2C_Mem_Read+0x34>
 8002de6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d105      	bne.n	8002df8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002df2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e0f1      	b.n	8002fdc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d101      	bne.n	8002e06 <HAL_I2C_Mem_Read+0x4e>
 8002e02:	2302      	movs	r3, #2
 8002e04:	e0ea      	b.n	8002fdc <HAL_I2C_Mem_Read+0x224>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e0e:	f7ff fa4b 	bl	80022a8 <HAL_GetTick>
 8002e12:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	9300      	str	r3, [sp, #0]
 8002e18:	2319      	movs	r3, #25
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e20:	68f8      	ldr	r0, [r7, #12]
 8002e22:	f000 fab7 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e0d5      	b.n	8002fdc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2222      	movs	r2, #34	; 0x22
 8002e34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2240      	movs	r2, #64	; 0x40
 8002e3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2200      	movs	r2, #0
 8002e44:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6a3a      	ldr	r2, [r7, #32]
 8002e4a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e50:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2200      	movs	r2, #0
 8002e56:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e58:	88f8      	ldrh	r0, [r7, #6]
 8002e5a:	893a      	ldrh	r2, [r7, #8]
 8002e5c:	8979      	ldrh	r1, [r7, #10]
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	9301      	str	r3, [sp, #4]
 8002e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e64:	9300      	str	r3, [sp, #0]
 8002e66:	4603      	mov	r3, r0
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f000 fa1b 	bl	80032a4 <I2C_RequestMemoryRead>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d005      	beq.n	8002e80 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e0ad      	b.n	8002fdc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	2bff      	cmp	r3, #255	; 0xff
 8002e88:	d90e      	bls.n	8002ea8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	22ff      	movs	r2, #255	; 0xff
 8002e8e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	8979      	ldrh	r1, [r7, #10]
 8002e98:	4b52      	ldr	r3, [pc, #328]	; (8002fe4 <HAL_I2C_Mem_Read+0x22c>)
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ea0:	68f8      	ldr	r0, [r7, #12]
 8002ea2:	f000 fc1f 	bl	80036e4 <I2C_TransferConfig>
 8002ea6:	e00f      	b.n	8002ec8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eac:	b29a      	uxth	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eb6:	b2da      	uxtb	r2, r3
 8002eb8:	8979      	ldrh	r1, [r7, #10]
 8002eba:	4b4a      	ldr	r3, [pc, #296]	; (8002fe4 <HAL_I2C_Mem_Read+0x22c>)
 8002ebc:	9300      	str	r3, [sp, #0]
 8002ebe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f000 fc0e 	bl	80036e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	9300      	str	r3, [sp, #0]
 8002ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ece:	2200      	movs	r2, #0
 8002ed0:	2104      	movs	r1, #4
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 fa5e 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e07c      	b.n	8002fdc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eec:	b2d2      	uxtb	r2, r2
 8002eee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef4:	1c5a      	adds	r2, r3, #1
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002efe:	3b01      	subs	r3, #1
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d034      	beq.n	8002f88 <HAL_I2C_Mem_Read+0x1d0>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d130      	bne.n	8002f88 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	9300      	str	r3, [sp, #0]
 8002f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	2180      	movs	r1, #128	; 0x80
 8002f30:	68f8      	ldr	r0, [r7, #12]
 8002f32:	f000 fa2f 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e04d      	b.n	8002fdc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	2bff      	cmp	r3, #255	; 0xff
 8002f48:	d90e      	bls.n	8002f68 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	22ff      	movs	r2, #255	; 0xff
 8002f4e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f54:	b2da      	uxtb	r2, r3
 8002f56:	8979      	ldrh	r1, [r7, #10]
 8002f58:	2300      	movs	r3, #0
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f000 fbbf 	bl	80036e4 <I2C_TransferConfig>
 8002f66:	e00f      	b.n	8002f88 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f6c:	b29a      	uxth	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f76:	b2da      	uxtb	r2, r3
 8002f78:	8979      	ldrh	r1, [r7, #10]
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	9300      	str	r3, [sp, #0]
 8002f7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f82:	68f8      	ldr	r0, [r7, #12]
 8002f84:	f000 fbae 	bl	80036e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d19a      	bne.n	8002ec8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f92:	697a      	ldr	r2, [r7, #20]
 8002f94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	f000 fa7c 	bl	8003494 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e01a      	b.n	8002fdc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2220      	movs	r2, #32
 8002fac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	6859      	ldr	r1, [r3, #4]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <HAL_I2C_Mem_Read+0x230>)
 8002fba:	400b      	ands	r3, r1
 8002fbc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	e000      	b.n	8002fdc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002fda:	2302      	movs	r3, #2
  }
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3718      	adds	r7, #24
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	80002400 	.word	0x80002400
 8002fe8:	fe00e800 	.word	0xfe00e800

08002fec <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b08a      	sub	sp, #40	; 0x28
 8002ff0:	af02      	add	r7, sp, #8
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	607a      	str	r2, [r7, #4]
 8002ff6:	603b      	str	r3, [r7, #0]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003006:	b2db      	uxtb	r3, r3
 8003008:	2b20      	cmp	r3, #32
 800300a:	f040 80f1 	bne.w	80031f0 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003018:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800301c:	d101      	bne.n	8003022 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800301e:	2302      	movs	r3, #2
 8003020:	e0e7      	b.n	80031f2 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003028:	2b01      	cmp	r3, #1
 800302a:	d101      	bne.n	8003030 <HAL_I2C_IsDeviceReady+0x44>
 800302c:	2302      	movs	r3, #2
 800302e:	e0e0      	b.n	80031f2 <HAL_I2C_IsDeviceReady+0x206>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2224      	movs	r2, #36	; 0x24
 800303c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2200      	movs	r2, #0
 8003044:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d107      	bne.n	800305e <HAL_I2C_IsDeviceReady+0x72>
 800304e:	897b      	ldrh	r3, [r7, #10]
 8003050:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003054:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003058:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800305c:	e004      	b.n	8003068 <HAL_I2C_IsDeviceReady+0x7c>
 800305e:	897b      	ldrh	r3, [r7, #10]
 8003060:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003064:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	6812      	ldr	r2, [r2, #0]
 800306c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800306e:	f7ff f91b 	bl	80022a8 <HAL_GetTick>
 8003072:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	699b      	ldr	r3, [r3, #24]
 800307a:	f003 0320 	and.w	r3, r3, #32
 800307e:	2b20      	cmp	r3, #32
 8003080:	bf0c      	ite	eq
 8003082:	2301      	moveq	r3, #1
 8003084:	2300      	movne	r3, #0
 8003086:	b2db      	uxtb	r3, r3
 8003088:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	f003 0310 	and.w	r3, r3, #16
 8003094:	2b10      	cmp	r3, #16
 8003096:	bf0c      	ite	eq
 8003098:	2301      	moveq	r3, #1
 800309a:	2300      	movne	r3, #0
 800309c:	b2db      	uxtb	r3, r3
 800309e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80030a0:	e034      	b.n	800310c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a8:	d01a      	beq.n	80030e0 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80030aa:	f7ff f8fd 	bl	80022a8 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	683a      	ldr	r2, [r7, #0]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d302      	bcc.n	80030c0 <HAL_I2C_IsDeviceReady+0xd4>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d10f      	bne.n	80030e0 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2220      	movs	r2, #32
 80030c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030cc:	f043 0220 	orr.w	r2, r3, #32
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e088      	b.n	80031f2 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f003 0320 	and.w	r3, r3, #32
 80030ea:	2b20      	cmp	r3, #32
 80030ec:	bf0c      	ite	eq
 80030ee:	2301      	moveq	r3, #1
 80030f0:	2300      	movne	r3, #0
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	f003 0310 	and.w	r3, r3, #16
 8003100:	2b10      	cmp	r3, #16
 8003102:	bf0c      	ite	eq
 8003104:	2301      	moveq	r3, #1
 8003106:	2300      	movne	r3, #0
 8003108:	b2db      	uxtb	r3, r3
 800310a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800310c:	7ffb      	ldrb	r3, [r7, #31]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d102      	bne.n	8003118 <HAL_I2C_IsDeviceReady+0x12c>
 8003112:	7fbb      	ldrb	r3, [r7, #30]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d0c4      	beq.n	80030a2 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	f003 0310 	and.w	r3, r3, #16
 8003122:	2b10      	cmp	r3, #16
 8003124:	d01a      	beq.n	800315c <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	9300      	str	r3, [sp, #0]
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	2200      	movs	r2, #0
 800312e:	2120      	movs	r1, #32
 8003130:	68f8      	ldr	r0, [r7, #12]
 8003132:	f000 f92f 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e058      	b.n	80031f2 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2220      	movs	r2, #32
 8003146:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2220      	movs	r2, #32
 800314c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8003158:	2300      	movs	r3, #0
 800315a:	e04a      	b.n	80031f2 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	2200      	movs	r2, #0
 8003164:	2120      	movs	r1, #32
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f000 f914 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e03d      	b.n	80031f2 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2210      	movs	r2, #16
 800317c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2220      	movs	r2, #32
 8003184:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	429a      	cmp	r2, r3
 800318c:	d118      	bne.n	80031c0 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	685a      	ldr	r2, [r3, #4]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800319c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	2200      	movs	r2, #0
 80031a6:	2120      	movs	r1, #32
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f000 f8f3 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d001      	beq.n	80031b8 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e01c      	b.n	80031f2 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2220      	movs	r2, #32
 80031be:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	3301      	adds	r3, #1
 80031c4:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	f63f af3b 	bhi.w	8003046 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2220      	movs	r2, #32
 80031d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031dc:	f043 0220 	orr.w	r2, r3, #32
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e000      	b.n	80031f2 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80031f0:	2302      	movs	r3, #2
  }
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3720      	adds	r7, #32
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af02      	add	r7, sp, #8
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	4608      	mov	r0, r1
 8003206:	4611      	mov	r1, r2
 8003208:	461a      	mov	r2, r3
 800320a:	4603      	mov	r3, r0
 800320c:	817b      	strh	r3, [r7, #10]
 800320e:	460b      	mov	r3, r1
 8003210:	813b      	strh	r3, [r7, #8]
 8003212:	4613      	mov	r3, r2
 8003214:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003216:	88fb      	ldrh	r3, [r7, #6]
 8003218:	b2da      	uxtb	r2, r3
 800321a:	8979      	ldrh	r1, [r7, #10]
 800321c:	4b20      	ldr	r3, [pc, #128]	; (80032a0 <I2C_RequestMemoryWrite+0xa4>)
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f000 fa5d 	bl	80036e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800322a:	69fa      	ldr	r2, [r7, #28]
 800322c:	69b9      	ldr	r1, [r7, #24]
 800322e:	68f8      	ldr	r0, [r7, #12]
 8003230:	f000 f8f0 	bl	8003414 <I2C_WaitOnTXISFlagUntilTimeout>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d001      	beq.n	800323e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e02c      	b.n	8003298 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800323e:	88fb      	ldrh	r3, [r7, #6]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d105      	bne.n	8003250 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003244:	893b      	ldrh	r3, [r7, #8]
 8003246:	b2da      	uxtb	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	629a      	str	r2, [r3, #40]	; 0x28
 800324e:	e015      	b.n	800327c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003250:	893b      	ldrh	r3, [r7, #8]
 8003252:	0a1b      	lsrs	r3, r3, #8
 8003254:	b29b      	uxth	r3, r3
 8003256:	b2da      	uxtb	r2, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800325e:	69fa      	ldr	r2, [r7, #28]
 8003260:	69b9      	ldr	r1, [r7, #24]
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 f8d6 	bl	8003414 <I2C_WaitOnTXISFlagUntilTimeout>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e012      	b.n	8003298 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003272:	893b      	ldrh	r3, [r7, #8]
 8003274:	b2da      	uxtb	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	9300      	str	r3, [sp, #0]
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	2200      	movs	r2, #0
 8003284:	2180      	movs	r1, #128	; 0x80
 8003286:	68f8      	ldr	r0, [r7, #12]
 8003288:	f000 f884 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d001      	beq.n	8003296 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e000      	b.n	8003298 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	80002000 	.word	0x80002000

080032a4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af02      	add	r7, sp, #8
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	4608      	mov	r0, r1
 80032ae:	4611      	mov	r1, r2
 80032b0:	461a      	mov	r2, r3
 80032b2:	4603      	mov	r3, r0
 80032b4:	817b      	strh	r3, [r7, #10]
 80032b6:	460b      	mov	r3, r1
 80032b8:	813b      	strh	r3, [r7, #8]
 80032ba:	4613      	mov	r3, r2
 80032bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80032be:	88fb      	ldrh	r3, [r7, #6]
 80032c0:	b2da      	uxtb	r2, r3
 80032c2:	8979      	ldrh	r1, [r7, #10]
 80032c4:	4b20      	ldr	r3, [pc, #128]	; (8003348 <I2C_RequestMemoryRead+0xa4>)
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	2300      	movs	r3, #0
 80032ca:	68f8      	ldr	r0, [r7, #12]
 80032cc:	f000 fa0a 	bl	80036e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032d0:	69fa      	ldr	r2, [r7, #28]
 80032d2:	69b9      	ldr	r1, [r7, #24]
 80032d4:	68f8      	ldr	r0, [r7, #12]
 80032d6:	f000 f89d 	bl	8003414 <I2C_WaitOnTXISFlagUntilTimeout>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e02c      	b.n	800333e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032e4:	88fb      	ldrh	r3, [r7, #6]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d105      	bne.n	80032f6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032ea:	893b      	ldrh	r3, [r7, #8]
 80032ec:	b2da      	uxtb	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	629a      	str	r2, [r3, #40]	; 0x28
 80032f4:	e015      	b.n	8003322 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80032f6:	893b      	ldrh	r3, [r7, #8]
 80032f8:	0a1b      	lsrs	r3, r3, #8
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	b2da      	uxtb	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003304:	69fa      	ldr	r2, [r7, #28]
 8003306:	69b9      	ldr	r1, [r7, #24]
 8003308:	68f8      	ldr	r0, [r7, #12]
 800330a:	f000 f883 	bl	8003414 <I2C_WaitOnTXISFlagUntilTimeout>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d001      	beq.n	8003318 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e012      	b.n	800333e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003318:	893b      	ldrh	r3, [r7, #8]
 800331a:	b2da      	uxtb	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	9300      	str	r3, [sp, #0]
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	2200      	movs	r2, #0
 800332a:	2140      	movs	r1, #64	; 0x40
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f000 f831 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e000      	b.n	800333e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3710      	adds	r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	80002000 	.word	0x80002000

0800334c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b02      	cmp	r3, #2
 8003360:	d103      	bne.n	800336a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2200      	movs	r2, #0
 8003368:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	f003 0301 	and.w	r3, r3, #1
 8003374:	2b01      	cmp	r3, #1
 8003376:	d007      	beq.n	8003388 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	699a      	ldr	r2, [r3, #24]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f042 0201 	orr.w	r2, r2, #1
 8003386:	619a      	str	r2, [r3, #24]
  }
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	603b      	str	r3, [r7, #0]
 80033a0:	4613      	mov	r3, r2
 80033a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033a4:	e022      	b.n	80033ec <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ac:	d01e      	beq.n	80033ec <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033ae:	f7fe ff7b 	bl	80022a8 <HAL_GetTick>
 80033b2:	4602      	mov	r2, r0
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d302      	bcc.n	80033c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d113      	bne.n	80033ec <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c8:	f043 0220 	orr.w	r2, r3, #32
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2220      	movs	r2, #32
 80033d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e00f      	b.n	800340c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	699a      	ldr	r2, [r3, #24]
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	4013      	ands	r3, r2
 80033f6:	68ba      	ldr	r2, [r7, #8]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	bf0c      	ite	eq
 80033fc:	2301      	moveq	r3, #1
 80033fe:	2300      	movne	r3, #0
 8003400:	b2db      	uxtb	r3, r3
 8003402:	461a      	mov	r2, r3
 8003404:	79fb      	ldrb	r3, [r7, #7]
 8003406:	429a      	cmp	r2, r3
 8003408:	d0cd      	beq.n	80033a6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3710      	adds	r7, #16
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003420:	e02c      	b.n	800347c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	68b9      	ldr	r1, [r7, #8]
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f000 f870 	bl	800350c <I2C_IsErrorOccurred>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e02a      	b.n	800348c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800343c:	d01e      	beq.n	800347c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800343e:	f7fe ff33 	bl	80022a8 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	68ba      	ldr	r2, [r7, #8]
 800344a:	429a      	cmp	r2, r3
 800344c:	d302      	bcc.n	8003454 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d113      	bne.n	800347c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003458:	f043 0220 	orr.w	r2, r3, #32
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2220      	movs	r2, #32
 8003464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e007      	b.n	800348c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	2b02      	cmp	r3, #2
 8003488:	d1cb      	bne.n	8003422 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034a0:	e028      	b.n	80034f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	68b9      	ldr	r1, [r7, #8]
 80034a6:	68f8      	ldr	r0, [r7, #12]
 80034a8:	f000 f830 	bl	800350c <I2C_IsErrorOccurred>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d001      	beq.n	80034b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e026      	b.n	8003504 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034b6:	f7fe fef7 	bl	80022a8 <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	68ba      	ldr	r2, [r7, #8]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d302      	bcc.n	80034cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d113      	bne.n	80034f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d0:	f043 0220 	orr.w	r2, r3, #32
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2220      	movs	r2, #32
 80034dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e007      	b.n	8003504 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	f003 0320 	and.w	r3, r3, #32
 80034fe:	2b20      	cmp	r3, #32
 8003500:	d1cf      	bne.n	80034a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	4618      	mov	r0, r3
 8003506:	3710      	adds	r7, #16
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b08a      	sub	sp, #40	; 0x28
 8003510:	af00      	add	r7, sp, #0
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	60b9      	str	r1, [r7, #8]
 8003516:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003518:	2300      	movs	r3, #0
 800351a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003526:	2300      	movs	r3, #0
 8003528:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	f003 0310 	and.w	r3, r3, #16
 8003534:	2b00      	cmp	r3, #0
 8003536:	d075      	beq.n	8003624 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2210      	movs	r2, #16
 800353e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003540:	e056      	b.n	80035f0 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003548:	d052      	beq.n	80035f0 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800354a:	f7fe fead 	bl	80022a8 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	68ba      	ldr	r2, [r7, #8]
 8003556:	429a      	cmp	r2, r3
 8003558:	d302      	bcc.n	8003560 <I2C_IsErrorOccurred+0x54>
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d147      	bne.n	80035f0 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800356a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003572:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800357e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003582:	d12e      	bne.n	80035e2 <I2C_IsErrorOccurred+0xd6>
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800358a:	d02a      	beq.n	80035e2 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800358c:	7cfb      	ldrb	r3, [r7, #19]
 800358e:	2b20      	cmp	r3, #32
 8003590:	d027      	beq.n	80035e2 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035a0:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80035a2:	f7fe fe81 	bl	80022a8 <HAL_GetTick>
 80035a6:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035a8:	e01b      	b.n	80035e2 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80035aa:	f7fe fe7d 	bl	80022a8 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	2b19      	cmp	r3, #25
 80035b6:	d914      	bls.n	80035e2 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035bc:	f043 0220 	orr.w	r2, r3, #32
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2220      	movs	r2, #32
 80035c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	f003 0320 	and.w	r3, r3, #32
 80035ec:	2b20      	cmp	r3, #32
 80035ee:	d1dc      	bne.n	80035aa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	f003 0320 	and.w	r3, r3, #32
 80035fa:	2b20      	cmp	r3, #32
 80035fc:	d003      	beq.n	8003606 <I2C_IsErrorOccurred+0xfa>
 80035fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003602:	2b00      	cmp	r3, #0
 8003604:	d09d      	beq.n	8003542 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003606:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800360a:	2b00      	cmp	r3, #0
 800360c:	d103      	bne.n	8003616 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2220      	movs	r2, #32
 8003614:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003616:	6a3b      	ldr	r3, [r7, #32]
 8003618:	f043 0304 	orr.w	r3, r3, #4
 800361c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00b      	beq.n	800364e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003636:	6a3b      	ldr	r3, [r7, #32]
 8003638:	f043 0301 	orr.w	r3, r3, #1
 800363c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003646:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003654:	2b00      	cmp	r3, #0
 8003656:	d00b      	beq.n	8003670 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003658:	6a3b      	ldr	r3, [r7, #32]
 800365a:	f043 0308 	orr.w	r3, r3, #8
 800365e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003668:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00b      	beq.n	8003692 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800367a:	6a3b      	ldr	r3, [r7, #32]
 800367c:	f043 0302 	orr.w	r3, r3, #2
 8003680:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f44f 7200 	mov.w	r2, #512	; 0x200
 800368a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003692:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003696:	2b00      	cmp	r3, #0
 8003698:	d01c      	beq.n	80036d4 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f7ff fe56 	bl	800334c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	6859      	ldr	r1, [r3, #4]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	4b0d      	ldr	r3, [pc, #52]	; (80036e0 <I2C_IsErrorOccurred+0x1d4>)
 80036ac:	400b      	ands	r3, r1
 80036ae:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036b4:	6a3b      	ldr	r3, [r7, #32]
 80036b6:	431a      	orrs	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2220      	movs	r2, #32
 80036c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80036d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3728      	adds	r7, #40	; 0x28
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	fe00e800 	.word	0xfe00e800

080036e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b087      	sub	sp, #28
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	607b      	str	r3, [r7, #4]
 80036ee:	460b      	mov	r3, r1
 80036f0:	817b      	strh	r3, [r7, #10]
 80036f2:	4613      	mov	r3, r2
 80036f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80036f6:	897b      	ldrh	r3, [r7, #10]
 80036f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80036fc:	7a7b      	ldrb	r3, [r7, #9]
 80036fe:	041b      	lsls	r3, r3, #16
 8003700:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003704:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	4313      	orrs	r3, r2
 800370e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003712:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	685a      	ldr	r2, [r3, #4]
 800371a:	6a3b      	ldr	r3, [r7, #32]
 800371c:	0d5b      	lsrs	r3, r3, #21
 800371e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003722:	4b08      	ldr	r3, [pc, #32]	; (8003744 <I2C_TransferConfig+0x60>)
 8003724:	430b      	orrs	r3, r1
 8003726:	43db      	mvns	r3, r3
 8003728:	ea02 0103 	and.w	r1, r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	430a      	orrs	r2, r1
 8003734:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003736:	bf00      	nop
 8003738:	371c      	adds	r7, #28
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	03ff63ff 	.word	0x03ff63ff

08003748 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b20      	cmp	r3, #32
 800375c:	d138      	bne.n	80037d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003764:	2b01      	cmp	r3, #1
 8003766:	d101      	bne.n	800376c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003768:	2302      	movs	r3, #2
 800376a:	e032      	b.n	80037d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2224      	movs	r2, #36	; 0x24
 8003778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f022 0201 	bic.w	r2, r2, #1
 800378a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800379a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	6819      	ldr	r1, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	683a      	ldr	r2, [r7, #0]
 80037a8:	430a      	orrs	r2, r1
 80037aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f042 0201 	orr.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2220      	movs	r2, #32
 80037c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80037cc:	2300      	movs	r3, #0
 80037ce:	e000      	b.n	80037d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80037d0:	2302      	movs	r3, #2
  }
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr

080037de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80037de:	b480      	push	{r7}
 80037e0:	b085      	sub	sp, #20
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
 80037e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b20      	cmp	r3, #32
 80037f2:	d139      	bne.n	8003868 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d101      	bne.n	8003802 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80037fe:	2302      	movs	r3, #2
 8003800:	e033      	b.n	800386a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2224      	movs	r2, #36	; 0x24
 800380e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 0201 	bic.w	r2, r2, #1
 8003820:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003830:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	021b      	lsls	r3, r3, #8
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	4313      	orrs	r3, r2
 800383a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 0201 	orr.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2220      	movs	r2, #32
 8003858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003864:	2300      	movs	r3, #0
 8003866:	e000      	b.n	800386a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003868:	2302      	movs	r3, #2
  }
}
 800386a:	4618      	mov	r0, r3
 800386c:	3714      	adds	r7, #20
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
	...

08003878 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800387c:	4b04      	ldr	r3, [pc, #16]	; (8003890 <HAL_PWREx_GetVoltageRange+0x18>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003884:	4618      	mov	r0, r3
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	40007000 	.word	0x40007000

08003894 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003894:	b480      	push	{r7}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038a2:	d130      	bne.n	8003906 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80038a4:	4b23      	ldr	r3, [pc, #140]	; (8003934 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80038ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038b0:	d038      	beq.n	8003924 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038b2:	4b20      	ldr	r3, [pc, #128]	; (8003934 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80038ba:	4a1e      	ldr	r2, [pc, #120]	; (8003934 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038c0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038c2:	4b1d      	ldr	r3, [pc, #116]	; (8003938 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2232      	movs	r2, #50	; 0x32
 80038c8:	fb02 f303 	mul.w	r3, r2, r3
 80038cc:	4a1b      	ldr	r2, [pc, #108]	; (800393c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80038ce:	fba2 2303 	umull	r2, r3, r2, r3
 80038d2:	0c9b      	lsrs	r3, r3, #18
 80038d4:	3301      	adds	r3, #1
 80038d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038d8:	e002      	b.n	80038e0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	3b01      	subs	r3, #1
 80038de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038e0:	4b14      	ldr	r3, [pc, #80]	; (8003934 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038e2:	695b      	ldr	r3, [r3, #20]
 80038e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038ec:	d102      	bne.n	80038f4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d1f2      	bne.n	80038da <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038f4:	4b0f      	ldr	r3, [pc, #60]	; (8003934 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003900:	d110      	bne.n	8003924 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e00f      	b.n	8003926 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003906:	4b0b      	ldr	r3, [pc, #44]	; (8003934 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800390e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003912:	d007      	beq.n	8003924 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003914:	4b07      	ldr	r3, [pc, #28]	; (8003934 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800391c:	4a05      	ldr	r2, [pc, #20]	; (8003934 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800391e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003922:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3714      	adds	r7, #20
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	40007000 	.word	0x40007000
 8003938:	20000000 	.word	0x20000000
 800393c:	431bde83 	.word	0x431bde83

08003940 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b088      	sub	sp, #32
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e3d4      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003952:	4ba1      	ldr	r3, [pc, #644]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f003 030c 	and.w	r3, r3, #12
 800395a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800395c:	4b9e      	ldr	r3, [pc, #632]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	f003 0303 	and.w	r3, r3, #3
 8003964:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0310 	and.w	r3, r3, #16
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 80e4 	beq.w	8003b3c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d007      	beq.n	800398a <HAL_RCC_OscConfig+0x4a>
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	2b0c      	cmp	r3, #12
 800397e:	f040 808b 	bne.w	8003a98 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	2b01      	cmp	r3, #1
 8003986:	f040 8087 	bne.w	8003a98 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800398a:	4b93      	ldr	r3, [pc, #588]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d005      	beq.n	80039a2 <HAL_RCC_OscConfig+0x62>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e3ac      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a1a      	ldr	r2, [r3, #32]
 80039a6:	4b8c      	ldr	r3, [pc, #560]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0308 	and.w	r3, r3, #8
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d004      	beq.n	80039bc <HAL_RCC_OscConfig+0x7c>
 80039b2:	4b89      	ldr	r3, [pc, #548]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039ba:	e005      	b.n	80039c8 <HAL_RCC_OscConfig+0x88>
 80039bc:	4b86      	ldr	r3, [pc, #536]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 80039be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039c2:	091b      	lsrs	r3, r3, #4
 80039c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d223      	bcs.n	8003a14 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a1b      	ldr	r3, [r3, #32]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f000 fd41 	bl	8004458 <RCC_SetFlashLatencyFromMSIRange>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d001      	beq.n	80039e0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	e38d      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039e0:	4b7d      	ldr	r3, [pc, #500]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a7c      	ldr	r2, [pc, #496]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 80039e6:	f043 0308 	orr.w	r3, r3, #8
 80039ea:	6013      	str	r3, [r2, #0]
 80039ec:	4b7a      	ldr	r3, [pc, #488]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a1b      	ldr	r3, [r3, #32]
 80039f8:	4977      	ldr	r1, [pc, #476]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039fe:	4b76      	ldr	r3, [pc, #472]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69db      	ldr	r3, [r3, #28]
 8003a0a:	021b      	lsls	r3, r3, #8
 8003a0c:	4972      	ldr	r1, [pc, #456]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	604b      	str	r3, [r1, #4]
 8003a12:	e025      	b.n	8003a60 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a14:	4b70      	ldr	r3, [pc, #448]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a6f      	ldr	r2, [pc, #444]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003a1a:	f043 0308 	orr.w	r3, r3, #8
 8003a1e:	6013      	str	r3, [r2, #0]
 8003a20:	4b6d      	ldr	r3, [pc, #436]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6a1b      	ldr	r3, [r3, #32]
 8003a2c:	496a      	ldr	r1, [pc, #424]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a32:	4b69      	ldr	r3, [pc, #420]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	69db      	ldr	r3, [r3, #28]
 8003a3e:	021b      	lsls	r3, r3, #8
 8003a40:	4965      	ldr	r1, [pc, #404]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d109      	bne.n	8003a60 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a1b      	ldr	r3, [r3, #32]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f000 fd01 	bl	8004458 <RCC_SetFlashLatencyFromMSIRange>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e34d      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a60:	f000 fc36 	bl	80042d0 <HAL_RCC_GetSysClockFreq>
 8003a64:	4602      	mov	r2, r0
 8003a66:	4b5c      	ldr	r3, [pc, #368]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	091b      	lsrs	r3, r3, #4
 8003a6c:	f003 030f 	and.w	r3, r3, #15
 8003a70:	495a      	ldr	r1, [pc, #360]	; (8003bdc <HAL_RCC_OscConfig+0x29c>)
 8003a72:	5ccb      	ldrb	r3, [r1, r3]
 8003a74:	f003 031f 	and.w	r3, r3, #31
 8003a78:	fa22 f303 	lsr.w	r3, r2, r3
 8003a7c:	4a58      	ldr	r2, [pc, #352]	; (8003be0 <HAL_RCC_OscConfig+0x2a0>)
 8003a7e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003a80:	4b58      	ldr	r3, [pc, #352]	; (8003be4 <HAL_RCC_OscConfig+0x2a4>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7fe fbbf 	bl	8002208 <HAL_InitTick>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003a8e:	7bfb      	ldrb	r3, [r7, #15]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d052      	beq.n	8003b3a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003a94:	7bfb      	ldrb	r3, [r7, #15]
 8003a96:	e331      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d032      	beq.n	8003b06 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003aa0:	4b4d      	ldr	r3, [pc, #308]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a4c      	ldr	r2, [pc, #304]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003aa6:	f043 0301 	orr.w	r3, r3, #1
 8003aaa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003aac:	f7fe fbfc 	bl	80022a8 <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ab4:	f7fe fbf8 	bl	80022a8 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e31a      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ac6:	4b44      	ldr	r3, [pc, #272]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0f0      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ad2:	4b41      	ldr	r3, [pc, #260]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a40      	ldr	r2, [pc, #256]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003ad8:	f043 0308 	orr.w	r3, r3, #8
 8003adc:	6013      	str	r3, [r2, #0]
 8003ade:	4b3e      	ldr	r3, [pc, #248]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	493b      	ldr	r1, [pc, #236]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003af0:	4b39      	ldr	r3, [pc, #228]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	69db      	ldr	r3, [r3, #28]
 8003afc:	021b      	lsls	r3, r3, #8
 8003afe:	4936      	ldr	r1, [pc, #216]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	604b      	str	r3, [r1, #4]
 8003b04:	e01a      	b.n	8003b3c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b06:	4b34      	ldr	r3, [pc, #208]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a33      	ldr	r2, [pc, #204]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003b0c:	f023 0301 	bic.w	r3, r3, #1
 8003b10:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b12:	f7fe fbc9 	bl	80022a8 <HAL_GetTick>
 8003b16:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b18:	e008      	b.n	8003b2c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b1a:	f7fe fbc5 	bl	80022a8 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d901      	bls.n	8003b2c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e2e7      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b2c:	4b2a      	ldr	r3, [pc, #168]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0302 	and.w	r3, r3, #2
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1f0      	bne.n	8003b1a <HAL_RCC_OscConfig+0x1da>
 8003b38:	e000      	b.n	8003b3c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b3a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0301 	and.w	r3, r3, #1
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d074      	beq.n	8003c32 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	2b08      	cmp	r3, #8
 8003b4c:	d005      	beq.n	8003b5a <HAL_RCC_OscConfig+0x21a>
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	2b0c      	cmp	r3, #12
 8003b52:	d10e      	bne.n	8003b72 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	2b03      	cmp	r3, #3
 8003b58:	d10b      	bne.n	8003b72 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b5a:	4b1f      	ldr	r3, [pc, #124]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d064      	beq.n	8003c30 <HAL_RCC_OscConfig+0x2f0>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d160      	bne.n	8003c30 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e2c4      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b7a:	d106      	bne.n	8003b8a <HAL_RCC_OscConfig+0x24a>
 8003b7c:	4b16      	ldr	r3, [pc, #88]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a15      	ldr	r2, [pc, #84]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003b82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b86:	6013      	str	r3, [r2, #0]
 8003b88:	e01d      	b.n	8003bc6 <HAL_RCC_OscConfig+0x286>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b92:	d10c      	bne.n	8003bae <HAL_RCC_OscConfig+0x26e>
 8003b94:	4b10      	ldr	r3, [pc, #64]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a0f      	ldr	r2, [pc, #60]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003b9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b9e:	6013      	str	r3, [r2, #0]
 8003ba0:	4b0d      	ldr	r3, [pc, #52]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a0c      	ldr	r2, [pc, #48]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003ba6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003baa:	6013      	str	r3, [r2, #0]
 8003bac:	e00b      	b.n	8003bc6 <HAL_RCC_OscConfig+0x286>
 8003bae:	4b0a      	ldr	r3, [pc, #40]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a09      	ldr	r2, [pc, #36]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003bb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bb8:	6013      	str	r3, [r2, #0]
 8003bba:	4b07      	ldr	r3, [pc, #28]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a06      	ldr	r2, [pc, #24]	; (8003bd8 <HAL_RCC_OscConfig+0x298>)
 8003bc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bc4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d01c      	beq.n	8003c08 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bce:	f7fe fb6b 	bl	80022a8 <HAL_GetTick>
 8003bd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bd4:	e011      	b.n	8003bfa <HAL_RCC_OscConfig+0x2ba>
 8003bd6:	bf00      	nop
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	0800a854 	.word	0x0800a854
 8003be0:	20000000 	.word	0x20000000
 8003be4:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003be8:	f7fe fb5e 	bl	80022a8 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b64      	cmp	r3, #100	; 0x64
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e280      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bfa:	4baf      	ldr	r3, [pc, #700]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d0f0      	beq.n	8003be8 <HAL_RCC_OscConfig+0x2a8>
 8003c06:	e014      	b.n	8003c32 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c08:	f7fe fb4e 	bl	80022a8 <HAL_GetTick>
 8003c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c0e:	e008      	b.n	8003c22 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c10:	f7fe fb4a 	bl	80022a8 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	2b64      	cmp	r3, #100	; 0x64
 8003c1c:	d901      	bls.n	8003c22 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e26c      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c22:	4ba5      	ldr	r3, [pc, #660]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1f0      	bne.n	8003c10 <HAL_RCC_OscConfig+0x2d0>
 8003c2e:	e000      	b.n	8003c32 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d060      	beq.n	8003d00 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	2b04      	cmp	r3, #4
 8003c42:	d005      	beq.n	8003c50 <HAL_RCC_OscConfig+0x310>
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	2b0c      	cmp	r3, #12
 8003c48:	d119      	bne.n	8003c7e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d116      	bne.n	8003c7e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c50:	4b99      	ldr	r3, [pc, #612]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d005      	beq.n	8003c68 <HAL_RCC_OscConfig+0x328>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d101      	bne.n	8003c68 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e249      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c68:	4b93      	ldr	r3, [pc, #588]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	061b      	lsls	r3, r3, #24
 8003c76:	4990      	ldr	r1, [pc, #576]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c7c:	e040      	b.n	8003d00 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d023      	beq.n	8003cce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c86:	4b8c      	ldr	r3, [pc, #560]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a8b      	ldr	r2, [pc, #556]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003c8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c92:	f7fe fb09 	bl	80022a8 <HAL_GetTick>
 8003c96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c98:	e008      	b.n	8003cac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c9a:	f7fe fb05 	bl	80022a8 <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d901      	bls.n	8003cac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003ca8:	2303      	movs	r3, #3
 8003caa:	e227      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cac:	4b82      	ldr	r3, [pc, #520]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d0f0      	beq.n	8003c9a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb8:	4b7f      	ldr	r3, [pc, #508]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	691b      	ldr	r3, [r3, #16]
 8003cc4:	061b      	lsls	r3, r3, #24
 8003cc6:	497c      	ldr	r1, [pc, #496]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	604b      	str	r3, [r1, #4]
 8003ccc:	e018      	b.n	8003d00 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cce:	4b7a      	ldr	r3, [pc, #488]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a79      	ldr	r2, [pc, #484]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003cd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003cd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cda:	f7fe fae5 	bl	80022a8 <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ce0:	e008      	b.n	8003cf4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ce2:	f7fe fae1 	bl	80022a8 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d901      	bls.n	8003cf4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e203      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cf4:	4b70      	ldr	r3, [pc, #448]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1f0      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0308 	and.w	r3, r3, #8
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d03c      	beq.n	8003d86 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	695b      	ldr	r3, [r3, #20]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d01c      	beq.n	8003d4e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d14:	4b68      	ldr	r3, [pc, #416]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d1a:	4a67      	ldr	r2, [pc, #412]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003d1c:	f043 0301 	orr.w	r3, r3, #1
 8003d20:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d24:	f7fe fac0 	bl	80022a8 <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d2c:	f7fe fabc 	bl	80022a8 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e1de      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d3e:	4b5e      	ldr	r3, [pc, #376]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003d40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d44:	f003 0302 	and.w	r3, r3, #2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d0ef      	beq.n	8003d2c <HAL_RCC_OscConfig+0x3ec>
 8003d4c:	e01b      	b.n	8003d86 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d4e:	4b5a      	ldr	r3, [pc, #360]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003d50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d54:	4a58      	ldr	r2, [pc, #352]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003d56:	f023 0301 	bic.w	r3, r3, #1
 8003d5a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d5e:	f7fe faa3 	bl	80022a8 <HAL_GetTick>
 8003d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d64:	e008      	b.n	8003d78 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d66:	f7fe fa9f 	bl	80022a8 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d901      	bls.n	8003d78 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e1c1      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d78:	4b4f      	ldr	r3, [pc, #316]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003d7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d1ef      	bne.n	8003d66 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0304 	and.w	r3, r3, #4
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f000 80a6 	beq.w	8003ee0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d94:	2300      	movs	r3, #0
 8003d96:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003d98:	4b47      	ldr	r3, [pc, #284]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d10d      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003da4:	4b44      	ldr	r3, [pc, #272]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003da8:	4a43      	ldr	r2, [pc, #268]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003daa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dae:	6593      	str	r3, [r2, #88]	; 0x58
 8003db0:	4b41      	ldr	r3, [pc, #260]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003db2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003db8:	60bb      	str	r3, [r7, #8]
 8003dba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dc0:	4b3e      	ldr	r3, [pc, #248]	; (8003ebc <HAL_RCC_OscConfig+0x57c>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d118      	bne.n	8003dfe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dcc:	4b3b      	ldr	r3, [pc, #236]	; (8003ebc <HAL_RCC_OscConfig+0x57c>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a3a      	ldr	r2, [pc, #232]	; (8003ebc <HAL_RCC_OscConfig+0x57c>)
 8003dd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dd6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dd8:	f7fe fa66 	bl	80022a8 <HAL_GetTick>
 8003ddc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dde:	e008      	b.n	8003df2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003de0:	f7fe fa62 	bl	80022a8 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e184      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003df2:	4b32      	ldr	r3, [pc, #200]	; (8003ebc <HAL_RCC_OscConfig+0x57c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d0f0      	beq.n	8003de0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d108      	bne.n	8003e18 <HAL_RCC_OscConfig+0x4d8>
 8003e06:	4b2c      	ldr	r3, [pc, #176]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e0c:	4a2a      	ldr	r2, [pc, #168]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003e0e:	f043 0301 	orr.w	r3, r3, #1
 8003e12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e16:	e024      	b.n	8003e62 <HAL_RCC_OscConfig+0x522>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	2b05      	cmp	r3, #5
 8003e1e:	d110      	bne.n	8003e42 <HAL_RCC_OscConfig+0x502>
 8003e20:	4b25      	ldr	r3, [pc, #148]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e26:	4a24      	ldr	r2, [pc, #144]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003e28:	f043 0304 	orr.w	r3, r3, #4
 8003e2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e30:	4b21      	ldr	r3, [pc, #132]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e36:	4a20      	ldr	r2, [pc, #128]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003e38:	f043 0301 	orr.w	r3, r3, #1
 8003e3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e40:	e00f      	b.n	8003e62 <HAL_RCC_OscConfig+0x522>
 8003e42:	4b1d      	ldr	r3, [pc, #116]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e48:	4a1b      	ldr	r2, [pc, #108]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003e4a:	f023 0301 	bic.w	r3, r3, #1
 8003e4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e52:	4b19      	ldr	r3, [pc, #100]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e58:	4a17      	ldr	r2, [pc, #92]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003e5a:	f023 0304 	bic.w	r3, r3, #4
 8003e5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d016      	beq.n	8003e98 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e6a:	f7fe fa1d 	bl	80022a8 <HAL_GetTick>
 8003e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e70:	e00a      	b.n	8003e88 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e72:	f7fe fa19 	bl	80022a8 <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e139      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e88:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <HAL_RCC_OscConfig+0x578>)
 8003e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d0ed      	beq.n	8003e72 <HAL_RCC_OscConfig+0x532>
 8003e96:	e01a      	b.n	8003ece <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e98:	f7fe fa06 	bl	80022a8 <HAL_GetTick>
 8003e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e9e:	e00f      	b.n	8003ec0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ea0:	f7fe fa02 	bl	80022a8 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d906      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e122      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
 8003eb6:	bf00      	nop
 8003eb8:	40021000 	.word	0x40021000
 8003ebc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ec0:	4b90      	ldr	r3, [pc, #576]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8003ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ec6:	f003 0302 	and.w	r3, r3, #2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1e8      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ece:	7ffb      	ldrb	r3, [r7, #31]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d105      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ed4:	4b8b      	ldr	r3, [pc, #556]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8003ed6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed8:	4a8a      	ldr	r2, [pc, #552]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8003eda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ede:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	f000 8108 	beq.w	80040fa <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	f040 80d0 	bne.w	8004094 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003ef4:	4b83      	ldr	r3, [pc, #524]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f003 0203 	and.w	r2, r3, #3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d130      	bne.n	8003f6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f12:	3b01      	subs	r3, #1
 8003f14:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d127      	bne.n	8003f6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f24:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d11f      	bne.n	8003f6a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f34:	2a07      	cmp	r2, #7
 8003f36:	bf14      	ite	ne
 8003f38:	2201      	movne	r2, #1
 8003f3a:	2200      	moveq	r2, #0
 8003f3c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d113      	bne.n	8003f6a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f4c:	085b      	lsrs	r3, r3, #1
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d109      	bne.n	8003f6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f60:	085b      	lsrs	r3, r3, #1
 8003f62:	3b01      	subs	r3, #1
 8003f64:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d06e      	beq.n	8004048 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	2b0c      	cmp	r3, #12
 8003f6e:	d069      	beq.n	8004044 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003f70:	4b64      	ldr	r3, [pc, #400]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d105      	bne.n	8003f88 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003f7c:	4b61      	ldr	r3, [pc, #388]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d001      	beq.n	8003f8c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e0b7      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003f8c:	4b5d      	ldr	r3, [pc, #372]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a5c      	ldr	r2, [pc, #368]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8003f92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f96:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f98:	f7fe f986 	bl	80022a8 <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa0:	f7fe f982 	bl	80022a8 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e0a4      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fb2:	4b54      	ldr	r3, [pc, #336]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1f0      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fbe:	4b51      	ldr	r3, [pc, #324]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8003fc0:	68da      	ldr	r2, [r3, #12]
 8003fc2:	4b51      	ldr	r3, [pc, #324]	; (8004108 <HAL_RCC_OscConfig+0x7c8>)
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003fce:	3a01      	subs	r2, #1
 8003fd0:	0112      	lsls	r2, r2, #4
 8003fd2:	4311      	orrs	r1, r2
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003fd8:	0212      	lsls	r2, r2, #8
 8003fda:	4311      	orrs	r1, r2
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003fe0:	0852      	lsrs	r2, r2, #1
 8003fe2:	3a01      	subs	r2, #1
 8003fe4:	0552      	lsls	r2, r2, #21
 8003fe6:	4311      	orrs	r1, r2
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003fec:	0852      	lsrs	r2, r2, #1
 8003fee:	3a01      	subs	r2, #1
 8003ff0:	0652      	lsls	r2, r2, #25
 8003ff2:	4311      	orrs	r1, r2
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ff8:	0912      	lsrs	r2, r2, #4
 8003ffa:	0452      	lsls	r2, r2, #17
 8003ffc:	430a      	orrs	r2, r1
 8003ffe:	4941      	ldr	r1, [pc, #260]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8004000:	4313      	orrs	r3, r2
 8004002:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004004:	4b3f      	ldr	r3, [pc, #252]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a3e      	ldr	r2, [pc, #248]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 800400a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800400e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004010:	4b3c      	ldr	r3, [pc, #240]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	4a3b      	ldr	r2, [pc, #236]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8004016:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800401a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800401c:	f7fe f944 	bl	80022a8 <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004022:	e008      	b.n	8004036 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004024:	f7fe f940 	bl	80022a8 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e062      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004036:	4b33      	ldr	r3, [pc, #204]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d0f0      	beq.n	8004024 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004042:	e05a      	b.n	80040fa <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e059      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004048:	4b2e      	ldr	r3, [pc, #184]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d152      	bne.n	80040fa <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004054:	4b2b      	ldr	r3, [pc, #172]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a2a      	ldr	r2, [pc, #168]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 800405a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800405e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004060:	4b28      	ldr	r3, [pc, #160]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	4a27      	ldr	r2, [pc, #156]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8004066:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800406a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800406c:	f7fe f91c 	bl	80022a8 <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004072:	e008      	b.n	8004086 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004074:	f7fe f918 	bl	80022a8 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	2b02      	cmp	r3, #2
 8004080:	d901      	bls.n	8004086 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e03a      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004086:	4b1f      	ldr	r3, [pc, #124]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d0f0      	beq.n	8004074 <HAL_RCC_OscConfig+0x734>
 8004092:	e032      	b.n	80040fa <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	2b0c      	cmp	r3, #12
 8004098:	d02d      	beq.n	80040f6 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800409a:	4b1a      	ldr	r3, [pc, #104]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a19      	ldr	r2, [pc, #100]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 80040a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040a4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80040a6:	4b17      	ldr	r3, [pc, #92]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d105      	bne.n	80040be <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80040b2:	4b14      	ldr	r3, [pc, #80]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	4a13      	ldr	r2, [pc, #76]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 80040b8:	f023 0303 	bic.w	r3, r3, #3
 80040bc:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80040be:	4b11      	ldr	r3, [pc, #68]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	4a10      	ldr	r2, [pc, #64]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 80040c4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80040c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040cc:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ce:	f7fe f8eb 	bl	80022a8 <HAL_GetTick>
 80040d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040d4:	e008      	b.n	80040e8 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040d6:	f7fe f8e7 	bl	80022a8 <HAL_GetTick>
 80040da:	4602      	mov	r2, r0
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	d901      	bls.n	80040e8 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	e009      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040e8:	4b06      	ldr	r3, [pc, #24]	; (8004104 <HAL_RCC_OscConfig+0x7c4>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1f0      	bne.n	80040d6 <HAL_RCC_OscConfig+0x796>
 80040f4:	e001      	b.n	80040fa <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e000      	b.n	80040fc <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3720      	adds	r7, #32
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	40021000 	.word	0x40021000
 8004108:	f99d808c 	.word	0xf99d808c

0800410c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d101      	bne.n	8004120 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e0c8      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004120:	4b66      	ldr	r3, [pc, #408]	; (80042bc <HAL_RCC_ClockConfig+0x1b0>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	683a      	ldr	r2, [r7, #0]
 800412a:	429a      	cmp	r2, r3
 800412c:	d910      	bls.n	8004150 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800412e:	4b63      	ldr	r3, [pc, #396]	; (80042bc <HAL_RCC_ClockConfig+0x1b0>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f023 0207 	bic.w	r2, r3, #7
 8004136:	4961      	ldr	r1, [pc, #388]	; (80042bc <HAL_RCC_ClockConfig+0x1b0>)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	4313      	orrs	r3, r2
 800413c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800413e:	4b5f      	ldr	r3, [pc, #380]	; (80042bc <HAL_RCC_ClockConfig+0x1b0>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0307 	and.w	r3, r3, #7
 8004146:	683a      	ldr	r2, [r7, #0]
 8004148:	429a      	cmp	r2, r3
 800414a:	d001      	beq.n	8004150 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e0b0      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0301 	and.w	r3, r3, #1
 8004158:	2b00      	cmp	r3, #0
 800415a:	d04c      	beq.n	80041f6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	2b03      	cmp	r3, #3
 8004162:	d107      	bne.n	8004174 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004164:	4b56      	ldr	r3, [pc, #344]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d121      	bne.n	80041b4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e09e      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2b02      	cmp	r3, #2
 800417a:	d107      	bne.n	800418c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800417c:	4b50      	ldr	r3, [pc, #320]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d115      	bne.n	80041b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e092      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d107      	bne.n	80041a4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004194:	4b4a      	ldr	r3, [pc, #296]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 0302 	and.w	r3, r3, #2
 800419c:	2b00      	cmp	r3, #0
 800419e:	d109      	bne.n	80041b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e086      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041a4:	4b46      	ldr	r3, [pc, #280]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d101      	bne.n	80041b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e07e      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80041b4:	4b42      	ldr	r3, [pc, #264]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f023 0203 	bic.w	r2, r3, #3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	493f      	ldr	r1, [pc, #252]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041c6:	f7fe f86f 	bl	80022a8 <HAL_GetTick>
 80041ca:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041cc:	e00a      	b.n	80041e4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041ce:	f7fe f86b 	bl	80022a8 <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80041dc:	4293      	cmp	r3, r2
 80041de:	d901      	bls.n	80041e4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e066      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041e4:	4b36      	ldr	r3, [pc, #216]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	f003 020c 	and.w	r2, r3, #12
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d1eb      	bne.n	80041ce <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d008      	beq.n	8004214 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004202:	4b2f      	ldr	r3, [pc, #188]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	492c      	ldr	r1, [pc, #176]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 8004210:	4313      	orrs	r3, r2
 8004212:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004214:	4b29      	ldr	r3, [pc, #164]	; (80042bc <HAL_RCC_ClockConfig+0x1b0>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0307 	and.w	r3, r3, #7
 800421c:	683a      	ldr	r2, [r7, #0]
 800421e:	429a      	cmp	r2, r3
 8004220:	d210      	bcs.n	8004244 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004222:	4b26      	ldr	r3, [pc, #152]	; (80042bc <HAL_RCC_ClockConfig+0x1b0>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f023 0207 	bic.w	r2, r3, #7
 800422a:	4924      	ldr	r1, [pc, #144]	; (80042bc <HAL_RCC_ClockConfig+0x1b0>)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	4313      	orrs	r3, r2
 8004230:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004232:	4b22      	ldr	r3, [pc, #136]	; (80042bc <HAL_RCC_ClockConfig+0x1b0>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0307 	and.w	r3, r3, #7
 800423a:	683a      	ldr	r2, [r7, #0]
 800423c:	429a      	cmp	r2, r3
 800423e:	d001      	beq.n	8004244 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e036      	b.n	80042b2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0304 	and.w	r3, r3, #4
 800424c:	2b00      	cmp	r3, #0
 800424e:	d008      	beq.n	8004262 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004250:	4b1b      	ldr	r3, [pc, #108]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	4918      	ldr	r1, [pc, #96]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 800425e:	4313      	orrs	r3, r2
 8004260:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0308 	and.w	r3, r3, #8
 800426a:	2b00      	cmp	r3, #0
 800426c:	d009      	beq.n	8004282 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800426e:	4b14      	ldr	r3, [pc, #80]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	00db      	lsls	r3, r3, #3
 800427c:	4910      	ldr	r1, [pc, #64]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 800427e:	4313      	orrs	r3, r2
 8004280:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004282:	f000 f825 	bl	80042d0 <HAL_RCC_GetSysClockFreq>
 8004286:	4602      	mov	r2, r0
 8004288:	4b0d      	ldr	r3, [pc, #52]	; (80042c0 <HAL_RCC_ClockConfig+0x1b4>)
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	091b      	lsrs	r3, r3, #4
 800428e:	f003 030f 	and.w	r3, r3, #15
 8004292:	490c      	ldr	r1, [pc, #48]	; (80042c4 <HAL_RCC_ClockConfig+0x1b8>)
 8004294:	5ccb      	ldrb	r3, [r1, r3]
 8004296:	f003 031f 	and.w	r3, r3, #31
 800429a:	fa22 f303 	lsr.w	r3, r2, r3
 800429e:	4a0a      	ldr	r2, [pc, #40]	; (80042c8 <HAL_RCC_ClockConfig+0x1bc>)
 80042a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80042a2:	4b0a      	ldr	r3, [pc, #40]	; (80042cc <HAL_RCC_ClockConfig+0x1c0>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7fd ffae 	bl	8002208 <HAL_InitTick>
 80042ac:	4603      	mov	r3, r0
 80042ae:	72fb      	strb	r3, [r7, #11]

  return status;
 80042b0:	7afb      	ldrb	r3, [r7, #11]
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3710      	adds	r7, #16
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	40022000 	.word	0x40022000
 80042c0:	40021000 	.word	0x40021000
 80042c4:	0800a854 	.word	0x0800a854
 80042c8:	20000000 	.word	0x20000000
 80042cc:	20000004 	.word	0x20000004

080042d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b089      	sub	sp, #36	; 0x24
 80042d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80042d6:	2300      	movs	r3, #0
 80042d8:	61fb      	str	r3, [r7, #28]
 80042da:	2300      	movs	r3, #0
 80042dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042de:	4b3e      	ldr	r3, [pc, #248]	; (80043d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f003 030c 	and.w	r3, r3, #12
 80042e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042e8:	4b3b      	ldr	r3, [pc, #236]	; (80043d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	f003 0303 	and.w	r3, r3, #3
 80042f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d005      	beq.n	8004304 <HAL_RCC_GetSysClockFreq+0x34>
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	2b0c      	cmp	r3, #12
 80042fc:	d121      	bne.n	8004342 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d11e      	bne.n	8004342 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004304:	4b34      	ldr	r3, [pc, #208]	; (80043d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0308 	and.w	r3, r3, #8
 800430c:	2b00      	cmp	r3, #0
 800430e:	d107      	bne.n	8004320 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004310:	4b31      	ldr	r3, [pc, #196]	; (80043d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004312:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004316:	0a1b      	lsrs	r3, r3, #8
 8004318:	f003 030f 	and.w	r3, r3, #15
 800431c:	61fb      	str	r3, [r7, #28]
 800431e:	e005      	b.n	800432c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004320:	4b2d      	ldr	r3, [pc, #180]	; (80043d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	091b      	lsrs	r3, r3, #4
 8004326:	f003 030f 	and.w	r3, r3, #15
 800432a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800432c:	4a2b      	ldr	r2, [pc, #172]	; (80043dc <HAL_RCC_GetSysClockFreq+0x10c>)
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004334:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d10d      	bne.n	8004358 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004340:	e00a      	b.n	8004358 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	2b04      	cmp	r3, #4
 8004346:	d102      	bne.n	800434e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004348:	4b25      	ldr	r3, [pc, #148]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800434a:	61bb      	str	r3, [r7, #24]
 800434c:	e004      	b.n	8004358 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	2b08      	cmp	r3, #8
 8004352:	d101      	bne.n	8004358 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004354:	4b23      	ldr	r3, [pc, #140]	; (80043e4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004356:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	2b0c      	cmp	r3, #12
 800435c:	d134      	bne.n	80043c8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800435e:	4b1e      	ldr	r3, [pc, #120]	; (80043d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	f003 0303 	and.w	r3, r3, #3
 8004366:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	2b02      	cmp	r3, #2
 800436c:	d003      	beq.n	8004376 <HAL_RCC_GetSysClockFreq+0xa6>
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	2b03      	cmp	r3, #3
 8004372:	d003      	beq.n	800437c <HAL_RCC_GetSysClockFreq+0xac>
 8004374:	e005      	b.n	8004382 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004376:	4b1a      	ldr	r3, [pc, #104]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004378:	617b      	str	r3, [r7, #20]
      break;
 800437a:	e005      	b.n	8004388 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800437c:	4b19      	ldr	r3, [pc, #100]	; (80043e4 <HAL_RCC_GetSysClockFreq+0x114>)
 800437e:	617b      	str	r3, [r7, #20]
      break;
 8004380:	e002      	b.n	8004388 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	617b      	str	r3, [r7, #20]
      break;
 8004386:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004388:	4b13      	ldr	r3, [pc, #76]	; (80043d8 <HAL_RCC_GetSysClockFreq+0x108>)
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	091b      	lsrs	r3, r3, #4
 800438e:	f003 0307 	and.w	r3, r3, #7
 8004392:	3301      	adds	r3, #1
 8004394:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004396:	4b10      	ldr	r3, [pc, #64]	; (80043d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	0a1b      	lsrs	r3, r3, #8
 800439c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	fb02 f203 	mul.w	r2, r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80043ae:	4b0a      	ldr	r3, [pc, #40]	; (80043d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	0e5b      	lsrs	r3, r3, #25
 80043b4:	f003 0303 	and.w	r3, r3, #3
 80043b8:	3301      	adds	r3, #1
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80043be:	697a      	ldr	r2, [r7, #20]
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80043c8:	69bb      	ldr	r3, [r7, #24]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3724      	adds	r7, #36	; 0x24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	40021000 	.word	0x40021000
 80043dc:	0800a86c 	.word	0x0800a86c
 80043e0:	00f42400 	.word	0x00f42400
 80043e4:	007a1200 	.word	0x007a1200

080043e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043e8:	b480      	push	{r7}
 80043ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043ec:	4b03      	ldr	r3, [pc, #12]	; (80043fc <HAL_RCC_GetHCLKFreq+0x14>)
 80043ee:	681b      	ldr	r3, [r3, #0]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	20000000 	.word	0x20000000

08004400 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004404:	f7ff fff0 	bl	80043e8 <HAL_RCC_GetHCLKFreq>
 8004408:	4602      	mov	r2, r0
 800440a:	4b06      	ldr	r3, [pc, #24]	; (8004424 <HAL_RCC_GetPCLK1Freq+0x24>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	0a1b      	lsrs	r3, r3, #8
 8004410:	f003 0307 	and.w	r3, r3, #7
 8004414:	4904      	ldr	r1, [pc, #16]	; (8004428 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004416:	5ccb      	ldrb	r3, [r1, r3]
 8004418:	f003 031f 	and.w	r3, r3, #31
 800441c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004420:	4618      	mov	r0, r3
 8004422:	bd80      	pop	{r7, pc}
 8004424:	40021000 	.word	0x40021000
 8004428:	0800a864 	.word	0x0800a864

0800442c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004430:	f7ff ffda 	bl	80043e8 <HAL_RCC_GetHCLKFreq>
 8004434:	4602      	mov	r2, r0
 8004436:	4b06      	ldr	r3, [pc, #24]	; (8004450 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	0adb      	lsrs	r3, r3, #11
 800443c:	f003 0307 	and.w	r3, r3, #7
 8004440:	4904      	ldr	r1, [pc, #16]	; (8004454 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004442:	5ccb      	ldrb	r3, [r1, r3]
 8004444:	f003 031f 	and.w	r3, r3, #31
 8004448:	fa22 f303 	lsr.w	r3, r2, r3
}
 800444c:	4618      	mov	r0, r3
 800444e:	bd80      	pop	{r7, pc}
 8004450:	40021000 	.word	0x40021000
 8004454:	0800a864 	.word	0x0800a864

08004458 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004460:	2300      	movs	r3, #0
 8004462:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004464:	4b2a      	ldr	r3, [pc, #168]	; (8004510 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004466:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004468:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800446c:	2b00      	cmp	r3, #0
 800446e:	d003      	beq.n	8004478 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004470:	f7ff fa02 	bl	8003878 <HAL_PWREx_GetVoltageRange>
 8004474:	6178      	str	r0, [r7, #20]
 8004476:	e014      	b.n	80044a2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004478:	4b25      	ldr	r3, [pc, #148]	; (8004510 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800447a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800447c:	4a24      	ldr	r2, [pc, #144]	; (8004510 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800447e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004482:	6593      	str	r3, [r2, #88]	; 0x58
 8004484:	4b22      	ldr	r3, [pc, #136]	; (8004510 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004486:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004488:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800448c:	60fb      	str	r3, [r7, #12]
 800448e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004490:	f7ff f9f2 	bl	8003878 <HAL_PWREx_GetVoltageRange>
 8004494:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004496:	4b1e      	ldr	r3, [pc, #120]	; (8004510 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800449a:	4a1d      	ldr	r2, [pc, #116]	; (8004510 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800449c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044a0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044a8:	d10b      	bne.n	80044c2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2b80      	cmp	r3, #128	; 0x80
 80044ae:	d919      	bls.n	80044e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2ba0      	cmp	r3, #160	; 0xa0
 80044b4:	d902      	bls.n	80044bc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80044b6:	2302      	movs	r3, #2
 80044b8:	613b      	str	r3, [r7, #16]
 80044ba:	e013      	b.n	80044e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80044bc:	2301      	movs	r3, #1
 80044be:	613b      	str	r3, [r7, #16]
 80044c0:	e010      	b.n	80044e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2b80      	cmp	r3, #128	; 0x80
 80044c6:	d902      	bls.n	80044ce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80044c8:	2303      	movs	r3, #3
 80044ca:	613b      	str	r3, [r7, #16]
 80044cc:	e00a      	b.n	80044e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2b80      	cmp	r3, #128	; 0x80
 80044d2:	d102      	bne.n	80044da <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80044d4:	2302      	movs	r3, #2
 80044d6:	613b      	str	r3, [r7, #16]
 80044d8:	e004      	b.n	80044e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2b70      	cmp	r3, #112	; 0x70
 80044de:	d101      	bne.n	80044e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80044e0:	2301      	movs	r3, #1
 80044e2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80044e4:	4b0b      	ldr	r3, [pc, #44]	; (8004514 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f023 0207 	bic.w	r2, r3, #7
 80044ec:	4909      	ldr	r1, [pc, #36]	; (8004514 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80044f4:	4b07      	ldr	r3, [pc, #28]	; (8004514 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0307 	and.w	r3, r3, #7
 80044fc:	693a      	ldr	r2, [r7, #16]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d001      	beq.n	8004506 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e000      	b.n	8004508 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3718      	adds	r7, #24
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	40021000 	.word	0x40021000
 8004514:	40022000 	.word	0x40022000

08004518 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b086      	sub	sp, #24
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004520:	2300      	movs	r3, #0
 8004522:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004524:	2300      	movs	r3, #0
 8004526:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004530:	2b00      	cmp	r3, #0
 8004532:	d041      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004538:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800453c:	d02a      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800453e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004542:	d824      	bhi.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004544:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004548:	d008      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800454a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800454e:	d81e      	bhi.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00a      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004554:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004558:	d010      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800455a:	e018      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800455c:	4b86      	ldr	r3, [pc, #536]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	4a85      	ldr	r2, [pc, #532]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004562:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004566:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004568:	e015      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	3304      	adds	r3, #4
 800456e:	2100      	movs	r1, #0
 8004570:	4618      	mov	r0, r3
 8004572:	f000 fabb 	bl	8004aec <RCCEx_PLLSAI1_Config>
 8004576:	4603      	mov	r3, r0
 8004578:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800457a:	e00c      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	3320      	adds	r3, #32
 8004580:	2100      	movs	r1, #0
 8004582:	4618      	mov	r0, r3
 8004584:	f000 fba6 	bl	8004cd4 <RCCEx_PLLSAI2_Config>
 8004588:	4603      	mov	r3, r0
 800458a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800458c:	e003      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	74fb      	strb	r3, [r7, #19]
      break;
 8004592:	e000      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004594:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004596:	7cfb      	ldrb	r3, [r7, #19]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d10b      	bne.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800459c:	4b76      	ldr	r3, [pc, #472]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800459e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045aa:	4973      	ldr	r1, [pc, #460]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80045b2:	e001      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045b4:	7cfb      	ldrb	r3, [r7, #19]
 80045b6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d041      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045c8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80045cc:	d02a      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80045ce:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80045d2:	d824      	bhi.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80045d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80045d8:	d008      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80045da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80045de:	d81e      	bhi.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00a      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80045e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80045e8:	d010      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80045ea:	e018      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80045ec:	4b62      	ldr	r3, [pc, #392]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	4a61      	ldr	r2, [pc, #388]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045f6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80045f8:	e015      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	3304      	adds	r3, #4
 80045fe:	2100      	movs	r1, #0
 8004600:	4618      	mov	r0, r3
 8004602:	f000 fa73 	bl	8004aec <RCCEx_PLLSAI1_Config>
 8004606:	4603      	mov	r3, r0
 8004608:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800460a:	e00c      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	3320      	adds	r3, #32
 8004610:	2100      	movs	r1, #0
 8004612:	4618      	mov	r0, r3
 8004614:	f000 fb5e 	bl	8004cd4 <RCCEx_PLLSAI2_Config>
 8004618:	4603      	mov	r3, r0
 800461a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800461c:	e003      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	74fb      	strb	r3, [r7, #19]
      break;
 8004622:	e000      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004624:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004626:	7cfb      	ldrb	r3, [r7, #19]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d10b      	bne.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800462c:	4b52      	ldr	r3, [pc, #328]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800462e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004632:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800463a:	494f      	ldr	r1, [pc, #316]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800463c:	4313      	orrs	r3, r2
 800463e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004642:	e001      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004644:	7cfb      	ldrb	r3, [r7, #19]
 8004646:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004650:	2b00      	cmp	r3, #0
 8004652:	f000 80a0 	beq.w	8004796 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004656:	2300      	movs	r3, #0
 8004658:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800465a:	4b47      	ldr	r3, [pc, #284]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800465c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800465e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004666:	2301      	movs	r3, #1
 8004668:	e000      	b.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800466a:	2300      	movs	r3, #0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d00d      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004670:	4b41      	ldr	r3, [pc, #260]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004674:	4a40      	ldr	r2, [pc, #256]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004676:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800467a:	6593      	str	r3, [r2, #88]	; 0x58
 800467c:	4b3e      	ldr	r3, [pc, #248]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800467e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004680:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004684:	60bb      	str	r3, [r7, #8]
 8004686:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004688:	2301      	movs	r3, #1
 800468a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800468c:	4b3b      	ldr	r3, [pc, #236]	; (800477c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a3a      	ldr	r2, [pc, #232]	; (800477c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004692:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004696:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004698:	f7fd fe06 	bl	80022a8 <HAL_GetTick>
 800469c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800469e:	e009      	b.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046a0:	f7fd fe02 	bl	80022a8 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d902      	bls.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	74fb      	strb	r3, [r7, #19]
        break;
 80046b2:	e005      	b.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046b4:	4b31      	ldr	r3, [pc, #196]	; (800477c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d0ef      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80046c0:	7cfb      	ldrb	r3, [r7, #19]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d15c      	bne.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80046c6:	4b2c      	ldr	r3, [pc, #176]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046d0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d01f      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d019      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80046e4:	4b24      	ldr	r3, [pc, #144]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80046f0:	4b21      	ldr	r3, [pc, #132]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046f6:	4a20      	ldr	r2, [pc, #128]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004700:	4b1d      	ldr	r3, [pc, #116]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004706:	4a1c      	ldr	r2, [pc, #112]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004708:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800470c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004710:	4a19      	ldr	r2, [pc, #100]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	f003 0301 	and.w	r3, r3, #1
 800471e:	2b00      	cmp	r3, #0
 8004720:	d016      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004722:	f7fd fdc1 	bl	80022a8 <HAL_GetTick>
 8004726:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004728:	e00b      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800472a:	f7fd fdbd 	bl	80022a8 <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	f241 3288 	movw	r2, #5000	; 0x1388
 8004738:	4293      	cmp	r3, r2
 800473a:	d902      	bls.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	74fb      	strb	r3, [r7, #19]
            break;
 8004740:	e006      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004742:	4b0d      	ldr	r3, [pc, #52]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0ec      	beq.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004750:	7cfb      	ldrb	r3, [r7, #19]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d10c      	bne.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004756:	4b08      	ldr	r3, [pc, #32]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004758:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800475c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004766:	4904      	ldr	r1, [pc, #16]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004768:	4313      	orrs	r3, r2
 800476a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800476e:	e009      	b.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004770:	7cfb      	ldrb	r3, [r7, #19]
 8004772:	74bb      	strb	r3, [r7, #18]
 8004774:	e006      	b.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004776:	bf00      	nop
 8004778:	40021000 	.word	0x40021000
 800477c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004780:	7cfb      	ldrb	r3, [r7, #19]
 8004782:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004784:	7c7b      	ldrb	r3, [r7, #17]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d105      	bne.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800478a:	4b9e      	ldr	r3, [pc, #632]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800478c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800478e:	4a9d      	ldr	r2, [pc, #628]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004790:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004794:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00a      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047a2:	4b98      	ldr	r3, [pc, #608]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047a8:	f023 0203 	bic.w	r2, r3, #3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b0:	4994      	ldr	r1, [pc, #592]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0302 	and.w	r3, r3, #2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d00a      	beq.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047c4:	4b8f      	ldr	r3, [pc, #572]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ca:	f023 020c 	bic.w	r2, r3, #12
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047d2:	498c      	ldr	r1, [pc, #560]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0304 	and.w	r3, r3, #4
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00a      	beq.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80047e6:	4b87      	ldr	r3, [pc, #540]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f4:	4983      	ldr	r1, [pc, #524]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0308 	and.w	r3, r3, #8
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00a      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004808:	4b7e      	ldr	r3, [pc, #504]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800480a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800480e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004816:	497b      	ldr	r1, [pc, #492]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004818:	4313      	orrs	r3, r2
 800481a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0310 	and.w	r3, r3, #16
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00a      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800482a:	4b76      	ldr	r3, [pc, #472]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800482c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004830:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004838:	4972      	ldr	r1, [pc, #456]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800483a:	4313      	orrs	r3, r2
 800483c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0320 	and.w	r3, r3, #32
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00a      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800484c:	4b6d      	ldr	r3, [pc, #436]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800484e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004852:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800485a:	496a      	ldr	r1, [pc, #424]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800485c:	4313      	orrs	r3, r2
 800485e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00a      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800486e:	4b65      	ldr	r3, [pc, #404]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004874:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800487c:	4961      	ldr	r1, [pc, #388]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800487e:	4313      	orrs	r3, r2
 8004880:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800488c:	2b00      	cmp	r3, #0
 800488e:	d00a      	beq.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004890:	4b5c      	ldr	r3, [pc, #368]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004896:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800489e:	4959      	ldr	r1, [pc, #356]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00a      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048b2:	4b54      	ldr	r3, [pc, #336]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048c0:	4950      	ldr	r1, [pc, #320]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00a      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048d4:	4b4b      	ldr	r3, [pc, #300]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048da:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048e2:	4948      	ldr	r1, [pc, #288]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00a      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048f6:	4b43      	ldr	r3, [pc, #268]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004904:	493f      	ldr	r1, [pc, #252]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004906:	4313      	orrs	r3, r2
 8004908:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d028      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004918:	4b3a      	ldr	r3, [pc, #232]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800491a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800491e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004926:	4937      	ldr	r1, [pc, #220]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004928:	4313      	orrs	r3, r2
 800492a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004932:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004936:	d106      	bne.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004938:	4b32      	ldr	r3, [pc, #200]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	4a31      	ldr	r2, [pc, #196]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004942:	60d3      	str	r3, [r2, #12]
 8004944:	e011      	b.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800494a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800494e:	d10c      	bne.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	3304      	adds	r3, #4
 8004954:	2101      	movs	r1, #1
 8004956:	4618      	mov	r0, r3
 8004958:	f000 f8c8 	bl	8004aec <RCCEx_PLLSAI1_Config>
 800495c:	4603      	mov	r3, r0
 800495e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004960:	7cfb      	ldrb	r3, [r7, #19]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004966:	7cfb      	ldrb	r3, [r7, #19]
 8004968:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d028      	beq.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004976:	4b23      	ldr	r3, [pc, #140]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004978:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800497c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004984:	491f      	ldr	r1, [pc, #124]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004986:	4313      	orrs	r3, r2
 8004988:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004990:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004994:	d106      	bne.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004996:	4b1b      	ldr	r3, [pc, #108]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	4a1a      	ldr	r2, [pc, #104]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800499c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049a0:	60d3      	str	r3, [r2, #12]
 80049a2:	e011      	b.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80049ac:	d10c      	bne.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	3304      	adds	r3, #4
 80049b2:	2101      	movs	r1, #1
 80049b4:	4618      	mov	r0, r3
 80049b6:	f000 f899 	bl	8004aec <RCCEx_PLLSAI1_Config>
 80049ba:	4603      	mov	r3, r0
 80049bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049be:	7cfb      	ldrb	r3, [r7, #19]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d001      	beq.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80049c4:	7cfb      	ldrb	r3, [r7, #19]
 80049c6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d02b      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80049d4:	4b0b      	ldr	r3, [pc, #44]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049e2:	4908      	ldr	r1, [pc, #32]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049f2:	d109      	bne.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049f4:	4b03      	ldr	r3, [pc, #12]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	4a02      	ldr	r2, [pc, #8]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049fe:	60d3      	str	r3, [r2, #12]
 8004a00:	e014      	b.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004a02:	bf00      	nop
 8004a04:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a0c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a10:	d10c      	bne.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	3304      	adds	r3, #4
 8004a16:	2101      	movs	r1, #1
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f000 f867 	bl	8004aec <RCCEx_PLLSAI1_Config>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a22:	7cfb      	ldrb	r3, [r7, #19]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004a28:	7cfb      	ldrb	r3, [r7, #19]
 8004a2a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d02f      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a38:	4b2b      	ldr	r3, [pc, #172]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a3e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a46:	4928      	ldr	r1, [pc, #160]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a52:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a56:	d10d      	bne.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	3304      	adds	r3, #4
 8004a5c:	2102      	movs	r1, #2
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f000 f844 	bl	8004aec <RCCEx_PLLSAI1_Config>
 8004a64:	4603      	mov	r3, r0
 8004a66:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a68:	7cfb      	ldrb	r3, [r7, #19]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d014      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004a6e:	7cfb      	ldrb	r3, [r7, #19]
 8004a70:	74bb      	strb	r3, [r7, #18]
 8004a72:	e011      	b.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a7c:	d10c      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	3320      	adds	r3, #32
 8004a82:	2102      	movs	r1, #2
 8004a84:	4618      	mov	r0, r3
 8004a86:	f000 f925 	bl	8004cd4 <RCCEx_PLLSAI2_Config>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a8e:	7cfb      	ldrb	r3, [r7, #19]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d001      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004a94:	7cfb      	ldrb	r3, [r7, #19]
 8004a96:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d00a      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004aa4:	4b10      	ldr	r3, [pc, #64]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aaa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ab2:	490d      	ldr	r1, [pc, #52]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d00b      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ac6:	4b08      	ldr	r3, [pc, #32]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004acc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ad6:	4904      	ldr	r1, [pc, #16]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004ade:	7cbb      	ldrb	r3, [r7, #18]
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3718      	adds	r7, #24
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	40021000 	.word	0x40021000

08004aec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004af6:	2300      	movs	r3, #0
 8004af8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004afa:	4b75      	ldr	r3, [pc, #468]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	f003 0303 	and.w	r3, r3, #3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d018      	beq.n	8004b38 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004b06:	4b72      	ldr	r3, [pc, #456]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	f003 0203 	and.w	r2, r3, #3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d10d      	bne.n	8004b32 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
       ||
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d009      	beq.n	8004b32 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004b1e:	4b6c      	ldr	r3, [pc, #432]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b20:	68db      	ldr	r3, [r3, #12]
 8004b22:	091b      	lsrs	r3, r3, #4
 8004b24:	f003 0307 	and.w	r3, r3, #7
 8004b28:	1c5a      	adds	r2, r3, #1
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
       ||
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d047      	beq.n	8004bc2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	73fb      	strb	r3, [r7, #15]
 8004b36:	e044      	b.n	8004bc2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2b03      	cmp	r3, #3
 8004b3e:	d018      	beq.n	8004b72 <RCCEx_PLLSAI1_Config+0x86>
 8004b40:	2b03      	cmp	r3, #3
 8004b42:	d825      	bhi.n	8004b90 <RCCEx_PLLSAI1_Config+0xa4>
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d002      	beq.n	8004b4e <RCCEx_PLLSAI1_Config+0x62>
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d009      	beq.n	8004b60 <RCCEx_PLLSAI1_Config+0x74>
 8004b4c:	e020      	b.n	8004b90 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004b4e:	4b60      	ldr	r3, [pc, #384]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d11d      	bne.n	8004b96 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b5e:	e01a      	b.n	8004b96 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b60:	4b5b      	ldr	r3, [pc, #364]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d116      	bne.n	8004b9a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b70:	e013      	b.n	8004b9a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b72:	4b57      	ldr	r3, [pc, #348]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d10f      	bne.n	8004b9e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b7e:	4b54      	ldr	r3, [pc, #336]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d109      	bne.n	8004b9e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b8e:	e006      	b.n	8004b9e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	73fb      	strb	r3, [r7, #15]
      break;
 8004b94:	e004      	b.n	8004ba0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b96:	bf00      	nop
 8004b98:	e002      	b.n	8004ba0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b9a:	bf00      	nop
 8004b9c:	e000      	b.n	8004ba0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b9e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ba0:	7bfb      	ldrb	r3, [r7, #15]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d10d      	bne.n	8004bc2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004ba6:	4b4a      	ldr	r3, [pc, #296]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6819      	ldr	r1, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	011b      	lsls	r3, r3, #4
 8004bba:	430b      	orrs	r3, r1
 8004bbc:	4944      	ldr	r1, [pc, #272]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004bc2:	7bfb      	ldrb	r3, [r7, #15]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d17d      	bne.n	8004cc4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004bc8:	4b41      	ldr	r3, [pc, #260]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a40      	ldr	r2, [pc, #256]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bce:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004bd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bd4:	f7fd fb68 	bl	80022a8 <HAL_GetTick>
 8004bd8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004bda:	e009      	b.n	8004bf0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bdc:	f7fd fb64 	bl	80022a8 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d902      	bls.n	8004bf0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	73fb      	strb	r3, [r7, #15]
        break;
 8004bee:	e005      	b.n	8004bfc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004bf0:	4b37      	ldr	r3, [pc, #220]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1ef      	bne.n	8004bdc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004bfc:	7bfb      	ldrb	r3, [r7, #15]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d160      	bne.n	8004cc4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d111      	bne.n	8004c2c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c08:	4b31      	ldr	r3, [pc, #196]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004c10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	6892      	ldr	r2, [r2, #8]
 8004c18:	0211      	lsls	r1, r2, #8
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	68d2      	ldr	r2, [r2, #12]
 8004c1e:	0912      	lsrs	r2, r2, #4
 8004c20:	0452      	lsls	r2, r2, #17
 8004c22:	430a      	orrs	r2, r1
 8004c24:	492a      	ldr	r1, [pc, #168]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	610b      	str	r3, [r1, #16]
 8004c2a:	e027      	b.n	8004c7c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d112      	bne.n	8004c58 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c32:	4b27      	ldr	r3, [pc, #156]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004c3a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	6892      	ldr	r2, [r2, #8]
 8004c42:	0211      	lsls	r1, r2, #8
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	6912      	ldr	r2, [r2, #16]
 8004c48:	0852      	lsrs	r2, r2, #1
 8004c4a:	3a01      	subs	r2, #1
 8004c4c:	0552      	lsls	r2, r2, #21
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	491f      	ldr	r1, [pc, #124]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	610b      	str	r3, [r1, #16]
 8004c56:	e011      	b.n	8004c7c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c58:	4b1d      	ldr	r3, [pc, #116]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c5a:	691b      	ldr	r3, [r3, #16]
 8004c5c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004c60:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	6892      	ldr	r2, [r2, #8]
 8004c68:	0211      	lsls	r1, r2, #8
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	6952      	ldr	r2, [r2, #20]
 8004c6e:	0852      	lsrs	r2, r2, #1
 8004c70:	3a01      	subs	r2, #1
 8004c72:	0652      	lsls	r2, r2, #25
 8004c74:	430a      	orrs	r2, r1
 8004c76:	4916      	ldr	r1, [pc, #88]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004c7c:	4b14      	ldr	r3, [pc, #80]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a13      	ldr	r2, [pc, #76]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c82:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004c86:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c88:	f7fd fb0e 	bl	80022a8 <HAL_GetTick>
 8004c8c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c8e:	e009      	b.n	8004ca4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c90:	f7fd fb0a 	bl	80022a8 <HAL_GetTick>
 8004c94:	4602      	mov	r2, r0
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d902      	bls.n	8004ca4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	73fb      	strb	r3, [r7, #15]
          break;
 8004ca2:	e005      	b.n	8004cb0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ca4:	4b0a      	ldr	r3, [pc, #40]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d0ef      	beq.n	8004c90 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004cb0:	7bfb      	ldrb	r3, [r7, #15]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d106      	bne.n	8004cc4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004cb6:	4b06      	ldr	r3, [pc, #24]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cb8:	691a      	ldr	r2, [r3, #16]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	4904      	ldr	r1, [pc, #16]	; (8004cd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3710      	adds	r7, #16
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	40021000 	.word	0x40021000

08004cd4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ce2:	4b6a      	ldr	r3, [pc, #424]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	f003 0303 	and.w	r3, r3, #3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d018      	beq.n	8004d20 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004cee:	4b67      	ldr	r3, [pc, #412]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	f003 0203 	and.w	r2, r3, #3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d10d      	bne.n	8004d1a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
       ||
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d009      	beq.n	8004d1a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004d06:	4b61      	ldr	r3, [pc, #388]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	091b      	lsrs	r3, r3, #4
 8004d0c:	f003 0307 	and.w	r3, r3, #7
 8004d10:	1c5a      	adds	r2, r3, #1
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
       ||
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d047      	beq.n	8004daa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	73fb      	strb	r3, [r7, #15]
 8004d1e:	e044      	b.n	8004daa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2b03      	cmp	r3, #3
 8004d26:	d018      	beq.n	8004d5a <RCCEx_PLLSAI2_Config+0x86>
 8004d28:	2b03      	cmp	r3, #3
 8004d2a:	d825      	bhi.n	8004d78 <RCCEx_PLLSAI2_Config+0xa4>
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d002      	beq.n	8004d36 <RCCEx_PLLSAI2_Config+0x62>
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d009      	beq.n	8004d48 <RCCEx_PLLSAI2_Config+0x74>
 8004d34:	e020      	b.n	8004d78 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d36:	4b55      	ldr	r3, [pc, #340]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0302 	and.w	r3, r3, #2
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d11d      	bne.n	8004d7e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d46:	e01a      	b.n	8004d7e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d48:	4b50      	ldr	r3, [pc, #320]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d116      	bne.n	8004d82 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d58:	e013      	b.n	8004d82 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d5a:	4b4c      	ldr	r3, [pc, #304]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d10f      	bne.n	8004d86 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d66:	4b49      	ldr	r3, [pc, #292]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d109      	bne.n	8004d86 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d76:	e006      	b.n	8004d86 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	73fb      	strb	r3, [r7, #15]
      break;
 8004d7c:	e004      	b.n	8004d88 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d7e:	bf00      	nop
 8004d80:	e002      	b.n	8004d88 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d82:	bf00      	nop
 8004d84:	e000      	b.n	8004d88 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d86:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d88:	7bfb      	ldrb	r3, [r7, #15]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d10d      	bne.n	8004daa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d8e:	4b3f      	ldr	r3, [pc, #252]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6819      	ldr	r1, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	011b      	lsls	r3, r3, #4
 8004da2:	430b      	orrs	r3, r1
 8004da4:	4939      	ldr	r1, [pc, #228]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004da6:	4313      	orrs	r3, r2
 8004da8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004daa:	7bfb      	ldrb	r3, [r7, #15]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d167      	bne.n	8004e80 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004db0:	4b36      	ldr	r3, [pc, #216]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a35      	ldr	r2, [pc, #212]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004db6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dbc:	f7fd fa74 	bl	80022a8 <HAL_GetTick>
 8004dc0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004dc2:	e009      	b.n	8004dd8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004dc4:	f7fd fa70 	bl	80022a8 <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d902      	bls.n	8004dd8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	73fb      	strb	r3, [r7, #15]
        break;
 8004dd6:	e005      	b.n	8004de4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004dd8:	4b2c      	ldr	r3, [pc, #176]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d1ef      	bne.n	8004dc4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004de4:	7bfb      	ldrb	r3, [r7, #15]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d14a      	bne.n	8004e80 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d111      	bne.n	8004e14 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004df0:	4b26      	ldr	r3, [pc, #152]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004df2:	695b      	ldr	r3, [r3, #20]
 8004df4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004df8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	6892      	ldr	r2, [r2, #8]
 8004e00:	0211      	lsls	r1, r2, #8
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	68d2      	ldr	r2, [r2, #12]
 8004e06:	0912      	lsrs	r2, r2, #4
 8004e08:	0452      	lsls	r2, r2, #17
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	491f      	ldr	r1, [pc, #124]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	614b      	str	r3, [r1, #20]
 8004e12:	e011      	b.n	8004e38 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e14:	4b1d      	ldr	r3, [pc, #116]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e16:	695b      	ldr	r3, [r3, #20]
 8004e18:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004e1c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	6892      	ldr	r2, [r2, #8]
 8004e24:	0211      	lsls	r1, r2, #8
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	6912      	ldr	r2, [r2, #16]
 8004e2a:	0852      	lsrs	r2, r2, #1
 8004e2c:	3a01      	subs	r2, #1
 8004e2e:	0652      	lsls	r2, r2, #25
 8004e30:	430a      	orrs	r2, r1
 8004e32:	4916      	ldr	r1, [pc, #88]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e34:	4313      	orrs	r3, r2
 8004e36:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004e38:	4b14      	ldr	r3, [pc, #80]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a13      	ldr	r2, [pc, #76]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e42:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e44:	f7fd fa30 	bl	80022a8 <HAL_GetTick>
 8004e48:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e4a:	e009      	b.n	8004e60 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e4c:	f7fd fa2c 	bl	80022a8 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d902      	bls.n	8004e60 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	73fb      	strb	r3, [r7, #15]
          break;
 8004e5e:	e005      	b.n	8004e6c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e60:	4b0a      	ldr	r3, [pc, #40]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0ef      	beq.n	8004e4c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004e6c:	7bfb      	ldrb	r3, [r7, #15]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d106      	bne.n	8004e80 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004e72:	4b06      	ldr	r3, [pc, #24]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e74:	695a      	ldr	r2, [r3, #20]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	4904      	ldr	r1, [pc, #16]	; (8004e8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3710      	adds	r7, #16
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	40021000 	.word	0x40021000

08004e90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e049      	b.n	8004f36 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d106      	bne.n	8004ebc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7fd f83c 	bl	8001f34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	3304      	adds	r3, #4
 8004ecc:	4619      	mov	r1, r3
 8004ece:	4610      	mov	r0, r2
 8004ed0:	f000 f968 	bl	80051a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3708      	adds	r7, #8
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
	...

08004f40 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b085      	sub	sp, #20
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d001      	beq.n	8004f58 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e047      	b.n	8004fe8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2202      	movs	r2, #2
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a23      	ldr	r2, [pc, #140]	; (8004ff4 <HAL_TIM_Base_Start+0xb4>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d01d      	beq.n	8004fa6 <HAL_TIM_Base_Start+0x66>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f72:	d018      	beq.n	8004fa6 <HAL_TIM_Base_Start+0x66>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a1f      	ldr	r2, [pc, #124]	; (8004ff8 <HAL_TIM_Base_Start+0xb8>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d013      	beq.n	8004fa6 <HAL_TIM_Base_Start+0x66>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a1e      	ldr	r2, [pc, #120]	; (8004ffc <HAL_TIM_Base_Start+0xbc>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d00e      	beq.n	8004fa6 <HAL_TIM_Base_Start+0x66>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a1c      	ldr	r2, [pc, #112]	; (8005000 <HAL_TIM_Base_Start+0xc0>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d009      	beq.n	8004fa6 <HAL_TIM_Base_Start+0x66>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a1b      	ldr	r2, [pc, #108]	; (8005004 <HAL_TIM_Base_Start+0xc4>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d004      	beq.n	8004fa6 <HAL_TIM_Base_Start+0x66>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a19      	ldr	r2, [pc, #100]	; (8005008 <HAL_TIM_Base_Start+0xc8>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d115      	bne.n	8004fd2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	689a      	ldr	r2, [r3, #8]
 8004fac:	4b17      	ldr	r3, [pc, #92]	; (800500c <HAL_TIM_Base_Start+0xcc>)
 8004fae:	4013      	ands	r3, r2
 8004fb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2b06      	cmp	r3, #6
 8004fb6:	d015      	beq.n	8004fe4 <HAL_TIM_Base_Start+0xa4>
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fbe:	d011      	beq.n	8004fe4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f042 0201 	orr.w	r2, r2, #1
 8004fce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fd0:	e008      	b.n	8004fe4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f042 0201 	orr.w	r2, r2, #1
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	e000      	b.n	8004fe6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fe4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004fe6:	2300      	movs	r3, #0
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3714      	adds	r7, #20
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr
 8004ff4:	40012c00 	.word	0x40012c00
 8004ff8:	40000400 	.word	0x40000400
 8004ffc:	40000800 	.word	0x40000800
 8005000:	40000c00 	.word	0x40000c00
 8005004:	40013400 	.word	0x40013400
 8005008:	40014000 	.word	0x40014000
 800500c:	00010007 	.word	0x00010007

08005010 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b084      	sub	sp, #16
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800501a:	2300      	movs	r3, #0
 800501c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005024:	2b01      	cmp	r3, #1
 8005026:	d101      	bne.n	800502c <HAL_TIM_ConfigClockSource+0x1c>
 8005028:	2302      	movs	r3, #2
 800502a:	e0b6      	b.n	800519a <HAL_TIM_ConfigClockSource+0x18a>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2202      	movs	r2, #2
 8005038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800504a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800504e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005056:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	68ba      	ldr	r2, [r7, #8]
 800505e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005068:	d03e      	beq.n	80050e8 <HAL_TIM_ConfigClockSource+0xd8>
 800506a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800506e:	f200 8087 	bhi.w	8005180 <HAL_TIM_ConfigClockSource+0x170>
 8005072:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005076:	f000 8086 	beq.w	8005186 <HAL_TIM_ConfigClockSource+0x176>
 800507a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800507e:	d87f      	bhi.n	8005180 <HAL_TIM_ConfigClockSource+0x170>
 8005080:	2b70      	cmp	r3, #112	; 0x70
 8005082:	d01a      	beq.n	80050ba <HAL_TIM_ConfigClockSource+0xaa>
 8005084:	2b70      	cmp	r3, #112	; 0x70
 8005086:	d87b      	bhi.n	8005180 <HAL_TIM_ConfigClockSource+0x170>
 8005088:	2b60      	cmp	r3, #96	; 0x60
 800508a:	d050      	beq.n	800512e <HAL_TIM_ConfigClockSource+0x11e>
 800508c:	2b60      	cmp	r3, #96	; 0x60
 800508e:	d877      	bhi.n	8005180 <HAL_TIM_ConfigClockSource+0x170>
 8005090:	2b50      	cmp	r3, #80	; 0x50
 8005092:	d03c      	beq.n	800510e <HAL_TIM_ConfigClockSource+0xfe>
 8005094:	2b50      	cmp	r3, #80	; 0x50
 8005096:	d873      	bhi.n	8005180 <HAL_TIM_ConfigClockSource+0x170>
 8005098:	2b40      	cmp	r3, #64	; 0x40
 800509a:	d058      	beq.n	800514e <HAL_TIM_ConfigClockSource+0x13e>
 800509c:	2b40      	cmp	r3, #64	; 0x40
 800509e:	d86f      	bhi.n	8005180 <HAL_TIM_ConfigClockSource+0x170>
 80050a0:	2b30      	cmp	r3, #48	; 0x30
 80050a2:	d064      	beq.n	800516e <HAL_TIM_ConfigClockSource+0x15e>
 80050a4:	2b30      	cmp	r3, #48	; 0x30
 80050a6:	d86b      	bhi.n	8005180 <HAL_TIM_ConfigClockSource+0x170>
 80050a8:	2b20      	cmp	r3, #32
 80050aa:	d060      	beq.n	800516e <HAL_TIM_ConfigClockSource+0x15e>
 80050ac:	2b20      	cmp	r3, #32
 80050ae:	d867      	bhi.n	8005180 <HAL_TIM_ConfigClockSource+0x170>
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d05c      	beq.n	800516e <HAL_TIM_ConfigClockSource+0x15e>
 80050b4:	2b10      	cmp	r3, #16
 80050b6:	d05a      	beq.n	800516e <HAL_TIM_ConfigClockSource+0x15e>
 80050b8:	e062      	b.n	8005180 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6818      	ldr	r0, [r3, #0]
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	6899      	ldr	r1, [r3, #8]
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	685a      	ldr	r2, [r3, #4]
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	f000 f97f 	bl	80053cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80050dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68ba      	ldr	r2, [r7, #8]
 80050e4:	609a      	str	r2, [r3, #8]
      break;
 80050e6:	e04f      	b.n	8005188 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6818      	ldr	r0, [r3, #0]
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	6899      	ldr	r1, [r3, #8]
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	685a      	ldr	r2, [r3, #4]
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	f000 f968 	bl	80053cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	689a      	ldr	r2, [r3, #8]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800510a:	609a      	str	r2, [r3, #8]
      break;
 800510c:	e03c      	b.n	8005188 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6818      	ldr	r0, [r3, #0]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	6859      	ldr	r1, [r3, #4]
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	461a      	mov	r2, r3
 800511c:	f000 f8dc 	bl	80052d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2150      	movs	r1, #80	; 0x50
 8005126:	4618      	mov	r0, r3
 8005128:	f000 f935 	bl	8005396 <TIM_ITRx_SetConfig>
      break;
 800512c:	e02c      	b.n	8005188 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6818      	ldr	r0, [r3, #0]
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	6859      	ldr	r1, [r3, #4]
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	461a      	mov	r2, r3
 800513c:	f000 f8fb 	bl	8005336 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2160      	movs	r1, #96	; 0x60
 8005146:	4618      	mov	r0, r3
 8005148:	f000 f925 	bl	8005396 <TIM_ITRx_SetConfig>
      break;
 800514c:	e01c      	b.n	8005188 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6818      	ldr	r0, [r3, #0]
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	6859      	ldr	r1, [r3, #4]
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	461a      	mov	r2, r3
 800515c:	f000 f8bc 	bl	80052d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2140      	movs	r1, #64	; 0x40
 8005166:	4618      	mov	r0, r3
 8005168:	f000 f915 	bl	8005396 <TIM_ITRx_SetConfig>
      break;
 800516c:	e00c      	b.n	8005188 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4619      	mov	r1, r3
 8005178:	4610      	mov	r0, r2
 800517a:	f000 f90c 	bl	8005396 <TIM_ITRx_SetConfig>
      break;
 800517e:	e003      	b.n	8005188 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	73fb      	strb	r3, [r7, #15]
      break;
 8005184:	e000      	b.n	8005188 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005186:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005198:	7bfb      	ldrb	r3, [r7, #15]
}
 800519a:	4618      	mov	r0, r3
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
	...

080051a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b085      	sub	sp, #20
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a40      	ldr	r2, [pc, #256]	; (80052b8 <TIM_Base_SetConfig+0x114>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d013      	beq.n	80051e4 <TIM_Base_SetConfig+0x40>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051c2:	d00f      	beq.n	80051e4 <TIM_Base_SetConfig+0x40>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a3d      	ldr	r2, [pc, #244]	; (80052bc <TIM_Base_SetConfig+0x118>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d00b      	beq.n	80051e4 <TIM_Base_SetConfig+0x40>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a3c      	ldr	r2, [pc, #240]	; (80052c0 <TIM_Base_SetConfig+0x11c>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d007      	beq.n	80051e4 <TIM_Base_SetConfig+0x40>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a3b      	ldr	r2, [pc, #236]	; (80052c4 <TIM_Base_SetConfig+0x120>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d003      	beq.n	80051e4 <TIM_Base_SetConfig+0x40>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a3a      	ldr	r2, [pc, #232]	; (80052c8 <TIM_Base_SetConfig+0x124>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d108      	bne.n	80051f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	68fa      	ldr	r2, [r7, #12]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a2f      	ldr	r2, [pc, #188]	; (80052b8 <TIM_Base_SetConfig+0x114>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d01f      	beq.n	800523e <TIM_Base_SetConfig+0x9a>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005204:	d01b      	beq.n	800523e <TIM_Base_SetConfig+0x9a>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a2c      	ldr	r2, [pc, #176]	; (80052bc <TIM_Base_SetConfig+0x118>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d017      	beq.n	800523e <TIM_Base_SetConfig+0x9a>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a2b      	ldr	r2, [pc, #172]	; (80052c0 <TIM_Base_SetConfig+0x11c>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d013      	beq.n	800523e <TIM_Base_SetConfig+0x9a>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a2a      	ldr	r2, [pc, #168]	; (80052c4 <TIM_Base_SetConfig+0x120>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d00f      	beq.n	800523e <TIM_Base_SetConfig+0x9a>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a29      	ldr	r2, [pc, #164]	; (80052c8 <TIM_Base_SetConfig+0x124>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d00b      	beq.n	800523e <TIM_Base_SetConfig+0x9a>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a28      	ldr	r2, [pc, #160]	; (80052cc <TIM_Base_SetConfig+0x128>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d007      	beq.n	800523e <TIM_Base_SetConfig+0x9a>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a27      	ldr	r2, [pc, #156]	; (80052d0 <TIM_Base_SetConfig+0x12c>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d003      	beq.n	800523e <TIM_Base_SetConfig+0x9a>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a26      	ldr	r2, [pc, #152]	; (80052d4 <TIM_Base_SetConfig+0x130>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d108      	bne.n	8005250 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005244:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	4313      	orrs	r3, r2
 800524e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	695b      	ldr	r3, [r3, #20]
 800525a:	4313      	orrs	r3, r2
 800525c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	689a      	ldr	r2, [r3, #8]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a10      	ldr	r2, [pc, #64]	; (80052b8 <TIM_Base_SetConfig+0x114>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d00f      	beq.n	800529c <TIM_Base_SetConfig+0xf8>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a12      	ldr	r2, [pc, #72]	; (80052c8 <TIM_Base_SetConfig+0x124>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d00b      	beq.n	800529c <TIM_Base_SetConfig+0xf8>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a11      	ldr	r2, [pc, #68]	; (80052cc <TIM_Base_SetConfig+0x128>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d007      	beq.n	800529c <TIM_Base_SetConfig+0xf8>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a10      	ldr	r2, [pc, #64]	; (80052d0 <TIM_Base_SetConfig+0x12c>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d003      	beq.n	800529c <TIM_Base_SetConfig+0xf8>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a0f      	ldr	r2, [pc, #60]	; (80052d4 <TIM_Base_SetConfig+0x130>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d103      	bne.n	80052a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	691a      	ldr	r2, [r3, #16]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	615a      	str	r2, [r3, #20]
}
 80052aa:	bf00      	nop
 80052ac:	3714      	adds	r7, #20
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr
 80052b6:	bf00      	nop
 80052b8:	40012c00 	.word	0x40012c00
 80052bc:	40000400 	.word	0x40000400
 80052c0:	40000800 	.word	0x40000800
 80052c4:	40000c00 	.word	0x40000c00
 80052c8:	40013400 	.word	0x40013400
 80052cc:	40014000 	.word	0x40014000
 80052d0:	40014400 	.word	0x40014400
 80052d4:	40014800 	.word	0x40014800

080052d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052d8:	b480      	push	{r7}
 80052da:	b087      	sub	sp, #28
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6a1b      	ldr	r3, [r3, #32]
 80052e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	f023 0201 	bic.w	r2, r3, #1
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	699b      	ldr	r3, [r3, #24]
 80052fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005302:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	011b      	lsls	r3, r3, #4
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	4313      	orrs	r3, r2
 800530c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	f023 030a 	bic.w	r3, r3, #10
 8005314:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	4313      	orrs	r3, r2
 800531c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	621a      	str	r2, [r3, #32]
}
 800532a:	bf00      	nop
 800532c:	371c      	adds	r7, #28
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr

08005336 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005336:	b480      	push	{r7}
 8005338:	b087      	sub	sp, #28
 800533a:	af00      	add	r7, sp, #0
 800533c:	60f8      	str	r0, [r7, #12]
 800533e:	60b9      	str	r1, [r7, #8]
 8005340:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6a1b      	ldr	r3, [r3, #32]
 8005346:	f023 0210 	bic.w	r2, r3, #16
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	699b      	ldr	r3, [r3, #24]
 8005352:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6a1b      	ldr	r3, [r3, #32]
 8005358:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005360:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	031b      	lsls	r3, r3, #12
 8005366:	697a      	ldr	r2, [r7, #20]
 8005368:	4313      	orrs	r3, r2
 800536a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005372:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	011b      	lsls	r3, r3, #4
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	4313      	orrs	r3, r2
 800537c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	697a      	ldr	r2, [r7, #20]
 8005382:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	693a      	ldr	r2, [r7, #16]
 8005388:	621a      	str	r2, [r3, #32]
}
 800538a:	bf00      	nop
 800538c:	371c      	adds	r7, #28
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr

08005396 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005396:	b480      	push	{r7}
 8005398:	b085      	sub	sp, #20
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
 800539e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053ae:	683a      	ldr	r2, [r7, #0]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	f043 0307 	orr.w	r3, r3, #7
 80053b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	609a      	str	r2, [r3, #8]
}
 80053c0:	bf00      	nop
 80053c2:	3714      	adds	r7, #20
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b087      	sub	sp, #28
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
 80053d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80053e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	021a      	lsls	r2, r3, #8
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	431a      	orrs	r2, r3
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	609a      	str	r2, [r3, #8]
}
 8005400:	bf00      	nop
 8005402:	371c      	adds	r7, #28
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800540c:	b480      	push	{r7}
 800540e:	b085      	sub	sp, #20
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800541c:	2b01      	cmp	r3, #1
 800541e:	d101      	bne.n	8005424 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005420:	2302      	movs	r3, #2
 8005422:	e068      	b.n	80054f6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2202      	movs	r2, #2
 8005430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a2e      	ldr	r2, [pc, #184]	; (8005504 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d004      	beq.n	8005458 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a2d      	ldr	r2, [pc, #180]	; (8005508 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d108      	bne.n	800546a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800545e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	4313      	orrs	r3, r2
 8005468:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005470:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	4313      	orrs	r3, r2
 800547a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a1e      	ldr	r2, [pc, #120]	; (8005504 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d01d      	beq.n	80054ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005496:	d018      	beq.n	80054ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a1b      	ldr	r2, [pc, #108]	; (800550c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d013      	beq.n	80054ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a1a      	ldr	r2, [pc, #104]	; (8005510 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d00e      	beq.n	80054ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a18      	ldr	r2, [pc, #96]	; (8005514 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d009      	beq.n	80054ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a13      	ldr	r2, [pc, #76]	; (8005508 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d004      	beq.n	80054ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a14      	ldr	r2, [pc, #80]	; (8005518 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d10c      	bne.n	80054e4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	68ba      	ldr	r2, [r7, #8]
 80054d8:	4313      	orrs	r3, r2
 80054da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3714      	adds	r7, #20
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	40012c00 	.word	0x40012c00
 8005508:	40013400 	.word	0x40013400
 800550c:	40000400 	.word	0x40000400
 8005510:	40000800 	.word	0x40000800
 8005514:	40000c00 	.word	0x40000c00
 8005518:	40014000 	.word	0x40014000

0800551c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e040      	b.n	80055b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005532:	2b00      	cmp	r3, #0
 8005534:	d106      	bne.n	8005544 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f7fc fd76 	bl	8002030 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2224      	movs	r2, #36	; 0x24
 8005548:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f022 0201 	bic.w	r2, r2, #1
 8005558:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 f8c0 	bl	80056e0 <UART_SetConfig>
 8005560:	4603      	mov	r3, r0
 8005562:	2b01      	cmp	r3, #1
 8005564:	d101      	bne.n	800556a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e022      	b.n	80055b0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556e:	2b00      	cmp	r3, #0
 8005570:	d002      	beq.n	8005578 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 fb3e 	bl	8005bf4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	685a      	ldr	r2, [r3, #4]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005586:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	689a      	ldr	r2, [r3, #8]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005596:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f042 0201 	orr.w	r2, r2, #1
 80055a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f000 fbc5 	bl	8005d38 <UART_CheckIdleState>
 80055ae:	4603      	mov	r3, r0
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3708      	adds	r7, #8
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b08a      	sub	sp, #40	; 0x28
 80055bc:	af02      	add	r7, sp, #8
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	603b      	str	r3, [r7, #0]
 80055c4:	4613      	mov	r3, r2
 80055c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055cc:	2b20      	cmp	r3, #32
 80055ce:	f040 8082 	bne.w	80056d6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d002      	beq.n	80055de <HAL_UART_Transmit+0x26>
 80055d8:	88fb      	ldrh	r3, [r7, #6]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e07a      	b.n	80056d8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d101      	bne.n	80055f0 <HAL_UART_Transmit+0x38>
 80055ec:	2302      	movs	r3, #2
 80055ee:	e073      	b.n	80056d8 <HAL_UART_Transmit+0x120>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2221      	movs	r2, #33	; 0x21
 8005604:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005606:	f7fc fe4f 	bl	80022a8 <HAL_GetTick>
 800560a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	88fa      	ldrh	r2, [r7, #6]
 8005610:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	88fa      	ldrh	r2, [r7, #6]
 8005618:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005624:	d108      	bne.n	8005638 <HAL_UART_Transmit+0x80>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d104      	bne.n	8005638 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800562e:	2300      	movs	r3, #0
 8005630:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	61bb      	str	r3, [r7, #24]
 8005636:	e003      	b.n	8005640 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800563c:	2300      	movs	r3, #0
 800563e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005648:	e02d      	b.n	80056a6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	2200      	movs	r2, #0
 8005652:	2180      	movs	r1, #128	; 0x80
 8005654:	68f8      	ldr	r0, [r7, #12]
 8005656:	f000 fbb8 	bl	8005dca <UART_WaitOnFlagUntilTimeout>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d001      	beq.n	8005664 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e039      	b.n	80056d8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10b      	bne.n	8005682 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	881a      	ldrh	r2, [r3, #0]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005676:	b292      	uxth	r2, r2
 8005678:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	3302      	adds	r3, #2
 800567e:	61bb      	str	r3, [r7, #24]
 8005680:	e008      	b.n	8005694 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	781a      	ldrb	r2, [r3, #0]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	b292      	uxth	r2, r2
 800568c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	3301      	adds	r3, #1
 8005692:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800569a:	b29b      	uxth	r3, r3
 800569c:	3b01      	subs	r3, #1
 800569e:	b29a      	uxth	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1cb      	bne.n	800564a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	9300      	str	r3, [sp, #0]
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	2200      	movs	r2, #0
 80056ba:	2140      	movs	r1, #64	; 0x40
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 fb84 	bl	8005dca <UART_WaitOnFlagUntilTimeout>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d001      	beq.n	80056cc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80056c8:	2303      	movs	r3, #3
 80056ca:	e005      	b.n	80056d8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2220      	movs	r2, #32
 80056d0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80056d2:	2300      	movs	r3, #0
 80056d4:	e000      	b.n	80056d8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80056d6:	2302      	movs	r3, #2
  }
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3720      	adds	r7, #32
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056e0:	b5b0      	push	{r4, r5, r7, lr}
 80056e2:	b088      	sub	sp, #32
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056e8:	2300      	movs	r3, #0
 80056ea:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	689a      	ldr	r2, [r3, #8]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	691b      	ldr	r3, [r3, #16]
 80056f4:	431a      	orrs	r2, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	4313      	orrs	r3, r2
 8005702:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	4bad      	ldr	r3, [pc, #692]	; (80059c0 <UART_SetConfig+0x2e0>)
 800570c:	4013      	ands	r3, r2
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	6812      	ldr	r2, [r2, #0]
 8005712:	69f9      	ldr	r1, [r7, #28]
 8005714:	430b      	orrs	r3, r1
 8005716:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68da      	ldr	r2, [r3, #12]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	430a      	orrs	r2, r1
 800572c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	699b      	ldr	r3, [r3, #24]
 8005732:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4aa2      	ldr	r2, [pc, #648]	; (80059c4 <UART_SetConfig+0x2e4>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d004      	beq.n	8005748 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	69fa      	ldr	r2, [r7, #28]
 8005744:	4313      	orrs	r3, r2
 8005746:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	69fa      	ldr	r2, [r7, #28]
 8005758:	430a      	orrs	r2, r1
 800575a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a99      	ldr	r2, [pc, #612]	; (80059c8 <UART_SetConfig+0x2e8>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d121      	bne.n	80057aa <UART_SetConfig+0xca>
 8005766:	4b99      	ldr	r3, [pc, #612]	; (80059cc <UART_SetConfig+0x2ec>)
 8005768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800576c:	f003 0303 	and.w	r3, r3, #3
 8005770:	2b03      	cmp	r3, #3
 8005772:	d817      	bhi.n	80057a4 <UART_SetConfig+0xc4>
 8005774:	a201      	add	r2, pc, #4	; (adr r2, 800577c <UART_SetConfig+0x9c>)
 8005776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800577a:	bf00      	nop
 800577c:	0800578d 	.word	0x0800578d
 8005780:	08005799 	.word	0x08005799
 8005784:	08005793 	.word	0x08005793
 8005788:	0800579f 	.word	0x0800579f
 800578c:	2301      	movs	r3, #1
 800578e:	76fb      	strb	r3, [r7, #27]
 8005790:	e0e7      	b.n	8005962 <UART_SetConfig+0x282>
 8005792:	2302      	movs	r3, #2
 8005794:	76fb      	strb	r3, [r7, #27]
 8005796:	e0e4      	b.n	8005962 <UART_SetConfig+0x282>
 8005798:	2304      	movs	r3, #4
 800579a:	76fb      	strb	r3, [r7, #27]
 800579c:	e0e1      	b.n	8005962 <UART_SetConfig+0x282>
 800579e:	2308      	movs	r3, #8
 80057a0:	76fb      	strb	r3, [r7, #27]
 80057a2:	e0de      	b.n	8005962 <UART_SetConfig+0x282>
 80057a4:	2310      	movs	r3, #16
 80057a6:	76fb      	strb	r3, [r7, #27]
 80057a8:	e0db      	b.n	8005962 <UART_SetConfig+0x282>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a88      	ldr	r2, [pc, #544]	; (80059d0 <UART_SetConfig+0x2f0>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d132      	bne.n	800581a <UART_SetConfig+0x13a>
 80057b4:	4b85      	ldr	r3, [pc, #532]	; (80059cc <UART_SetConfig+0x2ec>)
 80057b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057ba:	f003 030c 	and.w	r3, r3, #12
 80057be:	2b0c      	cmp	r3, #12
 80057c0:	d828      	bhi.n	8005814 <UART_SetConfig+0x134>
 80057c2:	a201      	add	r2, pc, #4	; (adr r2, 80057c8 <UART_SetConfig+0xe8>)
 80057c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c8:	080057fd 	.word	0x080057fd
 80057cc:	08005815 	.word	0x08005815
 80057d0:	08005815 	.word	0x08005815
 80057d4:	08005815 	.word	0x08005815
 80057d8:	08005809 	.word	0x08005809
 80057dc:	08005815 	.word	0x08005815
 80057e0:	08005815 	.word	0x08005815
 80057e4:	08005815 	.word	0x08005815
 80057e8:	08005803 	.word	0x08005803
 80057ec:	08005815 	.word	0x08005815
 80057f0:	08005815 	.word	0x08005815
 80057f4:	08005815 	.word	0x08005815
 80057f8:	0800580f 	.word	0x0800580f
 80057fc:	2300      	movs	r3, #0
 80057fe:	76fb      	strb	r3, [r7, #27]
 8005800:	e0af      	b.n	8005962 <UART_SetConfig+0x282>
 8005802:	2302      	movs	r3, #2
 8005804:	76fb      	strb	r3, [r7, #27]
 8005806:	e0ac      	b.n	8005962 <UART_SetConfig+0x282>
 8005808:	2304      	movs	r3, #4
 800580a:	76fb      	strb	r3, [r7, #27]
 800580c:	e0a9      	b.n	8005962 <UART_SetConfig+0x282>
 800580e:	2308      	movs	r3, #8
 8005810:	76fb      	strb	r3, [r7, #27]
 8005812:	e0a6      	b.n	8005962 <UART_SetConfig+0x282>
 8005814:	2310      	movs	r3, #16
 8005816:	76fb      	strb	r3, [r7, #27]
 8005818:	e0a3      	b.n	8005962 <UART_SetConfig+0x282>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a6d      	ldr	r2, [pc, #436]	; (80059d4 <UART_SetConfig+0x2f4>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d120      	bne.n	8005866 <UART_SetConfig+0x186>
 8005824:	4b69      	ldr	r3, [pc, #420]	; (80059cc <UART_SetConfig+0x2ec>)
 8005826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800582a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800582e:	2b30      	cmp	r3, #48	; 0x30
 8005830:	d013      	beq.n	800585a <UART_SetConfig+0x17a>
 8005832:	2b30      	cmp	r3, #48	; 0x30
 8005834:	d814      	bhi.n	8005860 <UART_SetConfig+0x180>
 8005836:	2b20      	cmp	r3, #32
 8005838:	d009      	beq.n	800584e <UART_SetConfig+0x16e>
 800583a:	2b20      	cmp	r3, #32
 800583c:	d810      	bhi.n	8005860 <UART_SetConfig+0x180>
 800583e:	2b00      	cmp	r3, #0
 8005840:	d002      	beq.n	8005848 <UART_SetConfig+0x168>
 8005842:	2b10      	cmp	r3, #16
 8005844:	d006      	beq.n	8005854 <UART_SetConfig+0x174>
 8005846:	e00b      	b.n	8005860 <UART_SetConfig+0x180>
 8005848:	2300      	movs	r3, #0
 800584a:	76fb      	strb	r3, [r7, #27]
 800584c:	e089      	b.n	8005962 <UART_SetConfig+0x282>
 800584e:	2302      	movs	r3, #2
 8005850:	76fb      	strb	r3, [r7, #27]
 8005852:	e086      	b.n	8005962 <UART_SetConfig+0x282>
 8005854:	2304      	movs	r3, #4
 8005856:	76fb      	strb	r3, [r7, #27]
 8005858:	e083      	b.n	8005962 <UART_SetConfig+0x282>
 800585a:	2308      	movs	r3, #8
 800585c:	76fb      	strb	r3, [r7, #27]
 800585e:	e080      	b.n	8005962 <UART_SetConfig+0x282>
 8005860:	2310      	movs	r3, #16
 8005862:	76fb      	strb	r3, [r7, #27]
 8005864:	e07d      	b.n	8005962 <UART_SetConfig+0x282>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a5b      	ldr	r2, [pc, #364]	; (80059d8 <UART_SetConfig+0x2f8>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d120      	bne.n	80058b2 <UART_SetConfig+0x1d2>
 8005870:	4b56      	ldr	r3, [pc, #344]	; (80059cc <UART_SetConfig+0x2ec>)
 8005872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005876:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800587a:	2bc0      	cmp	r3, #192	; 0xc0
 800587c:	d013      	beq.n	80058a6 <UART_SetConfig+0x1c6>
 800587e:	2bc0      	cmp	r3, #192	; 0xc0
 8005880:	d814      	bhi.n	80058ac <UART_SetConfig+0x1cc>
 8005882:	2b80      	cmp	r3, #128	; 0x80
 8005884:	d009      	beq.n	800589a <UART_SetConfig+0x1ba>
 8005886:	2b80      	cmp	r3, #128	; 0x80
 8005888:	d810      	bhi.n	80058ac <UART_SetConfig+0x1cc>
 800588a:	2b00      	cmp	r3, #0
 800588c:	d002      	beq.n	8005894 <UART_SetConfig+0x1b4>
 800588e:	2b40      	cmp	r3, #64	; 0x40
 8005890:	d006      	beq.n	80058a0 <UART_SetConfig+0x1c0>
 8005892:	e00b      	b.n	80058ac <UART_SetConfig+0x1cc>
 8005894:	2300      	movs	r3, #0
 8005896:	76fb      	strb	r3, [r7, #27]
 8005898:	e063      	b.n	8005962 <UART_SetConfig+0x282>
 800589a:	2302      	movs	r3, #2
 800589c:	76fb      	strb	r3, [r7, #27]
 800589e:	e060      	b.n	8005962 <UART_SetConfig+0x282>
 80058a0:	2304      	movs	r3, #4
 80058a2:	76fb      	strb	r3, [r7, #27]
 80058a4:	e05d      	b.n	8005962 <UART_SetConfig+0x282>
 80058a6:	2308      	movs	r3, #8
 80058a8:	76fb      	strb	r3, [r7, #27]
 80058aa:	e05a      	b.n	8005962 <UART_SetConfig+0x282>
 80058ac:	2310      	movs	r3, #16
 80058ae:	76fb      	strb	r3, [r7, #27]
 80058b0:	e057      	b.n	8005962 <UART_SetConfig+0x282>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a49      	ldr	r2, [pc, #292]	; (80059dc <UART_SetConfig+0x2fc>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d125      	bne.n	8005908 <UART_SetConfig+0x228>
 80058bc:	4b43      	ldr	r3, [pc, #268]	; (80059cc <UART_SetConfig+0x2ec>)
 80058be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058ca:	d017      	beq.n	80058fc <UART_SetConfig+0x21c>
 80058cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058d0:	d817      	bhi.n	8005902 <UART_SetConfig+0x222>
 80058d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058d6:	d00b      	beq.n	80058f0 <UART_SetConfig+0x210>
 80058d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058dc:	d811      	bhi.n	8005902 <UART_SetConfig+0x222>
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d003      	beq.n	80058ea <UART_SetConfig+0x20a>
 80058e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058e6:	d006      	beq.n	80058f6 <UART_SetConfig+0x216>
 80058e8:	e00b      	b.n	8005902 <UART_SetConfig+0x222>
 80058ea:	2300      	movs	r3, #0
 80058ec:	76fb      	strb	r3, [r7, #27]
 80058ee:	e038      	b.n	8005962 <UART_SetConfig+0x282>
 80058f0:	2302      	movs	r3, #2
 80058f2:	76fb      	strb	r3, [r7, #27]
 80058f4:	e035      	b.n	8005962 <UART_SetConfig+0x282>
 80058f6:	2304      	movs	r3, #4
 80058f8:	76fb      	strb	r3, [r7, #27]
 80058fa:	e032      	b.n	8005962 <UART_SetConfig+0x282>
 80058fc:	2308      	movs	r3, #8
 80058fe:	76fb      	strb	r3, [r7, #27]
 8005900:	e02f      	b.n	8005962 <UART_SetConfig+0x282>
 8005902:	2310      	movs	r3, #16
 8005904:	76fb      	strb	r3, [r7, #27]
 8005906:	e02c      	b.n	8005962 <UART_SetConfig+0x282>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a2d      	ldr	r2, [pc, #180]	; (80059c4 <UART_SetConfig+0x2e4>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d125      	bne.n	800595e <UART_SetConfig+0x27e>
 8005912:	4b2e      	ldr	r3, [pc, #184]	; (80059cc <UART_SetConfig+0x2ec>)
 8005914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005918:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800591c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005920:	d017      	beq.n	8005952 <UART_SetConfig+0x272>
 8005922:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005926:	d817      	bhi.n	8005958 <UART_SetConfig+0x278>
 8005928:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800592c:	d00b      	beq.n	8005946 <UART_SetConfig+0x266>
 800592e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005932:	d811      	bhi.n	8005958 <UART_SetConfig+0x278>
 8005934:	2b00      	cmp	r3, #0
 8005936:	d003      	beq.n	8005940 <UART_SetConfig+0x260>
 8005938:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800593c:	d006      	beq.n	800594c <UART_SetConfig+0x26c>
 800593e:	e00b      	b.n	8005958 <UART_SetConfig+0x278>
 8005940:	2300      	movs	r3, #0
 8005942:	76fb      	strb	r3, [r7, #27]
 8005944:	e00d      	b.n	8005962 <UART_SetConfig+0x282>
 8005946:	2302      	movs	r3, #2
 8005948:	76fb      	strb	r3, [r7, #27]
 800594a:	e00a      	b.n	8005962 <UART_SetConfig+0x282>
 800594c:	2304      	movs	r3, #4
 800594e:	76fb      	strb	r3, [r7, #27]
 8005950:	e007      	b.n	8005962 <UART_SetConfig+0x282>
 8005952:	2308      	movs	r3, #8
 8005954:	76fb      	strb	r3, [r7, #27]
 8005956:	e004      	b.n	8005962 <UART_SetConfig+0x282>
 8005958:	2310      	movs	r3, #16
 800595a:	76fb      	strb	r3, [r7, #27]
 800595c:	e001      	b.n	8005962 <UART_SetConfig+0x282>
 800595e:	2310      	movs	r3, #16
 8005960:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a17      	ldr	r2, [pc, #92]	; (80059c4 <UART_SetConfig+0x2e4>)
 8005968:	4293      	cmp	r3, r2
 800596a:	f040 8087 	bne.w	8005a7c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800596e:	7efb      	ldrb	r3, [r7, #27]
 8005970:	2b08      	cmp	r3, #8
 8005972:	d837      	bhi.n	80059e4 <UART_SetConfig+0x304>
 8005974:	a201      	add	r2, pc, #4	; (adr r2, 800597c <UART_SetConfig+0x29c>)
 8005976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800597a:	bf00      	nop
 800597c:	080059a1 	.word	0x080059a1
 8005980:	080059e5 	.word	0x080059e5
 8005984:	080059a9 	.word	0x080059a9
 8005988:	080059e5 	.word	0x080059e5
 800598c:	080059af 	.word	0x080059af
 8005990:	080059e5 	.word	0x080059e5
 8005994:	080059e5 	.word	0x080059e5
 8005998:	080059e5 	.word	0x080059e5
 800599c:	080059b7 	.word	0x080059b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059a0:	f7fe fd2e 	bl	8004400 <HAL_RCC_GetPCLK1Freq>
 80059a4:	6178      	str	r0, [r7, #20]
        break;
 80059a6:	e022      	b.n	80059ee <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059a8:	4b0d      	ldr	r3, [pc, #52]	; (80059e0 <UART_SetConfig+0x300>)
 80059aa:	617b      	str	r3, [r7, #20]
        break;
 80059ac:	e01f      	b.n	80059ee <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059ae:	f7fe fc8f 	bl	80042d0 <HAL_RCC_GetSysClockFreq>
 80059b2:	6178      	str	r0, [r7, #20]
        break;
 80059b4:	e01b      	b.n	80059ee <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059ba:	617b      	str	r3, [r7, #20]
        break;
 80059bc:	e017      	b.n	80059ee <UART_SetConfig+0x30e>
 80059be:	bf00      	nop
 80059c0:	efff69f3 	.word	0xefff69f3
 80059c4:	40008000 	.word	0x40008000
 80059c8:	40013800 	.word	0x40013800
 80059cc:	40021000 	.word	0x40021000
 80059d0:	40004400 	.word	0x40004400
 80059d4:	40004800 	.word	0x40004800
 80059d8:	40004c00 	.word	0x40004c00
 80059dc:	40005000 	.word	0x40005000
 80059e0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80059e4:	2300      	movs	r3, #0
 80059e6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	76bb      	strb	r3, [r7, #26]
        break;
 80059ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	f000 80f1 	beq.w	8005bd8 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	685a      	ldr	r2, [r3, #4]
 80059fa:	4613      	mov	r3, r2
 80059fc:	005b      	lsls	r3, r3, #1
 80059fe:	4413      	add	r3, r2
 8005a00:	697a      	ldr	r2, [r7, #20]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d305      	bcc.n	8005a12 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a0c:	697a      	ldr	r2, [r7, #20]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d902      	bls.n	8005a18 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	76bb      	strb	r3, [r7, #26]
 8005a16:	e0df      	b.n	8005bd8 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f04f 0100 	mov.w	r1, #0
 8005a20:	f04f 0200 	mov.w	r2, #0
 8005a24:	f04f 0300 	mov.w	r3, #0
 8005a28:	020b      	lsls	r3, r1, #8
 8005a2a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005a2e:	0202      	lsls	r2, r0, #8
 8005a30:	6879      	ldr	r1, [r7, #4]
 8005a32:	6849      	ldr	r1, [r1, #4]
 8005a34:	0849      	lsrs	r1, r1, #1
 8005a36:	4608      	mov	r0, r1
 8005a38:	f04f 0100 	mov.w	r1, #0
 8005a3c:	1814      	adds	r4, r2, r0
 8005a3e:	eb43 0501 	adc.w	r5, r3, r1
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	461a      	mov	r2, r3
 8005a48:	f04f 0300 	mov.w	r3, #0
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	4629      	mov	r1, r5
 8005a50:	f7fb f91a 	bl	8000c88 <__aeabi_uldivmod>
 8005a54:	4602      	mov	r2, r0
 8005a56:	460b      	mov	r3, r1
 8005a58:	4613      	mov	r3, r2
 8005a5a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a62:	d308      	bcc.n	8005a76 <UART_SetConfig+0x396>
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a6a:	d204      	bcs.n	8005a76 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	60da      	str	r2, [r3, #12]
 8005a74:	e0b0      	b.n	8005bd8 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	76bb      	strb	r3, [r7, #26]
 8005a7a:	e0ad      	b.n	8005bd8 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	69db      	ldr	r3, [r3, #28]
 8005a80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a84:	d15b      	bne.n	8005b3e <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8005a86:	7efb      	ldrb	r3, [r7, #27]
 8005a88:	2b08      	cmp	r3, #8
 8005a8a:	d828      	bhi.n	8005ade <UART_SetConfig+0x3fe>
 8005a8c:	a201      	add	r2, pc, #4	; (adr r2, 8005a94 <UART_SetConfig+0x3b4>)
 8005a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a92:	bf00      	nop
 8005a94:	08005ab9 	.word	0x08005ab9
 8005a98:	08005ac1 	.word	0x08005ac1
 8005a9c:	08005ac9 	.word	0x08005ac9
 8005aa0:	08005adf 	.word	0x08005adf
 8005aa4:	08005acf 	.word	0x08005acf
 8005aa8:	08005adf 	.word	0x08005adf
 8005aac:	08005adf 	.word	0x08005adf
 8005ab0:	08005adf 	.word	0x08005adf
 8005ab4:	08005ad7 	.word	0x08005ad7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ab8:	f7fe fca2 	bl	8004400 <HAL_RCC_GetPCLK1Freq>
 8005abc:	6178      	str	r0, [r7, #20]
        break;
 8005abe:	e013      	b.n	8005ae8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ac0:	f7fe fcb4 	bl	800442c <HAL_RCC_GetPCLK2Freq>
 8005ac4:	6178      	str	r0, [r7, #20]
        break;
 8005ac6:	e00f      	b.n	8005ae8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ac8:	4b49      	ldr	r3, [pc, #292]	; (8005bf0 <UART_SetConfig+0x510>)
 8005aca:	617b      	str	r3, [r7, #20]
        break;
 8005acc:	e00c      	b.n	8005ae8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ace:	f7fe fbff 	bl	80042d0 <HAL_RCC_GetSysClockFreq>
 8005ad2:	6178      	str	r0, [r7, #20]
        break;
 8005ad4:	e008      	b.n	8005ae8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ad6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ada:	617b      	str	r3, [r7, #20]
        break;
 8005adc:	e004      	b.n	8005ae8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	76bb      	strb	r3, [r7, #26]
        break;
 8005ae6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d074      	beq.n	8005bd8 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	005a      	lsls	r2, r3, #1
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	085b      	lsrs	r3, r3, #1
 8005af8:	441a      	add	r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b02:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	2b0f      	cmp	r3, #15
 8005b08:	d916      	bls.n	8005b38 <UART_SetConfig+0x458>
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b10:	d212      	bcs.n	8005b38 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	f023 030f 	bic.w	r3, r3, #15
 8005b1a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	085b      	lsrs	r3, r3, #1
 8005b20:	b29b      	uxth	r3, r3
 8005b22:	f003 0307 	and.w	r3, r3, #7
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	89fb      	ldrh	r3, [r7, #14]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	89fa      	ldrh	r2, [r7, #14]
 8005b34:	60da      	str	r2, [r3, #12]
 8005b36:	e04f      	b.n	8005bd8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	76bb      	strb	r3, [r7, #26]
 8005b3c:	e04c      	b.n	8005bd8 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b3e:	7efb      	ldrb	r3, [r7, #27]
 8005b40:	2b08      	cmp	r3, #8
 8005b42:	d828      	bhi.n	8005b96 <UART_SetConfig+0x4b6>
 8005b44:	a201      	add	r2, pc, #4	; (adr r2, 8005b4c <UART_SetConfig+0x46c>)
 8005b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b4a:	bf00      	nop
 8005b4c:	08005b71 	.word	0x08005b71
 8005b50:	08005b79 	.word	0x08005b79
 8005b54:	08005b81 	.word	0x08005b81
 8005b58:	08005b97 	.word	0x08005b97
 8005b5c:	08005b87 	.word	0x08005b87
 8005b60:	08005b97 	.word	0x08005b97
 8005b64:	08005b97 	.word	0x08005b97
 8005b68:	08005b97 	.word	0x08005b97
 8005b6c:	08005b8f 	.word	0x08005b8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b70:	f7fe fc46 	bl	8004400 <HAL_RCC_GetPCLK1Freq>
 8005b74:	6178      	str	r0, [r7, #20]
        break;
 8005b76:	e013      	b.n	8005ba0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b78:	f7fe fc58 	bl	800442c <HAL_RCC_GetPCLK2Freq>
 8005b7c:	6178      	str	r0, [r7, #20]
        break;
 8005b7e:	e00f      	b.n	8005ba0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b80:	4b1b      	ldr	r3, [pc, #108]	; (8005bf0 <UART_SetConfig+0x510>)
 8005b82:	617b      	str	r3, [r7, #20]
        break;
 8005b84:	e00c      	b.n	8005ba0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b86:	f7fe fba3 	bl	80042d0 <HAL_RCC_GetSysClockFreq>
 8005b8a:	6178      	str	r0, [r7, #20]
        break;
 8005b8c:	e008      	b.n	8005ba0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b92:	617b      	str	r3, [r7, #20]
        break;
 8005b94:	e004      	b.n	8005ba0 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8005b96:	2300      	movs	r3, #0
 8005b98:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	76bb      	strb	r3, [r7, #26]
        break;
 8005b9e:	bf00      	nop
    }

    if (pclk != 0U)
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d018      	beq.n	8005bd8 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	085a      	lsrs	r2, r3, #1
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	441a      	add	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bb8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	2b0f      	cmp	r3, #15
 8005bbe:	d909      	bls.n	8005bd4 <UART_SetConfig+0x4f4>
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bc6:	d205      	bcs.n	8005bd4 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	60da      	str	r2, [r3, #12]
 8005bd2:	e001      	b.n	8005bd8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005be4:	7ebb      	ldrb	r3, [r7, #26]
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3720      	adds	r7, #32
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bdb0      	pop	{r4, r5, r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	00f42400 	.word	0x00f42400

08005bf4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c00:	f003 0301 	and.w	r3, r3, #1
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d00a      	beq.n	8005c1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c22:	f003 0302 	and.w	r3, r3, #2
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00a      	beq.n	8005c40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c44:	f003 0304 	and.w	r3, r3, #4
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d00a      	beq.n	8005c62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	430a      	orrs	r2, r1
 8005c60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c66:	f003 0308 	and.w	r3, r3, #8
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00a      	beq.n	8005c84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	430a      	orrs	r2, r1
 8005c82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c88:	f003 0310 	and.w	r3, r3, #16
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d00a      	beq.n	8005ca6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005caa:	f003 0320 	and.w	r3, r3, #32
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00a      	beq.n	8005cc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d01a      	beq.n	8005d0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cf2:	d10a      	bne.n	8005d0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	430a      	orrs	r2, r1
 8005d08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d00a      	beq.n	8005d2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	430a      	orrs	r2, r1
 8005d2a:	605a      	str	r2, [r3, #4]
  }
}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b086      	sub	sp, #24
 8005d3c:	af02      	add	r7, sp, #8
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d48:	f7fc faae 	bl	80022a8 <HAL_GetTick>
 8005d4c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 0308 	and.w	r3, r3, #8
 8005d58:	2b08      	cmp	r3, #8
 8005d5a:	d10e      	bne.n	8005d7a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d5c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d60:	9300      	str	r3, [sp, #0]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2200      	movs	r2, #0
 8005d66:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 f82d 	bl	8005dca <UART_WaitOnFlagUntilTimeout>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d001      	beq.n	8005d7a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e023      	b.n	8005dc2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0304 	and.w	r3, r3, #4
 8005d84:	2b04      	cmp	r3, #4
 8005d86:	d10e      	bne.n	8005da6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d88:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 f817 	bl	8005dca <UART_WaitOnFlagUntilTimeout>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d001      	beq.n	8005da6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e00d      	b.n	8005dc2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2220      	movs	r2, #32
 8005daa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2220      	movs	r2, #32
 8005db0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3710      	adds	r7, #16
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}

08005dca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005dca:	b580      	push	{r7, lr}
 8005dcc:	b09c      	sub	sp, #112	; 0x70
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	60f8      	str	r0, [r7, #12]
 8005dd2:	60b9      	str	r1, [r7, #8]
 8005dd4:	603b      	str	r3, [r7, #0]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dda:	e0a5      	b.n	8005f28 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ddc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de2:	f000 80a1 	beq.w	8005f28 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005de6:	f7fc fa5f 	bl	80022a8 <HAL_GetTick>
 8005dea:	4602      	mov	r2, r0
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d302      	bcc.n	8005dfc <UART_WaitOnFlagUntilTimeout+0x32>
 8005df6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d13e      	bne.n	8005e7a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e04:	e853 3f00 	ldrex	r3, [r3]
 8005e08:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005e0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e0c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005e10:	667b      	str	r3, [r7, #100]	; 0x64
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	461a      	mov	r2, r3
 8005e18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005e1c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005e20:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005e22:	e841 2300 	strex	r3, r2, [r1]
 8005e26:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005e28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d1e6      	bne.n	8005dfc <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	3308      	adds	r3, #8
 8005e34:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e38:	e853 3f00 	ldrex	r3, [r3]
 8005e3c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e40:	f023 0301 	bic.w	r3, r3, #1
 8005e44:	663b      	str	r3, [r7, #96]	; 0x60
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	3308      	adds	r3, #8
 8005e4c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005e4e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005e50:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e52:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005e54:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e56:	e841 2300 	strex	r3, r2, [r1]
 8005e5a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005e5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1e5      	bne.n	8005e2e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2220      	movs	r2, #32
 8005e66:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2220      	movs	r2, #32
 8005e6c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	e067      	b.n	8005f4a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0304 	and.w	r3, r3, #4
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d04f      	beq.n	8005f28 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	69db      	ldr	r3, [r3, #28]
 8005e8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e96:	d147      	bne.n	8005f28 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ea0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eaa:	e853 3f00 	ldrex	r3, [r3]
 8005eae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005eb6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ec0:	637b      	str	r3, [r7, #52]	; 0x34
 8005ec2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ec6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ec8:	e841 2300 	strex	r3, r2, [r1]
 8005ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d1e6      	bne.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	3308      	adds	r3, #8
 8005eda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	e853 3f00 	ldrex	r3, [r3]
 8005ee2:	613b      	str	r3, [r7, #16]
   return(result);
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	f023 0301 	bic.w	r3, r3, #1
 8005eea:	66bb      	str	r3, [r7, #104]	; 0x68
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	3308      	adds	r3, #8
 8005ef2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005ef4:	623a      	str	r2, [r7, #32]
 8005ef6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef8:	69f9      	ldr	r1, [r7, #28]
 8005efa:	6a3a      	ldr	r2, [r7, #32]
 8005efc:	e841 2300 	strex	r3, r2, [r1]
 8005f00:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f02:	69bb      	ldr	r3, [r7, #24]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d1e5      	bne.n	8005ed4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2220      	movs	r2, #32
 8005f12:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2220      	movs	r2, #32
 8005f18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	e010      	b.n	8005f4a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	69da      	ldr	r2, [r3, #28]
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	4013      	ands	r3, r2
 8005f32:	68ba      	ldr	r2, [r7, #8]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	bf0c      	ite	eq
 8005f38:	2301      	moveq	r3, #1
 8005f3a:	2300      	movne	r3, #0
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	461a      	mov	r2, r3
 8005f40:	79fb      	ldrb	r3, [r7, #7]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	f43f af4a 	beq.w	8005ddc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3770      	adds	r7, #112	; 0x70
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
	...

08005f54 <__errno>:
 8005f54:	4b01      	ldr	r3, [pc, #4]	; (8005f5c <__errno+0x8>)
 8005f56:	6818      	ldr	r0, [r3, #0]
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	2000000c 	.word	0x2000000c

08005f60 <__libc_init_array>:
 8005f60:	b570      	push	{r4, r5, r6, lr}
 8005f62:	4d0d      	ldr	r5, [pc, #52]	; (8005f98 <__libc_init_array+0x38>)
 8005f64:	4c0d      	ldr	r4, [pc, #52]	; (8005f9c <__libc_init_array+0x3c>)
 8005f66:	1b64      	subs	r4, r4, r5
 8005f68:	10a4      	asrs	r4, r4, #2
 8005f6a:	2600      	movs	r6, #0
 8005f6c:	42a6      	cmp	r6, r4
 8005f6e:	d109      	bne.n	8005f84 <__libc_init_array+0x24>
 8005f70:	4d0b      	ldr	r5, [pc, #44]	; (8005fa0 <__libc_init_array+0x40>)
 8005f72:	4c0c      	ldr	r4, [pc, #48]	; (8005fa4 <__libc_init_array+0x44>)
 8005f74:	f004 fc44 	bl	800a800 <_init>
 8005f78:	1b64      	subs	r4, r4, r5
 8005f7a:	10a4      	asrs	r4, r4, #2
 8005f7c:	2600      	movs	r6, #0
 8005f7e:	42a6      	cmp	r6, r4
 8005f80:	d105      	bne.n	8005f8e <__libc_init_array+0x2e>
 8005f82:	bd70      	pop	{r4, r5, r6, pc}
 8005f84:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f88:	4798      	blx	r3
 8005f8a:	3601      	adds	r6, #1
 8005f8c:	e7ee      	b.n	8005f6c <__libc_init_array+0xc>
 8005f8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f92:	4798      	blx	r3
 8005f94:	3601      	adds	r6, #1
 8005f96:	e7f2      	b.n	8005f7e <__libc_init_array+0x1e>
 8005f98:	0800ad5c 	.word	0x0800ad5c
 8005f9c:	0800ad5c 	.word	0x0800ad5c
 8005fa0:	0800ad5c 	.word	0x0800ad5c
 8005fa4:	0800ad60 	.word	0x0800ad60

08005fa8 <memset>:
 8005fa8:	4402      	add	r2, r0
 8005faa:	4603      	mov	r3, r0
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d100      	bne.n	8005fb2 <memset+0xa>
 8005fb0:	4770      	bx	lr
 8005fb2:	f803 1b01 	strb.w	r1, [r3], #1
 8005fb6:	e7f9      	b.n	8005fac <memset+0x4>

08005fb8 <__cvt>:
 8005fb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fbc:	ec55 4b10 	vmov	r4, r5, d0
 8005fc0:	2d00      	cmp	r5, #0
 8005fc2:	460e      	mov	r6, r1
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	462b      	mov	r3, r5
 8005fc8:	bfbb      	ittet	lt
 8005fca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005fce:	461d      	movlt	r5, r3
 8005fd0:	2300      	movge	r3, #0
 8005fd2:	232d      	movlt	r3, #45	; 0x2d
 8005fd4:	700b      	strb	r3, [r1, #0]
 8005fd6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fd8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005fdc:	4691      	mov	r9, r2
 8005fde:	f023 0820 	bic.w	r8, r3, #32
 8005fe2:	bfbc      	itt	lt
 8005fe4:	4622      	movlt	r2, r4
 8005fe6:	4614      	movlt	r4, r2
 8005fe8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005fec:	d005      	beq.n	8005ffa <__cvt+0x42>
 8005fee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005ff2:	d100      	bne.n	8005ff6 <__cvt+0x3e>
 8005ff4:	3601      	adds	r6, #1
 8005ff6:	2102      	movs	r1, #2
 8005ff8:	e000      	b.n	8005ffc <__cvt+0x44>
 8005ffa:	2103      	movs	r1, #3
 8005ffc:	ab03      	add	r3, sp, #12
 8005ffe:	9301      	str	r3, [sp, #4]
 8006000:	ab02      	add	r3, sp, #8
 8006002:	9300      	str	r3, [sp, #0]
 8006004:	ec45 4b10 	vmov	d0, r4, r5
 8006008:	4653      	mov	r3, sl
 800600a:	4632      	mov	r2, r6
 800600c:	f001 fdb4 	bl	8007b78 <_dtoa_r>
 8006010:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006014:	4607      	mov	r7, r0
 8006016:	d102      	bne.n	800601e <__cvt+0x66>
 8006018:	f019 0f01 	tst.w	r9, #1
 800601c:	d022      	beq.n	8006064 <__cvt+0xac>
 800601e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006022:	eb07 0906 	add.w	r9, r7, r6
 8006026:	d110      	bne.n	800604a <__cvt+0x92>
 8006028:	783b      	ldrb	r3, [r7, #0]
 800602a:	2b30      	cmp	r3, #48	; 0x30
 800602c:	d10a      	bne.n	8006044 <__cvt+0x8c>
 800602e:	2200      	movs	r2, #0
 8006030:	2300      	movs	r3, #0
 8006032:	4620      	mov	r0, r4
 8006034:	4629      	mov	r1, r5
 8006036:	f7fa fd47 	bl	8000ac8 <__aeabi_dcmpeq>
 800603a:	b918      	cbnz	r0, 8006044 <__cvt+0x8c>
 800603c:	f1c6 0601 	rsb	r6, r6, #1
 8006040:	f8ca 6000 	str.w	r6, [sl]
 8006044:	f8da 3000 	ldr.w	r3, [sl]
 8006048:	4499      	add	r9, r3
 800604a:	2200      	movs	r2, #0
 800604c:	2300      	movs	r3, #0
 800604e:	4620      	mov	r0, r4
 8006050:	4629      	mov	r1, r5
 8006052:	f7fa fd39 	bl	8000ac8 <__aeabi_dcmpeq>
 8006056:	b108      	cbz	r0, 800605c <__cvt+0xa4>
 8006058:	f8cd 900c 	str.w	r9, [sp, #12]
 800605c:	2230      	movs	r2, #48	; 0x30
 800605e:	9b03      	ldr	r3, [sp, #12]
 8006060:	454b      	cmp	r3, r9
 8006062:	d307      	bcc.n	8006074 <__cvt+0xbc>
 8006064:	9b03      	ldr	r3, [sp, #12]
 8006066:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006068:	1bdb      	subs	r3, r3, r7
 800606a:	4638      	mov	r0, r7
 800606c:	6013      	str	r3, [r2, #0]
 800606e:	b004      	add	sp, #16
 8006070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006074:	1c59      	adds	r1, r3, #1
 8006076:	9103      	str	r1, [sp, #12]
 8006078:	701a      	strb	r2, [r3, #0]
 800607a:	e7f0      	b.n	800605e <__cvt+0xa6>

0800607c <__exponent>:
 800607c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800607e:	4603      	mov	r3, r0
 8006080:	2900      	cmp	r1, #0
 8006082:	bfb8      	it	lt
 8006084:	4249      	neglt	r1, r1
 8006086:	f803 2b02 	strb.w	r2, [r3], #2
 800608a:	bfb4      	ite	lt
 800608c:	222d      	movlt	r2, #45	; 0x2d
 800608e:	222b      	movge	r2, #43	; 0x2b
 8006090:	2909      	cmp	r1, #9
 8006092:	7042      	strb	r2, [r0, #1]
 8006094:	dd2a      	ble.n	80060ec <__exponent+0x70>
 8006096:	f10d 0407 	add.w	r4, sp, #7
 800609a:	46a4      	mov	ip, r4
 800609c:	270a      	movs	r7, #10
 800609e:	46a6      	mov	lr, r4
 80060a0:	460a      	mov	r2, r1
 80060a2:	fb91 f6f7 	sdiv	r6, r1, r7
 80060a6:	fb07 1516 	mls	r5, r7, r6, r1
 80060aa:	3530      	adds	r5, #48	; 0x30
 80060ac:	2a63      	cmp	r2, #99	; 0x63
 80060ae:	f104 34ff 	add.w	r4, r4, #4294967295
 80060b2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80060b6:	4631      	mov	r1, r6
 80060b8:	dcf1      	bgt.n	800609e <__exponent+0x22>
 80060ba:	3130      	adds	r1, #48	; 0x30
 80060bc:	f1ae 0502 	sub.w	r5, lr, #2
 80060c0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80060c4:	1c44      	adds	r4, r0, #1
 80060c6:	4629      	mov	r1, r5
 80060c8:	4561      	cmp	r1, ip
 80060ca:	d30a      	bcc.n	80060e2 <__exponent+0x66>
 80060cc:	f10d 0209 	add.w	r2, sp, #9
 80060d0:	eba2 020e 	sub.w	r2, r2, lr
 80060d4:	4565      	cmp	r5, ip
 80060d6:	bf88      	it	hi
 80060d8:	2200      	movhi	r2, #0
 80060da:	4413      	add	r3, r2
 80060dc:	1a18      	subs	r0, r3, r0
 80060de:	b003      	add	sp, #12
 80060e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060e6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80060ea:	e7ed      	b.n	80060c8 <__exponent+0x4c>
 80060ec:	2330      	movs	r3, #48	; 0x30
 80060ee:	3130      	adds	r1, #48	; 0x30
 80060f0:	7083      	strb	r3, [r0, #2]
 80060f2:	70c1      	strb	r1, [r0, #3]
 80060f4:	1d03      	adds	r3, r0, #4
 80060f6:	e7f1      	b.n	80060dc <__exponent+0x60>

080060f8 <_printf_float>:
 80060f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060fc:	ed2d 8b02 	vpush	{d8}
 8006100:	b08d      	sub	sp, #52	; 0x34
 8006102:	460c      	mov	r4, r1
 8006104:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006108:	4616      	mov	r6, r2
 800610a:	461f      	mov	r7, r3
 800610c:	4605      	mov	r5, r0
 800610e:	f002 fe8f 	bl	8008e30 <_localeconv_r>
 8006112:	f8d0 a000 	ldr.w	sl, [r0]
 8006116:	4650      	mov	r0, sl
 8006118:	f7fa f85a 	bl	80001d0 <strlen>
 800611c:	2300      	movs	r3, #0
 800611e:	930a      	str	r3, [sp, #40]	; 0x28
 8006120:	6823      	ldr	r3, [r4, #0]
 8006122:	9305      	str	r3, [sp, #20]
 8006124:	f8d8 3000 	ldr.w	r3, [r8]
 8006128:	f894 b018 	ldrb.w	fp, [r4, #24]
 800612c:	3307      	adds	r3, #7
 800612e:	f023 0307 	bic.w	r3, r3, #7
 8006132:	f103 0208 	add.w	r2, r3, #8
 8006136:	f8c8 2000 	str.w	r2, [r8]
 800613a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800613e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006142:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006146:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800614a:	9307      	str	r3, [sp, #28]
 800614c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006150:	ee08 0a10 	vmov	s16, r0
 8006154:	4b9f      	ldr	r3, [pc, #636]	; (80063d4 <_printf_float+0x2dc>)
 8006156:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800615a:	f04f 32ff 	mov.w	r2, #4294967295
 800615e:	f7fa fce5 	bl	8000b2c <__aeabi_dcmpun>
 8006162:	bb88      	cbnz	r0, 80061c8 <_printf_float+0xd0>
 8006164:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006168:	4b9a      	ldr	r3, [pc, #616]	; (80063d4 <_printf_float+0x2dc>)
 800616a:	f04f 32ff 	mov.w	r2, #4294967295
 800616e:	f7fa fcbf 	bl	8000af0 <__aeabi_dcmple>
 8006172:	bb48      	cbnz	r0, 80061c8 <_printf_float+0xd0>
 8006174:	2200      	movs	r2, #0
 8006176:	2300      	movs	r3, #0
 8006178:	4640      	mov	r0, r8
 800617a:	4649      	mov	r1, r9
 800617c:	f7fa fcae 	bl	8000adc <__aeabi_dcmplt>
 8006180:	b110      	cbz	r0, 8006188 <_printf_float+0x90>
 8006182:	232d      	movs	r3, #45	; 0x2d
 8006184:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006188:	4b93      	ldr	r3, [pc, #588]	; (80063d8 <_printf_float+0x2e0>)
 800618a:	4894      	ldr	r0, [pc, #592]	; (80063dc <_printf_float+0x2e4>)
 800618c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006190:	bf94      	ite	ls
 8006192:	4698      	movls	r8, r3
 8006194:	4680      	movhi	r8, r0
 8006196:	2303      	movs	r3, #3
 8006198:	6123      	str	r3, [r4, #16]
 800619a:	9b05      	ldr	r3, [sp, #20]
 800619c:	f023 0204 	bic.w	r2, r3, #4
 80061a0:	6022      	str	r2, [r4, #0]
 80061a2:	f04f 0900 	mov.w	r9, #0
 80061a6:	9700      	str	r7, [sp, #0]
 80061a8:	4633      	mov	r3, r6
 80061aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80061ac:	4621      	mov	r1, r4
 80061ae:	4628      	mov	r0, r5
 80061b0:	f000 f9d8 	bl	8006564 <_printf_common>
 80061b4:	3001      	adds	r0, #1
 80061b6:	f040 8090 	bne.w	80062da <_printf_float+0x1e2>
 80061ba:	f04f 30ff 	mov.w	r0, #4294967295
 80061be:	b00d      	add	sp, #52	; 0x34
 80061c0:	ecbd 8b02 	vpop	{d8}
 80061c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061c8:	4642      	mov	r2, r8
 80061ca:	464b      	mov	r3, r9
 80061cc:	4640      	mov	r0, r8
 80061ce:	4649      	mov	r1, r9
 80061d0:	f7fa fcac 	bl	8000b2c <__aeabi_dcmpun>
 80061d4:	b140      	cbz	r0, 80061e8 <_printf_float+0xf0>
 80061d6:	464b      	mov	r3, r9
 80061d8:	2b00      	cmp	r3, #0
 80061da:	bfbc      	itt	lt
 80061dc:	232d      	movlt	r3, #45	; 0x2d
 80061de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80061e2:	487f      	ldr	r0, [pc, #508]	; (80063e0 <_printf_float+0x2e8>)
 80061e4:	4b7f      	ldr	r3, [pc, #508]	; (80063e4 <_printf_float+0x2ec>)
 80061e6:	e7d1      	b.n	800618c <_printf_float+0x94>
 80061e8:	6863      	ldr	r3, [r4, #4]
 80061ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80061ee:	9206      	str	r2, [sp, #24]
 80061f0:	1c5a      	adds	r2, r3, #1
 80061f2:	d13f      	bne.n	8006274 <_printf_float+0x17c>
 80061f4:	2306      	movs	r3, #6
 80061f6:	6063      	str	r3, [r4, #4]
 80061f8:	9b05      	ldr	r3, [sp, #20]
 80061fa:	6861      	ldr	r1, [r4, #4]
 80061fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006200:	2300      	movs	r3, #0
 8006202:	9303      	str	r3, [sp, #12]
 8006204:	ab0a      	add	r3, sp, #40	; 0x28
 8006206:	e9cd b301 	strd	fp, r3, [sp, #4]
 800620a:	ab09      	add	r3, sp, #36	; 0x24
 800620c:	ec49 8b10 	vmov	d0, r8, r9
 8006210:	9300      	str	r3, [sp, #0]
 8006212:	6022      	str	r2, [r4, #0]
 8006214:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006218:	4628      	mov	r0, r5
 800621a:	f7ff fecd 	bl	8005fb8 <__cvt>
 800621e:	9b06      	ldr	r3, [sp, #24]
 8006220:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006222:	2b47      	cmp	r3, #71	; 0x47
 8006224:	4680      	mov	r8, r0
 8006226:	d108      	bne.n	800623a <_printf_float+0x142>
 8006228:	1cc8      	adds	r0, r1, #3
 800622a:	db02      	blt.n	8006232 <_printf_float+0x13a>
 800622c:	6863      	ldr	r3, [r4, #4]
 800622e:	4299      	cmp	r1, r3
 8006230:	dd41      	ble.n	80062b6 <_printf_float+0x1be>
 8006232:	f1ab 0b02 	sub.w	fp, fp, #2
 8006236:	fa5f fb8b 	uxtb.w	fp, fp
 800623a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800623e:	d820      	bhi.n	8006282 <_printf_float+0x18a>
 8006240:	3901      	subs	r1, #1
 8006242:	465a      	mov	r2, fp
 8006244:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006248:	9109      	str	r1, [sp, #36]	; 0x24
 800624a:	f7ff ff17 	bl	800607c <__exponent>
 800624e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006250:	1813      	adds	r3, r2, r0
 8006252:	2a01      	cmp	r2, #1
 8006254:	4681      	mov	r9, r0
 8006256:	6123      	str	r3, [r4, #16]
 8006258:	dc02      	bgt.n	8006260 <_printf_float+0x168>
 800625a:	6822      	ldr	r2, [r4, #0]
 800625c:	07d2      	lsls	r2, r2, #31
 800625e:	d501      	bpl.n	8006264 <_printf_float+0x16c>
 8006260:	3301      	adds	r3, #1
 8006262:	6123      	str	r3, [r4, #16]
 8006264:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006268:	2b00      	cmp	r3, #0
 800626a:	d09c      	beq.n	80061a6 <_printf_float+0xae>
 800626c:	232d      	movs	r3, #45	; 0x2d
 800626e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006272:	e798      	b.n	80061a6 <_printf_float+0xae>
 8006274:	9a06      	ldr	r2, [sp, #24]
 8006276:	2a47      	cmp	r2, #71	; 0x47
 8006278:	d1be      	bne.n	80061f8 <_printf_float+0x100>
 800627a:	2b00      	cmp	r3, #0
 800627c:	d1bc      	bne.n	80061f8 <_printf_float+0x100>
 800627e:	2301      	movs	r3, #1
 8006280:	e7b9      	b.n	80061f6 <_printf_float+0xfe>
 8006282:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006286:	d118      	bne.n	80062ba <_printf_float+0x1c2>
 8006288:	2900      	cmp	r1, #0
 800628a:	6863      	ldr	r3, [r4, #4]
 800628c:	dd0b      	ble.n	80062a6 <_printf_float+0x1ae>
 800628e:	6121      	str	r1, [r4, #16]
 8006290:	b913      	cbnz	r3, 8006298 <_printf_float+0x1a0>
 8006292:	6822      	ldr	r2, [r4, #0]
 8006294:	07d0      	lsls	r0, r2, #31
 8006296:	d502      	bpl.n	800629e <_printf_float+0x1a6>
 8006298:	3301      	adds	r3, #1
 800629a:	440b      	add	r3, r1
 800629c:	6123      	str	r3, [r4, #16]
 800629e:	65a1      	str	r1, [r4, #88]	; 0x58
 80062a0:	f04f 0900 	mov.w	r9, #0
 80062a4:	e7de      	b.n	8006264 <_printf_float+0x16c>
 80062a6:	b913      	cbnz	r3, 80062ae <_printf_float+0x1b6>
 80062a8:	6822      	ldr	r2, [r4, #0]
 80062aa:	07d2      	lsls	r2, r2, #31
 80062ac:	d501      	bpl.n	80062b2 <_printf_float+0x1ba>
 80062ae:	3302      	adds	r3, #2
 80062b0:	e7f4      	b.n	800629c <_printf_float+0x1a4>
 80062b2:	2301      	movs	r3, #1
 80062b4:	e7f2      	b.n	800629c <_printf_float+0x1a4>
 80062b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80062ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062bc:	4299      	cmp	r1, r3
 80062be:	db05      	blt.n	80062cc <_printf_float+0x1d4>
 80062c0:	6823      	ldr	r3, [r4, #0]
 80062c2:	6121      	str	r1, [r4, #16]
 80062c4:	07d8      	lsls	r0, r3, #31
 80062c6:	d5ea      	bpl.n	800629e <_printf_float+0x1a6>
 80062c8:	1c4b      	adds	r3, r1, #1
 80062ca:	e7e7      	b.n	800629c <_printf_float+0x1a4>
 80062cc:	2900      	cmp	r1, #0
 80062ce:	bfd4      	ite	le
 80062d0:	f1c1 0202 	rsble	r2, r1, #2
 80062d4:	2201      	movgt	r2, #1
 80062d6:	4413      	add	r3, r2
 80062d8:	e7e0      	b.n	800629c <_printf_float+0x1a4>
 80062da:	6823      	ldr	r3, [r4, #0]
 80062dc:	055a      	lsls	r2, r3, #21
 80062de:	d407      	bmi.n	80062f0 <_printf_float+0x1f8>
 80062e0:	6923      	ldr	r3, [r4, #16]
 80062e2:	4642      	mov	r2, r8
 80062e4:	4631      	mov	r1, r6
 80062e6:	4628      	mov	r0, r5
 80062e8:	47b8      	blx	r7
 80062ea:	3001      	adds	r0, #1
 80062ec:	d12c      	bne.n	8006348 <_printf_float+0x250>
 80062ee:	e764      	b.n	80061ba <_printf_float+0xc2>
 80062f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80062f4:	f240 80e0 	bls.w	80064b8 <_printf_float+0x3c0>
 80062f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062fc:	2200      	movs	r2, #0
 80062fe:	2300      	movs	r3, #0
 8006300:	f7fa fbe2 	bl	8000ac8 <__aeabi_dcmpeq>
 8006304:	2800      	cmp	r0, #0
 8006306:	d034      	beq.n	8006372 <_printf_float+0x27a>
 8006308:	4a37      	ldr	r2, [pc, #220]	; (80063e8 <_printf_float+0x2f0>)
 800630a:	2301      	movs	r3, #1
 800630c:	4631      	mov	r1, r6
 800630e:	4628      	mov	r0, r5
 8006310:	47b8      	blx	r7
 8006312:	3001      	adds	r0, #1
 8006314:	f43f af51 	beq.w	80061ba <_printf_float+0xc2>
 8006318:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800631c:	429a      	cmp	r2, r3
 800631e:	db02      	blt.n	8006326 <_printf_float+0x22e>
 8006320:	6823      	ldr	r3, [r4, #0]
 8006322:	07d8      	lsls	r0, r3, #31
 8006324:	d510      	bpl.n	8006348 <_printf_float+0x250>
 8006326:	ee18 3a10 	vmov	r3, s16
 800632a:	4652      	mov	r2, sl
 800632c:	4631      	mov	r1, r6
 800632e:	4628      	mov	r0, r5
 8006330:	47b8      	blx	r7
 8006332:	3001      	adds	r0, #1
 8006334:	f43f af41 	beq.w	80061ba <_printf_float+0xc2>
 8006338:	f04f 0800 	mov.w	r8, #0
 800633c:	f104 091a 	add.w	r9, r4, #26
 8006340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006342:	3b01      	subs	r3, #1
 8006344:	4543      	cmp	r3, r8
 8006346:	dc09      	bgt.n	800635c <_printf_float+0x264>
 8006348:	6823      	ldr	r3, [r4, #0]
 800634a:	079b      	lsls	r3, r3, #30
 800634c:	f100 8105 	bmi.w	800655a <_printf_float+0x462>
 8006350:	68e0      	ldr	r0, [r4, #12]
 8006352:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006354:	4298      	cmp	r0, r3
 8006356:	bfb8      	it	lt
 8006358:	4618      	movlt	r0, r3
 800635a:	e730      	b.n	80061be <_printf_float+0xc6>
 800635c:	2301      	movs	r3, #1
 800635e:	464a      	mov	r2, r9
 8006360:	4631      	mov	r1, r6
 8006362:	4628      	mov	r0, r5
 8006364:	47b8      	blx	r7
 8006366:	3001      	adds	r0, #1
 8006368:	f43f af27 	beq.w	80061ba <_printf_float+0xc2>
 800636c:	f108 0801 	add.w	r8, r8, #1
 8006370:	e7e6      	b.n	8006340 <_printf_float+0x248>
 8006372:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006374:	2b00      	cmp	r3, #0
 8006376:	dc39      	bgt.n	80063ec <_printf_float+0x2f4>
 8006378:	4a1b      	ldr	r2, [pc, #108]	; (80063e8 <_printf_float+0x2f0>)
 800637a:	2301      	movs	r3, #1
 800637c:	4631      	mov	r1, r6
 800637e:	4628      	mov	r0, r5
 8006380:	47b8      	blx	r7
 8006382:	3001      	adds	r0, #1
 8006384:	f43f af19 	beq.w	80061ba <_printf_float+0xc2>
 8006388:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800638c:	4313      	orrs	r3, r2
 800638e:	d102      	bne.n	8006396 <_printf_float+0x29e>
 8006390:	6823      	ldr	r3, [r4, #0]
 8006392:	07d9      	lsls	r1, r3, #31
 8006394:	d5d8      	bpl.n	8006348 <_printf_float+0x250>
 8006396:	ee18 3a10 	vmov	r3, s16
 800639a:	4652      	mov	r2, sl
 800639c:	4631      	mov	r1, r6
 800639e:	4628      	mov	r0, r5
 80063a0:	47b8      	blx	r7
 80063a2:	3001      	adds	r0, #1
 80063a4:	f43f af09 	beq.w	80061ba <_printf_float+0xc2>
 80063a8:	f04f 0900 	mov.w	r9, #0
 80063ac:	f104 0a1a 	add.w	sl, r4, #26
 80063b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063b2:	425b      	negs	r3, r3
 80063b4:	454b      	cmp	r3, r9
 80063b6:	dc01      	bgt.n	80063bc <_printf_float+0x2c4>
 80063b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063ba:	e792      	b.n	80062e2 <_printf_float+0x1ea>
 80063bc:	2301      	movs	r3, #1
 80063be:	4652      	mov	r2, sl
 80063c0:	4631      	mov	r1, r6
 80063c2:	4628      	mov	r0, r5
 80063c4:	47b8      	blx	r7
 80063c6:	3001      	adds	r0, #1
 80063c8:	f43f aef7 	beq.w	80061ba <_printf_float+0xc2>
 80063cc:	f109 0901 	add.w	r9, r9, #1
 80063d0:	e7ee      	b.n	80063b0 <_printf_float+0x2b8>
 80063d2:	bf00      	nop
 80063d4:	7fefffff 	.word	0x7fefffff
 80063d8:	0800a8a0 	.word	0x0800a8a0
 80063dc:	0800a8a4 	.word	0x0800a8a4
 80063e0:	0800a8ac 	.word	0x0800a8ac
 80063e4:	0800a8a8 	.word	0x0800a8a8
 80063e8:	0800a8b0 	.word	0x0800a8b0
 80063ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80063f0:	429a      	cmp	r2, r3
 80063f2:	bfa8      	it	ge
 80063f4:	461a      	movge	r2, r3
 80063f6:	2a00      	cmp	r2, #0
 80063f8:	4691      	mov	r9, r2
 80063fa:	dc37      	bgt.n	800646c <_printf_float+0x374>
 80063fc:	f04f 0b00 	mov.w	fp, #0
 8006400:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006404:	f104 021a 	add.w	r2, r4, #26
 8006408:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800640a:	9305      	str	r3, [sp, #20]
 800640c:	eba3 0309 	sub.w	r3, r3, r9
 8006410:	455b      	cmp	r3, fp
 8006412:	dc33      	bgt.n	800647c <_printf_float+0x384>
 8006414:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006418:	429a      	cmp	r2, r3
 800641a:	db3b      	blt.n	8006494 <_printf_float+0x39c>
 800641c:	6823      	ldr	r3, [r4, #0]
 800641e:	07da      	lsls	r2, r3, #31
 8006420:	d438      	bmi.n	8006494 <_printf_float+0x39c>
 8006422:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006424:	9b05      	ldr	r3, [sp, #20]
 8006426:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	eba2 0901 	sub.w	r9, r2, r1
 800642e:	4599      	cmp	r9, r3
 8006430:	bfa8      	it	ge
 8006432:	4699      	movge	r9, r3
 8006434:	f1b9 0f00 	cmp.w	r9, #0
 8006438:	dc35      	bgt.n	80064a6 <_printf_float+0x3ae>
 800643a:	f04f 0800 	mov.w	r8, #0
 800643e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006442:	f104 0a1a 	add.w	sl, r4, #26
 8006446:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800644a:	1a9b      	subs	r3, r3, r2
 800644c:	eba3 0309 	sub.w	r3, r3, r9
 8006450:	4543      	cmp	r3, r8
 8006452:	f77f af79 	ble.w	8006348 <_printf_float+0x250>
 8006456:	2301      	movs	r3, #1
 8006458:	4652      	mov	r2, sl
 800645a:	4631      	mov	r1, r6
 800645c:	4628      	mov	r0, r5
 800645e:	47b8      	blx	r7
 8006460:	3001      	adds	r0, #1
 8006462:	f43f aeaa 	beq.w	80061ba <_printf_float+0xc2>
 8006466:	f108 0801 	add.w	r8, r8, #1
 800646a:	e7ec      	b.n	8006446 <_printf_float+0x34e>
 800646c:	4613      	mov	r3, r2
 800646e:	4631      	mov	r1, r6
 8006470:	4642      	mov	r2, r8
 8006472:	4628      	mov	r0, r5
 8006474:	47b8      	blx	r7
 8006476:	3001      	adds	r0, #1
 8006478:	d1c0      	bne.n	80063fc <_printf_float+0x304>
 800647a:	e69e      	b.n	80061ba <_printf_float+0xc2>
 800647c:	2301      	movs	r3, #1
 800647e:	4631      	mov	r1, r6
 8006480:	4628      	mov	r0, r5
 8006482:	9205      	str	r2, [sp, #20]
 8006484:	47b8      	blx	r7
 8006486:	3001      	adds	r0, #1
 8006488:	f43f ae97 	beq.w	80061ba <_printf_float+0xc2>
 800648c:	9a05      	ldr	r2, [sp, #20]
 800648e:	f10b 0b01 	add.w	fp, fp, #1
 8006492:	e7b9      	b.n	8006408 <_printf_float+0x310>
 8006494:	ee18 3a10 	vmov	r3, s16
 8006498:	4652      	mov	r2, sl
 800649a:	4631      	mov	r1, r6
 800649c:	4628      	mov	r0, r5
 800649e:	47b8      	blx	r7
 80064a0:	3001      	adds	r0, #1
 80064a2:	d1be      	bne.n	8006422 <_printf_float+0x32a>
 80064a4:	e689      	b.n	80061ba <_printf_float+0xc2>
 80064a6:	9a05      	ldr	r2, [sp, #20]
 80064a8:	464b      	mov	r3, r9
 80064aa:	4442      	add	r2, r8
 80064ac:	4631      	mov	r1, r6
 80064ae:	4628      	mov	r0, r5
 80064b0:	47b8      	blx	r7
 80064b2:	3001      	adds	r0, #1
 80064b4:	d1c1      	bne.n	800643a <_printf_float+0x342>
 80064b6:	e680      	b.n	80061ba <_printf_float+0xc2>
 80064b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064ba:	2a01      	cmp	r2, #1
 80064bc:	dc01      	bgt.n	80064c2 <_printf_float+0x3ca>
 80064be:	07db      	lsls	r3, r3, #31
 80064c0:	d538      	bpl.n	8006534 <_printf_float+0x43c>
 80064c2:	2301      	movs	r3, #1
 80064c4:	4642      	mov	r2, r8
 80064c6:	4631      	mov	r1, r6
 80064c8:	4628      	mov	r0, r5
 80064ca:	47b8      	blx	r7
 80064cc:	3001      	adds	r0, #1
 80064ce:	f43f ae74 	beq.w	80061ba <_printf_float+0xc2>
 80064d2:	ee18 3a10 	vmov	r3, s16
 80064d6:	4652      	mov	r2, sl
 80064d8:	4631      	mov	r1, r6
 80064da:	4628      	mov	r0, r5
 80064dc:	47b8      	blx	r7
 80064de:	3001      	adds	r0, #1
 80064e0:	f43f ae6b 	beq.w	80061ba <_printf_float+0xc2>
 80064e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80064e8:	2200      	movs	r2, #0
 80064ea:	2300      	movs	r3, #0
 80064ec:	f7fa faec 	bl	8000ac8 <__aeabi_dcmpeq>
 80064f0:	b9d8      	cbnz	r0, 800652a <_printf_float+0x432>
 80064f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064f4:	f108 0201 	add.w	r2, r8, #1
 80064f8:	3b01      	subs	r3, #1
 80064fa:	4631      	mov	r1, r6
 80064fc:	4628      	mov	r0, r5
 80064fe:	47b8      	blx	r7
 8006500:	3001      	adds	r0, #1
 8006502:	d10e      	bne.n	8006522 <_printf_float+0x42a>
 8006504:	e659      	b.n	80061ba <_printf_float+0xc2>
 8006506:	2301      	movs	r3, #1
 8006508:	4652      	mov	r2, sl
 800650a:	4631      	mov	r1, r6
 800650c:	4628      	mov	r0, r5
 800650e:	47b8      	blx	r7
 8006510:	3001      	adds	r0, #1
 8006512:	f43f ae52 	beq.w	80061ba <_printf_float+0xc2>
 8006516:	f108 0801 	add.w	r8, r8, #1
 800651a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800651c:	3b01      	subs	r3, #1
 800651e:	4543      	cmp	r3, r8
 8006520:	dcf1      	bgt.n	8006506 <_printf_float+0x40e>
 8006522:	464b      	mov	r3, r9
 8006524:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006528:	e6dc      	b.n	80062e4 <_printf_float+0x1ec>
 800652a:	f04f 0800 	mov.w	r8, #0
 800652e:	f104 0a1a 	add.w	sl, r4, #26
 8006532:	e7f2      	b.n	800651a <_printf_float+0x422>
 8006534:	2301      	movs	r3, #1
 8006536:	4642      	mov	r2, r8
 8006538:	e7df      	b.n	80064fa <_printf_float+0x402>
 800653a:	2301      	movs	r3, #1
 800653c:	464a      	mov	r2, r9
 800653e:	4631      	mov	r1, r6
 8006540:	4628      	mov	r0, r5
 8006542:	47b8      	blx	r7
 8006544:	3001      	adds	r0, #1
 8006546:	f43f ae38 	beq.w	80061ba <_printf_float+0xc2>
 800654a:	f108 0801 	add.w	r8, r8, #1
 800654e:	68e3      	ldr	r3, [r4, #12]
 8006550:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006552:	1a5b      	subs	r3, r3, r1
 8006554:	4543      	cmp	r3, r8
 8006556:	dcf0      	bgt.n	800653a <_printf_float+0x442>
 8006558:	e6fa      	b.n	8006350 <_printf_float+0x258>
 800655a:	f04f 0800 	mov.w	r8, #0
 800655e:	f104 0919 	add.w	r9, r4, #25
 8006562:	e7f4      	b.n	800654e <_printf_float+0x456>

08006564 <_printf_common>:
 8006564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006568:	4616      	mov	r6, r2
 800656a:	4699      	mov	r9, r3
 800656c:	688a      	ldr	r2, [r1, #8]
 800656e:	690b      	ldr	r3, [r1, #16]
 8006570:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006574:	4293      	cmp	r3, r2
 8006576:	bfb8      	it	lt
 8006578:	4613      	movlt	r3, r2
 800657a:	6033      	str	r3, [r6, #0]
 800657c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006580:	4607      	mov	r7, r0
 8006582:	460c      	mov	r4, r1
 8006584:	b10a      	cbz	r2, 800658a <_printf_common+0x26>
 8006586:	3301      	adds	r3, #1
 8006588:	6033      	str	r3, [r6, #0]
 800658a:	6823      	ldr	r3, [r4, #0]
 800658c:	0699      	lsls	r1, r3, #26
 800658e:	bf42      	ittt	mi
 8006590:	6833      	ldrmi	r3, [r6, #0]
 8006592:	3302      	addmi	r3, #2
 8006594:	6033      	strmi	r3, [r6, #0]
 8006596:	6825      	ldr	r5, [r4, #0]
 8006598:	f015 0506 	ands.w	r5, r5, #6
 800659c:	d106      	bne.n	80065ac <_printf_common+0x48>
 800659e:	f104 0a19 	add.w	sl, r4, #25
 80065a2:	68e3      	ldr	r3, [r4, #12]
 80065a4:	6832      	ldr	r2, [r6, #0]
 80065a6:	1a9b      	subs	r3, r3, r2
 80065a8:	42ab      	cmp	r3, r5
 80065aa:	dc26      	bgt.n	80065fa <_printf_common+0x96>
 80065ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80065b0:	1e13      	subs	r3, r2, #0
 80065b2:	6822      	ldr	r2, [r4, #0]
 80065b4:	bf18      	it	ne
 80065b6:	2301      	movne	r3, #1
 80065b8:	0692      	lsls	r2, r2, #26
 80065ba:	d42b      	bmi.n	8006614 <_printf_common+0xb0>
 80065bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065c0:	4649      	mov	r1, r9
 80065c2:	4638      	mov	r0, r7
 80065c4:	47c0      	blx	r8
 80065c6:	3001      	adds	r0, #1
 80065c8:	d01e      	beq.n	8006608 <_printf_common+0xa4>
 80065ca:	6823      	ldr	r3, [r4, #0]
 80065cc:	68e5      	ldr	r5, [r4, #12]
 80065ce:	6832      	ldr	r2, [r6, #0]
 80065d0:	f003 0306 	and.w	r3, r3, #6
 80065d4:	2b04      	cmp	r3, #4
 80065d6:	bf08      	it	eq
 80065d8:	1aad      	subeq	r5, r5, r2
 80065da:	68a3      	ldr	r3, [r4, #8]
 80065dc:	6922      	ldr	r2, [r4, #16]
 80065de:	bf0c      	ite	eq
 80065e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065e4:	2500      	movne	r5, #0
 80065e6:	4293      	cmp	r3, r2
 80065e8:	bfc4      	itt	gt
 80065ea:	1a9b      	subgt	r3, r3, r2
 80065ec:	18ed      	addgt	r5, r5, r3
 80065ee:	2600      	movs	r6, #0
 80065f0:	341a      	adds	r4, #26
 80065f2:	42b5      	cmp	r5, r6
 80065f4:	d11a      	bne.n	800662c <_printf_common+0xc8>
 80065f6:	2000      	movs	r0, #0
 80065f8:	e008      	b.n	800660c <_printf_common+0xa8>
 80065fa:	2301      	movs	r3, #1
 80065fc:	4652      	mov	r2, sl
 80065fe:	4649      	mov	r1, r9
 8006600:	4638      	mov	r0, r7
 8006602:	47c0      	blx	r8
 8006604:	3001      	adds	r0, #1
 8006606:	d103      	bne.n	8006610 <_printf_common+0xac>
 8006608:	f04f 30ff 	mov.w	r0, #4294967295
 800660c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006610:	3501      	adds	r5, #1
 8006612:	e7c6      	b.n	80065a2 <_printf_common+0x3e>
 8006614:	18e1      	adds	r1, r4, r3
 8006616:	1c5a      	adds	r2, r3, #1
 8006618:	2030      	movs	r0, #48	; 0x30
 800661a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800661e:	4422      	add	r2, r4
 8006620:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006624:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006628:	3302      	adds	r3, #2
 800662a:	e7c7      	b.n	80065bc <_printf_common+0x58>
 800662c:	2301      	movs	r3, #1
 800662e:	4622      	mov	r2, r4
 8006630:	4649      	mov	r1, r9
 8006632:	4638      	mov	r0, r7
 8006634:	47c0      	blx	r8
 8006636:	3001      	adds	r0, #1
 8006638:	d0e6      	beq.n	8006608 <_printf_common+0xa4>
 800663a:	3601      	adds	r6, #1
 800663c:	e7d9      	b.n	80065f2 <_printf_common+0x8e>
	...

08006640 <_printf_i>:
 8006640:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006644:	460c      	mov	r4, r1
 8006646:	4691      	mov	r9, r2
 8006648:	7e27      	ldrb	r7, [r4, #24]
 800664a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800664c:	2f78      	cmp	r7, #120	; 0x78
 800664e:	4680      	mov	r8, r0
 8006650:	469a      	mov	sl, r3
 8006652:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006656:	d807      	bhi.n	8006668 <_printf_i+0x28>
 8006658:	2f62      	cmp	r7, #98	; 0x62
 800665a:	d80a      	bhi.n	8006672 <_printf_i+0x32>
 800665c:	2f00      	cmp	r7, #0
 800665e:	f000 80d8 	beq.w	8006812 <_printf_i+0x1d2>
 8006662:	2f58      	cmp	r7, #88	; 0x58
 8006664:	f000 80a3 	beq.w	80067ae <_printf_i+0x16e>
 8006668:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800666c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006670:	e03a      	b.n	80066e8 <_printf_i+0xa8>
 8006672:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006676:	2b15      	cmp	r3, #21
 8006678:	d8f6      	bhi.n	8006668 <_printf_i+0x28>
 800667a:	a001      	add	r0, pc, #4	; (adr r0, 8006680 <_printf_i+0x40>)
 800667c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006680:	080066d9 	.word	0x080066d9
 8006684:	080066ed 	.word	0x080066ed
 8006688:	08006669 	.word	0x08006669
 800668c:	08006669 	.word	0x08006669
 8006690:	08006669 	.word	0x08006669
 8006694:	08006669 	.word	0x08006669
 8006698:	080066ed 	.word	0x080066ed
 800669c:	08006669 	.word	0x08006669
 80066a0:	08006669 	.word	0x08006669
 80066a4:	08006669 	.word	0x08006669
 80066a8:	08006669 	.word	0x08006669
 80066ac:	080067f9 	.word	0x080067f9
 80066b0:	0800671d 	.word	0x0800671d
 80066b4:	080067db 	.word	0x080067db
 80066b8:	08006669 	.word	0x08006669
 80066bc:	08006669 	.word	0x08006669
 80066c0:	0800681b 	.word	0x0800681b
 80066c4:	08006669 	.word	0x08006669
 80066c8:	0800671d 	.word	0x0800671d
 80066cc:	08006669 	.word	0x08006669
 80066d0:	08006669 	.word	0x08006669
 80066d4:	080067e3 	.word	0x080067e3
 80066d8:	680b      	ldr	r3, [r1, #0]
 80066da:	1d1a      	adds	r2, r3, #4
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	600a      	str	r2, [r1, #0]
 80066e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80066e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066e8:	2301      	movs	r3, #1
 80066ea:	e0a3      	b.n	8006834 <_printf_i+0x1f4>
 80066ec:	6825      	ldr	r5, [r4, #0]
 80066ee:	6808      	ldr	r0, [r1, #0]
 80066f0:	062e      	lsls	r6, r5, #24
 80066f2:	f100 0304 	add.w	r3, r0, #4
 80066f6:	d50a      	bpl.n	800670e <_printf_i+0xce>
 80066f8:	6805      	ldr	r5, [r0, #0]
 80066fa:	600b      	str	r3, [r1, #0]
 80066fc:	2d00      	cmp	r5, #0
 80066fe:	da03      	bge.n	8006708 <_printf_i+0xc8>
 8006700:	232d      	movs	r3, #45	; 0x2d
 8006702:	426d      	negs	r5, r5
 8006704:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006708:	485e      	ldr	r0, [pc, #376]	; (8006884 <_printf_i+0x244>)
 800670a:	230a      	movs	r3, #10
 800670c:	e019      	b.n	8006742 <_printf_i+0x102>
 800670e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006712:	6805      	ldr	r5, [r0, #0]
 8006714:	600b      	str	r3, [r1, #0]
 8006716:	bf18      	it	ne
 8006718:	b22d      	sxthne	r5, r5
 800671a:	e7ef      	b.n	80066fc <_printf_i+0xbc>
 800671c:	680b      	ldr	r3, [r1, #0]
 800671e:	6825      	ldr	r5, [r4, #0]
 8006720:	1d18      	adds	r0, r3, #4
 8006722:	6008      	str	r0, [r1, #0]
 8006724:	0628      	lsls	r0, r5, #24
 8006726:	d501      	bpl.n	800672c <_printf_i+0xec>
 8006728:	681d      	ldr	r5, [r3, #0]
 800672a:	e002      	b.n	8006732 <_printf_i+0xf2>
 800672c:	0669      	lsls	r1, r5, #25
 800672e:	d5fb      	bpl.n	8006728 <_printf_i+0xe8>
 8006730:	881d      	ldrh	r5, [r3, #0]
 8006732:	4854      	ldr	r0, [pc, #336]	; (8006884 <_printf_i+0x244>)
 8006734:	2f6f      	cmp	r7, #111	; 0x6f
 8006736:	bf0c      	ite	eq
 8006738:	2308      	moveq	r3, #8
 800673a:	230a      	movne	r3, #10
 800673c:	2100      	movs	r1, #0
 800673e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006742:	6866      	ldr	r6, [r4, #4]
 8006744:	60a6      	str	r6, [r4, #8]
 8006746:	2e00      	cmp	r6, #0
 8006748:	bfa2      	ittt	ge
 800674a:	6821      	ldrge	r1, [r4, #0]
 800674c:	f021 0104 	bicge.w	r1, r1, #4
 8006750:	6021      	strge	r1, [r4, #0]
 8006752:	b90d      	cbnz	r5, 8006758 <_printf_i+0x118>
 8006754:	2e00      	cmp	r6, #0
 8006756:	d04d      	beq.n	80067f4 <_printf_i+0x1b4>
 8006758:	4616      	mov	r6, r2
 800675a:	fbb5 f1f3 	udiv	r1, r5, r3
 800675e:	fb03 5711 	mls	r7, r3, r1, r5
 8006762:	5dc7      	ldrb	r7, [r0, r7]
 8006764:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006768:	462f      	mov	r7, r5
 800676a:	42bb      	cmp	r3, r7
 800676c:	460d      	mov	r5, r1
 800676e:	d9f4      	bls.n	800675a <_printf_i+0x11a>
 8006770:	2b08      	cmp	r3, #8
 8006772:	d10b      	bne.n	800678c <_printf_i+0x14c>
 8006774:	6823      	ldr	r3, [r4, #0]
 8006776:	07df      	lsls	r7, r3, #31
 8006778:	d508      	bpl.n	800678c <_printf_i+0x14c>
 800677a:	6923      	ldr	r3, [r4, #16]
 800677c:	6861      	ldr	r1, [r4, #4]
 800677e:	4299      	cmp	r1, r3
 8006780:	bfde      	ittt	le
 8006782:	2330      	movle	r3, #48	; 0x30
 8006784:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006788:	f106 36ff 	addle.w	r6, r6, #4294967295
 800678c:	1b92      	subs	r2, r2, r6
 800678e:	6122      	str	r2, [r4, #16]
 8006790:	f8cd a000 	str.w	sl, [sp]
 8006794:	464b      	mov	r3, r9
 8006796:	aa03      	add	r2, sp, #12
 8006798:	4621      	mov	r1, r4
 800679a:	4640      	mov	r0, r8
 800679c:	f7ff fee2 	bl	8006564 <_printf_common>
 80067a0:	3001      	adds	r0, #1
 80067a2:	d14c      	bne.n	800683e <_printf_i+0x1fe>
 80067a4:	f04f 30ff 	mov.w	r0, #4294967295
 80067a8:	b004      	add	sp, #16
 80067aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067ae:	4835      	ldr	r0, [pc, #212]	; (8006884 <_printf_i+0x244>)
 80067b0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80067b4:	6823      	ldr	r3, [r4, #0]
 80067b6:	680e      	ldr	r6, [r1, #0]
 80067b8:	061f      	lsls	r7, r3, #24
 80067ba:	f856 5b04 	ldr.w	r5, [r6], #4
 80067be:	600e      	str	r6, [r1, #0]
 80067c0:	d514      	bpl.n	80067ec <_printf_i+0x1ac>
 80067c2:	07d9      	lsls	r1, r3, #31
 80067c4:	bf44      	itt	mi
 80067c6:	f043 0320 	orrmi.w	r3, r3, #32
 80067ca:	6023      	strmi	r3, [r4, #0]
 80067cc:	b91d      	cbnz	r5, 80067d6 <_printf_i+0x196>
 80067ce:	6823      	ldr	r3, [r4, #0]
 80067d0:	f023 0320 	bic.w	r3, r3, #32
 80067d4:	6023      	str	r3, [r4, #0]
 80067d6:	2310      	movs	r3, #16
 80067d8:	e7b0      	b.n	800673c <_printf_i+0xfc>
 80067da:	6823      	ldr	r3, [r4, #0]
 80067dc:	f043 0320 	orr.w	r3, r3, #32
 80067e0:	6023      	str	r3, [r4, #0]
 80067e2:	2378      	movs	r3, #120	; 0x78
 80067e4:	4828      	ldr	r0, [pc, #160]	; (8006888 <_printf_i+0x248>)
 80067e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80067ea:	e7e3      	b.n	80067b4 <_printf_i+0x174>
 80067ec:	065e      	lsls	r6, r3, #25
 80067ee:	bf48      	it	mi
 80067f0:	b2ad      	uxthmi	r5, r5
 80067f2:	e7e6      	b.n	80067c2 <_printf_i+0x182>
 80067f4:	4616      	mov	r6, r2
 80067f6:	e7bb      	b.n	8006770 <_printf_i+0x130>
 80067f8:	680b      	ldr	r3, [r1, #0]
 80067fa:	6826      	ldr	r6, [r4, #0]
 80067fc:	6960      	ldr	r0, [r4, #20]
 80067fe:	1d1d      	adds	r5, r3, #4
 8006800:	600d      	str	r5, [r1, #0]
 8006802:	0635      	lsls	r5, r6, #24
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	d501      	bpl.n	800680c <_printf_i+0x1cc>
 8006808:	6018      	str	r0, [r3, #0]
 800680a:	e002      	b.n	8006812 <_printf_i+0x1d2>
 800680c:	0671      	lsls	r1, r6, #25
 800680e:	d5fb      	bpl.n	8006808 <_printf_i+0x1c8>
 8006810:	8018      	strh	r0, [r3, #0]
 8006812:	2300      	movs	r3, #0
 8006814:	6123      	str	r3, [r4, #16]
 8006816:	4616      	mov	r6, r2
 8006818:	e7ba      	b.n	8006790 <_printf_i+0x150>
 800681a:	680b      	ldr	r3, [r1, #0]
 800681c:	1d1a      	adds	r2, r3, #4
 800681e:	600a      	str	r2, [r1, #0]
 8006820:	681e      	ldr	r6, [r3, #0]
 8006822:	6862      	ldr	r2, [r4, #4]
 8006824:	2100      	movs	r1, #0
 8006826:	4630      	mov	r0, r6
 8006828:	f7f9 fcda 	bl	80001e0 <memchr>
 800682c:	b108      	cbz	r0, 8006832 <_printf_i+0x1f2>
 800682e:	1b80      	subs	r0, r0, r6
 8006830:	6060      	str	r0, [r4, #4]
 8006832:	6863      	ldr	r3, [r4, #4]
 8006834:	6123      	str	r3, [r4, #16]
 8006836:	2300      	movs	r3, #0
 8006838:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800683c:	e7a8      	b.n	8006790 <_printf_i+0x150>
 800683e:	6923      	ldr	r3, [r4, #16]
 8006840:	4632      	mov	r2, r6
 8006842:	4649      	mov	r1, r9
 8006844:	4640      	mov	r0, r8
 8006846:	47d0      	blx	sl
 8006848:	3001      	adds	r0, #1
 800684a:	d0ab      	beq.n	80067a4 <_printf_i+0x164>
 800684c:	6823      	ldr	r3, [r4, #0]
 800684e:	079b      	lsls	r3, r3, #30
 8006850:	d413      	bmi.n	800687a <_printf_i+0x23a>
 8006852:	68e0      	ldr	r0, [r4, #12]
 8006854:	9b03      	ldr	r3, [sp, #12]
 8006856:	4298      	cmp	r0, r3
 8006858:	bfb8      	it	lt
 800685a:	4618      	movlt	r0, r3
 800685c:	e7a4      	b.n	80067a8 <_printf_i+0x168>
 800685e:	2301      	movs	r3, #1
 8006860:	4632      	mov	r2, r6
 8006862:	4649      	mov	r1, r9
 8006864:	4640      	mov	r0, r8
 8006866:	47d0      	blx	sl
 8006868:	3001      	adds	r0, #1
 800686a:	d09b      	beq.n	80067a4 <_printf_i+0x164>
 800686c:	3501      	adds	r5, #1
 800686e:	68e3      	ldr	r3, [r4, #12]
 8006870:	9903      	ldr	r1, [sp, #12]
 8006872:	1a5b      	subs	r3, r3, r1
 8006874:	42ab      	cmp	r3, r5
 8006876:	dcf2      	bgt.n	800685e <_printf_i+0x21e>
 8006878:	e7eb      	b.n	8006852 <_printf_i+0x212>
 800687a:	2500      	movs	r5, #0
 800687c:	f104 0619 	add.w	r6, r4, #25
 8006880:	e7f5      	b.n	800686e <_printf_i+0x22e>
 8006882:	bf00      	nop
 8006884:	0800a8b2 	.word	0x0800a8b2
 8006888:	0800a8c3 	.word	0x0800a8c3

0800688c <_scanf_float>:
 800688c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006890:	b087      	sub	sp, #28
 8006892:	4617      	mov	r7, r2
 8006894:	9303      	str	r3, [sp, #12]
 8006896:	688b      	ldr	r3, [r1, #8]
 8006898:	1e5a      	subs	r2, r3, #1
 800689a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800689e:	bf83      	ittte	hi
 80068a0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80068a4:	195b      	addhi	r3, r3, r5
 80068a6:	9302      	strhi	r3, [sp, #8]
 80068a8:	2300      	movls	r3, #0
 80068aa:	bf86      	itte	hi
 80068ac:	f240 135d 	movwhi	r3, #349	; 0x15d
 80068b0:	608b      	strhi	r3, [r1, #8]
 80068b2:	9302      	strls	r3, [sp, #8]
 80068b4:	680b      	ldr	r3, [r1, #0]
 80068b6:	468b      	mov	fp, r1
 80068b8:	2500      	movs	r5, #0
 80068ba:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80068be:	f84b 3b1c 	str.w	r3, [fp], #28
 80068c2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80068c6:	4680      	mov	r8, r0
 80068c8:	460c      	mov	r4, r1
 80068ca:	465e      	mov	r6, fp
 80068cc:	46aa      	mov	sl, r5
 80068ce:	46a9      	mov	r9, r5
 80068d0:	9501      	str	r5, [sp, #4]
 80068d2:	68a2      	ldr	r2, [r4, #8]
 80068d4:	b152      	cbz	r2, 80068ec <_scanf_float+0x60>
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	2b4e      	cmp	r3, #78	; 0x4e
 80068dc:	d864      	bhi.n	80069a8 <_scanf_float+0x11c>
 80068de:	2b40      	cmp	r3, #64	; 0x40
 80068e0:	d83c      	bhi.n	800695c <_scanf_float+0xd0>
 80068e2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80068e6:	b2c8      	uxtb	r0, r1
 80068e8:	280e      	cmp	r0, #14
 80068ea:	d93a      	bls.n	8006962 <_scanf_float+0xd6>
 80068ec:	f1b9 0f00 	cmp.w	r9, #0
 80068f0:	d003      	beq.n	80068fa <_scanf_float+0x6e>
 80068f2:	6823      	ldr	r3, [r4, #0]
 80068f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068f8:	6023      	str	r3, [r4, #0]
 80068fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80068fe:	f1ba 0f01 	cmp.w	sl, #1
 8006902:	f200 8113 	bhi.w	8006b2c <_scanf_float+0x2a0>
 8006906:	455e      	cmp	r6, fp
 8006908:	f200 8105 	bhi.w	8006b16 <_scanf_float+0x28a>
 800690c:	2501      	movs	r5, #1
 800690e:	4628      	mov	r0, r5
 8006910:	b007      	add	sp, #28
 8006912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006916:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800691a:	2a0d      	cmp	r2, #13
 800691c:	d8e6      	bhi.n	80068ec <_scanf_float+0x60>
 800691e:	a101      	add	r1, pc, #4	; (adr r1, 8006924 <_scanf_float+0x98>)
 8006920:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006924:	08006a63 	.word	0x08006a63
 8006928:	080068ed 	.word	0x080068ed
 800692c:	080068ed 	.word	0x080068ed
 8006930:	080068ed 	.word	0x080068ed
 8006934:	08006ac3 	.word	0x08006ac3
 8006938:	08006a9b 	.word	0x08006a9b
 800693c:	080068ed 	.word	0x080068ed
 8006940:	080068ed 	.word	0x080068ed
 8006944:	08006a71 	.word	0x08006a71
 8006948:	080068ed 	.word	0x080068ed
 800694c:	080068ed 	.word	0x080068ed
 8006950:	080068ed 	.word	0x080068ed
 8006954:	080068ed 	.word	0x080068ed
 8006958:	08006a29 	.word	0x08006a29
 800695c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006960:	e7db      	b.n	800691a <_scanf_float+0x8e>
 8006962:	290e      	cmp	r1, #14
 8006964:	d8c2      	bhi.n	80068ec <_scanf_float+0x60>
 8006966:	a001      	add	r0, pc, #4	; (adr r0, 800696c <_scanf_float+0xe0>)
 8006968:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800696c:	08006a1b 	.word	0x08006a1b
 8006970:	080068ed 	.word	0x080068ed
 8006974:	08006a1b 	.word	0x08006a1b
 8006978:	08006aaf 	.word	0x08006aaf
 800697c:	080068ed 	.word	0x080068ed
 8006980:	080069c9 	.word	0x080069c9
 8006984:	08006a05 	.word	0x08006a05
 8006988:	08006a05 	.word	0x08006a05
 800698c:	08006a05 	.word	0x08006a05
 8006990:	08006a05 	.word	0x08006a05
 8006994:	08006a05 	.word	0x08006a05
 8006998:	08006a05 	.word	0x08006a05
 800699c:	08006a05 	.word	0x08006a05
 80069a0:	08006a05 	.word	0x08006a05
 80069a4:	08006a05 	.word	0x08006a05
 80069a8:	2b6e      	cmp	r3, #110	; 0x6e
 80069aa:	d809      	bhi.n	80069c0 <_scanf_float+0x134>
 80069ac:	2b60      	cmp	r3, #96	; 0x60
 80069ae:	d8b2      	bhi.n	8006916 <_scanf_float+0x8a>
 80069b0:	2b54      	cmp	r3, #84	; 0x54
 80069b2:	d077      	beq.n	8006aa4 <_scanf_float+0x218>
 80069b4:	2b59      	cmp	r3, #89	; 0x59
 80069b6:	d199      	bne.n	80068ec <_scanf_float+0x60>
 80069b8:	2d07      	cmp	r5, #7
 80069ba:	d197      	bne.n	80068ec <_scanf_float+0x60>
 80069bc:	2508      	movs	r5, #8
 80069be:	e029      	b.n	8006a14 <_scanf_float+0x188>
 80069c0:	2b74      	cmp	r3, #116	; 0x74
 80069c2:	d06f      	beq.n	8006aa4 <_scanf_float+0x218>
 80069c4:	2b79      	cmp	r3, #121	; 0x79
 80069c6:	e7f6      	b.n	80069b6 <_scanf_float+0x12a>
 80069c8:	6821      	ldr	r1, [r4, #0]
 80069ca:	05c8      	lsls	r0, r1, #23
 80069cc:	d51a      	bpl.n	8006a04 <_scanf_float+0x178>
 80069ce:	9b02      	ldr	r3, [sp, #8]
 80069d0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80069d4:	6021      	str	r1, [r4, #0]
 80069d6:	f109 0901 	add.w	r9, r9, #1
 80069da:	b11b      	cbz	r3, 80069e4 <_scanf_float+0x158>
 80069dc:	3b01      	subs	r3, #1
 80069de:	3201      	adds	r2, #1
 80069e0:	9302      	str	r3, [sp, #8]
 80069e2:	60a2      	str	r2, [r4, #8]
 80069e4:	68a3      	ldr	r3, [r4, #8]
 80069e6:	3b01      	subs	r3, #1
 80069e8:	60a3      	str	r3, [r4, #8]
 80069ea:	6923      	ldr	r3, [r4, #16]
 80069ec:	3301      	adds	r3, #1
 80069ee:	6123      	str	r3, [r4, #16]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	3b01      	subs	r3, #1
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	607b      	str	r3, [r7, #4]
 80069f8:	f340 8084 	ble.w	8006b04 <_scanf_float+0x278>
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	3301      	adds	r3, #1
 8006a00:	603b      	str	r3, [r7, #0]
 8006a02:	e766      	b.n	80068d2 <_scanf_float+0x46>
 8006a04:	eb1a 0f05 	cmn.w	sl, r5
 8006a08:	f47f af70 	bne.w	80068ec <_scanf_float+0x60>
 8006a0c:	6822      	ldr	r2, [r4, #0]
 8006a0e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006a12:	6022      	str	r2, [r4, #0]
 8006a14:	f806 3b01 	strb.w	r3, [r6], #1
 8006a18:	e7e4      	b.n	80069e4 <_scanf_float+0x158>
 8006a1a:	6822      	ldr	r2, [r4, #0]
 8006a1c:	0610      	lsls	r0, r2, #24
 8006a1e:	f57f af65 	bpl.w	80068ec <_scanf_float+0x60>
 8006a22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a26:	e7f4      	b.n	8006a12 <_scanf_float+0x186>
 8006a28:	f1ba 0f00 	cmp.w	sl, #0
 8006a2c:	d10e      	bne.n	8006a4c <_scanf_float+0x1c0>
 8006a2e:	f1b9 0f00 	cmp.w	r9, #0
 8006a32:	d10e      	bne.n	8006a52 <_scanf_float+0x1c6>
 8006a34:	6822      	ldr	r2, [r4, #0]
 8006a36:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006a3a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006a3e:	d108      	bne.n	8006a52 <_scanf_float+0x1c6>
 8006a40:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006a44:	6022      	str	r2, [r4, #0]
 8006a46:	f04f 0a01 	mov.w	sl, #1
 8006a4a:	e7e3      	b.n	8006a14 <_scanf_float+0x188>
 8006a4c:	f1ba 0f02 	cmp.w	sl, #2
 8006a50:	d055      	beq.n	8006afe <_scanf_float+0x272>
 8006a52:	2d01      	cmp	r5, #1
 8006a54:	d002      	beq.n	8006a5c <_scanf_float+0x1d0>
 8006a56:	2d04      	cmp	r5, #4
 8006a58:	f47f af48 	bne.w	80068ec <_scanf_float+0x60>
 8006a5c:	3501      	adds	r5, #1
 8006a5e:	b2ed      	uxtb	r5, r5
 8006a60:	e7d8      	b.n	8006a14 <_scanf_float+0x188>
 8006a62:	f1ba 0f01 	cmp.w	sl, #1
 8006a66:	f47f af41 	bne.w	80068ec <_scanf_float+0x60>
 8006a6a:	f04f 0a02 	mov.w	sl, #2
 8006a6e:	e7d1      	b.n	8006a14 <_scanf_float+0x188>
 8006a70:	b97d      	cbnz	r5, 8006a92 <_scanf_float+0x206>
 8006a72:	f1b9 0f00 	cmp.w	r9, #0
 8006a76:	f47f af3c 	bne.w	80068f2 <_scanf_float+0x66>
 8006a7a:	6822      	ldr	r2, [r4, #0]
 8006a7c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006a80:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006a84:	f47f af39 	bne.w	80068fa <_scanf_float+0x6e>
 8006a88:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006a8c:	6022      	str	r2, [r4, #0]
 8006a8e:	2501      	movs	r5, #1
 8006a90:	e7c0      	b.n	8006a14 <_scanf_float+0x188>
 8006a92:	2d03      	cmp	r5, #3
 8006a94:	d0e2      	beq.n	8006a5c <_scanf_float+0x1d0>
 8006a96:	2d05      	cmp	r5, #5
 8006a98:	e7de      	b.n	8006a58 <_scanf_float+0x1cc>
 8006a9a:	2d02      	cmp	r5, #2
 8006a9c:	f47f af26 	bne.w	80068ec <_scanf_float+0x60>
 8006aa0:	2503      	movs	r5, #3
 8006aa2:	e7b7      	b.n	8006a14 <_scanf_float+0x188>
 8006aa4:	2d06      	cmp	r5, #6
 8006aa6:	f47f af21 	bne.w	80068ec <_scanf_float+0x60>
 8006aaa:	2507      	movs	r5, #7
 8006aac:	e7b2      	b.n	8006a14 <_scanf_float+0x188>
 8006aae:	6822      	ldr	r2, [r4, #0]
 8006ab0:	0591      	lsls	r1, r2, #22
 8006ab2:	f57f af1b 	bpl.w	80068ec <_scanf_float+0x60>
 8006ab6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006aba:	6022      	str	r2, [r4, #0]
 8006abc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006ac0:	e7a8      	b.n	8006a14 <_scanf_float+0x188>
 8006ac2:	6822      	ldr	r2, [r4, #0]
 8006ac4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006ac8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006acc:	d006      	beq.n	8006adc <_scanf_float+0x250>
 8006ace:	0550      	lsls	r0, r2, #21
 8006ad0:	f57f af0c 	bpl.w	80068ec <_scanf_float+0x60>
 8006ad4:	f1b9 0f00 	cmp.w	r9, #0
 8006ad8:	f43f af0f 	beq.w	80068fa <_scanf_float+0x6e>
 8006adc:	0591      	lsls	r1, r2, #22
 8006ade:	bf58      	it	pl
 8006ae0:	9901      	ldrpl	r1, [sp, #4]
 8006ae2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006ae6:	bf58      	it	pl
 8006ae8:	eba9 0101 	subpl.w	r1, r9, r1
 8006aec:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006af0:	bf58      	it	pl
 8006af2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006af6:	6022      	str	r2, [r4, #0]
 8006af8:	f04f 0900 	mov.w	r9, #0
 8006afc:	e78a      	b.n	8006a14 <_scanf_float+0x188>
 8006afe:	f04f 0a03 	mov.w	sl, #3
 8006b02:	e787      	b.n	8006a14 <_scanf_float+0x188>
 8006b04:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006b08:	4639      	mov	r1, r7
 8006b0a:	4640      	mov	r0, r8
 8006b0c:	4798      	blx	r3
 8006b0e:	2800      	cmp	r0, #0
 8006b10:	f43f aedf 	beq.w	80068d2 <_scanf_float+0x46>
 8006b14:	e6ea      	b.n	80068ec <_scanf_float+0x60>
 8006b16:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b1a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b1e:	463a      	mov	r2, r7
 8006b20:	4640      	mov	r0, r8
 8006b22:	4798      	blx	r3
 8006b24:	6923      	ldr	r3, [r4, #16]
 8006b26:	3b01      	subs	r3, #1
 8006b28:	6123      	str	r3, [r4, #16]
 8006b2a:	e6ec      	b.n	8006906 <_scanf_float+0x7a>
 8006b2c:	1e6b      	subs	r3, r5, #1
 8006b2e:	2b06      	cmp	r3, #6
 8006b30:	d825      	bhi.n	8006b7e <_scanf_float+0x2f2>
 8006b32:	2d02      	cmp	r5, #2
 8006b34:	d836      	bhi.n	8006ba4 <_scanf_float+0x318>
 8006b36:	455e      	cmp	r6, fp
 8006b38:	f67f aee8 	bls.w	800690c <_scanf_float+0x80>
 8006b3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b40:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b44:	463a      	mov	r2, r7
 8006b46:	4640      	mov	r0, r8
 8006b48:	4798      	blx	r3
 8006b4a:	6923      	ldr	r3, [r4, #16]
 8006b4c:	3b01      	subs	r3, #1
 8006b4e:	6123      	str	r3, [r4, #16]
 8006b50:	e7f1      	b.n	8006b36 <_scanf_float+0x2aa>
 8006b52:	9802      	ldr	r0, [sp, #8]
 8006b54:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b58:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006b5c:	9002      	str	r0, [sp, #8]
 8006b5e:	463a      	mov	r2, r7
 8006b60:	4640      	mov	r0, r8
 8006b62:	4798      	blx	r3
 8006b64:	6923      	ldr	r3, [r4, #16]
 8006b66:	3b01      	subs	r3, #1
 8006b68:	6123      	str	r3, [r4, #16]
 8006b6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b6e:	fa5f fa8a 	uxtb.w	sl, sl
 8006b72:	f1ba 0f02 	cmp.w	sl, #2
 8006b76:	d1ec      	bne.n	8006b52 <_scanf_float+0x2c6>
 8006b78:	3d03      	subs	r5, #3
 8006b7a:	b2ed      	uxtb	r5, r5
 8006b7c:	1b76      	subs	r6, r6, r5
 8006b7e:	6823      	ldr	r3, [r4, #0]
 8006b80:	05da      	lsls	r2, r3, #23
 8006b82:	d52f      	bpl.n	8006be4 <_scanf_float+0x358>
 8006b84:	055b      	lsls	r3, r3, #21
 8006b86:	d510      	bpl.n	8006baa <_scanf_float+0x31e>
 8006b88:	455e      	cmp	r6, fp
 8006b8a:	f67f aebf 	bls.w	800690c <_scanf_float+0x80>
 8006b8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b92:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b96:	463a      	mov	r2, r7
 8006b98:	4640      	mov	r0, r8
 8006b9a:	4798      	blx	r3
 8006b9c:	6923      	ldr	r3, [r4, #16]
 8006b9e:	3b01      	subs	r3, #1
 8006ba0:	6123      	str	r3, [r4, #16]
 8006ba2:	e7f1      	b.n	8006b88 <_scanf_float+0x2fc>
 8006ba4:	46aa      	mov	sl, r5
 8006ba6:	9602      	str	r6, [sp, #8]
 8006ba8:	e7df      	b.n	8006b6a <_scanf_float+0x2de>
 8006baa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006bae:	6923      	ldr	r3, [r4, #16]
 8006bb0:	2965      	cmp	r1, #101	; 0x65
 8006bb2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006bb6:	f106 35ff 	add.w	r5, r6, #4294967295
 8006bba:	6123      	str	r3, [r4, #16]
 8006bbc:	d00c      	beq.n	8006bd8 <_scanf_float+0x34c>
 8006bbe:	2945      	cmp	r1, #69	; 0x45
 8006bc0:	d00a      	beq.n	8006bd8 <_scanf_float+0x34c>
 8006bc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bc6:	463a      	mov	r2, r7
 8006bc8:	4640      	mov	r0, r8
 8006bca:	4798      	blx	r3
 8006bcc:	6923      	ldr	r3, [r4, #16]
 8006bce:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006bd2:	3b01      	subs	r3, #1
 8006bd4:	1eb5      	subs	r5, r6, #2
 8006bd6:	6123      	str	r3, [r4, #16]
 8006bd8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bdc:	463a      	mov	r2, r7
 8006bde:	4640      	mov	r0, r8
 8006be0:	4798      	blx	r3
 8006be2:	462e      	mov	r6, r5
 8006be4:	6825      	ldr	r5, [r4, #0]
 8006be6:	f015 0510 	ands.w	r5, r5, #16
 8006bea:	d158      	bne.n	8006c9e <_scanf_float+0x412>
 8006bec:	7035      	strb	r5, [r6, #0]
 8006bee:	6823      	ldr	r3, [r4, #0]
 8006bf0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006bf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bf8:	d11c      	bne.n	8006c34 <_scanf_float+0x3a8>
 8006bfa:	9b01      	ldr	r3, [sp, #4]
 8006bfc:	454b      	cmp	r3, r9
 8006bfe:	eba3 0209 	sub.w	r2, r3, r9
 8006c02:	d124      	bne.n	8006c4e <_scanf_float+0x3c2>
 8006c04:	2200      	movs	r2, #0
 8006c06:	4659      	mov	r1, fp
 8006c08:	4640      	mov	r0, r8
 8006c0a:	f000 fe9b 	bl	8007944 <_strtod_r>
 8006c0e:	9b03      	ldr	r3, [sp, #12]
 8006c10:	6821      	ldr	r1, [r4, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f011 0f02 	tst.w	r1, #2
 8006c18:	ec57 6b10 	vmov	r6, r7, d0
 8006c1c:	f103 0204 	add.w	r2, r3, #4
 8006c20:	d020      	beq.n	8006c64 <_scanf_float+0x3d8>
 8006c22:	9903      	ldr	r1, [sp, #12]
 8006c24:	600a      	str	r2, [r1, #0]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	e9c3 6700 	strd	r6, r7, [r3]
 8006c2c:	68e3      	ldr	r3, [r4, #12]
 8006c2e:	3301      	adds	r3, #1
 8006c30:	60e3      	str	r3, [r4, #12]
 8006c32:	e66c      	b.n	800690e <_scanf_float+0x82>
 8006c34:	9b04      	ldr	r3, [sp, #16]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d0e4      	beq.n	8006c04 <_scanf_float+0x378>
 8006c3a:	9905      	ldr	r1, [sp, #20]
 8006c3c:	230a      	movs	r3, #10
 8006c3e:	462a      	mov	r2, r5
 8006c40:	3101      	adds	r1, #1
 8006c42:	4640      	mov	r0, r8
 8006c44:	f000 ff08 	bl	8007a58 <_strtol_r>
 8006c48:	9b04      	ldr	r3, [sp, #16]
 8006c4a:	9e05      	ldr	r6, [sp, #20]
 8006c4c:	1ac2      	subs	r2, r0, r3
 8006c4e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006c52:	429e      	cmp	r6, r3
 8006c54:	bf28      	it	cs
 8006c56:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006c5a:	4912      	ldr	r1, [pc, #72]	; (8006ca4 <_scanf_float+0x418>)
 8006c5c:	4630      	mov	r0, r6
 8006c5e:	f000 f82b 	bl	8006cb8 <siprintf>
 8006c62:	e7cf      	b.n	8006c04 <_scanf_float+0x378>
 8006c64:	f011 0f04 	tst.w	r1, #4
 8006c68:	9903      	ldr	r1, [sp, #12]
 8006c6a:	600a      	str	r2, [r1, #0]
 8006c6c:	d1db      	bne.n	8006c26 <_scanf_float+0x39a>
 8006c6e:	f8d3 8000 	ldr.w	r8, [r3]
 8006c72:	ee10 2a10 	vmov	r2, s0
 8006c76:	ee10 0a10 	vmov	r0, s0
 8006c7a:	463b      	mov	r3, r7
 8006c7c:	4639      	mov	r1, r7
 8006c7e:	f7f9 ff55 	bl	8000b2c <__aeabi_dcmpun>
 8006c82:	b128      	cbz	r0, 8006c90 <_scanf_float+0x404>
 8006c84:	4808      	ldr	r0, [pc, #32]	; (8006ca8 <_scanf_float+0x41c>)
 8006c86:	f000 f811 	bl	8006cac <nanf>
 8006c8a:	ed88 0a00 	vstr	s0, [r8]
 8006c8e:	e7cd      	b.n	8006c2c <_scanf_float+0x3a0>
 8006c90:	4630      	mov	r0, r6
 8006c92:	4639      	mov	r1, r7
 8006c94:	f7f9 ffa8 	bl	8000be8 <__aeabi_d2f>
 8006c98:	f8c8 0000 	str.w	r0, [r8]
 8006c9c:	e7c6      	b.n	8006c2c <_scanf_float+0x3a0>
 8006c9e:	2500      	movs	r5, #0
 8006ca0:	e635      	b.n	800690e <_scanf_float+0x82>
 8006ca2:	bf00      	nop
 8006ca4:	0800a8d4 	.word	0x0800a8d4
 8006ca8:	0800acf0 	.word	0x0800acf0

08006cac <nanf>:
 8006cac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006cb4 <nanf+0x8>
 8006cb0:	4770      	bx	lr
 8006cb2:	bf00      	nop
 8006cb4:	7fc00000 	.word	0x7fc00000

08006cb8 <siprintf>:
 8006cb8:	b40e      	push	{r1, r2, r3}
 8006cba:	b500      	push	{lr}
 8006cbc:	b09c      	sub	sp, #112	; 0x70
 8006cbe:	ab1d      	add	r3, sp, #116	; 0x74
 8006cc0:	9002      	str	r0, [sp, #8]
 8006cc2:	9006      	str	r0, [sp, #24]
 8006cc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006cc8:	4809      	ldr	r0, [pc, #36]	; (8006cf0 <siprintf+0x38>)
 8006cca:	9107      	str	r1, [sp, #28]
 8006ccc:	9104      	str	r1, [sp, #16]
 8006cce:	4909      	ldr	r1, [pc, #36]	; (8006cf4 <siprintf+0x3c>)
 8006cd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cd4:	9105      	str	r1, [sp, #20]
 8006cd6:	6800      	ldr	r0, [r0, #0]
 8006cd8:	9301      	str	r3, [sp, #4]
 8006cda:	a902      	add	r1, sp, #8
 8006cdc:	f002 fea4 	bl	8009a28 <_svfiprintf_r>
 8006ce0:	9b02      	ldr	r3, [sp, #8]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	701a      	strb	r2, [r3, #0]
 8006ce6:	b01c      	add	sp, #112	; 0x70
 8006ce8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006cec:	b003      	add	sp, #12
 8006cee:	4770      	bx	lr
 8006cf0:	2000000c 	.word	0x2000000c
 8006cf4:	ffff0208 	.word	0xffff0208

08006cf8 <sulp>:
 8006cf8:	b570      	push	{r4, r5, r6, lr}
 8006cfa:	4604      	mov	r4, r0
 8006cfc:	460d      	mov	r5, r1
 8006cfe:	ec45 4b10 	vmov	d0, r4, r5
 8006d02:	4616      	mov	r6, r2
 8006d04:	f002 fc2c 	bl	8009560 <__ulp>
 8006d08:	ec51 0b10 	vmov	r0, r1, d0
 8006d0c:	b17e      	cbz	r6, 8006d2e <sulp+0x36>
 8006d0e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006d12:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	dd09      	ble.n	8006d2e <sulp+0x36>
 8006d1a:	051b      	lsls	r3, r3, #20
 8006d1c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006d20:	2400      	movs	r4, #0
 8006d22:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006d26:	4622      	mov	r2, r4
 8006d28:	462b      	mov	r3, r5
 8006d2a:	f7f9 fc65 	bl	80005f8 <__aeabi_dmul>
 8006d2e:	bd70      	pop	{r4, r5, r6, pc}

08006d30 <_strtod_l>:
 8006d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d34:	b0a3      	sub	sp, #140	; 0x8c
 8006d36:	461f      	mov	r7, r3
 8006d38:	2300      	movs	r3, #0
 8006d3a:	931e      	str	r3, [sp, #120]	; 0x78
 8006d3c:	4ba4      	ldr	r3, [pc, #656]	; (8006fd0 <_strtod_l+0x2a0>)
 8006d3e:	9219      	str	r2, [sp, #100]	; 0x64
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	9307      	str	r3, [sp, #28]
 8006d44:	4604      	mov	r4, r0
 8006d46:	4618      	mov	r0, r3
 8006d48:	4688      	mov	r8, r1
 8006d4a:	f7f9 fa41 	bl	80001d0 <strlen>
 8006d4e:	f04f 0a00 	mov.w	sl, #0
 8006d52:	4605      	mov	r5, r0
 8006d54:	f04f 0b00 	mov.w	fp, #0
 8006d58:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006d5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d5e:	781a      	ldrb	r2, [r3, #0]
 8006d60:	2a2b      	cmp	r2, #43	; 0x2b
 8006d62:	d04c      	beq.n	8006dfe <_strtod_l+0xce>
 8006d64:	d839      	bhi.n	8006dda <_strtod_l+0xaa>
 8006d66:	2a0d      	cmp	r2, #13
 8006d68:	d832      	bhi.n	8006dd0 <_strtod_l+0xa0>
 8006d6a:	2a08      	cmp	r2, #8
 8006d6c:	d832      	bhi.n	8006dd4 <_strtod_l+0xa4>
 8006d6e:	2a00      	cmp	r2, #0
 8006d70:	d03c      	beq.n	8006dec <_strtod_l+0xbc>
 8006d72:	2300      	movs	r3, #0
 8006d74:	930e      	str	r3, [sp, #56]	; 0x38
 8006d76:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006d78:	7833      	ldrb	r3, [r6, #0]
 8006d7a:	2b30      	cmp	r3, #48	; 0x30
 8006d7c:	f040 80b4 	bne.w	8006ee8 <_strtod_l+0x1b8>
 8006d80:	7873      	ldrb	r3, [r6, #1]
 8006d82:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006d86:	2b58      	cmp	r3, #88	; 0x58
 8006d88:	d16c      	bne.n	8006e64 <_strtod_l+0x134>
 8006d8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d8c:	9301      	str	r3, [sp, #4]
 8006d8e:	ab1e      	add	r3, sp, #120	; 0x78
 8006d90:	9702      	str	r7, [sp, #8]
 8006d92:	9300      	str	r3, [sp, #0]
 8006d94:	4a8f      	ldr	r2, [pc, #572]	; (8006fd4 <_strtod_l+0x2a4>)
 8006d96:	ab1f      	add	r3, sp, #124	; 0x7c
 8006d98:	a91d      	add	r1, sp, #116	; 0x74
 8006d9a:	4620      	mov	r0, r4
 8006d9c:	f001 fd40 	bl	8008820 <__gethex>
 8006da0:	f010 0707 	ands.w	r7, r0, #7
 8006da4:	4605      	mov	r5, r0
 8006da6:	d005      	beq.n	8006db4 <_strtod_l+0x84>
 8006da8:	2f06      	cmp	r7, #6
 8006daa:	d12a      	bne.n	8006e02 <_strtod_l+0xd2>
 8006dac:	3601      	adds	r6, #1
 8006dae:	2300      	movs	r3, #0
 8006db0:	961d      	str	r6, [sp, #116]	; 0x74
 8006db2:	930e      	str	r3, [sp, #56]	; 0x38
 8006db4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f040 8596 	bne.w	80078e8 <_strtod_l+0xbb8>
 8006dbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dbe:	b1db      	cbz	r3, 8006df8 <_strtod_l+0xc8>
 8006dc0:	4652      	mov	r2, sl
 8006dc2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006dc6:	ec43 2b10 	vmov	d0, r2, r3
 8006dca:	b023      	add	sp, #140	; 0x8c
 8006dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dd0:	2a20      	cmp	r2, #32
 8006dd2:	d1ce      	bne.n	8006d72 <_strtod_l+0x42>
 8006dd4:	3301      	adds	r3, #1
 8006dd6:	931d      	str	r3, [sp, #116]	; 0x74
 8006dd8:	e7c0      	b.n	8006d5c <_strtod_l+0x2c>
 8006dda:	2a2d      	cmp	r2, #45	; 0x2d
 8006ddc:	d1c9      	bne.n	8006d72 <_strtod_l+0x42>
 8006dde:	2201      	movs	r2, #1
 8006de0:	920e      	str	r2, [sp, #56]	; 0x38
 8006de2:	1c5a      	adds	r2, r3, #1
 8006de4:	921d      	str	r2, [sp, #116]	; 0x74
 8006de6:	785b      	ldrb	r3, [r3, #1]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d1c4      	bne.n	8006d76 <_strtod_l+0x46>
 8006dec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006dee:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	f040 8576 	bne.w	80078e4 <_strtod_l+0xbb4>
 8006df8:	4652      	mov	r2, sl
 8006dfa:	465b      	mov	r3, fp
 8006dfc:	e7e3      	b.n	8006dc6 <_strtod_l+0x96>
 8006dfe:	2200      	movs	r2, #0
 8006e00:	e7ee      	b.n	8006de0 <_strtod_l+0xb0>
 8006e02:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006e04:	b13a      	cbz	r2, 8006e16 <_strtod_l+0xe6>
 8006e06:	2135      	movs	r1, #53	; 0x35
 8006e08:	a820      	add	r0, sp, #128	; 0x80
 8006e0a:	f002 fcb4 	bl	8009776 <__copybits>
 8006e0e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006e10:	4620      	mov	r0, r4
 8006e12:	f002 f879 	bl	8008f08 <_Bfree>
 8006e16:	3f01      	subs	r7, #1
 8006e18:	2f05      	cmp	r7, #5
 8006e1a:	d807      	bhi.n	8006e2c <_strtod_l+0xfc>
 8006e1c:	e8df f007 	tbb	[pc, r7]
 8006e20:	1d180b0e 	.word	0x1d180b0e
 8006e24:	030e      	.short	0x030e
 8006e26:	f04f 0b00 	mov.w	fp, #0
 8006e2a:	46da      	mov	sl, fp
 8006e2c:	0728      	lsls	r0, r5, #28
 8006e2e:	d5c1      	bpl.n	8006db4 <_strtod_l+0x84>
 8006e30:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006e34:	e7be      	b.n	8006db4 <_strtod_l+0x84>
 8006e36:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8006e3a:	e7f7      	b.n	8006e2c <_strtod_l+0xfc>
 8006e3c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006e40:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006e42:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006e46:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006e4a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006e4e:	e7ed      	b.n	8006e2c <_strtod_l+0xfc>
 8006e50:	f8df b184 	ldr.w	fp, [pc, #388]	; 8006fd8 <_strtod_l+0x2a8>
 8006e54:	f04f 0a00 	mov.w	sl, #0
 8006e58:	e7e8      	b.n	8006e2c <_strtod_l+0xfc>
 8006e5a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006e5e:	f04f 3aff 	mov.w	sl, #4294967295
 8006e62:	e7e3      	b.n	8006e2c <_strtod_l+0xfc>
 8006e64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e66:	1c5a      	adds	r2, r3, #1
 8006e68:	921d      	str	r2, [sp, #116]	; 0x74
 8006e6a:	785b      	ldrb	r3, [r3, #1]
 8006e6c:	2b30      	cmp	r3, #48	; 0x30
 8006e6e:	d0f9      	beq.n	8006e64 <_strtod_l+0x134>
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d09f      	beq.n	8006db4 <_strtod_l+0x84>
 8006e74:	2301      	movs	r3, #1
 8006e76:	f04f 0900 	mov.w	r9, #0
 8006e7a:	9304      	str	r3, [sp, #16]
 8006e7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e7e:	930a      	str	r3, [sp, #40]	; 0x28
 8006e80:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006e84:	464f      	mov	r7, r9
 8006e86:	220a      	movs	r2, #10
 8006e88:	981d      	ldr	r0, [sp, #116]	; 0x74
 8006e8a:	7806      	ldrb	r6, [r0, #0]
 8006e8c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006e90:	b2d9      	uxtb	r1, r3
 8006e92:	2909      	cmp	r1, #9
 8006e94:	d92a      	bls.n	8006eec <_strtod_l+0x1bc>
 8006e96:	9907      	ldr	r1, [sp, #28]
 8006e98:	462a      	mov	r2, r5
 8006e9a:	f002 fedd 	bl	8009c58 <strncmp>
 8006e9e:	b398      	cbz	r0, 8006f08 <_strtod_l+0x1d8>
 8006ea0:	2000      	movs	r0, #0
 8006ea2:	4633      	mov	r3, r6
 8006ea4:	463d      	mov	r5, r7
 8006ea6:	9007      	str	r0, [sp, #28]
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	2b65      	cmp	r3, #101	; 0x65
 8006eac:	d001      	beq.n	8006eb2 <_strtod_l+0x182>
 8006eae:	2b45      	cmp	r3, #69	; 0x45
 8006eb0:	d118      	bne.n	8006ee4 <_strtod_l+0x1b4>
 8006eb2:	b91d      	cbnz	r5, 8006ebc <_strtod_l+0x18c>
 8006eb4:	9b04      	ldr	r3, [sp, #16]
 8006eb6:	4303      	orrs	r3, r0
 8006eb8:	d098      	beq.n	8006dec <_strtod_l+0xbc>
 8006eba:	2500      	movs	r5, #0
 8006ebc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006ec0:	f108 0301 	add.w	r3, r8, #1
 8006ec4:	931d      	str	r3, [sp, #116]	; 0x74
 8006ec6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006eca:	2b2b      	cmp	r3, #43	; 0x2b
 8006ecc:	d075      	beq.n	8006fba <_strtod_l+0x28a>
 8006ece:	2b2d      	cmp	r3, #45	; 0x2d
 8006ed0:	d07b      	beq.n	8006fca <_strtod_l+0x29a>
 8006ed2:	f04f 0c00 	mov.w	ip, #0
 8006ed6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006eda:	2909      	cmp	r1, #9
 8006edc:	f240 8082 	bls.w	8006fe4 <_strtod_l+0x2b4>
 8006ee0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006ee4:	2600      	movs	r6, #0
 8006ee6:	e09d      	b.n	8007024 <_strtod_l+0x2f4>
 8006ee8:	2300      	movs	r3, #0
 8006eea:	e7c4      	b.n	8006e76 <_strtod_l+0x146>
 8006eec:	2f08      	cmp	r7, #8
 8006eee:	bfd8      	it	le
 8006ef0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006ef2:	f100 0001 	add.w	r0, r0, #1
 8006ef6:	bfda      	itte	le
 8006ef8:	fb02 3301 	mlale	r3, r2, r1, r3
 8006efc:	9309      	strle	r3, [sp, #36]	; 0x24
 8006efe:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006f02:	3701      	adds	r7, #1
 8006f04:	901d      	str	r0, [sp, #116]	; 0x74
 8006f06:	e7bf      	b.n	8006e88 <_strtod_l+0x158>
 8006f08:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f0a:	195a      	adds	r2, r3, r5
 8006f0c:	921d      	str	r2, [sp, #116]	; 0x74
 8006f0e:	5d5b      	ldrb	r3, [r3, r5]
 8006f10:	2f00      	cmp	r7, #0
 8006f12:	d037      	beq.n	8006f84 <_strtod_l+0x254>
 8006f14:	9007      	str	r0, [sp, #28]
 8006f16:	463d      	mov	r5, r7
 8006f18:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006f1c:	2a09      	cmp	r2, #9
 8006f1e:	d912      	bls.n	8006f46 <_strtod_l+0x216>
 8006f20:	2201      	movs	r2, #1
 8006f22:	e7c2      	b.n	8006eaa <_strtod_l+0x17a>
 8006f24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f26:	1c5a      	adds	r2, r3, #1
 8006f28:	921d      	str	r2, [sp, #116]	; 0x74
 8006f2a:	785b      	ldrb	r3, [r3, #1]
 8006f2c:	3001      	adds	r0, #1
 8006f2e:	2b30      	cmp	r3, #48	; 0x30
 8006f30:	d0f8      	beq.n	8006f24 <_strtod_l+0x1f4>
 8006f32:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006f36:	2a08      	cmp	r2, #8
 8006f38:	f200 84db 	bhi.w	80078f2 <_strtod_l+0xbc2>
 8006f3c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006f3e:	9007      	str	r0, [sp, #28]
 8006f40:	2000      	movs	r0, #0
 8006f42:	920a      	str	r2, [sp, #40]	; 0x28
 8006f44:	4605      	mov	r5, r0
 8006f46:	3b30      	subs	r3, #48	; 0x30
 8006f48:	f100 0201 	add.w	r2, r0, #1
 8006f4c:	d014      	beq.n	8006f78 <_strtod_l+0x248>
 8006f4e:	9907      	ldr	r1, [sp, #28]
 8006f50:	4411      	add	r1, r2
 8006f52:	9107      	str	r1, [sp, #28]
 8006f54:	462a      	mov	r2, r5
 8006f56:	eb00 0e05 	add.w	lr, r0, r5
 8006f5a:	210a      	movs	r1, #10
 8006f5c:	4572      	cmp	r2, lr
 8006f5e:	d113      	bne.n	8006f88 <_strtod_l+0x258>
 8006f60:	182a      	adds	r2, r5, r0
 8006f62:	2a08      	cmp	r2, #8
 8006f64:	f105 0501 	add.w	r5, r5, #1
 8006f68:	4405      	add	r5, r0
 8006f6a:	dc1c      	bgt.n	8006fa6 <_strtod_l+0x276>
 8006f6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f6e:	220a      	movs	r2, #10
 8006f70:	fb02 3301 	mla	r3, r2, r1, r3
 8006f74:	9309      	str	r3, [sp, #36]	; 0x24
 8006f76:	2200      	movs	r2, #0
 8006f78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f7a:	1c59      	adds	r1, r3, #1
 8006f7c:	911d      	str	r1, [sp, #116]	; 0x74
 8006f7e:	785b      	ldrb	r3, [r3, #1]
 8006f80:	4610      	mov	r0, r2
 8006f82:	e7c9      	b.n	8006f18 <_strtod_l+0x1e8>
 8006f84:	4638      	mov	r0, r7
 8006f86:	e7d2      	b.n	8006f2e <_strtod_l+0x1fe>
 8006f88:	2a08      	cmp	r2, #8
 8006f8a:	dc04      	bgt.n	8006f96 <_strtod_l+0x266>
 8006f8c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006f8e:	434e      	muls	r6, r1
 8006f90:	9609      	str	r6, [sp, #36]	; 0x24
 8006f92:	3201      	adds	r2, #1
 8006f94:	e7e2      	b.n	8006f5c <_strtod_l+0x22c>
 8006f96:	f102 0c01 	add.w	ip, r2, #1
 8006f9a:	f1bc 0f10 	cmp.w	ip, #16
 8006f9e:	bfd8      	it	le
 8006fa0:	fb01 f909 	mulle.w	r9, r1, r9
 8006fa4:	e7f5      	b.n	8006f92 <_strtod_l+0x262>
 8006fa6:	2d10      	cmp	r5, #16
 8006fa8:	bfdc      	itt	le
 8006faa:	220a      	movle	r2, #10
 8006fac:	fb02 3909 	mlale	r9, r2, r9, r3
 8006fb0:	e7e1      	b.n	8006f76 <_strtod_l+0x246>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	9307      	str	r3, [sp, #28]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	e77c      	b.n	8006eb4 <_strtod_l+0x184>
 8006fba:	f04f 0c00 	mov.w	ip, #0
 8006fbe:	f108 0302 	add.w	r3, r8, #2
 8006fc2:	931d      	str	r3, [sp, #116]	; 0x74
 8006fc4:	f898 3002 	ldrb.w	r3, [r8, #2]
 8006fc8:	e785      	b.n	8006ed6 <_strtod_l+0x1a6>
 8006fca:	f04f 0c01 	mov.w	ip, #1
 8006fce:	e7f6      	b.n	8006fbe <_strtod_l+0x28e>
 8006fd0:	0800ab30 	.word	0x0800ab30
 8006fd4:	0800a8dc 	.word	0x0800a8dc
 8006fd8:	7ff00000 	.word	0x7ff00000
 8006fdc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006fde:	1c59      	adds	r1, r3, #1
 8006fe0:	911d      	str	r1, [sp, #116]	; 0x74
 8006fe2:	785b      	ldrb	r3, [r3, #1]
 8006fe4:	2b30      	cmp	r3, #48	; 0x30
 8006fe6:	d0f9      	beq.n	8006fdc <_strtod_l+0x2ac>
 8006fe8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8006fec:	2908      	cmp	r1, #8
 8006fee:	f63f af79 	bhi.w	8006ee4 <_strtod_l+0x1b4>
 8006ff2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006ff6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006ff8:	9308      	str	r3, [sp, #32]
 8006ffa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006ffc:	1c59      	adds	r1, r3, #1
 8006ffe:	911d      	str	r1, [sp, #116]	; 0x74
 8007000:	785b      	ldrb	r3, [r3, #1]
 8007002:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8007006:	2e09      	cmp	r6, #9
 8007008:	d937      	bls.n	800707a <_strtod_l+0x34a>
 800700a:	9e08      	ldr	r6, [sp, #32]
 800700c:	1b89      	subs	r1, r1, r6
 800700e:	2908      	cmp	r1, #8
 8007010:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007014:	dc02      	bgt.n	800701c <_strtod_l+0x2ec>
 8007016:	4576      	cmp	r6, lr
 8007018:	bfa8      	it	ge
 800701a:	4676      	movge	r6, lr
 800701c:	f1bc 0f00 	cmp.w	ip, #0
 8007020:	d000      	beq.n	8007024 <_strtod_l+0x2f4>
 8007022:	4276      	negs	r6, r6
 8007024:	2d00      	cmp	r5, #0
 8007026:	d14f      	bne.n	80070c8 <_strtod_l+0x398>
 8007028:	9904      	ldr	r1, [sp, #16]
 800702a:	4301      	orrs	r1, r0
 800702c:	f47f aec2 	bne.w	8006db4 <_strtod_l+0x84>
 8007030:	2a00      	cmp	r2, #0
 8007032:	f47f aedb 	bne.w	8006dec <_strtod_l+0xbc>
 8007036:	2b69      	cmp	r3, #105	; 0x69
 8007038:	d027      	beq.n	800708a <_strtod_l+0x35a>
 800703a:	dc24      	bgt.n	8007086 <_strtod_l+0x356>
 800703c:	2b49      	cmp	r3, #73	; 0x49
 800703e:	d024      	beq.n	800708a <_strtod_l+0x35a>
 8007040:	2b4e      	cmp	r3, #78	; 0x4e
 8007042:	f47f aed3 	bne.w	8006dec <_strtod_l+0xbc>
 8007046:	499e      	ldr	r1, [pc, #632]	; (80072c0 <_strtod_l+0x590>)
 8007048:	a81d      	add	r0, sp, #116	; 0x74
 800704a:	f001 fe41 	bl	8008cd0 <__match>
 800704e:	2800      	cmp	r0, #0
 8007050:	f43f aecc 	beq.w	8006dec <_strtod_l+0xbc>
 8007054:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	2b28      	cmp	r3, #40	; 0x28
 800705a:	d12d      	bne.n	80070b8 <_strtod_l+0x388>
 800705c:	4999      	ldr	r1, [pc, #612]	; (80072c4 <_strtod_l+0x594>)
 800705e:	aa20      	add	r2, sp, #128	; 0x80
 8007060:	a81d      	add	r0, sp, #116	; 0x74
 8007062:	f001 fe49 	bl	8008cf8 <__hexnan>
 8007066:	2805      	cmp	r0, #5
 8007068:	d126      	bne.n	80070b8 <_strtod_l+0x388>
 800706a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800706c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8007070:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007074:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007078:	e69c      	b.n	8006db4 <_strtod_l+0x84>
 800707a:	210a      	movs	r1, #10
 800707c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007080:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007084:	e7b9      	b.n	8006ffa <_strtod_l+0x2ca>
 8007086:	2b6e      	cmp	r3, #110	; 0x6e
 8007088:	e7db      	b.n	8007042 <_strtod_l+0x312>
 800708a:	498f      	ldr	r1, [pc, #572]	; (80072c8 <_strtod_l+0x598>)
 800708c:	a81d      	add	r0, sp, #116	; 0x74
 800708e:	f001 fe1f 	bl	8008cd0 <__match>
 8007092:	2800      	cmp	r0, #0
 8007094:	f43f aeaa 	beq.w	8006dec <_strtod_l+0xbc>
 8007098:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800709a:	498c      	ldr	r1, [pc, #560]	; (80072cc <_strtod_l+0x59c>)
 800709c:	3b01      	subs	r3, #1
 800709e:	a81d      	add	r0, sp, #116	; 0x74
 80070a0:	931d      	str	r3, [sp, #116]	; 0x74
 80070a2:	f001 fe15 	bl	8008cd0 <__match>
 80070a6:	b910      	cbnz	r0, 80070ae <_strtod_l+0x37e>
 80070a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80070aa:	3301      	adds	r3, #1
 80070ac:	931d      	str	r3, [sp, #116]	; 0x74
 80070ae:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80072dc <_strtod_l+0x5ac>
 80070b2:	f04f 0a00 	mov.w	sl, #0
 80070b6:	e67d      	b.n	8006db4 <_strtod_l+0x84>
 80070b8:	4885      	ldr	r0, [pc, #532]	; (80072d0 <_strtod_l+0x5a0>)
 80070ba:	f002 fdb5 	bl	8009c28 <nan>
 80070be:	ed8d 0b04 	vstr	d0, [sp, #16]
 80070c2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80070c6:	e675      	b.n	8006db4 <_strtod_l+0x84>
 80070c8:	9b07      	ldr	r3, [sp, #28]
 80070ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 80070cc:	1af3      	subs	r3, r6, r3
 80070ce:	2f00      	cmp	r7, #0
 80070d0:	bf08      	it	eq
 80070d2:	462f      	moveq	r7, r5
 80070d4:	2d10      	cmp	r5, #16
 80070d6:	9308      	str	r3, [sp, #32]
 80070d8:	46a8      	mov	r8, r5
 80070da:	bfa8      	it	ge
 80070dc:	f04f 0810 	movge.w	r8, #16
 80070e0:	f7f9 fa10 	bl	8000504 <__aeabi_ui2d>
 80070e4:	2d09      	cmp	r5, #9
 80070e6:	4682      	mov	sl, r0
 80070e8:	468b      	mov	fp, r1
 80070ea:	dd13      	ble.n	8007114 <_strtod_l+0x3e4>
 80070ec:	4b79      	ldr	r3, [pc, #484]	; (80072d4 <_strtod_l+0x5a4>)
 80070ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80070f2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80070f6:	f7f9 fa7f 	bl	80005f8 <__aeabi_dmul>
 80070fa:	4682      	mov	sl, r0
 80070fc:	4648      	mov	r0, r9
 80070fe:	468b      	mov	fp, r1
 8007100:	f7f9 fa00 	bl	8000504 <__aeabi_ui2d>
 8007104:	4602      	mov	r2, r0
 8007106:	460b      	mov	r3, r1
 8007108:	4650      	mov	r0, sl
 800710a:	4659      	mov	r1, fp
 800710c:	f7f9 f8be 	bl	800028c <__adddf3>
 8007110:	4682      	mov	sl, r0
 8007112:	468b      	mov	fp, r1
 8007114:	2d0f      	cmp	r5, #15
 8007116:	dc38      	bgt.n	800718a <_strtod_l+0x45a>
 8007118:	9b08      	ldr	r3, [sp, #32]
 800711a:	2b00      	cmp	r3, #0
 800711c:	f43f ae4a 	beq.w	8006db4 <_strtod_l+0x84>
 8007120:	dd24      	ble.n	800716c <_strtod_l+0x43c>
 8007122:	2b16      	cmp	r3, #22
 8007124:	dc0b      	bgt.n	800713e <_strtod_l+0x40e>
 8007126:	4d6b      	ldr	r5, [pc, #428]	; (80072d4 <_strtod_l+0x5a4>)
 8007128:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800712c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007130:	4652      	mov	r2, sl
 8007132:	465b      	mov	r3, fp
 8007134:	f7f9 fa60 	bl	80005f8 <__aeabi_dmul>
 8007138:	4682      	mov	sl, r0
 800713a:	468b      	mov	fp, r1
 800713c:	e63a      	b.n	8006db4 <_strtod_l+0x84>
 800713e:	9a08      	ldr	r2, [sp, #32]
 8007140:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007144:	4293      	cmp	r3, r2
 8007146:	db20      	blt.n	800718a <_strtod_l+0x45a>
 8007148:	4c62      	ldr	r4, [pc, #392]	; (80072d4 <_strtod_l+0x5a4>)
 800714a:	f1c5 050f 	rsb	r5, r5, #15
 800714e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007152:	4652      	mov	r2, sl
 8007154:	465b      	mov	r3, fp
 8007156:	e9d1 0100 	ldrd	r0, r1, [r1]
 800715a:	f7f9 fa4d 	bl	80005f8 <__aeabi_dmul>
 800715e:	9b08      	ldr	r3, [sp, #32]
 8007160:	1b5d      	subs	r5, r3, r5
 8007162:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007166:	e9d4 2300 	ldrd	r2, r3, [r4]
 800716a:	e7e3      	b.n	8007134 <_strtod_l+0x404>
 800716c:	9b08      	ldr	r3, [sp, #32]
 800716e:	3316      	adds	r3, #22
 8007170:	db0b      	blt.n	800718a <_strtod_l+0x45a>
 8007172:	9b07      	ldr	r3, [sp, #28]
 8007174:	4a57      	ldr	r2, [pc, #348]	; (80072d4 <_strtod_l+0x5a4>)
 8007176:	1b9e      	subs	r6, r3, r6
 8007178:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800717c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007180:	4650      	mov	r0, sl
 8007182:	4659      	mov	r1, fp
 8007184:	f7f9 fb62 	bl	800084c <__aeabi_ddiv>
 8007188:	e7d6      	b.n	8007138 <_strtod_l+0x408>
 800718a:	9b08      	ldr	r3, [sp, #32]
 800718c:	eba5 0808 	sub.w	r8, r5, r8
 8007190:	4498      	add	r8, r3
 8007192:	f1b8 0f00 	cmp.w	r8, #0
 8007196:	dd71      	ble.n	800727c <_strtod_l+0x54c>
 8007198:	f018 030f 	ands.w	r3, r8, #15
 800719c:	d00a      	beq.n	80071b4 <_strtod_l+0x484>
 800719e:	494d      	ldr	r1, [pc, #308]	; (80072d4 <_strtod_l+0x5a4>)
 80071a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80071a4:	4652      	mov	r2, sl
 80071a6:	465b      	mov	r3, fp
 80071a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071ac:	f7f9 fa24 	bl	80005f8 <__aeabi_dmul>
 80071b0:	4682      	mov	sl, r0
 80071b2:	468b      	mov	fp, r1
 80071b4:	f038 080f 	bics.w	r8, r8, #15
 80071b8:	d04d      	beq.n	8007256 <_strtod_l+0x526>
 80071ba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80071be:	dd22      	ble.n	8007206 <_strtod_l+0x4d6>
 80071c0:	2500      	movs	r5, #0
 80071c2:	462e      	mov	r6, r5
 80071c4:	9509      	str	r5, [sp, #36]	; 0x24
 80071c6:	9507      	str	r5, [sp, #28]
 80071c8:	2322      	movs	r3, #34	; 0x22
 80071ca:	f8df b110 	ldr.w	fp, [pc, #272]	; 80072dc <_strtod_l+0x5ac>
 80071ce:	6023      	str	r3, [r4, #0]
 80071d0:	f04f 0a00 	mov.w	sl, #0
 80071d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f43f adec 	beq.w	8006db4 <_strtod_l+0x84>
 80071dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80071de:	4620      	mov	r0, r4
 80071e0:	f001 fe92 	bl	8008f08 <_Bfree>
 80071e4:	9907      	ldr	r1, [sp, #28]
 80071e6:	4620      	mov	r0, r4
 80071e8:	f001 fe8e 	bl	8008f08 <_Bfree>
 80071ec:	4631      	mov	r1, r6
 80071ee:	4620      	mov	r0, r4
 80071f0:	f001 fe8a 	bl	8008f08 <_Bfree>
 80071f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071f6:	4620      	mov	r0, r4
 80071f8:	f001 fe86 	bl	8008f08 <_Bfree>
 80071fc:	4629      	mov	r1, r5
 80071fe:	4620      	mov	r0, r4
 8007200:	f001 fe82 	bl	8008f08 <_Bfree>
 8007204:	e5d6      	b.n	8006db4 <_strtod_l+0x84>
 8007206:	2300      	movs	r3, #0
 8007208:	ea4f 1828 	mov.w	r8, r8, asr #4
 800720c:	4650      	mov	r0, sl
 800720e:	4659      	mov	r1, fp
 8007210:	4699      	mov	r9, r3
 8007212:	f1b8 0f01 	cmp.w	r8, #1
 8007216:	dc21      	bgt.n	800725c <_strtod_l+0x52c>
 8007218:	b10b      	cbz	r3, 800721e <_strtod_l+0x4ee>
 800721a:	4682      	mov	sl, r0
 800721c:	468b      	mov	fp, r1
 800721e:	4b2e      	ldr	r3, [pc, #184]	; (80072d8 <_strtod_l+0x5a8>)
 8007220:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007224:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007228:	4652      	mov	r2, sl
 800722a:	465b      	mov	r3, fp
 800722c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007230:	f7f9 f9e2 	bl	80005f8 <__aeabi_dmul>
 8007234:	4b29      	ldr	r3, [pc, #164]	; (80072dc <_strtod_l+0x5ac>)
 8007236:	460a      	mov	r2, r1
 8007238:	400b      	ands	r3, r1
 800723a:	4929      	ldr	r1, [pc, #164]	; (80072e0 <_strtod_l+0x5b0>)
 800723c:	428b      	cmp	r3, r1
 800723e:	4682      	mov	sl, r0
 8007240:	d8be      	bhi.n	80071c0 <_strtod_l+0x490>
 8007242:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007246:	428b      	cmp	r3, r1
 8007248:	bf86      	itte	hi
 800724a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80072e4 <_strtod_l+0x5b4>
 800724e:	f04f 3aff 	movhi.w	sl, #4294967295
 8007252:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007256:	2300      	movs	r3, #0
 8007258:	9304      	str	r3, [sp, #16]
 800725a:	e081      	b.n	8007360 <_strtod_l+0x630>
 800725c:	f018 0f01 	tst.w	r8, #1
 8007260:	d007      	beq.n	8007272 <_strtod_l+0x542>
 8007262:	4b1d      	ldr	r3, [pc, #116]	; (80072d8 <_strtod_l+0x5a8>)
 8007264:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726c:	f7f9 f9c4 	bl	80005f8 <__aeabi_dmul>
 8007270:	2301      	movs	r3, #1
 8007272:	f109 0901 	add.w	r9, r9, #1
 8007276:	ea4f 0868 	mov.w	r8, r8, asr #1
 800727a:	e7ca      	b.n	8007212 <_strtod_l+0x4e2>
 800727c:	d0eb      	beq.n	8007256 <_strtod_l+0x526>
 800727e:	f1c8 0800 	rsb	r8, r8, #0
 8007282:	f018 020f 	ands.w	r2, r8, #15
 8007286:	d00a      	beq.n	800729e <_strtod_l+0x56e>
 8007288:	4b12      	ldr	r3, [pc, #72]	; (80072d4 <_strtod_l+0x5a4>)
 800728a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800728e:	4650      	mov	r0, sl
 8007290:	4659      	mov	r1, fp
 8007292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007296:	f7f9 fad9 	bl	800084c <__aeabi_ddiv>
 800729a:	4682      	mov	sl, r0
 800729c:	468b      	mov	fp, r1
 800729e:	ea5f 1828 	movs.w	r8, r8, asr #4
 80072a2:	d0d8      	beq.n	8007256 <_strtod_l+0x526>
 80072a4:	f1b8 0f1f 	cmp.w	r8, #31
 80072a8:	dd1e      	ble.n	80072e8 <_strtod_l+0x5b8>
 80072aa:	2500      	movs	r5, #0
 80072ac:	462e      	mov	r6, r5
 80072ae:	9509      	str	r5, [sp, #36]	; 0x24
 80072b0:	9507      	str	r5, [sp, #28]
 80072b2:	2322      	movs	r3, #34	; 0x22
 80072b4:	f04f 0a00 	mov.w	sl, #0
 80072b8:	f04f 0b00 	mov.w	fp, #0
 80072bc:	6023      	str	r3, [r4, #0]
 80072be:	e789      	b.n	80071d4 <_strtod_l+0x4a4>
 80072c0:	0800a8ad 	.word	0x0800a8ad
 80072c4:	0800a8f0 	.word	0x0800a8f0
 80072c8:	0800a8a5 	.word	0x0800a8a5
 80072cc:	0800aa34 	.word	0x0800aa34
 80072d0:	0800acf0 	.word	0x0800acf0
 80072d4:	0800abd0 	.word	0x0800abd0
 80072d8:	0800aba8 	.word	0x0800aba8
 80072dc:	7ff00000 	.word	0x7ff00000
 80072e0:	7ca00000 	.word	0x7ca00000
 80072e4:	7fefffff 	.word	0x7fefffff
 80072e8:	f018 0310 	ands.w	r3, r8, #16
 80072ec:	bf18      	it	ne
 80072ee:	236a      	movne	r3, #106	; 0x6a
 80072f0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80076a8 <_strtod_l+0x978>
 80072f4:	9304      	str	r3, [sp, #16]
 80072f6:	4650      	mov	r0, sl
 80072f8:	4659      	mov	r1, fp
 80072fa:	2300      	movs	r3, #0
 80072fc:	f018 0f01 	tst.w	r8, #1
 8007300:	d004      	beq.n	800730c <_strtod_l+0x5dc>
 8007302:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007306:	f7f9 f977 	bl	80005f8 <__aeabi_dmul>
 800730a:	2301      	movs	r3, #1
 800730c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007310:	f109 0908 	add.w	r9, r9, #8
 8007314:	d1f2      	bne.n	80072fc <_strtod_l+0x5cc>
 8007316:	b10b      	cbz	r3, 800731c <_strtod_l+0x5ec>
 8007318:	4682      	mov	sl, r0
 800731a:	468b      	mov	fp, r1
 800731c:	9b04      	ldr	r3, [sp, #16]
 800731e:	b1bb      	cbz	r3, 8007350 <_strtod_l+0x620>
 8007320:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007324:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007328:	2b00      	cmp	r3, #0
 800732a:	4659      	mov	r1, fp
 800732c:	dd10      	ble.n	8007350 <_strtod_l+0x620>
 800732e:	2b1f      	cmp	r3, #31
 8007330:	f340 8128 	ble.w	8007584 <_strtod_l+0x854>
 8007334:	2b34      	cmp	r3, #52	; 0x34
 8007336:	bfde      	ittt	le
 8007338:	3b20      	suble	r3, #32
 800733a:	f04f 32ff 	movle.w	r2, #4294967295
 800733e:	fa02 f303 	lslle.w	r3, r2, r3
 8007342:	f04f 0a00 	mov.w	sl, #0
 8007346:	bfcc      	ite	gt
 8007348:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800734c:	ea03 0b01 	andle.w	fp, r3, r1
 8007350:	2200      	movs	r2, #0
 8007352:	2300      	movs	r3, #0
 8007354:	4650      	mov	r0, sl
 8007356:	4659      	mov	r1, fp
 8007358:	f7f9 fbb6 	bl	8000ac8 <__aeabi_dcmpeq>
 800735c:	2800      	cmp	r0, #0
 800735e:	d1a4      	bne.n	80072aa <_strtod_l+0x57a>
 8007360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007362:	9300      	str	r3, [sp, #0]
 8007364:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007366:	462b      	mov	r3, r5
 8007368:	463a      	mov	r2, r7
 800736a:	4620      	mov	r0, r4
 800736c:	f001 fe38 	bl	8008fe0 <__s2b>
 8007370:	9009      	str	r0, [sp, #36]	; 0x24
 8007372:	2800      	cmp	r0, #0
 8007374:	f43f af24 	beq.w	80071c0 <_strtod_l+0x490>
 8007378:	9b07      	ldr	r3, [sp, #28]
 800737a:	1b9e      	subs	r6, r3, r6
 800737c:	9b08      	ldr	r3, [sp, #32]
 800737e:	2b00      	cmp	r3, #0
 8007380:	bfb4      	ite	lt
 8007382:	4633      	movlt	r3, r6
 8007384:	2300      	movge	r3, #0
 8007386:	9310      	str	r3, [sp, #64]	; 0x40
 8007388:	9b08      	ldr	r3, [sp, #32]
 800738a:	2500      	movs	r5, #0
 800738c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007390:	9318      	str	r3, [sp, #96]	; 0x60
 8007392:	462e      	mov	r6, r5
 8007394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007396:	4620      	mov	r0, r4
 8007398:	6859      	ldr	r1, [r3, #4]
 800739a:	f001 fd75 	bl	8008e88 <_Balloc>
 800739e:	9007      	str	r0, [sp, #28]
 80073a0:	2800      	cmp	r0, #0
 80073a2:	f43f af11 	beq.w	80071c8 <_strtod_l+0x498>
 80073a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073a8:	691a      	ldr	r2, [r3, #16]
 80073aa:	3202      	adds	r2, #2
 80073ac:	f103 010c 	add.w	r1, r3, #12
 80073b0:	0092      	lsls	r2, r2, #2
 80073b2:	300c      	adds	r0, #12
 80073b4:	f001 fd5a 	bl	8008e6c <memcpy>
 80073b8:	ec4b ab10 	vmov	d0, sl, fp
 80073bc:	aa20      	add	r2, sp, #128	; 0x80
 80073be:	a91f      	add	r1, sp, #124	; 0x7c
 80073c0:	4620      	mov	r0, r4
 80073c2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80073c6:	f002 f947 	bl	8009658 <__d2b>
 80073ca:	901e      	str	r0, [sp, #120]	; 0x78
 80073cc:	2800      	cmp	r0, #0
 80073ce:	f43f aefb 	beq.w	80071c8 <_strtod_l+0x498>
 80073d2:	2101      	movs	r1, #1
 80073d4:	4620      	mov	r0, r4
 80073d6:	f001 fe9d 	bl	8009114 <__i2b>
 80073da:	4606      	mov	r6, r0
 80073dc:	2800      	cmp	r0, #0
 80073de:	f43f aef3 	beq.w	80071c8 <_strtod_l+0x498>
 80073e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80073e4:	9904      	ldr	r1, [sp, #16]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	bfab      	itete	ge
 80073ea:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80073ec:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80073ee:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80073f0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80073f4:	bfac      	ite	ge
 80073f6:	eb03 0902 	addge.w	r9, r3, r2
 80073fa:	1ad7      	sublt	r7, r2, r3
 80073fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80073fe:	eba3 0801 	sub.w	r8, r3, r1
 8007402:	4490      	add	r8, r2
 8007404:	4ba3      	ldr	r3, [pc, #652]	; (8007694 <_strtod_l+0x964>)
 8007406:	f108 38ff 	add.w	r8, r8, #4294967295
 800740a:	4598      	cmp	r8, r3
 800740c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007410:	f280 80cc 	bge.w	80075ac <_strtod_l+0x87c>
 8007414:	eba3 0308 	sub.w	r3, r3, r8
 8007418:	2b1f      	cmp	r3, #31
 800741a:	eba2 0203 	sub.w	r2, r2, r3
 800741e:	f04f 0101 	mov.w	r1, #1
 8007422:	f300 80b6 	bgt.w	8007592 <_strtod_l+0x862>
 8007426:	fa01 f303 	lsl.w	r3, r1, r3
 800742a:	9311      	str	r3, [sp, #68]	; 0x44
 800742c:	2300      	movs	r3, #0
 800742e:	930c      	str	r3, [sp, #48]	; 0x30
 8007430:	eb09 0802 	add.w	r8, r9, r2
 8007434:	9b04      	ldr	r3, [sp, #16]
 8007436:	45c1      	cmp	r9, r8
 8007438:	4417      	add	r7, r2
 800743a:	441f      	add	r7, r3
 800743c:	464b      	mov	r3, r9
 800743e:	bfa8      	it	ge
 8007440:	4643      	movge	r3, r8
 8007442:	42bb      	cmp	r3, r7
 8007444:	bfa8      	it	ge
 8007446:	463b      	movge	r3, r7
 8007448:	2b00      	cmp	r3, #0
 800744a:	bfc2      	ittt	gt
 800744c:	eba8 0803 	subgt.w	r8, r8, r3
 8007450:	1aff      	subgt	r7, r7, r3
 8007452:	eba9 0903 	subgt.w	r9, r9, r3
 8007456:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007458:	2b00      	cmp	r3, #0
 800745a:	dd17      	ble.n	800748c <_strtod_l+0x75c>
 800745c:	4631      	mov	r1, r6
 800745e:	461a      	mov	r2, r3
 8007460:	4620      	mov	r0, r4
 8007462:	f001 ff13 	bl	800928c <__pow5mult>
 8007466:	4606      	mov	r6, r0
 8007468:	2800      	cmp	r0, #0
 800746a:	f43f aead 	beq.w	80071c8 <_strtod_l+0x498>
 800746e:	4601      	mov	r1, r0
 8007470:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007472:	4620      	mov	r0, r4
 8007474:	f001 fe64 	bl	8009140 <__multiply>
 8007478:	900f      	str	r0, [sp, #60]	; 0x3c
 800747a:	2800      	cmp	r0, #0
 800747c:	f43f aea4 	beq.w	80071c8 <_strtod_l+0x498>
 8007480:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007482:	4620      	mov	r0, r4
 8007484:	f001 fd40 	bl	8008f08 <_Bfree>
 8007488:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800748a:	931e      	str	r3, [sp, #120]	; 0x78
 800748c:	f1b8 0f00 	cmp.w	r8, #0
 8007490:	f300 8091 	bgt.w	80075b6 <_strtod_l+0x886>
 8007494:	9b08      	ldr	r3, [sp, #32]
 8007496:	2b00      	cmp	r3, #0
 8007498:	dd08      	ble.n	80074ac <_strtod_l+0x77c>
 800749a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800749c:	9907      	ldr	r1, [sp, #28]
 800749e:	4620      	mov	r0, r4
 80074a0:	f001 fef4 	bl	800928c <__pow5mult>
 80074a4:	9007      	str	r0, [sp, #28]
 80074a6:	2800      	cmp	r0, #0
 80074a8:	f43f ae8e 	beq.w	80071c8 <_strtod_l+0x498>
 80074ac:	2f00      	cmp	r7, #0
 80074ae:	dd08      	ble.n	80074c2 <_strtod_l+0x792>
 80074b0:	9907      	ldr	r1, [sp, #28]
 80074b2:	463a      	mov	r2, r7
 80074b4:	4620      	mov	r0, r4
 80074b6:	f001 ff43 	bl	8009340 <__lshift>
 80074ba:	9007      	str	r0, [sp, #28]
 80074bc:	2800      	cmp	r0, #0
 80074be:	f43f ae83 	beq.w	80071c8 <_strtod_l+0x498>
 80074c2:	f1b9 0f00 	cmp.w	r9, #0
 80074c6:	dd08      	ble.n	80074da <_strtod_l+0x7aa>
 80074c8:	4631      	mov	r1, r6
 80074ca:	464a      	mov	r2, r9
 80074cc:	4620      	mov	r0, r4
 80074ce:	f001 ff37 	bl	8009340 <__lshift>
 80074d2:	4606      	mov	r6, r0
 80074d4:	2800      	cmp	r0, #0
 80074d6:	f43f ae77 	beq.w	80071c8 <_strtod_l+0x498>
 80074da:	9a07      	ldr	r2, [sp, #28]
 80074dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80074de:	4620      	mov	r0, r4
 80074e0:	f001 ffb6 	bl	8009450 <__mdiff>
 80074e4:	4605      	mov	r5, r0
 80074e6:	2800      	cmp	r0, #0
 80074e8:	f43f ae6e 	beq.w	80071c8 <_strtod_l+0x498>
 80074ec:	68c3      	ldr	r3, [r0, #12]
 80074ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80074f0:	2300      	movs	r3, #0
 80074f2:	60c3      	str	r3, [r0, #12]
 80074f4:	4631      	mov	r1, r6
 80074f6:	f001 ff8f 	bl	8009418 <__mcmp>
 80074fa:	2800      	cmp	r0, #0
 80074fc:	da65      	bge.n	80075ca <_strtod_l+0x89a>
 80074fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007500:	ea53 030a 	orrs.w	r3, r3, sl
 8007504:	f040 8087 	bne.w	8007616 <_strtod_l+0x8e6>
 8007508:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800750c:	2b00      	cmp	r3, #0
 800750e:	f040 8082 	bne.w	8007616 <_strtod_l+0x8e6>
 8007512:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007516:	0d1b      	lsrs	r3, r3, #20
 8007518:	051b      	lsls	r3, r3, #20
 800751a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800751e:	d97a      	bls.n	8007616 <_strtod_l+0x8e6>
 8007520:	696b      	ldr	r3, [r5, #20]
 8007522:	b913      	cbnz	r3, 800752a <_strtod_l+0x7fa>
 8007524:	692b      	ldr	r3, [r5, #16]
 8007526:	2b01      	cmp	r3, #1
 8007528:	dd75      	ble.n	8007616 <_strtod_l+0x8e6>
 800752a:	4629      	mov	r1, r5
 800752c:	2201      	movs	r2, #1
 800752e:	4620      	mov	r0, r4
 8007530:	f001 ff06 	bl	8009340 <__lshift>
 8007534:	4631      	mov	r1, r6
 8007536:	4605      	mov	r5, r0
 8007538:	f001 ff6e 	bl	8009418 <__mcmp>
 800753c:	2800      	cmp	r0, #0
 800753e:	dd6a      	ble.n	8007616 <_strtod_l+0x8e6>
 8007540:	9904      	ldr	r1, [sp, #16]
 8007542:	4a55      	ldr	r2, [pc, #340]	; (8007698 <_strtod_l+0x968>)
 8007544:	465b      	mov	r3, fp
 8007546:	2900      	cmp	r1, #0
 8007548:	f000 8085 	beq.w	8007656 <_strtod_l+0x926>
 800754c:	ea02 010b 	and.w	r1, r2, fp
 8007550:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007554:	dc7f      	bgt.n	8007656 <_strtod_l+0x926>
 8007556:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800755a:	f77f aeaa 	ble.w	80072b2 <_strtod_l+0x582>
 800755e:	4a4f      	ldr	r2, [pc, #316]	; (800769c <_strtod_l+0x96c>)
 8007560:	2300      	movs	r3, #0
 8007562:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8007566:	4650      	mov	r0, sl
 8007568:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800756c:	4659      	mov	r1, fp
 800756e:	f7f9 f843 	bl	80005f8 <__aeabi_dmul>
 8007572:	460b      	mov	r3, r1
 8007574:	4303      	orrs	r3, r0
 8007576:	bf08      	it	eq
 8007578:	2322      	moveq	r3, #34	; 0x22
 800757a:	4682      	mov	sl, r0
 800757c:	468b      	mov	fp, r1
 800757e:	bf08      	it	eq
 8007580:	6023      	streq	r3, [r4, #0]
 8007582:	e62b      	b.n	80071dc <_strtod_l+0x4ac>
 8007584:	f04f 32ff 	mov.w	r2, #4294967295
 8007588:	fa02 f303 	lsl.w	r3, r2, r3
 800758c:	ea03 0a0a 	and.w	sl, r3, sl
 8007590:	e6de      	b.n	8007350 <_strtod_l+0x620>
 8007592:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007596:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800759a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800759e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80075a2:	fa01 f308 	lsl.w	r3, r1, r8
 80075a6:	930c      	str	r3, [sp, #48]	; 0x30
 80075a8:	9111      	str	r1, [sp, #68]	; 0x44
 80075aa:	e741      	b.n	8007430 <_strtod_l+0x700>
 80075ac:	2300      	movs	r3, #0
 80075ae:	930c      	str	r3, [sp, #48]	; 0x30
 80075b0:	2301      	movs	r3, #1
 80075b2:	9311      	str	r3, [sp, #68]	; 0x44
 80075b4:	e73c      	b.n	8007430 <_strtod_l+0x700>
 80075b6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80075b8:	4642      	mov	r2, r8
 80075ba:	4620      	mov	r0, r4
 80075bc:	f001 fec0 	bl	8009340 <__lshift>
 80075c0:	901e      	str	r0, [sp, #120]	; 0x78
 80075c2:	2800      	cmp	r0, #0
 80075c4:	f47f af66 	bne.w	8007494 <_strtod_l+0x764>
 80075c8:	e5fe      	b.n	80071c8 <_strtod_l+0x498>
 80075ca:	465f      	mov	r7, fp
 80075cc:	d16e      	bne.n	80076ac <_strtod_l+0x97c>
 80075ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80075d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80075d4:	b342      	cbz	r2, 8007628 <_strtod_l+0x8f8>
 80075d6:	4a32      	ldr	r2, [pc, #200]	; (80076a0 <_strtod_l+0x970>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d128      	bne.n	800762e <_strtod_l+0x8fe>
 80075dc:	9b04      	ldr	r3, [sp, #16]
 80075de:	4650      	mov	r0, sl
 80075e0:	b1eb      	cbz	r3, 800761e <_strtod_l+0x8ee>
 80075e2:	4a2d      	ldr	r2, [pc, #180]	; (8007698 <_strtod_l+0x968>)
 80075e4:	403a      	ands	r2, r7
 80075e6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80075ea:	f04f 31ff 	mov.w	r1, #4294967295
 80075ee:	d819      	bhi.n	8007624 <_strtod_l+0x8f4>
 80075f0:	0d12      	lsrs	r2, r2, #20
 80075f2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80075f6:	fa01 f303 	lsl.w	r3, r1, r3
 80075fa:	4298      	cmp	r0, r3
 80075fc:	d117      	bne.n	800762e <_strtod_l+0x8fe>
 80075fe:	4b29      	ldr	r3, [pc, #164]	; (80076a4 <_strtod_l+0x974>)
 8007600:	429f      	cmp	r7, r3
 8007602:	d102      	bne.n	800760a <_strtod_l+0x8da>
 8007604:	3001      	adds	r0, #1
 8007606:	f43f addf 	beq.w	80071c8 <_strtod_l+0x498>
 800760a:	4b23      	ldr	r3, [pc, #140]	; (8007698 <_strtod_l+0x968>)
 800760c:	403b      	ands	r3, r7
 800760e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007612:	f04f 0a00 	mov.w	sl, #0
 8007616:	9b04      	ldr	r3, [sp, #16]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d1a0      	bne.n	800755e <_strtod_l+0x82e>
 800761c:	e5de      	b.n	80071dc <_strtod_l+0x4ac>
 800761e:	f04f 33ff 	mov.w	r3, #4294967295
 8007622:	e7ea      	b.n	80075fa <_strtod_l+0x8ca>
 8007624:	460b      	mov	r3, r1
 8007626:	e7e8      	b.n	80075fa <_strtod_l+0x8ca>
 8007628:	ea53 030a 	orrs.w	r3, r3, sl
 800762c:	d088      	beq.n	8007540 <_strtod_l+0x810>
 800762e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007630:	b1db      	cbz	r3, 800766a <_strtod_l+0x93a>
 8007632:	423b      	tst	r3, r7
 8007634:	d0ef      	beq.n	8007616 <_strtod_l+0x8e6>
 8007636:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007638:	9a04      	ldr	r2, [sp, #16]
 800763a:	4650      	mov	r0, sl
 800763c:	4659      	mov	r1, fp
 800763e:	b1c3      	cbz	r3, 8007672 <_strtod_l+0x942>
 8007640:	f7ff fb5a 	bl	8006cf8 <sulp>
 8007644:	4602      	mov	r2, r0
 8007646:	460b      	mov	r3, r1
 8007648:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800764c:	f7f8 fe1e 	bl	800028c <__adddf3>
 8007650:	4682      	mov	sl, r0
 8007652:	468b      	mov	fp, r1
 8007654:	e7df      	b.n	8007616 <_strtod_l+0x8e6>
 8007656:	4013      	ands	r3, r2
 8007658:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800765c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007660:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007664:	f04f 3aff 	mov.w	sl, #4294967295
 8007668:	e7d5      	b.n	8007616 <_strtod_l+0x8e6>
 800766a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800766c:	ea13 0f0a 	tst.w	r3, sl
 8007670:	e7e0      	b.n	8007634 <_strtod_l+0x904>
 8007672:	f7ff fb41 	bl	8006cf8 <sulp>
 8007676:	4602      	mov	r2, r0
 8007678:	460b      	mov	r3, r1
 800767a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800767e:	f7f8 fe03 	bl	8000288 <__aeabi_dsub>
 8007682:	2200      	movs	r2, #0
 8007684:	2300      	movs	r3, #0
 8007686:	4682      	mov	sl, r0
 8007688:	468b      	mov	fp, r1
 800768a:	f7f9 fa1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800768e:	2800      	cmp	r0, #0
 8007690:	d0c1      	beq.n	8007616 <_strtod_l+0x8e6>
 8007692:	e60e      	b.n	80072b2 <_strtod_l+0x582>
 8007694:	fffffc02 	.word	0xfffffc02
 8007698:	7ff00000 	.word	0x7ff00000
 800769c:	39500000 	.word	0x39500000
 80076a0:	000fffff 	.word	0x000fffff
 80076a4:	7fefffff 	.word	0x7fefffff
 80076a8:	0800a908 	.word	0x0800a908
 80076ac:	4631      	mov	r1, r6
 80076ae:	4628      	mov	r0, r5
 80076b0:	f002 f82e 	bl	8009710 <__ratio>
 80076b4:	ec59 8b10 	vmov	r8, r9, d0
 80076b8:	ee10 0a10 	vmov	r0, s0
 80076bc:	2200      	movs	r2, #0
 80076be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80076c2:	4649      	mov	r1, r9
 80076c4:	f7f9 fa14 	bl	8000af0 <__aeabi_dcmple>
 80076c8:	2800      	cmp	r0, #0
 80076ca:	d07c      	beq.n	80077c6 <_strtod_l+0xa96>
 80076cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d04c      	beq.n	800776c <_strtod_l+0xa3c>
 80076d2:	4b95      	ldr	r3, [pc, #596]	; (8007928 <_strtod_l+0xbf8>)
 80076d4:	2200      	movs	r2, #0
 80076d6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80076da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007928 <_strtod_l+0xbf8>
 80076de:	f04f 0800 	mov.w	r8, #0
 80076e2:	4b92      	ldr	r3, [pc, #584]	; (800792c <_strtod_l+0xbfc>)
 80076e4:	403b      	ands	r3, r7
 80076e6:	9311      	str	r3, [sp, #68]	; 0x44
 80076e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80076ea:	4b91      	ldr	r3, [pc, #580]	; (8007930 <_strtod_l+0xc00>)
 80076ec:	429a      	cmp	r2, r3
 80076ee:	f040 80b2 	bne.w	8007856 <_strtod_l+0xb26>
 80076f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80076f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80076fa:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80076fe:	ec4b ab10 	vmov	d0, sl, fp
 8007702:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8007706:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800770a:	f001 ff29 	bl	8009560 <__ulp>
 800770e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007712:	ec53 2b10 	vmov	r2, r3, d0
 8007716:	f7f8 ff6f 	bl	80005f8 <__aeabi_dmul>
 800771a:	4652      	mov	r2, sl
 800771c:	465b      	mov	r3, fp
 800771e:	f7f8 fdb5 	bl	800028c <__adddf3>
 8007722:	460b      	mov	r3, r1
 8007724:	4981      	ldr	r1, [pc, #516]	; (800792c <_strtod_l+0xbfc>)
 8007726:	4a83      	ldr	r2, [pc, #524]	; (8007934 <_strtod_l+0xc04>)
 8007728:	4019      	ands	r1, r3
 800772a:	4291      	cmp	r1, r2
 800772c:	4682      	mov	sl, r0
 800772e:	d95e      	bls.n	80077ee <_strtod_l+0xabe>
 8007730:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007732:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007736:	4293      	cmp	r3, r2
 8007738:	d103      	bne.n	8007742 <_strtod_l+0xa12>
 800773a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800773c:	3301      	adds	r3, #1
 800773e:	f43f ad43 	beq.w	80071c8 <_strtod_l+0x498>
 8007742:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007940 <_strtod_l+0xc10>
 8007746:	f04f 3aff 	mov.w	sl, #4294967295
 800774a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800774c:	4620      	mov	r0, r4
 800774e:	f001 fbdb 	bl	8008f08 <_Bfree>
 8007752:	9907      	ldr	r1, [sp, #28]
 8007754:	4620      	mov	r0, r4
 8007756:	f001 fbd7 	bl	8008f08 <_Bfree>
 800775a:	4631      	mov	r1, r6
 800775c:	4620      	mov	r0, r4
 800775e:	f001 fbd3 	bl	8008f08 <_Bfree>
 8007762:	4629      	mov	r1, r5
 8007764:	4620      	mov	r0, r4
 8007766:	f001 fbcf 	bl	8008f08 <_Bfree>
 800776a:	e613      	b.n	8007394 <_strtod_l+0x664>
 800776c:	f1ba 0f00 	cmp.w	sl, #0
 8007770:	d11b      	bne.n	80077aa <_strtod_l+0xa7a>
 8007772:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007776:	b9f3      	cbnz	r3, 80077b6 <_strtod_l+0xa86>
 8007778:	4b6b      	ldr	r3, [pc, #428]	; (8007928 <_strtod_l+0xbf8>)
 800777a:	2200      	movs	r2, #0
 800777c:	4640      	mov	r0, r8
 800777e:	4649      	mov	r1, r9
 8007780:	f7f9 f9ac 	bl	8000adc <__aeabi_dcmplt>
 8007784:	b9d0      	cbnz	r0, 80077bc <_strtod_l+0xa8c>
 8007786:	4640      	mov	r0, r8
 8007788:	4649      	mov	r1, r9
 800778a:	4b6b      	ldr	r3, [pc, #428]	; (8007938 <_strtod_l+0xc08>)
 800778c:	2200      	movs	r2, #0
 800778e:	f7f8 ff33 	bl	80005f8 <__aeabi_dmul>
 8007792:	4680      	mov	r8, r0
 8007794:	4689      	mov	r9, r1
 8007796:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800779a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800779e:	931b      	str	r3, [sp, #108]	; 0x6c
 80077a0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80077a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80077a8:	e79b      	b.n	80076e2 <_strtod_l+0x9b2>
 80077aa:	f1ba 0f01 	cmp.w	sl, #1
 80077ae:	d102      	bne.n	80077b6 <_strtod_l+0xa86>
 80077b0:	2f00      	cmp	r7, #0
 80077b2:	f43f ad7e 	beq.w	80072b2 <_strtod_l+0x582>
 80077b6:	4b61      	ldr	r3, [pc, #388]	; (800793c <_strtod_l+0xc0c>)
 80077b8:	2200      	movs	r2, #0
 80077ba:	e78c      	b.n	80076d6 <_strtod_l+0x9a6>
 80077bc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007938 <_strtod_l+0xc08>
 80077c0:	f04f 0800 	mov.w	r8, #0
 80077c4:	e7e7      	b.n	8007796 <_strtod_l+0xa66>
 80077c6:	4b5c      	ldr	r3, [pc, #368]	; (8007938 <_strtod_l+0xc08>)
 80077c8:	4640      	mov	r0, r8
 80077ca:	4649      	mov	r1, r9
 80077cc:	2200      	movs	r2, #0
 80077ce:	f7f8 ff13 	bl	80005f8 <__aeabi_dmul>
 80077d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077d4:	4680      	mov	r8, r0
 80077d6:	4689      	mov	r9, r1
 80077d8:	b933      	cbnz	r3, 80077e8 <_strtod_l+0xab8>
 80077da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077de:	9012      	str	r0, [sp, #72]	; 0x48
 80077e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80077e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80077e6:	e7dd      	b.n	80077a4 <_strtod_l+0xa74>
 80077e8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80077ec:	e7f9      	b.n	80077e2 <_strtod_l+0xab2>
 80077ee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80077f2:	9b04      	ldr	r3, [sp, #16]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d1a8      	bne.n	800774a <_strtod_l+0xa1a>
 80077f8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80077fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80077fe:	0d1b      	lsrs	r3, r3, #20
 8007800:	051b      	lsls	r3, r3, #20
 8007802:	429a      	cmp	r2, r3
 8007804:	d1a1      	bne.n	800774a <_strtod_l+0xa1a>
 8007806:	4640      	mov	r0, r8
 8007808:	4649      	mov	r1, r9
 800780a:	f7f9 fa55 	bl	8000cb8 <__aeabi_d2lz>
 800780e:	f7f8 fec5 	bl	800059c <__aeabi_l2d>
 8007812:	4602      	mov	r2, r0
 8007814:	460b      	mov	r3, r1
 8007816:	4640      	mov	r0, r8
 8007818:	4649      	mov	r1, r9
 800781a:	f7f8 fd35 	bl	8000288 <__aeabi_dsub>
 800781e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007820:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007824:	ea43 030a 	orr.w	r3, r3, sl
 8007828:	4313      	orrs	r3, r2
 800782a:	4680      	mov	r8, r0
 800782c:	4689      	mov	r9, r1
 800782e:	d053      	beq.n	80078d8 <_strtod_l+0xba8>
 8007830:	a335      	add	r3, pc, #212	; (adr r3, 8007908 <_strtod_l+0xbd8>)
 8007832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007836:	f7f9 f951 	bl	8000adc <__aeabi_dcmplt>
 800783a:	2800      	cmp	r0, #0
 800783c:	f47f acce 	bne.w	80071dc <_strtod_l+0x4ac>
 8007840:	a333      	add	r3, pc, #204	; (adr r3, 8007910 <_strtod_l+0xbe0>)
 8007842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007846:	4640      	mov	r0, r8
 8007848:	4649      	mov	r1, r9
 800784a:	f7f9 f965 	bl	8000b18 <__aeabi_dcmpgt>
 800784e:	2800      	cmp	r0, #0
 8007850:	f43f af7b 	beq.w	800774a <_strtod_l+0xa1a>
 8007854:	e4c2      	b.n	80071dc <_strtod_l+0x4ac>
 8007856:	9b04      	ldr	r3, [sp, #16]
 8007858:	b333      	cbz	r3, 80078a8 <_strtod_l+0xb78>
 800785a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800785c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007860:	d822      	bhi.n	80078a8 <_strtod_l+0xb78>
 8007862:	a32d      	add	r3, pc, #180	; (adr r3, 8007918 <_strtod_l+0xbe8>)
 8007864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007868:	4640      	mov	r0, r8
 800786a:	4649      	mov	r1, r9
 800786c:	f7f9 f940 	bl	8000af0 <__aeabi_dcmple>
 8007870:	b1a0      	cbz	r0, 800789c <_strtod_l+0xb6c>
 8007872:	4649      	mov	r1, r9
 8007874:	4640      	mov	r0, r8
 8007876:	f7f9 f997 	bl	8000ba8 <__aeabi_d2uiz>
 800787a:	2801      	cmp	r0, #1
 800787c:	bf38      	it	cc
 800787e:	2001      	movcc	r0, #1
 8007880:	f7f8 fe40 	bl	8000504 <__aeabi_ui2d>
 8007884:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007886:	4680      	mov	r8, r0
 8007888:	4689      	mov	r9, r1
 800788a:	bb13      	cbnz	r3, 80078d2 <_strtod_l+0xba2>
 800788c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007890:	9014      	str	r0, [sp, #80]	; 0x50
 8007892:	9315      	str	r3, [sp, #84]	; 0x54
 8007894:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007898:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800789c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800789e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80078a0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80078a4:	1a9b      	subs	r3, r3, r2
 80078a6:	930d      	str	r3, [sp, #52]	; 0x34
 80078a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80078ac:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80078b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80078b4:	f001 fe54 	bl	8009560 <__ulp>
 80078b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80078bc:	ec53 2b10 	vmov	r2, r3, d0
 80078c0:	f7f8 fe9a 	bl	80005f8 <__aeabi_dmul>
 80078c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80078c8:	f7f8 fce0 	bl	800028c <__adddf3>
 80078cc:	4682      	mov	sl, r0
 80078ce:	468b      	mov	fp, r1
 80078d0:	e78f      	b.n	80077f2 <_strtod_l+0xac2>
 80078d2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80078d6:	e7dd      	b.n	8007894 <_strtod_l+0xb64>
 80078d8:	a311      	add	r3, pc, #68	; (adr r3, 8007920 <_strtod_l+0xbf0>)
 80078da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078de:	f7f9 f8fd 	bl	8000adc <__aeabi_dcmplt>
 80078e2:	e7b4      	b.n	800784e <_strtod_l+0xb1e>
 80078e4:	2300      	movs	r3, #0
 80078e6:	930e      	str	r3, [sp, #56]	; 0x38
 80078e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80078ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80078ec:	6013      	str	r3, [r2, #0]
 80078ee:	f7ff ba65 	b.w	8006dbc <_strtod_l+0x8c>
 80078f2:	2b65      	cmp	r3, #101	; 0x65
 80078f4:	f43f ab5d 	beq.w	8006fb2 <_strtod_l+0x282>
 80078f8:	2b45      	cmp	r3, #69	; 0x45
 80078fa:	f43f ab5a 	beq.w	8006fb2 <_strtod_l+0x282>
 80078fe:	2201      	movs	r2, #1
 8007900:	f7ff bb92 	b.w	8007028 <_strtod_l+0x2f8>
 8007904:	f3af 8000 	nop.w
 8007908:	94a03595 	.word	0x94a03595
 800790c:	3fdfffff 	.word	0x3fdfffff
 8007910:	35afe535 	.word	0x35afe535
 8007914:	3fe00000 	.word	0x3fe00000
 8007918:	ffc00000 	.word	0xffc00000
 800791c:	41dfffff 	.word	0x41dfffff
 8007920:	94a03595 	.word	0x94a03595
 8007924:	3fcfffff 	.word	0x3fcfffff
 8007928:	3ff00000 	.word	0x3ff00000
 800792c:	7ff00000 	.word	0x7ff00000
 8007930:	7fe00000 	.word	0x7fe00000
 8007934:	7c9fffff 	.word	0x7c9fffff
 8007938:	3fe00000 	.word	0x3fe00000
 800793c:	bff00000 	.word	0xbff00000
 8007940:	7fefffff 	.word	0x7fefffff

08007944 <_strtod_r>:
 8007944:	4b01      	ldr	r3, [pc, #4]	; (800794c <_strtod_r+0x8>)
 8007946:	f7ff b9f3 	b.w	8006d30 <_strtod_l>
 800794a:	bf00      	nop
 800794c:	20000074 	.word	0x20000074

08007950 <_strtol_l.isra.0>:
 8007950:	2b01      	cmp	r3, #1
 8007952:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007956:	d001      	beq.n	800795c <_strtol_l.isra.0+0xc>
 8007958:	2b24      	cmp	r3, #36	; 0x24
 800795a:	d906      	bls.n	800796a <_strtol_l.isra.0+0x1a>
 800795c:	f7fe fafa 	bl	8005f54 <__errno>
 8007960:	2316      	movs	r3, #22
 8007962:	6003      	str	r3, [r0, #0]
 8007964:	2000      	movs	r0, #0
 8007966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800796a:	4f3a      	ldr	r7, [pc, #232]	; (8007a54 <_strtol_l.isra.0+0x104>)
 800796c:	468e      	mov	lr, r1
 800796e:	4676      	mov	r6, lr
 8007970:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007974:	5de5      	ldrb	r5, [r4, r7]
 8007976:	f015 0508 	ands.w	r5, r5, #8
 800797a:	d1f8      	bne.n	800796e <_strtol_l.isra.0+0x1e>
 800797c:	2c2d      	cmp	r4, #45	; 0x2d
 800797e:	d134      	bne.n	80079ea <_strtol_l.isra.0+0x9a>
 8007980:	f89e 4000 	ldrb.w	r4, [lr]
 8007984:	f04f 0801 	mov.w	r8, #1
 8007988:	f106 0e02 	add.w	lr, r6, #2
 800798c:	2b00      	cmp	r3, #0
 800798e:	d05c      	beq.n	8007a4a <_strtol_l.isra.0+0xfa>
 8007990:	2b10      	cmp	r3, #16
 8007992:	d10c      	bne.n	80079ae <_strtol_l.isra.0+0x5e>
 8007994:	2c30      	cmp	r4, #48	; 0x30
 8007996:	d10a      	bne.n	80079ae <_strtol_l.isra.0+0x5e>
 8007998:	f89e 4000 	ldrb.w	r4, [lr]
 800799c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80079a0:	2c58      	cmp	r4, #88	; 0x58
 80079a2:	d14d      	bne.n	8007a40 <_strtol_l.isra.0+0xf0>
 80079a4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80079a8:	2310      	movs	r3, #16
 80079aa:	f10e 0e02 	add.w	lr, lr, #2
 80079ae:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80079b2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80079b6:	2600      	movs	r6, #0
 80079b8:	fbbc f9f3 	udiv	r9, ip, r3
 80079bc:	4635      	mov	r5, r6
 80079be:	fb03 ca19 	mls	sl, r3, r9, ip
 80079c2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80079c6:	2f09      	cmp	r7, #9
 80079c8:	d818      	bhi.n	80079fc <_strtol_l.isra.0+0xac>
 80079ca:	463c      	mov	r4, r7
 80079cc:	42a3      	cmp	r3, r4
 80079ce:	dd24      	ble.n	8007a1a <_strtol_l.isra.0+0xca>
 80079d0:	2e00      	cmp	r6, #0
 80079d2:	db1f      	blt.n	8007a14 <_strtol_l.isra.0+0xc4>
 80079d4:	45a9      	cmp	r9, r5
 80079d6:	d31d      	bcc.n	8007a14 <_strtol_l.isra.0+0xc4>
 80079d8:	d101      	bne.n	80079de <_strtol_l.isra.0+0x8e>
 80079da:	45a2      	cmp	sl, r4
 80079dc:	db1a      	blt.n	8007a14 <_strtol_l.isra.0+0xc4>
 80079de:	fb05 4503 	mla	r5, r5, r3, r4
 80079e2:	2601      	movs	r6, #1
 80079e4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80079e8:	e7eb      	b.n	80079c2 <_strtol_l.isra.0+0x72>
 80079ea:	2c2b      	cmp	r4, #43	; 0x2b
 80079ec:	bf08      	it	eq
 80079ee:	f89e 4000 	ldrbeq.w	r4, [lr]
 80079f2:	46a8      	mov	r8, r5
 80079f4:	bf08      	it	eq
 80079f6:	f106 0e02 	addeq.w	lr, r6, #2
 80079fa:	e7c7      	b.n	800798c <_strtol_l.isra.0+0x3c>
 80079fc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007a00:	2f19      	cmp	r7, #25
 8007a02:	d801      	bhi.n	8007a08 <_strtol_l.isra.0+0xb8>
 8007a04:	3c37      	subs	r4, #55	; 0x37
 8007a06:	e7e1      	b.n	80079cc <_strtol_l.isra.0+0x7c>
 8007a08:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007a0c:	2f19      	cmp	r7, #25
 8007a0e:	d804      	bhi.n	8007a1a <_strtol_l.isra.0+0xca>
 8007a10:	3c57      	subs	r4, #87	; 0x57
 8007a12:	e7db      	b.n	80079cc <_strtol_l.isra.0+0x7c>
 8007a14:	f04f 36ff 	mov.w	r6, #4294967295
 8007a18:	e7e4      	b.n	80079e4 <_strtol_l.isra.0+0x94>
 8007a1a:	2e00      	cmp	r6, #0
 8007a1c:	da05      	bge.n	8007a2a <_strtol_l.isra.0+0xda>
 8007a1e:	2322      	movs	r3, #34	; 0x22
 8007a20:	6003      	str	r3, [r0, #0]
 8007a22:	4665      	mov	r5, ip
 8007a24:	b942      	cbnz	r2, 8007a38 <_strtol_l.isra.0+0xe8>
 8007a26:	4628      	mov	r0, r5
 8007a28:	e79d      	b.n	8007966 <_strtol_l.isra.0+0x16>
 8007a2a:	f1b8 0f00 	cmp.w	r8, #0
 8007a2e:	d000      	beq.n	8007a32 <_strtol_l.isra.0+0xe2>
 8007a30:	426d      	negs	r5, r5
 8007a32:	2a00      	cmp	r2, #0
 8007a34:	d0f7      	beq.n	8007a26 <_strtol_l.isra.0+0xd6>
 8007a36:	b10e      	cbz	r6, 8007a3c <_strtol_l.isra.0+0xec>
 8007a38:	f10e 31ff 	add.w	r1, lr, #4294967295
 8007a3c:	6011      	str	r1, [r2, #0]
 8007a3e:	e7f2      	b.n	8007a26 <_strtol_l.isra.0+0xd6>
 8007a40:	2430      	movs	r4, #48	; 0x30
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1b3      	bne.n	80079ae <_strtol_l.isra.0+0x5e>
 8007a46:	2308      	movs	r3, #8
 8007a48:	e7b1      	b.n	80079ae <_strtol_l.isra.0+0x5e>
 8007a4a:	2c30      	cmp	r4, #48	; 0x30
 8007a4c:	d0a4      	beq.n	8007998 <_strtol_l.isra.0+0x48>
 8007a4e:	230a      	movs	r3, #10
 8007a50:	e7ad      	b.n	80079ae <_strtol_l.isra.0+0x5e>
 8007a52:	bf00      	nop
 8007a54:	0800a931 	.word	0x0800a931

08007a58 <_strtol_r>:
 8007a58:	f7ff bf7a 	b.w	8007950 <_strtol_l.isra.0>

08007a5c <quorem>:
 8007a5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a60:	6903      	ldr	r3, [r0, #16]
 8007a62:	690c      	ldr	r4, [r1, #16]
 8007a64:	42a3      	cmp	r3, r4
 8007a66:	4607      	mov	r7, r0
 8007a68:	f2c0 8081 	blt.w	8007b6e <quorem+0x112>
 8007a6c:	3c01      	subs	r4, #1
 8007a6e:	f101 0814 	add.w	r8, r1, #20
 8007a72:	f100 0514 	add.w	r5, r0, #20
 8007a76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a7a:	9301      	str	r3, [sp, #4]
 8007a7c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007a80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a84:	3301      	adds	r3, #1
 8007a86:	429a      	cmp	r2, r3
 8007a88:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007a8c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007a90:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a94:	d331      	bcc.n	8007afa <quorem+0x9e>
 8007a96:	f04f 0e00 	mov.w	lr, #0
 8007a9a:	4640      	mov	r0, r8
 8007a9c:	46ac      	mov	ip, r5
 8007a9e:	46f2      	mov	sl, lr
 8007aa0:	f850 2b04 	ldr.w	r2, [r0], #4
 8007aa4:	b293      	uxth	r3, r2
 8007aa6:	fb06 e303 	mla	r3, r6, r3, lr
 8007aaa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	ebaa 0303 	sub.w	r3, sl, r3
 8007ab4:	0c12      	lsrs	r2, r2, #16
 8007ab6:	f8dc a000 	ldr.w	sl, [ip]
 8007aba:	fb06 e202 	mla	r2, r6, r2, lr
 8007abe:	fa13 f38a 	uxtah	r3, r3, sl
 8007ac2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ac6:	fa1f fa82 	uxth.w	sl, r2
 8007aca:	f8dc 2000 	ldr.w	r2, [ip]
 8007ace:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007ad2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007adc:	4581      	cmp	r9, r0
 8007ade:	f84c 3b04 	str.w	r3, [ip], #4
 8007ae2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007ae6:	d2db      	bcs.n	8007aa0 <quorem+0x44>
 8007ae8:	f855 300b 	ldr.w	r3, [r5, fp]
 8007aec:	b92b      	cbnz	r3, 8007afa <quorem+0x9e>
 8007aee:	9b01      	ldr	r3, [sp, #4]
 8007af0:	3b04      	subs	r3, #4
 8007af2:	429d      	cmp	r5, r3
 8007af4:	461a      	mov	r2, r3
 8007af6:	d32e      	bcc.n	8007b56 <quorem+0xfa>
 8007af8:	613c      	str	r4, [r7, #16]
 8007afa:	4638      	mov	r0, r7
 8007afc:	f001 fc8c 	bl	8009418 <__mcmp>
 8007b00:	2800      	cmp	r0, #0
 8007b02:	db24      	blt.n	8007b4e <quorem+0xf2>
 8007b04:	3601      	adds	r6, #1
 8007b06:	4628      	mov	r0, r5
 8007b08:	f04f 0c00 	mov.w	ip, #0
 8007b0c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b10:	f8d0 e000 	ldr.w	lr, [r0]
 8007b14:	b293      	uxth	r3, r2
 8007b16:	ebac 0303 	sub.w	r3, ip, r3
 8007b1a:	0c12      	lsrs	r2, r2, #16
 8007b1c:	fa13 f38e 	uxtah	r3, r3, lr
 8007b20:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007b24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b2e:	45c1      	cmp	r9, r8
 8007b30:	f840 3b04 	str.w	r3, [r0], #4
 8007b34:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007b38:	d2e8      	bcs.n	8007b0c <quorem+0xb0>
 8007b3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b42:	b922      	cbnz	r2, 8007b4e <quorem+0xf2>
 8007b44:	3b04      	subs	r3, #4
 8007b46:	429d      	cmp	r5, r3
 8007b48:	461a      	mov	r2, r3
 8007b4a:	d30a      	bcc.n	8007b62 <quorem+0x106>
 8007b4c:	613c      	str	r4, [r7, #16]
 8007b4e:	4630      	mov	r0, r6
 8007b50:	b003      	add	sp, #12
 8007b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b56:	6812      	ldr	r2, [r2, #0]
 8007b58:	3b04      	subs	r3, #4
 8007b5a:	2a00      	cmp	r2, #0
 8007b5c:	d1cc      	bne.n	8007af8 <quorem+0x9c>
 8007b5e:	3c01      	subs	r4, #1
 8007b60:	e7c7      	b.n	8007af2 <quorem+0x96>
 8007b62:	6812      	ldr	r2, [r2, #0]
 8007b64:	3b04      	subs	r3, #4
 8007b66:	2a00      	cmp	r2, #0
 8007b68:	d1f0      	bne.n	8007b4c <quorem+0xf0>
 8007b6a:	3c01      	subs	r4, #1
 8007b6c:	e7eb      	b.n	8007b46 <quorem+0xea>
 8007b6e:	2000      	movs	r0, #0
 8007b70:	e7ee      	b.n	8007b50 <quorem+0xf4>
 8007b72:	0000      	movs	r0, r0
 8007b74:	0000      	movs	r0, r0
	...

08007b78 <_dtoa_r>:
 8007b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b7c:	ed2d 8b02 	vpush	{d8}
 8007b80:	ec57 6b10 	vmov	r6, r7, d0
 8007b84:	b095      	sub	sp, #84	; 0x54
 8007b86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007b88:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007b8c:	9105      	str	r1, [sp, #20]
 8007b8e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007b92:	4604      	mov	r4, r0
 8007b94:	9209      	str	r2, [sp, #36]	; 0x24
 8007b96:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b98:	b975      	cbnz	r5, 8007bb8 <_dtoa_r+0x40>
 8007b9a:	2010      	movs	r0, #16
 8007b9c:	f001 f94c 	bl	8008e38 <malloc>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	6260      	str	r0, [r4, #36]	; 0x24
 8007ba4:	b920      	cbnz	r0, 8007bb0 <_dtoa_r+0x38>
 8007ba6:	4bb2      	ldr	r3, [pc, #712]	; (8007e70 <_dtoa_r+0x2f8>)
 8007ba8:	21ea      	movs	r1, #234	; 0xea
 8007baa:	48b2      	ldr	r0, [pc, #712]	; (8007e74 <_dtoa_r+0x2fc>)
 8007bac:	f002 f874 	bl	8009c98 <__assert_func>
 8007bb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007bb4:	6005      	str	r5, [r0, #0]
 8007bb6:	60c5      	str	r5, [r0, #12]
 8007bb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bba:	6819      	ldr	r1, [r3, #0]
 8007bbc:	b151      	cbz	r1, 8007bd4 <_dtoa_r+0x5c>
 8007bbe:	685a      	ldr	r2, [r3, #4]
 8007bc0:	604a      	str	r2, [r1, #4]
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	4093      	lsls	r3, r2
 8007bc6:	608b      	str	r3, [r1, #8]
 8007bc8:	4620      	mov	r0, r4
 8007bca:	f001 f99d 	bl	8008f08 <_Bfree>
 8007bce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	601a      	str	r2, [r3, #0]
 8007bd4:	1e3b      	subs	r3, r7, #0
 8007bd6:	bfb9      	ittee	lt
 8007bd8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007bdc:	9303      	strlt	r3, [sp, #12]
 8007bde:	2300      	movge	r3, #0
 8007be0:	f8c8 3000 	strge.w	r3, [r8]
 8007be4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007be8:	4ba3      	ldr	r3, [pc, #652]	; (8007e78 <_dtoa_r+0x300>)
 8007bea:	bfbc      	itt	lt
 8007bec:	2201      	movlt	r2, #1
 8007bee:	f8c8 2000 	strlt.w	r2, [r8]
 8007bf2:	ea33 0309 	bics.w	r3, r3, r9
 8007bf6:	d11b      	bne.n	8007c30 <_dtoa_r+0xb8>
 8007bf8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007bfa:	f242 730f 	movw	r3, #9999	; 0x270f
 8007bfe:	6013      	str	r3, [r2, #0]
 8007c00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c04:	4333      	orrs	r3, r6
 8007c06:	f000 857a 	beq.w	80086fe <_dtoa_r+0xb86>
 8007c0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c0c:	b963      	cbnz	r3, 8007c28 <_dtoa_r+0xb0>
 8007c0e:	4b9b      	ldr	r3, [pc, #620]	; (8007e7c <_dtoa_r+0x304>)
 8007c10:	e024      	b.n	8007c5c <_dtoa_r+0xe4>
 8007c12:	4b9b      	ldr	r3, [pc, #620]	; (8007e80 <_dtoa_r+0x308>)
 8007c14:	9300      	str	r3, [sp, #0]
 8007c16:	3308      	adds	r3, #8
 8007c18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007c1a:	6013      	str	r3, [r2, #0]
 8007c1c:	9800      	ldr	r0, [sp, #0]
 8007c1e:	b015      	add	sp, #84	; 0x54
 8007c20:	ecbd 8b02 	vpop	{d8}
 8007c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c28:	4b94      	ldr	r3, [pc, #592]	; (8007e7c <_dtoa_r+0x304>)
 8007c2a:	9300      	str	r3, [sp, #0]
 8007c2c:	3303      	adds	r3, #3
 8007c2e:	e7f3      	b.n	8007c18 <_dtoa_r+0xa0>
 8007c30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c34:	2200      	movs	r2, #0
 8007c36:	ec51 0b17 	vmov	r0, r1, d7
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007c40:	f7f8 ff42 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c44:	4680      	mov	r8, r0
 8007c46:	b158      	cbz	r0, 8007c60 <_dtoa_r+0xe8>
 8007c48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	6013      	str	r3, [r2, #0]
 8007c4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	f000 8551 	beq.w	80086f8 <_dtoa_r+0xb80>
 8007c56:	488b      	ldr	r0, [pc, #556]	; (8007e84 <_dtoa_r+0x30c>)
 8007c58:	6018      	str	r0, [r3, #0]
 8007c5a:	1e43      	subs	r3, r0, #1
 8007c5c:	9300      	str	r3, [sp, #0]
 8007c5e:	e7dd      	b.n	8007c1c <_dtoa_r+0xa4>
 8007c60:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007c64:	aa12      	add	r2, sp, #72	; 0x48
 8007c66:	a913      	add	r1, sp, #76	; 0x4c
 8007c68:	4620      	mov	r0, r4
 8007c6a:	f001 fcf5 	bl	8009658 <__d2b>
 8007c6e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007c72:	4683      	mov	fp, r0
 8007c74:	2d00      	cmp	r5, #0
 8007c76:	d07c      	beq.n	8007d72 <_dtoa_r+0x1fa>
 8007c78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c7a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007c7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c82:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007c86:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007c8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007c8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007c92:	4b7d      	ldr	r3, [pc, #500]	; (8007e88 <_dtoa_r+0x310>)
 8007c94:	2200      	movs	r2, #0
 8007c96:	4630      	mov	r0, r6
 8007c98:	4639      	mov	r1, r7
 8007c9a:	f7f8 faf5 	bl	8000288 <__aeabi_dsub>
 8007c9e:	a36e      	add	r3, pc, #440	; (adr r3, 8007e58 <_dtoa_r+0x2e0>)
 8007ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca4:	f7f8 fca8 	bl	80005f8 <__aeabi_dmul>
 8007ca8:	a36d      	add	r3, pc, #436	; (adr r3, 8007e60 <_dtoa_r+0x2e8>)
 8007caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cae:	f7f8 faed 	bl	800028c <__adddf3>
 8007cb2:	4606      	mov	r6, r0
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	460f      	mov	r7, r1
 8007cb8:	f7f8 fc34 	bl	8000524 <__aeabi_i2d>
 8007cbc:	a36a      	add	r3, pc, #424	; (adr r3, 8007e68 <_dtoa_r+0x2f0>)
 8007cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc2:	f7f8 fc99 	bl	80005f8 <__aeabi_dmul>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	460b      	mov	r3, r1
 8007cca:	4630      	mov	r0, r6
 8007ccc:	4639      	mov	r1, r7
 8007cce:	f7f8 fadd 	bl	800028c <__adddf3>
 8007cd2:	4606      	mov	r6, r0
 8007cd4:	460f      	mov	r7, r1
 8007cd6:	f7f8 ff3f 	bl	8000b58 <__aeabi_d2iz>
 8007cda:	2200      	movs	r2, #0
 8007cdc:	4682      	mov	sl, r0
 8007cde:	2300      	movs	r3, #0
 8007ce0:	4630      	mov	r0, r6
 8007ce2:	4639      	mov	r1, r7
 8007ce4:	f7f8 fefa 	bl	8000adc <__aeabi_dcmplt>
 8007ce8:	b148      	cbz	r0, 8007cfe <_dtoa_r+0x186>
 8007cea:	4650      	mov	r0, sl
 8007cec:	f7f8 fc1a 	bl	8000524 <__aeabi_i2d>
 8007cf0:	4632      	mov	r2, r6
 8007cf2:	463b      	mov	r3, r7
 8007cf4:	f7f8 fee8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cf8:	b908      	cbnz	r0, 8007cfe <_dtoa_r+0x186>
 8007cfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007cfe:	f1ba 0f16 	cmp.w	sl, #22
 8007d02:	d854      	bhi.n	8007dae <_dtoa_r+0x236>
 8007d04:	4b61      	ldr	r3, [pc, #388]	; (8007e8c <_dtoa_r+0x314>)
 8007d06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007d12:	f7f8 fee3 	bl	8000adc <__aeabi_dcmplt>
 8007d16:	2800      	cmp	r0, #0
 8007d18:	d04b      	beq.n	8007db2 <_dtoa_r+0x23a>
 8007d1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d1e:	2300      	movs	r3, #0
 8007d20:	930e      	str	r3, [sp, #56]	; 0x38
 8007d22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d24:	1b5d      	subs	r5, r3, r5
 8007d26:	1e6b      	subs	r3, r5, #1
 8007d28:	9304      	str	r3, [sp, #16]
 8007d2a:	bf43      	ittte	mi
 8007d2c:	2300      	movmi	r3, #0
 8007d2e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007d32:	9304      	strmi	r3, [sp, #16]
 8007d34:	f04f 0800 	movpl.w	r8, #0
 8007d38:	f1ba 0f00 	cmp.w	sl, #0
 8007d3c:	db3b      	blt.n	8007db6 <_dtoa_r+0x23e>
 8007d3e:	9b04      	ldr	r3, [sp, #16]
 8007d40:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007d44:	4453      	add	r3, sl
 8007d46:	9304      	str	r3, [sp, #16]
 8007d48:	2300      	movs	r3, #0
 8007d4a:	9306      	str	r3, [sp, #24]
 8007d4c:	9b05      	ldr	r3, [sp, #20]
 8007d4e:	2b09      	cmp	r3, #9
 8007d50:	d869      	bhi.n	8007e26 <_dtoa_r+0x2ae>
 8007d52:	2b05      	cmp	r3, #5
 8007d54:	bfc4      	itt	gt
 8007d56:	3b04      	subgt	r3, #4
 8007d58:	9305      	strgt	r3, [sp, #20]
 8007d5a:	9b05      	ldr	r3, [sp, #20]
 8007d5c:	f1a3 0302 	sub.w	r3, r3, #2
 8007d60:	bfcc      	ite	gt
 8007d62:	2500      	movgt	r5, #0
 8007d64:	2501      	movle	r5, #1
 8007d66:	2b03      	cmp	r3, #3
 8007d68:	d869      	bhi.n	8007e3e <_dtoa_r+0x2c6>
 8007d6a:	e8df f003 	tbb	[pc, r3]
 8007d6e:	4e2c      	.short	0x4e2c
 8007d70:	5a4c      	.short	0x5a4c
 8007d72:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007d76:	441d      	add	r5, r3
 8007d78:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007d7c:	2b20      	cmp	r3, #32
 8007d7e:	bfc1      	itttt	gt
 8007d80:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007d84:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007d88:	fa09 f303 	lslgt.w	r3, r9, r3
 8007d8c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007d90:	bfda      	itte	le
 8007d92:	f1c3 0320 	rsble	r3, r3, #32
 8007d96:	fa06 f003 	lslle.w	r0, r6, r3
 8007d9a:	4318      	orrgt	r0, r3
 8007d9c:	f7f8 fbb2 	bl	8000504 <__aeabi_ui2d>
 8007da0:	2301      	movs	r3, #1
 8007da2:	4606      	mov	r6, r0
 8007da4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007da8:	3d01      	subs	r5, #1
 8007daa:	9310      	str	r3, [sp, #64]	; 0x40
 8007dac:	e771      	b.n	8007c92 <_dtoa_r+0x11a>
 8007dae:	2301      	movs	r3, #1
 8007db0:	e7b6      	b.n	8007d20 <_dtoa_r+0x1a8>
 8007db2:	900e      	str	r0, [sp, #56]	; 0x38
 8007db4:	e7b5      	b.n	8007d22 <_dtoa_r+0x1aa>
 8007db6:	f1ca 0300 	rsb	r3, sl, #0
 8007dba:	9306      	str	r3, [sp, #24]
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	eba8 080a 	sub.w	r8, r8, sl
 8007dc2:	930d      	str	r3, [sp, #52]	; 0x34
 8007dc4:	e7c2      	b.n	8007d4c <_dtoa_r+0x1d4>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	9308      	str	r3, [sp, #32]
 8007dca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	dc39      	bgt.n	8007e44 <_dtoa_r+0x2cc>
 8007dd0:	f04f 0901 	mov.w	r9, #1
 8007dd4:	f8cd 9004 	str.w	r9, [sp, #4]
 8007dd8:	464b      	mov	r3, r9
 8007dda:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007dde:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007de0:	2200      	movs	r2, #0
 8007de2:	6042      	str	r2, [r0, #4]
 8007de4:	2204      	movs	r2, #4
 8007de6:	f102 0614 	add.w	r6, r2, #20
 8007dea:	429e      	cmp	r6, r3
 8007dec:	6841      	ldr	r1, [r0, #4]
 8007dee:	d92f      	bls.n	8007e50 <_dtoa_r+0x2d8>
 8007df0:	4620      	mov	r0, r4
 8007df2:	f001 f849 	bl	8008e88 <_Balloc>
 8007df6:	9000      	str	r0, [sp, #0]
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	d14b      	bne.n	8007e94 <_dtoa_r+0x31c>
 8007dfc:	4b24      	ldr	r3, [pc, #144]	; (8007e90 <_dtoa_r+0x318>)
 8007dfe:	4602      	mov	r2, r0
 8007e00:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007e04:	e6d1      	b.n	8007baa <_dtoa_r+0x32>
 8007e06:	2301      	movs	r3, #1
 8007e08:	e7de      	b.n	8007dc8 <_dtoa_r+0x250>
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	9308      	str	r3, [sp, #32]
 8007e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e10:	eb0a 0903 	add.w	r9, sl, r3
 8007e14:	f109 0301 	add.w	r3, r9, #1
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	9301      	str	r3, [sp, #4]
 8007e1c:	bfb8      	it	lt
 8007e1e:	2301      	movlt	r3, #1
 8007e20:	e7dd      	b.n	8007dde <_dtoa_r+0x266>
 8007e22:	2301      	movs	r3, #1
 8007e24:	e7f2      	b.n	8007e0c <_dtoa_r+0x294>
 8007e26:	2501      	movs	r5, #1
 8007e28:	2300      	movs	r3, #0
 8007e2a:	9305      	str	r3, [sp, #20]
 8007e2c:	9508      	str	r5, [sp, #32]
 8007e2e:	f04f 39ff 	mov.w	r9, #4294967295
 8007e32:	2200      	movs	r2, #0
 8007e34:	f8cd 9004 	str.w	r9, [sp, #4]
 8007e38:	2312      	movs	r3, #18
 8007e3a:	9209      	str	r2, [sp, #36]	; 0x24
 8007e3c:	e7cf      	b.n	8007dde <_dtoa_r+0x266>
 8007e3e:	2301      	movs	r3, #1
 8007e40:	9308      	str	r3, [sp, #32]
 8007e42:	e7f4      	b.n	8007e2e <_dtoa_r+0x2b6>
 8007e44:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007e48:	f8cd 9004 	str.w	r9, [sp, #4]
 8007e4c:	464b      	mov	r3, r9
 8007e4e:	e7c6      	b.n	8007dde <_dtoa_r+0x266>
 8007e50:	3101      	adds	r1, #1
 8007e52:	6041      	str	r1, [r0, #4]
 8007e54:	0052      	lsls	r2, r2, #1
 8007e56:	e7c6      	b.n	8007de6 <_dtoa_r+0x26e>
 8007e58:	636f4361 	.word	0x636f4361
 8007e5c:	3fd287a7 	.word	0x3fd287a7
 8007e60:	8b60c8b3 	.word	0x8b60c8b3
 8007e64:	3fc68a28 	.word	0x3fc68a28
 8007e68:	509f79fb 	.word	0x509f79fb
 8007e6c:	3fd34413 	.word	0x3fd34413
 8007e70:	0800aa3e 	.word	0x0800aa3e
 8007e74:	0800aa55 	.word	0x0800aa55
 8007e78:	7ff00000 	.word	0x7ff00000
 8007e7c:	0800aa3a 	.word	0x0800aa3a
 8007e80:	0800aa31 	.word	0x0800aa31
 8007e84:	0800a8b1 	.word	0x0800a8b1
 8007e88:	3ff80000 	.word	0x3ff80000
 8007e8c:	0800abd0 	.word	0x0800abd0
 8007e90:	0800aab4 	.word	0x0800aab4
 8007e94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e96:	9a00      	ldr	r2, [sp, #0]
 8007e98:	601a      	str	r2, [r3, #0]
 8007e9a:	9b01      	ldr	r3, [sp, #4]
 8007e9c:	2b0e      	cmp	r3, #14
 8007e9e:	f200 80ad 	bhi.w	8007ffc <_dtoa_r+0x484>
 8007ea2:	2d00      	cmp	r5, #0
 8007ea4:	f000 80aa 	beq.w	8007ffc <_dtoa_r+0x484>
 8007ea8:	f1ba 0f00 	cmp.w	sl, #0
 8007eac:	dd36      	ble.n	8007f1c <_dtoa_r+0x3a4>
 8007eae:	4ac3      	ldr	r2, [pc, #780]	; (80081bc <_dtoa_r+0x644>)
 8007eb0:	f00a 030f 	and.w	r3, sl, #15
 8007eb4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007eb8:	ed93 7b00 	vldr	d7, [r3]
 8007ebc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007ec0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007ec4:	eeb0 8a47 	vmov.f32	s16, s14
 8007ec8:	eef0 8a67 	vmov.f32	s17, s15
 8007ecc:	d016      	beq.n	8007efc <_dtoa_r+0x384>
 8007ece:	4bbc      	ldr	r3, [pc, #752]	; (80081c0 <_dtoa_r+0x648>)
 8007ed0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ed4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ed8:	f7f8 fcb8 	bl	800084c <__aeabi_ddiv>
 8007edc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ee0:	f007 070f 	and.w	r7, r7, #15
 8007ee4:	2503      	movs	r5, #3
 8007ee6:	4eb6      	ldr	r6, [pc, #728]	; (80081c0 <_dtoa_r+0x648>)
 8007ee8:	b957      	cbnz	r7, 8007f00 <_dtoa_r+0x388>
 8007eea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007eee:	ec53 2b18 	vmov	r2, r3, d8
 8007ef2:	f7f8 fcab 	bl	800084c <__aeabi_ddiv>
 8007ef6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007efa:	e029      	b.n	8007f50 <_dtoa_r+0x3d8>
 8007efc:	2502      	movs	r5, #2
 8007efe:	e7f2      	b.n	8007ee6 <_dtoa_r+0x36e>
 8007f00:	07f9      	lsls	r1, r7, #31
 8007f02:	d508      	bpl.n	8007f16 <_dtoa_r+0x39e>
 8007f04:	ec51 0b18 	vmov	r0, r1, d8
 8007f08:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007f0c:	f7f8 fb74 	bl	80005f8 <__aeabi_dmul>
 8007f10:	ec41 0b18 	vmov	d8, r0, r1
 8007f14:	3501      	adds	r5, #1
 8007f16:	107f      	asrs	r7, r7, #1
 8007f18:	3608      	adds	r6, #8
 8007f1a:	e7e5      	b.n	8007ee8 <_dtoa_r+0x370>
 8007f1c:	f000 80a6 	beq.w	800806c <_dtoa_r+0x4f4>
 8007f20:	f1ca 0600 	rsb	r6, sl, #0
 8007f24:	4ba5      	ldr	r3, [pc, #660]	; (80081bc <_dtoa_r+0x644>)
 8007f26:	4fa6      	ldr	r7, [pc, #664]	; (80081c0 <_dtoa_r+0x648>)
 8007f28:	f006 020f 	and.w	r2, r6, #15
 8007f2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007f38:	f7f8 fb5e 	bl	80005f8 <__aeabi_dmul>
 8007f3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f40:	1136      	asrs	r6, r6, #4
 8007f42:	2300      	movs	r3, #0
 8007f44:	2502      	movs	r5, #2
 8007f46:	2e00      	cmp	r6, #0
 8007f48:	f040 8085 	bne.w	8008056 <_dtoa_r+0x4de>
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d1d2      	bne.n	8007ef6 <_dtoa_r+0x37e>
 8007f50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	f000 808c 	beq.w	8008070 <_dtoa_r+0x4f8>
 8007f58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f5c:	4b99      	ldr	r3, [pc, #612]	; (80081c4 <_dtoa_r+0x64c>)
 8007f5e:	2200      	movs	r2, #0
 8007f60:	4630      	mov	r0, r6
 8007f62:	4639      	mov	r1, r7
 8007f64:	f7f8 fdba 	bl	8000adc <__aeabi_dcmplt>
 8007f68:	2800      	cmp	r0, #0
 8007f6a:	f000 8081 	beq.w	8008070 <_dtoa_r+0x4f8>
 8007f6e:	9b01      	ldr	r3, [sp, #4]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d07d      	beq.n	8008070 <_dtoa_r+0x4f8>
 8007f74:	f1b9 0f00 	cmp.w	r9, #0
 8007f78:	dd3c      	ble.n	8007ff4 <_dtoa_r+0x47c>
 8007f7a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007f7e:	9307      	str	r3, [sp, #28]
 8007f80:	2200      	movs	r2, #0
 8007f82:	4b91      	ldr	r3, [pc, #580]	; (80081c8 <_dtoa_r+0x650>)
 8007f84:	4630      	mov	r0, r6
 8007f86:	4639      	mov	r1, r7
 8007f88:	f7f8 fb36 	bl	80005f8 <__aeabi_dmul>
 8007f8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f90:	3501      	adds	r5, #1
 8007f92:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007f96:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f9a:	4628      	mov	r0, r5
 8007f9c:	f7f8 fac2 	bl	8000524 <__aeabi_i2d>
 8007fa0:	4632      	mov	r2, r6
 8007fa2:	463b      	mov	r3, r7
 8007fa4:	f7f8 fb28 	bl	80005f8 <__aeabi_dmul>
 8007fa8:	4b88      	ldr	r3, [pc, #544]	; (80081cc <_dtoa_r+0x654>)
 8007faa:	2200      	movs	r2, #0
 8007fac:	f7f8 f96e 	bl	800028c <__adddf3>
 8007fb0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007fb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fb8:	9303      	str	r3, [sp, #12]
 8007fba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d15c      	bne.n	800807a <_dtoa_r+0x502>
 8007fc0:	4b83      	ldr	r3, [pc, #524]	; (80081d0 <_dtoa_r+0x658>)
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	4630      	mov	r0, r6
 8007fc6:	4639      	mov	r1, r7
 8007fc8:	f7f8 f95e 	bl	8000288 <__aeabi_dsub>
 8007fcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007fd0:	4606      	mov	r6, r0
 8007fd2:	460f      	mov	r7, r1
 8007fd4:	f7f8 fda0 	bl	8000b18 <__aeabi_dcmpgt>
 8007fd8:	2800      	cmp	r0, #0
 8007fda:	f040 8296 	bne.w	800850a <_dtoa_r+0x992>
 8007fde:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007fe2:	4630      	mov	r0, r6
 8007fe4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007fe8:	4639      	mov	r1, r7
 8007fea:	f7f8 fd77 	bl	8000adc <__aeabi_dcmplt>
 8007fee:	2800      	cmp	r0, #0
 8007ff0:	f040 8288 	bne.w	8008504 <_dtoa_r+0x98c>
 8007ff4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007ff8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007ffc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	f2c0 8158 	blt.w	80082b4 <_dtoa_r+0x73c>
 8008004:	f1ba 0f0e 	cmp.w	sl, #14
 8008008:	f300 8154 	bgt.w	80082b4 <_dtoa_r+0x73c>
 800800c:	4b6b      	ldr	r3, [pc, #428]	; (80081bc <_dtoa_r+0x644>)
 800800e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008012:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008018:	2b00      	cmp	r3, #0
 800801a:	f280 80e3 	bge.w	80081e4 <_dtoa_r+0x66c>
 800801e:	9b01      	ldr	r3, [sp, #4]
 8008020:	2b00      	cmp	r3, #0
 8008022:	f300 80df 	bgt.w	80081e4 <_dtoa_r+0x66c>
 8008026:	f040 826d 	bne.w	8008504 <_dtoa_r+0x98c>
 800802a:	4b69      	ldr	r3, [pc, #420]	; (80081d0 <_dtoa_r+0x658>)
 800802c:	2200      	movs	r2, #0
 800802e:	4640      	mov	r0, r8
 8008030:	4649      	mov	r1, r9
 8008032:	f7f8 fae1 	bl	80005f8 <__aeabi_dmul>
 8008036:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800803a:	f7f8 fd63 	bl	8000b04 <__aeabi_dcmpge>
 800803e:	9e01      	ldr	r6, [sp, #4]
 8008040:	4637      	mov	r7, r6
 8008042:	2800      	cmp	r0, #0
 8008044:	f040 8243 	bne.w	80084ce <_dtoa_r+0x956>
 8008048:	9d00      	ldr	r5, [sp, #0]
 800804a:	2331      	movs	r3, #49	; 0x31
 800804c:	f805 3b01 	strb.w	r3, [r5], #1
 8008050:	f10a 0a01 	add.w	sl, sl, #1
 8008054:	e23f      	b.n	80084d6 <_dtoa_r+0x95e>
 8008056:	07f2      	lsls	r2, r6, #31
 8008058:	d505      	bpl.n	8008066 <_dtoa_r+0x4ee>
 800805a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800805e:	f7f8 facb 	bl	80005f8 <__aeabi_dmul>
 8008062:	3501      	adds	r5, #1
 8008064:	2301      	movs	r3, #1
 8008066:	1076      	asrs	r6, r6, #1
 8008068:	3708      	adds	r7, #8
 800806a:	e76c      	b.n	8007f46 <_dtoa_r+0x3ce>
 800806c:	2502      	movs	r5, #2
 800806e:	e76f      	b.n	8007f50 <_dtoa_r+0x3d8>
 8008070:	9b01      	ldr	r3, [sp, #4]
 8008072:	f8cd a01c 	str.w	sl, [sp, #28]
 8008076:	930c      	str	r3, [sp, #48]	; 0x30
 8008078:	e78d      	b.n	8007f96 <_dtoa_r+0x41e>
 800807a:	9900      	ldr	r1, [sp, #0]
 800807c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800807e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008080:	4b4e      	ldr	r3, [pc, #312]	; (80081bc <_dtoa_r+0x644>)
 8008082:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008086:	4401      	add	r1, r0
 8008088:	9102      	str	r1, [sp, #8]
 800808a:	9908      	ldr	r1, [sp, #32]
 800808c:	eeb0 8a47 	vmov.f32	s16, s14
 8008090:	eef0 8a67 	vmov.f32	s17, s15
 8008094:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008098:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800809c:	2900      	cmp	r1, #0
 800809e:	d045      	beq.n	800812c <_dtoa_r+0x5b4>
 80080a0:	494c      	ldr	r1, [pc, #304]	; (80081d4 <_dtoa_r+0x65c>)
 80080a2:	2000      	movs	r0, #0
 80080a4:	f7f8 fbd2 	bl	800084c <__aeabi_ddiv>
 80080a8:	ec53 2b18 	vmov	r2, r3, d8
 80080ac:	f7f8 f8ec 	bl	8000288 <__aeabi_dsub>
 80080b0:	9d00      	ldr	r5, [sp, #0]
 80080b2:	ec41 0b18 	vmov	d8, r0, r1
 80080b6:	4639      	mov	r1, r7
 80080b8:	4630      	mov	r0, r6
 80080ba:	f7f8 fd4d 	bl	8000b58 <__aeabi_d2iz>
 80080be:	900c      	str	r0, [sp, #48]	; 0x30
 80080c0:	f7f8 fa30 	bl	8000524 <__aeabi_i2d>
 80080c4:	4602      	mov	r2, r0
 80080c6:	460b      	mov	r3, r1
 80080c8:	4630      	mov	r0, r6
 80080ca:	4639      	mov	r1, r7
 80080cc:	f7f8 f8dc 	bl	8000288 <__aeabi_dsub>
 80080d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080d2:	3330      	adds	r3, #48	; 0x30
 80080d4:	f805 3b01 	strb.w	r3, [r5], #1
 80080d8:	ec53 2b18 	vmov	r2, r3, d8
 80080dc:	4606      	mov	r6, r0
 80080de:	460f      	mov	r7, r1
 80080e0:	f7f8 fcfc 	bl	8000adc <__aeabi_dcmplt>
 80080e4:	2800      	cmp	r0, #0
 80080e6:	d165      	bne.n	80081b4 <_dtoa_r+0x63c>
 80080e8:	4632      	mov	r2, r6
 80080ea:	463b      	mov	r3, r7
 80080ec:	4935      	ldr	r1, [pc, #212]	; (80081c4 <_dtoa_r+0x64c>)
 80080ee:	2000      	movs	r0, #0
 80080f0:	f7f8 f8ca 	bl	8000288 <__aeabi_dsub>
 80080f4:	ec53 2b18 	vmov	r2, r3, d8
 80080f8:	f7f8 fcf0 	bl	8000adc <__aeabi_dcmplt>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	f040 80b9 	bne.w	8008274 <_dtoa_r+0x6fc>
 8008102:	9b02      	ldr	r3, [sp, #8]
 8008104:	429d      	cmp	r5, r3
 8008106:	f43f af75 	beq.w	8007ff4 <_dtoa_r+0x47c>
 800810a:	4b2f      	ldr	r3, [pc, #188]	; (80081c8 <_dtoa_r+0x650>)
 800810c:	ec51 0b18 	vmov	r0, r1, d8
 8008110:	2200      	movs	r2, #0
 8008112:	f7f8 fa71 	bl	80005f8 <__aeabi_dmul>
 8008116:	4b2c      	ldr	r3, [pc, #176]	; (80081c8 <_dtoa_r+0x650>)
 8008118:	ec41 0b18 	vmov	d8, r0, r1
 800811c:	2200      	movs	r2, #0
 800811e:	4630      	mov	r0, r6
 8008120:	4639      	mov	r1, r7
 8008122:	f7f8 fa69 	bl	80005f8 <__aeabi_dmul>
 8008126:	4606      	mov	r6, r0
 8008128:	460f      	mov	r7, r1
 800812a:	e7c4      	b.n	80080b6 <_dtoa_r+0x53e>
 800812c:	ec51 0b17 	vmov	r0, r1, d7
 8008130:	f7f8 fa62 	bl	80005f8 <__aeabi_dmul>
 8008134:	9b02      	ldr	r3, [sp, #8]
 8008136:	9d00      	ldr	r5, [sp, #0]
 8008138:	930c      	str	r3, [sp, #48]	; 0x30
 800813a:	ec41 0b18 	vmov	d8, r0, r1
 800813e:	4639      	mov	r1, r7
 8008140:	4630      	mov	r0, r6
 8008142:	f7f8 fd09 	bl	8000b58 <__aeabi_d2iz>
 8008146:	9011      	str	r0, [sp, #68]	; 0x44
 8008148:	f7f8 f9ec 	bl	8000524 <__aeabi_i2d>
 800814c:	4602      	mov	r2, r0
 800814e:	460b      	mov	r3, r1
 8008150:	4630      	mov	r0, r6
 8008152:	4639      	mov	r1, r7
 8008154:	f7f8 f898 	bl	8000288 <__aeabi_dsub>
 8008158:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800815a:	3330      	adds	r3, #48	; 0x30
 800815c:	f805 3b01 	strb.w	r3, [r5], #1
 8008160:	9b02      	ldr	r3, [sp, #8]
 8008162:	429d      	cmp	r5, r3
 8008164:	4606      	mov	r6, r0
 8008166:	460f      	mov	r7, r1
 8008168:	f04f 0200 	mov.w	r2, #0
 800816c:	d134      	bne.n	80081d8 <_dtoa_r+0x660>
 800816e:	4b19      	ldr	r3, [pc, #100]	; (80081d4 <_dtoa_r+0x65c>)
 8008170:	ec51 0b18 	vmov	r0, r1, d8
 8008174:	f7f8 f88a 	bl	800028c <__adddf3>
 8008178:	4602      	mov	r2, r0
 800817a:	460b      	mov	r3, r1
 800817c:	4630      	mov	r0, r6
 800817e:	4639      	mov	r1, r7
 8008180:	f7f8 fcca 	bl	8000b18 <__aeabi_dcmpgt>
 8008184:	2800      	cmp	r0, #0
 8008186:	d175      	bne.n	8008274 <_dtoa_r+0x6fc>
 8008188:	ec53 2b18 	vmov	r2, r3, d8
 800818c:	4911      	ldr	r1, [pc, #68]	; (80081d4 <_dtoa_r+0x65c>)
 800818e:	2000      	movs	r0, #0
 8008190:	f7f8 f87a 	bl	8000288 <__aeabi_dsub>
 8008194:	4602      	mov	r2, r0
 8008196:	460b      	mov	r3, r1
 8008198:	4630      	mov	r0, r6
 800819a:	4639      	mov	r1, r7
 800819c:	f7f8 fc9e 	bl	8000adc <__aeabi_dcmplt>
 80081a0:	2800      	cmp	r0, #0
 80081a2:	f43f af27 	beq.w	8007ff4 <_dtoa_r+0x47c>
 80081a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80081a8:	1e6b      	subs	r3, r5, #1
 80081aa:	930c      	str	r3, [sp, #48]	; 0x30
 80081ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80081b0:	2b30      	cmp	r3, #48	; 0x30
 80081b2:	d0f8      	beq.n	80081a6 <_dtoa_r+0x62e>
 80081b4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80081b8:	e04a      	b.n	8008250 <_dtoa_r+0x6d8>
 80081ba:	bf00      	nop
 80081bc:	0800abd0 	.word	0x0800abd0
 80081c0:	0800aba8 	.word	0x0800aba8
 80081c4:	3ff00000 	.word	0x3ff00000
 80081c8:	40240000 	.word	0x40240000
 80081cc:	401c0000 	.word	0x401c0000
 80081d0:	40140000 	.word	0x40140000
 80081d4:	3fe00000 	.word	0x3fe00000
 80081d8:	4baf      	ldr	r3, [pc, #700]	; (8008498 <_dtoa_r+0x920>)
 80081da:	f7f8 fa0d 	bl	80005f8 <__aeabi_dmul>
 80081de:	4606      	mov	r6, r0
 80081e0:	460f      	mov	r7, r1
 80081e2:	e7ac      	b.n	800813e <_dtoa_r+0x5c6>
 80081e4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80081e8:	9d00      	ldr	r5, [sp, #0]
 80081ea:	4642      	mov	r2, r8
 80081ec:	464b      	mov	r3, r9
 80081ee:	4630      	mov	r0, r6
 80081f0:	4639      	mov	r1, r7
 80081f2:	f7f8 fb2b 	bl	800084c <__aeabi_ddiv>
 80081f6:	f7f8 fcaf 	bl	8000b58 <__aeabi_d2iz>
 80081fa:	9002      	str	r0, [sp, #8]
 80081fc:	f7f8 f992 	bl	8000524 <__aeabi_i2d>
 8008200:	4642      	mov	r2, r8
 8008202:	464b      	mov	r3, r9
 8008204:	f7f8 f9f8 	bl	80005f8 <__aeabi_dmul>
 8008208:	4602      	mov	r2, r0
 800820a:	460b      	mov	r3, r1
 800820c:	4630      	mov	r0, r6
 800820e:	4639      	mov	r1, r7
 8008210:	f7f8 f83a 	bl	8000288 <__aeabi_dsub>
 8008214:	9e02      	ldr	r6, [sp, #8]
 8008216:	9f01      	ldr	r7, [sp, #4]
 8008218:	3630      	adds	r6, #48	; 0x30
 800821a:	f805 6b01 	strb.w	r6, [r5], #1
 800821e:	9e00      	ldr	r6, [sp, #0]
 8008220:	1bae      	subs	r6, r5, r6
 8008222:	42b7      	cmp	r7, r6
 8008224:	4602      	mov	r2, r0
 8008226:	460b      	mov	r3, r1
 8008228:	d137      	bne.n	800829a <_dtoa_r+0x722>
 800822a:	f7f8 f82f 	bl	800028c <__adddf3>
 800822e:	4642      	mov	r2, r8
 8008230:	464b      	mov	r3, r9
 8008232:	4606      	mov	r6, r0
 8008234:	460f      	mov	r7, r1
 8008236:	f7f8 fc6f 	bl	8000b18 <__aeabi_dcmpgt>
 800823a:	b9c8      	cbnz	r0, 8008270 <_dtoa_r+0x6f8>
 800823c:	4642      	mov	r2, r8
 800823e:	464b      	mov	r3, r9
 8008240:	4630      	mov	r0, r6
 8008242:	4639      	mov	r1, r7
 8008244:	f7f8 fc40 	bl	8000ac8 <__aeabi_dcmpeq>
 8008248:	b110      	cbz	r0, 8008250 <_dtoa_r+0x6d8>
 800824a:	9b02      	ldr	r3, [sp, #8]
 800824c:	07d9      	lsls	r1, r3, #31
 800824e:	d40f      	bmi.n	8008270 <_dtoa_r+0x6f8>
 8008250:	4620      	mov	r0, r4
 8008252:	4659      	mov	r1, fp
 8008254:	f000 fe58 	bl	8008f08 <_Bfree>
 8008258:	2300      	movs	r3, #0
 800825a:	702b      	strb	r3, [r5, #0]
 800825c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800825e:	f10a 0001 	add.w	r0, sl, #1
 8008262:	6018      	str	r0, [r3, #0]
 8008264:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008266:	2b00      	cmp	r3, #0
 8008268:	f43f acd8 	beq.w	8007c1c <_dtoa_r+0xa4>
 800826c:	601d      	str	r5, [r3, #0]
 800826e:	e4d5      	b.n	8007c1c <_dtoa_r+0xa4>
 8008270:	f8cd a01c 	str.w	sl, [sp, #28]
 8008274:	462b      	mov	r3, r5
 8008276:	461d      	mov	r5, r3
 8008278:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800827c:	2a39      	cmp	r2, #57	; 0x39
 800827e:	d108      	bne.n	8008292 <_dtoa_r+0x71a>
 8008280:	9a00      	ldr	r2, [sp, #0]
 8008282:	429a      	cmp	r2, r3
 8008284:	d1f7      	bne.n	8008276 <_dtoa_r+0x6fe>
 8008286:	9a07      	ldr	r2, [sp, #28]
 8008288:	9900      	ldr	r1, [sp, #0]
 800828a:	3201      	adds	r2, #1
 800828c:	9207      	str	r2, [sp, #28]
 800828e:	2230      	movs	r2, #48	; 0x30
 8008290:	700a      	strb	r2, [r1, #0]
 8008292:	781a      	ldrb	r2, [r3, #0]
 8008294:	3201      	adds	r2, #1
 8008296:	701a      	strb	r2, [r3, #0]
 8008298:	e78c      	b.n	80081b4 <_dtoa_r+0x63c>
 800829a:	4b7f      	ldr	r3, [pc, #508]	; (8008498 <_dtoa_r+0x920>)
 800829c:	2200      	movs	r2, #0
 800829e:	f7f8 f9ab 	bl	80005f8 <__aeabi_dmul>
 80082a2:	2200      	movs	r2, #0
 80082a4:	2300      	movs	r3, #0
 80082a6:	4606      	mov	r6, r0
 80082a8:	460f      	mov	r7, r1
 80082aa:	f7f8 fc0d 	bl	8000ac8 <__aeabi_dcmpeq>
 80082ae:	2800      	cmp	r0, #0
 80082b0:	d09b      	beq.n	80081ea <_dtoa_r+0x672>
 80082b2:	e7cd      	b.n	8008250 <_dtoa_r+0x6d8>
 80082b4:	9a08      	ldr	r2, [sp, #32]
 80082b6:	2a00      	cmp	r2, #0
 80082b8:	f000 80c4 	beq.w	8008444 <_dtoa_r+0x8cc>
 80082bc:	9a05      	ldr	r2, [sp, #20]
 80082be:	2a01      	cmp	r2, #1
 80082c0:	f300 80a8 	bgt.w	8008414 <_dtoa_r+0x89c>
 80082c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80082c6:	2a00      	cmp	r2, #0
 80082c8:	f000 80a0 	beq.w	800840c <_dtoa_r+0x894>
 80082cc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80082d0:	9e06      	ldr	r6, [sp, #24]
 80082d2:	4645      	mov	r5, r8
 80082d4:	9a04      	ldr	r2, [sp, #16]
 80082d6:	2101      	movs	r1, #1
 80082d8:	441a      	add	r2, r3
 80082da:	4620      	mov	r0, r4
 80082dc:	4498      	add	r8, r3
 80082de:	9204      	str	r2, [sp, #16]
 80082e0:	f000 ff18 	bl	8009114 <__i2b>
 80082e4:	4607      	mov	r7, r0
 80082e6:	2d00      	cmp	r5, #0
 80082e8:	dd0b      	ble.n	8008302 <_dtoa_r+0x78a>
 80082ea:	9b04      	ldr	r3, [sp, #16]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	dd08      	ble.n	8008302 <_dtoa_r+0x78a>
 80082f0:	42ab      	cmp	r3, r5
 80082f2:	9a04      	ldr	r2, [sp, #16]
 80082f4:	bfa8      	it	ge
 80082f6:	462b      	movge	r3, r5
 80082f8:	eba8 0803 	sub.w	r8, r8, r3
 80082fc:	1aed      	subs	r5, r5, r3
 80082fe:	1ad3      	subs	r3, r2, r3
 8008300:	9304      	str	r3, [sp, #16]
 8008302:	9b06      	ldr	r3, [sp, #24]
 8008304:	b1fb      	cbz	r3, 8008346 <_dtoa_r+0x7ce>
 8008306:	9b08      	ldr	r3, [sp, #32]
 8008308:	2b00      	cmp	r3, #0
 800830a:	f000 809f 	beq.w	800844c <_dtoa_r+0x8d4>
 800830e:	2e00      	cmp	r6, #0
 8008310:	dd11      	ble.n	8008336 <_dtoa_r+0x7be>
 8008312:	4639      	mov	r1, r7
 8008314:	4632      	mov	r2, r6
 8008316:	4620      	mov	r0, r4
 8008318:	f000 ffb8 	bl	800928c <__pow5mult>
 800831c:	465a      	mov	r2, fp
 800831e:	4601      	mov	r1, r0
 8008320:	4607      	mov	r7, r0
 8008322:	4620      	mov	r0, r4
 8008324:	f000 ff0c 	bl	8009140 <__multiply>
 8008328:	4659      	mov	r1, fp
 800832a:	9007      	str	r0, [sp, #28]
 800832c:	4620      	mov	r0, r4
 800832e:	f000 fdeb 	bl	8008f08 <_Bfree>
 8008332:	9b07      	ldr	r3, [sp, #28]
 8008334:	469b      	mov	fp, r3
 8008336:	9b06      	ldr	r3, [sp, #24]
 8008338:	1b9a      	subs	r2, r3, r6
 800833a:	d004      	beq.n	8008346 <_dtoa_r+0x7ce>
 800833c:	4659      	mov	r1, fp
 800833e:	4620      	mov	r0, r4
 8008340:	f000 ffa4 	bl	800928c <__pow5mult>
 8008344:	4683      	mov	fp, r0
 8008346:	2101      	movs	r1, #1
 8008348:	4620      	mov	r0, r4
 800834a:	f000 fee3 	bl	8009114 <__i2b>
 800834e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008350:	2b00      	cmp	r3, #0
 8008352:	4606      	mov	r6, r0
 8008354:	dd7c      	ble.n	8008450 <_dtoa_r+0x8d8>
 8008356:	461a      	mov	r2, r3
 8008358:	4601      	mov	r1, r0
 800835a:	4620      	mov	r0, r4
 800835c:	f000 ff96 	bl	800928c <__pow5mult>
 8008360:	9b05      	ldr	r3, [sp, #20]
 8008362:	2b01      	cmp	r3, #1
 8008364:	4606      	mov	r6, r0
 8008366:	dd76      	ble.n	8008456 <_dtoa_r+0x8de>
 8008368:	2300      	movs	r3, #0
 800836a:	9306      	str	r3, [sp, #24]
 800836c:	6933      	ldr	r3, [r6, #16]
 800836e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008372:	6918      	ldr	r0, [r3, #16]
 8008374:	f000 fe7e 	bl	8009074 <__hi0bits>
 8008378:	f1c0 0020 	rsb	r0, r0, #32
 800837c:	9b04      	ldr	r3, [sp, #16]
 800837e:	4418      	add	r0, r3
 8008380:	f010 001f 	ands.w	r0, r0, #31
 8008384:	f000 8086 	beq.w	8008494 <_dtoa_r+0x91c>
 8008388:	f1c0 0320 	rsb	r3, r0, #32
 800838c:	2b04      	cmp	r3, #4
 800838e:	dd7f      	ble.n	8008490 <_dtoa_r+0x918>
 8008390:	f1c0 001c 	rsb	r0, r0, #28
 8008394:	9b04      	ldr	r3, [sp, #16]
 8008396:	4403      	add	r3, r0
 8008398:	4480      	add	r8, r0
 800839a:	4405      	add	r5, r0
 800839c:	9304      	str	r3, [sp, #16]
 800839e:	f1b8 0f00 	cmp.w	r8, #0
 80083a2:	dd05      	ble.n	80083b0 <_dtoa_r+0x838>
 80083a4:	4659      	mov	r1, fp
 80083a6:	4642      	mov	r2, r8
 80083a8:	4620      	mov	r0, r4
 80083aa:	f000 ffc9 	bl	8009340 <__lshift>
 80083ae:	4683      	mov	fp, r0
 80083b0:	9b04      	ldr	r3, [sp, #16]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	dd05      	ble.n	80083c2 <_dtoa_r+0x84a>
 80083b6:	4631      	mov	r1, r6
 80083b8:	461a      	mov	r2, r3
 80083ba:	4620      	mov	r0, r4
 80083bc:	f000 ffc0 	bl	8009340 <__lshift>
 80083c0:	4606      	mov	r6, r0
 80083c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d069      	beq.n	800849c <_dtoa_r+0x924>
 80083c8:	4631      	mov	r1, r6
 80083ca:	4658      	mov	r0, fp
 80083cc:	f001 f824 	bl	8009418 <__mcmp>
 80083d0:	2800      	cmp	r0, #0
 80083d2:	da63      	bge.n	800849c <_dtoa_r+0x924>
 80083d4:	2300      	movs	r3, #0
 80083d6:	4659      	mov	r1, fp
 80083d8:	220a      	movs	r2, #10
 80083da:	4620      	mov	r0, r4
 80083dc:	f000 fdb6 	bl	8008f4c <__multadd>
 80083e0:	9b08      	ldr	r3, [sp, #32]
 80083e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80083e6:	4683      	mov	fp, r0
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	f000 818f 	beq.w	800870c <_dtoa_r+0xb94>
 80083ee:	4639      	mov	r1, r7
 80083f0:	2300      	movs	r3, #0
 80083f2:	220a      	movs	r2, #10
 80083f4:	4620      	mov	r0, r4
 80083f6:	f000 fda9 	bl	8008f4c <__multadd>
 80083fa:	f1b9 0f00 	cmp.w	r9, #0
 80083fe:	4607      	mov	r7, r0
 8008400:	f300 808e 	bgt.w	8008520 <_dtoa_r+0x9a8>
 8008404:	9b05      	ldr	r3, [sp, #20]
 8008406:	2b02      	cmp	r3, #2
 8008408:	dc50      	bgt.n	80084ac <_dtoa_r+0x934>
 800840a:	e089      	b.n	8008520 <_dtoa_r+0x9a8>
 800840c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800840e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008412:	e75d      	b.n	80082d0 <_dtoa_r+0x758>
 8008414:	9b01      	ldr	r3, [sp, #4]
 8008416:	1e5e      	subs	r6, r3, #1
 8008418:	9b06      	ldr	r3, [sp, #24]
 800841a:	42b3      	cmp	r3, r6
 800841c:	bfbf      	itttt	lt
 800841e:	9b06      	ldrlt	r3, [sp, #24]
 8008420:	9606      	strlt	r6, [sp, #24]
 8008422:	1af2      	sublt	r2, r6, r3
 8008424:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008426:	bfb6      	itet	lt
 8008428:	189b      	addlt	r3, r3, r2
 800842a:	1b9e      	subge	r6, r3, r6
 800842c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800842e:	9b01      	ldr	r3, [sp, #4]
 8008430:	bfb8      	it	lt
 8008432:	2600      	movlt	r6, #0
 8008434:	2b00      	cmp	r3, #0
 8008436:	bfb5      	itete	lt
 8008438:	eba8 0503 	sublt.w	r5, r8, r3
 800843c:	9b01      	ldrge	r3, [sp, #4]
 800843e:	2300      	movlt	r3, #0
 8008440:	4645      	movge	r5, r8
 8008442:	e747      	b.n	80082d4 <_dtoa_r+0x75c>
 8008444:	9e06      	ldr	r6, [sp, #24]
 8008446:	9f08      	ldr	r7, [sp, #32]
 8008448:	4645      	mov	r5, r8
 800844a:	e74c      	b.n	80082e6 <_dtoa_r+0x76e>
 800844c:	9a06      	ldr	r2, [sp, #24]
 800844e:	e775      	b.n	800833c <_dtoa_r+0x7c4>
 8008450:	9b05      	ldr	r3, [sp, #20]
 8008452:	2b01      	cmp	r3, #1
 8008454:	dc18      	bgt.n	8008488 <_dtoa_r+0x910>
 8008456:	9b02      	ldr	r3, [sp, #8]
 8008458:	b9b3      	cbnz	r3, 8008488 <_dtoa_r+0x910>
 800845a:	9b03      	ldr	r3, [sp, #12]
 800845c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008460:	b9a3      	cbnz	r3, 800848c <_dtoa_r+0x914>
 8008462:	9b03      	ldr	r3, [sp, #12]
 8008464:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008468:	0d1b      	lsrs	r3, r3, #20
 800846a:	051b      	lsls	r3, r3, #20
 800846c:	b12b      	cbz	r3, 800847a <_dtoa_r+0x902>
 800846e:	9b04      	ldr	r3, [sp, #16]
 8008470:	3301      	adds	r3, #1
 8008472:	9304      	str	r3, [sp, #16]
 8008474:	f108 0801 	add.w	r8, r8, #1
 8008478:	2301      	movs	r3, #1
 800847a:	9306      	str	r3, [sp, #24]
 800847c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800847e:	2b00      	cmp	r3, #0
 8008480:	f47f af74 	bne.w	800836c <_dtoa_r+0x7f4>
 8008484:	2001      	movs	r0, #1
 8008486:	e779      	b.n	800837c <_dtoa_r+0x804>
 8008488:	2300      	movs	r3, #0
 800848a:	e7f6      	b.n	800847a <_dtoa_r+0x902>
 800848c:	9b02      	ldr	r3, [sp, #8]
 800848e:	e7f4      	b.n	800847a <_dtoa_r+0x902>
 8008490:	d085      	beq.n	800839e <_dtoa_r+0x826>
 8008492:	4618      	mov	r0, r3
 8008494:	301c      	adds	r0, #28
 8008496:	e77d      	b.n	8008394 <_dtoa_r+0x81c>
 8008498:	40240000 	.word	0x40240000
 800849c:	9b01      	ldr	r3, [sp, #4]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	dc38      	bgt.n	8008514 <_dtoa_r+0x99c>
 80084a2:	9b05      	ldr	r3, [sp, #20]
 80084a4:	2b02      	cmp	r3, #2
 80084a6:	dd35      	ble.n	8008514 <_dtoa_r+0x99c>
 80084a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80084ac:	f1b9 0f00 	cmp.w	r9, #0
 80084b0:	d10d      	bne.n	80084ce <_dtoa_r+0x956>
 80084b2:	4631      	mov	r1, r6
 80084b4:	464b      	mov	r3, r9
 80084b6:	2205      	movs	r2, #5
 80084b8:	4620      	mov	r0, r4
 80084ba:	f000 fd47 	bl	8008f4c <__multadd>
 80084be:	4601      	mov	r1, r0
 80084c0:	4606      	mov	r6, r0
 80084c2:	4658      	mov	r0, fp
 80084c4:	f000 ffa8 	bl	8009418 <__mcmp>
 80084c8:	2800      	cmp	r0, #0
 80084ca:	f73f adbd 	bgt.w	8008048 <_dtoa_r+0x4d0>
 80084ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084d0:	9d00      	ldr	r5, [sp, #0]
 80084d2:	ea6f 0a03 	mvn.w	sl, r3
 80084d6:	f04f 0800 	mov.w	r8, #0
 80084da:	4631      	mov	r1, r6
 80084dc:	4620      	mov	r0, r4
 80084de:	f000 fd13 	bl	8008f08 <_Bfree>
 80084e2:	2f00      	cmp	r7, #0
 80084e4:	f43f aeb4 	beq.w	8008250 <_dtoa_r+0x6d8>
 80084e8:	f1b8 0f00 	cmp.w	r8, #0
 80084ec:	d005      	beq.n	80084fa <_dtoa_r+0x982>
 80084ee:	45b8      	cmp	r8, r7
 80084f0:	d003      	beq.n	80084fa <_dtoa_r+0x982>
 80084f2:	4641      	mov	r1, r8
 80084f4:	4620      	mov	r0, r4
 80084f6:	f000 fd07 	bl	8008f08 <_Bfree>
 80084fa:	4639      	mov	r1, r7
 80084fc:	4620      	mov	r0, r4
 80084fe:	f000 fd03 	bl	8008f08 <_Bfree>
 8008502:	e6a5      	b.n	8008250 <_dtoa_r+0x6d8>
 8008504:	2600      	movs	r6, #0
 8008506:	4637      	mov	r7, r6
 8008508:	e7e1      	b.n	80084ce <_dtoa_r+0x956>
 800850a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800850c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008510:	4637      	mov	r7, r6
 8008512:	e599      	b.n	8008048 <_dtoa_r+0x4d0>
 8008514:	9b08      	ldr	r3, [sp, #32]
 8008516:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800851a:	2b00      	cmp	r3, #0
 800851c:	f000 80fd 	beq.w	800871a <_dtoa_r+0xba2>
 8008520:	2d00      	cmp	r5, #0
 8008522:	dd05      	ble.n	8008530 <_dtoa_r+0x9b8>
 8008524:	4639      	mov	r1, r7
 8008526:	462a      	mov	r2, r5
 8008528:	4620      	mov	r0, r4
 800852a:	f000 ff09 	bl	8009340 <__lshift>
 800852e:	4607      	mov	r7, r0
 8008530:	9b06      	ldr	r3, [sp, #24]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d05c      	beq.n	80085f0 <_dtoa_r+0xa78>
 8008536:	6879      	ldr	r1, [r7, #4]
 8008538:	4620      	mov	r0, r4
 800853a:	f000 fca5 	bl	8008e88 <_Balloc>
 800853e:	4605      	mov	r5, r0
 8008540:	b928      	cbnz	r0, 800854e <_dtoa_r+0x9d6>
 8008542:	4b80      	ldr	r3, [pc, #512]	; (8008744 <_dtoa_r+0xbcc>)
 8008544:	4602      	mov	r2, r0
 8008546:	f240 21ea 	movw	r1, #746	; 0x2ea
 800854a:	f7ff bb2e 	b.w	8007baa <_dtoa_r+0x32>
 800854e:	693a      	ldr	r2, [r7, #16]
 8008550:	3202      	adds	r2, #2
 8008552:	0092      	lsls	r2, r2, #2
 8008554:	f107 010c 	add.w	r1, r7, #12
 8008558:	300c      	adds	r0, #12
 800855a:	f000 fc87 	bl	8008e6c <memcpy>
 800855e:	2201      	movs	r2, #1
 8008560:	4629      	mov	r1, r5
 8008562:	4620      	mov	r0, r4
 8008564:	f000 feec 	bl	8009340 <__lshift>
 8008568:	9b00      	ldr	r3, [sp, #0]
 800856a:	3301      	adds	r3, #1
 800856c:	9301      	str	r3, [sp, #4]
 800856e:	9b00      	ldr	r3, [sp, #0]
 8008570:	444b      	add	r3, r9
 8008572:	9307      	str	r3, [sp, #28]
 8008574:	9b02      	ldr	r3, [sp, #8]
 8008576:	f003 0301 	and.w	r3, r3, #1
 800857a:	46b8      	mov	r8, r7
 800857c:	9306      	str	r3, [sp, #24]
 800857e:	4607      	mov	r7, r0
 8008580:	9b01      	ldr	r3, [sp, #4]
 8008582:	4631      	mov	r1, r6
 8008584:	3b01      	subs	r3, #1
 8008586:	4658      	mov	r0, fp
 8008588:	9302      	str	r3, [sp, #8]
 800858a:	f7ff fa67 	bl	8007a5c <quorem>
 800858e:	4603      	mov	r3, r0
 8008590:	3330      	adds	r3, #48	; 0x30
 8008592:	9004      	str	r0, [sp, #16]
 8008594:	4641      	mov	r1, r8
 8008596:	4658      	mov	r0, fp
 8008598:	9308      	str	r3, [sp, #32]
 800859a:	f000 ff3d 	bl	8009418 <__mcmp>
 800859e:	463a      	mov	r2, r7
 80085a0:	4681      	mov	r9, r0
 80085a2:	4631      	mov	r1, r6
 80085a4:	4620      	mov	r0, r4
 80085a6:	f000 ff53 	bl	8009450 <__mdiff>
 80085aa:	68c2      	ldr	r2, [r0, #12]
 80085ac:	9b08      	ldr	r3, [sp, #32]
 80085ae:	4605      	mov	r5, r0
 80085b0:	bb02      	cbnz	r2, 80085f4 <_dtoa_r+0xa7c>
 80085b2:	4601      	mov	r1, r0
 80085b4:	4658      	mov	r0, fp
 80085b6:	f000 ff2f 	bl	8009418 <__mcmp>
 80085ba:	9b08      	ldr	r3, [sp, #32]
 80085bc:	4602      	mov	r2, r0
 80085be:	4629      	mov	r1, r5
 80085c0:	4620      	mov	r0, r4
 80085c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80085c6:	f000 fc9f 	bl	8008f08 <_Bfree>
 80085ca:	9b05      	ldr	r3, [sp, #20]
 80085cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085ce:	9d01      	ldr	r5, [sp, #4]
 80085d0:	ea43 0102 	orr.w	r1, r3, r2
 80085d4:	9b06      	ldr	r3, [sp, #24]
 80085d6:	430b      	orrs	r3, r1
 80085d8:	9b08      	ldr	r3, [sp, #32]
 80085da:	d10d      	bne.n	80085f8 <_dtoa_r+0xa80>
 80085dc:	2b39      	cmp	r3, #57	; 0x39
 80085de:	d029      	beq.n	8008634 <_dtoa_r+0xabc>
 80085e0:	f1b9 0f00 	cmp.w	r9, #0
 80085e4:	dd01      	ble.n	80085ea <_dtoa_r+0xa72>
 80085e6:	9b04      	ldr	r3, [sp, #16]
 80085e8:	3331      	adds	r3, #49	; 0x31
 80085ea:	9a02      	ldr	r2, [sp, #8]
 80085ec:	7013      	strb	r3, [r2, #0]
 80085ee:	e774      	b.n	80084da <_dtoa_r+0x962>
 80085f0:	4638      	mov	r0, r7
 80085f2:	e7b9      	b.n	8008568 <_dtoa_r+0x9f0>
 80085f4:	2201      	movs	r2, #1
 80085f6:	e7e2      	b.n	80085be <_dtoa_r+0xa46>
 80085f8:	f1b9 0f00 	cmp.w	r9, #0
 80085fc:	db06      	blt.n	800860c <_dtoa_r+0xa94>
 80085fe:	9905      	ldr	r1, [sp, #20]
 8008600:	ea41 0909 	orr.w	r9, r1, r9
 8008604:	9906      	ldr	r1, [sp, #24]
 8008606:	ea59 0101 	orrs.w	r1, r9, r1
 800860a:	d120      	bne.n	800864e <_dtoa_r+0xad6>
 800860c:	2a00      	cmp	r2, #0
 800860e:	ddec      	ble.n	80085ea <_dtoa_r+0xa72>
 8008610:	4659      	mov	r1, fp
 8008612:	2201      	movs	r2, #1
 8008614:	4620      	mov	r0, r4
 8008616:	9301      	str	r3, [sp, #4]
 8008618:	f000 fe92 	bl	8009340 <__lshift>
 800861c:	4631      	mov	r1, r6
 800861e:	4683      	mov	fp, r0
 8008620:	f000 fefa 	bl	8009418 <__mcmp>
 8008624:	2800      	cmp	r0, #0
 8008626:	9b01      	ldr	r3, [sp, #4]
 8008628:	dc02      	bgt.n	8008630 <_dtoa_r+0xab8>
 800862a:	d1de      	bne.n	80085ea <_dtoa_r+0xa72>
 800862c:	07da      	lsls	r2, r3, #31
 800862e:	d5dc      	bpl.n	80085ea <_dtoa_r+0xa72>
 8008630:	2b39      	cmp	r3, #57	; 0x39
 8008632:	d1d8      	bne.n	80085e6 <_dtoa_r+0xa6e>
 8008634:	9a02      	ldr	r2, [sp, #8]
 8008636:	2339      	movs	r3, #57	; 0x39
 8008638:	7013      	strb	r3, [r2, #0]
 800863a:	462b      	mov	r3, r5
 800863c:	461d      	mov	r5, r3
 800863e:	3b01      	subs	r3, #1
 8008640:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008644:	2a39      	cmp	r2, #57	; 0x39
 8008646:	d050      	beq.n	80086ea <_dtoa_r+0xb72>
 8008648:	3201      	adds	r2, #1
 800864a:	701a      	strb	r2, [r3, #0]
 800864c:	e745      	b.n	80084da <_dtoa_r+0x962>
 800864e:	2a00      	cmp	r2, #0
 8008650:	dd03      	ble.n	800865a <_dtoa_r+0xae2>
 8008652:	2b39      	cmp	r3, #57	; 0x39
 8008654:	d0ee      	beq.n	8008634 <_dtoa_r+0xabc>
 8008656:	3301      	adds	r3, #1
 8008658:	e7c7      	b.n	80085ea <_dtoa_r+0xa72>
 800865a:	9a01      	ldr	r2, [sp, #4]
 800865c:	9907      	ldr	r1, [sp, #28]
 800865e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008662:	428a      	cmp	r2, r1
 8008664:	d02a      	beq.n	80086bc <_dtoa_r+0xb44>
 8008666:	4659      	mov	r1, fp
 8008668:	2300      	movs	r3, #0
 800866a:	220a      	movs	r2, #10
 800866c:	4620      	mov	r0, r4
 800866e:	f000 fc6d 	bl	8008f4c <__multadd>
 8008672:	45b8      	cmp	r8, r7
 8008674:	4683      	mov	fp, r0
 8008676:	f04f 0300 	mov.w	r3, #0
 800867a:	f04f 020a 	mov.w	r2, #10
 800867e:	4641      	mov	r1, r8
 8008680:	4620      	mov	r0, r4
 8008682:	d107      	bne.n	8008694 <_dtoa_r+0xb1c>
 8008684:	f000 fc62 	bl	8008f4c <__multadd>
 8008688:	4680      	mov	r8, r0
 800868a:	4607      	mov	r7, r0
 800868c:	9b01      	ldr	r3, [sp, #4]
 800868e:	3301      	adds	r3, #1
 8008690:	9301      	str	r3, [sp, #4]
 8008692:	e775      	b.n	8008580 <_dtoa_r+0xa08>
 8008694:	f000 fc5a 	bl	8008f4c <__multadd>
 8008698:	4639      	mov	r1, r7
 800869a:	4680      	mov	r8, r0
 800869c:	2300      	movs	r3, #0
 800869e:	220a      	movs	r2, #10
 80086a0:	4620      	mov	r0, r4
 80086a2:	f000 fc53 	bl	8008f4c <__multadd>
 80086a6:	4607      	mov	r7, r0
 80086a8:	e7f0      	b.n	800868c <_dtoa_r+0xb14>
 80086aa:	f1b9 0f00 	cmp.w	r9, #0
 80086ae:	9a00      	ldr	r2, [sp, #0]
 80086b0:	bfcc      	ite	gt
 80086b2:	464d      	movgt	r5, r9
 80086b4:	2501      	movle	r5, #1
 80086b6:	4415      	add	r5, r2
 80086b8:	f04f 0800 	mov.w	r8, #0
 80086bc:	4659      	mov	r1, fp
 80086be:	2201      	movs	r2, #1
 80086c0:	4620      	mov	r0, r4
 80086c2:	9301      	str	r3, [sp, #4]
 80086c4:	f000 fe3c 	bl	8009340 <__lshift>
 80086c8:	4631      	mov	r1, r6
 80086ca:	4683      	mov	fp, r0
 80086cc:	f000 fea4 	bl	8009418 <__mcmp>
 80086d0:	2800      	cmp	r0, #0
 80086d2:	dcb2      	bgt.n	800863a <_dtoa_r+0xac2>
 80086d4:	d102      	bne.n	80086dc <_dtoa_r+0xb64>
 80086d6:	9b01      	ldr	r3, [sp, #4]
 80086d8:	07db      	lsls	r3, r3, #31
 80086da:	d4ae      	bmi.n	800863a <_dtoa_r+0xac2>
 80086dc:	462b      	mov	r3, r5
 80086de:	461d      	mov	r5, r3
 80086e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80086e4:	2a30      	cmp	r2, #48	; 0x30
 80086e6:	d0fa      	beq.n	80086de <_dtoa_r+0xb66>
 80086e8:	e6f7      	b.n	80084da <_dtoa_r+0x962>
 80086ea:	9a00      	ldr	r2, [sp, #0]
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d1a5      	bne.n	800863c <_dtoa_r+0xac4>
 80086f0:	f10a 0a01 	add.w	sl, sl, #1
 80086f4:	2331      	movs	r3, #49	; 0x31
 80086f6:	e779      	b.n	80085ec <_dtoa_r+0xa74>
 80086f8:	4b13      	ldr	r3, [pc, #76]	; (8008748 <_dtoa_r+0xbd0>)
 80086fa:	f7ff baaf 	b.w	8007c5c <_dtoa_r+0xe4>
 80086fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008700:	2b00      	cmp	r3, #0
 8008702:	f47f aa86 	bne.w	8007c12 <_dtoa_r+0x9a>
 8008706:	4b11      	ldr	r3, [pc, #68]	; (800874c <_dtoa_r+0xbd4>)
 8008708:	f7ff baa8 	b.w	8007c5c <_dtoa_r+0xe4>
 800870c:	f1b9 0f00 	cmp.w	r9, #0
 8008710:	dc03      	bgt.n	800871a <_dtoa_r+0xba2>
 8008712:	9b05      	ldr	r3, [sp, #20]
 8008714:	2b02      	cmp	r3, #2
 8008716:	f73f aec9 	bgt.w	80084ac <_dtoa_r+0x934>
 800871a:	9d00      	ldr	r5, [sp, #0]
 800871c:	4631      	mov	r1, r6
 800871e:	4658      	mov	r0, fp
 8008720:	f7ff f99c 	bl	8007a5c <quorem>
 8008724:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008728:	f805 3b01 	strb.w	r3, [r5], #1
 800872c:	9a00      	ldr	r2, [sp, #0]
 800872e:	1aaa      	subs	r2, r5, r2
 8008730:	4591      	cmp	r9, r2
 8008732:	ddba      	ble.n	80086aa <_dtoa_r+0xb32>
 8008734:	4659      	mov	r1, fp
 8008736:	2300      	movs	r3, #0
 8008738:	220a      	movs	r2, #10
 800873a:	4620      	mov	r0, r4
 800873c:	f000 fc06 	bl	8008f4c <__multadd>
 8008740:	4683      	mov	fp, r0
 8008742:	e7eb      	b.n	800871c <_dtoa_r+0xba4>
 8008744:	0800aab4 	.word	0x0800aab4
 8008748:	0800a8b0 	.word	0x0800a8b0
 800874c:	0800aa31 	.word	0x0800aa31

08008750 <rshift>:
 8008750:	6903      	ldr	r3, [r0, #16]
 8008752:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008756:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800875a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800875e:	f100 0414 	add.w	r4, r0, #20
 8008762:	dd45      	ble.n	80087f0 <rshift+0xa0>
 8008764:	f011 011f 	ands.w	r1, r1, #31
 8008768:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800876c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008770:	d10c      	bne.n	800878c <rshift+0x3c>
 8008772:	f100 0710 	add.w	r7, r0, #16
 8008776:	4629      	mov	r1, r5
 8008778:	42b1      	cmp	r1, r6
 800877a:	d334      	bcc.n	80087e6 <rshift+0x96>
 800877c:	1a9b      	subs	r3, r3, r2
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	1eea      	subs	r2, r5, #3
 8008782:	4296      	cmp	r6, r2
 8008784:	bf38      	it	cc
 8008786:	2300      	movcc	r3, #0
 8008788:	4423      	add	r3, r4
 800878a:	e015      	b.n	80087b8 <rshift+0x68>
 800878c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008790:	f1c1 0820 	rsb	r8, r1, #32
 8008794:	40cf      	lsrs	r7, r1
 8008796:	f105 0e04 	add.w	lr, r5, #4
 800879a:	46a1      	mov	r9, r4
 800879c:	4576      	cmp	r6, lr
 800879e:	46f4      	mov	ip, lr
 80087a0:	d815      	bhi.n	80087ce <rshift+0x7e>
 80087a2:	1a9b      	subs	r3, r3, r2
 80087a4:	009a      	lsls	r2, r3, #2
 80087a6:	3a04      	subs	r2, #4
 80087a8:	3501      	adds	r5, #1
 80087aa:	42ae      	cmp	r6, r5
 80087ac:	bf38      	it	cc
 80087ae:	2200      	movcc	r2, #0
 80087b0:	18a3      	adds	r3, r4, r2
 80087b2:	50a7      	str	r7, [r4, r2]
 80087b4:	b107      	cbz	r7, 80087b8 <rshift+0x68>
 80087b6:	3304      	adds	r3, #4
 80087b8:	1b1a      	subs	r2, r3, r4
 80087ba:	42a3      	cmp	r3, r4
 80087bc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80087c0:	bf08      	it	eq
 80087c2:	2300      	moveq	r3, #0
 80087c4:	6102      	str	r2, [r0, #16]
 80087c6:	bf08      	it	eq
 80087c8:	6143      	streq	r3, [r0, #20]
 80087ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087ce:	f8dc c000 	ldr.w	ip, [ip]
 80087d2:	fa0c fc08 	lsl.w	ip, ip, r8
 80087d6:	ea4c 0707 	orr.w	r7, ip, r7
 80087da:	f849 7b04 	str.w	r7, [r9], #4
 80087de:	f85e 7b04 	ldr.w	r7, [lr], #4
 80087e2:	40cf      	lsrs	r7, r1
 80087e4:	e7da      	b.n	800879c <rshift+0x4c>
 80087e6:	f851 cb04 	ldr.w	ip, [r1], #4
 80087ea:	f847 cf04 	str.w	ip, [r7, #4]!
 80087ee:	e7c3      	b.n	8008778 <rshift+0x28>
 80087f0:	4623      	mov	r3, r4
 80087f2:	e7e1      	b.n	80087b8 <rshift+0x68>

080087f4 <__hexdig_fun>:
 80087f4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80087f8:	2b09      	cmp	r3, #9
 80087fa:	d802      	bhi.n	8008802 <__hexdig_fun+0xe>
 80087fc:	3820      	subs	r0, #32
 80087fe:	b2c0      	uxtb	r0, r0
 8008800:	4770      	bx	lr
 8008802:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008806:	2b05      	cmp	r3, #5
 8008808:	d801      	bhi.n	800880e <__hexdig_fun+0x1a>
 800880a:	3847      	subs	r0, #71	; 0x47
 800880c:	e7f7      	b.n	80087fe <__hexdig_fun+0xa>
 800880e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008812:	2b05      	cmp	r3, #5
 8008814:	d801      	bhi.n	800881a <__hexdig_fun+0x26>
 8008816:	3827      	subs	r0, #39	; 0x27
 8008818:	e7f1      	b.n	80087fe <__hexdig_fun+0xa>
 800881a:	2000      	movs	r0, #0
 800881c:	4770      	bx	lr
	...

08008820 <__gethex>:
 8008820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008824:	ed2d 8b02 	vpush	{d8}
 8008828:	b089      	sub	sp, #36	; 0x24
 800882a:	ee08 0a10 	vmov	s16, r0
 800882e:	9304      	str	r3, [sp, #16]
 8008830:	4bbc      	ldr	r3, [pc, #752]	; (8008b24 <__gethex+0x304>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	9301      	str	r3, [sp, #4]
 8008836:	4618      	mov	r0, r3
 8008838:	468b      	mov	fp, r1
 800883a:	4690      	mov	r8, r2
 800883c:	f7f7 fcc8 	bl	80001d0 <strlen>
 8008840:	9b01      	ldr	r3, [sp, #4]
 8008842:	f8db 2000 	ldr.w	r2, [fp]
 8008846:	4403      	add	r3, r0
 8008848:	4682      	mov	sl, r0
 800884a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800884e:	9305      	str	r3, [sp, #20]
 8008850:	1c93      	adds	r3, r2, #2
 8008852:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008856:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800885a:	32fe      	adds	r2, #254	; 0xfe
 800885c:	18d1      	adds	r1, r2, r3
 800885e:	461f      	mov	r7, r3
 8008860:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008864:	9100      	str	r1, [sp, #0]
 8008866:	2830      	cmp	r0, #48	; 0x30
 8008868:	d0f8      	beq.n	800885c <__gethex+0x3c>
 800886a:	f7ff ffc3 	bl	80087f4 <__hexdig_fun>
 800886e:	4604      	mov	r4, r0
 8008870:	2800      	cmp	r0, #0
 8008872:	d13a      	bne.n	80088ea <__gethex+0xca>
 8008874:	9901      	ldr	r1, [sp, #4]
 8008876:	4652      	mov	r2, sl
 8008878:	4638      	mov	r0, r7
 800887a:	f001 f9ed 	bl	8009c58 <strncmp>
 800887e:	4605      	mov	r5, r0
 8008880:	2800      	cmp	r0, #0
 8008882:	d168      	bne.n	8008956 <__gethex+0x136>
 8008884:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008888:	eb07 060a 	add.w	r6, r7, sl
 800888c:	f7ff ffb2 	bl	80087f4 <__hexdig_fun>
 8008890:	2800      	cmp	r0, #0
 8008892:	d062      	beq.n	800895a <__gethex+0x13a>
 8008894:	4633      	mov	r3, r6
 8008896:	7818      	ldrb	r0, [r3, #0]
 8008898:	2830      	cmp	r0, #48	; 0x30
 800889a:	461f      	mov	r7, r3
 800889c:	f103 0301 	add.w	r3, r3, #1
 80088a0:	d0f9      	beq.n	8008896 <__gethex+0x76>
 80088a2:	f7ff ffa7 	bl	80087f4 <__hexdig_fun>
 80088a6:	2301      	movs	r3, #1
 80088a8:	fab0 f480 	clz	r4, r0
 80088ac:	0964      	lsrs	r4, r4, #5
 80088ae:	4635      	mov	r5, r6
 80088b0:	9300      	str	r3, [sp, #0]
 80088b2:	463a      	mov	r2, r7
 80088b4:	4616      	mov	r6, r2
 80088b6:	3201      	adds	r2, #1
 80088b8:	7830      	ldrb	r0, [r6, #0]
 80088ba:	f7ff ff9b 	bl	80087f4 <__hexdig_fun>
 80088be:	2800      	cmp	r0, #0
 80088c0:	d1f8      	bne.n	80088b4 <__gethex+0x94>
 80088c2:	9901      	ldr	r1, [sp, #4]
 80088c4:	4652      	mov	r2, sl
 80088c6:	4630      	mov	r0, r6
 80088c8:	f001 f9c6 	bl	8009c58 <strncmp>
 80088cc:	b980      	cbnz	r0, 80088f0 <__gethex+0xd0>
 80088ce:	b94d      	cbnz	r5, 80088e4 <__gethex+0xc4>
 80088d0:	eb06 050a 	add.w	r5, r6, sl
 80088d4:	462a      	mov	r2, r5
 80088d6:	4616      	mov	r6, r2
 80088d8:	3201      	adds	r2, #1
 80088da:	7830      	ldrb	r0, [r6, #0]
 80088dc:	f7ff ff8a 	bl	80087f4 <__hexdig_fun>
 80088e0:	2800      	cmp	r0, #0
 80088e2:	d1f8      	bne.n	80088d6 <__gethex+0xb6>
 80088e4:	1bad      	subs	r5, r5, r6
 80088e6:	00ad      	lsls	r5, r5, #2
 80088e8:	e004      	b.n	80088f4 <__gethex+0xd4>
 80088ea:	2400      	movs	r4, #0
 80088ec:	4625      	mov	r5, r4
 80088ee:	e7e0      	b.n	80088b2 <__gethex+0x92>
 80088f0:	2d00      	cmp	r5, #0
 80088f2:	d1f7      	bne.n	80088e4 <__gethex+0xc4>
 80088f4:	7833      	ldrb	r3, [r6, #0]
 80088f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80088fa:	2b50      	cmp	r3, #80	; 0x50
 80088fc:	d13b      	bne.n	8008976 <__gethex+0x156>
 80088fe:	7873      	ldrb	r3, [r6, #1]
 8008900:	2b2b      	cmp	r3, #43	; 0x2b
 8008902:	d02c      	beq.n	800895e <__gethex+0x13e>
 8008904:	2b2d      	cmp	r3, #45	; 0x2d
 8008906:	d02e      	beq.n	8008966 <__gethex+0x146>
 8008908:	1c71      	adds	r1, r6, #1
 800890a:	f04f 0900 	mov.w	r9, #0
 800890e:	7808      	ldrb	r0, [r1, #0]
 8008910:	f7ff ff70 	bl	80087f4 <__hexdig_fun>
 8008914:	1e43      	subs	r3, r0, #1
 8008916:	b2db      	uxtb	r3, r3
 8008918:	2b18      	cmp	r3, #24
 800891a:	d82c      	bhi.n	8008976 <__gethex+0x156>
 800891c:	f1a0 0210 	sub.w	r2, r0, #16
 8008920:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008924:	f7ff ff66 	bl	80087f4 <__hexdig_fun>
 8008928:	1e43      	subs	r3, r0, #1
 800892a:	b2db      	uxtb	r3, r3
 800892c:	2b18      	cmp	r3, #24
 800892e:	d91d      	bls.n	800896c <__gethex+0x14c>
 8008930:	f1b9 0f00 	cmp.w	r9, #0
 8008934:	d000      	beq.n	8008938 <__gethex+0x118>
 8008936:	4252      	negs	r2, r2
 8008938:	4415      	add	r5, r2
 800893a:	f8cb 1000 	str.w	r1, [fp]
 800893e:	b1e4      	cbz	r4, 800897a <__gethex+0x15a>
 8008940:	9b00      	ldr	r3, [sp, #0]
 8008942:	2b00      	cmp	r3, #0
 8008944:	bf14      	ite	ne
 8008946:	2700      	movne	r7, #0
 8008948:	2706      	moveq	r7, #6
 800894a:	4638      	mov	r0, r7
 800894c:	b009      	add	sp, #36	; 0x24
 800894e:	ecbd 8b02 	vpop	{d8}
 8008952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008956:	463e      	mov	r6, r7
 8008958:	4625      	mov	r5, r4
 800895a:	2401      	movs	r4, #1
 800895c:	e7ca      	b.n	80088f4 <__gethex+0xd4>
 800895e:	f04f 0900 	mov.w	r9, #0
 8008962:	1cb1      	adds	r1, r6, #2
 8008964:	e7d3      	b.n	800890e <__gethex+0xee>
 8008966:	f04f 0901 	mov.w	r9, #1
 800896a:	e7fa      	b.n	8008962 <__gethex+0x142>
 800896c:	230a      	movs	r3, #10
 800896e:	fb03 0202 	mla	r2, r3, r2, r0
 8008972:	3a10      	subs	r2, #16
 8008974:	e7d4      	b.n	8008920 <__gethex+0x100>
 8008976:	4631      	mov	r1, r6
 8008978:	e7df      	b.n	800893a <__gethex+0x11a>
 800897a:	1bf3      	subs	r3, r6, r7
 800897c:	3b01      	subs	r3, #1
 800897e:	4621      	mov	r1, r4
 8008980:	2b07      	cmp	r3, #7
 8008982:	dc0b      	bgt.n	800899c <__gethex+0x17c>
 8008984:	ee18 0a10 	vmov	r0, s16
 8008988:	f000 fa7e 	bl	8008e88 <_Balloc>
 800898c:	4604      	mov	r4, r0
 800898e:	b940      	cbnz	r0, 80089a2 <__gethex+0x182>
 8008990:	4b65      	ldr	r3, [pc, #404]	; (8008b28 <__gethex+0x308>)
 8008992:	4602      	mov	r2, r0
 8008994:	21de      	movs	r1, #222	; 0xde
 8008996:	4865      	ldr	r0, [pc, #404]	; (8008b2c <__gethex+0x30c>)
 8008998:	f001 f97e 	bl	8009c98 <__assert_func>
 800899c:	3101      	adds	r1, #1
 800899e:	105b      	asrs	r3, r3, #1
 80089a0:	e7ee      	b.n	8008980 <__gethex+0x160>
 80089a2:	f100 0914 	add.w	r9, r0, #20
 80089a6:	f04f 0b00 	mov.w	fp, #0
 80089aa:	f1ca 0301 	rsb	r3, sl, #1
 80089ae:	f8cd 9008 	str.w	r9, [sp, #8]
 80089b2:	f8cd b000 	str.w	fp, [sp]
 80089b6:	9306      	str	r3, [sp, #24]
 80089b8:	42b7      	cmp	r7, r6
 80089ba:	d340      	bcc.n	8008a3e <__gethex+0x21e>
 80089bc:	9802      	ldr	r0, [sp, #8]
 80089be:	9b00      	ldr	r3, [sp, #0]
 80089c0:	f840 3b04 	str.w	r3, [r0], #4
 80089c4:	eba0 0009 	sub.w	r0, r0, r9
 80089c8:	1080      	asrs	r0, r0, #2
 80089ca:	0146      	lsls	r6, r0, #5
 80089cc:	6120      	str	r0, [r4, #16]
 80089ce:	4618      	mov	r0, r3
 80089d0:	f000 fb50 	bl	8009074 <__hi0bits>
 80089d4:	1a30      	subs	r0, r6, r0
 80089d6:	f8d8 6000 	ldr.w	r6, [r8]
 80089da:	42b0      	cmp	r0, r6
 80089dc:	dd63      	ble.n	8008aa6 <__gethex+0x286>
 80089de:	1b87      	subs	r7, r0, r6
 80089e0:	4639      	mov	r1, r7
 80089e2:	4620      	mov	r0, r4
 80089e4:	f000 feea 	bl	80097bc <__any_on>
 80089e8:	4682      	mov	sl, r0
 80089ea:	b1a8      	cbz	r0, 8008a18 <__gethex+0x1f8>
 80089ec:	1e7b      	subs	r3, r7, #1
 80089ee:	1159      	asrs	r1, r3, #5
 80089f0:	f003 021f 	and.w	r2, r3, #31
 80089f4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80089f8:	f04f 0a01 	mov.w	sl, #1
 80089fc:	fa0a f202 	lsl.w	r2, sl, r2
 8008a00:	420a      	tst	r2, r1
 8008a02:	d009      	beq.n	8008a18 <__gethex+0x1f8>
 8008a04:	4553      	cmp	r3, sl
 8008a06:	dd05      	ble.n	8008a14 <__gethex+0x1f4>
 8008a08:	1eb9      	subs	r1, r7, #2
 8008a0a:	4620      	mov	r0, r4
 8008a0c:	f000 fed6 	bl	80097bc <__any_on>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	d145      	bne.n	8008aa0 <__gethex+0x280>
 8008a14:	f04f 0a02 	mov.w	sl, #2
 8008a18:	4639      	mov	r1, r7
 8008a1a:	4620      	mov	r0, r4
 8008a1c:	f7ff fe98 	bl	8008750 <rshift>
 8008a20:	443d      	add	r5, r7
 8008a22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a26:	42ab      	cmp	r3, r5
 8008a28:	da4c      	bge.n	8008ac4 <__gethex+0x2a4>
 8008a2a:	ee18 0a10 	vmov	r0, s16
 8008a2e:	4621      	mov	r1, r4
 8008a30:	f000 fa6a 	bl	8008f08 <_Bfree>
 8008a34:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008a36:	2300      	movs	r3, #0
 8008a38:	6013      	str	r3, [r2, #0]
 8008a3a:	27a3      	movs	r7, #163	; 0xa3
 8008a3c:	e785      	b.n	800894a <__gethex+0x12a>
 8008a3e:	1e73      	subs	r3, r6, #1
 8008a40:	9a05      	ldr	r2, [sp, #20]
 8008a42:	9303      	str	r3, [sp, #12]
 8008a44:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d019      	beq.n	8008a80 <__gethex+0x260>
 8008a4c:	f1bb 0f20 	cmp.w	fp, #32
 8008a50:	d107      	bne.n	8008a62 <__gethex+0x242>
 8008a52:	9b02      	ldr	r3, [sp, #8]
 8008a54:	9a00      	ldr	r2, [sp, #0]
 8008a56:	f843 2b04 	str.w	r2, [r3], #4
 8008a5a:	9302      	str	r3, [sp, #8]
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	9300      	str	r3, [sp, #0]
 8008a60:	469b      	mov	fp, r3
 8008a62:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008a66:	f7ff fec5 	bl	80087f4 <__hexdig_fun>
 8008a6a:	9b00      	ldr	r3, [sp, #0]
 8008a6c:	f000 000f 	and.w	r0, r0, #15
 8008a70:	fa00 f00b 	lsl.w	r0, r0, fp
 8008a74:	4303      	orrs	r3, r0
 8008a76:	9300      	str	r3, [sp, #0]
 8008a78:	f10b 0b04 	add.w	fp, fp, #4
 8008a7c:	9b03      	ldr	r3, [sp, #12]
 8008a7e:	e00d      	b.n	8008a9c <__gethex+0x27c>
 8008a80:	9b03      	ldr	r3, [sp, #12]
 8008a82:	9a06      	ldr	r2, [sp, #24]
 8008a84:	4413      	add	r3, r2
 8008a86:	42bb      	cmp	r3, r7
 8008a88:	d3e0      	bcc.n	8008a4c <__gethex+0x22c>
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	9901      	ldr	r1, [sp, #4]
 8008a8e:	9307      	str	r3, [sp, #28]
 8008a90:	4652      	mov	r2, sl
 8008a92:	f001 f8e1 	bl	8009c58 <strncmp>
 8008a96:	9b07      	ldr	r3, [sp, #28]
 8008a98:	2800      	cmp	r0, #0
 8008a9a:	d1d7      	bne.n	8008a4c <__gethex+0x22c>
 8008a9c:	461e      	mov	r6, r3
 8008a9e:	e78b      	b.n	80089b8 <__gethex+0x198>
 8008aa0:	f04f 0a03 	mov.w	sl, #3
 8008aa4:	e7b8      	b.n	8008a18 <__gethex+0x1f8>
 8008aa6:	da0a      	bge.n	8008abe <__gethex+0x29e>
 8008aa8:	1a37      	subs	r7, r6, r0
 8008aaa:	4621      	mov	r1, r4
 8008aac:	ee18 0a10 	vmov	r0, s16
 8008ab0:	463a      	mov	r2, r7
 8008ab2:	f000 fc45 	bl	8009340 <__lshift>
 8008ab6:	1bed      	subs	r5, r5, r7
 8008ab8:	4604      	mov	r4, r0
 8008aba:	f100 0914 	add.w	r9, r0, #20
 8008abe:	f04f 0a00 	mov.w	sl, #0
 8008ac2:	e7ae      	b.n	8008a22 <__gethex+0x202>
 8008ac4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008ac8:	42a8      	cmp	r0, r5
 8008aca:	dd72      	ble.n	8008bb2 <__gethex+0x392>
 8008acc:	1b45      	subs	r5, r0, r5
 8008ace:	42ae      	cmp	r6, r5
 8008ad0:	dc36      	bgt.n	8008b40 <__gethex+0x320>
 8008ad2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ad6:	2b02      	cmp	r3, #2
 8008ad8:	d02a      	beq.n	8008b30 <__gethex+0x310>
 8008ada:	2b03      	cmp	r3, #3
 8008adc:	d02c      	beq.n	8008b38 <__gethex+0x318>
 8008ade:	2b01      	cmp	r3, #1
 8008ae0:	d115      	bne.n	8008b0e <__gethex+0x2ee>
 8008ae2:	42ae      	cmp	r6, r5
 8008ae4:	d113      	bne.n	8008b0e <__gethex+0x2ee>
 8008ae6:	2e01      	cmp	r6, #1
 8008ae8:	d10b      	bne.n	8008b02 <__gethex+0x2e2>
 8008aea:	9a04      	ldr	r2, [sp, #16]
 8008aec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008af0:	6013      	str	r3, [r2, #0]
 8008af2:	2301      	movs	r3, #1
 8008af4:	6123      	str	r3, [r4, #16]
 8008af6:	f8c9 3000 	str.w	r3, [r9]
 8008afa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008afc:	2762      	movs	r7, #98	; 0x62
 8008afe:	601c      	str	r4, [r3, #0]
 8008b00:	e723      	b.n	800894a <__gethex+0x12a>
 8008b02:	1e71      	subs	r1, r6, #1
 8008b04:	4620      	mov	r0, r4
 8008b06:	f000 fe59 	bl	80097bc <__any_on>
 8008b0a:	2800      	cmp	r0, #0
 8008b0c:	d1ed      	bne.n	8008aea <__gethex+0x2ca>
 8008b0e:	ee18 0a10 	vmov	r0, s16
 8008b12:	4621      	mov	r1, r4
 8008b14:	f000 f9f8 	bl	8008f08 <_Bfree>
 8008b18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	6013      	str	r3, [r2, #0]
 8008b1e:	2750      	movs	r7, #80	; 0x50
 8008b20:	e713      	b.n	800894a <__gethex+0x12a>
 8008b22:	bf00      	nop
 8008b24:	0800ab30 	.word	0x0800ab30
 8008b28:	0800aab4 	.word	0x0800aab4
 8008b2c:	0800aac5 	.word	0x0800aac5
 8008b30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d1eb      	bne.n	8008b0e <__gethex+0x2ee>
 8008b36:	e7d8      	b.n	8008aea <__gethex+0x2ca>
 8008b38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d1d5      	bne.n	8008aea <__gethex+0x2ca>
 8008b3e:	e7e6      	b.n	8008b0e <__gethex+0x2ee>
 8008b40:	1e6f      	subs	r7, r5, #1
 8008b42:	f1ba 0f00 	cmp.w	sl, #0
 8008b46:	d131      	bne.n	8008bac <__gethex+0x38c>
 8008b48:	b127      	cbz	r7, 8008b54 <__gethex+0x334>
 8008b4a:	4639      	mov	r1, r7
 8008b4c:	4620      	mov	r0, r4
 8008b4e:	f000 fe35 	bl	80097bc <__any_on>
 8008b52:	4682      	mov	sl, r0
 8008b54:	117b      	asrs	r3, r7, #5
 8008b56:	2101      	movs	r1, #1
 8008b58:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008b5c:	f007 071f 	and.w	r7, r7, #31
 8008b60:	fa01 f707 	lsl.w	r7, r1, r7
 8008b64:	421f      	tst	r7, r3
 8008b66:	4629      	mov	r1, r5
 8008b68:	4620      	mov	r0, r4
 8008b6a:	bf18      	it	ne
 8008b6c:	f04a 0a02 	orrne.w	sl, sl, #2
 8008b70:	1b76      	subs	r6, r6, r5
 8008b72:	f7ff fded 	bl	8008750 <rshift>
 8008b76:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008b7a:	2702      	movs	r7, #2
 8008b7c:	f1ba 0f00 	cmp.w	sl, #0
 8008b80:	d048      	beq.n	8008c14 <__gethex+0x3f4>
 8008b82:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008b86:	2b02      	cmp	r3, #2
 8008b88:	d015      	beq.n	8008bb6 <__gethex+0x396>
 8008b8a:	2b03      	cmp	r3, #3
 8008b8c:	d017      	beq.n	8008bbe <__gethex+0x39e>
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d109      	bne.n	8008ba6 <__gethex+0x386>
 8008b92:	f01a 0f02 	tst.w	sl, #2
 8008b96:	d006      	beq.n	8008ba6 <__gethex+0x386>
 8008b98:	f8d9 0000 	ldr.w	r0, [r9]
 8008b9c:	ea4a 0a00 	orr.w	sl, sl, r0
 8008ba0:	f01a 0f01 	tst.w	sl, #1
 8008ba4:	d10e      	bne.n	8008bc4 <__gethex+0x3a4>
 8008ba6:	f047 0710 	orr.w	r7, r7, #16
 8008baa:	e033      	b.n	8008c14 <__gethex+0x3f4>
 8008bac:	f04f 0a01 	mov.w	sl, #1
 8008bb0:	e7d0      	b.n	8008b54 <__gethex+0x334>
 8008bb2:	2701      	movs	r7, #1
 8008bb4:	e7e2      	b.n	8008b7c <__gethex+0x35c>
 8008bb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008bb8:	f1c3 0301 	rsb	r3, r3, #1
 8008bbc:	9315      	str	r3, [sp, #84]	; 0x54
 8008bbe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d0f0      	beq.n	8008ba6 <__gethex+0x386>
 8008bc4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008bc8:	f104 0314 	add.w	r3, r4, #20
 8008bcc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008bd0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008bd4:	f04f 0c00 	mov.w	ip, #0
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bde:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008be2:	d01c      	beq.n	8008c1e <__gethex+0x3fe>
 8008be4:	3201      	adds	r2, #1
 8008be6:	6002      	str	r2, [r0, #0]
 8008be8:	2f02      	cmp	r7, #2
 8008bea:	f104 0314 	add.w	r3, r4, #20
 8008bee:	d13f      	bne.n	8008c70 <__gethex+0x450>
 8008bf0:	f8d8 2000 	ldr.w	r2, [r8]
 8008bf4:	3a01      	subs	r2, #1
 8008bf6:	42b2      	cmp	r2, r6
 8008bf8:	d10a      	bne.n	8008c10 <__gethex+0x3f0>
 8008bfa:	1171      	asrs	r1, r6, #5
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008c02:	f006 061f 	and.w	r6, r6, #31
 8008c06:	fa02 f606 	lsl.w	r6, r2, r6
 8008c0a:	421e      	tst	r6, r3
 8008c0c:	bf18      	it	ne
 8008c0e:	4617      	movne	r7, r2
 8008c10:	f047 0720 	orr.w	r7, r7, #32
 8008c14:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c16:	601c      	str	r4, [r3, #0]
 8008c18:	9b04      	ldr	r3, [sp, #16]
 8008c1a:	601d      	str	r5, [r3, #0]
 8008c1c:	e695      	b.n	800894a <__gethex+0x12a>
 8008c1e:	4299      	cmp	r1, r3
 8008c20:	f843 cc04 	str.w	ip, [r3, #-4]
 8008c24:	d8d8      	bhi.n	8008bd8 <__gethex+0x3b8>
 8008c26:	68a3      	ldr	r3, [r4, #8]
 8008c28:	459b      	cmp	fp, r3
 8008c2a:	db19      	blt.n	8008c60 <__gethex+0x440>
 8008c2c:	6861      	ldr	r1, [r4, #4]
 8008c2e:	ee18 0a10 	vmov	r0, s16
 8008c32:	3101      	adds	r1, #1
 8008c34:	f000 f928 	bl	8008e88 <_Balloc>
 8008c38:	4681      	mov	r9, r0
 8008c3a:	b918      	cbnz	r0, 8008c44 <__gethex+0x424>
 8008c3c:	4b1a      	ldr	r3, [pc, #104]	; (8008ca8 <__gethex+0x488>)
 8008c3e:	4602      	mov	r2, r0
 8008c40:	2184      	movs	r1, #132	; 0x84
 8008c42:	e6a8      	b.n	8008996 <__gethex+0x176>
 8008c44:	6922      	ldr	r2, [r4, #16]
 8008c46:	3202      	adds	r2, #2
 8008c48:	f104 010c 	add.w	r1, r4, #12
 8008c4c:	0092      	lsls	r2, r2, #2
 8008c4e:	300c      	adds	r0, #12
 8008c50:	f000 f90c 	bl	8008e6c <memcpy>
 8008c54:	4621      	mov	r1, r4
 8008c56:	ee18 0a10 	vmov	r0, s16
 8008c5a:	f000 f955 	bl	8008f08 <_Bfree>
 8008c5e:	464c      	mov	r4, r9
 8008c60:	6923      	ldr	r3, [r4, #16]
 8008c62:	1c5a      	adds	r2, r3, #1
 8008c64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008c68:	6122      	str	r2, [r4, #16]
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	615a      	str	r2, [r3, #20]
 8008c6e:	e7bb      	b.n	8008be8 <__gethex+0x3c8>
 8008c70:	6922      	ldr	r2, [r4, #16]
 8008c72:	455a      	cmp	r2, fp
 8008c74:	dd0b      	ble.n	8008c8e <__gethex+0x46e>
 8008c76:	2101      	movs	r1, #1
 8008c78:	4620      	mov	r0, r4
 8008c7a:	f7ff fd69 	bl	8008750 <rshift>
 8008c7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c82:	3501      	adds	r5, #1
 8008c84:	42ab      	cmp	r3, r5
 8008c86:	f6ff aed0 	blt.w	8008a2a <__gethex+0x20a>
 8008c8a:	2701      	movs	r7, #1
 8008c8c:	e7c0      	b.n	8008c10 <__gethex+0x3f0>
 8008c8e:	f016 061f 	ands.w	r6, r6, #31
 8008c92:	d0fa      	beq.n	8008c8a <__gethex+0x46a>
 8008c94:	449a      	add	sl, r3
 8008c96:	f1c6 0620 	rsb	r6, r6, #32
 8008c9a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008c9e:	f000 f9e9 	bl	8009074 <__hi0bits>
 8008ca2:	42b0      	cmp	r0, r6
 8008ca4:	dbe7      	blt.n	8008c76 <__gethex+0x456>
 8008ca6:	e7f0      	b.n	8008c8a <__gethex+0x46a>
 8008ca8:	0800aab4 	.word	0x0800aab4

08008cac <L_shift>:
 8008cac:	f1c2 0208 	rsb	r2, r2, #8
 8008cb0:	0092      	lsls	r2, r2, #2
 8008cb2:	b570      	push	{r4, r5, r6, lr}
 8008cb4:	f1c2 0620 	rsb	r6, r2, #32
 8008cb8:	6843      	ldr	r3, [r0, #4]
 8008cba:	6804      	ldr	r4, [r0, #0]
 8008cbc:	fa03 f506 	lsl.w	r5, r3, r6
 8008cc0:	432c      	orrs	r4, r5
 8008cc2:	40d3      	lsrs	r3, r2
 8008cc4:	6004      	str	r4, [r0, #0]
 8008cc6:	f840 3f04 	str.w	r3, [r0, #4]!
 8008cca:	4288      	cmp	r0, r1
 8008ccc:	d3f4      	bcc.n	8008cb8 <L_shift+0xc>
 8008cce:	bd70      	pop	{r4, r5, r6, pc}

08008cd0 <__match>:
 8008cd0:	b530      	push	{r4, r5, lr}
 8008cd2:	6803      	ldr	r3, [r0, #0]
 8008cd4:	3301      	adds	r3, #1
 8008cd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cda:	b914      	cbnz	r4, 8008ce2 <__match+0x12>
 8008cdc:	6003      	str	r3, [r0, #0]
 8008cde:	2001      	movs	r0, #1
 8008ce0:	bd30      	pop	{r4, r5, pc}
 8008ce2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ce6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008cea:	2d19      	cmp	r5, #25
 8008cec:	bf98      	it	ls
 8008cee:	3220      	addls	r2, #32
 8008cf0:	42a2      	cmp	r2, r4
 8008cf2:	d0f0      	beq.n	8008cd6 <__match+0x6>
 8008cf4:	2000      	movs	r0, #0
 8008cf6:	e7f3      	b.n	8008ce0 <__match+0x10>

08008cf8 <__hexnan>:
 8008cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cfc:	680b      	ldr	r3, [r1, #0]
 8008cfe:	6801      	ldr	r1, [r0, #0]
 8008d00:	115e      	asrs	r6, r3, #5
 8008d02:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008d06:	f013 031f 	ands.w	r3, r3, #31
 8008d0a:	b087      	sub	sp, #28
 8008d0c:	bf18      	it	ne
 8008d0e:	3604      	addne	r6, #4
 8008d10:	2500      	movs	r5, #0
 8008d12:	1f37      	subs	r7, r6, #4
 8008d14:	4682      	mov	sl, r0
 8008d16:	4690      	mov	r8, r2
 8008d18:	9301      	str	r3, [sp, #4]
 8008d1a:	f846 5c04 	str.w	r5, [r6, #-4]
 8008d1e:	46b9      	mov	r9, r7
 8008d20:	463c      	mov	r4, r7
 8008d22:	9502      	str	r5, [sp, #8]
 8008d24:	46ab      	mov	fp, r5
 8008d26:	784a      	ldrb	r2, [r1, #1]
 8008d28:	1c4b      	adds	r3, r1, #1
 8008d2a:	9303      	str	r3, [sp, #12]
 8008d2c:	b342      	cbz	r2, 8008d80 <__hexnan+0x88>
 8008d2e:	4610      	mov	r0, r2
 8008d30:	9105      	str	r1, [sp, #20]
 8008d32:	9204      	str	r2, [sp, #16]
 8008d34:	f7ff fd5e 	bl	80087f4 <__hexdig_fun>
 8008d38:	2800      	cmp	r0, #0
 8008d3a:	d14f      	bne.n	8008ddc <__hexnan+0xe4>
 8008d3c:	9a04      	ldr	r2, [sp, #16]
 8008d3e:	9905      	ldr	r1, [sp, #20]
 8008d40:	2a20      	cmp	r2, #32
 8008d42:	d818      	bhi.n	8008d76 <__hexnan+0x7e>
 8008d44:	9b02      	ldr	r3, [sp, #8]
 8008d46:	459b      	cmp	fp, r3
 8008d48:	dd13      	ble.n	8008d72 <__hexnan+0x7a>
 8008d4a:	454c      	cmp	r4, r9
 8008d4c:	d206      	bcs.n	8008d5c <__hexnan+0x64>
 8008d4e:	2d07      	cmp	r5, #7
 8008d50:	dc04      	bgt.n	8008d5c <__hexnan+0x64>
 8008d52:	462a      	mov	r2, r5
 8008d54:	4649      	mov	r1, r9
 8008d56:	4620      	mov	r0, r4
 8008d58:	f7ff ffa8 	bl	8008cac <L_shift>
 8008d5c:	4544      	cmp	r4, r8
 8008d5e:	d950      	bls.n	8008e02 <__hexnan+0x10a>
 8008d60:	2300      	movs	r3, #0
 8008d62:	f1a4 0904 	sub.w	r9, r4, #4
 8008d66:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d6a:	f8cd b008 	str.w	fp, [sp, #8]
 8008d6e:	464c      	mov	r4, r9
 8008d70:	461d      	mov	r5, r3
 8008d72:	9903      	ldr	r1, [sp, #12]
 8008d74:	e7d7      	b.n	8008d26 <__hexnan+0x2e>
 8008d76:	2a29      	cmp	r2, #41	; 0x29
 8008d78:	d156      	bne.n	8008e28 <__hexnan+0x130>
 8008d7a:	3102      	adds	r1, #2
 8008d7c:	f8ca 1000 	str.w	r1, [sl]
 8008d80:	f1bb 0f00 	cmp.w	fp, #0
 8008d84:	d050      	beq.n	8008e28 <__hexnan+0x130>
 8008d86:	454c      	cmp	r4, r9
 8008d88:	d206      	bcs.n	8008d98 <__hexnan+0xa0>
 8008d8a:	2d07      	cmp	r5, #7
 8008d8c:	dc04      	bgt.n	8008d98 <__hexnan+0xa0>
 8008d8e:	462a      	mov	r2, r5
 8008d90:	4649      	mov	r1, r9
 8008d92:	4620      	mov	r0, r4
 8008d94:	f7ff ff8a 	bl	8008cac <L_shift>
 8008d98:	4544      	cmp	r4, r8
 8008d9a:	d934      	bls.n	8008e06 <__hexnan+0x10e>
 8008d9c:	f1a8 0204 	sub.w	r2, r8, #4
 8008da0:	4623      	mov	r3, r4
 8008da2:	f853 1b04 	ldr.w	r1, [r3], #4
 8008da6:	f842 1f04 	str.w	r1, [r2, #4]!
 8008daa:	429f      	cmp	r7, r3
 8008dac:	d2f9      	bcs.n	8008da2 <__hexnan+0xaa>
 8008dae:	1b3b      	subs	r3, r7, r4
 8008db0:	f023 0303 	bic.w	r3, r3, #3
 8008db4:	3304      	adds	r3, #4
 8008db6:	3401      	adds	r4, #1
 8008db8:	3e03      	subs	r6, #3
 8008dba:	42b4      	cmp	r4, r6
 8008dbc:	bf88      	it	hi
 8008dbe:	2304      	movhi	r3, #4
 8008dc0:	4443      	add	r3, r8
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	f843 2b04 	str.w	r2, [r3], #4
 8008dc8:	429f      	cmp	r7, r3
 8008dca:	d2fb      	bcs.n	8008dc4 <__hexnan+0xcc>
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	b91b      	cbnz	r3, 8008dd8 <__hexnan+0xe0>
 8008dd0:	4547      	cmp	r7, r8
 8008dd2:	d127      	bne.n	8008e24 <__hexnan+0x12c>
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	603b      	str	r3, [r7, #0]
 8008dd8:	2005      	movs	r0, #5
 8008dda:	e026      	b.n	8008e2a <__hexnan+0x132>
 8008ddc:	3501      	adds	r5, #1
 8008dde:	2d08      	cmp	r5, #8
 8008de0:	f10b 0b01 	add.w	fp, fp, #1
 8008de4:	dd06      	ble.n	8008df4 <__hexnan+0xfc>
 8008de6:	4544      	cmp	r4, r8
 8008de8:	d9c3      	bls.n	8008d72 <__hexnan+0x7a>
 8008dea:	2300      	movs	r3, #0
 8008dec:	f844 3c04 	str.w	r3, [r4, #-4]
 8008df0:	2501      	movs	r5, #1
 8008df2:	3c04      	subs	r4, #4
 8008df4:	6822      	ldr	r2, [r4, #0]
 8008df6:	f000 000f 	and.w	r0, r0, #15
 8008dfa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008dfe:	6022      	str	r2, [r4, #0]
 8008e00:	e7b7      	b.n	8008d72 <__hexnan+0x7a>
 8008e02:	2508      	movs	r5, #8
 8008e04:	e7b5      	b.n	8008d72 <__hexnan+0x7a>
 8008e06:	9b01      	ldr	r3, [sp, #4]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d0df      	beq.n	8008dcc <__hexnan+0xd4>
 8008e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8008e10:	f1c3 0320 	rsb	r3, r3, #32
 8008e14:	fa22 f303 	lsr.w	r3, r2, r3
 8008e18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008e1c:	401a      	ands	r2, r3
 8008e1e:	f846 2c04 	str.w	r2, [r6, #-4]
 8008e22:	e7d3      	b.n	8008dcc <__hexnan+0xd4>
 8008e24:	3f04      	subs	r7, #4
 8008e26:	e7d1      	b.n	8008dcc <__hexnan+0xd4>
 8008e28:	2004      	movs	r0, #4
 8008e2a:	b007      	add	sp, #28
 8008e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008e30 <_localeconv_r>:
 8008e30:	4800      	ldr	r0, [pc, #0]	; (8008e34 <_localeconv_r+0x4>)
 8008e32:	4770      	bx	lr
 8008e34:	20000164 	.word	0x20000164

08008e38 <malloc>:
 8008e38:	4b02      	ldr	r3, [pc, #8]	; (8008e44 <malloc+0xc>)
 8008e3a:	4601      	mov	r1, r0
 8008e3c:	6818      	ldr	r0, [r3, #0]
 8008e3e:	f000 bd3d 	b.w	80098bc <_malloc_r>
 8008e42:	bf00      	nop
 8008e44:	2000000c 	.word	0x2000000c

08008e48 <__ascii_mbtowc>:
 8008e48:	b082      	sub	sp, #8
 8008e4a:	b901      	cbnz	r1, 8008e4e <__ascii_mbtowc+0x6>
 8008e4c:	a901      	add	r1, sp, #4
 8008e4e:	b142      	cbz	r2, 8008e62 <__ascii_mbtowc+0x1a>
 8008e50:	b14b      	cbz	r3, 8008e66 <__ascii_mbtowc+0x1e>
 8008e52:	7813      	ldrb	r3, [r2, #0]
 8008e54:	600b      	str	r3, [r1, #0]
 8008e56:	7812      	ldrb	r2, [r2, #0]
 8008e58:	1e10      	subs	r0, r2, #0
 8008e5a:	bf18      	it	ne
 8008e5c:	2001      	movne	r0, #1
 8008e5e:	b002      	add	sp, #8
 8008e60:	4770      	bx	lr
 8008e62:	4610      	mov	r0, r2
 8008e64:	e7fb      	b.n	8008e5e <__ascii_mbtowc+0x16>
 8008e66:	f06f 0001 	mvn.w	r0, #1
 8008e6a:	e7f8      	b.n	8008e5e <__ascii_mbtowc+0x16>

08008e6c <memcpy>:
 8008e6c:	440a      	add	r2, r1
 8008e6e:	4291      	cmp	r1, r2
 8008e70:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e74:	d100      	bne.n	8008e78 <memcpy+0xc>
 8008e76:	4770      	bx	lr
 8008e78:	b510      	push	{r4, lr}
 8008e7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e82:	4291      	cmp	r1, r2
 8008e84:	d1f9      	bne.n	8008e7a <memcpy+0xe>
 8008e86:	bd10      	pop	{r4, pc}

08008e88 <_Balloc>:
 8008e88:	b570      	push	{r4, r5, r6, lr}
 8008e8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008e8c:	4604      	mov	r4, r0
 8008e8e:	460d      	mov	r5, r1
 8008e90:	b976      	cbnz	r6, 8008eb0 <_Balloc+0x28>
 8008e92:	2010      	movs	r0, #16
 8008e94:	f7ff ffd0 	bl	8008e38 <malloc>
 8008e98:	4602      	mov	r2, r0
 8008e9a:	6260      	str	r0, [r4, #36]	; 0x24
 8008e9c:	b920      	cbnz	r0, 8008ea8 <_Balloc+0x20>
 8008e9e:	4b18      	ldr	r3, [pc, #96]	; (8008f00 <_Balloc+0x78>)
 8008ea0:	4818      	ldr	r0, [pc, #96]	; (8008f04 <_Balloc+0x7c>)
 8008ea2:	2166      	movs	r1, #102	; 0x66
 8008ea4:	f000 fef8 	bl	8009c98 <__assert_func>
 8008ea8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008eac:	6006      	str	r6, [r0, #0]
 8008eae:	60c6      	str	r6, [r0, #12]
 8008eb0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008eb2:	68f3      	ldr	r3, [r6, #12]
 8008eb4:	b183      	cbz	r3, 8008ed8 <_Balloc+0x50>
 8008eb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008eb8:	68db      	ldr	r3, [r3, #12]
 8008eba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ebe:	b9b8      	cbnz	r0, 8008ef0 <_Balloc+0x68>
 8008ec0:	2101      	movs	r1, #1
 8008ec2:	fa01 f605 	lsl.w	r6, r1, r5
 8008ec6:	1d72      	adds	r2, r6, #5
 8008ec8:	0092      	lsls	r2, r2, #2
 8008eca:	4620      	mov	r0, r4
 8008ecc:	f000 fc97 	bl	80097fe <_calloc_r>
 8008ed0:	b160      	cbz	r0, 8008eec <_Balloc+0x64>
 8008ed2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008ed6:	e00e      	b.n	8008ef6 <_Balloc+0x6e>
 8008ed8:	2221      	movs	r2, #33	; 0x21
 8008eda:	2104      	movs	r1, #4
 8008edc:	4620      	mov	r0, r4
 8008ede:	f000 fc8e 	bl	80097fe <_calloc_r>
 8008ee2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ee4:	60f0      	str	r0, [r6, #12]
 8008ee6:	68db      	ldr	r3, [r3, #12]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d1e4      	bne.n	8008eb6 <_Balloc+0x2e>
 8008eec:	2000      	movs	r0, #0
 8008eee:	bd70      	pop	{r4, r5, r6, pc}
 8008ef0:	6802      	ldr	r2, [r0, #0]
 8008ef2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008efc:	e7f7      	b.n	8008eee <_Balloc+0x66>
 8008efe:	bf00      	nop
 8008f00:	0800aa3e 	.word	0x0800aa3e
 8008f04:	0800ab44 	.word	0x0800ab44

08008f08 <_Bfree>:
 8008f08:	b570      	push	{r4, r5, r6, lr}
 8008f0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f0c:	4605      	mov	r5, r0
 8008f0e:	460c      	mov	r4, r1
 8008f10:	b976      	cbnz	r6, 8008f30 <_Bfree+0x28>
 8008f12:	2010      	movs	r0, #16
 8008f14:	f7ff ff90 	bl	8008e38 <malloc>
 8008f18:	4602      	mov	r2, r0
 8008f1a:	6268      	str	r0, [r5, #36]	; 0x24
 8008f1c:	b920      	cbnz	r0, 8008f28 <_Bfree+0x20>
 8008f1e:	4b09      	ldr	r3, [pc, #36]	; (8008f44 <_Bfree+0x3c>)
 8008f20:	4809      	ldr	r0, [pc, #36]	; (8008f48 <_Bfree+0x40>)
 8008f22:	218a      	movs	r1, #138	; 0x8a
 8008f24:	f000 feb8 	bl	8009c98 <__assert_func>
 8008f28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f2c:	6006      	str	r6, [r0, #0]
 8008f2e:	60c6      	str	r6, [r0, #12]
 8008f30:	b13c      	cbz	r4, 8008f42 <_Bfree+0x3a>
 8008f32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008f34:	6862      	ldr	r2, [r4, #4]
 8008f36:	68db      	ldr	r3, [r3, #12]
 8008f38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f3c:	6021      	str	r1, [r4, #0]
 8008f3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008f42:	bd70      	pop	{r4, r5, r6, pc}
 8008f44:	0800aa3e 	.word	0x0800aa3e
 8008f48:	0800ab44 	.word	0x0800ab44

08008f4c <__multadd>:
 8008f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f50:	690e      	ldr	r6, [r1, #16]
 8008f52:	4607      	mov	r7, r0
 8008f54:	4698      	mov	r8, r3
 8008f56:	460c      	mov	r4, r1
 8008f58:	f101 0014 	add.w	r0, r1, #20
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	6805      	ldr	r5, [r0, #0]
 8008f60:	b2a9      	uxth	r1, r5
 8008f62:	fb02 8101 	mla	r1, r2, r1, r8
 8008f66:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008f6a:	0c2d      	lsrs	r5, r5, #16
 8008f6c:	fb02 c505 	mla	r5, r2, r5, ip
 8008f70:	b289      	uxth	r1, r1
 8008f72:	3301      	adds	r3, #1
 8008f74:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008f78:	429e      	cmp	r6, r3
 8008f7a:	f840 1b04 	str.w	r1, [r0], #4
 8008f7e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008f82:	dcec      	bgt.n	8008f5e <__multadd+0x12>
 8008f84:	f1b8 0f00 	cmp.w	r8, #0
 8008f88:	d022      	beq.n	8008fd0 <__multadd+0x84>
 8008f8a:	68a3      	ldr	r3, [r4, #8]
 8008f8c:	42b3      	cmp	r3, r6
 8008f8e:	dc19      	bgt.n	8008fc4 <__multadd+0x78>
 8008f90:	6861      	ldr	r1, [r4, #4]
 8008f92:	4638      	mov	r0, r7
 8008f94:	3101      	adds	r1, #1
 8008f96:	f7ff ff77 	bl	8008e88 <_Balloc>
 8008f9a:	4605      	mov	r5, r0
 8008f9c:	b928      	cbnz	r0, 8008faa <__multadd+0x5e>
 8008f9e:	4602      	mov	r2, r0
 8008fa0:	4b0d      	ldr	r3, [pc, #52]	; (8008fd8 <__multadd+0x8c>)
 8008fa2:	480e      	ldr	r0, [pc, #56]	; (8008fdc <__multadd+0x90>)
 8008fa4:	21b5      	movs	r1, #181	; 0xb5
 8008fa6:	f000 fe77 	bl	8009c98 <__assert_func>
 8008faa:	6922      	ldr	r2, [r4, #16]
 8008fac:	3202      	adds	r2, #2
 8008fae:	f104 010c 	add.w	r1, r4, #12
 8008fb2:	0092      	lsls	r2, r2, #2
 8008fb4:	300c      	adds	r0, #12
 8008fb6:	f7ff ff59 	bl	8008e6c <memcpy>
 8008fba:	4621      	mov	r1, r4
 8008fbc:	4638      	mov	r0, r7
 8008fbe:	f7ff ffa3 	bl	8008f08 <_Bfree>
 8008fc2:	462c      	mov	r4, r5
 8008fc4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008fc8:	3601      	adds	r6, #1
 8008fca:	f8c3 8014 	str.w	r8, [r3, #20]
 8008fce:	6126      	str	r6, [r4, #16]
 8008fd0:	4620      	mov	r0, r4
 8008fd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fd6:	bf00      	nop
 8008fd8:	0800aab4 	.word	0x0800aab4
 8008fdc:	0800ab44 	.word	0x0800ab44

08008fe0 <__s2b>:
 8008fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fe4:	460c      	mov	r4, r1
 8008fe6:	4615      	mov	r5, r2
 8008fe8:	461f      	mov	r7, r3
 8008fea:	2209      	movs	r2, #9
 8008fec:	3308      	adds	r3, #8
 8008fee:	4606      	mov	r6, r0
 8008ff0:	fb93 f3f2 	sdiv	r3, r3, r2
 8008ff4:	2100      	movs	r1, #0
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	db09      	blt.n	8009010 <__s2b+0x30>
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	f7ff ff43 	bl	8008e88 <_Balloc>
 8009002:	b940      	cbnz	r0, 8009016 <__s2b+0x36>
 8009004:	4602      	mov	r2, r0
 8009006:	4b19      	ldr	r3, [pc, #100]	; (800906c <__s2b+0x8c>)
 8009008:	4819      	ldr	r0, [pc, #100]	; (8009070 <__s2b+0x90>)
 800900a:	21ce      	movs	r1, #206	; 0xce
 800900c:	f000 fe44 	bl	8009c98 <__assert_func>
 8009010:	0052      	lsls	r2, r2, #1
 8009012:	3101      	adds	r1, #1
 8009014:	e7f0      	b.n	8008ff8 <__s2b+0x18>
 8009016:	9b08      	ldr	r3, [sp, #32]
 8009018:	6143      	str	r3, [r0, #20]
 800901a:	2d09      	cmp	r5, #9
 800901c:	f04f 0301 	mov.w	r3, #1
 8009020:	6103      	str	r3, [r0, #16]
 8009022:	dd16      	ble.n	8009052 <__s2b+0x72>
 8009024:	f104 0909 	add.w	r9, r4, #9
 8009028:	46c8      	mov	r8, r9
 800902a:	442c      	add	r4, r5
 800902c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009030:	4601      	mov	r1, r0
 8009032:	3b30      	subs	r3, #48	; 0x30
 8009034:	220a      	movs	r2, #10
 8009036:	4630      	mov	r0, r6
 8009038:	f7ff ff88 	bl	8008f4c <__multadd>
 800903c:	45a0      	cmp	r8, r4
 800903e:	d1f5      	bne.n	800902c <__s2b+0x4c>
 8009040:	f1a5 0408 	sub.w	r4, r5, #8
 8009044:	444c      	add	r4, r9
 8009046:	1b2d      	subs	r5, r5, r4
 8009048:	1963      	adds	r3, r4, r5
 800904a:	42bb      	cmp	r3, r7
 800904c:	db04      	blt.n	8009058 <__s2b+0x78>
 800904e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009052:	340a      	adds	r4, #10
 8009054:	2509      	movs	r5, #9
 8009056:	e7f6      	b.n	8009046 <__s2b+0x66>
 8009058:	f814 3b01 	ldrb.w	r3, [r4], #1
 800905c:	4601      	mov	r1, r0
 800905e:	3b30      	subs	r3, #48	; 0x30
 8009060:	220a      	movs	r2, #10
 8009062:	4630      	mov	r0, r6
 8009064:	f7ff ff72 	bl	8008f4c <__multadd>
 8009068:	e7ee      	b.n	8009048 <__s2b+0x68>
 800906a:	bf00      	nop
 800906c:	0800aab4 	.word	0x0800aab4
 8009070:	0800ab44 	.word	0x0800ab44

08009074 <__hi0bits>:
 8009074:	0c03      	lsrs	r3, r0, #16
 8009076:	041b      	lsls	r3, r3, #16
 8009078:	b9d3      	cbnz	r3, 80090b0 <__hi0bits+0x3c>
 800907a:	0400      	lsls	r0, r0, #16
 800907c:	2310      	movs	r3, #16
 800907e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009082:	bf04      	itt	eq
 8009084:	0200      	lsleq	r0, r0, #8
 8009086:	3308      	addeq	r3, #8
 8009088:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800908c:	bf04      	itt	eq
 800908e:	0100      	lsleq	r0, r0, #4
 8009090:	3304      	addeq	r3, #4
 8009092:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009096:	bf04      	itt	eq
 8009098:	0080      	lsleq	r0, r0, #2
 800909a:	3302      	addeq	r3, #2
 800909c:	2800      	cmp	r0, #0
 800909e:	db05      	blt.n	80090ac <__hi0bits+0x38>
 80090a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80090a4:	f103 0301 	add.w	r3, r3, #1
 80090a8:	bf08      	it	eq
 80090aa:	2320      	moveq	r3, #32
 80090ac:	4618      	mov	r0, r3
 80090ae:	4770      	bx	lr
 80090b0:	2300      	movs	r3, #0
 80090b2:	e7e4      	b.n	800907e <__hi0bits+0xa>

080090b4 <__lo0bits>:
 80090b4:	6803      	ldr	r3, [r0, #0]
 80090b6:	f013 0207 	ands.w	r2, r3, #7
 80090ba:	4601      	mov	r1, r0
 80090bc:	d00b      	beq.n	80090d6 <__lo0bits+0x22>
 80090be:	07da      	lsls	r2, r3, #31
 80090c0:	d424      	bmi.n	800910c <__lo0bits+0x58>
 80090c2:	0798      	lsls	r0, r3, #30
 80090c4:	bf49      	itett	mi
 80090c6:	085b      	lsrmi	r3, r3, #1
 80090c8:	089b      	lsrpl	r3, r3, #2
 80090ca:	2001      	movmi	r0, #1
 80090cc:	600b      	strmi	r3, [r1, #0]
 80090ce:	bf5c      	itt	pl
 80090d0:	600b      	strpl	r3, [r1, #0]
 80090d2:	2002      	movpl	r0, #2
 80090d4:	4770      	bx	lr
 80090d6:	b298      	uxth	r0, r3
 80090d8:	b9b0      	cbnz	r0, 8009108 <__lo0bits+0x54>
 80090da:	0c1b      	lsrs	r3, r3, #16
 80090dc:	2010      	movs	r0, #16
 80090de:	f013 0fff 	tst.w	r3, #255	; 0xff
 80090e2:	bf04      	itt	eq
 80090e4:	0a1b      	lsreq	r3, r3, #8
 80090e6:	3008      	addeq	r0, #8
 80090e8:	071a      	lsls	r2, r3, #28
 80090ea:	bf04      	itt	eq
 80090ec:	091b      	lsreq	r3, r3, #4
 80090ee:	3004      	addeq	r0, #4
 80090f0:	079a      	lsls	r2, r3, #30
 80090f2:	bf04      	itt	eq
 80090f4:	089b      	lsreq	r3, r3, #2
 80090f6:	3002      	addeq	r0, #2
 80090f8:	07da      	lsls	r2, r3, #31
 80090fa:	d403      	bmi.n	8009104 <__lo0bits+0x50>
 80090fc:	085b      	lsrs	r3, r3, #1
 80090fe:	f100 0001 	add.w	r0, r0, #1
 8009102:	d005      	beq.n	8009110 <__lo0bits+0x5c>
 8009104:	600b      	str	r3, [r1, #0]
 8009106:	4770      	bx	lr
 8009108:	4610      	mov	r0, r2
 800910a:	e7e8      	b.n	80090de <__lo0bits+0x2a>
 800910c:	2000      	movs	r0, #0
 800910e:	4770      	bx	lr
 8009110:	2020      	movs	r0, #32
 8009112:	4770      	bx	lr

08009114 <__i2b>:
 8009114:	b510      	push	{r4, lr}
 8009116:	460c      	mov	r4, r1
 8009118:	2101      	movs	r1, #1
 800911a:	f7ff feb5 	bl	8008e88 <_Balloc>
 800911e:	4602      	mov	r2, r0
 8009120:	b928      	cbnz	r0, 800912e <__i2b+0x1a>
 8009122:	4b05      	ldr	r3, [pc, #20]	; (8009138 <__i2b+0x24>)
 8009124:	4805      	ldr	r0, [pc, #20]	; (800913c <__i2b+0x28>)
 8009126:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800912a:	f000 fdb5 	bl	8009c98 <__assert_func>
 800912e:	2301      	movs	r3, #1
 8009130:	6144      	str	r4, [r0, #20]
 8009132:	6103      	str	r3, [r0, #16]
 8009134:	bd10      	pop	{r4, pc}
 8009136:	bf00      	nop
 8009138:	0800aab4 	.word	0x0800aab4
 800913c:	0800ab44 	.word	0x0800ab44

08009140 <__multiply>:
 8009140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009144:	4614      	mov	r4, r2
 8009146:	690a      	ldr	r2, [r1, #16]
 8009148:	6923      	ldr	r3, [r4, #16]
 800914a:	429a      	cmp	r2, r3
 800914c:	bfb8      	it	lt
 800914e:	460b      	movlt	r3, r1
 8009150:	460d      	mov	r5, r1
 8009152:	bfbc      	itt	lt
 8009154:	4625      	movlt	r5, r4
 8009156:	461c      	movlt	r4, r3
 8009158:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800915c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009160:	68ab      	ldr	r3, [r5, #8]
 8009162:	6869      	ldr	r1, [r5, #4]
 8009164:	eb0a 0709 	add.w	r7, sl, r9
 8009168:	42bb      	cmp	r3, r7
 800916a:	b085      	sub	sp, #20
 800916c:	bfb8      	it	lt
 800916e:	3101      	addlt	r1, #1
 8009170:	f7ff fe8a 	bl	8008e88 <_Balloc>
 8009174:	b930      	cbnz	r0, 8009184 <__multiply+0x44>
 8009176:	4602      	mov	r2, r0
 8009178:	4b42      	ldr	r3, [pc, #264]	; (8009284 <__multiply+0x144>)
 800917a:	4843      	ldr	r0, [pc, #268]	; (8009288 <__multiply+0x148>)
 800917c:	f240 115d 	movw	r1, #349	; 0x15d
 8009180:	f000 fd8a 	bl	8009c98 <__assert_func>
 8009184:	f100 0614 	add.w	r6, r0, #20
 8009188:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800918c:	4633      	mov	r3, r6
 800918e:	2200      	movs	r2, #0
 8009190:	4543      	cmp	r3, r8
 8009192:	d31e      	bcc.n	80091d2 <__multiply+0x92>
 8009194:	f105 0c14 	add.w	ip, r5, #20
 8009198:	f104 0314 	add.w	r3, r4, #20
 800919c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80091a0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80091a4:	9202      	str	r2, [sp, #8]
 80091a6:	ebac 0205 	sub.w	r2, ip, r5
 80091aa:	3a15      	subs	r2, #21
 80091ac:	f022 0203 	bic.w	r2, r2, #3
 80091b0:	3204      	adds	r2, #4
 80091b2:	f105 0115 	add.w	r1, r5, #21
 80091b6:	458c      	cmp	ip, r1
 80091b8:	bf38      	it	cc
 80091ba:	2204      	movcc	r2, #4
 80091bc:	9201      	str	r2, [sp, #4]
 80091be:	9a02      	ldr	r2, [sp, #8]
 80091c0:	9303      	str	r3, [sp, #12]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d808      	bhi.n	80091d8 <__multiply+0x98>
 80091c6:	2f00      	cmp	r7, #0
 80091c8:	dc55      	bgt.n	8009276 <__multiply+0x136>
 80091ca:	6107      	str	r7, [r0, #16]
 80091cc:	b005      	add	sp, #20
 80091ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091d2:	f843 2b04 	str.w	r2, [r3], #4
 80091d6:	e7db      	b.n	8009190 <__multiply+0x50>
 80091d8:	f8b3 a000 	ldrh.w	sl, [r3]
 80091dc:	f1ba 0f00 	cmp.w	sl, #0
 80091e0:	d020      	beq.n	8009224 <__multiply+0xe4>
 80091e2:	f105 0e14 	add.w	lr, r5, #20
 80091e6:	46b1      	mov	r9, r6
 80091e8:	2200      	movs	r2, #0
 80091ea:	f85e 4b04 	ldr.w	r4, [lr], #4
 80091ee:	f8d9 b000 	ldr.w	fp, [r9]
 80091f2:	b2a1      	uxth	r1, r4
 80091f4:	fa1f fb8b 	uxth.w	fp, fp
 80091f8:	fb0a b101 	mla	r1, sl, r1, fp
 80091fc:	4411      	add	r1, r2
 80091fe:	f8d9 2000 	ldr.w	r2, [r9]
 8009202:	0c24      	lsrs	r4, r4, #16
 8009204:	0c12      	lsrs	r2, r2, #16
 8009206:	fb0a 2404 	mla	r4, sl, r4, r2
 800920a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800920e:	b289      	uxth	r1, r1
 8009210:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009214:	45f4      	cmp	ip, lr
 8009216:	f849 1b04 	str.w	r1, [r9], #4
 800921a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800921e:	d8e4      	bhi.n	80091ea <__multiply+0xaa>
 8009220:	9901      	ldr	r1, [sp, #4]
 8009222:	5072      	str	r2, [r6, r1]
 8009224:	9a03      	ldr	r2, [sp, #12]
 8009226:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800922a:	3304      	adds	r3, #4
 800922c:	f1b9 0f00 	cmp.w	r9, #0
 8009230:	d01f      	beq.n	8009272 <__multiply+0x132>
 8009232:	6834      	ldr	r4, [r6, #0]
 8009234:	f105 0114 	add.w	r1, r5, #20
 8009238:	46b6      	mov	lr, r6
 800923a:	f04f 0a00 	mov.w	sl, #0
 800923e:	880a      	ldrh	r2, [r1, #0]
 8009240:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009244:	fb09 b202 	mla	r2, r9, r2, fp
 8009248:	4492      	add	sl, r2
 800924a:	b2a4      	uxth	r4, r4
 800924c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009250:	f84e 4b04 	str.w	r4, [lr], #4
 8009254:	f851 4b04 	ldr.w	r4, [r1], #4
 8009258:	f8be 2000 	ldrh.w	r2, [lr]
 800925c:	0c24      	lsrs	r4, r4, #16
 800925e:	fb09 2404 	mla	r4, r9, r4, r2
 8009262:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009266:	458c      	cmp	ip, r1
 8009268:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800926c:	d8e7      	bhi.n	800923e <__multiply+0xfe>
 800926e:	9a01      	ldr	r2, [sp, #4]
 8009270:	50b4      	str	r4, [r6, r2]
 8009272:	3604      	adds	r6, #4
 8009274:	e7a3      	b.n	80091be <__multiply+0x7e>
 8009276:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800927a:	2b00      	cmp	r3, #0
 800927c:	d1a5      	bne.n	80091ca <__multiply+0x8a>
 800927e:	3f01      	subs	r7, #1
 8009280:	e7a1      	b.n	80091c6 <__multiply+0x86>
 8009282:	bf00      	nop
 8009284:	0800aab4 	.word	0x0800aab4
 8009288:	0800ab44 	.word	0x0800ab44

0800928c <__pow5mult>:
 800928c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009290:	4615      	mov	r5, r2
 8009292:	f012 0203 	ands.w	r2, r2, #3
 8009296:	4606      	mov	r6, r0
 8009298:	460f      	mov	r7, r1
 800929a:	d007      	beq.n	80092ac <__pow5mult+0x20>
 800929c:	4c25      	ldr	r4, [pc, #148]	; (8009334 <__pow5mult+0xa8>)
 800929e:	3a01      	subs	r2, #1
 80092a0:	2300      	movs	r3, #0
 80092a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092a6:	f7ff fe51 	bl	8008f4c <__multadd>
 80092aa:	4607      	mov	r7, r0
 80092ac:	10ad      	asrs	r5, r5, #2
 80092ae:	d03d      	beq.n	800932c <__pow5mult+0xa0>
 80092b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80092b2:	b97c      	cbnz	r4, 80092d4 <__pow5mult+0x48>
 80092b4:	2010      	movs	r0, #16
 80092b6:	f7ff fdbf 	bl	8008e38 <malloc>
 80092ba:	4602      	mov	r2, r0
 80092bc:	6270      	str	r0, [r6, #36]	; 0x24
 80092be:	b928      	cbnz	r0, 80092cc <__pow5mult+0x40>
 80092c0:	4b1d      	ldr	r3, [pc, #116]	; (8009338 <__pow5mult+0xac>)
 80092c2:	481e      	ldr	r0, [pc, #120]	; (800933c <__pow5mult+0xb0>)
 80092c4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80092c8:	f000 fce6 	bl	8009c98 <__assert_func>
 80092cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092d0:	6004      	str	r4, [r0, #0]
 80092d2:	60c4      	str	r4, [r0, #12]
 80092d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80092d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092dc:	b94c      	cbnz	r4, 80092f2 <__pow5mult+0x66>
 80092de:	f240 2171 	movw	r1, #625	; 0x271
 80092e2:	4630      	mov	r0, r6
 80092e4:	f7ff ff16 	bl	8009114 <__i2b>
 80092e8:	2300      	movs	r3, #0
 80092ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80092ee:	4604      	mov	r4, r0
 80092f0:	6003      	str	r3, [r0, #0]
 80092f2:	f04f 0900 	mov.w	r9, #0
 80092f6:	07eb      	lsls	r3, r5, #31
 80092f8:	d50a      	bpl.n	8009310 <__pow5mult+0x84>
 80092fa:	4639      	mov	r1, r7
 80092fc:	4622      	mov	r2, r4
 80092fe:	4630      	mov	r0, r6
 8009300:	f7ff ff1e 	bl	8009140 <__multiply>
 8009304:	4639      	mov	r1, r7
 8009306:	4680      	mov	r8, r0
 8009308:	4630      	mov	r0, r6
 800930a:	f7ff fdfd 	bl	8008f08 <_Bfree>
 800930e:	4647      	mov	r7, r8
 8009310:	106d      	asrs	r5, r5, #1
 8009312:	d00b      	beq.n	800932c <__pow5mult+0xa0>
 8009314:	6820      	ldr	r0, [r4, #0]
 8009316:	b938      	cbnz	r0, 8009328 <__pow5mult+0x9c>
 8009318:	4622      	mov	r2, r4
 800931a:	4621      	mov	r1, r4
 800931c:	4630      	mov	r0, r6
 800931e:	f7ff ff0f 	bl	8009140 <__multiply>
 8009322:	6020      	str	r0, [r4, #0]
 8009324:	f8c0 9000 	str.w	r9, [r0]
 8009328:	4604      	mov	r4, r0
 800932a:	e7e4      	b.n	80092f6 <__pow5mult+0x6a>
 800932c:	4638      	mov	r0, r7
 800932e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009332:	bf00      	nop
 8009334:	0800ac98 	.word	0x0800ac98
 8009338:	0800aa3e 	.word	0x0800aa3e
 800933c:	0800ab44 	.word	0x0800ab44

08009340 <__lshift>:
 8009340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009344:	460c      	mov	r4, r1
 8009346:	6849      	ldr	r1, [r1, #4]
 8009348:	6923      	ldr	r3, [r4, #16]
 800934a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800934e:	68a3      	ldr	r3, [r4, #8]
 8009350:	4607      	mov	r7, r0
 8009352:	4691      	mov	r9, r2
 8009354:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009358:	f108 0601 	add.w	r6, r8, #1
 800935c:	42b3      	cmp	r3, r6
 800935e:	db0b      	blt.n	8009378 <__lshift+0x38>
 8009360:	4638      	mov	r0, r7
 8009362:	f7ff fd91 	bl	8008e88 <_Balloc>
 8009366:	4605      	mov	r5, r0
 8009368:	b948      	cbnz	r0, 800937e <__lshift+0x3e>
 800936a:	4602      	mov	r2, r0
 800936c:	4b28      	ldr	r3, [pc, #160]	; (8009410 <__lshift+0xd0>)
 800936e:	4829      	ldr	r0, [pc, #164]	; (8009414 <__lshift+0xd4>)
 8009370:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009374:	f000 fc90 	bl	8009c98 <__assert_func>
 8009378:	3101      	adds	r1, #1
 800937a:	005b      	lsls	r3, r3, #1
 800937c:	e7ee      	b.n	800935c <__lshift+0x1c>
 800937e:	2300      	movs	r3, #0
 8009380:	f100 0114 	add.w	r1, r0, #20
 8009384:	f100 0210 	add.w	r2, r0, #16
 8009388:	4618      	mov	r0, r3
 800938a:	4553      	cmp	r3, sl
 800938c:	db33      	blt.n	80093f6 <__lshift+0xb6>
 800938e:	6920      	ldr	r0, [r4, #16]
 8009390:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009394:	f104 0314 	add.w	r3, r4, #20
 8009398:	f019 091f 	ands.w	r9, r9, #31
 800939c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80093a4:	d02b      	beq.n	80093fe <__lshift+0xbe>
 80093a6:	f1c9 0e20 	rsb	lr, r9, #32
 80093aa:	468a      	mov	sl, r1
 80093ac:	2200      	movs	r2, #0
 80093ae:	6818      	ldr	r0, [r3, #0]
 80093b0:	fa00 f009 	lsl.w	r0, r0, r9
 80093b4:	4302      	orrs	r2, r0
 80093b6:	f84a 2b04 	str.w	r2, [sl], #4
 80093ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80093be:	459c      	cmp	ip, r3
 80093c0:	fa22 f20e 	lsr.w	r2, r2, lr
 80093c4:	d8f3      	bhi.n	80093ae <__lshift+0x6e>
 80093c6:	ebac 0304 	sub.w	r3, ip, r4
 80093ca:	3b15      	subs	r3, #21
 80093cc:	f023 0303 	bic.w	r3, r3, #3
 80093d0:	3304      	adds	r3, #4
 80093d2:	f104 0015 	add.w	r0, r4, #21
 80093d6:	4584      	cmp	ip, r0
 80093d8:	bf38      	it	cc
 80093da:	2304      	movcc	r3, #4
 80093dc:	50ca      	str	r2, [r1, r3]
 80093de:	b10a      	cbz	r2, 80093e4 <__lshift+0xa4>
 80093e0:	f108 0602 	add.w	r6, r8, #2
 80093e4:	3e01      	subs	r6, #1
 80093e6:	4638      	mov	r0, r7
 80093e8:	612e      	str	r6, [r5, #16]
 80093ea:	4621      	mov	r1, r4
 80093ec:	f7ff fd8c 	bl	8008f08 <_Bfree>
 80093f0:	4628      	mov	r0, r5
 80093f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80093fa:	3301      	adds	r3, #1
 80093fc:	e7c5      	b.n	800938a <__lshift+0x4a>
 80093fe:	3904      	subs	r1, #4
 8009400:	f853 2b04 	ldr.w	r2, [r3], #4
 8009404:	f841 2f04 	str.w	r2, [r1, #4]!
 8009408:	459c      	cmp	ip, r3
 800940a:	d8f9      	bhi.n	8009400 <__lshift+0xc0>
 800940c:	e7ea      	b.n	80093e4 <__lshift+0xa4>
 800940e:	bf00      	nop
 8009410:	0800aab4 	.word	0x0800aab4
 8009414:	0800ab44 	.word	0x0800ab44

08009418 <__mcmp>:
 8009418:	b530      	push	{r4, r5, lr}
 800941a:	6902      	ldr	r2, [r0, #16]
 800941c:	690c      	ldr	r4, [r1, #16]
 800941e:	1b12      	subs	r2, r2, r4
 8009420:	d10e      	bne.n	8009440 <__mcmp+0x28>
 8009422:	f100 0314 	add.w	r3, r0, #20
 8009426:	3114      	adds	r1, #20
 8009428:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800942c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009430:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009434:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009438:	42a5      	cmp	r5, r4
 800943a:	d003      	beq.n	8009444 <__mcmp+0x2c>
 800943c:	d305      	bcc.n	800944a <__mcmp+0x32>
 800943e:	2201      	movs	r2, #1
 8009440:	4610      	mov	r0, r2
 8009442:	bd30      	pop	{r4, r5, pc}
 8009444:	4283      	cmp	r3, r0
 8009446:	d3f3      	bcc.n	8009430 <__mcmp+0x18>
 8009448:	e7fa      	b.n	8009440 <__mcmp+0x28>
 800944a:	f04f 32ff 	mov.w	r2, #4294967295
 800944e:	e7f7      	b.n	8009440 <__mcmp+0x28>

08009450 <__mdiff>:
 8009450:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009454:	460c      	mov	r4, r1
 8009456:	4606      	mov	r6, r0
 8009458:	4611      	mov	r1, r2
 800945a:	4620      	mov	r0, r4
 800945c:	4617      	mov	r7, r2
 800945e:	f7ff ffdb 	bl	8009418 <__mcmp>
 8009462:	1e05      	subs	r5, r0, #0
 8009464:	d110      	bne.n	8009488 <__mdiff+0x38>
 8009466:	4629      	mov	r1, r5
 8009468:	4630      	mov	r0, r6
 800946a:	f7ff fd0d 	bl	8008e88 <_Balloc>
 800946e:	b930      	cbnz	r0, 800947e <__mdiff+0x2e>
 8009470:	4b39      	ldr	r3, [pc, #228]	; (8009558 <__mdiff+0x108>)
 8009472:	4602      	mov	r2, r0
 8009474:	f240 2132 	movw	r1, #562	; 0x232
 8009478:	4838      	ldr	r0, [pc, #224]	; (800955c <__mdiff+0x10c>)
 800947a:	f000 fc0d 	bl	8009c98 <__assert_func>
 800947e:	2301      	movs	r3, #1
 8009480:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009484:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009488:	bfa4      	itt	ge
 800948a:	463b      	movge	r3, r7
 800948c:	4627      	movge	r7, r4
 800948e:	4630      	mov	r0, r6
 8009490:	6879      	ldr	r1, [r7, #4]
 8009492:	bfa6      	itte	ge
 8009494:	461c      	movge	r4, r3
 8009496:	2500      	movge	r5, #0
 8009498:	2501      	movlt	r5, #1
 800949a:	f7ff fcf5 	bl	8008e88 <_Balloc>
 800949e:	b920      	cbnz	r0, 80094aa <__mdiff+0x5a>
 80094a0:	4b2d      	ldr	r3, [pc, #180]	; (8009558 <__mdiff+0x108>)
 80094a2:	4602      	mov	r2, r0
 80094a4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80094a8:	e7e6      	b.n	8009478 <__mdiff+0x28>
 80094aa:	693e      	ldr	r6, [r7, #16]
 80094ac:	60c5      	str	r5, [r0, #12]
 80094ae:	6925      	ldr	r5, [r4, #16]
 80094b0:	f107 0114 	add.w	r1, r7, #20
 80094b4:	f104 0914 	add.w	r9, r4, #20
 80094b8:	f100 0e14 	add.w	lr, r0, #20
 80094bc:	f107 0210 	add.w	r2, r7, #16
 80094c0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80094c4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80094c8:	46f2      	mov	sl, lr
 80094ca:	2700      	movs	r7, #0
 80094cc:	f859 3b04 	ldr.w	r3, [r9], #4
 80094d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80094d4:	fa1f f883 	uxth.w	r8, r3
 80094d8:	fa17 f78b 	uxtah	r7, r7, fp
 80094dc:	0c1b      	lsrs	r3, r3, #16
 80094de:	eba7 0808 	sub.w	r8, r7, r8
 80094e2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80094e6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80094ea:	fa1f f888 	uxth.w	r8, r8
 80094ee:	141f      	asrs	r7, r3, #16
 80094f0:	454d      	cmp	r5, r9
 80094f2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80094f6:	f84a 3b04 	str.w	r3, [sl], #4
 80094fa:	d8e7      	bhi.n	80094cc <__mdiff+0x7c>
 80094fc:	1b2b      	subs	r3, r5, r4
 80094fe:	3b15      	subs	r3, #21
 8009500:	f023 0303 	bic.w	r3, r3, #3
 8009504:	3304      	adds	r3, #4
 8009506:	3415      	adds	r4, #21
 8009508:	42a5      	cmp	r5, r4
 800950a:	bf38      	it	cc
 800950c:	2304      	movcc	r3, #4
 800950e:	4419      	add	r1, r3
 8009510:	4473      	add	r3, lr
 8009512:	469e      	mov	lr, r3
 8009514:	460d      	mov	r5, r1
 8009516:	4565      	cmp	r5, ip
 8009518:	d30e      	bcc.n	8009538 <__mdiff+0xe8>
 800951a:	f10c 0203 	add.w	r2, ip, #3
 800951e:	1a52      	subs	r2, r2, r1
 8009520:	f022 0203 	bic.w	r2, r2, #3
 8009524:	3903      	subs	r1, #3
 8009526:	458c      	cmp	ip, r1
 8009528:	bf38      	it	cc
 800952a:	2200      	movcc	r2, #0
 800952c:	441a      	add	r2, r3
 800952e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009532:	b17b      	cbz	r3, 8009554 <__mdiff+0x104>
 8009534:	6106      	str	r6, [r0, #16]
 8009536:	e7a5      	b.n	8009484 <__mdiff+0x34>
 8009538:	f855 8b04 	ldr.w	r8, [r5], #4
 800953c:	fa17 f488 	uxtah	r4, r7, r8
 8009540:	1422      	asrs	r2, r4, #16
 8009542:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009546:	b2a4      	uxth	r4, r4
 8009548:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800954c:	f84e 4b04 	str.w	r4, [lr], #4
 8009550:	1417      	asrs	r7, r2, #16
 8009552:	e7e0      	b.n	8009516 <__mdiff+0xc6>
 8009554:	3e01      	subs	r6, #1
 8009556:	e7ea      	b.n	800952e <__mdiff+0xde>
 8009558:	0800aab4 	.word	0x0800aab4
 800955c:	0800ab44 	.word	0x0800ab44

08009560 <__ulp>:
 8009560:	b082      	sub	sp, #8
 8009562:	ed8d 0b00 	vstr	d0, [sp]
 8009566:	9b01      	ldr	r3, [sp, #4]
 8009568:	4912      	ldr	r1, [pc, #72]	; (80095b4 <__ulp+0x54>)
 800956a:	4019      	ands	r1, r3
 800956c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009570:	2900      	cmp	r1, #0
 8009572:	dd05      	ble.n	8009580 <__ulp+0x20>
 8009574:	2200      	movs	r2, #0
 8009576:	460b      	mov	r3, r1
 8009578:	ec43 2b10 	vmov	d0, r2, r3
 800957c:	b002      	add	sp, #8
 800957e:	4770      	bx	lr
 8009580:	4249      	negs	r1, r1
 8009582:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009586:	ea4f 5021 	mov.w	r0, r1, asr #20
 800958a:	f04f 0200 	mov.w	r2, #0
 800958e:	f04f 0300 	mov.w	r3, #0
 8009592:	da04      	bge.n	800959e <__ulp+0x3e>
 8009594:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009598:	fa41 f300 	asr.w	r3, r1, r0
 800959c:	e7ec      	b.n	8009578 <__ulp+0x18>
 800959e:	f1a0 0114 	sub.w	r1, r0, #20
 80095a2:	291e      	cmp	r1, #30
 80095a4:	bfda      	itte	le
 80095a6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80095aa:	fa20 f101 	lsrle.w	r1, r0, r1
 80095ae:	2101      	movgt	r1, #1
 80095b0:	460a      	mov	r2, r1
 80095b2:	e7e1      	b.n	8009578 <__ulp+0x18>
 80095b4:	7ff00000 	.word	0x7ff00000

080095b8 <__b2d>:
 80095b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ba:	6905      	ldr	r5, [r0, #16]
 80095bc:	f100 0714 	add.w	r7, r0, #20
 80095c0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80095c4:	1f2e      	subs	r6, r5, #4
 80095c6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80095ca:	4620      	mov	r0, r4
 80095cc:	f7ff fd52 	bl	8009074 <__hi0bits>
 80095d0:	f1c0 0320 	rsb	r3, r0, #32
 80095d4:	280a      	cmp	r0, #10
 80095d6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009654 <__b2d+0x9c>
 80095da:	600b      	str	r3, [r1, #0]
 80095dc:	dc14      	bgt.n	8009608 <__b2d+0x50>
 80095de:	f1c0 0e0b 	rsb	lr, r0, #11
 80095e2:	fa24 f10e 	lsr.w	r1, r4, lr
 80095e6:	42b7      	cmp	r7, r6
 80095e8:	ea41 030c 	orr.w	r3, r1, ip
 80095ec:	bf34      	ite	cc
 80095ee:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80095f2:	2100      	movcs	r1, #0
 80095f4:	3015      	adds	r0, #21
 80095f6:	fa04 f000 	lsl.w	r0, r4, r0
 80095fa:	fa21 f10e 	lsr.w	r1, r1, lr
 80095fe:	ea40 0201 	orr.w	r2, r0, r1
 8009602:	ec43 2b10 	vmov	d0, r2, r3
 8009606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009608:	42b7      	cmp	r7, r6
 800960a:	bf3a      	itte	cc
 800960c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009610:	f1a5 0608 	subcc.w	r6, r5, #8
 8009614:	2100      	movcs	r1, #0
 8009616:	380b      	subs	r0, #11
 8009618:	d017      	beq.n	800964a <__b2d+0x92>
 800961a:	f1c0 0c20 	rsb	ip, r0, #32
 800961e:	fa04 f500 	lsl.w	r5, r4, r0
 8009622:	42be      	cmp	r6, r7
 8009624:	fa21 f40c 	lsr.w	r4, r1, ip
 8009628:	ea45 0504 	orr.w	r5, r5, r4
 800962c:	bf8c      	ite	hi
 800962e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009632:	2400      	movls	r4, #0
 8009634:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009638:	fa01 f000 	lsl.w	r0, r1, r0
 800963c:	fa24 f40c 	lsr.w	r4, r4, ip
 8009640:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009644:	ea40 0204 	orr.w	r2, r0, r4
 8009648:	e7db      	b.n	8009602 <__b2d+0x4a>
 800964a:	ea44 030c 	orr.w	r3, r4, ip
 800964e:	460a      	mov	r2, r1
 8009650:	e7d7      	b.n	8009602 <__b2d+0x4a>
 8009652:	bf00      	nop
 8009654:	3ff00000 	.word	0x3ff00000

08009658 <__d2b>:
 8009658:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800965c:	4689      	mov	r9, r1
 800965e:	2101      	movs	r1, #1
 8009660:	ec57 6b10 	vmov	r6, r7, d0
 8009664:	4690      	mov	r8, r2
 8009666:	f7ff fc0f 	bl	8008e88 <_Balloc>
 800966a:	4604      	mov	r4, r0
 800966c:	b930      	cbnz	r0, 800967c <__d2b+0x24>
 800966e:	4602      	mov	r2, r0
 8009670:	4b25      	ldr	r3, [pc, #148]	; (8009708 <__d2b+0xb0>)
 8009672:	4826      	ldr	r0, [pc, #152]	; (800970c <__d2b+0xb4>)
 8009674:	f240 310a 	movw	r1, #778	; 0x30a
 8009678:	f000 fb0e 	bl	8009c98 <__assert_func>
 800967c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009680:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009684:	bb35      	cbnz	r5, 80096d4 <__d2b+0x7c>
 8009686:	2e00      	cmp	r6, #0
 8009688:	9301      	str	r3, [sp, #4]
 800968a:	d028      	beq.n	80096de <__d2b+0x86>
 800968c:	4668      	mov	r0, sp
 800968e:	9600      	str	r6, [sp, #0]
 8009690:	f7ff fd10 	bl	80090b4 <__lo0bits>
 8009694:	9900      	ldr	r1, [sp, #0]
 8009696:	b300      	cbz	r0, 80096da <__d2b+0x82>
 8009698:	9a01      	ldr	r2, [sp, #4]
 800969a:	f1c0 0320 	rsb	r3, r0, #32
 800969e:	fa02 f303 	lsl.w	r3, r2, r3
 80096a2:	430b      	orrs	r3, r1
 80096a4:	40c2      	lsrs	r2, r0
 80096a6:	6163      	str	r3, [r4, #20]
 80096a8:	9201      	str	r2, [sp, #4]
 80096aa:	9b01      	ldr	r3, [sp, #4]
 80096ac:	61a3      	str	r3, [r4, #24]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	bf14      	ite	ne
 80096b2:	2202      	movne	r2, #2
 80096b4:	2201      	moveq	r2, #1
 80096b6:	6122      	str	r2, [r4, #16]
 80096b8:	b1d5      	cbz	r5, 80096f0 <__d2b+0x98>
 80096ba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80096be:	4405      	add	r5, r0
 80096c0:	f8c9 5000 	str.w	r5, [r9]
 80096c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80096c8:	f8c8 0000 	str.w	r0, [r8]
 80096cc:	4620      	mov	r0, r4
 80096ce:	b003      	add	sp, #12
 80096d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80096d8:	e7d5      	b.n	8009686 <__d2b+0x2e>
 80096da:	6161      	str	r1, [r4, #20]
 80096dc:	e7e5      	b.n	80096aa <__d2b+0x52>
 80096de:	a801      	add	r0, sp, #4
 80096e0:	f7ff fce8 	bl	80090b4 <__lo0bits>
 80096e4:	9b01      	ldr	r3, [sp, #4]
 80096e6:	6163      	str	r3, [r4, #20]
 80096e8:	2201      	movs	r2, #1
 80096ea:	6122      	str	r2, [r4, #16]
 80096ec:	3020      	adds	r0, #32
 80096ee:	e7e3      	b.n	80096b8 <__d2b+0x60>
 80096f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80096f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80096f8:	f8c9 0000 	str.w	r0, [r9]
 80096fc:	6918      	ldr	r0, [r3, #16]
 80096fe:	f7ff fcb9 	bl	8009074 <__hi0bits>
 8009702:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009706:	e7df      	b.n	80096c8 <__d2b+0x70>
 8009708:	0800aab4 	.word	0x0800aab4
 800970c:	0800ab44 	.word	0x0800ab44

08009710 <__ratio>:
 8009710:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009714:	4688      	mov	r8, r1
 8009716:	4669      	mov	r1, sp
 8009718:	4681      	mov	r9, r0
 800971a:	f7ff ff4d 	bl	80095b8 <__b2d>
 800971e:	a901      	add	r1, sp, #4
 8009720:	4640      	mov	r0, r8
 8009722:	ec55 4b10 	vmov	r4, r5, d0
 8009726:	f7ff ff47 	bl	80095b8 <__b2d>
 800972a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800972e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009732:	eba3 0c02 	sub.w	ip, r3, r2
 8009736:	e9dd 3200 	ldrd	r3, r2, [sp]
 800973a:	1a9b      	subs	r3, r3, r2
 800973c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009740:	ec51 0b10 	vmov	r0, r1, d0
 8009744:	2b00      	cmp	r3, #0
 8009746:	bfd6      	itet	le
 8009748:	460a      	movle	r2, r1
 800974a:	462a      	movgt	r2, r5
 800974c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009750:	468b      	mov	fp, r1
 8009752:	462f      	mov	r7, r5
 8009754:	bfd4      	ite	le
 8009756:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800975a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800975e:	4620      	mov	r0, r4
 8009760:	ee10 2a10 	vmov	r2, s0
 8009764:	465b      	mov	r3, fp
 8009766:	4639      	mov	r1, r7
 8009768:	f7f7 f870 	bl	800084c <__aeabi_ddiv>
 800976c:	ec41 0b10 	vmov	d0, r0, r1
 8009770:	b003      	add	sp, #12
 8009772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009776 <__copybits>:
 8009776:	3901      	subs	r1, #1
 8009778:	b570      	push	{r4, r5, r6, lr}
 800977a:	1149      	asrs	r1, r1, #5
 800977c:	6914      	ldr	r4, [r2, #16]
 800977e:	3101      	adds	r1, #1
 8009780:	f102 0314 	add.w	r3, r2, #20
 8009784:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009788:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800978c:	1f05      	subs	r5, r0, #4
 800978e:	42a3      	cmp	r3, r4
 8009790:	d30c      	bcc.n	80097ac <__copybits+0x36>
 8009792:	1aa3      	subs	r3, r4, r2
 8009794:	3b11      	subs	r3, #17
 8009796:	f023 0303 	bic.w	r3, r3, #3
 800979a:	3211      	adds	r2, #17
 800979c:	42a2      	cmp	r2, r4
 800979e:	bf88      	it	hi
 80097a0:	2300      	movhi	r3, #0
 80097a2:	4418      	add	r0, r3
 80097a4:	2300      	movs	r3, #0
 80097a6:	4288      	cmp	r0, r1
 80097a8:	d305      	bcc.n	80097b6 <__copybits+0x40>
 80097aa:	bd70      	pop	{r4, r5, r6, pc}
 80097ac:	f853 6b04 	ldr.w	r6, [r3], #4
 80097b0:	f845 6f04 	str.w	r6, [r5, #4]!
 80097b4:	e7eb      	b.n	800978e <__copybits+0x18>
 80097b6:	f840 3b04 	str.w	r3, [r0], #4
 80097ba:	e7f4      	b.n	80097a6 <__copybits+0x30>

080097bc <__any_on>:
 80097bc:	f100 0214 	add.w	r2, r0, #20
 80097c0:	6900      	ldr	r0, [r0, #16]
 80097c2:	114b      	asrs	r3, r1, #5
 80097c4:	4298      	cmp	r0, r3
 80097c6:	b510      	push	{r4, lr}
 80097c8:	db11      	blt.n	80097ee <__any_on+0x32>
 80097ca:	dd0a      	ble.n	80097e2 <__any_on+0x26>
 80097cc:	f011 011f 	ands.w	r1, r1, #31
 80097d0:	d007      	beq.n	80097e2 <__any_on+0x26>
 80097d2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80097d6:	fa24 f001 	lsr.w	r0, r4, r1
 80097da:	fa00 f101 	lsl.w	r1, r0, r1
 80097de:	428c      	cmp	r4, r1
 80097e0:	d10b      	bne.n	80097fa <__any_on+0x3e>
 80097e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d803      	bhi.n	80097f2 <__any_on+0x36>
 80097ea:	2000      	movs	r0, #0
 80097ec:	bd10      	pop	{r4, pc}
 80097ee:	4603      	mov	r3, r0
 80097f0:	e7f7      	b.n	80097e2 <__any_on+0x26>
 80097f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097f6:	2900      	cmp	r1, #0
 80097f8:	d0f5      	beq.n	80097e6 <__any_on+0x2a>
 80097fa:	2001      	movs	r0, #1
 80097fc:	e7f6      	b.n	80097ec <__any_on+0x30>

080097fe <_calloc_r>:
 80097fe:	b513      	push	{r0, r1, r4, lr}
 8009800:	434a      	muls	r2, r1
 8009802:	4611      	mov	r1, r2
 8009804:	9201      	str	r2, [sp, #4]
 8009806:	f000 f859 	bl	80098bc <_malloc_r>
 800980a:	4604      	mov	r4, r0
 800980c:	b118      	cbz	r0, 8009816 <_calloc_r+0x18>
 800980e:	9a01      	ldr	r2, [sp, #4]
 8009810:	2100      	movs	r1, #0
 8009812:	f7fc fbc9 	bl	8005fa8 <memset>
 8009816:	4620      	mov	r0, r4
 8009818:	b002      	add	sp, #8
 800981a:	bd10      	pop	{r4, pc}

0800981c <_free_r>:
 800981c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800981e:	2900      	cmp	r1, #0
 8009820:	d048      	beq.n	80098b4 <_free_r+0x98>
 8009822:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009826:	9001      	str	r0, [sp, #4]
 8009828:	2b00      	cmp	r3, #0
 800982a:	f1a1 0404 	sub.w	r4, r1, #4
 800982e:	bfb8      	it	lt
 8009830:	18e4      	addlt	r4, r4, r3
 8009832:	f000 fa7b 	bl	8009d2c <__malloc_lock>
 8009836:	4a20      	ldr	r2, [pc, #128]	; (80098b8 <_free_r+0x9c>)
 8009838:	9801      	ldr	r0, [sp, #4]
 800983a:	6813      	ldr	r3, [r2, #0]
 800983c:	4615      	mov	r5, r2
 800983e:	b933      	cbnz	r3, 800984e <_free_r+0x32>
 8009840:	6063      	str	r3, [r4, #4]
 8009842:	6014      	str	r4, [r2, #0]
 8009844:	b003      	add	sp, #12
 8009846:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800984a:	f000 ba75 	b.w	8009d38 <__malloc_unlock>
 800984e:	42a3      	cmp	r3, r4
 8009850:	d90b      	bls.n	800986a <_free_r+0x4e>
 8009852:	6821      	ldr	r1, [r4, #0]
 8009854:	1862      	adds	r2, r4, r1
 8009856:	4293      	cmp	r3, r2
 8009858:	bf04      	itt	eq
 800985a:	681a      	ldreq	r2, [r3, #0]
 800985c:	685b      	ldreq	r3, [r3, #4]
 800985e:	6063      	str	r3, [r4, #4]
 8009860:	bf04      	itt	eq
 8009862:	1852      	addeq	r2, r2, r1
 8009864:	6022      	streq	r2, [r4, #0]
 8009866:	602c      	str	r4, [r5, #0]
 8009868:	e7ec      	b.n	8009844 <_free_r+0x28>
 800986a:	461a      	mov	r2, r3
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	b10b      	cbz	r3, 8009874 <_free_r+0x58>
 8009870:	42a3      	cmp	r3, r4
 8009872:	d9fa      	bls.n	800986a <_free_r+0x4e>
 8009874:	6811      	ldr	r1, [r2, #0]
 8009876:	1855      	adds	r5, r2, r1
 8009878:	42a5      	cmp	r5, r4
 800987a:	d10b      	bne.n	8009894 <_free_r+0x78>
 800987c:	6824      	ldr	r4, [r4, #0]
 800987e:	4421      	add	r1, r4
 8009880:	1854      	adds	r4, r2, r1
 8009882:	42a3      	cmp	r3, r4
 8009884:	6011      	str	r1, [r2, #0]
 8009886:	d1dd      	bne.n	8009844 <_free_r+0x28>
 8009888:	681c      	ldr	r4, [r3, #0]
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	6053      	str	r3, [r2, #4]
 800988e:	4421      	add	r1, r4
 8009890:	6011      	str	r1, [r2, #0]
 8009892:	e7d7      	b.n	8009844 <_free_r+0x28>
 8009894:	d902      	bls.n	800989c <_free_r+0x80>
 8009896:	230c      	movs	r3, #12
 8009898:	6003      	str	r3, [r0, #0]
 800989a:	e7d3      	b.n	8009844 <_free_r+0x28>
 800989c:	6825      	ldr	r5, [r4, #0]
 800989e:	1961      	adds	r1, r4, r5
 80098a0:	428b      	cmp	r3, r1
 80098a2:	bf04      	itt	eq
 80098a4:	6819      	ldreq	r1, [r3, #0]
 80098a6:	685b      	ldreq	r3, [r3, #4]
 80098a8:	6063      	str	r3, [r4, #4]
 80098aa:	bf04      	itt	eq
 80098ac:	1949      	addeq	r1, r1, r5
 80098ae:	6021      	streq	r1, [r4, #0]
 80098b0:	6054      	str	r4, [r2, #4]
 80098b2:	e7c7      	b.n	8009844 <_free_r+0x28>
 80098b4:	b003      	add	sp, #12
 80098b6:	bd30      	pop	{r4, r5, pc}
 80098b8:	20000214 	.word	0x20000214

080098bc <_malloc_r>:
 80098bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098be:	1ccd      	adds	r5, r1, #3
 80098c0:	f025 0503 	bic.w	r5, r5, #3
 80098c4:	3508      	adds	r5, #8
 80098c6:	2d0c      	cmp	r5, #12
 80098c8:	bf38      	it	cc
 80098ca:	250c      	movcc	r5, #12
 80098cc:	2d00      	cmp	r5, #0
 80098ce:	4606      	mov	r6, r0
 80098d0:	db01      	blt.n	80098d6 <_malloc_r+0x1a>
 80098d2:	42a9      	cmp	r1, r5
 80098d4:	d903      	bls.n	80098de <_malloc_r+0x22>
 80098d6:	230c      	movs	r3, #12
 80098d8:	6033      	str	r3, [r6, #0]
 80098da:	2000      	movs	r0, #0
 80098dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098de:	f000 fa25 	bl	8009d2c <__malloc_lock>
 80098e2:	4921      	ldr	r1, [pc, #132]	; (8009968 <_malloc_r+0xac>)
 80098e4:	680a      	ldr	r2, [r1, #0]
 80098e6:	4614      	mov	r4, r2
 80098e8:	b99c      	cbnz	r4, 8009912 <_malloc_r+0x56>
 80098ea:	4f20      	ldr	r7, [pc, #128]	; (800996c <_malloc_r+0xb0>)
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	b923      	cbnz	r3, 80098fa <_malloc_r+0x3e>
 80098f0:	4621      	mov	r1, r4
 80098f2:	4630      	mov	r0, r6
 80098f4:	f000 f9a0 	bl	8009c38 <_sbrk_r>
 80098f8:	6038      	str	r0, [r7, #0]
 80098fa:	4629      	mov	r1, r5
 80098fc:	4630      	mov	r0, r6
 80098fe:	f000 f99b 	bl	8009c38 <_sbrk_r>
 8009902:	1c43      	adds	r3, r0, #1
 8009904:	d123      	bne.n	800994e <_malloc_r+0x92>
 8009906:	230c      	movs	r3, #12
 8009908:	6033      	str	r3, [r6, #0]
 800990a:	4630      	mov	r0, r6
 800990c:	f000 fa14 	bl	8009d38 <__malloc_unlock>
 8009910:	e7e3      	b.n	80098da <_malloc_r+0x1e>
 8009912:	6823      	ldr	r3, [r4, #0]
 8009914:	1b5b      	subs	r3, r3, r5
 8009916:	d417      	bmi.n	8009948 <_malloc_r+0x8c>
 8009918:	2b0b      	cmp	r3, #11
 800991a:	d903      	bls.n	8009924 <_malloc_r+0x68>
 800991c:	6023      	str	r3, [r4, #0]
 800991e:	441c      	add	r4, r3
 8009920:	6025      	str	r5, [r4, #0]
 8009922:	e004      	b.n	800992e <_malloc_r+0x72>
 8009924:	6863      	ldr	r3, [r4, #4]
 8009926:	42a2      	cmp	r2, r4
 8009928:	bf0c      	ite	eq
 800992a:	600b      	streq	r3, [r1, #0]
 800992c:	6053      	strne	r3, [r2, #4]
 800992e:	4630      	mov	r0, r6
 8009930:	f000 fa02 	bl	8009d38 <__malloc_unlock>
 8009934:	f104 000b 	add.w	r0, r4, #11
 8009938:	1d23      	adds	r3, r4, #4
 800993a:	f020 0007 	bic.w	r0, r0, #7
 800993e:	1ac2      	subs	r2, r0, r3
 8009940:	d0cc      	beq.n	80098dc <_malloc_r+0x20>
 8009942:	1a1b      	subs	r3, r3, r0
 8009944:	50a3      	str	r3, [r4, r2]
 8009946:	e7c9      	b.n	80098dc <_malloc_r+0x20>
 8009948:	4622      	mov	r2, r4
 800994a:	6864      	ldr	r4, [r4, #4]
 800994c:	e7cc      	b.n	80098e8 <_malloc_r+0x2c>
 800994e:	1cc4      	adds	r4, r0, #3
 8009950:	f024 0403 	bic.w	r4, r4, #3
 8009954:	42a0      	cmp	r0, r4
 8009956:	d0e3      	beq.n	8009920 <_malloc_r+0x64>
 8009958:	1a21      	subs	r1, r4, r0
 800995a:	4630      	mov	r0, r6
 800995c:	f000 f96c 	bl	8009c38 <_sbrk_r>
 8009960:	3001      	adds	r0, #1
 8009962:	d1dd      	bne.n	8009920 <_malloc_r+0x64>
 8009964:	e7cf      	b.n	8009906 <_malloc_r+0x4a>
 8009966:	bf00      	nop
 8009968:	20000214 	.word	0x20000214
 800996c:	20000218 	.word	0x20000218

08009970 <__ssputs_r>:
 8009970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009974:	688e      	ldr	r6, [r1, #8]
 8009976:	429e      	cmp	r6, r3
 8009978:	4682      	mov	sl, r0
 800997a:	460c      	mov	r4, r1
 800997c:	4690      	mov	r8, r2
 800997e:	461f      	mov	r7, r3
 8009980:	d838      	bhi.n	80099f4 <__ssputs_r+0x84>
 8009982:	898a      	ldrh	r2, [r1, #12]
 8009984:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009988:	d032      	beq.n	80099f0 <__ssputs_r+0x80>
 800998a:	6825      	ldr	r5, [r4, #0]
 800998c:	6909      	ldr	r1, [r1, #16]
 800998e:	eba5 0901 	sub.w	r9, r5, r1
 8009992:	6965      	ldr	r5, [r4, #20]
 8009994:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009998:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800999c:	3301      	adds	r3, #1
 800999e:	444b      	add	r3, r9
 80099a0:	106d      	asrs	r5, r5, #1
 80099a2:	429d      	cmp	r5, r3
 80099a4:	bf38      	it	cc
 80099a6:	461d      	movcc	r5, r3
 80099a8:	0553      	lsls	r3, r2, #21
 80099aa:	d531      	bpl.n	8009a10 <__ssputs_r+0xa0>
 80099ac:	4629      	mov	r1, r5
 80099ae:	f7ff ff85 	bl	80098bc <_malloc_r>
 80099b2:	4606      	mov	r6, r0
 80099b4:	b950      	cbnz	r0, 80099cc <__ssputs_r+0x5c>
 80099b6:	230c      	movs	r3, #12
 80099b8:	f8ca 3000 	str.w	r3, [sl]
 80099bc:	89a3      	ldrh	r3, [r4, #12]
 80099be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099c2:	81a3      	strh	r3, [r4, #12]
 80099c4:	f04f 30ff 	mov.w	r0, #4294967295
 80099c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099cc:	6921      	ldr	r1, [r4, #16]
 80099ce:	464a      	mov	r2, r9
 80099d0:	f7ff fa4c 	bl	8008e6c <memcpy>
 80099d4:	89a3      	ldrh	r3, [r4, #12]
 80099d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80099da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099de:	81a3      	strh	r3, [r4, #12]
 80099e0:	6126      	str	r6, [r4, #16]
 80099e2:	6165      	str	r5, [r4, #20]
 80099e4:	444e      	add	r6, r9
 80099e6:	eba5 0509 	sub.w	r5, r5, r9
 80099ea:	6026      	str	r6, [r4, #0]
 80099ec:	60a5      	str	r5, [r4, #8]
 80099ee:	463e      	mov	r6, r7
 80099f0:	42be      	cmp	r6, r7
 80099f2:	d900      	bls.n	80099f6 <__ssputs_r+0x86>
 80099f4:	463e      	mov	r6, r7
 80099f6:	4632      	mov	r2, r6
 80099f8:	6820      	ldr	r0, [r4, #0]
 80099fa:	4641      	mov	r1, r8
 80099fc:	f000 f97c 	bl	8009cf8 <memmove>
 8009a00:	68a3      	ldr	r3, [r4, #8]
 8009a02:	6822      	ldr	r2, [r4, #0]
 8009a04:	1b9b      	subs	r3, r3, r6
 8009a06:	4432      	add	r2, r6
 8009a08:	60a3      	str	r3, [r4, #8]
 8009a0a:	6022      	str	r2, [r4, #0]
 8009a0c:	2000      	movs	r0, #0
 8009a0e:	e7db      	b.n	80099c8 <__ssputs_r+0x58>
 8009a10:	462a      	mov	r2, r5
 8009a12:	f000 f997 	bl	8009d44 <_realloc_r>
 8009a16:	4606      	mov	r6, r0
 8009a18:	2800      	cmp	r0, #0
 8009a1a:	d1e1      	bne.n	80099e0 <__ssputs_r+0x70>
 8009a1c:	6921      	ldr	r1, [r4, #16]
 8009a1e:	4650      	mov	r0, sl
 8009a20:	f7ff fefc 	bl	800981c <_free_r>
 8009a24:	e7c7      	b.n	80099b6 <__ssputs_r+0x46>
	...

08009a28 <_svfiprintf_r>:
 8009a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a2c:	4698      	mov	r8, r3
 8009a2e:	898b      	ldrh	r3, [r1, #12]
 8009a30:	061b      	lsls	r3, r3, #24
 8009a32:	b09d      	sub	sp, #116	; 0x74
 8009a34:	4607      	mov	r7, r0
 8009a36:	460d      	mov	r5, r1
 8009a38:	4614      	mov	r4, r2
 8009a3a:	d50e      	bpl.n	8009a5a <_svfiprintf_r+0x32>
 8009a3c:	690b      	ldr	r3, [r1, #16]
 8009a3e:	b963      	cbnz	r3, 8009a5a <_svfiprintf_r+0x32>
 8009a40:	2140      	movs	r1, #64	; 0x40
 8009a42:	f7ff ff3b 	bl	80098bc <_malloc_r>
 8009a46:	6028      	str	r0, [r5, #0]
 8009a48:	6128      	str	r0, [r5, #16]
 8009a4a:	b920      	cbnz	r0, 8009a56 <_svfiprintf_r+0x2e>
 8009a4c:	230c      	movs	r3, #12
 8009a4e:	603b      	str	r3, [r7, #0]
 8009a50:	f04f 30ff 	mov.w	r0, #4294967295
 8009a54:	e0d1      	b.n	8009bfa <_svfiprintf_r+0x1d2>
 8009a56:	2340      	movs	r3, #64	; 0x40
 8009a58:	616b      	str	r3, [r5, #20]
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	9309      	str	r3, [sp, #36]	; 0x24
 8009a5e:	2320      	movs	r3, #32
 8009a60:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a64:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a68:	2330      	movs	r3, #48	; 0x30
 8009a6a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009c14 <_svfiprintf_r+0x1ec>
 8009a6e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a72:	f04f 0901 	mov.w	r9, #1
 8009a76:	4623      	mov	r3, r4
 8009a78:	469a      	mov	sl, r3
 8009a7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a7e:	b10a      	cbz	r2, 8009a84 <_svfiprintf_r+0x5c>
 8009a80:	2a25      	cmp	r2, #37	; 0x25
 8009a82:	d1f9      	bne.n	8009a78 <_svfiprintf_r+0x50>
 8009a84:	ebba 0b04 	subs.w	fp, sl, r4
 8009a88:	d00b      	beq.n	8009aa2 <_svfiprintf_r+0x7a>
 8009a8a:	465b      	mov	r3, fp
 8009a8c:	4622      	mov	r2, r4
 8009a8e:	4629      	mov	r1, r5
 8009a90:	4638      	mov	r0, r7
 8009a92:	f7ff ff6d 	bl	8009970 <__ssputs_r>
 8009a96:	3001      	adds	r0, #1
 8009a98:	f000 80aa 	beq.w	8009bf0 <_svfiprintf_r+0x1c8>
 8009a9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a9e:	445a      	add	r2, fp
 8009aa0:	9209      	str	r2, [sp, #36]	; 0x24
 8009aa2:	f89a 3000 	ldrb.w	r3, [sl]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	f000 80a2 	beq.w	8009bf0 <_svfiprintf_r+0x1c8>
 8009aac:	2300      	movs	r3, #0
 8009aae:	f04f 32ff 	mov.w	r2, #4294967295
 8009ab2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ab6:	f10a 0a01 	add.w	sl, sl, #1
 8009aba:	9304      	str	r3, [sp, #16]
 8009abc:	9307      	str	r3, [sp, #28]
 8009abe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ac2:	931a      	str	r3, [sp, #104]	; 0x68
 8009ac4:	4654      	mov	r4, sl
 8009ac6:	2205      	movs	r2, #5
 8009ac8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009acc:	4851      	ldr	r0, [pc, #324]	; (8009c14 <_svfiprintf_r+0x1ec>)
 8009ace:	f7f6 fb87 	bl	80001e0 <memchr>
 8009ad2:	9a04      	ldr	r2, [sp, #16]
 8009ad4:	b9d8      	cbnz	r0, 8009b0e <_svfiprintf_r+0xe6>
 8009ad6:	06d0      	lsls	r0, r2, #27
 8009ad8:	bf44      	itt	mi
 8009ada:	2320      	movmi	r3, #32
 8009adc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ae0:	0711      	lsls	r1, r2, #28
 8009ae2:	bf44      	itt	mi
 8009ae4:	232b      	movmi	r3, #43	; 0x2b
 8009ae6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009aea:	f89a 3000 	ldrb.w	r3, [sl]
 8009aee:	2b2a      	cmp	r3, #42	; 0x2a
 8009af0:	d015      	beq.n	8009b1e <_svfiprintf_r+0xf6>
 8009af2:	9a07      	ldr	r2, [sp, #28]
 8009af4:	4654      	mov	r4, sl
 8009af6:	2000      	movs	r0, #0
 8009af8:	f04f 0c0a 	mov.w	ip, #10
 8009afc:	4621      	mov	r1, r4
 8009afe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b02:	3b30      	subs	r3, #48	; 0x30
 8009b04:	2b09      	cmp	r3, #9
 8009b06:	d94e      	bls.n	8009ba6 <_svfiprintf_r+0x17e>
 8009b08:	b1b0      	cbz	r0, 8009b38 <_svfiprintf_r+0x110>
 8009b0a:	9207      	str	r2, [sp, #28]
 8009b0c:	e014      	b.n	8009b38 <_svfiprintf_r+0x110>
 8009b0e:	eba0 0308 	sub.w	r3, r0, r8
 8009b12:	fa09 f303 	lsl.w	r3, r9, r3
 8009b16:	4313      	orrs	r3, r2
 8009b18:	9304      	str	r3, [sp, #16]
 8009b1a:	46a2      	mov	sl, r4
 8009b1c:	e7d2      	b.n	8009ac4 <_svfiprintf_r+0x9c>
 8009b1e:	9b03      	ldr	r3, [sp, #12]
 8009b20:	1d19      	adds	r1, r3, #4
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	9103      	str	r1, [sp, #12]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	bfbb      	ittet	lt
 8009b2a:	425b      	neglt	r3, r3
 8009b2c:	f042 0202 	orrlt.w	r2, r2, #2
 8009b30:	9307      	strge	r3, [sp, #28]
 8009b32:	9307      	strlt	r3, [sp, #28]
 8009b34:	bfb8      	it	lt
 8009b36:	9204      	strlt	r2, [sp, #16]
 8009b38:	7823      	ldrb	r3, [r4, #0]
 8009b3a:	2b2e      	cmp	r3, #46	; 0x2e
 8009b3c:	d10c      	bne.n	8009b58 <_svfiprintf_r+0x130>
 8009b3e:	7863      	ldrb	r3, [r4, #1]
 8009b40:	2b2a      	cmp	r3, #42	; 0x2a
 8009b42:	d135      	bne.n	8009bb0 <_svfiprintf_r+0x188>
 8009b44:	9b03      	ldr	r3, [sp, #12]
 8009b46:	1d1a      	adds	r2, r3, #4
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	9203      	str	r2, [sp, #12]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	bfb8      	it	lt
 8009b50:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b54:	3402      	adds	r4, #2
 8009b56:	9305      	str	r3, [sp, #20]
 8009b58:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009c24 <_svfiprintf_r+0x1fc>
 8009b5c:	7821      	ldrb	r1, [r4, #0]
 8009b5e:	2203      	movs	r2, #3
 8009b60:	4650      	mov	r0, sl
 8009b62:	f7f6 fb3d 	bl	80001e0 <memchr>
 8009b66:	b140      	cbz	r0, 8009b7a <_svfiprintf_r+0x152>
 8009b68:	2340      	movs	r3, #64	; 0x40
 8009b6a:	eba0 000a 	sub.w	r0, r0, sl
 8009b6e:	fa03 f000 	lsl.w	r0, r3, r0
 8009b72:	9b04      	ldr	r3, [sp, #16]
 8009b74:	4303      	orrs	r3, r0
 8009b76:	3401      	adds	r4, #1
 8009b78:	9304      	str	r3, [sp, #16]
 8009b7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b7e:	4826      	ldr	r0, [pc, #152]	; (8009c18 <_svfiprintf_r+0x1f0>)
 8009b80:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b84:	2206      	movs	r2, #6
 8009b86:	f7f6 fb2b 	bl	80001e0 <memchr>
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	d038      	beq.n	8009c00 <_svfiprintf_r+0x1d8>
 8009b8e:	4b23      	ldr	r3, [pc, #140]	; (8009c1c <_svfiprintf_r+0x1f4>)
 8009b90:	bb1b      	cbnz	r3, 8009bda <_svfiprintf_r+0x1b2>
 8009b92:	9b03      	ldr	r3, [sp, #12]
 8009b94:	3307      	adds	r3, #7
 8009b96:	f023 0307 	bic.w	r3, r3, #7
 8009b9a:	3308      	adds	r3, #8
 8009b9c:	9303      	str	r3, [sp, #12]
 8009b9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ba0:	4433      	add	r3, r6
 8009ba2:	9309      	str	r3, [sp, #36]	; 0x24
 8009ba4:	e767      	b.n	8009a76 <_svfiprintf_r+0x4e>
 8009ba6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009baa:	460c      	mov	r4, r1
 8009bac:	2001      	movs	r0, #1
 8009bae:	e7a5      	b.n	8009afc <_svfiprintf_r+0xd4>
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	3401      	adds	r4, #1
 8009bb4:	9305      	str	r3, [sp, #20]
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	f04f 0c0a 	mov.w	ip, #10
 8009bbc:	4620      	mov	r0, r4
 8009bbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bc2:	3a30      	subs	r2, #48	; 0x30
 8009bc4:	2a09      	cmp	r2, #9
 8009bc6:	d903      	bls.n	8009bd0 <_svfiprintf_r+0x1a8>
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d0c5      	beq.n	8009b58 <_svfiprintf_r+0x130>
 8009bcc:	9105      	str	r1, [sp, #20]
 8009bce:	e7c3      	b.n	8009b58 <_svfiprintf_r+0x130>
 8009bd0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bd4:	4604      	mov	r4, r0
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	e7f0      	b.n	8009bbc <_svfiprintf_r+0x194>
 8009bda:	ab03      	add	r3, sp, #12
 8009bdc:	9300      	str	r3, [sp, #0]
 8009bde:	462a      	mov	r2, r5
 8009be0:	4b0f      	ldr	r3, [pc, #60]	; (8009c20 <_svfiprintf_r+0x1f8>)
 8009be2:	a904      	add	r1, sp, #16
 8009be4:	4638      	mov	r0, r7
 8009be6:	f7fc fa87 	bl	80060f8 <_printf_float>
 8009bea:	1c42      	adds	r2, r0, #1
 8009bec:	4606      	mov	r6, r0
 8009bee:	d1d6      	bne.n	8009b9e <_svfiprintf_r+0x176>
 8009bf0:	89ab      	ldrh	r3, [r5, #12]
 8009bf2:	065b      	lsls	r3, r3, #25
 8009bf4:	f53f af2c 	bmi.w	8009a50 <_svfiprintf_r+0x28>
 8009bf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009bfa:	b01d      	add	sp, #116	; 0x74
 8009bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c00:	ab03      	add	r3, sp, #12
 8009c02:	9300      	str	r3, [sp, #0]
 8009c04:	462a      	mov	r2, r5
 8009c06:	4b06      	ldr	r3, [pc, #24]	; (8009c20 <_svfiprintf_r+0x1f8>)
 8009c08:	a904      	add	r1, sp, #16
 8009c0a:	4638      	mov	r0, r7
 8009c0c:	f7fc fd18 	bl	8006640 <_printf_i>
 8009c10:	e7eb      	b.n	8009bea <_svfiprintf_r+0x1c2>
 8009c12:	bf00      	nop
 8009c14:	0800aca4 	.word	0x0800aca4
 8009c18:	0800acae 	.word	0x0800acae
 8009c1c:	080060f9 	.word	0x080060f9
 8009c20:	08009971 	.word	0x08009971
 8009c24:	0800acaa 	.word	0x0800acaa

08009c28 <nan>:
 8009c28:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009c30 <nan+0x8>
 8009c2c:	4770      	bx	lr
 8009c2e:	bf00      	nop
 8009c30:	00000000 	.word	0x00000000
 8009c34:	7ff80000 	.word	0x7ff80000

08009c38 <_sbrk_r>:
 8009c38:	b538      	push	{r3, r4, r5, lr}
 8009c3a:	4d06      	ldr	r5, [pc, #24]	; (8009c54 <_sbrk_r+0x1c>)
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	4604      	mov	r4, r0
 8009c40:	4608      	mov	r0, r1
 8009c42:	602b      	str	r3, [r5, #0]
 8009c44:	f7f8 f8e0 	bl	8001e08 <_sbrk>
 8009c48:	1c43      	adds	r3, r0, #1
 8009c4a:	d102      	bne.n	8009c52 <_sbrk_r+0x1a>
 8009c4c:	682b      	ldr	r3, [r5, #0]
 8009c4e:	b103      	cbz	r3, 8009c52 <_sbrk_r+0x1a>
 8009c50:	6023      	str	r3, [r4, #0]
 8009c52:	bd38      	pop	{r3, r4, r5, pc}
 8009c54:	200004e0 	.word	0x200004e0

08009c58 <strncmp>:
 8009c58:	b510      	push	{r4, lr}
 8009c5a:	b16a      	cbz	r2, 8009c78 <strncmp+0x20>
 8009c5c:	3901      	subs	r1, #1
 8009c5e:	1884      	adds	r4, r0, r2
 8009c60:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009c64:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d103      	bne.n	8009c74 <strncmp+0x1c>
 8009c6c:	42a0      	cmp	r0, r4
 8009c6e:	d001      	beq.n	8009c74 <strncmp+0x1c>
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d1f5      	bne.n	8009c60 <strncmp+0x8>
 8009c74:	1a98      	subs	r0, r3, r2
 8009c76:	bd10      	pop	{r4, pc}
 8009c78:	4610      	mov	r0, r2
 8009c7a:	e7fc      	b.n	8009c76 <strncmp+0x1e>

08009c7c <__ascii_wctomb>:
 8009c7c:	b149      	cbz	r1, 8009c92 <__ascii_wctomb+0x16>
 8009c7e:	2aff      	cmp	r2, #255	; 0xff
 8009c80:	bf85      	ittet	hi
 8009c82:	238a      	movhi	r3, #138	; 0x8a
 8009c84:	6003      	strhi	r3, [r0, #0]
 8009c86:	700a      	strbls	r2, [r1, #0]
 8009c88:	f04f 30ff 	movhi.w	r0, #4294967295
 8009c8c:	bf98      	it	ls
 8009c8e:	2001      	movls	r0, #1
 8009c90:	4770      	bx	lr
 8009c92:	4608      	mov	r0, r1
 8009c94:	4770      	bx	lr
	...

08009c98 <__assert_func>:
 8009c98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c9a:	4614      	mov	r4, r2
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	4b09      	ldr	r3, [pc, #36]	; (8009cc4 <__assert_func+0x2c>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4605      	mov	r5, r0
 8009ca4:	68d8      	ldr	r0, [r3, #12]
 8009ca6:	b14c      	cbz	r4, 8009cbc <__assert_func+0x24>
 8009ca8:	4b07      	ldr	r3, [pc, #28]	; (8009cc8 <__assert_func+0x30>)
 8009caa:	9100      	str	r1, [sp, #0]
 8009cac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009cb0:	4906      	ldr	r1, [pc, #24]	; (8009ccc <__assert_func+0x34>)
 8009cb2:	462b      	mov	r3, r5
 8009cb4:	f000 f80e 	bl	8009cd4 <fiprintf>
 8009cb8:	f000 fa84 	bl	800a1c4 <abort>
 8009cbc:	4b04      	ldr	r3, [pc, #16]	; (8009cd0 <__assert_func+0x38>)
 8009cbe:	461c      	mov	r4, r3
 8009cc0:	e7f3      	b.n	8009caa <__assert_func+0x12>
 8009cc2:	bf00      	nop
 8009cc4:	2000000c 	.word	0x2000000c
 8009cc8:	0800acb5 	.word	0x0800acb5
 8009ccc:	0800acc2 	.word	0x0800acc2
 8009cd0:	0800acf0 	.word	0x0800acf0

08009cd4 <fiprintf>:
 8009cd4:	b40e      	push	{r1, r2, r3}
 8009cd6:	b503      	push	{r0, r1, lr}
 8009cd8:	4601      	mov	r1, r0
 8009cda:	ab03      	add	r3, sp, #12
 8009cdc:	4805      	ldr	r0, [pc, #20]	; (8009cf4 <fiprintf+0x20>)
 8009cde:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ce2:	6800      	ldr	r0, [r0, #0]
 8009ce4:	9301      	str	r3, [sp, #4]
 8009ce6:	f000 f87d 	bl	8009de4 <_vfiprintf_r>
 8009cea:	b002      	add	sp, #8
 8009cec:	f85d eb04 	ldr.w	lr, [sp], #4
 8009cf0:	b003      	add	sp, #12
 8009cf2:	4770      	bx	lr
 8009cf4:	2000000c 	.word	0x2000000c

08009cf8 <memmove>:
 8009cf8:	4288      	cmp	r0, r1
 8009cfa:	b510      	push	{r4, lr}
 8009cfc:	eb01 0402 	add.w	r4, r1, r2
 8009d00:	d902      	bls.n	8009d08 <memmove+0x10>
 8009d02:	4284      	cmp	r4, r0
 8009d04:	4623      	mov	r3, r4
 8009d06:	d807      	bhi.n	8009d18 <memmove+0x20>
 8009d08:	1e43      	subs	r3, r0, #1
 8009d0a:	42a1      	cmp	r1, r4
 8009d0c:	d008      	beq.n	8009d20 <memmove+0x28>
 8009d0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d12:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d16:	e7f8      	b.n	8009d0a <memmove+0x12>
 8009d18:	4402      	add	r2, r0
 8009d1a:	4601      	mov	r1, r0
 8009d1c:	428a      	cmp	r2, r1
 8009d1e:	d100      	bne.n	8009d22 <memmove+0x2a>
 8009d20:	bd10      	pop	{r4, pc}
 8009d22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d2a:	e7f7      	b.n	8009d1c <memmove+0x24>

08009d2c <__malloc_lock>:
 8009d2c:	4801      	ldr	r0, [pc, #4]	; (8009d34 <__malloc_lock+0x8>)
 8009d2e:	f000 bc09 	b.w	800a544 <__retarget_lock_acquire_recursive>
 8009d32:	bf00      	nop
 8009d34:	200004e8 	.word	0x200004e8

08009d38 <__malloc_unlock>:
 8009d38:	4801      	ldr	r0, [pc, #4]	; (8009d40 <__malloc_unlock+0x8>)
 8009d3a:	f000 bc04 	b.w	800a546 <__retarget_lock_release_recursive>
 8009d3e:	bf00      	nop
 8009d40:	200004e8 	.word	0x200004e8

08009d44 <_realloc_r>:
 8009d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d46:	4607      	mov	r7, r0
 8009d48:	4614      	mov	r4, r2
 8009d4a:	460e      	mov	r6, r1
 8009d4c:	b921      	cbnz	r1, 8009d58 <_realloc_r+0x14>
 8009d4e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009d52:	4611      	mov	r1, r2
 8009d54:	f7ff bdb2 	b.w	80098bc <_malloc_r>
 8009d58:	b922      	cbnz	r2, 8009d64 <_realloc_r+0x20>
 8009d5a:	f7ff fd5f 	bl	800981c <_free_r>
 8009d5e:	4625      	mov	r5, r4
 8009d60:	4628      	mov	r0, r5
 8009d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d64:	f000 fc54 	bl	800a610 <_malloc_usable_size_r>
 8009d68:	42a0      	cmp	r0, r4
 8009d6a:	d20f      	bcs.n	8009d8c <_realloc_r+0x48>
 8009d6c:	4621      	mov	r1, r4
 8009d6e:	4638      	mov	r0, r7
 8009d70:	f7ff fda4 	bl	80098bc <_malloc_r>
 8009d74:	4605      	mov	r5, r0
 8009d76:	2800      	cmp	r0, #0
 8009d78:	d0f2      	beq.n	8009d60 <_realloc_r+0x1c>
 8009d7a:	4631      	mov	r1, r6
 8009d7c:	4622      	mov	r2, r4
 8009d7e:	f7ff f875 	bl	8008e6c <memcpy>
 8009d82:	4631      	mov	r1, r6
 8009d84:	4638      	mov	r0, r7
 8009d86:	f7ff fd49 	bl	800981c <_free_r>
 8009d8a:	e7e9      	b.n	8009d60 <_realloc_r+0x1c>
 8009d8c:	4635      	mov	r5, r6
 8009d8e:	e7e7      	b.n	8009d60 <_realloc_r+0x1c>

08009d90 <__sfputc_r>:
 8009d90:	6893      	ldr	r3, [r2, #8]
 8009d92:	3b01      	subs	r3, #1
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	b410      	push	{r4}
 8009d98:	6093      	str	r3, [r2, #8]
 8009d9a:	da08      	bge.n	8009dae <__sfputc_r+0x1e>
 8009d9c:	6994      	ldr	r4, [r2, #24]
 8009d9e:	42a3      	cmp	r3, r4
 8009da0:	db01      	blt.n	8009da6 <__sfputc_r+0x16>
 8009da2:	290a      	cmp	r1, #10
 8009da4:	d103      	bne.n	8009dae <__sfputc_r+0x1e>
 8009da6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009daa:	f000 b94b 	b.w	800a044 <__swbuf_r>
 8009dae:	6813      	ldr	r3, [r2, #0]
 8009db0:	1c58      	adds	r0, r3, #1
 8009db2:	6010      	str	r0, [r2, #0]
 8009db4:	7019      	strb	r1, [r3, #0]
 8009db6:	4608      	mov	r0, r1
 8009db8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009dbc:	4770      	bx	lr

08009dbe <__sfputs_r>:
 8009dbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dc0:	4606      	mov	r6, r0
 8009dc2:	460f      	mov	r7, r1
 8009dc4:	4614      	mov	r4, r2
 8009dc6:	18d5      	adds	r5, r2, r3
 8009dc8:	42ac      	cmp	r4, r5
 8009dca:	d101      	bne.n	8009dd0 <__sfputs_r+0x12>
 8009dcc:	2000      	movs	r0, #0
 8009dce:	e007      	b.n	8009de0 <__sfputs_r+0x22>
 8009dd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dd4:	463a      	mov	r2, r7
 8009dd6:	4630      	mov	r0, r6
 8009dd8:	f7ff ffda 	bl	8009d90 <__sfputc_r>
 8009ddc:	1c43      	adds	r3, r0, #1
 8009dde:	d1f3      	bne.n	8009dc8 <__sfputs_r+0xa>
 8009de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009de4 <_vfiprintf_r>:
 8009de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de8:	460d      	mov	r5, r1
 8009dea:	b09d      	sub	sp, #116	; 0x74
 8009dec:	4614      	mov	r4, r2
 8009dee:	4698      	mov	r8, r3
 8009df0:	4606      	mov	r6, r0
 8009df2:	b118      	cbz	r0, 8009dfc <_vfiprintf_r+0x18>
 8009df4:	6983      	ldr	r3, [r0, #24]
 8009df6:	b90b      	cbnz	r3, 8009dfc <_vfiprintf_r+0x18>
 8009df8:	f000 fb06 	bl	800a408 <__sinit>
 8009dfc:	4b89      	ldr	r3, [pc, #548]	; (800a024 <_vfiprintf_r+0x240>)
 8009dfe:	429d      	cmp	r5, r3
 8009e00:	d11b      	bne.n	8009e3a <_vfiprintf_r+0x56>
 8009e02:	6875      	ldr	r5, [r6, #4]
 8009e04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e06:	07d9      	lsls	r1, r3, #31
 8009e08:	d405      	bmi.n	8009e16 <_vfiprintf_r+0x32>
 8009e0a:	89ab      	ldrh	r3, [r5, #12]
 8009e0c:	059a      	lsls	r2, r3, #22
 8009e0e:	d402      	bmi.n	8009e16 <_vfiprintf_r+0x32>
 8009e10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e12:	f000 fb97 	bl	800a544 <__retarget_lock_acquire_recursive>
 8009e16:	89ab      	ldrh	r3, [r5, #12]
 8009e18:	071b      	lsls	r3, r3, #28
 8009e1a:	d501      	bpl.n	8009e20 <_vfiprintf_r+0x3c>
 8009e1c:	692b      	ldr	r3, [r5, #16]
 8009e1e:	b9eb      	cbnz	r3, 8009e5c <_vfiprintf_r+0x78>
 8009e20:	4629      	mov	r1, r5
 8009e22:	4630      	mov	r0, r6
 8009e24:	f000 f960 	bl	800a0e8 <__swsetup_r>
 8009e28:	b1c0      	cbz	r0, 8009e5c <_vfiprintf_r+0x78>
 8009e2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e2c:	07dc      	lsls	r4, r3, #31
 8009e2e:	d50e      	bpl.n	8009e4e <_vfiprintf_r+0x6a>
 8009e30:	f04f 30ff 	mov.w	r0, #4294967295
 8009e34:	b01d      	add	sp, #116	; 0x74
 8009e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e3a:	4b7b      	ldr	r3, [pc, #492]	; (800a028 <_vfiprintf_r+0x244>)
 8009e3c:	429d      	cmp	r5, r3
 8009e3e:	d101      	bne.n	8009e44 <_vfiprintf_r+0x60>
 8009e40:	68b5      	ldr	r5, [r6, #8]
 8009e42:	e7df      	b.n	8009e04 <_vfiprintf_r+0x20>
 8009e44:	4b79      	ldr	r3, [pc, #484]	; (800a02c <_vfiprintf_r+0x248>)
 8009e46:	429d      	cmp	r5, r3
 8009e48:	bf08      	it	eq
 8009e4a:	68f5      	ldreq	r5, [r6, #12]
 8009e4c:	e7da      	b.n	8009e04 <_vfiprintf_r+0x20>
 8009e4e:	89ab      	ldrh	r3, [r5, #12]
 8009e50:	0598      	lsls	r0, r3, #22
 8009e52:	d4ed      	bmi.n	8009e30 <_vfiprintf_r+0x4c>
 8009e54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e56:	f000 fb76 	bl	800a546 <__retarget_lock_release_recursive>
 8009e5a:	e7e9      	b.n	8009e30 <_vfiprintf_r+0x4c>
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	9309      	str	r3, [sp, #36]	; 0x24
 8009e60:	2320      	movs	r3, #32
 8009e62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e66:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e6a:	2330      	movs	r3, #48	; 0x30
 8009e6c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a030 <_vfiprintf_r+0x24c>
 8009e70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e74:	f04f 0901 	mov.w	r9, #1
 8009e78:	4623      	mov	r3, r4
 8009e7a:	469a      	mov	sl, r3
 8009e7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e80:	b10a      	cbz	r2, 8009e86 <_vfiprintf_r+0xa2>
 8009e82:	2a25      	cmp	r2, #37	; 0x25
 8009e84:	d1f9      	bne.n	8009e7a <_vfiprintf_r+0x96>
 8009e86:	ebba 0b04 	subs.w	fp, sl, r4
 8009e8a:	d00b      	beq.n	8009ea4 <_vfiprintf_r+0xc0>
 8009e8c:	465b      	mov	r3, fp
 8009e8e:	4622      	mov	r2, r4
 8009e90:	4629      	mov	r1, r5
 8009e92:	4630      	mov	r0, r6
 8009e94:	f7ff ff93 	bl	8009dbe <__sfputs_r>
 8009e98:	3001      	adds	r0, #1
 8009e9a:	f000 80aa 	beq.w	8009ff2 <_vfiprintf_r+0x20e>
 8009e9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ea0:	445a      	add	r2, fp
 8009ea2:	9209      	str	r2, [sp, #36]	; 0x24
 8009ea4:	f89a 3000 	ldrb.w	r3, [sl]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	f000 80a2 	beq.w	8009ff2 <_vfiprintf_r+0x20e>
 8009eae:	2300      	movs	r3, #0
 8009eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8009eb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009eb8:	f10a 0a01 	add.w	sl, sl, #1
 8009ebc:	9304      	str	r3, [sp, #16]
 8009ebe:	9307      	str	r3, [sp, #28]
 8009ec0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ec4:	931a      	str	r3, [sp, #104]	; 0x68
 8009ec6:	4654      	mov	r4, sl
 8009ec8:	2205      	movs	r2, #5
 8009eca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ece:	4858      	ldr	r0, [pc, #352]	; (800a030 <_vfiprintf_r+0x24c>)
 8009ed0:	f7f6 f986 	bl	80001e0 <memchr>
 8009ed4:	9a04      	ldr	r2, [sp, #16]
 8009ed6:	b9d8      	cbnz	r0, 8009f10 <_vfiprintf_r+0x12c>
 8009ed8:	06d1      	lsls	r1, r2, #27
 8009eda:	bf44      	itt	mi
 8009edc:	2320      	movmi	r3, #32
 8009ede:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ee2:	0713      	lsls	r3, r2, #28
 8009ee4:	bf44      	itt	mi
 8009ee6:	232b      	movmi	r3, #43	; 0x2b
 8009ee8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009eec:	f89a 3000 	ldrb.w	r3, [sl]
 8009ef0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ef2:	d015      	beq.n	8009f20 <_vfiprintf_r+0x13c>
 8009ef4:	9a07      	ldr	r2, [sp, #28]
 8009ef6:	4654      	mov	r4, sl
 8009ef8:	2000      	movs	r0, #0
 8009efa:	f04f 0c0a 	mov.w	ip, #10
 8009efe:	4621      	mov	r1, r4
 8009f00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f04:	3b30      	subs	r3, #48	; 0x30
 8009f06:	2b09      	cmp	r3, #9
 8009f08:	d94e      	bls.n	8009fa8 <_vfiprintf_r+0x1c4>
 8009f0a:	b1b0      	cbz	r0, 8009f3a <_vfiprintf_r+0x156>
 8009f0c:	9207      	str	r2, [sp, #28]
 8009f0e:	e014      	b.n	8009f3a <_vfiprintf_r+0x156>
 8009f10:	eba0 0308 	sub.w	r3, r0, r8
 8009f14:	fa09 f303 	lsl.w	r3, r9, r3
 8009f18:	4313      	orrs	r3, r2
 8009f1a:	9304      	str	r3, [sp, #16]
 8009f1c:	46a2      	mov	sl, r4
 8009f1e:	e7d2      	b.n	8009ec6 <_vfiprintf_r+0xe2>
 8009f20:	9b03      	ldr	r3, [sp, #12]
 8009f22:	1d19      	adds	r1, r3, #4
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	9103      	str	r1, [sp, #12]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	bfbb      	ittet	lt
 8009f2c:	425b      	neglt	r3, r3
 8009f2e:	f042 0202 	orrlt.w	r2, r2, #2
 8009f32:	9307      	strge	r3, [sp, #28]
 8009f34:	9307      	strlt	r3, [sp, #28]
 8009f36:	bfb8      	it	lt
 8009f38:	9204      	strlt	r2, [sp, #16]
 8009f3a:	7823      	ldrb	r3, [r4, #0]
 8009f3c:	2b2e      	cmp	r3, #46	; 0x2e
 8009f3e:	d10c      	bne.n	8009f5a <_vfiprintf_r+0x176>
 8009f40:	7863      	ldrb	r3, [r4, #1]
 8009f42:	2b2a      	cmp	r3, #42	; 0x2a
 8009f44:	d135      	bne.n	8009fb2 <_vfiprintf_r+0x1ce>
 8009f46:	9b03      	ldr	r3, [sp, #12]
 8009f48:	1d1a      	adds	r2, r3, #4
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	9203      	str	r2, [sp, #12]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	bfb8      	it	lt
 8009f52:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f56:	3402      	adds	r4, #2
 8009f58:	9305      	str	r3, [sp, #20]
 8009f5a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a040 <_vfiprintf_r+0x25c>
 8009f5e:	7821      	ldrb	r1, [r4, #0]
 8009f60:	2203      	movs	r2, #3
 8009f62:	4650      	mov	r0, sl
 8009f64:	f7f6 f93c 	bl	80001e0 <memchr>
 8009f68:	b140      	cbz	r0, 8009f7c <_vfiprintf_r+0x198>
 8009f6a:	2340      	movs	r3, #64	; 0x40
 8009f6c:	eba0 000a 	sub.w	r0, r0, sl
 8009f70:	fa03 f000 	lsl.w	r0, r3, r0
 8009f74:	9b04      	ldr	r3, [sp, #16]
 8009f76:	4303      	orrs	r3, r0
 8009f78:	3401      	adds	r4, #1
 8009f7a:	9304      	str	r3, [sp, #16]
 8009f7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f80:	482c      	ldr	r0, [pc, #176]	; (800a034 <_vfiprintf_r+0x250>)
 8009f82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f86:	2206      	movs	r2, #6
 8009f88:	f7f6 f92a 	bl	80001e0 <memchr>
 8009f8c:	2800      	cmp	r0, #0
 8009f8e:	d03f      	beq.n	800a010 <_vfiprintf_r+0x22c>
 8009f90:	4b29      	ldr	r3, [pc, #164]	; (800a038 <_vfiprintf_r+0x254>)
 8009f92:	bb1b      	cbnz	r3, 8009fdc <_vfiprintf_r+0x1f8>
 8009f94:	9b03      	ldr	r3, [sp, #12]
 8009f96:	3307      	adds	r3, #7
 8009f98:	f023 0307 	bic.w	r3, r3, #7
 8009f9c:	3308      	adds	r3, #8
 8009f9e:	9303      	str	r3, [sp, #12]
 8009fa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fa2:	443b      	add	r3, r7
 8009fa4:	9309      	str	r3, [sp, #36]	; 0x24
 8009fa6:	e767      	b.n	8009e78 <_vfiprintf_r+0x94>
 8009fa8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009fac:	460c      	mov	r4, r1
 8009fae:	2001      	movs	r0, #1
 8009fb0:	e7a5      	b.n	8009efe <_vfiprintf_r+0x11a>
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	3401      	adds	r4, #1
 8009fb6:	9305      	str	r3, [sp, #20]
 8009fb8:	4619      	mov	r1, r3
 8009fba:	f04f 0c0a 	mov.w	ip, #10
 8009fbe:	4620      	mov	r0, r4
 8009fc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fc4:	3a30      	subs	r2, #48	; 0x30
 8009fc6:	2a09      	cmp	r2, #9
 8009fc8:	d903      	bls.n	8009fd2 <_vfiprintf_r+0x1ee>
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d0c5      	beq.n	8009f5a <_vfiprintf_r+0x176>
 8009fce:	9105      	str	r1, [sp, #20]
 8009fd0:	e7c3      	b.n	8009f5a <_vfiprintf_r+0x176>
 8009fd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fd6:	4604      	mov	r4, r0
 8009fd8:	2301      	movs	r3, #1
 8009fda:	e7f0      	b.n	8009fbe <_vfiprintf_r+0x1da>
 8009fdc:	ab03      	add	r3, sp, #12
 8009fde:	9300      	str	r3, [sp, #0]
 8009fe0:	462a      	mov	r2, r5
 8009fe2:	4b16      	ldr	r3, [pc, #88]	; (800a03c <_vfiprintf_r+0x258>)
 8009fe4:	a904      	add	r1, sp, #16
 8009fe6:	4630      	mov	r0, r6
 8009fe8:	f7fc f886 	bl	80060f8 <_printf_float>
 8009fec:	4607      	mov	r7, r0
 8009fee:	1c78      	adds	r0, r7, #1
 8009ff0:	d1d6      	bne.n	8009fa0 <_vfiprintf_r+0x1bc>
 8009ff2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ff4:	07d9      	lsls	r1, r3, #31
 8009ff6:	d405      	bmi.n	800a004 <_vfiprintf_r+0x220>
 8009ff8:	89ab      	ldrh	r3, [r5, #12]
 8009ffa:	059a      	lsls	r2, r3, #22
 8009ffc:	d402      	bmi.n	800a004 <_vfiprintf_r+0x220>
 8009ffe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a000:	f000 faa1 	bl	800a546 <__retarget_lock_release_recursive>
 800a004:	89ab      	ldrh	r3, [r5, #12]
 800a006:	065b      	lsls	r3, r3, #25
 800a008:	f53f af12 	bmi.w	8009e30 <_vfiprintf_r+0x4c>
 800a00c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a00e:	e711      	b.n	8009e34 <_vfiprintf_r+0x50>
 800a010:	ab03      	add	r3, sp, #12
 800a012:	9300      	str	r3, [sp, #0]
 800a014:	462a      	mov	r2, r5
 800a016:	4b09      	ldr	r3, [pc, #36]	; (800a03c <_vfiprintf_r+0x258>)
 800a018:	a904      	add	r1, sp, #16
 800a01a:	4630      	mov	r0, r6
 800a01c:	f7fc fb10 	bl	8006640 <_printf_i>
 800a020:	e7e4      	b.n	8009fec <_vfiprintf_r+0x208>
 800a022:	bf00      	nop
 800a024:	0800ad14 	.word	0x0800ad14
 800a028:	0800ad34 	.word	0x0800ad34
 800a02c:	0800acf4 	.word	0x0800acf4
 800a030:	0800aca4 	.word	0x0800aca4
 800a034:	0800acae 	.word	0x0800acae
 800a038:	080060f9 	.word	0x080060f9
 800a03c:	08009dbf 	.word	0x08009dbf
 800a040:	0800acaa 	.word	0x0800acaa

0800a044 <__swbuf_r>:
 800a044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a046:	460e      	mov	r6, r1
 800a048:	4614      	mov	r4, r2
 800a04a:	4605      	mov	r5, r0
 800a04c:	b118      	cbz	r0, 800a056 <__swbuf_r+0x12>
 800a04e:	6983      	ldr	r3, [r0, #24]
 800a050:	b90b      	cbnz	r3, 800a056 <__swbuf_r+0x12>
 800a052:	f000 f9d9 	bl	800a408 <__sinit>
 800a056:	4b21      	ldr	r3, [pc, #132]	; (800a0dc <__swbuf_r+0x98>)
 800a058:	429c      	cmp	r4, r3
 800a05a:	d12b      	bne.n	800a0b4 <__swbuf_r+0x70>
 800a05c:	686c      	ldr	r4, [r5, #4]
 800a05e:	69a3      	ldr	r3, [r4, #24]
 800a060:	60a3      	str	r3, [r4, #8]
 800a062:	89a3      	ldrh	r3, [r4, #12]
 800a064:	071a      	lsls	r2, r3, #28
 800a066:	d52f      	bpl.n	800a0c8 <__swbuf_r+0x84>
 800a068:	6923      	ldr	r3, [r4, #16]
 800a06a:	b36b      	cbz	r3, 800a0c8 <__swbuf_r+0x84>
 800a06c:	6923      	ldr	r3, [r4, #16]
 800a06e:	6820      	ldr	r0, [r4, #0]
 800a070:	1ac0      	subs	r0, r0, r3
 800a072:	6963      	ldr	r3, [r4, #20]
 800a074:	b2f6      	uxtb	r6, r6
 800a076:	4283      	cmp	r3, r0
 800a078:	4637      	mov	r7, r6
 800a07a:	dc04      	bgt.n	800a086 <__swbuf_r+0x42>
 800a07c:	4621      	mov	r1, r4
 800a07e:	4628      	mov	r0, r5
 800a080:	f000 f92e 	bl	800a2e0 <_fflush_r>
 800a084:	bb30      	cbnz	r0, 800a0d4 <__swbuf_r+0x90>
 800a086:	68a3      	ldr	r3, [r4, #8]
 800a088:	3b01      	subs	r3, #1
 800a08a:	60a3      	str	r3, [r4, #8]
 800a08c:	6823      	ldr	r3, [r4, #0]
 800a08e:	1c5a      	adds	r2, r3, #1
 800a090:	6022      	str	r2, [r4, #0]
 800a092:	701e      	strb	r6, [r3, #0]
 800a094:	6963      	ldr	r3, [r4, #20]
 800a096:	3001      	adds	r0, #1
 800a098:	4283      	cmp	r3, r0
 800a09a:	d004      	beq.n	800a0a6 <__swbuf_r+0x62>
 800a09c:	89a3      	ldrh	r3, [r4, #12]
 800a09e:	07db      	lsls	r3, r3, #31
 800a0a0:	d506      	bpl.n	800a0b0 <__swbuf_r+0x6c>
 800a0a2:	2e0a      	cmp	r6, #10
 800a0a4:	d104      	bne.n	800a0b0 <__swbuf_r+0x6c>
 800a0a6:	4621      	mov	r1, r4
 800a0a8:	4628      	mov	r0, r5
 800a0aa:	f000 f919 	bl	800a2e0 <_fflush_r>
 800a0ae:	b988      	cbnz	r0, 800a0d4 <__swbuf_r+0x90>
 800a0b0:	4638      	mov	r0, r7
 800a0b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0b4:	4b0a      	ldr	r3, [pc, #40]	; (800a0e0 <__swbuf_r+0x9c>)
 800a0b6:	429c      	cmp	r4, r3
 800a0b8:	d101      	bne.n	800a0be <__swbuf_r+0x7a>
 800a0ba:	68ac      	ldr	r4, [r5, #8]
 800a0bc:	e7cf      	b.n	800a05e <__swbuf_r+0x1a>
 800a0be:	4b09      	ldr	r3, [pc, #36]	; (800a0e4 <__swbuf_r+0xa0>)
 800a0c0:	429c      	cmp	r4, r3
 800a0c2:	bf08      	it	eq
 800a0c4:	68ec      	ldreq	r4, [r5, #12]
 800a0c6:	e7ca      	b.n	800a05e <__swbuf_r+0x1a>
 800a0c8:	4621      	mov	r1, r4
 800a0ca:	4628      	mov	r0, r5
 800a0cc:	f000 f80c 	bl	800a0e8 <__swsetup_r>
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	d0cb      	beq.n	800a06c <__swbuf_r+0x28>
 800a0d4:	f04f 37ff 	mov.w	r7, #4294967295
 800a0d8:	e7ea      	b.n	800a0b0 <__swbuf_r+0x6c>
 800a0da:	bf00      	nop
 800a0dc:	0800ad14 	.word	0x0800ad14
 800a0e0:	0800ad34 	.word	0x0800ad34
 800a0e4:	0800acf4 	.word	0x0800acf4

0800a0e8 <__swsetup_r>:
 800a0e8:	4b32      	ldr	r3, [pc, #200]	; (800a1b4 <__swsetup_r+0xcc>)
 800a0ea:	b570      	push	{r4, r5, r6, lr}
 800a0ec:	681d      	ldr	r5, [r3, #0]
 800a0ee:	4606      	mov	r6, r0
 800a0f0:	460c      	mov	r4, r1
 800a0f2:	b125      	cbz	r5, 800a0fe <__swsetup_r+0x16>
 800a0f4:	69ab      	ldr	r3, [r5, #24]
 800a0f6:	b913      	cbnz	r3, 800a0fe <__swsetup_r+0x16>
 800a0f8:	4628      	mov	r0, r5
 800a0fa:	f000 f985 	bl	800a408 <__sinit>
 800a0fe:	4b2e      	ldr	r3, [pc, #184]	; (800a1b8 <__swsetup_r+0xd0>)
 800a100:	429c      	cmp	r4, r3
 800a102:	d10f      	bne.n	800a124 <__swsetup_r+0x3c>
 800a104:	686c      	ldr	r4, [r5, #4]
 800a106:	89a3      	ldrh	r3, [r4, #12]
 800a108:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a10c:	0719      	lsls	r1, r3, #28
 800a10e:	d42c      	bmi.n	800a16a <__swsetup_r+0x82>
 800a110:	06dd      	lsls	r5, r3, #27
 800a112:	d411      	bmi.n	800a138 <__swsetup_r+0x50>
 800a114:	2309      	movs	r3, #9
 800a116:	6033      	str	r3, [r6, #0]
 800a118:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a11c:	81a3      	strh	r3, [r4, #12]
 800a11e:	f04f 30ff 	mov.w	r0, #4294967295
 800a122:	e03e      	b.n	800a1a2 <__swsetup_r+0xba>
 800a124:	4b25      	ldr	r3, [pc, #148]	; (800a1bc <__swsetup_r+0xd4>)
 800a126:	429c      	cmp	r4, r3
 800a128:	d101      	bne.n	800a12e <__swsetup_r+0x46>
 800a12a:	68ac      	ldr	r4, [r5, #8]
 800a12c:	e7eb      	b.n	800a106 <__swsetup_r+0x1e>
 800a12e:	4b24      	ldr	r3, [pc, #144]	; (800a1c0 <__swsetup_r+0xd8>)
 800a130:	429c      	cmp	r4, r3
 800a132:	bf08      	it	eq
 800a134:	68ec      	ldreq	r4, [r5, #12]
 800a136:	e7e6      	b.n	800a106 <__swsetup_r+0x1e>
 800a138:	0758      	lsls	r0, r3, #29
 800a13a:	d512      	bpl.n	800a162 <__swsetup_r+0x7a>
 800a13c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a13e:	b141      	cbz	r1, 800a152 <__swsetup_r+0x6a>
 800a140:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a144:	4299      	cmp	r1, r3
 800a146:	d002      	beq.n	800a14e <__swsetup_r+0x66>
 800a148:	4630      	mov	r0, r6
 800a14a:	f7ff fb67 	bl	800981c <_free_r>
 800a14e:	2300      	movs	r3, #0
 800a150:	6363      	str	r3, [r4, #52]	; 0x34
 800a152:	89a3      	ldrh	r3, [r4, #12]
 800a154:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a158:	81a3      	strh	r3, [r4, #12]
 800a15a:	2300      	movs	r3, #0
 800a15c:	6063      	str	r3, [r4, #4]
 800a15e:	6923      	ldr	r3, [r4, #16]
 800a160:	6023      	str	r3, [r4, #0]
 800a162:	89a3      	ldrh	r3, [r4, #12]
 800a164:	f043 0308 	orr.w	r3, r3, #8
 800a168:	81a3      	strh	r3, [r4, #12]
 800a16a:	6923      	ldr	r3, [r4, #16]
 800a16c:	b94b      	cbnz	r3, 800a182 <__swsetup_r+0x9a>
 800a16e:	89a3      	ldrh	r3, [r4, #12]
 800a170:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a178:	d003      	beq.n	800a182 <__swsetup_r+0x9a>
 800a17a:	4621      	mov	r1, r4
 800a17c:	4630      	mov	r0, r6
 800a17e:	f000 fa07 	bl	800a590 <__smakebuf_r>
 800a182:	89a0      	ldrh	r0, [r4, #12]
 800a184:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a188:	f010 0301 	ands.w	r3, r0, #1
 800a18c:	d00a      	beq.n	800a1a4 <__swsetup_r+0xbc>
 800a18e:	2300      	movs	r3, #0
 800a190:	60a3      	str	r3, [r4, #8]
 800a192:	6963      	ldr	r3, [r4, #20]
 800a194:	425b      	negs	r3, r3
 800a196:	61a3      	str	r3, [r4, #24]
 800a198:	6923      	ldr	r3, [r4, #16]
 800a19a:	b943      	cbnz	r3, 800a1ae <__swsetup_r+0xc6>
 800a19c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a1a0:	d1ba      	bne.n	800a118 <__swsetup_r+0x30>
 800a1a2:	bd70      	pop	{r4, r5, r6, pc}
 800a1a4:	0781      	lsls	r1, r0, #30
 800a1a6:	bf58      	it	pl
 800a1a8:	6963      	ldrpl	r3, [r4, #20]
 800a1aa:	60a3      	str	r3, [r4, #8]
 800a1ac:	e7f4      	b.n	800a198 <__swsetup_r+0xb0>
 800a1ae:	2000      	movs	r0, #0
 800a1b0:	e7f7      	b.n	800a1a2 <__swsetup_r+0xba>
 800a1b2:	bf00      	nop
 800a1b4:	2000000c 	.word	0x2000000c
 800a1b8:	0800ad14 	.word	0x0800ad14
 800a1bc:	0800ad34 	.word	0x0800ad34
 800a1c0:	0800acf4 	.word	0x0800acf4

0800a1c4 <abort>:
 800a1c4:	b508      	push	{r3, lr}
 800a1c6:	2006      	movs	r0, #6
 800a1c8:	f000 fa52 	bl	800a670 <raise>
 800a1cc:	2001      	movs	r0, #1
 800a1ce:	f7f7 fda3 	bl	8001d18 <_exit>
	...

0800a1d4 <__sflush_r>:
 800a1d4:	898a      	ldrh	r2, [r1, #12]
 800a1d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1da:	4605      	mov	r5, r0
 800a1dc:	0710      	lsls	r0, r2, #28
 800a1de:	460c      	mov	r4, r1
 800a1e0:	d458      	bmi.n	800a294 <__sflush_r+0xc0>
 800a1e2:	684b      	ldr	r3, [r1, #4]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	dc05      	bgt.n	800a1f4 <__sflush_r+0x20>
 800a1e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	dc02      	bgt.n	800a1f4 <__sflush_r+0x20>
 800a1ee:	2000      	movs	r0, #0
 800a1f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a1f6:	2e00      	cmp	r6, #0
 800a1f8:	d0f9      	beq.n	800a1ee <__sflush_r+0x1a>
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a200:	682f      	ldr	r7, [r5, #0]
 800a202:	602b      	str	r3, [r5, #0]
 800a204:	d032      	beq.n	800a26c <__sflush_r+0x98>
 800a206:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a208:	89a3      	ldrh	r3, [r4, #12]
 800a20a:	075a      	lsls	r2, r3, #29
 800a20c:	d505      	bpl.n	800a21a <__sflush_r+0x46>
 800a20e:	6863      	ldr	r3, [r4, #4]
 800a210:	1ac0      	subs	r0, r0, r3
 800a212:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a214:	b10b      	cbz	r3, 800a21a <__sflush_r+0x46>
 800a216:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a218:	1ac0      	subs	r0, r0, r3
 800a21a:	2300      	movs	r3, #0
 800a21c:	4602      	mov	r2, r0
 800a21e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a220:	6a21      	ldr	r1, [r4, #32]
 800a222:	4628      	mov	r0, r5
 800a224:	47b0      	blx	r6
 800a226:	1c43      	adds	r3, r0, #1
 800a228:	89a3      	ldrh	r3, [r4, #12]
 800a22a:	d106      	bne.n	800a23a <__sflush_r+0x66>
 800a22c:	6829      	ldr	r1, [r5, #0]
 800a22e:	291d      	cmp	r1, #29
 800a230:	d82c      	bhi.n	800a28c <__sflush_r+0xb8>
 800a232:	4a2a      	ldr	r2, [pc, #168]	; (800a2dc <__sflush_r+0x108>)
 800a234:	40ca      	lsrs	r2, r1
 800a236:	07d6      	lsls	r6, r2, #31
 800a238:	d528      	bpl.n	800a28c <__sflush_r+0xb8>
 800a23a:	2200      	movs	r2, #0
 800a23c:	6062      	str	r2, [r4, #4]
 800a23e:	04d9      	lsls	r1, r3, #19
 800a240:	6922      	ldr	r2, [r4, #16]
 800a242:	6022      	str	r2, [r4, #0]
 800a244:	d504      	bpl.n	800a250 <__sflush_r+0x7c>
 800a246:	1c42      	adds	r2, r0, #1
 800a248:	d101      	bne.n	800a24e <__sflush_r+0x7a>
 800a24a:	682b      	ldr	r3, [r5, #0]
 800a24c:	b903      	cbnz	r3, 800a250 <__sflush_r+0x7c>
 800a24e:	6560      	str	r0, [r4, #84]	; 0x54
 800a250:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a252:	602f      	str	r7, [r5, #0]
 800a254:	2900      	cmp	r1, #0
 800a256:	d0ca      	beq.n	800a1ee <__sflush_r+0x1a>
 800a258:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a25c:	4299      	cmp	r1, r3
 800a25e:	d002      	beq.n	800a266 <__sflush_r+0x92>
 800a260:	4628      	mov	r0, r5
 800a262:	f7ff fadb 	bl	800981c <_free_r>
 800a266:	2000      	movs	r0, #0
 800a268:	6360      	str	r0, [r4, #52]	; 0x34
 800a26a:	e7c1      	b.n	800a1f0 <__sflush_r+0x1c>
 800a26c:	6a21      	ldr	r1, [r4, #32]
 800a26e:	2301      	movs	r3, #1
 800a270:	4628      	mov	r0, r5
 800a272:	47b0      	blx	r6
 800a274:	1c41      	adds	r1, r0, #1
 800a276:	d1c7      	bne.n	800a208 <__sflush_r+0x34>
 800a278:	682b      	ldr	r3, [r5, #0]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d0c4      	beq.n	800a208 <__sflush_r+0x34>
 800a27e:	2b1d      	cmp	r3, #29
 800a280:	d001      	beq.n	800a286 <__sflush_r+0xb2>
 800a282:	2b16      	cmp	r3, #22
 800a284:	d101      	bne.n	800a28a <__sflush_r+0xb6>
 800a286:	602f      	str	r7, [r5, #0]
 800a288:	e7b1      	b.n	800a1ee <__sflush_r+0x1a>
 800a28a:	89a3      	ldrh	r3, [r4, #12]
 800a28c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a290:	81a3      	strh	r3, [r4, #12]
 800a292:	e7ad      	b.n	800a1f0 <__sflush_r+0x1c>
 800a294:	690f      	ldr	r7, [r1, #16]
 800a296:	2f00      	cmp	r7, #0
 800a298:	d0a9      	beq.n	800a1ee <__sflush_r+0x1a>
 800a29a:	0793      	lsls	r3, r2, #30
 800a29c:	680e      	ldr	r6, [r1, #0]
 800a29e:	bf08      	it	eq
 800a2a0:	694b      	ldreq	r3, [r1, #20]
 800a2a2:	600f      	str	r7, [r1, #0]
 800a2a4:	bf18      	it	ne
 800a2a6:	2300      	movne	r3, #0
 800a2a8:	eba6 0807 	sub.w	r8, r6, r7
 800a2ac:	608b      	str	r3, [r1, #8]
 800a2ae:	f1b8 0f00 	cmp.w	r8, #0
 800a2b2:	dd9c      	ble.n	800a1ee <__sflush_r+0x1a>
 800a2b4:	6a21      	ldr	r1, [r4, #32]
 800a2b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a2b8:	4643      	mov	r3, r8
 800a2ba:	463a      	mov	r2, r7
 800a2bc:	4628      	mov	r0, r5
 800a2be:	47b0      	blx	r6
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	dc06      	bgt.n	800a2d2 <__sflush_r+0xfe>
 800a2c4:	89a3      	ldrh	r3, [r4, #12]
 800a2c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2ca:	81a3      	strh	r3, [r4, #12]
 800a2cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a2d0:	e78e      	b.n	800a1f0 <__sflush_r+0x1c>
 800a2d2:	4407      	add	r7, r0
 800a2d4:	eba8 0800 	sub.w	r8, r8, r0
 800a2d8:	e7e9      	b.n	800a2ae <__sflush_r+0xda>
 800a2da:	bf00      	nop
 800a2dc:	20400001 	.word	0x20400001

0800a2e0 <_fflush_r>:
 800a2e0:	b538      	push	{r3, r4, r5, lr}
 800a2e2:	690b      	ldr	r3, [r1, #16]
 800a2e4:	4605      	mov	r5, r0
 800a2e6:	460c      	mov	r4, r1
 800a2e8:	b913      	cbnz	r3, 800a2f0 <_fflush_r+0x10>
 800a2ea:	2500      	movs	r5, #0
 800a2ec:	4628      	mov	r0, r5
 800a2ee:	bd38      	pop	{r3, r4, r5, pc}
 800a2f0:	b118      	cbz	r0, 800a2fa <_fflush_r+0x1a>
 800a2f2:	6983      	ldr	r3, [r0, #24]
 800a2f4:	b90b      	cbnz	r3, 800a2fa <_fflush_r+0x1a>
 800a2f6:	f000 f887 	bl	800a408 <__sinit>
 800a2fa:	4b14      	ldr	r3, [pc, #80]	; (800a34c <_fflush_r+0x6c>)
 800a2fc:	429c      	cmp	r4, r3
 800a2fe:	d11b      	bne.n	800a338 <_fflush_r+0x58>
 800a300:	686c      	ldr	r4, [r5, #4]
 800a302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d0ef      	beq.n	800a2ea <_fflush_r+0xa>
 800a30a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a30c:	07d0      	lsls	r0, r2, #31
 800a30e:	d404      	bmi.n	800a31a <_fflush_r+0x3a>
 800a310:	0599      	lsls	r1, r3, #22
 800a312:	d402      	bmi.n	800a31a <_fflush_r+0x3a>
 800a314:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a316:	f000 f915 	bl	800a544 <__retarget_lock_acquire_recursive>
 800a31a:	4628      	mov	r0, r5
 800a31c:	4621      	mov	r1, r4
 800a31e:	f7ff ff59 	bl	800a1d4 <__sflush_r>
 800a322:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a324:	07da      	lsls	r2, r3, #31
 800a326:	4605      	mov	r5, r0
 800a328:	d4e0      	bmi.n	800a2ec <_fflush_r+0xc>
 800a32a:	89a3      	ldrh	r3, [r4, #12]
 800a32c:	059b      	lsls	r3, r3, #22
 800a32e:	d4dd      	bmi.n	800a2ec <_fflush_r+0xc>
 800a330:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a332:	f000 f908 	bl	800a546 <__retarget_lock_release_recursive>
 800a336:	e7d9      	b.n	800a2ec <_fflush_r+0xc>
 800a338:	4b05      	ldr	r3, [pc, #20]	; (800a350 <_fflush_r+0x70>)
 800a33a:	429c      	cmp	r4, r3
 800a33c:	d101      	bne.n	800a342 <_fflush_r+0x62>
 800a33e:	68ac      	ldr	r4, [r5, #8]
 800a340:	e7df      	b.n	800a302 <_fflush_r+0x22>
 800a342:	4b04      	ldr	r3, [pc, #16]	; (800a354 <_fflush_r+0x74>)
 800a344:	429c      	cmp	r4, r3
 800a346:	bf08      	it	eq
 800a348:	68ec      	ldreq	r4, [r5, #12]
 800a34a:	e7da      	b.n	800a302 <_fflush_r+0x22>
 800a34c:	0800ad14 	.word	0x0800ad14
 800a350:	0800ad34 	.word	0x0800ad34
 800a354:	0800acf4 	.word	0x0800acf4

0800a358 <std>:
 800a358:	2300      	movs	r3, #0
 800a35a:	b510      	push	{r4, lr}
 800a35c:	4604      	mov	r4, r0
 800a35e:	e9c0 3300 	strd	r3, r3, [r0]
 800a362:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a366:	6083      	str	r3, [r0, #8]
 800a368:	8181      	strh	r1, [r0, #12]
 800a36a:	6643      	str	r3, [r0, #100]	; 0x64
 800a36c:	81c2      	strh	r2, [r0, #14]
 800a36e:	6183      	str	r3, [r0, #24]
 800a370:	4619      	mov	r1, r3
 800a372:	2208      	movs	r2, #8
 800a374:	305c      	adds	r0, #92	; 0x5c
 800a376:	f7fb fe17 	bl	8005fa8 <memset>
 800a37a:	4b05      	ldr	r3, [pc, #20]	; (800a390 <std+0x38>)
 800a37c:	6263      	str	r3, [r4, #36]	; 0x24
 800a37e:	4b05      	ldr	r3, [pc, #20]	; (800a394 <std+0x3c>)
 800a380:	62a3      	str	r3, [r4, #40]	; 0x28
 800a382:	4b05      	ldr	r3, [pc, #20]	; (800a398 <std+0x40>)
 800a384:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a386:	4b05      	ldr	r3, [pc, #20]	; (800a39c <std+0x44>)
 800a388:	6224      	str	r4, [r4, #32]
 800a38a:	6323      	str	r3, [r4, #48]	; 0x30
 800a38c:	bd10      	pop	{r4, pc}
 800a38e:	bf00      	nop
 800a390:	0800a6a9 	.word	0x0800a6a9
 800a394:	0800a6cb 	.word	0x0800a6cb
 800a398:	0800a703 	.word	0x0800a703
 800a39c:	0800a727 	.word	0x0800a727

0800a3a0 <_cleanup_r>:
 800a3a0:	4901      	ldr	r1, [pc, #4]	; (800a3a8 <_cleanup_r+0x8>)
 800a3a2:	f000 b8af 	b.w	800a504 <_fwalk_reent>
 800a3a6:	bf00      	nop
 800a3a8:	0800a2e1 	.word	0x0800a2e1

0800a3ac <__sfmoreglue>:
 800a3ac:	b570      	push	{r4, r5, r6, lr}
 800a3ae:	1e4a      	subs	r2, r1, #1
 800a3b0:	2568      	movs	r5, #104	; 0x68
 800a3b2:	4355      	muls	r5, r2
 800a3b4:	460e      	mov	r6, r1
 800a3b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a3ba:	f7ff fa7f 	bl	80098bc <_malloc_r>
 800a3be:	4604      	mov	r4, r0
 800a3c0:	b140      	cbz	r0, 800a3d4 <__sfmoreglue+0x28>
 800a3c2:	2100      	movs	r1, #0
 800a3c4:	e9c0 1600 	strd	r1, r6, [r0]
 800a3c8:	300c      	adds	r0, #12
 800a3ca:	60a0      	str	r0, [r4, #8]
 800a3cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a3d0:	f7fb fdea 	bl	8005fa8 <memset>
 800a3d4:	4620      	mov	r0, r4
 800a3d6:	bd70      	pop	{r4, r5, r6, pc}

0800a3d8 <__sfp_lock_acquire>:
 800a3d8:	4801      	ldr	r0, [pc, #4]	; (800a3e0 <__sfp_lock_acquire+0x8>)
 800a3da:	f000 b8b3 	b.w	800a544 <__retarget_lock_acquire_recursive>
 800a3de:	bf00      	nop
 800a3e0:	200004ec 	.word	0x200004ec

0800a3e4 <__sfp_lock_release>:
 800a3e4:	4801      	ldr	r0, [pc, #4]	; (800a3ec <__sfp_lock_release+0x8>)
 800a3e6:	f000 b8ae 	b.w	800a546 <__retarget_lock_release_recursive>
 800a3ea:	bf00      	nop
 800a3ec:	200004ec 	.word	0x200004ec

0800a3f0 <__sinit_lock_acquire>:
 800a3f0:	4801      	ldr	r0, [pc, #4]	; (800a3f8 <__sinit_lock_acquire+0x8>)
 800a3f2:	f000 b8a7 	b.w	800a544 <__retarget_lock_acquire_recursive>
 800a3f6:	bf00      	nop
 800a3f8:	200004e7 	.word	0x200004e7

0800a3fc <__sinit_lock_release>:
 800a3fc:	4801      	ldr	r0, [pc, #4]	; (800a404 <__sinit_lock_release+0x8>)
 800a3fe:	f000 b8a2 	b.w	800a546 <__retarget_lock_release_recursive>
 800a402:	bf00      	nop
 800a404:	200004e7 	.word	0x200004e7

0800a408 <__sinit>:
 800a408:	b510      	push	{r4, lr}
 800a40a:	4604      	mov	r4, r0
 800a40c:	f7ff fff0 	bl	800a3f0 <__sinit_lock_acquire>
 800a410:	69a3      	ldr	r3, [r4, #24]
 800a412:	b11b      	cbz	r3, 800a41c <__sinit+0x14>
 800a414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a418:	f7ff bff0 	b.w	800a3fc <__sinit_lock_release>
 800a41c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a420:	6523      	str	r3, [r4, #80]	; 0x50
 800a422:	4b13      	ldr	r3, [pc, #76]	; (800a470 <__sinit+0x68>)
 800a424:	4a13      	ldr	r2, [pc, #76]	; (800a474 <__sinit+0x6c>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	62a2      	str	r2, [r4, #40]	; 0x28
 800a42a:	42a3      	cmp	r3, r4
 800a42c:	bf04      	itt	eq
 800a42e:	2301      	moveq	r3, #1
 800a430:	61a3      	streq	r3, [r4, #24]
 800a432:	4620      	mov	r0, r4
 800a434:	f000 f820 	bl	800a478 <__sfp>
 800a438:	6060      	str	r0, [r4, #4]
 800a43a:	4620      	mov	r0, r4
 800a43c:	f000 f81c 	bl	800a478 <__sfp>
 800a440:	60a0      	str	r0, [r4, #8]
 800a442:	4620      	mov	r0, r4
 800a444:	f000 f818 	bl	800a478 <__sfp>
 800a448:	2200      	movs	r2, #0
 800a44a:	60e0      	str	r0, [r4, #12]
 800a44c:	2104      	movs	r1, #4
 800a44e:	6860      	ldr	r0, [r4, #4]
 800a450:	f7ff ff82 	bl	800a358 <std>
 800a454:	68a0      	ldr	r0, [r4, #8]
 800a456:	2201      	movs	r2, #1
 800a458:	2109      	movs	r1, #9
 800a45a:	f7ff ff7d 	bl	800a358 <std>
 800a45e:	68e0      	ldr	r0, [r4, #12]
 800a460:	2202      	movs	r2, #2
 800a462:	2112      	movs	r1, #18
 800a464:	f7ff ff78 	bl	800a358 <std>
 800a468:	2301      	movs	r3, #1
 800a46a:	61a3      	str	r3, [r4, #24]
 800a46c:	e7d2      	b.n	800a414 <__sinit+0xc>
 800a46e:	bf00      	nop
 800a470:	0800a89c 	.word	0x0800a89c
 800a474:	0800a3a1 	.word	0x0800a3a1

0800a478 <__sfp>:
 800a478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a47a:	4607      	mov	r7, r0
 800a47c:	f7ff ffac 	bl	800a3d8 <__sfp_lock_acquire>
 800a480:	4b1e      	ldr	r3, [pc, #120]	; (800a4fc <__sfp+0x84>)
 800a482:	681e      	ldr	r6, [r3, #0]
 800a484:	69b3      	ldr	r3, [r6, #24]
 800a486:	b913      	cbnz	r3, 800a48e <__sfp+0x16>
 800a488:	4630      	mov	r0, r6
 800a48a:	f7ff ffbd 	bl	800a408 <__sinit>
 800a48e:	3648      	adds	r6, #72	; 0x48
 800a490:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a494:	3b01      	subs	r3, #1
 800a496:	d503      	bpl.n	800a4a0 <__sfp+0x28>
 800a498:	6833      	ldr	r3, [r6, #0]
 800a49a:	b30b      	cbz	r3, 800a4e0 <__sfp+0x68>
 800a49c:	6836      	ldr	r6, [r6, #0]
 800a49e:	e7f7      	b.n	800a490 <__sfp+0x18>
 800a4a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a4a4:	b9d5      	cbnz	r5, 800a4dc <__sfp+0x64>
 800a4a6:	4b16      	ldr	r3, [pc, #88]	; (800a500 <__sfp+0x88>)
 800a4a8:	60e3      	str	r3, [r4, #12]
 800a4aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a4ae:	6665      	str	r5, [r4, #100]	; 0x64
 800a4b0:	f000 f847 	bl	800a542 <__retarget_lock_init_recursive>
 800a4b4:	f7ff ff96 	bl	800a3e4 <__sfp_lock_release>
 800a4b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a4bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a4c0:	6025      	str	r5, [r4, #0]
 800a4c2:	61a5      	str	r5, [r4, #24]
 800a4c4:	2208      	movs	r2, #8
 800a4c6:	4629      	mov	r1, r5
 800a4c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a4cc:	f7fb fd6c 	bl	8005fa8 <memset>
 800a4d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a4d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a4d8:	4620      	mov	r0, r4
 800a4da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4dc:	3468      	adds	r4, #104	; 0x68
 800a4de:	e7d9      	b.n	800a494 <__sfp+0x1c>
 800a4e0:	2104      	movs	r1, #4
 800a4e2:	4638      	mov	r0, r7
 800a4e4:	f7ff ff62 	bl	800a3ac <__sfmoreglue>
 800a4e8:	4604      	mov	r4, r0
 800a4ea:	6030      	str	r0, [r6, #0]
 800a4ec:	2800      	cmp	r0, #0
 800a4ee:	d1d5      	bne.n	800a49c <__sfp+0x24>
 800a4f0:	f7ff ff78 	bl	800a3e4 <__sfp_lock_release>
 800a4f4:	230c      	movs	r3, #12
 800a4f6:	603b      	str	r3, [r7, #0]
 800a4f8:	e7ee      	b.n	800a4d8 <__sfp+0x60>
 800a4fa:	bf00      	nop
 800a4fc:	0800a89c 	.word	0x0800a89c
 800a500:	ffff0001 	.word	0xffff0001

0800a504 <_fwalk_reent>:
 800a504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a508:	4606      	mov	r6, r0
 800a50a:	4688      	mov	r8, r1
 800a50c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a510:	2700      	movs	r7, #0
 800a512:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a516:	f1b9 0901 	subs.w	r9, r9, #1
 800a51a:	d505      	bpl.n	800a528 <_fwalk_reent+0x24>
 800a51c:	6824      	ldr	r4, [r4, #0]
 800a51e:	2c00      	cmp	r4, #0
 800a520:	d1f7      	bne.n	800a512 <_fwalk_reent+0xe>
 800a522:	4638      	mov	r0, r7
 800a524:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a528:	89ab      	ldrh	r3, [r5, #12]
 800a52a:	2b01      	cmp	r3, #1
 800a52c:	d907      	bls.n	800a53e <_fwalk_reent+0x3a>
 800a52e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a532:	3301      	adds	r3, #1
 800a534:	d003      	beq.n	800a53e <_fwalk_reent+0x3a>
 800a536:	4629      	mov	r1, r5
 800a538:	4630      	mov	r0, r6
 800a53a:	47c0      	blx	r8
 800a53c:	4307      	orrs	r7, r0
 800a53e:	3568      	adds	r5, #104	; 0x68
 800a540:	e7e9      	b.n	800a516 <_fwalk_reent+0x12>

0800a542 <__retarget_lock_init_recursive>:
 800a542:	4770      	bx	lr

0800a544 <__retarget_lock_acquire_recursive>:
 800a544:	4770      	bx	lr

0800a546 <__retarget_lock_release_recursive>:
 800a546:	4770      	bx	lr

0800a548 <__swhatbuf_r>:
 800a548:	b570      	push	{r4, r5, r6, lr}
 800a54a:	460e      	mov	r6, r1
 800a54c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a550:	2900      	cmp	r1, #0
 800a552:	b096      	sub	sp, #88	; 0x58
 800a554:	4614      	mov	r4, r2
 800a556:	461d      	mov	r5, r3
 800a558:	da07      	bge.n	800a56a <__swhatbuf_r+0x22>
 800a55a:	2300      	movs	r3, #0
 800a55c:	602b      	str	r3, [r5, #0]
 800a55e:	89b3      	ldrh	r3, [r6, #12]
 800a560:	061a      	lsls	r2, r3, #24
 800a562:	d410      	bmi.n	800a586 <__swhatbuf_r+0x3e>
 800a564:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a568:	e00e      	b.n	800a588 <__swhatbuf_r+0x40>
 800a56a:	466a      	mov	r2, sp
 800a56c:	f000 f902 	bl	800a774 <_fstat_r>
 800a570:	2800      	cmp	r0, #0
 800a572:	dbf2      	blt.n	800a55a <__swhatbuf_r+0x12>
 800a574:	9a01      	ldr	r2, [sp, #4]
 800a576:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a57a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a57e:	425a      	negs	r2, r3
 800a580:	415a      	adcs	r2, r3
 800a582:	602a      	str	r2, [r5, #0]
 800a584:	e7ee      	b.n	800a564 <__swhatbuf_r+0x1c>
 800a586:	2340      	movs	r3, #64	; 0x40
 800a588:	2000      	movs	r0, #0
 800a58a:	6023      	str	r3, [r4, #0]
 800a58c:	b016      	add	sp, #88	; 0x58
 800a58e:	bd70      	pop	{r4, r5, r6, pc}

0800a590 <__smakebuf_r>:
 800a590:	898b      	ldrh	r3, [r1, #12]
 800a592:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a594:	079d      	lsls	r5, r3, #30
 800a596:	4606      	mov	r6, r0
 800a598:	460c      	mov	r4, r1
 800a59a:	d507      	bpl.n	800a5ac <__smakebuf_r+0x1c>
 800a59c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a5a0:	6023      	str	r3, [r4, #0]
 800a5a2:	6123      	str	r3, [r4, #16]
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	6163      	str	r3, [r4, #20]
 800a5a8:	b002      	add	sp, #8
 800a5aa:	bd70      	pop	{r4, r5, r6, pc}
 800a5ac:	ab01      	add	r3, sp, #4
 800a5ae:	466a      	mov	r2, sp
 800a5b0:	f7ff ffca 	bl	800a548 <__swhatbuf_r>
 800a5b4:	9900      	ldr	r1, [sp, #0]
 800a5b6:	4605      	mov	r5, r0
 800a5b8:	4630      	mov	r0, r6
 800a5ba:	f7ff f97f 	bl	80098bc <_malloc_r>
 800a5be:	b948      	cbnz	r0, 800a5d4 <__smakebuf_r+0x44>
 800a5c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5c4:	059a      	lsls	r2, r3, #22
 800a5c6:	d4ef      	bmi.n	800a5a8 <__smakebuf_r+0x18>
 800a5c8:	f023 0303 	bic.w	r3, r3, #3
 800a5cc:	f043 0302 	orr.w	r3, r3, #2
 800a5d0:	81a3      	strh	r3, [r4, #12]
 800a5d2:	e7e3      	b.n	800a59c <__smakebuf_r+0xc>
 800a5d4:	4b0d      	ldr	r3, [pc, #52]	; (800a60c <__smakebuf_r+0x7c>)
 800a5d6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a5d8:	89a3      	ldrh	r3, [r4, #12]
 800a5da:	6020      	str	r0, [r4, #0]
 800a5dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5e0:	81a3      	strh	r3, [r4, #12]
 800a5e2:	9b00      	ldr	r3, [sp, #0]
 800a5e4:	6163      	str	r3, [r4, #20]
 800a5e6:	9b01      	ldr	r3, [sp, #4]
 800a5e8:	6120      	str	r0, [r4, #16]
 800a5ea:	b15b      	cbz	r3, 800a604 <__smakebuf_r+0x74>
 800a5ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5f0:	4630      	mov	r0, r6
 800a5f2:	f000 f8d1 	bl	800a798 <_isatty_r>
 800a5f6:	b128      	cbz	r0, 800a604 <__smakebuf_r+0x74>
 800a5f8:	89a3      	ldrh	r3, [r4, #12]
 800a5fa:	f023 0303 	bic.w	r3, r3, #3
 800a5fe:	f043 0301 	orr.w	r3, r3, #1
 800a602:	81a3      	strh	r3, [r4, #12]
 800a604:	89a0      	ldrh	r0, [r4, #12]
 800a606:	4305      	orrs	r5, r0
 800a608:	81a5      	strh	r5, [r4, #12]
 800a60a:	e7cd      	b.n	800a5a8 <__smakebuf_r+0x18>
 800a60c:	0800a3a1 	.word	0x0800a3a1

0800a610 <_malloc_usable_size_r>:
 800a610:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a614:	1f18      	subs	r0, r3, #4
 800a616:	2b00      	cmp	r3, #0
 800a618:	bfbc      	itt	lt
 800a61a:	580b      	ldrlt	r3, [r1, r0]
 800a61c:	18c0      	addlt	r0, r0, r3
 800a61e:	4770      	bx	lr

0800a620 <_raise_r>:
 800a620:	291f      	cmp	r1, #31
 800a622:	b538      	push	{r3, r4, r5, lr}
 800a624:	4604      	mov	r4, r0
 800a626:	460d      	mov	r5, r1
 800a628:	d904      	bls.n	800a634 <_raise_r+0x14>
 800a62a:	2316      	movs	r3, #22
 800a62c:	6003      	str	r3, [r0, #0]
 800a62e:	f04f 30ff 	mov.w	r0, #4294967295
 800a632:	bd38      	pop	{r3, r4, r5, pc}
 800a634:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a636:	b112      	cbz	r2, 800a63e <_raise_r+0x1e>
 800a638:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a63c:	b94b      	cbnz	r3, 800a652 <_raise_r+0x32>
 800a63e:	4620      	mov	r0, r4
 800a640:	f000 f830 	bl	800a6a4 <_getpid_r>
 800a644:	462a      	mov	r2, r5
 800a646:	4601      	mov	r1, r0
 800a648:	4620      	mov	r0, r4
 800a64a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a64e:	f000 b817 	b.w	800a680 <_kill_r>
 800a652:	2b01      	cmp	r3, #1
 800a654:	d00a      	beq.n	800a66c <_raise_r+0x4c>
 800a656:	1c59      	adds	r1, r3, #1
 800a658:	d103      	bne.n	800a662 <_raise_r+0x42>
 800a65a:	2316      	movs	r3, #22
 800a65c:	6003      	str	r3, [r0, #0]
 800a65e:	2001      	movs	r0, #1
 800a660:	e7e7      	b.n	800a632 <_raise_r+0x12>
 800a662:	2400      	movs	r4, #0
 800a664:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a668:	4628      	mov	r0, r5
 800a66a:	4798      	blx	r3
 800a66c:	2000      	movs	r0, #0
 800a66e:	e7e0      	b.n	800a632 <_raise_r+0x12>

0800a670 <raise>:
 800a670:	4b02      	ldr	r3, [pc, #8]	; (800a67c <raise+0xc>)
 800a672:	4601      	mov	r1, r0
 800a674:	6818      	ldr	r0, [r3, #0]
 800a676:	f7ff bfd3 	b.w	800a620 <_raise_r>
 800a67a:	bf00      	nop
 800a67c:	2000000c 	.word	0x2000000c

0800a680 <_kill_r>:
 800a680:	b538      	push	{r3, r4, r5, lr}
 800a682:	4d07      	ldr	r5, [pc, #28]	; (800a6a0 <_kill_r+0x20>)
 800a684:	2300      	movs	r3, #0
 800a686:	4604      	mov	r4, r0
 800a688:	4608      	mov	r0, r1
 800a68a:	4611      	mov	r1, r2
 800a68c:	602b      	str	r3, [r5, #0]
 800a68e:	f7f7 fb33 	bl	8001cf8 <_kill>
 800a692:	1c43      	adds	r3, r0, #1
 800a694:	d102      	bne.n	800a69c <_kill_r+0x1c>
 800a696:	682b      	ldr	r3, [r5, #0]
 800a698:	b103      	cbz	r3, 800a69c <_kill_r+0x1c>
 800a69a:	6023      	str	r3, [r4, #0]
 800a69c:	bd38      	pop	{r3, r4, r5, pc}
 800a69e:	bf00      	nop
 800a6a0:	200004e0 	.word	0x200004e0

0800a6a4 <_getpid_r>:
 800a6a4:	f7f7 bb20 	b.w	8001ce8 <_getpid>

0800a6a8 <__sread>:
 800a6a8:	b510      	push	{r4, lr}
 800a6aa:	460c      	mov	r4, r1
 800a6ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6b0:	f000 f894 	bl	800a7dc <_read_r>
 800a6b4:	2800      	cmp	r0, #0
 800a6b6:	bfab      	itete	ge
 800a6b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a6ba:	89a3      	ldrhlt	r3, [r4, #12]
 800a6bc:	181b      	addge	r3, r3, r0
 800a6be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a6c2:	bfac      	ite	ge
 800a6c4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a6c6:	81a3      	strhlt	r3, [r4, #12]
 800a6c8:	bd10      	pop	{r4, pc}

0800a6ca <__swrite>:
 800a6ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6ce:	461f      	mov	r7, r3
 800a6d0:	898b      	ldrh	r3, [r1, #12]
 800a6d2:	05db      	lsls	r3, r3, #23
 800a6d4:	4605      	mov	r5, r0
 800a6d6:	460c      	mov	r4, r1
 800a6d8:	4616      	mov	r6, r2
 800a6da:	d505      	bpl.n	800a6e8 <__swrite+0x1e>
 800a6dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6e0:	2302      	movs	r3, #2
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	f000 f868 	bl	800a7b8 <_lseek_r>
 800a6e8:	89a3      	ldrh	r3, [r4, #12]
 800a6ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a6f2:	81a3      	strh	r3, [r4, #12]
 800a6f4:	4632      	mov	r2, r6
 800a6f6:	463b      	mov	r3, r7
 800a6f8:	4628      	mov	r0, r5
 800a6fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6fe:	f000 b817 	b.w	800a730 <_write_r>

0800a702 <__sseek>:
 800a702:	b510      	push	{r4, lr}
 800a704:	460c      	mov	r4, r1
 800a706:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a70a:	f000 f855 	bl	800a7b8 <_lseek_r>
 800a70e:	1c43      	adds	r3, r0, #1
 800a710:	89a3      	ldrh	r3, [r4, #12]
 800a712:	bf15      	itete	ne
 800a714:	6560      	strne	r0, [r4, #84]	; 0x54
 800a716:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a71a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a71e:	81a3      	strheq	r3, [r4, #12]
 800a720:	bf18      	it	ne
 800a722:	81a3      	strhne	r3, [r4, #12]
 800a724:	bd10      	pop	{r4, pc}

0800a726 <__sclose>:
 800a726:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a72a:	f000 b813 	b.w	800a754 <_close_r>
	...

0800a730 <_write_r>:
 800a730:	b538      	push	{r3, r4, r5, lr}
 800a732:	4d07      	ldr	r5, [pc, #28]	; (800a750 <_write_r+0x20>)
 800a734:	4604      	mov	r4, r0
 800a736:	4608      	mov	r0, r1
 800a738:	4611      	mov	r1, r2
 800a73a:	2200      	movs	r2, #0
 800a73c:	602a      	str	r2, [r5, #0]
 800a73e:	461a      	mov	r2, r3
 800a740:	f7f7 fb11 	bl	8001d66 <_write>
 800a744:	1c43      	adds	r3, r0, #1
 800a746:	d102      	bne.n	800a74e <_write_r+0x1e>
 800a748:	682b      	ldr	r3, [r5, #0]
 800a74a:	b103      	cbz	r3, 800a74e <_write_r+0x1e>
 800a74c:	6023      	str	r3, [r4, #0]
 800a74e:	bd38      	pop	{r3, r4, r5, pc}
 800a750:	200004e0 	.word	0x200004e0

0800a754 <_close_r>:
 800a754:	b538      	push	{r3, r4, r5, lr}
 800a756:	4d06      	ldr	r5, [pc, #24]	; (800a770 <_close_r+0x1c>)
 800a758:	2300      	movs	r3, #0
 800a75a:	4604      	mov	r4, r0
 800a75c:	4608      	mov	r0, r1
 800a75e:	602b      	str	r3, [r5, #0]
 800a760:	f7f7 fb1d 	bl	8001d9e <_close>
 800a764:	1c43      	adds	r3, r0, #1
 800a766:	d102      	bne.n	800a76e <_close_r+0x1a>
 800a768:	682b      	ldr	r3, [r5, #0]
 800a76a:	b103      	cbz	r3, 800a76e <_close_r+0x1a>
 800a76c:	6023      	str	r3, [r4, #0]
 800a76e:	bd38      	pop	{r3, r4, r5, pc}
 800a770:	200004e0 	.word	0x200004e0

0800a774 <_fstat_r>:
 800a774:	b538      	push	{r3, r4, r5, lr}
 800a776:	4d07      	ldr	r5, [pc, #28]	; (800a794 <_fstat_r+0x20>)
 800a778:	2300      	movs	r3, #0
 800a77a:	4604      	mov	r4, r0
 800a77c:	4608      	mov	r0, r1
 800a77e:	4611      	mov	r1, r2
 800a780:	602b      	str	r3, [r5, #0]
 800a782:	f7f7 fb18 	bl	8001db6 <_fstat>
 800a786:	1c43      	adds	r3, r0, #1
 800a788:	d102      	bne.n	800a790 <_fstat_r+0x1c>
 800a78a:	682b      	ldr	r3, [r5, #0]
 800a78c:	b103      	cbz	r3, 800a790 <_fstat_r+0x1c>
 800a78e:	6023      	str	r3, [r4, #0]
 800a790:	bd38      	pop	{r3, r4, r5, pc}
 800a792:	bf00      	nop
 800a794:	200004e0 	.word	0x200004e0

0800a798 <_isatty_r>:
 800a798:	b538      	push	{r3, r4, r5, lr}
 800a79a:	4d06      	ldr	r5, [pc, #24]	; (800a7b4 <_isatty_r+0x1c>)
 800a79c:	2300      	movs	r3, #0
 800a79e:	4604      	mov	r4, r0
 800a7a0:	4608      	mov	r0, r1
 800a7a2:	602b      	str	r3, [r5, #0]
 800a7a4:	f7f7 fb17 	bl	8001dd6 <_isatty>
 800a7a8:	1c43      	adds	r3, r0, #1
 800a7aa:	d102      	bne.n	800a7b2 <_isatty_r+0x1a>
 800a7ac:	682b      	ldr	r3, [r5, #0]
 800a7ae:	b103      	cbz	r3, 800a7b2 <_isatty_r+0x1a>
 800a7b0:	6023      	str	r3, [r4, #0]
 800a7b2:	bd38      	pop	{r3, r4, r5, pc}
 800a7b4:	200004e0 	.word	0x200004e0

0800a7b8 <_lseek_r>:
 800a7b8:	b538      	push	{r3, r4, r5, lr}
 800a7ba:	4d07      	ldr	r5, [pc, #28]	; (800a7d8 <_lseek_r+0x20>)
 800a7bc:	4604      	mov	r4, r0
 800a7be:	4608      	mov	r0, r1
 800a7c0:	4611      	mov	r1, r2
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	602a      	str	r2, [r5, #0]
 800a7c6:	461a      	mov	r2, r3
 800a7c8:	f7f7 fb10 	bl	8001dec <_lseek>
 800a7cc:	1c43      	adds	r3, r0, #1
 800a7ce:	d102      	bne.n	800a7d6 <_lseek_r+0x1e>
 800a7d0:	682b      	ldr	r3, [r5, #0]
 800a7d2:	b103      	cbz	r3, 800a7d6 <_lseek_r+0x1e>
 800a7d4:	6023      	str	r3, [r4, #0]
 800a7d6:	bd38      	pop	{r3, r4, r5, pc}
 800a7d8:	200004e0 	.word	0x200004e0

0800a7dc <_read_r>:
 800a7dc:	b538      	push	{r3, r4, r5, lr}
 800a7de:	4d07      	ldr	r5, [pc, #28]	; (800a7fc <_read_r+0x20>)
 800a7e0:	4604      	mov	r4, r0
 800a7e2:	4608      	mov	r0, r1
 800a7e4:	4611      	mov	r1, r2
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	602a      	str	r2, [r5, #0]
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	f7f7 fa9e 	bl	8001d2c <_read>
 800a7f0:	1c43      	adds	r3, r0, #1
 800a7f2:	d102      	bne.n	800a7fa <_read_r+0x1e>
 800a7f4:	682b      	ldr	r3, [r5, #0]
 800a7f6:	b103      	cbz	r3, 800a7fa <_read_r+0x1e>
 800a7f8:	6023      	str	r3, [r4, #0]
 800a7fa:	bd38      	pop	{r3, r4, r5, pc}
 800a7fc:	200004e0 	.word	0x200004e0

0800a800 <_init>:
 800a800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a802:	bf00      	nop
 800a804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a806:	bc08      	pop	{r3}
 800a808:	469e      	mov	lr, r3
 800a80a:	4770      	bx	lr

0800a80c <_fini>:
 800a80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a80e:	bf00      	nop
 800a810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a812:	bc08      	pop	{r3}
 800a814:	469e      	mov	lr, r3
 800a816:	4770      	bx	lr
