
NUCLEO-G474RE-AEI_Base_TP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bc8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f0  08007da8  08007da8  00017da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008398  08008398  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08008398  08008398  00018398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080083a0  080083a0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080083a0  080083a0  000183a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080083a4  080083a4  000183a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080083a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000214  20000070  08008418  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  08008418  00020284  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000174bd  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f8f  00000000  00000000  0003755d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f8  00000000  00000000  0003a4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010b0  00000000  00000000  0003b6e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028225  00000000  00000000  0003c798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000162a1  00000000  00000000  000649bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd5e3  00000000  00000000  0007ac5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00178241  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005630  00000000  00000000  00178294  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007d90 	.word	0x08007d90

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08007d90 	.word	0x08007d90

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b088      	sub	sp, #32
 80005e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ea:	f107 030c 	add.w	r3, r7, #12
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
 80005f2:	605a      	str	r2, [r3, #4]
 80005f4:	609a      	str	r2, [r3, #8]
 80005f6:	60da      	str	r2, [r3, #12]
 80005f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005fa:	4b33      	ldr	r3, [pc, #204]	; (80006c8 <MX_GPIO_Init+0xe4>)
 80005fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005fe:	4a32      	ldr	r2, [pc, #200]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000600:	f043 0304 	orr.w	r3, r3, #4
 8000604:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000606:	4b30      	ldr	r3, [pc, #192]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800060a:	f003 0304 	and.w	r3, r3, #4
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000612:	4b2d      	ldr	r3, [pc, #180]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000616:	4a2c      	ldr	r2, [pc, #176]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000618:	f043 0320 	orr.w	r3, r3, #32
 800061c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800061e:	4b2a      	ldr	r3, [pc, #168]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000622:	f003 0320 	and.w	r3, r3, #32
 8000626:	607b      	str	r3, [r7, #4]
 8000628:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062a:	4b27      	ldr	r3, [pc, #156]	; (80006c8 <MX_GPIO_Init+0xe4>)
 800062c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800062e:	4a26      	ldr	r2, [pc, #152]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000630:	f043 0301 	orr.w	r3, r3, #1
 8000634:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000636:	4b24      	ldr	r3, [pc, #144]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800063a:	f003 0301 	and.w	r3, r3, #1
 800063e:	603b      	str	r3, [r7, #0]
 8000640:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	2108      	movs	r1, #8
 8000646:	4821      	ldr	r0, [pc, #132]	; (80006cc <MX_GPIO_Init+0xe8>)
 8000648:	f001 fa46 	bl	8001ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	2120      	movs	r1, #32
 8000650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000654:	f001 fa40 	bl	8001ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000658:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800065c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800065e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000662:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000664:	2300      	movs	r3, #0
 8000666:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000668:	f107 030c 	add.w	r3, r7, #12
 800066c:	4619      	mov	r1, r3
 800066e:	4817      	ldr	r0, [pc, #92]	; (80006cc <MX_GPIO_Init+0xe8>)
 8000670:	f001 f8b0 	bl	80017d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ISO_RESET_Pin;
 8000674:	2308      	movs	r3, #8
 8000676:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000678:	2301      	movs	r3, #1
 800067a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	2300      	movs	r3, #0
 800067e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000680:	2300      	movs	r3, #0
 8000682:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ISO_RESET_GPIO_Port, &GPIO_InitStruct);
 8000684:	f107 030c 	add.w	r3, r7, #12
 8000688:	4619      	mov	r1, r3
 800068a:	4810      	ldr	r0, [pc, #64]	; (80006cc <MX_GPIO_Init+0xe8>)
 800068c:	f001 f8a2 	bl	80017d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000690:	2320      	movs	r3, #32
 8000692:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000694:	2301      	movs	r3, #1
 8000696:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	2300      	movs	r3, #0
 800069a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069c:	2300      	movs	r3, #0
 800069e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80006a0:	f107 030c 	add.w	r3, r7, #12
 80006a4:	4619      	mov	r1, r3
 80006a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006aa:	f001 f893 	bl	80017d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80006ae:	2200      	movs	r2, #0
 80006b0:	2100      	movs	r1, #0
 80006b2:	2028      	movs	r0, #40	; 0x28
 80006b4:	f000 ffa6 	bl	8001604 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006b8:	2028      	movs	r0, #40	; 0x28
 80006ba:	f000 ffbd 	bl	8001638 <HAL_NVIC_EnableIRQ>

}
 80006be:	bf00      	nop
 80006c0:	3720      	adds	r7, #32
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40021000 	.word	0x40021000
 80006cc:	48000800 	.word	0x48000800

080006d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006d4:	f000 fe85 	bl	80013e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d8:	f000 f84a 	bl	8000770 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006dc:	f7ff ff82 	bl	80005e4 <MX_GPIO_Init>
  MX_TIM1_Init();
 80006e0:	f000 fc68 	bl	8000fb4 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80006e4:	f000 fda8 	bl	8001238 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80006e8:	2201      	movs	r2, #1
 80006ea:	491c      	ldr	r1, [pc, #112]	; (800075c <main+0x8c>)
 80006ec:	481c      	ldr	r0, [pc, #112]	; (8000760 <main+0x90>)
 80006ee:	f004 f8b7 	bl	8004860 <HAL_UART_Receive_IT>
	HAL_Delay(1);
 80006f2:	2001      	movs	r0, #1
 80006f4:	f000 feac 	bl	8001450 <HAL_Delay>
	shellInit();
 80006f8:	f000 f8e4 	bl	80008c4 <shellInit>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80006fc:	2100      	movs	r1, #0
 80006fe:	4819      	ldr	r0, [pc, #100]	; (8000764 <main+0x94>)
 8000700:	f002 fbda 	bl	8002eb8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000704:	2104      	movs	r1, #4
 8000706:	4817      	ldr	r0, [pc, #92]	; (8000764 <main+0x94>)
 8000708:	f002 fbd6 	bl	8002eb8 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800070c:	2100      	movs	r1, #0
 800070e:	4815      	ldr	r0, [pc, #84]	; (8000764 <main+0x94>)
 8000710:	f003 fd4a 	bl	80041a8 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000714:	2104      	movs	r1, #4
 8000716:	4813      	ldr	r0, [pc, #76]	; (8000764 <main+0x94>)
 8000718:	f003 fd46 	bl	80041a8 <HAL_TIMEx_PWMN_Start>
	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, SET);
 800071c:	2201      	movs	r2, #1
 800071e:	2108      	movs	r1, #8
 8000720:	4811      	ldr	r0, [pc, #68]	; (8000768 <main+0x98>)
 8000722:	f001 f9d9 	bl	8001ad8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000726:	2001      	movs	r0, #1
 8000728:	f000 fe92 	bl	8001450 <HAL_Delay>
	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	2108      	movs	r1, #8
 8000730:	480d      	ldr	r0, [pc, #52]	; (8000768 <main+0x98>)
 8000732:	f001 f9d1 	bl	8001ad8 <HAL_GPIO_WritePin>
	StartPWM();
 8000736:	f000 f87d 	bl	8000834 <StartPWM>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		// SuperLoop inside the while(1), only flag changed from interrupt could launch functions
		if(uartRxReceived){
 800073a:	4b0c      	ldr	r3, [pc, #48]	; (800076c <main+0x9c>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d0fb      	beq.n	800073a <main+0x6a>
			if(shellGetChar()){
 8000742:	f000 f8f7 	bl	8000934 <shellGetChar>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d003      	beq.n	8000754 <main+0x84>
				shellExec();
 800074c:	f000 f966 	bl	8000a1c <shellExec>
				shellPrompt();
 8000750:	f000 f8d0 	bl	80008f4 <shellPrompt>
			}
			uartRxReceived = 0;
 8000754:	4b05      	ldr	r3, [pc, #20]	; (800076c <main+0x9c>)
 8000756:	2200      	movs	r2, #0
 8000758:	701a      	strb	r2, [r3, #0]
		if(uartRxReceived){
 800075a:	e7ee      	b.n	800073a <main+0x6a>
 800075c:	20000198 	.word	0x20000198
 8000760:	200001e0 	.word	0x200001e0
 8000764:	20000148 	.word	0x20000148
 8000768:	48000800 	.word	0x48000800
 800076c:	20000194 	.word	0x20000194

08000770 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b094      	sub	sp, #80	; 0x50
 8000774:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000776:	f107 0318 	add.w	r3, r7, #24
 800077a:	2238      	movs	r2, #56	; 0x38
 800077c:	2100      	movs	r1, #0
 800077e:	4618      	mov	r0, r3
 8000780:	f006 f82c 	bl	80067dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000784:	1d3b      	adds	r3, r7, #4
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000792:	2000      	movs	r0, #0
 8000794:	f001 f9f6 	bl	8001b84 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000798:	2301      	movs	r3, #1
 800079a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800079c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007a0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a2:	2302      	movs	r3, #2
 80007a4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007a6:	2303      	movs	r3, #3
 80007a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80007aa:	2306      	movs	r3, #6
 80007ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80007ae:	2355      	movs	r3, #85	; 0x55
 80007b0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007b2:	2302      	movs	r3, #2
 80007b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007b6:	2302      	movs	r3, #2
 80007b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007ba:	2302      	movs	r3, #2
 80007bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007be:	f107 0318 	add.w	r3, r7, #24
 80007c2:	4618      	mov	r0, r3
 80007c4:	f001 fa92 	bl	8001cec <HAL_RCC_OscConfig>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80007ce:	f000 f82b 	bl	8000828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d2:	230f      	movs	r3, #15
 80007d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d6:	2303      	movs	r3, #3
 80007d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007de:	2300      	movs	r3, #0
 80007e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007e6:	1d3b      	adds	r3, r7, #4
 80007e8:	2104      	movs	r1, #4
 80007ea:	4618      	mov	r0, r3
 80007ec:	f001 fd96 	bl	800231c <HAL_RCC_ClockConfig>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80007f6:	f000 f817 	bl	8000828 <Error_Handler>
  }
}
 80007fa:	bf00      	nop
 80007fc:	3750      	adds	r7, #80	; 0x50
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
	...

08000804 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a04      	ldr	r2, [pc, #16]	; (8000824 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d101      	bne.n	800081a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000816:	f000 fdfd 	bl	8001414 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	40001000 	.word	0x40001000

08000828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800082c:	b672      	cpsid	i
}
 800082e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000830:	e7fe      	b.n	8000830 <Error_Handler+0x8>
	...

08000834 <StartPWM>:
  * @brief  Switch on the motor driver
  * @retval None
  */

void StartPWM(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000838:	2100      	movs	r1, #0
 800083a:	4808      	ldr	r0, [pc, #32]	; (800085c <StartPWM+0x28>)
 800083c:	f002 fb3c 	bl	8002eb8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8000840:	2104      	movs	r1, #4
 8000842:	4806      	ldr	r0, [pc, #24]	; (800085c <StartPWM+0x28>)
 8000844:	f002 fb38 	bl	8002eb8 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 8000848:	2100      	movs	r1, #0
 800084a:	4804      	ldr	r0, [pc, #16]	; (800085c <StartPWM+0x28>)
 800084c:	f003 fcac 	bl	80041a8 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 8000850:	2104      	movs	r1, #4
 8000852:	4802      	ldr	r0, [pc, #8]	; (800085c <StartPWM+0x28>)
 8000854:	f003 fca8 	bl	80041a8 <HAL_TIMEx_PWMN_Start>
}
 8000858:	bf00      	nop
 800085a:	bd80      	pop	{r7, pc}
 800085c:	20000148 	.word	0x20000148

08000860 <motorPowerOn>:

void motorPowerOn(void){
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // just for test, you can delete it
 8000864:	2120      	movs	r1, #32
 8000866:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800086a:	f001 f94d 	bl	8001b08 <HAL_GPIO_TogglePin>
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}

08000872 <motorPowerOff>:

/**
  * @brief  Switch off the motor driver
  * @retval None
  */
void motorPowerOff(void){
 8000872:	b580      	push	{r7, lr}
 8000874:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // just for test, you can delete it
 8000876:	2120      	movs	r1, #32
 8000878:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800087c:	f001 f944 	bl	8001b08 <HAL_GPIO_TogglePin>
}
 8000880:	bf00      	nop
 8000882:	bd80      	pop	{r7, pc}

08000884 <motorSetSpeed>:
/**
  * @brief  Set the motor speed
  * @param  speed : target speed of the motor
  * @retval None
  */
void motorSetSpeed(int speed){
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800088c:	2120      	movs	r1, #32
 800088e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000892:	f001 f939 	bl	8001b08 <HAL_GPIO_TogglePin>
	// just for test, you can delete it
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,speed);
 8000896:	4b09      	ldr	r3, [pc, #36]	; (80008bc <motorSetSpeed+0x38>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	687a      	ldr	r2, [r7, #4]
 800089c:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR1 = speed;
 800089e:	4a08      	ldr	r2, [pc, #32]	; (80008c0 <motorSetSpeed+0x3c>)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1023-speed);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 80008aa:	3303      	adds	r3, #3
 80008ac:	4a03      	ldr	r2, [pc, #12]	; (80008bc <motorSetSpeed+0x38>)
 80008ae:	6812      	ldr	r2, [r2, #0]
 80008b0:	6393      	str	r3, [r2, #56]	; 0x38

}
 80008b2:	bf00      	nop
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	20000148 	.word	0x20000148
 80008c0:	40012c00 	.word	0x40012c00

080008c4 <shellInit>:

/**
  * @brief  Send a stating message
  * @retval None
  */
void shellInit(void){
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, started, sizeof(started), HAL_MAX_DELAY);
 80008c8:	f04f 33ff 	mov.w	r3, #4294967295
 80008cc:	226c      	movs	r2, #108	; 0x6c
 80008ce:	4906      	ldr	r1, [pc, #24]	; (80008e8 <shellInit+0x24>)
 80008d0:	4806      	ldr	r0, [pc, #24]	; (80008ec <shellInit+0x28>)
 80008d2:	f003 ff2e 	bl	8004732 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80008d6:	f04f 33ff 	mov.w	r3, #4294967295
 80008da:	221a      	movs	r2, #26
 80008dc:	4904      	ldr	r1, [pc, #16]	; (80008f0 <shellInit+0x2c>)
 80008de:	4803      	ldr	r0, [pc, #12]	; (80008ec <shellInit+0x28>)
 80008e0:	f003 ff27 	bl	8004732 <HAL_UART_Transmit>
}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	08007e1c 	.word	0x08007e1c
 80008ec:	200001e0 	.word	0x200001e0
 80008f0:	08007e00 	.word	0x08007e00

080008f4 <shellPrompt>:

/**
  * @brief  Send the prompt
  * @retval None
  */
void shellPrompt(void){
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80008f8:	f04f 33ff 	mov.w	r3, #4294967295
 80008fc:	221a      	movs	r2, #26
 80008fe:	4903      	ldr	r1, [pc, #12]	; (800090c <shellPrompt+0x18>)
 8000900:	4803      	ldr	r0, [pc, #12]	; (8000910 <shellPrompt+0x1c>)
 8000902:	f003 ff16 	bl	8004732 <HAL_UART_Transmit>
}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	08007e00 	.word	0x08007e00
 8000910:	200001e0 	.word	0x200001e0

08000914 <shellCmdNotFound>:

/**
  * @brief  Send the default message if the command is not found
  * @retval None
  */
void shellCmdNotFound(void){
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8000918:	f04f 33ff 	mov.w	r3, #4294967295
 800091c:	2214      	movs	r2, #20
 800091e:	4903      	ldr	r1, [pc, #12]	; (800092c <shellCmdNotFound+0x18>)
 8000920:	4803      	ldr	r0, [pc, #12]	; (8000930 <shellCmdNotFound+0x1c>)
 8000922:	f003 ff06 	bl	8004732 <HAL_UART_Transmit>
}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	080080fc 	.word	0x080080fc
 8000930:	200001e0 	.word	0x200001e0

08000934 <shellGetChar>:

/**
  * @brief  Function called for saving the new character and call and setup argc and argv variable if ENTER is pressed
  * @retval 1 if a new command is available, 0 if not.
  */
uint8_t shellGetChar(void){
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
	uint8_t newCmdReady = 0;
 800093a:	2300      	movs	r3, #0
 800093c:	71fb      	strb	r3, [r7, #7]
	char* token;

	switch(uartRxBuffer[0]){
 800093e:	4b2f      	ldr	r3, [pc, #188]	; (80009fc <shellGetChar+0xc8>)
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	2b08      	cmp	r3, #8
 8000944:	d030      	beq.n	80009a8 <shellGetChar+0x74>
 8000946:	2b0d      	cmp	r3, #13
 8000948:	d140      	bne.n	80009cc <shellGetChar+0x98>
		// If Enter, update argc and argv
	case ASCII_CR:
		HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 800094a:	f04f 33ff 	mov.w	r3, #4294967295
 800094e:	2203      	movs	r2, #3
 8000950:	492b      	ldr	r1, [pc, #172]	; (8000a00 <shellGetChar+0xcc>)
 8000952:	482c      	ldr	r0, [pc, #176]	; (8000a04 <shellGetChar+0xd0>)
 8000954:	f003 feed 	bl	8004732 <HAL_UART_Transmit>
		cmdBuffer[idxCmd] = '\0';
 8000958:	4b2b      	ldr	r3, [pc, #172]	; (8000a08 <shellGetChar+0xd4>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	461a      	mov	r2, r3
 800095e:	4b2b      	ldr	r3, [pc, #172]	; (8000a0c <shellGetChar+0xd8>)
 8000960:	2100      	movs	r1, #0
 8000962:	5499      	strb	r1, [r3, r2]
		argc = 0;
 8000964:	4b2a      	ldr	r3, [pc, #168]	; (8000a10 <shellGetChar+0xdc>)
 8000966:	2200      	movs	r2, #0
 8000968:	701a      	strb	r2, [r3, #0]
		token = (char*)strtok(cmdBuffer, " ");
 800096a:	492a      	ldr	r1, [pc, #168]	; (8000a14 <shellGetChar+0xe0>)
 800096c:	4827      	ldr	r0, [pc, #156]	; (8000a0c <shellGetChar+0xd8>)
 800096e:	f005 ff71 	bl	8006854 <strtok>
 8000972:	6038      	str	r0, [r7, #0]
		while(token!=NULL){
 8000974:	e00f      	b.n	8000996 <shellGetChar+0x62>
			argv[argc++] = token;
 8000976:	4b26      	ldr	r3, [pc, #152]	; (8000a10 <shellGetChar+0xdc>)
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	1c5a      	adds	r2, r3, #1
 800097c:	b2d1      	uxtb	r1, r2
 800097e:	4a24      	ldr	r2, [pc, #144]	; (8000a10 <shellGetChar+0xdc>)
 8000980:	7011      	strb	r1, [r2, #0]
 8000982:	4619      	mov	r1, r3
 8000984:	4a24      	ldr	r2, [pc, #144]	; (8000a18 <shellGetChar+0xe4>)
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			token = (char*)strtok(NULL, " ");
 800098c:	4921      	ldr	r1, [pc, #132]	; (8000a14 <shellGetChar+0xe0>)
 800098e:	2000      	movs	r0, #0
 8000990:	f005 ff60 	bl	8006854 <strtok>
 8000994:	6038      	str	r0, [r7, #0]
		while(token!=NULL){
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d1ec      	bne.n	8000976 <shellGetChar+0x42>
		}

		idxCmd = 0;
 800099c:	4b1a      	ldr	r3, [pc, #104]	; (8000a08 <shellGetChar+0xd4>)
 800099e:	2200      	movs	r2, #0
 80009a0:	701a      	strb	r2, [r3, #0]
		newCmdReady = 1;
 80009a2:	2301      	movs	r3, #1
 80009a4:	71fb      	strb	r3, [r7, #7]
		break;
 80009a6:	e023      	b.n	80009f0 <shellGetChar+0xbc>
		// Delete last character if "return" is pressed
	case ASCII_BS:
		cmdBuffer[idxCmd--] = '\0';
 80009a8:	4b17      	ldr	r3, [pc, #92]	; (8000a08 <shellGetChar+0xd4>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	1e5a      	subs	r2, r3, #1
 80009ae:	b2d1      	uxtb	r1, r2
 80009b0:	4a15      	ldr	r2, [pc, #84]	; (8000a08 <shellGetChar+0xd4>)
 80009b2:	7011      	strb	r1, [r2, #0]
 80009b4:	461a      	mov	r2, r3
 80009b6:	4b15      	ldr	r3, [pc, #84]	; (8000a0c <shellGetChar+0xd8>)
 80009b8:	2100      	movs	r1, #0
 80009ba:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart2, uartRxBuffer, 1, HAL_MAX_DELAY);
 80009bc:	f04f 33ff 	mov.w	r3, #4294967295
 80009c0:	2201      	movs	r2, #1
 80009c2:	490e      	ldr	r1, [pc, #56]	; (80009fc <shellGetChar+0xc8>)
 80009c4:	480f      	ldr	r0, [pc, #60]	; (8000a04 <shellGetChar+0xd0>)
 80009c6:	f003 feb4 	bl	8004732 <HAL_UART_Transmit>
		break;
 80009ca:	e011      	b.n	80009f0 <shellGetChar+0xbc>
		// Default state : add new character to the command buffer
	default:
		cmdBuffer[idxCmd++] = uartRxBuffer[0];
 80009cc:	4b0e      	ldr	r3, [pc, #56]	; (8000a08 <shellGetChar+0xd4>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	1c5a      	adds	r2, r3, #1
 80009d2:	b2d1      	uxtb	r1, r2
 80009d4:	4a0c      	ldr	r2, [pc, #48]	; (8000a08 <shellGetChar+0xd4>)
 80009d6:	7011      	strb	r1, [r2, #0]
 80009d8:	461a      	mov	r2, r3
 80009da:	4b08      	ldr	r3, [pc, #32]	; (80009fc <shellGetChar+0xc8>)
 80009dc:	7819      	ldrb	r1, [r3, #0]
 80009de:	4b0b      	ldr	r3, [pc, #44]	; (8000a0c <shellGetChar+0xd8>)
 80009e0:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart2, uartRxBuffer, 1, HAL_MAX_DELAY);
 80009e2:	f04f 33ff 	mov.w	r3, #4294967295
 80009e6:	2201      	movs	r2, #1
 80009e8:	4904      	ldr	r1, [pc, #16]	; (80009fc <shellGetChar+0xc8>)
 80009ea:	4806      	ldr	r0, [pc, #24]	; (8000a04 <shellGetChar+0xd0>)
 80009ec:	f003 fea1 	bl	8004732 <HAL_UART_Transmit>
	}

	return newCmdReady;
 80009f0:	79fb      	ldrb	r3, [r7, #7]
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	20000198 	.word	0x20000198
 8000a00:	08007e88 	.word	0x08007e88
 8000a04:	200001e0 	.word	0x200001e0
 8000a08:	200000cc 	.word	0x200000cc
 8000a0c:	2000008c 	.word	0x2000008c
 8000a10:	200000f4 	.word	0x200000f4
 8000a14:	08007da8 	.word	0x08007da8
 8000a18:	200000d0 	.word	0x200000d0

08000a1c <shellExec>:

/**
  * @brief  Call function depends of the value of argc and argv
  * @retval None
  */
void shellExec(void){
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
	if(strcmp(argv[0],"set")==0){
 8000a20:	4b6c      	ldr	r3, [pc, #432]	; (8000bd4 <shellExec+0x1b8>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	496c      	ldr	r1, [pc, #432]	; (8000bd8 <shellExec+0x1bc>)
 8000a26:	4618      	mov	r0, r3
 8000a28:	f7ff fbfa 	bl	8000220 <strcmp>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d16f      	bne.n	8000b12 <shellExec+0xf6>
		if(strcmp(argv[1],"PA5")==0 && ((strcmp(argv[2],"0")==0)||(strcmp(argv[2],"1")==0)) ){
 8000a32:	4b68      	ldr	r3, [pc, #416]	; (8000bd4 <shellExec+0x1b8>)
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	4969      	ldr	r1, [pc, #420]	; (8000bdc <shellExec+0x1c0>)
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fbf1 	bl	8000220 <strcmp>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d137      	bne.n	8000ab4 <shellExec+0x98>
 8000a44:	4b63      	ldr	r3, [pc, #396]	; (8000bd4 <shellExec+0x1b8>)
 8000a46:	689b      	ldr	r3, [r3, #8]
 8000a48:	4965      	ldr	r1, [pc, #404]	; (8000be0 <shellExec+0x1c4>)
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff fbe8 	bl	8000220 <strcmp>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d008      	beq.n	8000a68 <shellExec+0x4c>
 8000a56:	4b5f      	ldr	r3, [pc, #380]	; (8000bd4 <shellExec+0x1b8>)
 8000a58:	689b      	ldr	r3, [r3, #8]
 8000a5a:	4962      	ldr	r1, [pc, #392]	; (8000be4 <shellExec+0x1c8>)
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff fbdf 	bl	8000220 <strcmp>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d125      	bne.n	8000ab4 <shellExec+0x98>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, atoi(argv[2]));
 8000a68:	4b5a      	ldr	r3, [pc, #360]	; (8000bd4 <shellExec+0x1b8>)
 8000a6a:	689b      	ldr	r3, [r3, #8]
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f005 fe87 	bl	8006780 <atoi>
 8000a72:	4603      	mov	r3, r0
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	461a      	mov	r2, r3
 8000a78:	2120      	movs	r1, #32
 8000a7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a7e:	f001 f82b 	bl	8001ad8 <HAL_GPIO_WritePin>
			stringSize = snprintf((char*)uartTxBuffer,UART_TX_BUFFER_SIZE,"Switch on/off led : %d\r\n",atoi(argv[2]));
 8000a82:	4b54      	ldr	r3, [pc, #336]	; (8000bd4 <shellExec+0x1b8>)
 8000a84:	689b      	ldr	r3, [r3, #8]
 8000a86:	4618      	mov	r0, r3
 8000a88:	f005 fe7a 	bl	8006780 <atoi>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	4a56      	ldr	r2, [pc, #344]	; (8000be8 <shellExec+0x1cc>)
 8000a90:	2140      	movs	r1, #64	; 0x40
 8000a92:	4856      	ldr	r0, [pc, #344]	; (8000bec <shellExec+0x1d0>)
 8000a94:	f005 feaa 	bl	80067ec <sniprintf>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	b2da      	uxtb	r2, r3
 8000a9c:	4b54      	ldr	r3, [pc, #336]	; (8000bf0 <shellExec+0x1d4>)
 8000a9e:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, uartTxBuffer, stringSize, HAL_MAX_DELAY);
 8000aa0:	4b53      	ldr	r3, [pc, #332]	; (8000bf0 <shellExec+0x1d4>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	b29a      	uxth	r2, r3
 8000aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aaa:	4950      	ldr	r1, [pc, #320]	; (8000bec <shellExec+0x1d0>)
 8000aac:	4851      	ldr	r0, [pc, #324]	; (8000bf4 <shellExec+0x1d8>)
 8000aae:	f003 fe40 	bl	8004732 <HAL_UART_Transmit>
 8000ab2:	e08d      	b.n	8000bd0 <shellExec+0x1b4>
		}
		else if(strcmp(argv[1],"speed")==0){
 8000ab4:	4b47      	ldr	r3, [pc, #284]	; (8000bd4 <shellExec+0x1b8>)
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	494f      	ldr	r1, [pc, #316]	; (8000bf8 <shellExec+0x1dc>)
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff fbb0 	bl	8000220 <strcmp>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d122      	bne.n	8000b0c <shellExec+0xf0>
			if(atoi(argv[2])==0 && strcmp(argv[2],"0")!=0){
 8000ac6:	4b43      	ldr	r3, [pc, #268]	; (8000bd4 <shellExec+0x1b8>)
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	4618      	mov	r0, r3
 8000acc:	f005 fe58 	bl	8006780 <atoi>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d110      	bne.n	8000af8 <shellExec+0xdc>
 8000ad6:	4b3f      	ldr	r3, [pc, #252]	; (8000bd4 <shellExec+0x1b8>)
 8000ad8:	689b      	ldr	r3, [r3, #8]
 8000ada:	4941      	ldr	r1, [pc, #260]	; (8000be0 <shellExec+0x1c4>)
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff fb9f 	bl	8000220 <strcmp>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d007      	beq.n	8000af8 <shellExec+0xdc>
				HAL_UART_Transmit(&huart2, motorSpeedInst, sizeof(motorSpeedInst), HAL_MAX_DELAY);
 8000ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8000aec:	2230      	movs	r2, #48	; 0x30
 8000aee:	4943      	ldr	r1, [pc, #268]	; (8000bfc <shellExec+0x1e0>)
 8000af0:	4840      	ldr	r0, [pc, #256]	; (8000bf4 <shellExec+0x1d8>)
 8000af2:	f003 fe1e 	bl	8004732 <HAL_UART_Transmit>
 8000af6:	e06b      	b.n	8000bd0 <shellExec+0x1b4>
			}
			else{
				motorSetSpeed(atoi(argv[2]));
 8000af8:	4b36      	ldr	r3, [pc, #216]	; (8000bd4 <shellExec+0x1b8>)
 8000afa:	689b      	ldr	r3, [r3, #8]
 8000afc:	4618      	mov	r0, r3
 8000afe:	f005 fe3f 	bl	8006780 <atoi>
 8000b02:	4603      	mov	r3, r0
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff febd 	bl	8000884 <motorSetSpeed>
		motorPowerOff();
	}
	else{
		shellCmdNotFound();
	}
}
 8000b0a:	e061      	b.n	8000bd0 <shellExec+0x1b4>
			shellCmdNotFound();
 8000b0c:	f7ff ff02 	bl	8000914 <shellCmdNotFound>
}
 8000b10:	e05e      	b.n	8000bd0 <shellExec+0x1b4>
	else if(strcmp(argv[0],"help")==0)
 8000b12:	4b30      	ldr	r3, [pc, #192]	; (8000bd4 <shellExec+0x1b8>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	493a      	ldr	r1, [pc, #232]	; (8000c00 <shellExec+0x1e4>)
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff fb81 	bl	8000220 <strcmp>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d108      	bne.n	8000b36 <shellExec+0x11a>
		HAL_UART_Transmit(&huart2, help, sizeof(help), HAL_MAX_DELAY);
 8000b24:	f04f 33ff 	mov.w	r3, #4294967295
 8000b28:	f44f 7281 	mov.w	r2, #258	; 0x102
 8000b2c:	4935      	ldr	r1, [pc, #212]	; (8000c04 <shellExec+0x1e8>)
 8000b2e:	4831      	ldr	r0, [pc, #196]	; (8000bf4 <shellExec+0x1d8>)
 8000b30:	f003 fdff 	bl	8004732 <HAL_UART_Transmit>
}
 8000b34:	e04c      	b.n	8000bd0 <shellExec+0x1b4>
	else if(strcmp(argv[0],"pinout")==0)
 8000b36:	4b27      	ldr	r3, [pc, #156]	; (8000bd4 <shellExec+0x1b8>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4933      	ldr	r1, [pc, #204]	; (8000c08 <shellExec+0x1ec>)
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff fb6f 	bl	8000220 <strcmp>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d108      	bne.n	8000b5a <shellExec+0x13e>
		HAL_UART_Transmit(&huart2, pinout, sizeof(pinout), HAL_MAX_DELAY);
 8000b48:	f04f 33ff 	mov.w	r3, #4294967295
 8000b4c:	f44f 7281 	mov.w	r2, #258	; 0x102
 8000b50:	492e      	ldr	r1, [pc, #184]	; (8000c0c <shellExec+0x1f0>)
 8000b52:	4828      	ldr	r0, [pc, #160]	; (8000bf4 <shellExec+0x1d8>)
 8000b54:	f003 fded 	bl	8004732 <HAL_UART_Transmit>
}
 8000b58:	e03a      	b.n	8000bd0 <shellExec+0x1b4>
	else if((strcmp(argv[0],"power")==0)&&(strcmp(argv[1],"on")==0))
 8000b5a:	4b1e      	ldr	r3, [pc, #120]	; (8000bd4 <shellExec+0x1b8>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	492c      	ldr	r1, [pc, #176]	; (8000c10 <shellExec+0x1f4>)
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fb5d 	bl	8000220 <strcmp>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d112      	bne.n	8000b92 <shellExec+0x176>
 8000b6c:	4b19      	ldr	r3, [pc, #100]	; (8000bd4 <shellExec+0x1b8>)
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	4928      	ldr	r1, [pc, #160]	; (8000c14 <shellExec+0x1f8>)
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff fb54 	bl	8000220 <strcmp>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d109      	bne.n	8000b92 <shellExec+0x176>
		HAL_UART_Transmit(&huart2, powerOn, sizeof(powerOn), HAL_MAX_DELAY);
 8000b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b82:	221a      	movs	r2, #26
 8000b84:	4924      	ldr	r1, [pc, #144]	; (8000c18 <shellExec+0x1fc>)
 8000b86:	481b      	ldr	r0, [pc, #108]	; (8000bf4 <shellExec+0x1d8>)
 8000b88:	f003 fdd3 	bl	8004732 <HAL_UART_Transmit>
		motorPowerOn();
 8000b8c:	f7ff fe68 	bl	8000860 <motorPowerOn>
 8000b90:	e01e      	b.n	8000bd0 <shellExec+0x1b4>
	else if((strcmp(argv[0],"power")==0)&&(strcmp(argv[1],"off")==0))
 8000b92:	4b10      	ldr	r3, [pc, #64]	; (8000bd4 <shellExec+0x1b8>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	491e      	ldr	r1, [pc, #120]	; (8000c10 <shellExec+0x1f4>)
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff fb41 	bl	8000220 <strcmp>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d112      	bne.n	8000bca <shellExec+0x1ae>
 8000ba4:	4b0b      	ldr	r3, [pc, #44]	; (8000bd4 <shellExec+0x1b8>)
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	491c      	ldr	r1, [pc, #112]	; (8000c1c <shellExec+0x200>)
 8000baa:	4618      	mov	r0, r3
 8000bac:	f7ff fb38 	bl	8000220 <strcmp>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d109      	bne.n	8000bca <shellExec+0x1ae>
		HAL_UART_Transmit(&huart2, powerOff, sizeof(powerOff), HAL_MAX_DELAY);
 8000bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bba:	221b      	movs	r2, #27
 8000bbc:	4918      	ldr	r1, [pc, #96]	; (8000c20 <shellExec+0x204>)
 8000bbe:	480d      	ldr	r0, [pc, #52]	; (8000bf4 <shellExec+0x1d8>)
 8000bc0:	f003 fdb7 	bl	8004732 <HAL_UART_Transmit>
		motorPowerOff();
 8000bc4:	f7ff fe55 	bl	8000872 <motorPowerOff>
 8000bc8:	e002      	b.n	8000bd0 <shellExec+0x1b4>
		shellCmdNotFound();
 8000bca:	f7ff fea3 	bl	8000914 <shellCmdNotFound>
}
 8000bce:	e7ff      	b.n	8000bd0 <shellExec+0x1b4>
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	200000d0 	.word	0x200000d0
 8000bd8:	08007dac 	.word	0x08007dac
 8000bdc:	08007db0 	.word	0x08007db0
 8000be0:	08007db4 	.word	0x08007db4
 8000be4:	08007db8 	.word	0x08007db8
 8000be8:	08007dbc 	.word	0x08007dbc
 8000bec:	2000019c 	.word	0x2000019c
 8000bf0:	200001dc 	.word	0x200001dc
 8000bf4:	200001e0 	.word	0x200001e0
 8000bf8:	08007dd8 	.word	0x08007dd8
 8000bfc:	080080cc 	.word	0x080080cc
 8000c00:	08007de0 	.word	0x08007de0
 8000c04:	08007e8c 	.word	0x08007e8c
 8000c08:	08007de8 	.word	0x08007de8
 8000c0c:	08007f90 	.word	0x08007f90
 8000c10:	08007df0 	.word	0x08007df0
 8000c14:	08007df8 	.word	0x08007df8
 8000c18:	08008094 	.word	0x08008094
 8000c1c:	08007dfc 	.word	0x08007dfc
 8000c20:	080080b0 	.word	0x080080b0

08000c24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c2a:	4b0f      	ldr	r3, [pc, #60]	; (8000c68 <HAL_MspInit+0x44>)
 8000c2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c2e:	4a0e      	ldr	r2, [pc, #56]	; (8000c68 <HAL_MspInit+0x44>)
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	6613      	str	r3, [r2, #96]	; 0x60
 8000c36:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <HAL_MspInit+0x44>)
 8000c38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c42:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <HAL_MspInit+0x44>)
 8000c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c46:	4a08      	ldr	r2, [pc, #32]	; (8000c68 <HAL_MspInit+0x44>)
 8000c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c4c:	6593      	str	r3, [r2, #88]	; 0x58
 8000c4e:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <HAL_MspInit+0x44>)
 8000c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c56:	603b      	str	r3, [r7, #0]
 8000c58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000c5a:	f001 f837 	bl	8001ccc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40021000 	.word	0x40021000

08000c6c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08c      	sub	sp, #48	; 0x30
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c82:	4b2d      	ldr	r3, [pc, #180]	; (8000d38 <HAL_InitTick+0xcc>)
 8000c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c86:	4a2c      	ldr	r2, [pc, #176]	; (8000d38 <HAL_InitTick+0xcc>)
 8000c88:	f043 0310 	orr.w	r3, r3, #16
 8000c8c:	6593      	str	r3, [r2, #88]	; 0x58
 8000c8e:	4b2a      	ldr	r3, [pc, #168]	; (8000d38 <HAL_InitTick+0xcc>)
 8000c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c92:	f003 0310 	and.w	r3, r3, #16
 8000c96:	60bb      	str	r3, [r7, #8]
 8000c98:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c9a:	f107 020c 	add.w	r2, r7, #12
 8000c9e:	f107 0310 	add.w	r3, r7, #16
 8000ca2:	4611      	mov	r1, r2
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f001 fd0f 	bl	80026c8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000caa:	f001 fce1 	bl	8002670 <HAL_RCC_GetPCLK1Freq>
 8000cae:	62b8      	str	r0, [r7, #40]	; 0x28
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cb2:	4a22      	ldr	r2, [pc, #136]	; (8000d3c <HAL_InitTick+0xd0>)
 8000cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb8:	0c9b      	lsrs	r3, r3, #18
 8000cba:	3b01      	subs	r3, #1
 8000cbc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000cbe:	4b20      	ldr	r3, [pc, #128]	; (8000d40 <HAL_InitTick+0xd4>)
 8000cc0:	4a20      	ldr	r2, [pc, #128]	; (8000d44 <HAL_InitTick+0xd8>)
 8000cc2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000cc4:	4b1e      	ldr	r3, [pc, #120]	; (8000d40 <HAL_InitTick+0xd4>)
 8000cc6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000cca:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ccc:	4a1c      	ldr	r2, [pc, #112]	; (8000d40 <HAL_InitTick+0xd4>)
 8000cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000cd2:	4b1b      	ldr	r3, [pc, #108]	; (8000d40 <HAL_InitTick+0xd4>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd8:	4b19      	ldr	r3, [pc, #100]	; (8000d40 <HAL_InitTick+0xd4>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000cde:	4818      	ldr	r0, [pc, #96]	; (8000d40 <HAL_InitTick+0xd4>)
 8000ce0:	f001 ffb8 	bl	8002c54 <HAL_TIM_Base_Init>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000cea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d11b      	bne.n	8000d2a <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000cf2:	4813      	ldr	r0, [pc, #76]	; (8000d40 <HAL_InitTick+0xd4>)
 8000cf4:	f002 f806 	bl	8002d04 <HAL_TIM_Base_Start_IT>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000cfe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d111      	bne.n	8000d2a <HAL_InitTick+0xbe>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d06:	2036      	movs	r0, #54	; 0x36
 8000d08:	f000 fc96 	bl	8001638 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2b0f      	cmp	r3, #15
 8000d10:	d808      	bhi.n	8000d24 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d12:	2200      	movs	r2, #0
 8000d14:	6879      	ldr	r1, [r7, #4]
 8000d16:	2036      	movs	r0, #54	; 0x36
 8000d18:	f000 fc74 	bl	8001604 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d1c:	4a0a      	ldr	r2, [pc, #40]	; (8000d48 <HAL_InitTick+0xdc>)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6013      	str	r3, [r2, #0]
 8000d22:	e002      	b.n	8000d2a <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8000d24:	2301      	movs	r3, #1
 8000d26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000d2a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3730      	adds	r7, #48	; 0x30
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	431bde83 	.word	0x431bde83
 8000d40:	200000f8 	.word	0x200000f8
 8000d44:	40001000 	.word	0x40001000
 8000d48:	20000004 	.word	0x20000004

08000d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d50:	e7fe      	b.n	8000d50 <NMI_Handler+0x4>

08000d52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d52:	b480      	push	{r7}
 8000d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d56:	e7fe      	b.n	8000d56 <HardFault_Handler+0x4>

08000d58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d5c:	e7fe      	b.n	8000d5c <MemManage_Handler+0x4>

08000d5e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d62:	e7fe      	b.n	8000d62 <BusFault_Handler+0x4>

08000d64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d68:	e7fe      	b.n	8000d68 <UsageFault_Handler+0x4>

08000d6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d6a:	b480      	push	{r7}
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr

08000d86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d86:	b480      	push	{r7}
 8000d88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr

08000d94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d98:	bf00      	nop
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
	...

08000da4 <TIM1_BRK_TIM15_IRQHandler>:
<<<<<<< HEAD
=======
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000da8:	4802      	ldr	r0, [pc, #8]	; (8000db4 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8000daa:	f002 f997 	bl	80030dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	20000148 	.word	0x20000148

08000db8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000dbc:	4802      	ldr	r0, [pc, #8]	; (8000dc8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000dbe:	f002 f98d 	bl	80030dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000148 	.word	0x20000148

08000dcc <USART2_IRQHandler>:
/**
>>>>>>> 14865d44f189d52a4ccc2d2e91b8343a3c4033b5
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000dd0:	4802      	ldr	r0, [pc, #8]	; (8000ddc <USART2_IRQHandler+0x10>)
 8000dd2:	f003 fd9b 	bl	800490c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	200001e0 	.word	0x200001e0

08000de0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8000de4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000de8:	f000 fea8 	bl	8001b3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000dec:	bf00      	nop
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000df4:	4802      	ldr	r0, [pc, #8]	; (8000e00 <TIM6_DAC_IRQHandler+0x10>)
 8000df6:	f002 f971 	bl	80030dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	200000f8 	.word	0x200000f8

08000e04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
	return 1;
 8000e08:	2301      	movs	r3, #1
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr

08000e14 <_kill>:

int _kill(int pid, int sig)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000e1e:	f005 fcb3 	bl	8006788 <__errno>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2216      	movs	r2, #22
 8000e26:	601a      	str	r2, [r3, #0]
	return -1;
 8000e28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <_exit>:

void _exit (int status)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000e3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f7ff ffe7 	bl	8000e14 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000e46:	e7fe      	b.n	8000e46 <_exit+0x12>

08000e48 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
 8000e58:	e00a      	b.n	8000e70 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e5a:	f3af 8000 	nop.w
 8000e5e:	4601      	mov	r1, r0
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	1c5a      	adds	r2, r3, #1
 8000e64:	60ba      	str	r2, [r7, #8]
 8000e66:	b2ca      	uxtb	r2, r1
 8000e68:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	617b      	str	r3, [r7, #20]
 8000e70:	697a      	ldr	r2, [r7, #20]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	dbf0      	blt.n	8000e5a <_read+0x12>
	}

return len;
 8000e78:	687b      	ldr	r3, [r7, #4]
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3718      	adds	r7, #24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b086      	sub	sp, #24
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	60f8      	str	r0, [r7, #12]
 8000e8a:	60b9      	str	r1, [r7, #8]
 8000e8c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8e:	2300      	movs	r3, #0
 8000e90:	617b      	str	r3, [r7, #20]
 8000e92:	e009      	b.n	8000ea8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	1c5a      	adds	r2, r3, #1
 8000e98:	60ba      	str	r2, [r7, #8]
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	617b      	str	r3, [r7, #20]
 8000ea8:	697a      	ldr	r2, [r7, #20]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	429a      	cmp	r2, r3
 8000eae:	dbf1      	blt.n	8000e94 <_write+0x12>
	}
	return len;
 8000eb0:	687b      	ldr	r3, [r7, #4]
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3718      	adds	r7, #24
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}

08000eba <_close>:

int _close(int file)
{
 8000eba:	b480      	push	{r7}
 8000ebc:	b083      	sub	sp, #12
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	6078      	str	r0, [r7, #4]
	return -1;
 8000ec2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b083      	sub	sp, #12
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
 8000eda:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ee2:	605a      	str	r2, [r3, #4]
	return 0;
 8000ee4:	2300      	movs	r3, #0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <_isatty>:

int _isatty(int file)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	b083      	sub	sp, #12
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
	return 1;
 8000efa:	2301      	movs	r3, #1
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	607a      	str	r2, [r7, #4]
	return 0;
 8000f14:	2300      	movs	r3, #0
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3714      	adds	r7, #20
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
	...

08000f24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f2c:	4a14      	ldr	r2, [pc, #80]	; (8000f80 <_sbrk+0x5c>)
 8000f2e:	4b15      	ldr	r3, [pc, #84]	; (8000f84 <_sbrk+0x60>)
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f38:	4b13      	ldr	r3, [pc, #76]	; (8000f88 <_sbrk+0x64>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d102      	bne.n	8000f46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f40:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <_sbrk+0x64>)
 8000f42:	4a12      	ldr	r2, [pc, #72]	; (8000f8c <_sbrk+0x68>)
 8000f44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f46:	4b10      	ldr	r3, [pc, #64]	; (8000f88 <_sbrk+0x64>)
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	d207      	bcs.n	8000f64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f54:	f005 fc18 	bl	8006788 <__errno>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	220c      	movs	r2, #12
 8000f5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f62:	e009      	b.n	8000f78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f64:	4b08      	ldr	r3, [pc, #32]	; (8000f88 <_sbrk+0x64>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f6a:	4b07      	ldr	r3, [pc, #28]	; (8000f88 <_sbrk+0x64>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	4a05      	ldr	r2, [pc, #20]	; (8000f88 <_sbrk+0x64>)
 8000f74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f76:	68fb      	ldr	r3, [r7, #12]
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3718      	adds	r7, #24
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20020000 	.word	0x20020000
 8000f84:	00000400 	.word	0x00000400
 8000f88:	20000144 	.word	0x20000144
 8000f8c:	20000288 	.word	0x20000288

08000f90 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f94:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <SystemInit+0x20>)
 8000f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f9a:	4a05      	ldr	r2, [pc, #20]	; (8000fb0 <SystemInit+0x20>)
 8000f9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fa0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b09c      	sub	sp, #112	; 0x70
 8000fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fba:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
 8000fc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fc8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fd4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]
 8000fe4:	615a      	str	r2, [r3, #20]
 8000fe6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fe8:	1d3b      	adds	r3, r7, #4
 8000fea:	2234      	movs	r2, #52	; 0x34
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f005 fbf4 	bl	80067dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ff4:	4b50      	ldr	r3, [pc, #320]	; (8001138 <MX_TIM1_Init+0x184>)
 8000ff6:	4a51      	ldr	r2, [pc, #324]	; (800113c <MX_TIM1_Init+0x188>)
 8000ff8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 11-1;
 8000ffa:	4b4f      	ldr	r3, [pc, #316]	; (8001138 <MX_TIM1_Init+0x184>)
 8000ffc:	220a      	movs	r2, #10
 8000ffe:	605a      	str	r2, [r3, #4]
  htim1.Init.Prescaler = 10;
 8001000:	4b4d      	ldr	r3, [pc, #308]	; (8001138 <MX_TIM1_Init+0x184>)
 8001002:	220a      	movs	r2, #10
 8001004:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001006:	4b4c      	ldr	r3, [pc, #304]	; (8001138 <MX_TIM1_Init+0x184>)
 8001008:	2220      	movs	r2, #32
 800100a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1023;
 800100c:	4b4a      	ldr	r3, [pc, #296]	; (8001138 <MX_TIM1_Init+0x184>)
 800100e:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001012:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001014:	4b48      	ldr	r3, [pc, #288]	; (8001138 <MX_TIM1_Init+0x184>)
 8001016:	2200      	movs	r2, #0
 8001018:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800101a:	4b47      	ldr	r3, [pc, #284]	; (8001138 <MX_TIM1_Init+0x184>)
 800101c:	2200      	movs	r2, #0
 800101e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001020:	4b45      	ldr	r3, [pc, #276]	; (8001138 <MX_TIM1_Init+0x184>)
 8001022:	2200      	movs	r2, #0
 8001024:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001026:	4844      	ldr	r0, [pc, #272]	; (8001138 <MX_TIM1_Init+0x184>)
 8001028:	f001 fe14 	bl	8002c54 <HAL_TIM_Base_Init>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001032:	f7ff fbf9 	bl	8000828 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001036:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800103a:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800103c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001040:	4619      	mov	r1, r3
 8001042:	483d      	ldr	r0, [pc, #244]	; (8001138 <MX_TIM1_Init+0x184>)
 8001044:	f002 fade 	bl	8003604 <HAL_TIM_ConfigClockSource>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800104e:	f7ff fbeb 	bl	8000828 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001052:	4839      	ldr	r0, [pc, #228]	; (8001138 <MX_TIM1_Init+0x184>)
 8001054:	f001 fece 	bl	8002df4 <HAL_TIM_PWM_Init>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 800105e:	f7ff fbe3 	bl	8000828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001062:	2300      	movs	r3, #0
 8001064:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001066:	2300      	movs	r3, #0
 8001068:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800106a:	2300      	movs	r3, #0
 800106c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800106e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001072:	4619      	mov	r1, r3
 8001074:	4830      	ldr	r0, [pc, #192]	; (8001138 <MX_TIM1_Init+0x184>)
 8001076:	f003 f959 	bl	800432c <HAL_TIMEx_MasterConfigSynchronization>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8001080:	f7ff fbd2 	bl	8000828 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001084:	2360      	movs	r3, #96	; 0x60
 8001086:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 511;
 8001088:	f240 13ff 	movw	r3, #511	; 0x1ff
 800108c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.Pulse = 767;
 800108e:	f240 23ff 	movw	r3, #767	; 0x2ff
 8001092:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001094:	2300      	movs	r3, #0
 8001096:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001098:	2300      	movs	r3, #0
 800109a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800109c:	2300      	movs	r3, #0
 800109e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010a0:	2300      	movs	r3, #0
 80010a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010a4:	2300      	movs	r3, #0
 80010a6:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010a8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010ac:	2200      	movs	r2, #0
 80010ae:	4619      	mov	r1, r3
 80010b0:	4821      	ldr	r0, [pc, #132]	; (8001138 <MX_TIM1_Init+0x184>)
 80010b2:	f002 f993 	bl	80033dc <HAL_TIM_PWM_ConfigChannel>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 80010bc:	f7ff fbb4 	bl	8000828 <Error_Handler>
  }
  sConfigOC.Pulse = 512;
 80010c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010ca:	2204      	movs	r2, #4
 80010cc:	4619      	mov	r1, r3
 80010ce:	481a      	ldr	r0, [pc, #104]	; (8001138 <MX_TIM1_Init+0x184>)
 80010d0:	f002 f984 	bl	80033dc <HAL_TIM_PWM_ConfigChannel>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80010da:	f7ff fba5 	bl	8000828 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010e2:	2300      	movs	r3, #0
 80010e4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 202;
 80010ea:	23ca      	movs	r3, #202	; 0xca
 80010ec:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010ee:	2300      	movs	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010f6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010f8:	2300      	movs	r3, #0
 80010fa:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80010fc:	2300      	movs	r3, #0
 80010fe:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001100:	2300      	movs	r3, #0
 8001102:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001104:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001108:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800110e:	2300      	movs	r3, #0
 8001110:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001112:	2300      	movs	r3, #0
 8001114:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001116:	1d3b      	adds	r3, r7, #4
 8001118:	4619      	mov	r1, r3
 800111a:	4807      	ldr	r0, [pc, #28]	; (8001138 <MX_TIM1_Init+0x184>)
 800111c:	f003 f99c 	bl	8004458 <HAL_TIMEx_ConfigBreakDeadTime>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_TIM1_Init+0x176>
  {
    Error_Handler();
 8001126:	f7ff fb7f 	bl	8000828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800112a:	4803      	ldr	r0, [pc, #12]	; (8001138 <MX_TIM1_Init+0x184>)
 800112c:	f000 f836 	bl	800119c <HAL_TIM_MspPostInit>

}
 8001130:	bf00      	nop
 8001132:	3770      	adds	r7, #112	; 0x70
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	20000148 	.word	0x20000148
 800113c:	40012c00 	.word	0x40012c00

08001140 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a11      	ldr	r2, [pc, #68]	; (8001194 <HAL_TIM_Base_MspInit+0x54>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d11b      	bne.n	800118a <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001152:	4b11      	ldr	r3, [pc, #68]	; (8001198 <HAL_TIM_Base_MspInit+0x58>)
 8001154:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001156:	4a10      	ldr	r2, [pc, #64]	; (8001198 <HAL_TIM_Base_MspInit+0x58>)
 8001158:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800115c:	6613      	str	r3, [r2, #96]	; 0x60
 800115e:	4b0e      	ldr	r3, [pc, #56]	; (8001198 <HAL_TIM_Base_MspInit+0x58>)
 8001160:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001162:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	2100      	movs	r1, #0
 800116e:	2018      	movs	r0, #24
 8001170:	f000 fa48 	bl	8001604 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001174:	2018      	movs	r0, #24
 8001176:	f000 fa5f 	bl	8001638 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800117a:	2200      	movs	r2, #0
 800117c:	2100      	movs	r1, #0
 800117e:	2019      	movs	r0, #25
 8001180:	f000 fa40 	bl	8001604 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001184:	2019      	movs	r0, #25
 8001186:	f000 fa57 	bl	8001638 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800118a:	bf00      	nop
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40012c00 	.word	0x40012c00
 8001198:	40021000 	.word	0x40021000

0800119c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b088      	sub	sp, #32
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a4:	f107 030c 	add.w	r3, r7, #12
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a12      	ldr	r2, [pc, #72]	; (8001204 <HAL_TIM_MspPostInit+0x68>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d11d      	bne.n	80011fa <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011be:	4b12      	ldr	r3, [pc, #72]	; (8001208 <HAL_TIM_MspPostInit+0x6c>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c2:	4a11      	ldr	r2, [pc, #68]	; (8001208 <HAL_TIM_MspPostInit+0x6c>)
 80011c4:	f043 0301 	orr.w	r3, r3, #1
 80011c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ca:	4b0f      	ldr	r3, [pc, #60]	; (8001208 <HAL_TIM_MspPostInit+0x6c>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	60bb      	str	r3, [r7, #8]
 80011d4:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 80011d6:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 80011da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011dc:	2302      	movs	r3, #2
 80011de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e4:	2300      	movs	r3, #0
 80011e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80011e8:	2306      	movs	r3, #6
 80011ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ec:	f107 030c 	add.w	r3, r7, #12
 80011f0:	4619      	mov	r1, r3
 80011f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f6:	f000 faed 	bl	80017d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80011fa:	bf00      	nop
 80011fc:	3720      	adds	r7, #32
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40012c00 	.word	0x40012c00
 8001208:	40021000 	.word	0x40021000

0800120c <HAL_UART_RxCpltCallback>:

/**
  * @brief  Function called at each new character received
  * @retval None
  */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart){
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 8001214:	4b05      	ldr	r3, [pc, #20]	; (800122c <HAL_UART_RxCpltCallback+0x20>)
 8001216:	2201      	movs	r2, #1
 8001218:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800121a:	2201      	movs	r2, #1
 800121c:	4904      	ldr	r1, [pc, #16]	; (8001230 <HAL_UART_RxCpltCallback+0x24>)
 800121e:	4805      	ldr	r0, [pc, #20]	; (8001234 <HAL_UART_RxCpltCallback+0x28>)
 8001220:	f003 fb1e 	bl	8004860 <HAL_UART_Receive_IT>
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000194 	.word	0x20000194
 8001230:	20000198 	.word	0x20000198
 8001234:	200001e0 	.word	0x200001e0

08001238 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800123c:	4b22      	ldr	r3, [pc, #136]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 800123e:	4a23      	ldr	r2, [pc, #140]	; (80012cc <MX_USART2_UART_Init+0x94>)
 8001240:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001242:	4b21      	ldr	r3, [pc, #132]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 8001244:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001248:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800124a:	4b1f      	ldr	r3, [pc, #124]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001250:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 8001252:	2200      	movs	r2, #0
 8001254:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001256:	4b1c      	ldr	r3, [pc, #112]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 8001258:	2200      	movs	r2, #0
 800125a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800125c:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 800125e:	220c      	movs	r2, #12
 8001260:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001262:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001268:	4b17      	ldr	r3, [pc, #92]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 800126a:	2200      	movs	r2, #0
 800126c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800126e:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 8001270:	2200      	movs	r2, #0
 8001272:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001274:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 8001276:	2200      	movs	r2, #0
 8001278:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800127a:	4b13      	ldr	r3, [pc, #76]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 800127c:	2200      	movs	r2, #0
 800127e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001280:	4811      	ldr	r0, [pc, #68]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 8001282:	f003 fa06 	bl	8004692 <HAL_UART_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800128c:	f7ff facc 	bl	8000828 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001290:	2100      	movs	r1, #0
 8001292:	480d      	ldr	r0, [pc, #52]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 8001294:	f005 f9a9 	bl	80065ea <HAL_UARTEx_SetTxFifoThreshold>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800129e:	f7ff fac3 	bl	8000828 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012a2:	2100      	movs	r1, #0
 80012a4:	4808      	ldr	r0, [pc, #32]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 80012a6:	f005 f9de 	bl	8006666 <HAL_UARTEx_SetRxFifoThreshold>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80012b0:	f7ff faba 	bl	8000828 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80012b4:	4804      	ldr	r0, [pc, #16]	; (80012c8 <MX_USART2_UART_Init+0x90>)
 80012b6:	f005 f95f 	bl	8006578 <HAL_UARTEx_DisableFifoMode>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80012c0:	f7ff fab2 	bl	8000828 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012c4:	bf00      	nop
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	200001e0 	.word	0x200001e0
 80012cc:	40004400 	.word	0x40004400

080012d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b09e      	sub	sp, #120	; 0x78
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012e8:	f107 0310 	add.w	r3, r7, #16
 80012ec:	2254      	movs	r2, #84	; 0x54
 80012ee:	2100      	movs	r1, #0
 80012f0:	4618      	mov	r0, r3
 80012f2:	f005 fa73 	bl	80067dc <memset>
  if(uartHandle->Instance==USART2)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a23      	ldr	r2, [pc, #140]	; (8001388 <HAL_UART_MspInit+0xb8>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d13e      	bne.n	800137e <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001300:	2302      	movs	r3, #2
 8001302:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001304:	2300      	movs	r3, #0
 8001306:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001308:	f107 0310 	add.w	r3, r7, #16
 800130c:	4618      	mov	r0, r3
 800130e:	f001 fa53 	bl	80027b8 <HAL_RCCEx_PeriphCLKConfig>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001318:	f7ff fa86 	bl	8000828 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800131c:	4b1b      	ldr	r3, [pc, #108]	; (800138c <HAL_UART_MspInit+0xbc>)
 800131e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001320:	4a1a      	ldr	r2, [pc, #104]	; (800138c <HAL_UART_MspInit+0xbc>)
 8001322:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001326:	6593      	str	r3, [r2, #88]	; 0x58
 8001328:	4b18      	ldr	r3, [pc, #96]	; (800138c <HAL_UART_MspInit+0xbc>)
 800132a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800132c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001330:	60fb      	str	r3, [r7, #12]
 8001332:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001334:	4b15      	ldr	r3, [pc, #84]	; (800138c <HAL_UART_MspInit+0xbc>)
 8001336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001338:	4a14      	ldr	r2, [pc, #80]	; (800138c <HAL_UART_MspInit+0xbc>)
 800133a:	f043 0301 	orr.w	r3, r3, #1
 800133e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001340:	4b12      	ldr	r3, [pc, #72]	; (800138c <HAL_UART_MspInit+0xbc>)
 8001342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001344:	f003 0301 	and.w	r3, r3, #1
 8001348:	60bb      	str	r3, [r7, #8]
 800134a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800134c:	230c      	movs	r3, #12
 800134e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001350:	2302      	movs	r3, #2
 8001352:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2300      	movs	r3, #0
 800135a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800135c:	2307      	movs	r3, #7
 800135e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001360:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001364:	4619      	mov	r1, r3
 8001366:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800136a:	f000 fa33 	bl	80017d4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800136e:	2200      	movs	r2, #0
 8001370:	2100      	movs	r1, #0
 8001372:	2026      	movs	r0, #38	; 0x26
 8001374:	f000 f946 	bl	8001604 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001378:	2026      	movs	r0, #38	; 0x26
 800137a:	f000 f95d 	bl	8001638 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800137e:	bf00      	nop
 8001380:	3778      	adds	r7, #120	; 0x78
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40004400 	.word	0x40004400
 800138c:	40021000 	.word	0x40021000

08001390 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001390:	480d      	ldr	r0, [pc, #52]	; (80013c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001392:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001394:	480d      	ldr	r0, [pc, #52]	; (80013cc <LoopForever+0x6>)
  ldr r1, =_edata
 8001396:	490e      	ldr	r1, [pc, #56]	; (80013d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001398:	4a0e      	ldr	r2, [pc, #56]	; (80013d4 <LoopForever+0xe>)
  movs r3, #0
 800139a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800139c:	e002      	b.n	80013a4 <LoopCopyDataInit>

0800139e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800139e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013a2:	3304      	adds	r3, #4

080013a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013a8:	d3f9      	bcc.n	800139e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013aa:	4a0b      	ldr	r2, [pc, #44]	; (80013d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013ac:	4c0b      	ldr	r4, [pc, #44]	; (80013dc <LoopForever+0x16>)
  movs r3, #0
 80013ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013b0:	e001      	b.n	80013b6 <LoopFillZerobss>

080013b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013b4:	3204      	adds	r2, #4

080013b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013b8:	d3fb      	bcc.n	80013b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80013ba:	f7ff fde9 	bl	8000f90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013be:	f005 f9e9 	bl	8006794 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013c2:	f7ff f985 	bl	80006d0 <main>

080013c6 <LoopForever>:

LoopForever:
    b LoopForever
 80013c6:	e7fe      	b.n	80013c6 <LoopForever>
  ldr   r0, =_estack
 80013c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013d0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80013d4:	080083a8 	.word	0x080083a8
  ldr r2, =_sbss
 80013d8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80013dc:	20000284 	.word	0x20000284

080013e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013e0:	e7fe      	b.n	80013e0 <ADC1_2_IRQHandler>

080013e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013e8:	2300      	movs	r3, #0
 80013ea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013ec:	2003      	movs	r0, #3
 80013ee:	f000 f8fe 	bl	80015ee <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013f2:	200f      	movs	r0, #15
 80013f4:	f7ff fc3a 	bl	8000c6c <HAL_InitTick>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d002      	beq.n	8001404 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	71fb      	strb	r3, [r7, #7]
 8001402:	e001      	b.n	8001408 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001404:	f7ff fc0e 	bl	8000c24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001408:	79fb      	ldrb	r3, [r7, #7]

}
 800140a:	4618      	mov	r0, r3
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
	...

08001414 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001418:	4b05      	ldr	r3, [pc, #20]	; (8001430 <HAL_IncTick+0x1c>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	4b05      	ldr	r3, [pc, #20]	; (8001434 <HAL_IncTick+0x20>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4413      	add	r3, r2
 8001422:	4a03      	ldr	r2, [pc, #12]	; (8001430 <HAL_IncTick+0x1c>)
 8001424:	6013      	str	r3, [r2, #0]
}
 8001426:	bf00      	nop
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	20000270 	.word	0x20000270
 8001434:	20000008 	.word	0x20000008

08001438 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return uwTick;
 800143c:	4b03      	ldr	r3, [pc, #12]	; (800144c <HAL_GetTick+0x14>)
 800143e:	681b      	ldr	r3, [r3, #0]
}
 8001440:	4618      	mov	r0, r3
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	20000270 	.word	0x20000270

08001450 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001458:	f7ff ffee 	bl	8001438 <HAL_GetTick>
 800145c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001468:	d004      	beq.n	8001474 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800146a:	4b09      	ldr	r3, [pc, #36]	; (8001490 <HAL_Delay+0x40>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	68fa      	ldr	r2, [r7, #12]
 8001470:	4413      	add	r3, r2
 8001472:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001474:	bf00      	nop
 8001476:	f7ff ffdf 	bl	8001438 <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	68fa      	ldr	r2, [r7, #12]
 8001482:	429a      	cmp	r2, r3
 8001484:	d8f7      	bhi.n	8001476 <HAL_Delay+0x26>
  {
  }
}
 8001486:	bf00      	nop
 8001488:	bf00      	nop
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000008 	.word	0x20000008

08001494 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001494:	b480      	push	{r7}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f003 0307 	and.w	r3, r3, #7
 80014a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <__NVIC_SetPriorityGrouping+0x44>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014aa:	68ba      	ldr	r2, [r7, #8]
 80014ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014b0:	4013      	ands	r3, r2
 80014b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014c6:	4a04      	ldr	r2, [pc, #16]	; (80014d8 <__NVIC_SetPriorityGrouping+0x44>)
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	60d3      	str	r3, [r2, #12]
}
 80014cc:	bf00      	nop
 80014ce:	3714      	adds	r7, #20
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr
 80014d8:	e000ed00 	.word	0xe000ed00

080014dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014e0:	4b04      	ldr	r3, [pc, #16]	; (80014f4 <__NVIC_GetPriorityGrouping+0x18>)
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	0a1b      	lsrs	r3, r3, #8
 80014e6:	f003 0307 	and.w	r3, r3, #7
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001506:	2b00      	cmp	r3, #0
 8001508:	db0b      	blt.n	8001522 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	f003 021f 	and.w	r2, r3, #31
 8001510:	4907      	ldr	r1, [pc, #28]	; (8001530 <__NVIC_EnableIRQ+0x38>)
 8001512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001516:	095b      	lsrs	r3, r3, #5
 8001518:	2001      	movs	r0, #1
 800151a:	fa00 f202 	lsl.w	r2, r0, r2
 800151e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	e000e100 	.word	0xe000e100

08001534 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	6039      	str	r1, [r7, #0]
 800153e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001544:	2b00      	cmp	r3, #0
 8001546:	db0a      	blt.n	800155e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	b2da      	uxtb	r2, r3
 800154c:	490c      	ldr	r1, [pc, #48]	; (8001580 <__NVIC_SetPriority+0x4c>)
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	0112      	lsls	r2, r2, #4
 8001554:	b2d2      	uxtb	r2, r2
 8001556:	440b      	add	r3, r1
 8001558:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800155c:	e00a      	b.n	8001574 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	b2da      	uxtb	r2, r3
 8001562:	4908      	ldr	r1, [pc, #32]	; (8001584 <__NVIC_SetPriority+0x50>)
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	f003 030f 	and.w	r3, r3, #15
 800156a:	3b04      	subs	r3, #4
 800156c:	0112      	lsls	r2, r2, #4
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	440b      	add	r3, r1
 8001572:	761a      	strb	r2, [r3, #24]
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	e000e100 	.word	0xe000e100
 8001584:	e000ed00 	.word	0xe000ed00

08001588 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001588:	b480      	push	{r7}
 800158a:	b089      	sub	sp, #36	; 0x24
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f003 0307 	and.w	r3, r3, #7
 800159a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	f1c3 0307 	rsb	r3, r3, #7
 80015a2:	2b04      	cmp	r3, #4
 80015a4:	bf28      	it	cs
 80015a6:	2304      	movcs	r3, #4
 80015a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	3304      	adds	r3, #4
 80015ae:	2b06      	cmp	r3, #6
 80015b0:	d902      	bls.n	80015b8 <NVIC_EncodePriority+0x30>
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	3b03      	subs	r3, #3
 80015b6:	e000      	b.n	80015ba <NVIC_EncodePriority+0x32>
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015bc:	f04f 32ff 	mov.w	r2, #4294967295
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	43da      	mvns	r2, r3
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	401a      	ands	r2, r3
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015d0:	f04f 31ff 	mov.w	r1, #4294967295
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	fa01 f303 	lsl.w	r3, r1, r3
 80015da:	43d9      	mvns	r1, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015e0:	4313      	orrs	r3, r2
         );
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3724      	adds	r7, #36	; 0x24
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b082      	sub	sp, #8
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f7ff ff4c 	bl	8001494 <__NVIC_SetPriorityGrouping>
}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
 8001610:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001612:	f7ff ff63 	bl	80014dc <__NVIC_GetPriorityGrouping>
 8001616:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	68b9      	ldr	r1, [r7, #8]
 800161c:	6978      	ldr	r0, [r7, #20]
 800161e:	f7ff ffb3 	bl	8001588 <NVIC_EncodePriority>
 8001622:	4602      	mov	r2, r0
 8001624:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001628:	4611      	mov	r1, r2
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff ff82 	bl	8001534 <__NVIC_SetPriority>
}
 8001630:	bf00      	nop
 8001632:	3718      	adds	r7, #24
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff ff56 	bl	80014f8 <__NVIC_EnableIRQ>
}
 800164c:	bf00      	nop
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800165c:	2300      	movs	r3, #0
 800165e:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001666:	b2db      	uxtb	r3, r3
 8001668:	2b02      	cmp	r3, #2
 800166a:	d005      	beq.n	8001678 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2204      	movs	r2, #4
 8001670:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	73fb      	strb	r3, [r7, #15]
 8001676:	e037      	b.n	80016e8 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f022 020e 	bic.w	r2, r2, #14
 8001686:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001692:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001696:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f022 0201 	bic.w	r2, r2, #1
 80016a6:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ac:	f003 021f 	and.w	r2, r3, #31
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b4:	2101      	movs	r1, #1
 80016b6:	fa01 f202 	lsl.w	r2, r1, r2
 80016ba:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80016c4:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d00c      	beq.n	80016e8 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80016dc:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80016e6:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2201      	movs	r2, #1
 80016ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2200      	movs	r2, #0
 80016f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80016f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3714      	adds	r7, #20
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr

08001706 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	b084      	sub	sp, #16
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800170e:	2300      	movs	r3, #0
 8001710:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001718:	b2db      	uxtb	r3, r3
 800171a:	2b02      	cmp	r3, #2
 800171c:	d00d      	beq.n	800173a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2204      	movs	r2, #4
 8001722:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2201      	movs	r2, #1
 8001728:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2200      	movs	r2, #0
 8001730:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	73fb      	strb	r3, [r7, #15]
 8001738:	e047      	b.n	80017ca <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f022 020e 	bic.w	r2, r2, #14
 8001748:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f022 0201 	bic.w	r2, r2, #1
 8001758:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001764:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001768:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176e:	f003 021f 	and.w	r2, r3, #31
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001776:	2101      	movs	r1, #1
 8001778:	fa01 f202 	lsl.w	r2, r1, r2
 800177c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001786:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800178c:	2b00      	cmp	r3, #0
 800178e:	d00c      	beq.n	80017aa <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800179a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800179e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80017a8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2201      	movs	r2, #1
 80017ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d003      	beq.n	80017ca <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	4798      	blx	r3
    }
  }
  return status;
 80017ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3710      	adds	r7, #16
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b087      	sub	sp, #28
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017de:	2300      	movs	r3, #0
 80017e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80017e2:	e15a      	b.n	8001a9a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	2101      	movs	r1, #1
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	fa01 f303 	lsl.w	r3, r1, r3
 80017f0:	4013      	ands	r3, r2
 80017f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	f000 814c 	beq.w	8001a94 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f003 0303 	and.w	r3, r3, #3
 8001804:	2b01      	cmp	r3, #1
 8001806:	d005      	beq.n	8001814 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001810:	2b02      	cmp	r3, #2
 8001812:	d130      	bne.n	8001876 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	2203      	movs	r2, #3
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	43db      	mvns	r3, r3
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	4013      	ands	r3, r2
 800182a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	68da      	ldr	r2, [r3, #12]
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	4313      	orrs	r3, r2
 800183c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	693a      	ldr	r2, [r7, #16]
 8001842:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800184a:	2201      	movs	r2, #1
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	43db      	mvns	r3, r3
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	4013      	ands	r3, r2
 8001858:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	091b      	lsrs	r3, r3, #4
 8001860:	f003 0201 	and.w	r2, r3, #1
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	fa02 f303 	lsl.w	r3, r2, r3
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	4313      	orrs	r3, r2
 800186e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f003 0303 	and.w	r3, r3, #3
 800187e:	2b03      	cmp	r3, #3
 8001880:	d017      	beq.n	80018b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	2203      	movs	r2, #3
 800188e:	fa02 f303 	lsl.w	r3, r2, r3
 8001892:	43db      	mvns	r3, r3
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	4013      	ands	r3, r2
 8001898:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	689a      	ldr	r2, [r3, #8]
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f003 0303 	and.w	r3, r3, #3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d123      	bne.n	8001906 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	08da      	lsrs	r2, r3, #3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	3208      	adds	r2, #8
 80018c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	220f      	movs	r2, #15
 80018d6:	fa02 f303 	lsl.w	r3, r2, r3
 80018da:	43db      	mvns	r3, r3
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	4013      	ands	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	691a      	ldr	r2, [r3, #16]
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	f003 0307 	and.w	r3, r3, #7
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	08da      	lsrs	r2, r3, #3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3208      	adds	r2, #8
 8001900:	6939      	ldr	r1, [r7, #16]
 8001902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	2203      	movs	r2, #3
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43db      	mvns	r3, r3
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4013      	ands	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	f003 0203 	and.w	r2, r3, #3
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	4313      	orrs	r3, r2
 8001932:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001942:	2b00      	cmp	r3, #0
 8001944:	f000 80a6 	beq.w	8001a94 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001948:	4b5b      	ldr	r3, [pc, #364]	; (8001ab8 <HAL_GPIO_Init+0x2e4>)
 800194a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800194c:	4a5a      	ldr	r2, [pc, #360]	; (8001ab8 <HAL_GPIO_Init+0x2e4>)
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	6613      	str	r3, [r2, #96]	; 0x60
 8001954:	4b58      	ldr	r3, [pc, #352]	; (8001ab8 <HAL_GPIO_Init+0x2e4>)
 8001956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	60bb      	str	r3, [r7, #8]
 800195e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001960:	4a56      	ldr	r2, [pc, #344]	; (8001abc <HAL_GPIO_Init+0x2e8>)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	089b      	lsrs	r3, r3, #2
 8001966:	3302      	adds	r3, #2
 8001968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800196c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	f003 0303 	and.w	r3, r3, #3
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	220f      	movs	r2, #15
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	4013      	ands	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800198a:	d01f      	beq.n	80019cc <HAL_GPIO_Init+0x1f8>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a4c      	ldr	r2, [pc, #304]	; (8001ac0 <HAL_GPIO_Init+0x2ec>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d019      	beq.n	80019c8 <HAL_GPIO_Init+0x1f4>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4a4b      	ldr	r2, [pc, #300]	; (8001ac4 <HAL_GPIO_Init+0x2f0>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d013      	beq.n	80019c4 <HAL_GPIO_Init+0x1f0>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a4a      	ldr	r2, [pc, #296]	; (8001ac8 <HAL_GPIO_Init+0x2f4>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d00d      	beq.n	80019c0 <HAL_GPIO_Init+0x1ec>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a49      	ldr	r2, [pc, #292]	; (8001acc <HAL_GPIO_Init+0x2f8>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d007      	beq.n	80019bc <HAL_GPIO_Init+0x1e8>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a48      	ldr	r2, [pc, #288]	; (8001ad0 <HAL_GPIO_Init+0x2fc>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d101      	bne.n	80019b8 <HAL_GPIO_Init+0x1e4>
 80019b4:	2305      	movs	r3, #5
 80019b6:	e00a      	b.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019b8:	2306      	movs	r3, #6
 80019ba:	e008      	b.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019bc:	2304      	movs	r3, #4
 80019be:	e006      	b.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019c0:	2303      	movs	r3, #3
 80019c2:	e004      	b.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019c4:	2302      	movs	r3, #2
 80019c6:	e002      	b.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019c8:	2301      	movs	r3, #1
 80019ca:	e000      	b.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019cc:	2300      	movs	r3, #0
 80019ce:	697a      	ldr	r2, [r7, #20]
 80019d0:	f002 0203 	and.w	r2, r2, #3
 80019d4:	0092      	lsls	r2, r2, #2
 80019d6:	4093      	lsls	r3, r2
 80019d8:	693a      	ldr	r2, [r7, #16]
 80019da:	4313      	orrs	r3, r2
 80019dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019de:	4937      	ldr	r1, [pc, #220]	; (8001abc <HAL_GPIO_Init+0x2e8>)
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	089b      	lsrs	r3, r3, #2
 80019e4:	3302      	adds	r3, #2
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019ec:	4b39      	ldr	r3, [pc, #228]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	43db      	mvns	r3, r3
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	4013      	ands	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d003      	beq.n	8001a10 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a10:	4a30      	ldr	r2, [pc, #192]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a16:	4b2f      	ldr	r3, [pc, #188]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	4013      	ands	r3, r2
 8001a24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d003      	beq.n	8001a3a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a3a:	4a26      	ldr	r2, [pc, #152]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001a40:	4b24      	ldr	r3, [pc, #144]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	43db      	mvns	r3, r3
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d003      	beq.n	8001a64 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001a5c:	693a      	ldr	r2, [r7, #16]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a64:	4a1b      	ldr	r2, [pc, #108]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001a6a:	4b1a      	ldr	r3, [pc, #104]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	43db      	mvns	r3, r3
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	4013      	ands	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d003      	beq.n	8001a8e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a8e:	4a11      	ldr	r2, [pc, #68]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	3301      	adds	r3, #1
 8001a98:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	f47f ae9d 	bne.w	80017e4 <HAL_GPIO_Init+0x10>
  }
}
 8001aaa:	bf00      	nop
 8001aac:	bf00      	nop
 8001aae:	371c      	adds	r7, #28
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40010000 	.word	0x40010000
 8001ac0:	48000400 	.word	0x48000400
 8001ac4:	48000800 	.word	0x48000800
 8001ac8:	48000c00 	.word	0x48000c00
 8001acc:	48001000 	.word	0x48001000
 8001ad0:	48001400 	.word	0x48001400
 8001ad4:	40010400 	.word	0x40010400

08001ad8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	807b      	strh	r3, [r7, #2]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ae8:	787b      	ldrb	r3, [r7, #1]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d003      	beq.n	8001af6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001aee:	887a      	ldrh	r2, [r7, #2]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001af4:	e002      	b.n	8001afc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001af6:	887a      	ldrh	r2, [r7, #2]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001afc:	bf00      	nop
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	460b      	mov	r3, r1
 8001b12:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b1a:	887a      	ldrh	r2, [r7, #2]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	041a      	lsls	r2, r3, #16
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	43d9      	mvns	r1, r3
 8001b26:	887b      	ldrh	r3, [r7, #2]
 8001b28:	400b      	ands	r3, r1
 8001b2a:	431a      	orrs	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	619a      	str	r2, [r3, #24]
}
 8001b30:	bf00      	nop
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001b46:	4b08      	ldr	r3, [pc, #32]	; (8001b68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b48:	695a      	ldr	r2, [r3, #20]
 8001b4a:	88fb      	ldrh	r3, [r7, #6]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d006      	beq.n	8001b60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b52:	4a05      	ldr	r2, [pc, #20]	; (8001b68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b54:	88fb      	ldrh	r3, [r7, #6]
 8001b56:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b58:	88fb      	ldrh	r3, [r7, #6]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 f806 	bl	8001b6c <HAL_GPIO_EXTI_Callback>
  }
}
 8001b60:	bf00      	nop
 8001b62:	3708      	adds	r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40010400 	.word	0x40010400

08001b6c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
	...

08001b84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d141      	bne.n	8001c16 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b92:	4b4b      	ldr	r3, [pc, #300]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001b9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b9e:	d131      	bne.n	8001c04 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ba0:	4b47      	ldr	r3, [pc, #284]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ba6:	4a46      	ldr	r2, [pc, #280]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ba8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001bac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bb0:	4b43      	ldr	r3, [pc, #268]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001bb8:	4a41      	ldr	r2, [pc, #260]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bbe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001bc0:	4b40      	ldr	r3, [pc, #256]	; (8001cc4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2232      	movs	r2, #50	; 0x32
 8001bc6:	fb02 f303 	mul.w	r3, r2, r3
 8001bca:	4a3f      	ldr	r2, [pc, #252]	; (8001cc8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd0:	0c9b      	lsrs	r3, r3, #18
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001bd6:	e002      	b.n	8001bde <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001bde:	4b38      	ldr	r3, [pc, #224]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001be6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bea:	d102      	bne.n	8001bf2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d1f2      	bne.n	8001bd8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001bf2:	4b33      	ldr	r3, [pc, #204]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bfe:	d158      	bne.n	8001cb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001c00:	2303      	movs	r3, #3
 8001c02:	e057      	b.n	8001cb4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c04:	4b2e      	ldr	r3, [pc, #184]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c0a:	4a2d      	ldr	r2, [pc, #180]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c10:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001c14:	e04d      	b.n	8001cb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c1c:	d141      	bne.n	8001ca2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c1e:	4b28      	ldr	r3, [pc, #160]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c2a:	d131      	bne.n	8001c90 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c2c:	4b24      	ldr	r3, [pc, #144]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c32:	4a23      	ldr	r2, [pc, #140]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c38:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c3c:	4b20      	ldr	r3, [pc, #128]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001c44:	4a1e      	ldr	r2, [pc, #120]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c4a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c4c:	4b1d      	ldr	r3, [pc, #116]	; (8001cc4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2232      	movs	r2, #50	; 0x32
 8001c52:	fb02 f303 	mul.w	r3, r2, r3
 8001c56:	4a1c      	ldr	r2, [pc, #112]	; (8001cc8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001c58:	fba2 2303 	umull	r2, r3, r2, r3
 8001c5c:	0c9b      	lsrs	r3, r3, #18
 8001c5e:	3301      	adds	r3, #1
 8001c60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c62:	e002      	b.n	8001c6a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	3b01      	subs	r3, #1
 8001c68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c6a:	4b15      	ldr	r3, [pc, #84]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c6c:	695b      	ldr	r3, [r3, #20]
 8001c6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c76:	d102      	bne.n	8001c7e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1f2      	bne.n	8001c64 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c7e:	4b10      	ldr	r3, [pc, #64]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c80:	695b      	ldr	r3, [r3, #20]
 8001c82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c8a:	d112      	bne.n	8001cb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e011      	b.n	8001cb4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c90:	4b0b      	ldr	r3, [pc, #44]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c96:	4a0a      	ldr	r2, [pc, #40]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c9c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001ca0:	e007      	b.n	8001cb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ca2:	4b07      	ldr	r3, [pc, #28]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001caa:	4a05      	ldr	r2, [pc, #20]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cb0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3714      	adds	r7, #20
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	40007000 	.word	0x40007000
 8001cc4:	20000000 	.word	0x20000000
 8001cc8:	431bde83 	.word	0x431bde83

08001ccc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001cd0:	4b05      	ldr	r3, [pc, #20]	; (8001ce8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	4a04      	ldr	r2, [pc, #16]	; (8001ce8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001cd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cda:	6093      	str	r3, [r2, #8]
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40007000 	.word	0x40007000

08001cec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b088      	sub	sp, #32
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e306      	b.n	800230c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d075      	beq.n	8001df6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d0a:	4b97      	ldr	r3, [pc, #604]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	f003 030c 	and.w	r3, r3, #12
 8001d12:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d14:	4b94      	ldr	r3, [pc, #592]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	f003 0303 	and.w	r3, r3, #3
 8001d1c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	2b0c      	cmp	r3, #12
 8001d22:	d102      	bne.n	8001d2a <HAL_RCC_OscConfig+0x3e>
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	2b03      	cmp	r3, #3
 8001d28:	d002      	beq.n	8001d30 <HAL_RCC_OscConfig+0x44>
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	2b08      	cmp	r3, #8
 8001d2e:	d10b      	bne.n	8001d48 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d30:	4b8d      	ldr	r3, [pc, #564]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d05b      	beq.n	8001df4 <HAL_RCC_OscConfig+0x108>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d157      	bne.n	8001df4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e2e1      	b.n	800230c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d50:	d106      	bne.n	8001d60 <HAL_RCC_OscConfig+0x74>
 8001d52:	4b85      	ldr	r3, [pc, #532]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a84      	ldr	r2, [pc, #528]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d5c:	6013      	str	r3, [r2, #0]
 8001d5e:	e01d      	b.n	8001d9c <HAL_RCC_OscConfig+0xb0>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d68:	d10c      	bne.n	8001d84 <HAL_RCC_OscConfig+0x98>
 8001d6a:	4b7f      	ldr	r3, [pc, #508]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a7e      	ldr	r2, [pc, #504]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d74:	6013      	str	r3, [r2, #0]
 8001d76:	4b7c      	ldr	r3, [pc, #496]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a7b      	ldr	r2, [pc, #492]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d80:	6013      	str	r3, [r2, #0]
 8001d82:	e00b      	b.n	8001d9c <HAL_RCC_OscConfig+0xb0>
 8001d84:	4b78      	ldr	r3, [pc, #480]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a77      	ldr	r2, [pc, #476]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d8e:	6013      	str	r3, [r2, #0]
 8001d90:	4b75      	ldr	r3, [pc, #468]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a74      	ldr	r2, [pc, #464]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001d96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d013      	beq.n	8001dcc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da4:	f7ff fb48 	bl	8001438 <HAL_GetTick>
 8001da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001daa:	e008      	b.n	8001dbe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dac:	f7ff fb44 	bl	8001438 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	2b64      	cmp	r3, #100	; 0x64
 8001db8:	d901      	bls.n	8001dbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e2a6      	b.n	800230c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001dbe:	4b6a      	ldr	r3, [pc, #424]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d0f0      	beq.n	8001dac <HAL_RCC_OscConfig+0xc0>
 8001dca:	e014      	b.n	8001df6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dcc:	f7ff fb34 	bl	8001438 <HAL_GetTick>
 8001dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dd2:	e008      	b.n	8001de6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dd4:	f7ff fb30 	bl	8001438 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b64      	cmp	r3, #100	; 0x64
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e292      	b.n	800230c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001de6:	4b60      	ldr	r3, [pc, #384]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1f0      	bne.n	8001dd4 <HAL_RCC_OscConfig+0xe8>
 8001df2:	e000      	b.n	8001df6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001df4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d075      	beq.n	8001eee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e02:	4b59      	ldr	r3, [pc, #356]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f003 030c 	and.w	r3, r3, #12
 8001e0a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e0c:	4b56      	ldr	r3, [pc, #344]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	f003 0303 	and.w	r3, r3, #3
 8001e14:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	2b0c      	cmp	r3, #12
 8001e1a:	d102      	bne.n	8001e22 <HAL_RCC_OscConfig+0x136>
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d002      	beq.n	8001e28 <HAL_RCC_OscConfig+0x13c>
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	2b04      	cmp	r3, #4
 8001e26:	d11f      	bne.n	8001e68 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e28:	4b4f      	ldr	r3, [pc, #316]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d005      	beq.n	8001e40 <HAL_RCC_OscConfig+0x154>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d101      	bne.n	8001e40 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e265      	b.n	800230c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e40:	4b49      	ldr	r3, [pc, #292]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	691b      	ldr	r3, [r3, #16]
 8001e4c:	061b      	lsls	r3, r3, #24
 8001e4e:	4946      	ldr	r1, [pc, #280]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e54:	4b45      	ldr	r3, [pc, #276]	; (8001f6c <HAL_RCC_OscConfig+0x280>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7fe ff07 	bl	8000c6c <HAL_InitTick>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d043      	beq.n	8001eec <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e251      	b.n	800230c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d023      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e70:	4b3d      	ldr	r3, [pc, #244]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a3c      	ldr	r2, [pc, #240]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001e76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e7c:	f7ff fadc 	bl	8001438 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e84:	f7ff fad8 	bl	8001438 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e23a      	b.n	800230c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e96:	4b34      	ldr	r3, [pc, #208]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0f0      	beq.n	8001e84 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea2:	4b31      	ldr	r3, [pc, #196]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	061b      	lsls	r3, r3, #24
 8001eb0:	492d      	ldr	r1, [pc, #180]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	604b      	str	r3, [r1, #4]
 8001eb6:	e01a      	b.n	8001eee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eb8:	4b2b      	ldr	r3, [pc, #172]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a2a      	ldr	r2, [pc, #168]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001ebe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ec2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec4:	f7ff fab8 	bl	8001438 <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ecc:	f7ff fab4 	bl	8001438 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e216      	b.n	800230c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ede:	4b22      	ldr	r3, [pc, #136]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1f0      	bne.n	8001ecc <HAL_RCC_OscConfig+0x1e0>
 8001eea:	e000      	b.n	8001eee <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001eec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0308 	and.w	r3, r3, #8
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d041      	beq.n	8001f7e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	695b      	ldr	r3, [r3, #20]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d01c      	beq.n	8001f3c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f02:	4b19      	ldr	r3, [pc, #100]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001f04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f08:	4a17      	ldr	r2, [pc, #92]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f12:	f7ff fa91 	bl	8001438 <HAL_GetTick>
 8001f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f18:	e008      	b.n	8001f2c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f1a:	f7ff fa8d 	bl	8001438 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e1ef      	b.n	800230c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f2c:	4b0e      	ldr	r3, [pc, #56]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001f2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d0ef      	beq.n	8001f1a <HAL_RCC_OscConfig+0x22e>
 8001f3a:	e020      	b.n	8001f7e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f3c:	4b0a      	ldr	r3, [pc, #40]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f42:	4a09      	ldr	r2, [pc, #36]	; (8001f68 <HAL_RCC_OscConfig+0x27c>)
 8001f44:	f023 0301 	bic.w	r3, r3, #1
 8001f48:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f4c:	f7ff fa74 	bl	8001438 <HAL_GetTick>
 8001f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f52:	e00d      	b.n	8001f70 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f54:	f7ff fa70 	bl	8001438 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d906      	bls.n	8001f70 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e1d2      	b.n	800230c <HAL_RCC_OscConfig+0x620>
 8001f66:	bf00      	nop
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f70:	4b8c      	ldr	r3, [pc, #560]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8001f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1ea      	bne.n	8001f54 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0304 	and.w	r3, r3, #4
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f000 80a6 	beq.w	80020d8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f90:	4b84      	ldr	r3, [pc, #528]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8001f92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d101      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x2b4>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e000      	b.n	8001fa2 <HAL_RCC_OscConfig+0x2b6>
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d00d      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fa6:	4b7f      	ldr	r3, [pc, #508]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8001fa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001faa:	4a7e      	ldr	r2, [pc, #504]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8001fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb0:	6593      	str	r3, [r2, #88]	; 0x58
 8001fb2:	4b7c      	ldr	r3, [pc, #496]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8001fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fc2:	4b79      	ldr	r3, [pc, #484]	; (80021a8 <HAL_RCC_OscConfig+0x4bc>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d118      	bne.n	8002000 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fce:	4b76      	ldr	r3, [pc, #472]	; (80021a8 <HAL_RCC_OscConfig+0x4bc>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a75      	ldr	r2, [pc, #468]	; (80021a8 <HAL_RCC_OscConfig+0x4bc>)
 8001fd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fda:	f7ff fa2d 	bl	8001438 <HAL_GetTick>
 8001fde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fe0:	e008      	b.n	8001ff4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fe2:	f7ff fa29 	bl	8001438 <HAL_GetTick>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d901      	bls.n	8001ff4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e18b      	b.n	800230c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ff4:	4b6c      	ldr	r3, [pc, #432]	; (80021a8 <HAL_RCC_OscConfig+0x4bc>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d0f0      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d108      	bne.n	800201a <HAL_RCC_OscConfig+0x32e>
 8002008:	4b66      	ldr	r3, [pc, #408]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 800200a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800200e:	4a65      	ldr	r2, [pc, #404]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002018:	e024      	b.n	8002064 <HAL_RCC_OscConfig+0x378>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	2b05      	cmp	r3, #5
 8002020:	d110      	bne.n	8002044 <HAL_RCC_OscConfig+0x358>
 8002022:	4b60      	ldr	r3, [pc, #384]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8002024:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002028:	4a5e      	ldr	r2, [pc, #376]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 800202a:	f043 0304 	orr.w	r3, r3, #4
 800202e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002032:	4b5c      	ldr	r3, [pc, #368]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8002034:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002038:	4a5a      	ldr	r2, [pc, #360]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 800203a:	f043 0301 	orr.w	r3, r3, #1
 800203e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002042:	e00f      	b.n	8002064 <HAL_RCC_OscConfig+0x378>
 8002044:	4b57      	ldr	r3, [pc, #348]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8002046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800204a:	4a56      	ldr	r2, [pc, #344]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 800204c:	f023 0301 	bic.w	r3, r3, #1
 8002050:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002054:	4b53      	ldr	r3, [pc, #332]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8002056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800205a:	4a52      	ldr	r2, [pc, #328]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 800205c:	f023 0304 	bic.w	r3, r3, #4
 8002060:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d016      	beq.n	800209a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800206c:	f7ff f9e4 	bl	8001438 <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002072:	e00a      	b.n	800208a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002074:	f7ff f9e0 	bl	8001438 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002082:	4293      	cmp	r3, r2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e140      	b.n	800230c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800208a:	4b46      	ldr	r3, [pc, #280]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 800208c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d0ed      	beq.n	8002074 <HAL_RCC_OscConfig+0x388>
 8002098:	e015      	b.n	80020c6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800209a:	f7ff f9cd 	bl	8001438 <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020a0:	e00a      	b.n	80020b8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020a2:	f7ff f9c9 	bl	8001438 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e129      	b.n	800230c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020b8:	4b3a      	ldr	r3, [pc, #232]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 80020ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1ed      	bne.n	80020a2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80020c6:	7ffb      	ldrb	r3, [r7, #31]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d105      	bne.n	80020d8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020cc:	4b35      	ldr	r3, [pc, #212]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 80020ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020d0:	4a34      	ldr	r2, [pc, #208]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 80020d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020d6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0320 	and.w	r3, r3, #32
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d03c      	beq.n	800215e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d01c      	beq.n	8002126 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80020ec:	4b2d      	ldr	r3, [pc, #180]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 80020ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020f2:	4a2c      	ldr	r2, [pc, #176]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 80020f4:	f043 0301 	orr.w	r3, r3, #1
 80020f8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020fc:	f7ff f99c 	bl	8001438 <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002104:	f7ff f998 	bl	8001438 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e0fa      	b.n	800230c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002116:	4b23      	ldr	r3, [pc, #140]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8002118:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800211c:	f003 0302 	and.w	r3, r3, #2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d0ef      	beq.n	8002104 <HAL_RCC_OscConfig+0x418>
 8002124:	e01b      	b.n	800215e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002126:	4b1f      	ldr	r3, [pc, #124]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8002128:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800212c:	4a1d      	ldr	r2, [pc, #116]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 800212e:	f023 0301 	bic.w	r3, r3, #1
 8002132:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002136:	f7ff f97f 	bl	8001438 <HAL_GetTick>
 800213a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800213c:	e008      	b.n	8002150 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800213e:	f7ff f97b 	bl	8001438 <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d901      	bls.n	8002150 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e0dd      	b.n	800230c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002150:	4b14      	ldr	r3, [pc, #80]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8002152:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1ef      	bne.n	800213e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	2b00      	cmp	r3, #0
 8002164:	f000 80d1 	beq.w	800230a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002168:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f003 030c 	and.w	r3, r3, #12
 8002170:	2b0c      	cmp	r3, #12
 8002172:	f000 808b 	beq.w	800228c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	69db      	ldr	r3, [r3, #28]
 800217a:	2b02      	cmp	r3, #2
 800217c:	d15e      	bne.n	800223c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a08      	ldr	r2, [pc, #32]	; (80021a4 <HAL_RCC_OscConfig+0x4b8>)
 8002184:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002188:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800218a:	f7ff f955 	bl	8001438 <HAL_GetTick>
 800218e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002190:	e00c      	b.n	80021ac <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002192:	f7ff f951 	bl	8001438 <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	2b02      	cmp	r3, #2
 800219e:	d905      	bls.n	80021ac <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e0b3      	b.n	800230c <HAL_RCC_OscConfig+0x620>
 80021a4:	40021000 	.word	0x40021000
 80021a8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021ac:	4b59      	ldr	r3, [pc, #356]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d1ec      	bne.n	8002192 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021b8:	4b56      	ldr	r3, [pc, #344]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 80021ba:	68da      	ldr	r2, [r3, #12]
 80021bc:	4b56      	ldr	r3, [pc, #344]	; (8002318 <HAL_RCC_OscConfig+0x62c>)
 80021be:	4013      	ands	r3, r2
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	6a11      	ldr	r1, [r2, #32]
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80021c8:	3a01      	subs	r2, #1
 80021ca:	0112      	lsls	r2, r2, #4
 80021cc:	4311      	orrs	r1, r2
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80021d2:	0212      	lsls	r2, r2, #8
 80021d4:	4311      	orrs	r1, r2
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80021da:	0852      	lsrs	r2, r2, #1
 80021dc:	3a01      	subs	r2, #1
 80021de:	0552      	lsls	r2, r2, #21
 80021e0:	4311      	orrs	r1, r2
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80021e6:	0852      	lsrs	r2, r2, #1
 80021e8:	3a01      	subs	r2, #1
 80021ea:	0652      	lsls	r2, r2, #25
 80021ec:	4311      	orrs	r1, r2
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80021f2:	06d2      	lsls	r2, r2, #27
 80021f4:	430a      	orrs	r2, r1
 80021f6:	4947      	ldr	r1, [pc, #284]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021fc:	4b45      	ldr	r3, [pc, #276]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a44      	ldr	r2, [pc, #272]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 8002202:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002206:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002208:	4b42      	ldr	r3, [pc, #264]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	4a41      	ldr	r2, [pc, #260]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 800220e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002212:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002214:	f7ff f910 	bl	8001438 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800221c:	f7ff f90c 	bl	8001438 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b02      	cmp	r3, #2
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e06e      	b.n	800230c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800222e:	4b39      	ldr	r3, [pc, #228]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d0f0      	beq.n	800221c <HAL_RCC_OscConfig+0x530>
 800223a:	e066      	b.n	800230a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800223c:	4b35      	ldr	r3, [pc, #212]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a34      	ldr	r2, [pc, #208]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 8002242:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002246:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002248:	4b32      	ldr	r3, [pc, #200]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	4a31      	ldr	r2, [pc, #196]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 800224e:	f023 0303 	bic.w	r3, r3, #3
 8002252:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002254:	4b2f      	ldr	r3, [pc, #188]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	4a2e      	ldr	r2, [pc, #184]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 800225a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800225e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002262:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002264:	f7ff f8e8 	bl	8001438 <HAL_GetTick>
 8002268:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800226a:	e008      	b.n	800227e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800226c:	f7ff f8e4 	bl	8001438 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d901      	bls.n	800227e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e046      	b.n	800230c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800227e:	4b25      	ldr	r3, [pc, #148]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1f0      	bne.n	800226c <HAL_RCC_OscConfig+0x580>
 800228a:	e03e      	b.n	800230a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	69db      	ldr	r3, [r3, #28]
 8002290:	2b01      	cmp	r3, #1
 8002292:	d101      	bne.n	8002298 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e039      	b.n	800230c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002298:	4b1e      	ldr	r3, [pc, #120]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	f003 0203 	and.w	r2, r3, #3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a1b      	ldr	r3, [r3, #32]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d12c      	bne.n	8002306 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b6:	3b01      	subs	r3, #1
 80022b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d123      	bne.n	8002306 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d11b      	bne.n	8002306 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022d8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80022da:	429a      	cmp	r2, r3
 80022dc:	d113      	bne.n	8002306 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e8:	085b      	lsrs	r3, r3, #1
 80022ea:	3b01      	subs	r3, #1
 80022ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d109      	bne.n	8002306 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022fc:	085b      	lsrs	r3, r3, #1
 80022fe:	3b01      	subs	r3, #1
 8002300:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002302:	429a      	cmp	r2, r3
 8002304:	d001      	beq.n	800230a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e000      	b.n	800230c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800230a:	2300      	movs	r3, #0
}
 800230c:	4618      	mov	r0, r3
 800230e:	3720      	adds	r7, #32
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40021000 	.word	0x40021000
 8002318:	019f800c 	.word	0x019f800c

0800231c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b086      	sub	sp, #24
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002326:	2300      	movs	r3, #0
 8002328:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d101      	bne.n	8002334 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e11e      	b.n	8002572 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002334:	4b91      	ldr	r3, [pc, #580]	; (800257c <HAL_RCC_ClockConfig+0x260>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 030f 	and.w	r3, r3, #15
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	429a      	cmp	r2, r3
 8002340:	d910      	bls.n	8002364 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002342:	4b8e      	ldr	r3, [pc, #568]	; (800257c <HAL_RCC_ClockConfig+0x260>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f023 020f 	bic.w	r2, r3, #15
 800234a:	498c      	ldr	r1, [pc, #560]	; (800257c <HAL_RCC_ClockConfig+0x260>)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	4313      	orrs	r3, r2
 8002350:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002352:	4b8a      	ldr	r3, [pc, #552]	; (800257c <HAL_RCC_ClockConfig+0x260>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 030f 	and.w	r3, r3, #15
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	429a      	cmp	r2, r3
 800235e:	d001      	beq.n	8002364 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e106      	b.n	8002572 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b00      	cmp	r3, #0
 800236e:	d073      	beq.n	8002458 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b03      	cmp	r3, #3
 8002376:	d129      	bne.n	80023cc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002378:	4b81      	ldr	r3, [pc, #516]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e0f4      	b.n	8002572 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002388:	f000 f9d0 	bl	800272c <RCC_GetSysClockFreqFromPLLSource>
 800238c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	4a7c      	ldr	r2, [pc, #496]	; (8002584 <HAL_RCC_ClockConfig+0x268>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d93f      	bls.n	8002416 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002396:	4b7a      	ldr	r3, [pc, #488]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d009      	beq.n	80023b6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d033      	beq.n	8002416 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d12f      	bne.n	8002416 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80023b6:	4b72      	ldr	r3, [pc, #456]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023be:	4a70      	ldr	r2, [pc, #448]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 80023c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80023c6:	2380      	movs	r3, #128	; 0x80
 80023c8:	617b      	str	r3, [r7, #20]
 80023ca:	e024      	b.n	8002416 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d107      	bne.n	80023e4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023d4:	4b6a      	ldr	r3, [pc, #424]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d109      	bne.n	80023f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e0c6      	b.n	8002572 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023e4:	4b66      	ldr	r3, [pc, #408]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d101      	bne.n	80023f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e0be      	b.n	8002572 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80023f4:	f000 f8ce 	bl	8002594 <HAL_RCC_GetSysClockFreq>
 80023f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	4a61      	ldr	r2, [pc, #388]	; (8002584 <HAL_RCC_ClockConfig+0x268>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d909      	bls.n	8002416 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002402:	4b5f      	ldr	r3, [pc, #380]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800240a:	4a5d      	ldr	r2, [pc, #372]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 800240c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002410:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002412:	2380      	movs	r3, #128	; 0x80
 8002414:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002416:	4b5a      	ldr	r3, [pc, #360]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	f023 0203 	bic.w	r2, r3, #3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	4957      	ldr	r1, [pc, #348]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 8002424:	4313      	orrs	r3, r2
 8002426:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002428:	f7ff f806 	bl	8001438 <HAL_GetTick>
 800242c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242e:	e00a      	b.n	8002446 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002430:	f7ff f802 	bl	8001438 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	f241 3288 	movw	r2, #5000	; 0x1388
 800243e:	4293      	cmp	r3, r2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e095      	b.n	8002572 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002446:	4b4e      	ldr	r3, [pc, #312]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f003 020c 	and.w	r2, r3, #12
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	429a      	cmp	r2, r3
 8002456:	d1eb      	bne.n	8002430 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0302 	and.w	r3, r3, #2
 8002460:	2b00      	cmp	r3, #0
 8002462:	d023      	beq.n	80024ac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	2b00      	cmp	r3, #0
 800246e:	d005      	beq.n	800247c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002470:	4b43      	ldr	r3, [pc, #268]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	4a42      	ldr	r2, [pc, #264]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 8002476:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800247a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0308 	and.w	r3, r3, #8
 8002484:	2b00      	cmp	r3, #0
 8002486:	d007      	beq.n	8002498 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002488:	4b3d      	ldr	r3, [pc, #244]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002490:	4a3b      	ldr	r2, [pc, #236]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 8002492:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002496:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002498:	4b39      	ldr	r3, [pc, #228]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	4936      	ldr	r1, [pc, #216]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	608b      	str	r3, [r1, #8]
 80024aa:	e008      	b.n	80024be <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	2b80      	cmp	r3, #128	; 0x80
 80024b0:	d105      	bne.n	80024be <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80024b2:	4b33      	ldr	r3, [pc, #204]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	4a32      	ldr	r2, [pc, #200]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 80024b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024bc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024be:	4b2f      	ldr	r3, [pc, #188]	; (800257c <HAL_RCC_ClockConfig+0x260>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 030f 	and.w	r3, r3, #15
 80024c6:	683a      	ldr	r2, [r7, #0]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d21d      	bcs.n	8002508 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024cc:	4b2b      	ldr	r3, [pc, #172]	; (800257c <HAL_RCC_ClockConfig+0x260>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f023 020f 	bic.w	r2, r3, #15
 80024d4:	4929      	ldr	r1, [pc, #164]	; (800257c <HAL_RCC_ClockConfig+0x260>)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	4313      	orrs	r3, r2
 80024da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80024dc:	f7fe ffac 	bl	8001438 <HAL_GetTick>
 80024e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e2:	e00a      	b.n	80024fa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024e4:	f7fe ffa8 	bl	8001438 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e03b      	b.n	8002572 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024fa:	4b20      	ldr	r3, [pc, #128]	; (800257c <HAL_RCC_ClockConfig+0x260>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 030f 	and.w	r3, r3, #15
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	429a      	cmp	r2, r3
 8002506:	d1ed      	bne.n	80024e4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0304 	and.w	r3, r3, #4
 8002510:	2b00      	cmp	r3, #0
 8002512:	d008      	beq.n	8002526 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002514:	4b1a      	ldr	r3, [pc, #104]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	4917      	ldr	r1, [pc, #92]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 8002522:	4313      	orrs	r3, r2
 8002524:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0308 	and.w	r3, r3, #8
 800252e:	2b00      	cmp	r3, #0
 8002530:	d009      	beq.n	8002546 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002532:	4b13      	ldr	r3, [pc, #76]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	00db      	lsls	r3, r3, #3
 8002540:	490f      	ldr	r1, [pc, #60]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 8002542:	4313      	orrs	r3, r2
 8002544:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002546:	f000 f825 	bl	8002594 <HAL_RCC_GetSysClockFreq>
 800254a:	4602      	mov	r2, r0
 800254c:	4b0c      	ldr	r3, [pc, #48]	; (8002580 <HAL_RCC_ClockConfig+0x264>)
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	091b      	lsrs	r3, r3, #4
 8002552:	f003 030f 	and.w	r3, r3, #15
 8002556:	490c      	ldr	r1, [pc, #48]	; (8002588 <HAL_RCC_ClockConfig+0x26c>)
 8002558:	5ccb      	ldrb	r3, [r1, r3]
 800255a:	f003 031f 	and.w	r3, r3, #31
 800255e:	fa22 f303 	lsr.w	r3, r2, r3
 8002562:	4a0a      	ldr	r2, [pc, #40]	; (800258c <HAL_RCC_ClockConfig+0x270>)
 8002564:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002566:	4b0a      	ldr	r3, [pc, #40]	; (8002590 <HAL_RCC_ClockConfig+0x274>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7fe fb7e 	bl	8000c6c <HAL_InitTick>
 8002570:	4603      	mov	r3, r0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3718      	adds	r7, #24
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40022000 	.word	0x40022000
 8002580:	40021000 	.word	0x40021000
 8002584:	04c4b400 	.word	0x04c4b400
 8002588:	08008110 	.word	0x08008110
 800258c:	20000000 	.word	0x20000000
 8002590:	20000004 	.word	0x20000004

08002594 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002594:	b480      	push	{r7}
 8002596:	b087      	sub	sp, #28
 8002598:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800259a:	4b2c      	ldr	r3, [pc, #176]	; (800264c <HAL_RCC_GetSysClockFreq+0xb8>)
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f003 030c 	and.w	r3, r3, #12
 80025a2:	2b04      	cmp	r3, #4
 80025a4:	d102      	bne.n	80025ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80025a6:	4b2a      	ldr	r3, [pc, #168]	; (8002650 <HAL_RCC_GetSysClockFreq+0xbc>)
 80025a8:	613b      	str	r3, [r7, #16]
 80025aa:	e047      	b.n	800263c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80025ac:	4b27      	ldr	r3, [pc, #156]	; (800264c <HAL_RCC_GetSysClockFreq+0xb8>)
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f003 030c 	and.w	r3, r3, #12
 80025b4:	2b08      	cmp	r3, #8
 80025b6:	d102      	bne.n	80025be <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80025b8:	4b26      	ldr	r3, [pc, #152]	; (8002654 <HAL_RCC_GetSysClockFreq+0xc0>)
 80025ba:	613b      	str	r3, [r7, #16]
 80025bc:	e03e      	b.n	800263c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80025be:	4b23      	ldr	r3, [pc, #140]	; (800264c <HAL_RCC_GetSysClockFreq+0xb8>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f003 030c 	and.w	r3, r3, #12
 80025c6:	2b0c      	cmp	r3, #12
 80025c8:	d136      	bne.n	8002638 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80025ca:	4b20      	ldr	r3, [pc, #128]	; (800264c <HAL_RCC_GetSysClockFreq+0xb8>)
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	f003 0303 	and.w	r3, r3, #3
 80025d2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80025d4:	4b1d      	ldr	r3, [pc, #116]	; (800264c <HAL_RCC_GetSysClockFreq+0xb8>)
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	091b      	lsrs	r3, r3, #4
 80025da:	f003 030f 	and.w	r3, r3, #15
 80025de:	3301      	adds	r3, #1
 80025e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2b03      	cmp	r3, #3
 80025e6:	d10c      	bne.n	8002602 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025e8:	4a1a      	ldr	r2, [pc, #104]	; (8002654 <HAL_RCC_GetSysClockFreq+0xc0>)
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f0:	4a16      	ldr	r2, [pc, #88]	; (800264c <HAL_RCC_GetSysClockFreq+0xb8>)
 80025f2:	68d2      	ldr	r2, [r2, #12]
 80025f4:	0a12      	lsrs	r2, r2, #8
 80025f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025fa:	fb02 f303 	mul.w	r3, r2, r3
 80025fe:	617b      	str	r3, [r7, #20]
      break;
 8002600:	e00c      	b.n	800261c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002602:	4a13      	ldr	r2, [pc, #76]	; (8002650 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	fbb2 f3f3 	udiv	r3, r2, r3
 800260a:	4a10      	ldr	r2, [pc, #64]	; (800264c <HAL_RCC_GetSysClockFreq+0xb8>)
 800260c:	68d2      	ldr	r2, [r2, #12]
 800260e:	0a12      	lsrs	r2, r2, #8
 8002610:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002614:	fb02 f303 	mul.w	r3, r2, r3
 8002618:	617b      	str	r3, [r7, #20]
      break;
 800261a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800261c:	4b0b      	ldr	r3, [pc, #44]	; (800264c <HAL_RCC_GetSysClockFreq+0xb8>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	0e5b      	lsrs	r3, r3, #25
 8002622:	f003 0303 	and.w	r3, r3, #3
 8002626:	3301      	adds	r3, #1
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800262c:	697a      	ldr	r2, [r7, #20]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	fbb2 f3f3 	udiv	r3, r2, r3
 8002634:	613b      	str	r3, [r7, #16]
 8002636:	e001      	b.n	800263c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002638:	2300      	movs	r3, #0
 800263a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800263c:	693b      	ldr	r3, [r7, #16]
}
 800263e:	4618      	mov	r0, r3
 8002640:	371c      	adds	r7, #28
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	40021000 	.word	0x40021000
 8002650:	00f42400 	.word	0x00f42400
 8002654:	016e3600 	.word	0x016e3600

08002658 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800265c:	4b03      	ldr	r3, [pc, #12]	; (800266c <HAL_RCC_GetHCLKFreq+0x14>)
 800265e:	681b      	ldr	r3, [r3, #0]
}
 8002660:	4618      	mov	r0, r3
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	20000000 	.word	0x20000000

08002670 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002674:	f7ff fff0 	bl	8002658 <HAL_RCC_GetHCLKFreq>
 8002678:	4602      	mov	r2, r0
 800267a:	4b06      	ldr	r3, [pc, #24]	; (8002694 <HAL_RCC_GetPCLK1Freq+0x24>)
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	0a1b      	lsrs	r3, r3, #8
 8002680:	f003 0307 	and.w	r3, r3, #7
 8002684:	4904      	ldr	r1, [pc, #16]	; (8002698 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002686:	5ccb      	ldrb	r3, [r1, r3]
 8002688:	f003 031f 	and.w	r3, r3, #31
 800268c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002690:	4618      	mov	r0, r3
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40021000 	.word	0x40021000
 8002698:	08008120 	.word	0x08008120

0800269c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80026a0:	f7ff ffda 	bl	8002658 <HAL_RCC_GetHCLKFreq>
 80026a4:	4602      	mov	r2, r0
 80026a6:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	0adb      	lsrs	r3, r3, #11
 80026ac:	f003 0307 	and.w	r3, r3, #7
 80026b0:	4904      	ldr	r1, [pc, #16]	; (80026c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80026b2:	5ccb      	ldrb	r3, [r1, r3]
 80026b4:	f003 031f 	and.w	r3, r3, #31
 80026b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026bc:	4618      	mov	r0, r3
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40021000 	.word	0x40021000
 80026c4:	08008120 	.word	0x08008120

080026c8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	220f      	movs	r2, #15
 80026d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80026d8:	4b12      	ldr	r3, [pc, #72]	; (8002724 <HAL_RCC_GetClockConfig+0x5c>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 0203 	and.w	r2, r3, #3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80026e4:	4b0f      	ldr	r3, [pc, #60]	; (8002724 <HAL_RCC_GetClockConfig+0x5c>)
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80026f0:	4b0c      	ldr	r3, [pc, #48]	; (8002724 <HAL_RCC_GetClockConfig+0x5c>)
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80026fc:	4b09      	ldr	r3, [pc, #36]	; (8002724 <HAL_RCC_GetClockConfig+0x5c>)
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	08db      	lsrs	r3, r3, #3
 8002702:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800270a:	4b07      	ldr	r3, [pc, #28]	; (8002728 <HAL_RCC_GetClockConfig+0x60>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 020f 	and.w	r2, r3, #15
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	601a      	str	r2, [r3, #0]
}
 8002716:	bf00      	nop
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	40021000 	.word	0x40021000
 8002728:	40022000 	.word	0x40022000

0800272c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800272c:	b480      	push	{r7}
 800272e:	b087      	sub	sp, #28
 8002730:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002732:	4b1e      	ldr	r3, [pc, #120]	; (80027ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	f003 0303 	and.w	r3, r3, #3
 800273a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800273c:	4b1b      	ldr	r3, [pc, #108]	; (80027ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	091b      	lsrs	r3, r3, #4
 8002742:	f003 030f 	and.w	r3, r3, #15
 8002746:	3301      	adds	r3, #1
 8002748:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	2b03      	cmp	r3, #3
 800274e:	d10c      	bne.n	800276a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002750:	4a17      	ldr	r2, [pc, #92]	; (80027b0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	fbb2 f3f3 	udiv	r3, r2, r3
 8002758:	4a14      	ldr	r2, [pc, #80]	; (80027ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800275a:	68d2      	ldr	r2, [r2, #12]
 800275c:	0a12      	lsrs	r2, r2, #8
 800275e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002762:	fb02 f303 	mul.w	r3, r2, r3
 8002766:	617b      	str	r3, [r7, #20]
    break;
 8002768:	e00c      	b.n	8002784 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800276a:	4a12      	ldr	r2, [pc, #72]	; (80027b4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002772:	4a0e      	ldr	r2, [pc, #56]	; (80027ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002774:	68d2      	ldr	r2, [r2, #12]
 8002776:	0a12      	lsrs	r2, r2, #8
 8002778:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800277c:	fb02 f303 	mul.w	r3, r2, r3
 8002780:	617b      	str	r3, [r7, #20]
    break;
 8002782:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002784:	4b09      	ldr	r3, [pc, #36]	; (80027ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	0e5b      	lsrs	r3, r3, #25
 800278a:	f003 0303 	and.w	r3, r3, #3
 800278e:	3301      	adds	r3, #1
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	fbb2 f3f3 	udiv	r3, r2, r3
 800279c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800279e:	687b      	ldr	r3, [r7, #4]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	371c      	adds	r7, #28
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	40021000 	.word	0x40021000
 80027b0:	016e3600 	.word	0x016e3600
 80027b4:	00f42400 	.word	0x00f42400

080027b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80027c0:	2300      	movs	r3, #0
 80027c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80027c4:	2300      	movs	r3, #0
 80027c6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f000 8098 	beq.w	8002906 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027d6:	2300      	movs	r3, #0
 80027d8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027da:	4b43      	ldr	r3, [pc, #268]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10d      	bne.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027e6:	4b40      	ldr	r3, [pc, #256]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ea:	4a3f      	ldr	r2, [pc, #252]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027f0:	6593      	str	r3, [r2, #88]	; 0x58
 80027f2:	4b3d      	ldr	r3, [pc, #244]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027fa:	60bb      	str	r3, [r7, #8]
 80027fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027fe:	2301      	movs	r3, #1
 8002800:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002802:	4b3a      	ldr	r3, [pc, #232]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a39      	ldr	r2, [pc, #228]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002808:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800280c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800280e:	f7fe fe13 	bl	8001438 <HAL_GetTick>
 8002812:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002814:	e009      	b.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002816:	f7fe fe0f 	bl	8001438 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d902      	bls.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	74fb      	strb	r3, [r7, #19]
        break;
 8002828:	e005      	b.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800282a:	4b30      	ldr	r3, [pc, #192]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002832:	2b00      	cmp	r3, #0
 8002834:	d0ef      	beq.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002836:	7cfb      	ldrb	r3, [r7, #19]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d159      	bne.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800283c:	4b2a      	ldr	r3, [pc, #168]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800283e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002842:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002846:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d01e      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	429a      	cmp	r2, r3
 8002856:	d019      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002858:	4b23      	ldr	r3, [pc, #140]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800285a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800285e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002862:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002864:	4b20      	ldr	r3, [pc, #128]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002866:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800286a:	4a1f      	ldr	r2, [pc, #124]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800286c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002870:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002874:	4b1c      	ldr	r3, [pc, #112]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002876:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800287a:	4a1b      	ldr	r2, [pc, #108]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800287c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002880:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002884:	4a18      	ldr	r2, [pc, #96]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b00      	cmp	r3, #0
 8002894:	d016      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002896:	f7fe fdcf 	bl	8001438 <HAL_GetTick>
 800289a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800289c:	e00b      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800289e:	f7fe fdcb 	bl	8001438 <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d902      	bls.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	74fb      	strb	r3, [r7, #19]
            break;
 80028b4:	e006      	b.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028b6:	4b0c      	ldr	r3, [pc, #48]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0ec      	beq.n	800289e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80028c4:	7cfb      	ldrb	r3, [r7, #19]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10b      	bne.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028ca:	4b07      	ldr	r3, [pc, #28]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028d8:	4903      	ldr	r1, [pc, #12]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80028e0:	e008      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028e2:	7cfb      	ldrb	r3, [r7, #19]
 80028e4:	74bb      	strb	r3, [r7, #18]
 80028e6:	e005      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80028e8:	40021000 	.word	0x40021000
 80028ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028f0:	7cfb      	ldrb	r3, [r7, #19]
 80028f2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028f4:	7c7b      	ldrb	r3, [r7, #17]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d105      	bne.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028fa:	4ba7      	ldr	r3, [pc, #668]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028fe:	4aa6      	ldr	r2, [pc, #664]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002900:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002904:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b00      	cmp	r3, #0
 8002910:	d00a      	beq.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002912:	4ba1      	ldr	r3, [pc, #644]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002918:	f023 0203 	bic.w	r2, r3, #3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	499d      	ldr	r1, [pc, #628]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002922:	4313      	orrs	r3, r2
 8002924:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d00a      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002934:	4b98      	ldr	r3, [pc, #608]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800293a:	f023 020c 	bic.w	r2, r3, #12
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	4995      	ldr	r1, [pc, #596]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002944:	4313      	orrs	r3, r2
 8002946:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00a      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002956:	4b90      	ldr	r3, [pc, #576]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800295c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	498c      	ldr	r1, [pc, #560]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002966:	4313      	orrs	r3, r2
 8002968:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0308 	and.w	r3, r3, #8
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00a      	beq.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002978:	4b87      	ldr	r3, [pc, #540]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800297a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800297e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	4984      	ldr	r1, [pc, #528]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002988:	4313      	orrs	r3, r2
 800298a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0310 	and.w	r3, r3, #16
 8002996:	2b00      	cmp	r3, #0
 8002998:	d00a      	beq.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800299a:	4b7f      	ldr	r3, [pc, #508]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800299c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	695b      	ldr	r3, [r3, #20]
 80029a8:	497b      	ldr	r1, [pc, #492]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0320 	and.w	r3, r3, #32
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00a      	beq.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029bc:	4b76      	ldr	r3, [pc, #472]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029c2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	4973      	ldr	r1, [pc, #460]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00a      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029de:	4b6e      	ldr	r3, [pc, #440]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029e4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	69db      	ldr	r3, [r3, #28]
 80029ec:	496a      	ldr	r1, [pc, #424]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00a      	beq.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a00:	4b65      	ldr	r3, [pc, #404]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a06:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a1b      	ldr	r3, [r3, #32]
 8002a0e:	4962      	ldr	r1, [pc, #392]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00a      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a22:	4b5d      	ldr	r3, [pc, #372]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a30:	4959      	ldr	r1, [pc, #356]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a32:	4313      	orrs	r3, r2
 8002a34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d00a      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002a44:	4b54      	ldr	r3, [pc, #336]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a46:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002a4a:	f023 0203 	bic.w	r2, r3, #3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a52:	4951      	ldr	r1, [pc, #324]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00a      	beq.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a66:	4b4c      	ldr	r3, [pc, #304]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a6c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a74:	4948      	ldr	r1, [pc, #288]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d015      	beq.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a88:	4b43      	ldr	r3, [pc, #268]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a8e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a96:	4940      	ldr	r1, [pc, #256]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002aa6:	d105      	bne.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002aa8:	4b3b      	ldr	r3, [pc, #236]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	4a3a      	ldr	r2, [pc, #232]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002aae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ab2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d015      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ac0:	4b35      	ldr	r3, [pc, #212]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ac6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ace:	4932      	ldr	r1, [pc, #200]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ada:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ade:	d105      	bne.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ae0:	4b2d      	ldr	r3, [pc, #180]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	4a2c      	ldr	r2, [pc, #176]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ae6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002aea:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d015      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002af8:	4b27      	ldr	r3, [pc, #156]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002afe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b06:	4924      	ldr	r1, [pc, #144]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b12:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b16:	d105      	bne.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b18:	4b1f      	ldr	r3, [pc, #124]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	4a1e      	ldr	r2, [pc, #120]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b22:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d015      	beq.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b30:	4b19      	ldr	r3, [pc, #100]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b36:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b3e:	4916      	ldr	r1, [pc, #88]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b4e:	d105      	bne.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b50:	4b11      	ldr	r3, [pc, #68]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	4a10      	ldr	r2, [pc, #64]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b5a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d019      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b68:	4b0b      	ldr	r3, [pc, #44]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b6e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	4908      	ldr	r1, [pc, #32]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b86:	d109      	bne.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b88:	4b03      	ldr	r3, [pc, #12]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	4a02      	ldr	r2, [pc, #8]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b92:	60d3      	str	r3, [r2, #12]
 8002b94:	e002      	b.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002b96:	bf00      	nop
 8002b98:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d015      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002ba8:	4b29      	ldr	r3, [pc, #164]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bae:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb6:	4926      	ldr	r1, [pc, #152]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002bc6:	d105      	bne.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002bc8:	4b21      	ldr	r3, [pc, #132]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	4a20      	ldr	r2, [pc, #128]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002bce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bd2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d015      	beq.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002be0:	4b1b      	ldr	r3, [pc, #108]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002be6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bee:	4918      	ldr	r1, [pc, #96]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bfe:	d105      	bne.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002c00:	4b13      	ldr	r3, [pc, #76]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	4a12      	ldr	r2, [pc, #72]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c0a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d015      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002c18:	4b0d      	ldr	r3, [pc, #52]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002c1e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c26:	490a      	ldr	r1, [pc, #40]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c32:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c36:	d105      	bne.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c38:	4b05      	ldr	r3, [pc, #20]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	4a04      	ldr	r2, [pc, #16]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c42:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002c44:	7cbb      	ldrb	r3, [r7, #18]
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3718      	adds	r7, #24
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	40021000 	.word	0x40021000

08002c54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e049      	b.n	8002cfa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d106      	bne.n	8002c80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7fe fa60 	bl	8001140 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2202      	movs	r2, #2
 8002c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	3304      	adds	r3, #4
 8002c90:	4619      	mov	r1, r3
 8002c92:	4610      	mov	r0, r2
 8002c94:	f000 fdf4 	bl	8003880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
	...

08002d04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d001      	beq.n	8002d1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e054      	b.n	8002dc6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2202      	movs	r2, #2
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68da      	ldr	r2, [r3, #12]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f042 0201 	orr.w	r2, r2, #1
 8002d32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a26      	ldr	r2, [pc, #152]	; (8002dd4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d022      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d46:	d01d      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a22      	ldr	r2, [pc, #136]	; (8002dd8 <HAL_TIM_Base_Start_IT+0xd4>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d018      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a21      	ldr	r2, [pc, #132]	; (8002ddc <HAL_TIM_Base_Start_IT+0xd8>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d013      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a1f      	ldr	r2, [pc, #124]	; (8002de0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d00e      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a1e      	ldr	r2, [pc, #120]	; (8002de4 <HAL_TIM_Base_Start_IT+0xe0>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d009      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a1c      	ldr	r2, [pc, #112]	; (8002de8 <HAL_TIM_Base_Start_IT+0xe4>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d004      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a1b      	ldr	r2, [pc, #108]	; (8002dec <HAL_TIM_Base_Start_IT+0xe8>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d115      	bne.n	8002db0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689a      	ldr	r2, [r3, #8]
 8002d8a:	4b19      	ldr	r3, [pc, #100]	; (8002df0 <HAL_TIM_Base_Start_IT+0xec>)
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2b06      	cmp	r3, #6
 8002d94:	d015      	beq.n	8002dc2 <HAL_TIM_Base_Start_IT+0xbe>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d9c:	d011      	beq.n	8002dc2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f042 0201 	orr.w	r2, r2, #1
 8002dac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dae:	e008      	b.n	8002dc2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0201 	orr.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	e000      	b.n	8002dc4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dc2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3714      	adds	r7, #20
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40012c00 	.word	0x40012c00
 8002dd8:	40000400 	.word	0x40000400
 8002ddc:	40000800 	.word	0x40000800
 8002de0:	40000c00 	.word	0x40000c00
 8002de4:	40013400 	.word	0x40013400
 8002de8:	40014000 	.word	0x40014000
 8002dec:	40015000 	.word	0x40015000
 8002df0:	00010007 	.word	0x00010007

08002df4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e049      	b.n	8002e9a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d106      	bne.n	8002e20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 f841 	bl	8002ea2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2202      	movs	r2, #2
 8002e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3304      	adds	r3, #4
 8002e30:	4619      	mov	r1, r3
 8002e32:	4610      	mov	r0, r2
 8002e34:	f000 fd24 	bl	8003880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
	...

08002eb8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d109      	bne.n	8002edc <HAL_TIM_PWM_Start+0x24>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	bf14      	ite	ne
 8002ed4:	2301      	movne	r3, #1
 8002ed6:	2300      	moveq	r3, #0
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	e03c      	b.n	8002f56 <HAL_TIM_PWM_Start+0x9e>
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	2b04      	cmp	r3, #4
 8002ee0:	d109      	bne.n	8002ef6 <HAL_TIM_PWM_Start+0x3e>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	bf14      	ite	ne
 8002eee:	2301      	movne	r3, #1
 8002ef0:	2300      	moveq	r3, #0
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	e02f      	b.n	8002f56 <HAL_TIM_PWM_Start+0x9e>
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	2b08      	cmp	r3, #8
 8002efa:	d109      	bne.n	8002f10 <HAL_TIM_PWM_Start+0x58>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	bf14      	ite	ne
 8002f08:	2301      	movne	r3, #1
 8002f0a:	2300      	moveq	r3, #0
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	e022      	b.n	8002f56 <HAL_TIM_PWM_Start+0x9e>
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	2b0c      	cmp	r3, #12
 8002f14:	d109      	bne.n	8002f2a <HAL_TIM_PWM_Start+0x72>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	bf14      	ite	ne
 8002f22:	2301      	movne	r3, #1
 8002f24:	2300      	moveq	r3, #0
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	e015      	b.n	8002f56 <HAL_TIM_PWM_Start+0x9e>
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	2b10      	cmp	r3, #16
 8002f2e:	d109      	bne.n	8002f44 <HAL_TIM_PWM_Start+0x8c>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	bf14      	ite	ne
 8002f3c:	2301      	movne	r3, #1
 8002f3e:	2300      	moveq	r3, #0
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	e008      	b.n	8002f56 <HAL_TIM_PWM_Start+0x9e>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	bf14      	ite	ne
 8002f50:	2301      	movne	r3, #1
 8002f52:	2300      	moveq	r3, #0
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e0a6      	b.n	80030ac <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d104      	bne.n	8002f6e <HAL_TIM_PWM_Start+0xb6>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2202      	movs	r2, #2
 8002f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f6c:	e023      	b.n	8002fb6 <HAL_TIM_PWM_Start+0xfe>
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	2b04      	cmp	r3, #4
 8002f72:	d104      	bne.n	8002f7e <HAL_TIM_PWM_Start+0xc6>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2202      	movs	r2, #2
 8002f78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f7c:	e01b      	b.n	8002fb6 <HAL_TIM_PWM_Start+0xfe>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	2b08      	cmp	r3, #8
 8002f82:	d104      	bne.n	8002f8e <HAL_TIM_PWM_Start+0xd6>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2202      	movs	r2, #2
 8002f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f8c:	e013      	b.n	8002fb6 <HAL_TIM_PWM_Start+0xfe>
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	2b0c      	cmp	r3, #12
 8002f92:	d104      	bne.n	8002f9e <HAL_TIM_PWM_Start+0xe6>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2202      	movs	r2, #2
 8002f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002f9c:	e00b      	b.n	8002fb6 <HAL_TIM_PWM_Start+0xfe>
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	2b10      	cmp	r3, #16
 8002fa2:	d104      	bne.n	8002fae <HAL_TIM_PWM_Start+0xf6>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2202      	movs	r2, #2
 8002fa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fac:	e003      	b.n	8002fb6 <HAL_TIM_PWM_Start+0xfe>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	6839      	ldr	r1, [r7, #0]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f001 f8cc 	bl	800415c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a3a      	ldr	r2, [pc, #232]	; (80030b4 <HAL_TIM_PWM_Start+0x1fc>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d018      	beq.n	8003000 <HAL_TIM_PWM_Start+0x148>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a39      	ldr	r2, [pc, #228]	; (80030b8 <HAL_TIM_PWM_Start+0x200>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d013      	beq.n	8003000 <HAL_TIM_PWM_Start+0x148>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a37      	ldr	r2, [pc, #220]	; (80030bc <HAL_TIM_PWM_Start+0x204>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d00e      	beq.n	8003000 <HAL_TIM_PWM_Start+0x148>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a36      	ldr	r2, [pc, #216]	; (80030c0 <HAL_TIM_PWM_Start+0x208>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d009      	beq.n	8003000 <HAL_TIM_PWM_Start+0x148>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a34      	ldr	r2, [pc, #208]	; (80030c4 <HAL_TIM_PWM_Start+0x20c>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d004      	beq.n	8003000 <HAL_TIM_PWM_Start+0x148>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a33      	ldr	r2, [pc, #204]	; (80030c8 <HAL_TIM_PWM_Start+0x210>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d101      	bne.n	8003004 <HAL_TIM_PWM_Start+0x14c>
 8003000:	2301      	movs	r3, #1
 8003002:	e000      	b.n	8003006 <HAL_TIM_PWM_Start+0x14e>
 8003004:	2300      	movs	r3, #0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d007      	beq.n	800301a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003018:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a25      	ldr	r2, [pc, #148]	; (80030b4 <HAL_TIM_PWM_Start+0x1fc>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d022      	beq.n	800306a <HAL_TIM_PWM_Start+0x1b2>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800302c:	d01d      	beq.n	800306a <HAL_TIM_PWM_Start+0x1b2>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a26      	ldr	r2, [pc, #152]	; (80030cc <HAL_TIM_PWM_Start+0x214>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d018      	beq.n	800306a <HAL_TIM_PWM_Start+0x1b2>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a24      	ldr	r2, [pc, #144]	; (80030d0 <HAL_TIM_PWM_Start+0x218>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d013      	beq.n	800306a <HAL_TIM_PWM_Start+0x1b2>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a23      	ldr	r2, [pc, #140]	; (80030d4 <HAL_TIM_PWM_Start+0x21c>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d00e      	beq.n	800306a <HAL_TIM_PWM_Start+0x1b2>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a19      	ldr	r2, [pc, #100]	; (80030b8 <HAL_TIM_PWM_Start+0x200>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d009      	beq.n	800306a <HAL_TIM_PWM_Start+0x1b2>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a18      	ldr	r2, [pc, #96]	; (80030bc <HAL_TIM_PWM_Start+0x204>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d004      	beq.n	800306a <HAL_TIM_PWM_Start+0x1b2>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a18      	ldr	r2, [pc, #96]	; (80030c8 <HAL_TIM_PWM_Start+0x210>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d115      	bne.n	8003096 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	4b19      	ldr	r3, [pc, #100]	; (80030d8 <HAL_TIM_PWM_Start+0x220>)
 8003072:	4013      	ands	r3, r2
 8003074:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2b06      	cmp	r3, #6
 800307a:	d015      	beq.n	80030a8 <HAL_TIM_PWM_Start+0x1f0>
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003082:	d011      	beq.n	80030a8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f042 0201 	orr.w	r2, r2, #1
 8003092:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003094:	e008      	b.n	80030a8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f042 0201 	orr.w	r2, r2, #1
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	e000      	b.n	80030aa <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030a8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3710      	adds	r7, #16
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40012c00 	.word	0x40012c00
 80030b8:	40013400 	.word	0x40013400
 80030bc:	40014000 	.word	0x40014000
 80030c0:	40014400 	.word	0x40014400
 80030c4:	40014800 	.word	0x40014800
 80030c8:	40015000 	.word	0x40015000
 80030cc:	40000400 	.word	0x40000400
 80030d0:	40000800 	.word	0x40000800
 80030d4:	40000c00 	.word	0x40000c00
 80030d8:	00010007 	.word	0x00010007

080030dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	691b      	ldr	r3, [r3, #16]
 80030ea:	f003 0302 	and.w	r3, r3, #2
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d122      	bne.n	8003138 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d11b      	bne.n	8003138 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f06f 0202 	mvn.w	r2, #2
 8003108:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2201      	movs	r2, #1
 800310e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	f003 0303 	and.w	r3, r3, #3
 800311a:	2b00      	cmp	r3, #0
 800311c:	d003      	beq.n	8003126 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 fb90 	bl	8003844 <HAL_TIM_IC_CaptureCallback>
 8003124:	e005      	b.n	8003132 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f000 fb82 	bl	8003830 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 fb93 	bl	8003858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	f003 0304 	and.w	r3, r3, #4
 8003142:	2b04      	cmp	r3, #4
 8003144:	d122      	bne.n	800318c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	f003 0304 	and.w	r3, r3, #4
 8003150:	2b04      	cmp	r3, #4
 8003152:	d11b      	bne.n	800318c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f06f 0204 	mvn.w	r2, #4
 800315c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2202      	movs	r2, #2
 8003162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	699b      	ldr	r3, [r3, #24]
 800316a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800316e:	2b00      	cmp	r3, #0
 8003170:	d003      	beq.n	800317a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 fb66 	bl	8003844 <HAL_TIM_IC_CaptureCallback>
 8003178:	e005      	b.n	8003186 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 fb58 	bl	8003830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 fb69 	bl	8003858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	f003 0308 	and.w	r3, r3, #8
 8003196:	2b08      	cmp	r3, #8
 8003198:	d122      	bne.n	80031e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	f003 0308 	and.w	r3, r3, #8
 80031a4:	2b08      	cmp	r3, #8
 80031a6:	d11b      	bne.n	80031e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f06f 0208 	mvn.w	r2, #8
 80031b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2204      	movs	r2, #4
 80031b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	f003 0303 	and.w	r3, r3, #3
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 fb3c 	bl	8003844 <HAL_TIM_IC_CaptureCallback>
 80031cc:	e005      	b.n	80031da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 fb2e 	bl	8003830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 fb3f 	bl	8003858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	691b      	ldr	r3, [r3, #16]
 80031e6:	f003 0310 	and.w	r3, r3, #16
 80031ea:	2b10      	cmp	r3, #16
 80031ec:	d122      	bne.n	8003234 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	f003 0310 	and.w	r3, r3, #16
 80031f8:	2b10      	cmp	r3, #16
 80031fa:	d11b      	bne.n	8003234 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f06f 0210 	mvn.w	r2, #16
 8003204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2208      	movs	r2, #8
 800320a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	69db      	ldr	r3, [r3, #28]
 8003212:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 fb12 	bl	8003844 <HAL_TIM_IC_CaptureCallback>
 8003220:	e005      	b.n	800322e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 fb04 	bl	8003830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 fb15 	bl	8003858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	691b      	ldr	r3, [r3, #16]
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b01      	cmp	r3, #1
 8003240:	d10e      	bne.n	8003260 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	f003 0301 	and.w	r3, r3, #1
 800324c:	2b01      	cmp	r3, #1
 800324e:	d107      	bne.n	8003260 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f06f 0201 	mvn.w	r2, #1
 8003258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f7fd fad2 	bl	8000804 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800326a:	2b80      	cmp	r3, #128	; 0x80
 800326c:	d10e      	bne.n	800328c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003278:	2b80      	cmp	r3, #128	; 0x80
 800327a:	d107      	bne.n	800328c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f001 f9a2 	bl	80045d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003296:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800329a:	d10e      	bne.n	80032ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032a6:	2b80      	cmp	r3, #128	; 0x80
 80032a8:	d107      	bne.n	80032ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80032b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f001 f995 	bl	80045e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032c4:	2b40      	cmp	r3, #64	; 0x40
 80032c6:	d10e      	bne.n	80032e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032d2:	2b40      	cmp	r3, #64	; 0x40
 80032d4:	d107      	bne.n	80032e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80032de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f000 fac3 	bl	800386c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	f003 0320 	and.w	r3, r3, #32
 80032f0:	2b20      	cmp	r3, #32
 80032f2:	d10e      	bne.n	8003312 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	f003 0320 	and.w	r3, r3, #32
 80032fe:	2b20      	cmp	r3, #32
 8003300:	d107      	bne.n	8003312 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f06f 0220 	mvn.w	r2, #32
 800330a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f001 f955 	bl	80045bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	691b      	ldr	r3, [r3, #16]
 8003318:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800331c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003320:	d10f      	bne.n	8003342 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800332c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003330:	d107      	bne.n	8003342 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800333a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f001 f95b 	bl	80045f8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800334c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003350:	d10f      	bne.n	8003372 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800335c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003360:	d107      	bne.n	8003372 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800336a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f001 f94d 	bl	800460c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	691b      	ldr	r3, [r3, #16]
 8003378:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800337c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003380:	d10f      	bne.n	80033a2 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800338c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003390:	d107      	bne.n	80033a2 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800339a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f001 f93f 	bl	8004620 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033b0:	d10f      	bne.n	80033d2 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033c0:	d107      	bne.n	80033d2 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80033ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f001 f931 	bl	8004634 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033d2:	bf00      	nop
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
	...

080033dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b086      	sub	sp, #24
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033e8:	2300      	movs	r3, #0
 80033ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d101      	bne.n	80033fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80033f6:	2302      	movs	r3, #2
 80033f8:	e0ff      	b.n	80035fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2b14      	cmp	r3, #20
 8003406:	f200 80f0 	bhi.w	80035ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800340a:	a201      	add	r2, pc, #4	; (adr r2, 8003410 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800340c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003410:	08003465 	.word	0x08003465
 8003414:	080035eb 	.word	0x080035eb
 8003418:	080035eb 	.word	0x080035eb
 800341c:	080035eb 	.word	0x080035eb
 8003420:	080034a5 	.word	0x080034a5
 8003424:	080035eb 	.word	0x080035eb
 8003428:	080035eb 	.word	0x080035eb
 800342c:	080035eb 	.word	0x080035eb
 8003430:	080034e7 	.word	0x080034e7
 8003434:	080035eb 	.word	0x080035eb
 8003438:	080035eb 	.word	0x080035eb
 800343c:	080035eb 	.word	0x080035eb
 8003440:	08003527 	.word	0x08003527
 8003444:	080035eb 	.word	0x080035eb
 8003448:	080035eb 	.word	0x080035eb
 800344c:	080035eb 	.word	0x080035eb
 8003450:	08003569 	.word	0x08003569
 8003454:	080035eb 	.word	0x080035eb
 8003458:	080035eb 	.word	0x080035eb
 800345c:	080035eb 	.word	0x080035eb
 8003460:	080035a9 	.word	0x080035a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68b9      	ldr	r1, [r7, #8]
 800346a:	4618      	mov	r0, r3
 800346c:	f000 fab0 	bl	80039d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	699a      	ldr	r2, [r3, #24]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f042 0208 	orr.w	r2, r2, #8
 800347e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	699a      	ldr	r2, [r3, #24]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 0204 	bic.w	r2, r2, #4
 800348e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6999      	ldr	r1, [r3, #24]
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	691a      	ldr	r2, [r3, #16]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	619a      	str	r2, [r3, #24]
      break;
 80034a2:	e0a5      	b.n	80035f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68b9      	ldr	r1, [r7, #8]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 fb2a 	bl	8003b04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	699a      	ldr	r2, [r3, #24]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	699a      	ldr	r2, [r3, #24]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6999      	ldr	r1, [r3, #24]
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	021a      	lsls	r2, r3, #8
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	430a      	orrs	r2, r1
 80034e2:	619a      	str	r2, [r3, #24]
      break;
 80034e4:	e084      	b.n	80035f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	68b9      	ldr	r1, [r7, #8]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f000 fb9d 	bl	8003c2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	69da      	ldr	r2, [r3, #28]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f042 0208 	orr.w	r2, r2, #8
 8003500:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	69da      	ldr	r2, [r3, #28]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f022 0204 	bic.w	r2, r2, #4
 8003510:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	69d9      	ldr	r1, [r3, #28]
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	691a      	ldr	r2, [r3, #16]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	430a      	orrs	r2, r1
 8003522:	61da      	str	r2, [r3, #28]
      break;
 8003524:	e064      	b.n	80035f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68b9      	ldr	r1, [r7, #8]
 800352c:	4618      	mov	r0, r3
 800352e:	f000 fc0f 	bl	8003d50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	69da      	ldr	r2, [r3, #28]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003540:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	69da      	ldr	r2, [r3, #28]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003550:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	69d9      	ldr	r1, [r3, #28]
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	021a      	lsls	r2, r3, #8
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	430a      	orrs	r2, r1
 8003564:	61da      	str	r2, [r3, #28]
      break;
 8003566:	e043      	b.n	80035f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68b9      	ldr	r1, [r7, #8]
 800356e:	4618      	mov	r0, r3
 8003570:	f000 fc82 	bl	8003e78 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f042 0208 	orr.w	r2, r2, #8
 8003582:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f022 0204 	bic.w	r2, r2, #4
 8003592:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	691a      	ldr	r2, [r3, #16]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80035a6:	e023      	b.n	80035f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68b9      	ldr	r1, [r7, #8]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f000 fccc 	bl	8003f4c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035c2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035d2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	021a      	lsls	r2, r3, #8
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80035e8:	e002      	b.n	80035f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	75fb      	strb	r3, [r7, #23]
      break;
 80035ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80035f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3718      	adds	r7, #24
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop

08003604 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800360e:	2300      	movs	r3, #0
 8003610:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003618:	2b01      	cmp	r3, #1
 800361a:	d101      	bne.n	8003620 <HAL_TIM_ConfigClockSource+0x1c>
 800361c:	2302      	movs	r3, #2
 800361e:	e0f6      	b.n	800380e <HAL_TIM_ConfigClockSource+0x20a>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2202      	movs	r2, #2
 800362c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800363e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003642:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800364a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68ba      	ldr	r2, [r7, #8]
 8003652:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a6f      	ldr	r2, [pc, #444]	; (8003818 <HAL_TIM_ConfigClockSource+0x214>)
 800365a:	4293      	cmp	r3, r2
 800365c:	f000 80c1 	beq.w	80037e2 <HAL_TIM_ConfigClockSource+0x1de>
 8003660:	4a6d      	ldr	r2, [pc, #436]	; (8003818 <HAL_TIM_ConfigClockSource+0x214>)
 8003662:	4293      	cmp	r3, r2
 8003664:	f200 80c6 	bhi.w	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8003668:	4a6c      	ldr	r2, [pc, #432]	; (800381c <HAL_TIM_ConfigClockSource+0x218>)
 800366a:	4293      	cmp	r3, r2
 800366c:	f000 80b9 	beq.w	80037e2 <HAL_TIM_ConfigClockSource+0x1de>
 8003670:	4a6a      	ldr	r2, [pc, #424]	; (800381c <HAL_TIM_ConfigClockSource+0x218>)
 8003672:	4293      	cmp	r3, r2
 8003674:	f200 80be 	bhi.w	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8003678:	4a69      	ldr	r2, [pc, #420]	; (8003820 <HAL_TIM_ConfigClockSource+0x21c>)
 800367a:	4293      	cmp	r3, r2
 800367c:	f000 80b1 	beq.w	80037e2 <HAL_TIM_ConfigClockSource+0x1de>
 8003680:	4a67      	ldr	r2, [pc, #412]	; (8003820 <HAL_TIM_ConfigClockSource+0x21c>)
 8003682:	4293      	cmp	r3, r2
 8003684:	f200 80b6 	bhi.w	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8003688:	4a66      	ldr	r2, [pc, #408]	; (8003824 <HAL_TIM_ConfigClockSource+0x220>)
 800368a:	4293      	cmp	r3, r2
 800368c:	f000 80a9 	beq.w	80037e2 <HAL_TIM_ConfigClockSource+0x1de>
 8003690:	4a64      	ldr	r2, [pc, #400]	; (8003824 <HAL_TIM_ConfigClockSource+0x220>)
 8003692:	4293      	cmp	r3, r2
 8003694:	f200 80ae 	bhi.w	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8003698:	4a63      	ldr	r2, [pc, #396]	; (8003828 <HAL_TIM_ConfigClockSource+0x224>)
 800369a:	4293      	cmp	r3, r2
 800369c:	f000 80a1 	beq.w	80037e2 <HAL_TIM_ConfigClockSource+0x1de>
 80036a0:	4a61      	ldr	r2, [pc, #388]	; (8003828 <HAL_TIM_ConfigClockSource+0x224>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	f200 80a6 	bhi.w	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80036a8:	4a60      	ldr	r2, [pc, #384]	; (800382c <HAL_TIM_ConfigClockSource+0x228>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	f000 8099 	beq.w	80037e2 <HAL_TIM_ConfigClockSource+0x1de>
 80036b0:	4a5e      	ldr	r2, [pc, #376]	; (800382c <HAL_TIM_ConfigClockSource+0x228>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	f200 809e 	bhi.w	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80036b8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80036bc:	f000 8091 	beq.w	80037e2 <HAL_TIM_ConfigClockSource+0x1de>
 80036c0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80036c4:	f200 8096 	bhi.w	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80036c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036cc:	f000 8089 	beq.w	80037e2 <HAL_TIM_ConfigClockSource+0x1de>
 80036d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036d4:	f200 808e 	bhi.w	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80036d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036dc:	d03e      	beq.n	800375c <HAL_TIM_ConfigClockSource+0x158>
 80036de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036e2:	f200 8087 	bhi.w	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80036e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036ea:	f000 8086 	beq.w	80037fa <HAL_TIM_ConfigClockSource+0x1f6>
 80036ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036f2:	d87f      	bhi.n	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80036f4:	2b70      	cmp	r3, #112	; 0x70
 80036f6:	d01a      	beq.n	800372e <HAL_TIM_ConfigClockSource+0x12a>
 80036f8:	2b70      	cmp	r3, #112	; 0x70
 80036fa:	d87b      	bhi.n	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80036fc:	2b60      	cmp	r3, #96	; 0x60
 80036fe:	d050      	beq.n	80037a2 <HAL_TIM_ConfigClockSource+0x19e>
 8003700:	2b60      	cmp	r3, #96	; 0x60
 8003702:	d877      	bhi.n	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8003704:	2b50      	cmp	r3, #80	; 0x50
 8003706:	d03c      	beq.n	8003782 <HAL_TIM_ConfigClockSource+0x17e>
 8003708:	2b50      	cmp	r3, #80	; 0x50
 800370a:	d873      	bhi.n	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 800370c:	2b40      	cmp	r3, #64	; 0x40
 800370e:	d058      	beq.n	80037c2 <HAL_TIM_ConfigClockSource+0x1be>
 8003710:	2b40      	cmp	r3, #64	; 0x40
 8003712:	d86f      	bhi.n	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8003714:	2b30      	cmp	r3, #48	; 0x30
 8003716:	d064      	beq.n	80037e2 <HAL_TIM_ConfigClockSource+0x1de>
 8003718:	2b30      	cmp	r3, #48	; 0x30
 800371a:	d86b      	bhi.n	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 800371c:	2b20      	cmp	r3, #32
 800371e:	d060      	beq.n	80037e2 <HAL_TIM_ConfigClockSource+0x1de>
 8003720:	2b20      	cmp	r3, #32
 8003722:	d867      	bhi.n	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8003724:	2b00      	cmp	r3, #0
 8003726:	d05c      	beq.n	80037e2 <HAL_TIM_ConfigClockSource+0x1de>
 8003728:	2b10      	cmp	r3, #16
 800372a:	d05a      	beq.n	80037e2 <HAL_TIM_ConfigClockSource+0x1de>
 800372c:	e062      	b.n	80037f4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6818      	ldr	r0, [r3, #0]
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	6899      	ldr	r1, [r3, #8]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685a      	ldr	r2, [r3, #4]
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	f000 fced 	bl	800411c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003750:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	609a      	str	r2, [r3, #8]
      break;
 800375a:	e04f      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6818      	ldr	r0, [r3, #0]
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	6899      	ldr	r1, [r3, #8]
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	685a      	ldr	r2, [r3, #4]
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	f000 fcd6 	bl	800411c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	689a      	ldr	r2, [r3, #8]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800377e:	609a      	str	r2, [r3, #8]
      break;
 8003780:	e03c      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6818      	ldr	r0, [r3, #0]
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	6859      	ldr	r1, [r3, #4]
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	461a      	mov	r2, r3
 8003790:	f000 fc48 	bl	8004024 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2150      	movs	r1, #80	; 0x50
 800379a:	4618      	mov	r0, r3
 800379c:	f000 fca1 	bl	80040e2 <TIM_ITRx_SetConfig>
      break;
 80037a0:	e02c      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6818      	ldr	r0, [r3, #0]
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	6859      	ldr	r1, [r3, #4]
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	461a      	mov	r2, r3
 80037b0:	f000 fc67 	bl	8004082 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2160      	movs	r1, #96	; 0x60
 80037ba:	4618      	mov	r0, r3
 80037bc:	f000 fc91 	bl	80040e2 <TIM_ITRx_SetConfig>
      break;
 80037c0:	e01c      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6818      	ldr	r0, [r3, #0]
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	6859      	ldr	r1, [r3, #4]
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	461a      	mov	r2, r3
 80037d0:	f000 fc28 	bl	8004024 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2140      	movs	r1, #64	; 0x40
 80037da:	4618      	mov	r0, r3
 80037dc:	f000 fc81 	bl	80040e2 <TIM_ITRx_SetConfig>
      break;
 80037e0:	e00c      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4619      	mov	r1, r3
 80037ec:	4610      	mov	r0, r2
 80037ee:	f000 fc78 	bl	80040e2 <TIM_ITRx_SetConfig>
      break;
 80037f2:	e003      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	73fb      	strb	r3, [r7, #15]
      break;
 80037f8:	e000      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80037fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800380c:	7bfb      	ldrb	r3, [r7, #15]
}
 800380e:	4618      	mov	r0, r3
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	00100070 	.word	0x00100070
 800381c:	00100060 	.word	0x00100060
 8003820:	00100050 	.word	0x00100050
 8003824:	00100040 	.word	0x00100040
 8003828:	00100030 	.word	0x00100030
 800382c:	00100020 	.word	0x00100020

08003830 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003838:	bf00      	nop
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003860:	bf00      	nop
 8003862:	370c      	adds	r7, #12
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003874:	bf00      	nop
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003880:	b480      	push	{r7}
 8003882:	b085      	sub	sp, #20
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a46      	ldr	r2, [pc, #280]	; (80039ac <TIM_Base_SetConfig+0x12c>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d017      	beq.n	80038c8 <TIM_Base_SetConfig+0x48>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800389e:	d013      	beq.n	80038c8 <TIM_Base_SetConfig+0x48>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a43      	ldr	r2, [pc, #268]	; (80039b0 <TIM_Base_SetConfig+0x130>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d00f      	beq.n	80038c8 <TIM_Base_SetConfig+0x48>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4a42      	ldr	r2, [pc, #264]	; (80039b4 <TIM_Base_SetConfig+0x134>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d00b      	beq.n	80038c8 <TIM_Base_SetConfig+0x48>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a41      	ldr	r2, [pc, #260]	; (80039b8 <TIM_Base_SetConfig+0x138>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d007      	beq.n	80038c8 <TIM_Base_SetConfig+0x48>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a40      	ldr	r2, [pc, #256]	; (80039bc <TIM_Base_SetConfig+0x13c>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d003      	beq.n	80038c8 <TIM_Base_SetConfig+0x48>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a3f      	ldr	r2, [pc, #252]	; (80039c0 <TIM_Base_SetConfig+0x140>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d108      	bne.n	80038da <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a33      	ldr	r2, [pc, #204]	; (80039ac <TIM_Base_SetConfig+0x12c>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d023      	beq.n	800392a <TIM_Base_SetConfig+0xaa>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038e8:	d01f      	beq.n	800392a <TIM_Base_SetConfig+0xaa>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a30      	ldr	r2, [pc, #192]	; (80039b0 <TIM_Base_SetConfig+0x130>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d01b      	beq.n	800392a <TIM_Base_SetConfig+0xaa>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a2f      	ldr	r2, [pc, #188]	; (80039b4 <TIM_Base_SetConfig+0x134>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d017      	beq.n	800392a <TIM_Base_SetConfig+0xaa>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a2e      	ldr	r2, [pc, #184]	; (80039b8 <TIM_Base_SetConfig+0x138>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d013      	beq.n	800392a <TIM_Base_SetConfig+0xaa>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a2d      	ldr	r2, [pc, #180]	; (80039bc <TIM_Base_SetConfig+0x13c>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d00f      	beq.n	800392a <TIM_Base_SetConfig+0xaa>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a2d      	ldr	r2, [pc, #180]	; (80039c4 <TIM_Base_SetConfig+0x144>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d00b      	beq.n	800392a <TIM_Base_SetConfig+0xaa>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a2c      	ldr	r2, [pc, #176]	; (80039c8 <TIM_Base_SetConfig+0x148>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d007      	beq.n	800392a <TIM_Base_SetConfig+0xaa>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a2b      	ldr	r2, [pc, #172]	; (80039cc <TIM_Base_SetConfig+0x14c>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d003      	beq.n	800392a <TIM_Base_SetConfig+0xaa>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a26      	ldr	r2, [pc, #152]	; (80039c0 <TIM_Base_SetConfig+0x140>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d108      	bne.n	800393c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003930:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	4313      	orrs	r3, r2
 800393a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	4313      	orrs	r3, r2
 8003948:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68fa      	ldr	r2, [r7, #12]
 800394e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	689a      	ldr	r2, [r3, #8]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4a12      	ldr	r2, [pc, #72]	; (80039ac <TIM_Base_SetConfig+0x12c>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d013      	beq.n	8003990 <TIM_Base_SetConfig+0x110>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a14      	ldr	r2, [pc, #80]	; (80039bc <TIM_Base_SetConfig+0x13c>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d00f      	beq.n	8003990 <TIM_Base_SetConfig+0x110>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a14      	ldr	r2, [pc, #80]	; (80039c4 <TIM_Base_SetConfig+0x144>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d00b      	beq.n	8003990 <TIM_Base_SetConfig+0x110>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a13      	ldr	r2, [pc, #76]	; (80039c8 <TIM_Base_SetConfig+0x148>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d007      	beq.n	8003990 <TIM_Base_SetConfig+0x110>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a12      	ldr	r2, [pc, #72]	; (80039cc <TIM_Base_SetConfig+0x14c>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d003      	beq.n	8003990 <TIM_Base_SetConfig+0x110>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a0d      	ldr	r2, [pc, #52]	; (80039c0 <TIM_Base_SetConfig+0x140>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d103      	bne.n	8003998 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	691a      	ldr	r2, [r3, #16]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	615a      	str	r2, [r3, #20]
}
 800399e:	bf00      	nop
 80039a0:	3714      	adds	r7, #20
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	40012c00 	.word	0x40012c00
 80039b0:	40000400 	.word	0x40000400
 80039b4:	40000800 	.word	0x40000800
 80039b8:	40000c00 	.word	0x40000c00
 80039bc:	40013400 	.word	0x40013400
 80039c0:	40015000 	.word	0x40015000
 80039c4:	40014000 	.word	0x40014000
 80039c8:	40014400 	.word	0x40014400
 80039cc:	40014800 	.word	0x40014800

080039d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b087      	sub	sp, #28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	f023 0201 	bic.w	r2, r3, #1
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	699b      	ldr	r3, [r3, #24]
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f023 0303 	bic.w	r3, r3, #3
 8003a0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	f023 0302 	bic.w	r3, r3, #2
 8003a1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	697a      	ldr	r2, [r7, #20]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a30      	ldr	r2, [pc, #192]	; (8003aec <TIM_OC1_SetConfig+0x11c>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d013      	beq.n	8003a58 <TIM_OC1_SetConfig+0x88>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	4a2f      	ldr	r2, [pc, #188]	; (8003af0 <TIM_OC1_SetConfig+0x120>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d00f      	beq.n	8003a58 <TIM_OC1_SetConfig+0x88>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a2e      	ldr	r2, [pc, #184]	; (8003af4 <TIM_OC1_SetConfig+0x124>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d00b      	beq.n	8003a58 <TIM_OC1_SetConfig+0x88>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a2d      	ldr	r2, [pc, #180]	; (8003af8 <TIM_OC1_SetConfig+0x128>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d007      	beq.n	8003a58 <TIM_OC1_SetConfig+0x88>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4a2c      	ldr	r2, [pc, #176]	; (8003afc <TIM_OC1_SetConfig+0x12c>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d003      	beq.n	8003a58 <TIM_OC1_SetConfig+0x88>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	4a2b      	ldr	r2, [pc, #172]	; (8003b00 <TIM_OC1_SetConfig+0x130>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d10c      	bne.n	8003a72 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	f023 0308 	bic.w	r3, r3, #8
 8003a5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	f023 0304 	bic.w	r3, r3, #4
 8003a70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a1d      	ldr	r2, [pc, #116]	; (8003aec <TIM_OC1_SetConfig+0x11c>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d013      	beq.n	8003aa2 <TIM_OC1_SetConfig+0xd2>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a1c      	ldr	r2, [pc, #112]	; (8003af0 <TIM_OC1_SetConfig+0x120>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d00f      	beq.n	8003aa2 <TIM_OC1_SetConfig+0xd2>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a1b      	ldr	r2, [pc, #108]	; (8003af4 <TIM_OC1_SetConfig+0x124>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d00b      	beq.n	8003aa2 <TIM_OC1_SetConfig+0xd2>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a1a      	ldr	r2, [pc, #104]	; (8003af8 <TIM_OC1_SetConfig+0x128>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d007      	beq.n	8003aa2 <TIM_OC1_SetConfig+0xd2>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a19      	ldr	r2, [pc, #100]	; (8003afc <TIM_OC1_SetConfig+0x12c>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d003      	beq.n	8003aa2 <TIM_OC1_SetConfig+0xd2>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a18      	ldr	r2, [pc, #96]	; (8003b00 <TIM_OC1_SetConfig+0x130>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d111      	bne.n	8003ac6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003aa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ab0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	693a      	ldr	r2, [r7, #16]
 8003aca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	68fa      	ldr	r2, [r7, #12]
 8003ad0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	685a      	ldr	r2, [r3, #4]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	621a      	str	r2, [r3, #32]
}
 8003ae0:	bf00      	nop
 8003ae2:	371c      	adds	r7, #28
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr
 8003aec:	40012c00 	.word	0x40012c00
 8003af0:	40013400 	.word	0x40013400
 8003af4:	40014000 	.word	0x40014000
 8003af8:	40014400 	.word	0x40014400
 8003afc:	40014800 	.word	0x40014800
 8003b00:	40015000 	.word	0x40015000

08003b04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b087      	sub	sp, #28
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a1b      	ldr	r3, [r3, #32]
 8003b12:	f023 0210 	bic.w	r2, r3, #16
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a1b      	ldr	r3, [r3, #32]
 8003b1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	021b      	lsls	r3, r3, #8
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	f023 0320 	bic.w	r3, r3, #32
 8003b52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	011b      	lsls	r3, r3, #4
 8003b5a:	697a      	ldr	r2, [r7, #20]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a2c      	ldr	r2, [pc, #176]	; (8003c14 <TIM_OC2_SetConfig+0x110>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d007      	beq.n	8003b78 <TIM_OC2_SetConfig+0x74>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a2b      	ldr	r2, [pc, #172]	; (8003c18 <TIM_OC2_SetConfig+0x114>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d003      	beq.n	8003b78 <TIM_OC2_SetConfig+0x74>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a2a      	ldr	r2, [pc, #168]	; (8003c1c <TIM_OC2_SetConfig+0x118>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d10d      	bne.n	8003b94 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	011b      	lsls	r3, r3, #4
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b92:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a1f      	ldr	r2, [pc, #124]	; (8003c14 <TIM_OC2_SetConfig+0x110>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d013      	beq.n	8003bc4 <TIM_OC2_SetConfig+0xc0>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a1e      	ldr	r2, [pc, #120]	; (8003c18 <TIM_OC2_SetConfig+0x114>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d00f      	beq.n	8003bc4 <TIM_OC2_SetConfig+0xc0>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a1e      	ldr	r2, [pc, #120]	; (8003c20 <TIM_OC2_SetConfig+0x11c>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d00b      	beq.n	8003bc4 <TIM_OC2_SetConfig+0xc0>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4a1d      	ldr	r2, [pc, #116]	; (8003c24 <TIM_OC2_SetConfig+0x120>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d007      	beq.n	8003bc4 <TIM_OC2_SetConfig+0xc0>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a1c      	ldr	r2, [pc, #112]	; (8003c28 <TIM_OC2_SetConfig+0x124>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d003      	beq.n	8003bc4 <TIM_OC2_SetConfig+0xc0>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a17      	ldr	r2, [pc, #92]	; (8003c1c <TIM_OC2_SetConfig+0x118>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d113      	bne.n	8003bec <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	693a      	ldr	r2, [r7, #16]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	693a      	ldr	r2, [r7, #16]
 8003bf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	621a      	str	r2, [r3, #32]
}
 8003c06:	bf00      	nop
 8003c08:	371c      	adds	r7, #28
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	40012c00 	.word	0x40012c00
 8003c18:	40013400 	.word	0x40013400
 8003c1c:	40015000 	.word	0x40015000
 8003c20:	40014000 	.word	0x40014000
 8003c24:	40014400 	.word	0x40014400
 8003c28:	40014800 	.word	0x40014800

08003c2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b087      	sub	sp, #28
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a1b      	ldr	r3, [r3, #32]
 8003c46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	69db      	ldr	r3, [r3, #28]
 8003c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f023 0303 	bic.w	r3, r3, #3
 8003c66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68fa      	ldr	r2, [r7, #12]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	021b      	lsls	r3, r3, #8
 8003c80:	697a      	ldr	r2, [r7, #20]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a2b      	ldr	r2, [pc, #172]	; (8003d38 <TIM_OC3_SetConfig+0x10c>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d007      	beq.n	8003c9e <TIM_OC3_SetConfig+0x72>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a2a      	ldr	r2, [pc, #168]	; (8003d3c <TIM_OC3_SetConfig+0x110>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d003      	beq.n	8003c9e <TIM_OC3_SetConfig+0x72>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a29      	ldr	r2, [pc, #164]	; (8003d40 <TIM_OC3_SetConfig+0x114>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d10d      	bne.n	8003cba <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ca4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	021b      	lsls	r3, r3, #8
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a1e      	ldr	r2, [pc, #120]	; (8003d38 <TIM_OC3_SetConfig+0x10c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d013      	beq.n	8003cea <TIM_OC3_SetConfig+0xbe>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a1d      	ldr	r2, [pc, #116]	; (8003d3c <TIM_OC3_SetConfig+0x110>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d00f      	beq.n	8003cea <TIM_OC3_SetConfig+0xbe>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a1d      	ldr	r2, [pc, #116]	; (8003d44 <TIM_OC3_SetConfig+0x118>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d00b      	beq.n	8003cea <TIM_OC3_SetConfig+0xbe>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a1c      	ldr	r2, [pc, #112]	; (8003d48 <TIM_OC3_SetConfig+0x11c>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d007      	beq.n	8003cea <TIM_OC3_SetConfig+0xbe>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a1b      	ldr	r2, [pc, #108]	; (8003d4c <TIM_OC3_SetConfig+0x120>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d003      	beq.n	8003cea <TIM_OC3_SetConfig+0xbe>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a16      	ldr	r2, [pc, #88]	; (8003d40 <TIM_OC3_SetConfig+0x114>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d113      	bne.n	8003d12 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	011b      	lsls	r3, r3, #4
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	693a      	ldr	r2, [r7, #16]
 8003d16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	68fa      	ldr	r2, [r7, #12]
 8003d1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685a      	ldr	r2, [r3, #4]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	697a      	ldr	r2, [r7, #20]
 8003d2a:	621a      	str	r2, [r3, #32]
}
 8003d2c:	bf00      	nop
 8003d2e:	371c      	adds	r7, #28
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	40012c00 	.word	0x40012c00
 8003d3c:	40013400 	.word	0x40013400
 8003d40:	40015000 	.word	0x40015000
 8003d44:	40014000 	.word	0x40014000
 8003d48:	40014400 	.word	0x40014400
 8003d4c:	40014800 	.word	0x40014800

08003d50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b087      	sub	sp, #28
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a1b      	ldr	r3, [r3, #32]
 8003d6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	021b      	lsls	r3, r3, #8
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	031b      	lsls	r3, r3, #12
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a2c      	ldr	r2, [pc, #176]	; (8003e60 <TIM_OC4_SetConfig+0x110>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d007      	beq.n	8003dc4 <TIM_OC4_SetConfig+0x74>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	4a2b      	ldr	r2, [pc, #172]	; (8003e64 <TIM_OC4_SetConfig+0x114>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d003      	beq.n	8003dc4 <TIM_OC4_SetConfig+0x74>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	4a2a      	ldr	r2, [pc, #168]	; (8003e68 <TIM_OC4_SetConfig+0x118>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d10d      	bne.n	8003de0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003dca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	031b      	lsls	r3, r3, #12
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003dde:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4a1f      	ldr	r2, [pc, #124]	; (8003e60 <TIM_OC4_SetConfig+0x110>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d013      	beq.n	8003e10 <TIM_OC4_SetConfig+0xc0>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4a1e      	ldr	r2, [pc, #120]	; (8003e64 <TIM_OC4_SetConfig+0x114>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d00f      	beq.n	8003e10 <TIM_OC4_SetConfig+0xc0>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a1e      	ldr	r2, [pc, #120]	; (8003e6c <TIM_OC4_SetConfig+0x11c>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d00b      	beq.n	8003e10 <TIM_OC4_SetConfig+0xc0>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a1d      	ldr	r2, [pc, #116]	; (8003e70 <TIM_OC4_SetConfig+0x120>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d007      	beq.n	8003e10 <TIM_OC4_SetConfig+0xc0>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a1c      	ldr	r2, [pc, #112]	; (8003e74 <TIM_OC4_SetConfig+0x124>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d003      	beq.n	8003e10 <TIM_OC4_SetConfig+0xc0>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a17      	ldr	r2, [pc, #92]	; (8003e68 <TIM_OC4_SetConfig+0x118>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d113      	bne.n	8003e38 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e16:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003e1e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	695b      	ldr	r3, [r3, #20]
 8003e24:	019b      	lsls	r3, r3, #6
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	019b      	lsls	r3, r3, #6
 8003e32:	693a      	ldr	r2, [r7, #16]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	621a      	str	r2, [r3, #32]
}
 8003e52:	bf00      	nop
 8003e54:	371c      	adds	r7, #28
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	40012c00 	.word	0x40012c00
 8003e64:	40013400 	.word	0x40013400
 8003e68:	40015000 	.word	0x40015000
 8003e6c:	40014000 	.word	0x40014000
 8003e70:	40014400 	.word	0x40014400
 8003e74:	40014800 	.word	0x40014800

08003e78 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b087      	sub	sp, #28
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6a1b      	ldr	r3, [r3, #32]
 8003e92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003ebc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	041b      	lsls	r3, r3, #16
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a19      	ldr	r2, [pc, #100]	; (8003f34 <TIM_OC5_SetConfig+0xbc>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d013      	beq.n	8003efa <TIM_OC5_SetConfig+0x82>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a18      	ldr	r2, [pc, #96]	; (8003f38 <TIM_OC5_SetConfig+0xc0>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d00f      	beq.n	8003efa <TIM_OC5_SetConfig+0x82>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a17      	ldr	r2, [pc, #92]	; (8003f3c <TIM_OC5_SetConfig+0xc4>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d00b      	beq.n	8003efa <TIM_OC5_SetConfig+0x82>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a16      	ldr	r2, [pc, #88]	; (8003f40 <TIM_OC5_SetConfig+0xc8>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d007      	beq.n	8003efa <TIM_OC5_SetConfig+0x82>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a15      	ldr	r2, [pc, #84]	; (8003f44 <TIM_OC5_SetConfig+0xcc>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d003      	beq.n	8003efa <TIM_OC5_SetConfig+0x82>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a14      	ldr	r2, [pc, #80]	; (8003f48 <TIM_OC5_SetConfig+0xd0>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d109      	bne.n	8003f0e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	021b      	lsls	r3, r3, #8
 8003f08:	697a      	ldr	r2, [r7, #20]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	697a      	ldr	r2, [r7, #20]
 8003f12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685a      	ldr	r2, [r3, #4]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	693a      	ldr	r2, [r7, #16]
 8003f26:	621a      	str	r2, [r3, #32]
}
 8003f28:	bf00      	nop
 8003f2a:	371c      	adds	r7, #28
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr
 8003f34:	40012c00 	.word	0x40012c00
 8003f38:	40013400 	.word	0x40013400
 8003f3c:	40014000 	.word	0x40014000
 8003f40:	40014400 	.word	0x40014400
 8003f44:	40014800 	.word	0x40014800
 8003f48:	40015000 	.word	0x40015000

08003f4c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b087      	sub	sp, #28
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a1b      	ldr	r3, [r3, #32]
 8003f5a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a1b      	ldr	r3, [r3, #32]
 8003f66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	021b      	lsls	r3, r3, #8
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003f92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	051b      	lsls	r3, r3, #20
 8003f9a:	693a      	ldr	r2, [r7, #16]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	4a1a      	ldr	r2, [pc, #104]	; (800400c <TIM_OC6_SetConfig+0xc0>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d013      	beq.n	8003fd0 <TIM_OC6_SetConfig+0x84>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	4a19      	ldr	r2, [pc, #100]	; (8004010 <TIM_OC6_SetConfig+0xc4>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d00f      	beq.n	8003fd0 <TIM_OC6_SetConfig+0x84>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	4a18      	ldr	r2, [pc, #96]	; (8004014 <TIM_OC6_SetConfig+0xc8>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d00b      	beq.n	8003fd0 <TIM_OC6_SetConfig+0x84>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a17      	ldr	r2, [pc, #92]	; (8004018 <TIM_OC6_SetConfig+0xcc>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d007      	beq.n	8003fd0 <TIM_OC6_SetConfig+0x84>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4a16      	ldr	r2, [pc, #88]	; (800401c <TIM_OC6_SetConfig+0xd0>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d003      	beq.n	8003fd0 <TIM_OC6_SetConfig+0x84>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	4a15      	ldr	r2, [pc, #84]	; (8004020 <TIM_OC6_SetConfig+0xd4>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d109      	bne.n	8003fe4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fd6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	029b      	lsls	r3, r3, #10
 8003fde:	697a      	ldr	r2, [r7, #20]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68fa      	ldr	r2, [r7, #12]
 8003fee:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685a      	ldr	r2, [r3, #4]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	621a      	str	r2, [r3, #32]
}
 8003ffe:	bf00      	nop
 8004000:	371c      	adds	r7, #28
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	40012c00 	.word	0x40012c00
 8004010:	40013400 	.word	0x40013400
 8004014:	40014000 	.word	0x40014000
 8004018:	40014400 	.word	0x40014400
 800401c:	40014800 	.word	0x40014800
 8004020:	40015000 	.word	0x40015000

08004024 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004024:	b480      	push	{r7}
 8004026:	b087      	sub	sp, #28
 8004028:	af00      	add	r7, sp, #0
 800402a:	60f8      	str	r0, [r7, #12]
 800402c:	60b9      	str	r1, [r7, #8]
 800402e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6a1b      	ldr	r3, [r3, #32]
 800403a:	f023 0201 	bic.w	r2, r3, #1
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800404e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4313      	orrs	r3, r2
 8004058:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	f023 030a 	bic.w	r3, r3, #10
 8004060:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	4313      	orrs	r3, r2
 8004068:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	621a      	str	r2, [r3, #32]
}
 8004076:	bf00      	nop
 8004078:	371c      	adds	r7, #28
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004082:	b480      	push	{r7}
 8004084:	b087      	sub	sp, #28
 8004086:	af00      	add	r7, sp, #0
 8004088:	60f8      	str	r0, [r7, #12]
 800408a:	60b9      	str	r1, [r7, #8]
 800408c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	f023 0210 	bic.w	r2, r3, #16
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6a1b      	ldr	r3, [r3, #32]
 80040a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	031b      	lsls	r3, r3, #12
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80040be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	011b      	lsls	r3, r3, #4
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	697a      	ldr	r2, [r7, #20]
 80040ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	621a      	str	r2, [r3, #32]
}
 80040d6:	bf00      	nop
 80040d8:	371c      	adds	r7, #28
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr

080040e2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80040e2:	b480      	push	{r7}
 80040e4:	b085      	sub	sp, #20
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
 80040ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80040f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80040fe:	683a      	ldr	r2, [r7, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	4313      	orrs	r3, r2
 8004104:	f043 0307 	orr.w	r3, r3, #7
 8004108:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68fa      	ldr	r2, [r7, #12]
 800410e:	609a      	str	r2, [r3, #8]
}
 8004110:	bf00      	nop
 8004112:	3714      	adds	r7, #20
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800411c:	b480      	push	{r7}
 800411e:	b087      	sub	sp, #28
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
 8004128:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004136:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	021a      	lsls	r2, r3, #8
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	431a      	orrs	r2, r3
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	4313      	orrs	r3, r2
 8004144:	697a      	ldr	r2, [r7, #20]
 8004146:	4313      	orrs	r3, r2
 8004148:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	697a      	ldr	r2, [r7, #20]
 800414e:	609a      	str	r2, [r3, #8]
}
 8004150:	bf00      	nop
 8004152:	371c      	adds	r7, #28
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800415c:	b480      	push	{r7}
 800415e:	b087      	sub	sp, #28
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	f003 031f 	and.w	r3, r3, #31
 800416e:	2201      	movs	r2, #1
 8004170:	fa02 f303 	lsl.w	r3, r2, r3
 8004174:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6a1a      	ldr	r2, [r3, #32]
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	43db      	mvns	r3, r3
 800417e:	401a      	ands	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6a1a      	ldr	r2, [r3, #32]
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f003 031f 	and.w	r3, r3, #31
 800418e:	6879      	ldr	r1, [r7, #4]
 8004190:	fa01 f303 	lsl.w	r3, r1, r3
 8004194:	431a      	orrs	r2, r3
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	621a      	str	r2, [r3, #32]
}
 800419a:	bf00      	nop
 800419c:	371c      	adds	r7, #28
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
	...

080041a8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d109      	bne.n	80041cc <HAL_TIMEx_PWMN_Start+0x24>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	bf14      	ite	ne
 80041c4:	2301      	movne	r3, #1
 80041c6:	2300      	moveq	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	e022      	b.n	8004212 <HAL_TIMEx_PWMN_Start+0x6a>
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	d109      	bne.n	80041e6 <HAL_TIMEx_PWMN_Start+0x3e>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	2b01      	cmp	r3, #1
 80041dc:	bf14      	ite	ne
 80041de:	2301      	movne	r3, #1
 80041e0:	2300      	moveq	r3, #0
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	e015      	b.n	8004212 <HAL_TIMEx_PWMN_Start+0x6a>
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	2b08      	cmp	r3, #8
 80041ea:	d109      	bne.n	8004200 <HAL_TIMEx_PWMN_Start+0x58>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	bf14      	ite	ne
 80041f8:	2301      	movne	r3, #1
 80041fa:	2300      	moveq	r3, #0
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	e008      	b.n	8004212 <HAL_TIMEx_PWMN_Start+0x6a>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b01      	cmp	r3, #1
 800420a:	bf14      	ite	ne
 800420c:	2301      	movne	r3, #1
 800420e:	2300      	moveq	r3, #0
 8004210:	b2db      	uxtb	r3, r3
 8004212:	2b00      	cmp	r3, #0
 8004214:	d001      	beq.n	800421a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e073      	b.n	8004302 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d104      	bne.n	800422a <HAL_TIMEx_PWMN_Start+0x82>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2202      	movs	r2, #2
 8004224:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004228:	e013      	b.n	8004252 <HAL_TIMEx_PWMN_Start+0xaa>
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	2b04      	cmp	r3, #4
 800422e:	d104      	bne.n	800423a <HAL_TIMEx_PWMN_Start+0x92>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2202      	movs	r2, #2
 8004234:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004238:	e00b      	b.n	8004252 <HAL_TIMEx_PWMN_Start+0xaa>
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	2b08      	cmp	r3, #8
 800423e:	d104      	bne.n	800424a <HAL_TIMEx_PWMN_Start+0xa2>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2202      	movs	r2, #2
 8004244:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004248:	e003      	b.n	8004252 <HAL_TIMEx_PWMN_Start+0xaa>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2202      	movs	r2, #2
 800424e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2204      	movs	r2, #4
 8004258:	6839      	ldr	r1, [r7, #0]
 800425a:	4618      	mov	r0, r3
 800425c:	f000 f9f4 	bl	8004648 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800426e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a25      	ldr	r2, [pc, #148]	; (800430c <HAL_TIMEx_PWMN_Start+0x164>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d022      	beq.n	80042c0 <HAL_TIMEx_PWMN_Start+0x118>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004282:	d01d      	beq.n	80042c0 <HAL_TIMEx_PWMN_Start+0x118>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a21      	ldr	r2, [pc, #132]	; (8004310 <HAL_TIMEx_PWMN_Start+0x168>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d018      	beq.n	80042c0 <HAL_TIMEx_PWMN_Start+0x118>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a20      	ldr	r2, [pc, #128]	; (8004314 <HAL_TIMEx_PWMN_Start+0x16c>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d013      	beq.n	80042c0 <HAL_TIMEx_PWMN_Start+0x118>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a1e      	ldr	r2, [pc, #120]	; (8004318 <HAL_TIMEx_PWMN_Start+0x170>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d00e      	beq.n	80042c0 <HAL_TIMEx_PWMN_Start+0x118>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a1d      	ldr	r2, [pc, #116]	; (800431c <HAL_TIMEx_PWMN_Start+0x174>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d009      	beq.n	80042c0 <HAL_TIMEx_PWMN_Start+0x118>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a1b      	ldr	r2, [pc, #108]	; (8004320 <HAL_TIMEx_PWMN_Start+0x178>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d004      	beq.n	80042c0 <HAL_TIMEx_PWMN_Start+0x118>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a1a      	ldr	r2, [pc, #104]	; (8004324 <HAL_TIMEx_PWMN_Start+0x17c>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d115      	bne.n	80042ec <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689a      	ldr	r2, [r3, #8]
 80042c6:	4b18      	ldr	r3, [pc, #96]	; (8004328 <HAL_TIMEx_PWMN_Start+0x180>)
 80042c8:	4013      	ands	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2b06      	cmp	r3, #6
 80042d0:	d015      	beq.n	80042fe <HAL_TIMEx_PWMN_Start+0x156>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042d8:	d011      	beq.n	80042fe <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f042 0201 	orr.w	r2, r2, #1
 80042e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ea:	e008      	b.n	80042fe <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f042 0201 	orr.w	r2, r2, #1
 80042fa:	601a      	str	r2, [r3, #0]
 80042fc:	e000      	b.n	8004300 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004300:	2300      	movs	r3, #0
}
 8004302:	4618      	mov	r0, r3
 8004304:	3710      	adds	r7, #16
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	40012c00 	.word	0x40012c00
 8004310:	40000400 	.word	0x40000400
 8004314:	40000800 	.word	0x40000800
 8004318:	40000c00 	.word	0x40000c00
 800431c:	40013400 	.word	0x40013400
 8004320:	40014000 	.word	0x40014000
 8004324:	40015000 	.word	0x40015000
 8004328:	00010007 	.word	0x00010007

0800432c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800433c:	2b01      	cmp	r3, #1
 800433e:	d101      	bne.n	8004344 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004340:	2302      	movs	r3, #2
 8004342:	e074      	b.n	800442e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2202      	movs	r2, #2
 8004350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a34      	ldr	r2, [pc, #208]	; (800443c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d009      	beq.n	8004382 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a33      	ldr	r2, [pc, #204]	; (8004440 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d004      	beq.n	8004382 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a31      	ldr	r2, [pc, #196]	; (8004444 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d108      	bne.n	8004394 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004388:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	68fa      	ldr	r2, [r7, #12]
 8004390:	4313      	orrs	r3, r2
 8004392:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800439a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800439e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68fa      	ldr	r2, [r7, #12]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a21      	ldr	r2, [pc, #132]	; (800443c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d022      	beq.n	8004402 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043c4:	d01d      	beq.n	8004402 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a1f      	ldr	r2, [pc, #124]	; (8004448 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d018      	beq.n	8004402 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a1d      	ldr	r2, [pc, #116]	; (800444c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d013      	beq.n	8004402 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a1c      	ldr	r2, [pc, #112]	; (8004450 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d00e      	beq.n	8004402 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a15      	ldr	r2, [pc, #84]	; (8004440 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d009      	beq.n	8004402 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a18      	ldr	r2, [pc, #96]	; (8004454 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d004      	beq.n	8004402 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a11      	ldr	r2, [pc, #68]	; (8004444 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d10c      	bne.n	800441c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004408:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	68ba      	ldr	r2, [r7, #8]
 8004410:	4313      	orrs	r3, r2
 8004412:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	68ba      	ldr	r2, [r7, #8]
 800441a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3714      	adds	r7, #20
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	40012c00 	.word	0x40012c00
 8004440:	40013400 	.word	0x40013400
 8004444:	40015000 	.word	0x40015000
 8004448:	40000400 	.word	0x40000400
 800444c:	40000800 	.word	0x40000800
 8004450:	40000c00 	.word	0x40000c00
 8004454:	40014000 	.word	0x40014000

08004458 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004458:	b480      	push	{r7}
 800445a:	b085      	sub	sp, #20
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004462:	2300      	movs	r3, #0
 8004464:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800446c:	2b01      	cmp	r3, #1
 800446e:	d101      	bne.n	8004474 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004470:	2302      	movs	r3, #2
 8004472:	e096      	b.n	80045a2 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	4313      	orrs	r3, r2
 8004488:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	4313      	orrs	r3, r2
 8004496:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	4313      	orrs	r3, r2
 80044c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044da:	4313      	orrs	r3, r2
 80044dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	041b      	lsls	r3, r3, #16
 80044ea:	4313      	orrs	r3, r2
 80044ec:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a2f      	ldr	r2, [pc, #188]	; (80045b0 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d009      	beq.n	800450c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a2d      	ldr	r2, [pc, #180]	; (80045b4 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d004      	beq.n	800450c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a2c      	ldr	r2, [pc, #176]	; (80045b8 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d106      	bne.n	800451a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	69db      	ldr	r3, [r3, #28]
 8004516:	4313      	orrs	r3, r2
 8004518:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a24      	ldr	r2, [pc, #144]	; (80045b0 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d009      	beq.n	8004538 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a22      	ldr	r2, [pc, #136]	; (80045b4 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d004      	beq.n	8004538 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a21      	ldr	r2, [pc, #132]	; (80045b8 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d12b      	bne.n	8004590 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004542:	051b      	lsls	r3, r3, #20
 8004544:	4313      	orrs	r3, r2
 8004546:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	4313      	orrs	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004560:	4313      	orrs	r3, r2
 8004562:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a11      	ldr	r2, [pc, #68]	; (80045b0 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d009      	beq.n	8004582 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a10      	ldr	r2, [pc, #64]	; (80045b4 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d004      	beq.n	8004582 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a0e      	ldr	r2, [pc, #56]	; (80045b8 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d106      	bne.n	8004590 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800458c:	4313      	orrs	r3, r2
 800458e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68fa      	ldr	r2, [r7, #12]
 8004596:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3714      	adds	r7, #20
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	40012c00 	.word	0x40012c00
 80045b4:	40013400 	.word	0x40013400
 80045b8:	40015000 	.word	0x40015000

080045bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045d8:	bf00      	nop
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr

080045e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80045ec:	bf00      	nop
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004600:	bf00      	nop
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8004648:	b480      	push	{r7}
 800464a:	b087      	sub	sp, #28
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	f003 031f 	and.w	r3, r3, #31
 800465a:	2204      	movs	r2, #4
 800465c:	fa02 f303 	lsl.w	r3, r2, r3
 8004660:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6a1a      	ldr	r2, [r3, #32]
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	43db      	mvns	r3, r3
 800466a:	401a      	ands	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6a1a      	ldr	r2, [r3, #32]
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	f003 031f 	and.w	r3, r3, #31
 800467a:	6879      	ldr	r1, [r7, #4]
 800467c:	fa01 f303 	lsl.w	r3, r1, r3
 8004680:	431a      	orrs	r2, r3
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	621a      	str	r2, [r3, #32]
}
 8004686:	bf00      	nop
 8004688:	371c      	adds	r7, #28
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b082      	sub	sp, #8
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d101      	bne.n	80046a4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e042      	b.n	800472a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d106      	bne.n	80046bc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f7fc fe0a 	bl	80012d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2224      	movs	r2, #36	; 0x24
 80046c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f022 0201 	bic.w	r2, r2, #1
 80046d2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f000 fc51 	bl	8004f7c <UART_SetConfig>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d101      	bne.n	80046e4 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e022      	b.n	800472a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d002      	beq.n	80046f2 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f000 ff41 	bl	8005574 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004700:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	689a      	ldr	r2, [r3, #8]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004710:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f042 0201 	orr.w	r2, r2, #1
 8004720:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f000 ffc8 	bl	80056b8 <UART_CheckIdleState>
 8004728:	4603      	mov	r3, r0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3708      	adds	r7, #8
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b08a      	sub	sp, #40	; 0x28
 8004736:	af02      	add	r7, sp, #8
 8004738:	60f8      	str	r0, [r7, #12]
 800473a:	60b9      	str	r1, [r7, #8]
 800473c:	603b      	str	r3, [r7, #0]
 800473e:	4613      	mov	r3, r2
 8004740:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004748:	2b20      	cmp	r3, #32
 800474a:	f040 8083 	bne.w	8004854 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d002      	beq.n	800475a <HAL_UART_Transmit+0x28>
 8004754:	88fb      	ldrh	r3, [r7, #6]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e07b      	b.n	8004856 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004764:	2b01      	cmp	r3, #1
 8004766:	d101      	bne.n	800476c <HAL_UART_Transmit+0x3a>
 8004768:	2302      	movs	r3, #2
 800476a:	e074      	b.n	8004856 <HAL_UART_Transmit+0x124>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2221      	movs	r2, #33	; 0x21
 8004780:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004784:	f7fc fe58 	bl	8001438 <HAL_GetTick>
 8004788:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	88fa      	ldrh	r2, [r7, #6]
 800478e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	88fa      	ldrh	r2, [r7, #6]
 8004796:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047a2:	d108      	bne.n	80047b6 <HAL_UART_Transmit+0x84>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	691b      	ldr	r3, [r3, #16]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d104      	bne.n	80047b6 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80047ac:	2300      	movs	r3, #0
 80047ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	61bb      	str	r3, [r7, #24]
 80047b4:	e003      	b.n	80047be <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047ba:	2300      	movs	r3, #0
 80047bc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80047c6:	e02c      	b.n	8004822 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	2200      	movs	r2, #0
 80047d0:	2180      	movs	r1, #128	; 0x80
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f000 ffbb 	bl	800574e <UART_WaitOnFlagUntilTimeout>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e039      	b.n	8004856 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d10b      	bne.n	8004800 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	881b      	ldrh	r3, [r3, #0]
 80047ec:	461a      	mov	r2, r3
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047f6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	3302      	adds	r3, #2
 80047fc:	61bb      	str	r3, [r7, #24]
 80047fe:	e007      	b.n	8004810 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	781a      	ldrb	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	3301      	adds	r3, #1
 800480e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004816:	b29b      	uxth	r3, r3
 8004818:	3b01      	subs	r3, #1
 800481a:	b29a      	uxth	r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004828:	b29b      	uxth	r3, r3
 800482a:	2b00      	cmp	r3, #0
 800482c:	d1cc      	bne.n	80047c8 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	9300      	str	r3, [sp, #0]
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	2200      	movs	r2, #0
 8004836:	2140      	movs	r1, #64	; 0x40
 8004838:	68f8      	ldr	r0, [r7, #12]
 800483a:	f000 ff88 	bl	800574e <UART_WaitOnFlagUntilTimeout>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d001      	beq.n	8004848 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e006      	b.n	8004856 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2220      	movs	r2, #32
 800484c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8004850:	2300      	movs	r3, #0
 8004852:	e000      	b.n	8004856 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8004854:	2302      	movs	r3, #2
  }
}
 8004856:	4618      	mov	r0, r3
 8004858:	3720      	adds	r7, #32
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
	...

08004860 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b08a      	sub	sp, #40	; 0x28
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	4613      	mov	r3, r2
 800486c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004874:	2b20      	cmp	r3, #32
 8004876:	d142      	bne.n	80048fe <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d002      	beq.n	8004884 <HAL_UART_Receive_IT+0x24>
 800487e:	88fb      	ldrh	r3, [r7, #6]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d101      	bne.n	8004888 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e03b      	b.n	8004900 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800488e:	2b01      	cmp	r3, #1
 8004890:	d101      	bne.n	8004896 <HAL_UART_Receive_IT+0x36>
 8004892:	2302      	movs	r3, #2
 8004894:	e034      	b.n	8004900 <HAL_UART_Receive_IT+0xa0>
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2201      	movs	r2, #1
 800489a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2200      	movs	r2, #0
 80048a2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a17      	ldr	r2, [pc, #92]	; (8004908 <HAL_UART_Receive_IT+0xa8>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d01f      	beq.n	80048ee <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d018      	beq.n	80048ee <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	e853 3f00 	ldrex	r3, [r3]
 80048c8:	613b      	str	r3, [r7, #16]
   return(result);
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80048d0:	627b      	str	r3, [r7, #36]	; 0x24
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	461a      	mov	r2, r3
 80048d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048da:	623b      	str	r3, [r7, #32]
 80048dc:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048de:	69f9      	ldr	r1, [r7, #28]
 80048e0:	6a3a      	ldr	r2, [r7, #32]
 80048e2:	e841 2300 	strex	r3, r2, [r1]
 80048e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80048e8:	69bb      	ldr	r3, [r7, #24]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d1e6      	bne.n	80048bc <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80048ee:	88fb      	ldrh	r3, [r7, #6]
 80048f0:	461a      	mov	r2, r3
 80048f2:	68b9      	ldr	r1, [r7, #8]
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 fff3 	bl	80058e0 <UART_Start_Receive_IT>
 80048fa:	4603      	mov	r3, r0
 80048fc:	e000      	b.n	8004900 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80048fe:	2302      	movs	r3, #2
  }
}
 8004900:	4618      	mov	r0, r3
 8004902:	3728      	adds	r7, #40	; 0x28
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	40008000 	.word	0x40008000

0800490c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b0ba      	sub	sp, #232	; 0xe8
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	69db      	ldr	r3, [r3, #28]
 800491a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004932:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004936:	f640 030f 	movw	r3, #2063	; 0x80f
 800493a:	4013      	ands	r3, r2
 800493c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004940:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004944:	2b00      	cmp	r3, #0
 8004946:	d11b      	bne.n	8004980 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004948:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800494c:	f003 0320 	and.w	r3, r3, #32
 8004950:	2b00      	cmp	r3, #0
 8004952:	d015      	beq.n	8004980 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004958:	f003 0320 	and.w	r3, r3, #32
 800495c:	2b00      	cmp	r3, #0
 800495e:	d105      	bne.n	800496c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004960:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d009      	beq.n	8004980 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004970:	2b00      	cmp	r3, #0
 8004972:	f000 82d6 	beq.w	8004f22 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	4798      	blx	r3
      }
      return;
 800497e:	e2d0      	b.n	8004f22 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004980:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004984:	2b00      	cmp	r3, #0
 8004986:	f000 811f 	beq.w	8004bc8 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800498a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800498e:	4b8b      	ldr	r3, [pc, #556]	; (8004bbc <HAL_UART_IRQHandler+0x2b0>)
 8004990:	4013      	ands	r3, r2
 8004992:	2b00      	cmp	r3, #0
 8004994:	d106      	bne.n	80049a4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004996:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800499a:	4b89      	ldr	r3, [pc, #548]	; (8004bc0 <HAL_UART_IRQHandler+0x2b4>)
 800499c:	4013      	ands	r3, r2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	f000 8112 	beq.w	8004bc8 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80049a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d011      	beq.n	80049d4 <HAL_UART_IRQHandler+0xc8>
 80049b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00b      	beq.n	80049d4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2201      	movs	r2, #1
 80049c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049ca:	f043 0201 	orr.w	r2, r3, #1
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d011      	beq.n	8004a04 <HAL_UART_IRQHandler+0xf8>
 80049e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049e4:	f003 0301 	and.w	r3, r3, #1
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00b      	beq.n	8004a04 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2202      	movs	r2, #2
 80049f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049fa:	f043 0204 	orr.w	r2, r3, #4
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a08:	f003 0304 	and.w	r3, r3, #4
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d011      	beq.n	8004a34 <HAL_UART_IRQHandler+0x128>
 8004a10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a14:	f003 0301 	and.w	r3, r3, #1
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d00b      	beq.n	8004a34 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2204      	movs	r2, #4
 8004a22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a2a:	f043 0202 	orr.w	r2, r3, #2
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004a34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a38:	f003 0308 	and.w	r3, r3, #8
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d017      	beq.n	8004a70 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004a40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a44:	f003 0320 	and.w	r3, r3, #32
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d105      	bne.n	8004a58 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004a4c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004a50:	4b5a      	ldr	r3, [pc, #360]	; (8004bbc <HAL_UART_IRQHandler+0x2b0>)
 8004a52:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00b      	beq.n	8004a70 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2208      	movs	r2, #8
 8004a5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a66:	f043 0208 	orr.w	r2, r3, #8
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d012      	beq.n	8004aa2 <HAL_UART_IRQHandler+0x196>
 8004a7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a80:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00c      	beq.n	8004aa2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a98:	f043 0220 	orr.w	r2, r3, #32
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f000 823c 	beq.w	8004f26 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ab2:	f003 0320 	and.w	r3, r3, #32
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d013      	beq.n	8004ae2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004aba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004abe:	f003 0320 	and.w	r3, r3, #32
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d105      	bne.n	8004ad2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004ac6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d007      	beq.n	8004ae2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ae8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004af6:	2b40      	cmp	r3, #64	; 0x40
 8004af8:	d005      	beq.n	8004b06 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004afa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004afe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d04f      	beq.n	8004ba6 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f001 f814 	bl	8005b34 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b16:	2b40      	cmp	r3, #64	; 0x40
 8004b18:	d141      	bne.n	8004b9e <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	3308      	adds	r3, #8
 8004b20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b24:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004b28:	e853 3f00 	ldrex	r3, [r3]
 8004b2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004b30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004b34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	3308      	adds	r3, #8
 8004b42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004b46:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004b4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004b52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004b56:	e841 2300 	strex	r3, r2, [r1]
 8004b5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004b5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1d9      	bne.n	8004b1a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d013      	beq.n	8004b96 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b72:	4a14      	ldr	r2, [pc, #80]	; (8004bc4 <HAL_UART_IRQHandler+0x2b8>)
 8004b74:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7fc fdc3 	bl	8001706 <HAL_DMA_Abort_IT>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d017      	beq.n	8004bb6 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8004b90:	4610      	mov	r0, r2
 8004b92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b94:	e00f      	b.n	8004bb6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 f9da 	bl	8004f50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b9c:	e00b      	b.n	8004bb6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f000 f9d6 	bl	8004f50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ba4:	e007      	b.n	8004bb6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 f9d2 	bl	8004f50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8004bb4:	e1b7      	b.n	8004f26 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bb6:	bf00      	nop
    return;
 8004bb8:	e1b5      	b.n	8004f26 <HAL_UART_IRQHandler+0x61a>
 8004bba:	bf00      	nop
 8004bbc:	10000001 	.word	0x10000001
 8004bc0:	04000120 	.word	0x04000120
 8004bc4:	08005c01 	.word	0x08005c01

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	f040 814a 	bne.w	8004e66 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bd6:	f003 0310 	and.w	r3, r3, #16
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f000 8143 	beq.w	8004e66 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004be0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004be4:	f003 0310 	and.w	r3, r3, #16
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	f000 813c 	beq.w	8004e66 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2210      	movs	r2, #16
 8004bf4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c00:	2b40      	cmp	r3, #64	; 0x40
 8004c02:	f040 80b5 	bne.w	8004d70 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004c12:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 8187 	beq.w	8004f2a <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004c22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004c26:	429a      	cmp	r2, r3
 8004c28:	f080 817f 	bcs.w	8004f2a <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004c32:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0320 	and.w	r3, r3, #32
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	f040 8086 	bne.w	8004d54 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c50:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c54:	e853 3f00 	ldrex	r3, [r3]
 8004c58:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004c5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c64:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004c72:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004c76:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c7a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004c7e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004c82:	e841 2300 	strex	r3, r2, [r1]
 8004c86:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004c8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d1da      	bne.n	8004c48 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	3308      	adds	r3, #8
 8004c98:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c9c:	e853 3f00 	ldrex	r3, [r3]
 8004ca0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004ca2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ca4:	f023 0301 	bic.w	r3, r3, #1
 8004ca8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	3308      	adds	r3, #8
 8004cb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004cb6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004cba:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cbc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004cbe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004cc2:	e841 2300 	strex	r3, r2, [r1]
 8004cc6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004cc8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1e1      	bne.n	8004c92 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	3308      	adds	r3, #8
 8004cd4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004cd8:	e853 3f00 	ldrex	r3, [r3]
 8004cdc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004cde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ce0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ce4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	3308      	adds	r3, #8
 8004cee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004cf2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004cf4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004cf8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004cfa:	e841 2300 	strex	r3, r2, [r1]
 8004cfe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004d00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d1e3      	bne.n	8004cce <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2220      	movs	r2, #32
 8004d0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d1c:	e853 3f00 	ldrex	r3, [r3]
 8004d20:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004d22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d24:	f023 0310 	bic.w	r3, r3, #16
 8004d28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	461a      	mov	r2, r3
 8004d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004d36:	65bb      	str	r3, [r7, #88]	; 0x58
 8004d38:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d3a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004d3c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d3e:	e841 2300 	strex	r3, r2, [r1]
 8004d42:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004d44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1e4      	bne.n	8004d14 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f7fc fc80 	bl	8001654 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	4619      	mov	r1, r3
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 f8fb 	bl	8004f64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d6e:	e0dc      	b.n	8004f2a <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f000 80ce 	beq.w	8004f2e <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8004d92:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f000 80c9 	beq.w	8004f2e <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004da4:	e853 3f00 	ldrex	r3, [r3]
 8004da8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004daa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004db0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	461a      	mov	r2, r3
 8004dba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004dbe:	647b      	str	r3, [r7, #68]	; 0x44
 8004dc0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004dc4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004dc6:	e841 2300 	strex	r3, r2, [r1]
 8004dca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004dcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d1e4      	bne.n	8004d9c <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	3308      	adds	r3, #8
 8004dd8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ddc:	e853 3f00 	ldrex	r3, [r3]
 8004de0:	623b      	str	r3, [r7, #32]
   return(result);
 8004de2:	6a3b      	ldr	r3, [r7, #32]
 8004de4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004de8:	f023 0301 	bic.w	r3, r3, #1
 8004dec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	3308      	adds	r3, #8
 8004df6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004dfa:	633a      	str	r2, [r7, #48]	; 0x30
 8004dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e02:	e841 2300 	strex	r3, r2, [r1]
 8004e06:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1e1      	bne.n	8004dd2 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2220      	movs	r2, #32
 8004e12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	e853 3f00 	ldrex	r3, [r3]
 8004e2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f023 0310 	bic.w	r3, r3, #16
 8004e36:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	461a      	mov	r2, r3
 8004e40:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e44:	61fb      	str	r3, [r7, #28]
 8004e46:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e48:	69b9      	ldr	r1, [r7, #24]
 8004e4a:	69fa      	ldr	r2, [r7, #28]
 8004e4c:	e841 2300 	strex	r3, r2, [r1]
 8004e50:	617b      	str	r3, [r7, #20]
   return(result);
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d1e4      	bne.n	8004e22 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 f880 	bl	8004f64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004e64:	e063      	b.n	8004f2e <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004e66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00e      	beq.n	8004e90 <HAL_UART_IRQHandler+0x584>
 8004e72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d008      	beq.n	8004e90 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004e86:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f001 fb57 	bl	800653c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e8e:	e051      	b.n	8004f34 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d014      	beq.n	8004ec6 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ea0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d105      	bne.n	8004eb4 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004ea8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004eac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d008      	beq.n	8004ec6 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d03a      	beq.n	8004f32 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	4798      	blx	r3
    }
    return;
 8004ec4:	e035      	b.n	8004f32 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d009      	beq.n	8004ee6 <HAL_UART_IRQHandler+0x5da>
 8004ed2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d003      	beq.n	8004ee6 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fea4 	bl	8005c2c <UART_EndTransmit_IT>
    return;
 8004ee4:	e026      	b.n	8004f34 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d009      	beq.n	8004f06 <HAL_UART_IRQHandler+0x5fa>
 8004ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ef6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d003      	beq.n	8004f06 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f001 fb30 	bl	8006564 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004f04:	e016      	b.n	8004f34 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d010      	beq.n	8004f34 <HAL_UART_IRQHandler+0x628>
 8004f12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	da0c      	bge.n	8004f34 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f001 fb18 	bl	8006550 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004f20:	e008      	b.n	8004f34 <HAL_UART_IRQHandler+0x628>
      return;
 8004f22:	bf00      	nop
 8004f24:	e006      	b.n	8004f34 <HAL_UART_IRQHandler+0x628>
    return;
 8004f26:	bf00      	nop
 8004f28:	e004      	b.n	8004f34 <HAL_UART_IRQHandler+0x628>
      return;
 8004f2a:	bf00      	nop
 8004f2c:	e002      	b.n	8004f34 <HAL_UART_IRQHandler+0x628>
      return;
 8004f2e:	bf00      	nop
 8004f30:	e000      	b.n	8004f34 <HAL_UART_IRQHandler+0x628>
    return;
 8004f32:	bf00      	nop
  }
}
 8004f34:	37e8      	adds	r7, #232	; 0xe8
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop

08004f3c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004f44:	bf00      	nop
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b083      	sub	sp, #12
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004f58:	bf00      	nop
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f80:	b08c      	sub	sp, #48	; 0x30
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f86:	2300      	movs	r3, #0
 8004f88:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	689a      	ldr	r2, [r3, #8]
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	431a      	orrs	r2, r3
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	431a      	orrs	r2, r3
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	69db      	ldr	r3, [r3, #28]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	4baa      	ldr	r3, [pc, #680]	; (8005254 <UART_SetConfig+0x2d8>)
 8004fac:	4013      	ands	r3, r2
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	6812      	ldr	r2, [r2, #0]
 8004fb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fb4:	430b      	orrs	r3, r1
 8004fb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	68da      	ldr	r2, [r3, #12]
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	699b      	ldr	r3, [r3, #24]
 8004fd2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a9f      	ldr	r2, [pc, #636]	; (8005258 <UART_SetConfig+0x2dc>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d004      	beq.n	8004fe8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	6a1b      	ldr	r3, [r3, #32]
 8004fe2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004ff2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004ff6:	697a      	ldr	r2, [r7, #20]
 8004ff8:	6812      	ldr	r2, [r2, #0]
 8004ffa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ffc:	430b      	orrs	r3, r1
 8004ffe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005006:	f023 010f 	bic.w	r1, r3, #15
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	430a      	orrs	r2, r1
 8005014:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a90      	ldr	r2, [pc, #576]	; (800525c <UART_SetConfig+0x2e0>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d125      	bne.n	800506c <UART_SetConfig+0xf0>
 8005020:	4b8f      	ldr	r3, [pc, #572]	; (8005260 <UART_SetConfig+0x2e4>)
 8005022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005026:	f003 0303 	and.w	r3, r3, #3
 800502a:	2b03      	cmp	r3, #3
 800502c:	d81a      	bhi.n	8005064 <UART_SetConfig+0xe8>
 800502e:	a201      	add	r2, pc, #4	; (adr r2, 8005034 <UART_SetConfig+0xb8>)
 8005030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005034:	08005045 	.word	0x08005045
 8005038:	08005055 	.word	0x08005055
 800503c:	0800504d 	.word	0x0800504d
 8005040:	0800505d 	.word	0x0800505d
 8005044:	2301      	movs	r3, #1
 8005046:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800504a:	e116      	b.n	800527a <UART_SetConfig+0x2fe>
 800504c:	2302      	movs	r3, #2
 800504e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005052:	e112      	b.n	800527a <UART_SetConfig+0x2fe>
 8005054:	2304      	movs	r3, #4
 8005056:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800505a:	e10e      	b.n	800527a <UART_SetConfig+0x2fe>
 800505c:	2308      	movs	r3, #8
 800505e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005062:	e10a      	b.n	800527a <UART_SetConfig+0x2fe>
 8005064:	2310      	movs	r3, #16
 8005066:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800506a:	e106      	b.n	800527a <UART_SetConfig+0x2fe>
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a7c      	ldr	r2, [pc, #496]	; (8005264 <UART_SetConfig+0x2e8>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d138      	bne.n	80050e8 <UART_SetConfig+0x16c>
 8005076:	4b7a      	ldr	r3, [pc, #488]	; (8005260 <UART_SetConfig+0x2e4>)
 8005078:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800507c:	f003 030c 	and.w	r3, r3, #12
 8005080:	2b0c      	cmp	r3, #12
 8005082:	d82d      	bhi.n	80050e0 <UART_SetConfig+0x164>
 8005084:	a201      	add	r2, pc, #4	; (adr r2, 800508c <UART_SetConfig+0x110>)
 8005086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800508a:	bf00      	nop
 800508c:	080050c1 	.word	0x080050c1
 8005090:	080050e1 	.word	0x080050e1
 8005094:	080050e1 	.word	0x080050e1
 8005098:	080050e1 	.word	0x080050e1
 800509c:	080050d1 	.word	0x080050d1
 80050a0:	080050e1 	.word	0x080050e1
 80050a4:	080050e1 	.word	0x080050e1
 80050a8:	080050e1 	.word	0x080050e1
 80050ac:	080050c9 	.word	0x080050c9
 80050b0:	080050e1 	.word	0x080050e1
 80050b4:	080050e1 	.word	0x080050e1
 80050b8:	080050e1 	.word	0x080050e1
 80050bc:	080050d9 	.word	0x080050d9
 80050c0:	2300      	movs	r3, #0
 80050c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050c6:	e0d8      	b.n	800527a <UART_SetConfig+0x2fe>
 80050c8:	2302      	movs	r3, #2
 80050ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050ce:	e0d4      	b.n	800527a <UART_SetConfig+0x2fe>
 80050d0:	2304      	movs	r3, #4
 80050d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050d6:	e0d0      	b.n	800527a <UART_SetConfig+0x2fe>
 80050d8:	2308      	movs	r3, #8
 80050da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050de:	e0cc      	b.n	800527a <UART_SetConfig+0x2fe>
 80050e0:	2310      	movs	r3, #16
 80050e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050e6:	e0c8      	b.n	800527a <UART_SetConfig+0x2fe>
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a5e      	ldr	r2, [pc, #376]	; (8005268 <UART_SetConfig+0x2ec>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d125      	bne.n	800513e <UART_SetConfig+0x1c2>
 80050f2:	4b5b      	ldr	r3, [pc, #364]	; (8005260 <UART_SetConfig+0x2e4>)
 80050f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80050fc:	2b30      	cmp	r3, #48	; 0x30
 80050fe:	d016      	beq.n	800512e <UART_SetConfig+0x1b2>
 8005100:	2b30      	cmp	r3, #48	; 0x30
 8005102:	d818      	bhi.n	8005136 <UART_SetConfig+0x1ba>
 8005104:	2b20      	cmp	r3, #32
 8005106:	d00a      	beq.n	800511e <UART_SetConfig+0x1a2>
 8005108:	2b20      	cmp	r3, #32
 800510a:	d814      	bhi.n	8005136 <UART_SetConfig+0x1ba>
 800510c:	2b00      	cmp	r3, #0
 800510e:	d002      	beq.n	8005116 <UART_SetConfig+0x19a>
 8005110:	2b10      	cmp	r3, #16
 8005112:	d008      	beq.n	8005126 <UART_SetConfig+0x1aa>
 8005114:	e00f      	b.n	8005136 <UART_SetConfig+0x1ba>
 8005116:	2300      	movs	r3, #0
 8005118:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800511c:	e0ad      	b.n	800527a <UART_SetConfig+0x2fe>
 800511e:	2302      	movs	r3, #2
 8005120:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005124:	e0a9      	b.n	800527a <UART_SetConfig+0x2fe>
 8005126:	2304      	movs	r3, #4
 8005128:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800512c:	e0a5      	b.n	800527a <UART_SetConfig+0x2fe>
 800512e:	2308      	movs	r3, #8
 8005130:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005134:	e0a1      	b.n	800527a <UART_SetConfig+0x2fe>
 8005136:	2310      	movs	r3, #16
 8005138:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800513c:	e09d      	b.n	800527a <UART_SetConfig+0x2fe>
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a4a      	ldr	r2, [pc, #296]	; (800526c <UART_SetConfig+0x2f0>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d125      	bne.n	8005194 <UART_SetConfig+0x218>
 8005148:	4b45      	ldr	r3, [pc, #276]	; (8005260 <UART_SetConfig+0x2e4>)
 800514a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800514e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005152:	2bc0      	cmp	r3, #192	; 0xc0
 8005154:	d016      	beq.n	8005184 <UART_SetConfig+0x208>
 8005156:	2bc0      	cmp	r3, #192	; 0xc0
 8005158:	d818      	bhi.n	800518c <UART_SetConfig+0x210>
 800515a:	2b80      	cmp	r3, #128	; 0x80
 800515c:	d00a      	beq.n	8005174 <UART_SetConfig+0x1f8>
 800515e:	2b80      	cmp	r3, #128	; 0x80
 8005160:	d814      	bhi.n	800518c <UART_SetConfig+0x210>
 8005162:	2b00      	cmp	r3, #0
 8005164:	d002      	beq.n	800516c <UART_SetConfig+0x1f0>
 8005166:	2b40      	cmp	r3, #64	; 0x40
 8005168:	d008      	beq.n	800517c <UART_SetConfig+0x200>
 800516a:	e00f      	b.n	800518c <UART_SetConfig+0x210>
 800516c:	2300      	movs	r3, #0
 800516e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005172:	e082      	b.n	800527a <UART_SetConfig+0x2fe>
 8005174:	2302      	movs	r3, #2
 8005176:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800517a:	e07e      	b.n	800527a <UART_SetConfig+0x2fe>
 800517c:	2304      	movs	r3, #4
 800517e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005182:	e07a      	b.n	800527a <UART_SetConfig+0x2fe>
 8005184:	2308      	movs	r3, #8
 8005186:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800518a:	e076      	b.n	800527a <UART_SetConfig+0x2fe>
 800518c:	2310      	movs	r3, #16
 800518e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005192:	e072      	b.n	800527a <UART_SetConfig+0x2fe>
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a35      	ldr	r2, [pc, #212]	; (8005270 <UART_SetConfig+0x2f4>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d12a      	bne.n	80051f4 <UART_SetConfig+0x278>
 800519e:	4b30      	ldr	r3, [pc, #192]	; (8005260 <UART_SetConfig+0x2e4>)
 80051a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051ac:	d01a      	beq.n	80051e4 <UART_SetConfig+0x268>
 80051ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051b2:	d81b      	bhi.n	80051ec <UART_SetConfig+0x270>
 80051b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051b8:	d00c      	beq.n	80051d4 <UART_SetConfig+0x258>
 80051ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051be:	d815      	bhi.n	80051ec <UART_SetConfig+0x270>
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d003      	beq.n	80051cc <UART_SetConfig+0x250>
 80051c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051c8:	d008      	beq.n	80051dc <UART_SetConfig+0x260>
 80051ca:	e00f      	b.n	80051ec <UART_SetConfig+0x270>
 80051cc:	2300      	movs	r3, #0
 80051ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051d2:	e052      	b.n	800527a <UART_SetConfig+0x2fe>
 80051d4:	2302      	movs	r3, #2
 80051d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051da:	e04e      	b.n	800527a <UART_SetConfig+0x2fe>
 80051dc:	2304      	movs	r3, #4
 80051de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051e2:	e04a      	b.n	800527a <UART_SetConfig+0x2fe>
 80051e4:	2308      	movs	r3, #8
 80051e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051ea:	e046      	b.n	800527a <UART_SetConfig+0x2fe>
 80051ec:	2310      	movs	r3, #16
 80051ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051f2:	e042      	b.n	800527a <UART_SetConfig+0x2fe>
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a17      	ldr	r2, [pc, #92]	; (8005258 <UART_SetConfig+0x2dc>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d13a      	bne.n	8005274 <UART_SetConfig+0x2f8>
 80051fe:	4b18      	ldr	r3, [pc, #96]	; (8005260 <UART_SetConfig+0x2e4>)
 8005200:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005204:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005208:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800520c:	d01a      	beq.n	8005244 <UART_SetConfig+0x2c8>
 800520e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005212:	d81b      	bhi.n	800524c <UART_SetConfig+0x2d0>
 8005214:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005218:	d00c      	beq.n	8005234 <UART_SetConfig+0x2b8>
 800521a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800521e:	d815      	bhi.n	800524c <UART_SetConfig+0x2d0>
 8005220:	2b00      	cmp	r3, #0
 8005222:	d003      	beq.n	800522c <UART_SetConfig+0x2b0>
 8005224:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005228:	d008      	beq.n	800523c <UART_SetConfig+0x2c0>
 800522a:	e00f      	b.n	800524c <UART_SetConfig+0x2d0>
 800522c:	2300      	movs	r3, #0
 800522e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005232:	e022      	b.n	800527a <UART_SetConfig+0x2fe>
 8005234:	2302      	movs	r3, #2
 8005236:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800523a:	e01e      	b.n	800527a <UART_SetConfig+0x2fe>
 800523c:	2304      	movs	r3, #4
 800523e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005242:	e01a      	b.n	800527a <UART_SetConfig+0x2fe>
 8005244:	2308      	movs	r3, #8
 8005246:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800524a:	e016      	b.n	800527a <UART_SetConfig+0x2fe>
 800524c:	2310      	movs	r3, #16
 800524e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005252:	e012      	b.n	800527a <UART_SetConfig+0x2fe>
 8005254:	cfff69f3 	.word	0xcfff69f3
 8005258:	40008000 	.word	0x40008000
 800525c:	40013800 	.word	0x40013800
 8005260:	40021000 	.word	0x40021000
 8005264:	40004400 	.word	0x40004400
 8005268:	40004800 	.word	0x40004800
 800526c:	40004c00 	.word	0x40004c00
 8005270:	40005000 	.word	0x40005000
 8005274:	2310      	movs	r3, #16
 8005276:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4aae      	ldr	r2, [pc, #696]	; (8005538 <UART_SetConfig+0x5bc>)
 8005280:	4293      	cmp	r3, r2
 8005282:	f040 8097 	bne.w	80053b4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005286:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800528a:	2b08      	cmp	r3, #8
 800528c:	d823      	bhi.n	80052d6 <UART_SetConfig+0x35a>
 800528e:	a201      	add	r2, pc, #4	; (adr r2, 8005294 <UART_SetConfig+0x318>)
 8005290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005294:	080052b9 	.word	0x080052b9
 8005298:	080052d7 	.word	0x080052d7
 800529c:	080052c1 	.word	0x080052c1
 80052a0:	080052d7 	.word	0x080052d7
 80052a4:	080052c7 	.word	0x080052c7
 80052a8:	080052d7 	.word	0x080052d7
 80052ac:	080052d7 	.word	0x080052d7
 80052b0:	080052d7 	.word	0x080052d7
 80052b4:	080052cf 	.word	0x080052cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052b8:	f7fd f9da 	bl	8002670 <HAL_RCC_GetPCLK1Freq>
 80052bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80052be:	e010      	b.n	80052e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052c0:	4b9e      	ldr	r3, [pc, #632]	; (800553c <UART_SetConfig+0x5c0>)
 80052c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80052c4:	e00d      	b.n	80052e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052c6:	f7fd f965 	bl	8002594 <HAL_RCC_GetSysClockFreq>
 80052ca:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80052cc:	e009      	b.n	80052e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052d2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80052d4:	e005      	b.n	80052e2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80052d6:	2300      	movs	r3, #0
 80052d8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80052e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80052e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 8130 	beq.w	800554a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ee:	4a94      	ldr	r2, [pc, #592]	; (8005540 <UART_SetConfig+0x5c4>)
 80052f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052f4:	461a      	mov	r2, r3
 80052f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80052fc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	685a      	ldr	r2, [r3, #4]
 8005302:	4613      	mov	r3, r2
 8005304:	005b      	lsls	r3, r3, #1
 8005306:	4413      	add	r3, r2
 8005308:	69ba      	ldr	r2, [r7, #24]
 800530a:	429a      	cmp	r2, r3
 800530c:	d305      	bcc.n	800531a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005314:	69ba      	ldr	r2, [r7, #24]
 8005316:	429a      	cmp	r2, r3
 8005318:	d903      	bls.n	8005322 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005320:	e113      	b.n	800554a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005324:	2200      	movs	r2, #0
 8005326:	60bb      	str	r3, [r7, #8]
 8005328:	60fa      	str	r2, [r7, #12]
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532e:	4a84      	ldr	r2, [pc, #528]	; (8005540 <UART_SetConfig+0x5c4>)
 8005330:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005334:	b29b      	uxth	r3, r3
 8005336:	2200      	movs	r2, #0
 8005338:	603b      	str	r3, [r7, #0]
 800533a:	607a      	str	r2, [r7, #4]
 800533c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005340:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005344:	f7fa ffcc 	bl	80002e0 <__aeabi_uldivmod>
 8005348:	4602      	mov	r2, r0
 800534a:	460b      	mov	r3, r1
 800534c:	4610      	mov	r0, r2
 800534e:	4619      	mov	r1, r3
 8005350:	f04f 0200 	mov.w	r2, #0
 8005354:	f04f 0300 	mov.w	r3, #0
 8005358:	020b      	lsls	r3, r1, #8
 800535a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800535e:	0202      	lsls	r2, r0, #8
 8005360:	6979      	ldr	r1, [r7, #20]
 8005362:	6849      	ldr	r1, [r1, #4]
 8005364:	0849      	lsrs	r1, r1, #1
 8005366:	2000      	movs	r0, #0
 8005368:	460c      	mov	r4, r1
 800536a:	4605      	mov	r5, r0
 800536c:	eb12 0804 	adds.w	r8, r2, r4
 8005370:	eb43 0905 	adc.w	r9, r3, r5
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	469a      	mov	sl, r3
 800537c:	4693      	mov	fp, r2
 800537e:	4652      	mov	r2, sl
 8005380:	465b      	mov	r3, fp
 8005382:	4640      	mov	r0, r8
 8005384:	4649      	mov	r1, r9
 8005386:	f7fa ffab 	bl	80002e0 <__aeabi_uldivmod>
 800538a:	4602      	mov	r2, r0
 800538c:	460b      	mov	r3, r1
 800538e:	4613      	mov	r3, r2
 8005390:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005392:	6a3b      	ldr	r3, [r7, #32]
 8005394:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005398:	d308      	bcc.n	80053ac <UART_SetConfig+0x430>
 800539a:	6a3b      	ldr	r3, [r7, #32]
 800539c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053a0:	d204      	bcs.n	80053ac <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	6a3a      	ldr	r2, [r7, #32]
 80053a8:	60da      	str	r2, [r3, #12]
 80053aa:	e0ce      	b.n	800554a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80053b2:	e0ca      	b.n	800554a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	69db      	ldr	r3, [r3, #28]
 80053b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053bc:	d166      	bne.n	800548c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80053be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80053c2:	2b08      	cmp	r3, #8
 80053c4:	d827      	bhi.n	8005416 <UART_SetConfig+0x49a>
 80053c6:	a201      	add	r2, pc, #4	; (adr r2, 80053cc <UART_SetConfig+0x450>)
 80053c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053cc:	080053f1 	.word	0x080053f1
 80053d0:	080053f9 	.word	0x080053f9
 80053d4:	08005401 	.word	0x08005401
 80053d8:	08005417 	.word	0x08005417
 80053dc:	08005407 	.word	0x08005407
 80053e0:	08005417 	.word	0x08005417
 80053e4:	08005417 	.word	0x08005417
 80053e8:	08005417 	.word	0x08005417
 80053ec:	0800540f 	.word	0x0800540f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053f0:	f7fd f93e 	bl	8002670 <HAL_RCC_GetPCLK1Freq>
 80053f4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80053f6:	e014      	b.n	8005422 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053f8:	f7fd f950 	bl	800269c <HAL_RCC_GetPCLK2Freq>
 80053fc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80053fe:	e010      	b.n	8005422 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005400:	4b4e      	ldr	r3, [pc, #312]	; (800553c <UART_SetConfig+0x5c0>)
 8005402:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005404:	e00d      	b.n	8005422 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005406:	f7fd f8c5 	bl	8002594 <HAL_RCC_GetSysClockFreq>
 800540a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800540c:	e009      	b.n	8005422 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800540e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005412:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005414:	e005      	b.n	8005422 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005416:	2300      	movs	r3, #0
 8005418:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005420:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005424:	2b00      	cmp	r3, #0
 8005426:	f000 8090 	beq.w	800554a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542e:	4a44      	ldr	r2, [pc, #272]	; (8005540 <UART_SetConfig+0x5c4>)
 8005430:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005434:	461a      	mov	r2, r3
 8005436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005438:	fbb3 f3f2 	udiv	r3, r3, r2
 800543c:	005a      	lsls	r2, r3, #1
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	085b      	lsrs	r3, r3, #1
 8005444:	441a      	add	r2, r3
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	fbb2 f3f3 	udiv	r3, r2, r3
 800544e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005450:	6a3b      	ldr	r3, [r7, #32]
 8005452:	2b0f      	cmp	r3, #15
 8005454:	d916      	bls.n	8005484 <UART_SetConfig+0x508>
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800545c:	d212      	bcs.n	8005484 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800545e:	6a3b      	ldr	r3, [r7, #32]
 8005460:	b29b      	uxth	r3, r3
 8005462:	f023 030f 	bic.w	r3, r3, #15
 8005466:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005468:	6a3b      	ldr	r3, [r7, #32]
 800546a:	085b      	lsrs	r3, r3, #1
 800546c:	b29b      	uxth	r3, r3
 800546e:	f003 0307 	and.w	r3, r3, #7
 8005472:	b29a      	uxth	r2, r3
 8005474:	8bfb      	ldrh	r3, [r7, #30]
 8005476:	4313      	orrs	r3, r2
 8005478:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	8bfa      	ldrh	r2, [r7, #30]
 8005480:	60da      	str	r2, [r3, #12]
 8005482:	e062      	b.n	800554a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800548a:	e05e      	b.n	800554a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800548c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005490:	2b08      	cmp	r3, #8
 8005492:	d828      	bhi.n	80054e6 <UART_SetConfig+0x56a>
 8005494:	a201      	add	r2, pc, #4	; (adr r2, 800549c <UART_SetConfig+0x520>)
 8005496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800549a:	bf00      	nop
 800549c:	080054c1 	.word	0x080054c1
 80054a0:	080054c9 	.word	0x080054c9
 80054a4:	080054d1 	.word	0x080054d1
 80054a8:	080054e7 	.word	0x080054e7
 80054ac:	080054d7 	.word	0x080054d7
 80054b0:	080054e7 	.word	0x080054e7
 80054b4:	080054e7 	.word	0x080054e7
 80054b8:	080054e7 	.word	0x080054e7
 80054bc:	080054df 	.word	0x080054df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054c0:	f7fd f8d6 	bl	8002670 <HAL_RCC_GetPCLK1Freq>
 80054c4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80054c6:	e014      	b.n	80054f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054c8:	f7fd f8e8 	bl	800269c <HAL_RCC_GetPCLK2Freq>
 80054cc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80054ce:	e010      	b.n	80054f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054d0:	4b1a      	ldr	r3, [pc, #104]	; (800553c <UART_SetConfig+0x5c0>)
 80054d2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80054d4:	e00d      	b.n	80054f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054d6:	f7fd f85d 	bl	8002594 <HAL_RCC_GetSysClockFreq>
 80054da:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80054dc:	e009      	b.n	80054f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054e2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80054e4:	e005      	b.n	80054f2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80054e6:	2300      	movs	r3, #0
 80054e8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80054f0:	bf00      	nop
    }

    if (pclk != 0U)
 80054f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d028      	beq.n	800554a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fc:	4a10      	ldr	r2, [pc, #64]	; (8005540 <UART_SetConfig+0x5c4>)
 80054fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005502:	461a      	mov	r2, r3
 8005504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005506:	fbb3 f2f2 	udiv	r2, r3, r2
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	085b      	lsrs	r3, r3, #1
 8005510:	441a      	add	r2, r3
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	fbb2 f3f3 	udiv	r3, r2, r3
 800551a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800551c:	6a3b      	ldr	r3, [r7, #32]
 800551e:	2b0f      	cmp	r3, #15
 8005520:	d910      	bls.n	8005544 <UART_SetConfig+0x5c8>
 8005522:	6a3b      	ldr	r3, [r7, #32]
 8005524:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005528:	d20c      	bcs.n	8005544 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800552a:	6a3b      	ldr	r3, [r7, #32]
 800552c:	b29a      	uxth	r2, r3
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	60da      	str	r2, [r3, #12]
 8005534:	e009      	b.n	800554a <UART_SetConfig+0x5ce>
 8005536:	bf00      	nop
 8005538:	40008000 	.word	0x40008000
 800553c:	00f42400 	.word	0x00f42400
 8005540:	08008128 	.word	0x08008128
      }
      else
      {
        ret = HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	2201      	movs	r2, #1
 800554e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	2201      	movs	r2, #1
 8005556:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	2200      	movs	r2, #0
 800555e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	2200      	movs	r2, #0
 8005564:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005566:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800556a:	4618      	mov	r0, r3
 800556c:	3730      	adds	r7, #48	; 0x30
 800556e:	46bd      	mov	sp, r7
 8005570:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005574 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00a      	beq.n	800559e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	430a      	orrs	r2, r1
 800559c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a2:	f003 0302 	and.w	r3, r3, #2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00a      	beq.n	80055c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	430a      	orrs	r2, r1
 80055be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c4:	f003 0304 	and.w	r3, r3, #4
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00a      	beq.n	80055e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	430a      	orrs	r2, r1
 80055e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e6:	f003 0308 	and.w	r3, r3, #8
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00a      	beq.n	8005604 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	430a      	orrs	r2, r1
 8005602:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005608:	f003 0310 	and.w	r3, r3, #16
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00a      	beq.n	8005626 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	430a      	orrs	r2, r1
 8005624:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562a:	f003 0320 	and.w	r3, r3, #32
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00a      	beq.n	8005648 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	430a      	orrs	r2, r1
 8005646:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800564c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005650:	2b00      	cmp	r3, #0
 8005652:	d01a      	beq.n	800568a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800566e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005672:	d10a      	bne.n	800568a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	430a      	orrs	r2, r1
 8005688:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800568e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00a      	beq.n	80056ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	430a      	orrs	r2, r1
 80056aa:	605a      	str	r2, [r3, #4]
  }
}
 80056ac:	bf00      	nop
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b086      	sub	sp, #24
 80056bc:	af02      	add	r7, sp, #8
 80056be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80056c8:	f7fb feb6 	bl	8001438 <HAL_GetTick>
 80056cc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 0308 	and.w	r3, r3, #8
 80056d8:	2b08      	cmp	r3, #8
 80056da:	d10e      	bne.n	80056fa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80056e0:	9300      	str	r3, [sp, #0]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 f82f 	bl	800574e <UART_WaitOnFlagUntilTimeout>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d001      	beq.n	80056fa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e025      	b.n	8005746 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0304 	and.w	r3, r3, #4
 8005704:	2b04      	cmp	r3, #4
 8005706:	d10e      	bne.n	8005726 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005708:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800570c:	9300      	str	r3, [sp, #0]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 f819 	bl	800574e <UART_WaitOnFlagUntilTimeout>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d001      	beq.n	8005726 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	e00f      	b.n	8005746 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2220      	movs	r2, #32
 800572a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2220      	movs	r2, #32
 8005732:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b09c      	sub	sp, #112	; 0x70
 8005752:	af00      	add	r7, sp, #0
 8005754:	60f8      	str	r0, [r7, #12]
 8005756:	60b9      	str	r1, [r7, #8]
 8005758:	603b      	str	r3, [r7, #0]
 800575a:	4613      	mov	r3, r2
 800575c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800575e:	e0a9      	b.n	80058b4 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005760:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005766:	f000 80a5 	beq.w	80058b4 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800576a:	f7fb fe65 	bl	8001438 <HAL_GetTick>
 800576e:	4602      	mov	r2, r0
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	1ad3      	subs	r3, r2, r3
 8005774:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005776:	429a      	cmp	r2, r3
 8005778:	d302      	bcc.n	8005780 <UART_WaitOnFlagUntilTimeout+0x32>
 800577a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800577c:	2b00      	cmp	r3, #0
 800577e:	d140      	bne.n	8005802 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005786:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005788:	e853 3f00 	ldrex	r3, [r3]
 800578c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800578e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005790:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005794:	667b      	str	r3, [r7, #100]	; 0x64
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	461a      	mov	r2, r3
 800579c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800579e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80057a0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80057a4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80057a6:	e841 2300 	strex	r3, r2, [r1]
 80057aa:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80057ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1e6      	bne.n	8005780 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	3308      	adds	r3, #8
 80057b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057bc:	e853 3f00 	ldrex	r3, [r3]
 80057c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80057c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057c4:	f023 0301 	bic.w	r3, r3, #1
 80057c8:	663b      	str	r3, [r7, #96]	; 0x60
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	3308      	adds	r3, #8
 80057d0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80057d2:	64ba      	str	r2, [r7, #72]	; 0x48
 80057d4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80057d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80057da:	e841 2300 	strex	r3, r2, [r1]
 80057de:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80057e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d1e5      	bne.n	80057b2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2220      	movs	r2, #32
 80057ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2220      	movs	r2, #32
 80057f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e069      	b.n	80058d6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 0304 	and.w	r3, r3, #4
 800580c:	2b00      	cmp	r3, #0
 800580e:	d051      	beq.n	80058b4 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	69db      	ldr	r3, [r3, #28]
 8005816:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800581a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800581e:	d149      	bne.n	80058b4 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005828:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005832:	e853 3f00 	ldrex	r3, [r3]
 8005836:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800583e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	461a      	mov	r2, r3
 8005846:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005848:	637b      	str	r3, [r7, #52]	; 0x34
 800584a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800584e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005850:	e841 2300 	strex	r3, r2, [r1]
 8005854:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1e6      	bne.n	800582a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	3308      	adds	r3, #8
 8005862:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	e853 3f00 	ldrex	r3, [r3]
 800586a:	613b      	str	r3, [r7, #16]
   return(result);
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	f023 0301 	bic.w	r3, r3, #1
 8005872:	66bb      	str	r3, [r7, #104]	; 0x68
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	3308      	adds	r3, #8
 800587a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800587c:	623a      	str	r2, [r7, #32]
 800587e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005880:	69f9      	ldr	r1, [r7, #28]
 8005882:	6a3a      	ldr	r2, [r7, #32]
 8005884:	e841 2300 	strex	r3, r2, [r1]
 8005888:	61bb      	str	r3, [r7, #24]
   return(result);
 800588a:	69bb      	ldr	r3, [r7, #24]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1e5      	bne.n	800585c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2220      	movs	r2, #32
 8005894:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2220      	movs	r2, #32
 800589c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2220      	movs	r2, #32
 80058a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80058b0:	2303      	movs	r3, #3
 80058b2:	e010      	b.n	80058d6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	69da      	ldr	r2, [r3, #28]
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	4013      	ands	r3, r2
 80058be:	68ba      	ldr	r2, [r7, #8]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	bf0c      	ite	eq
 80058c4:	2301      	moveq	r3, #1
 80058c6:	2300      	movne	r3, #0
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	461a      	mov	r2, r3
 80058cc:	79fb      	ldrb	r3, [r7, #7]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	f43f af46 	beq.w	8005760 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3770      	adds	r7, #112	; 0x70
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
	...

080058e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b0a3      	sub	sp, #140	; 0x8c
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	4613      	mov	r3, r2
 80058ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	68ba      	ldr	r2, [r7, #8]
 80058f2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	88fa      	ldrh	r2, [r7, #6]
 80058f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	88fa      	ldrh	r2, [r7, #6]
 8005900:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005912:	d10e      	bne.n	8005932 <UART_Start_Receive_IT+0x52>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d105      	bne.n	8005928 <UART_Start_Receive_IT+0x48>
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005922:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005926:	e02d      	b.n	8005984 <UART_Start_Receive_IT+0xa4>
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	22ff      	movs	r2, #255	; 0xff
 800592c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005930:	e028      	b.n	8005984 <UART_Start_Receive_IT+0xa4>
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d10d      	bne.n	8005956 <UART_Start_Receive_IT+0x76>
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d104      	bne.n	800594c <UART_Start_Receive_IT+0x6c>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	22ff      	movs	r2, #255	; 0xff
 8005946:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800594a:	e01b      	b.n	8005984 <UART_Start_Receive_IT+0xa4>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	227f      	movs	r2, #127	; 0x7f
 8005950:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005954:	e016      	b.n	8005984 <UART_Start_Receive_IT+0xa4>
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800595e:	d10d      	bne.n	800597c <UART_Start_Receive_IT+0x9c>
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	691b      	ldr	r3, [r3, #16]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d104      	bne.n	8005972 <UART_Start_Receive_IT+0x92>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	227f      	movs	r2, #127	; 0x7f
 800596c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005970:	e008      	b.n	8005984 <UART_Start_Receive_IT+0xa4>
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	223f      	movs	r2, #63	; 0x3f
 8005976:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800597a:	e003      	b.n	8005984 <UART_Start_Receive_IT+0xa4>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2222      	movs	r2, #34	; 0x22
 8005990:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	3308      	adds	r3, #8
 800599a:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800599e:	e853 3f00 	ldrex	r3, [r3]
 80059a2:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80059a4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80059a6:	f043 0301 	orr.w	r3, r3, #1
 80059aa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	3308      	adds	r3, #8
 80059b4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80059b8:	673a      	str	r2, [r7, #112]	; 0x70
 80059ba:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059bc:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80059be:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80059c0:	e841 2300 	strex	r3, r2, [r1]
 80059c4:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 80059c6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1e3      	bne.n	8005994 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059d4:	d153      	bne.n	8005a7e <UART_Start_Receive_IT+0x19e>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80059dc:	88fa      	ldrh	r2, [r7, #6]
 80059de:	429a      	cmp	r2, r3
 80059e0:	d34d      	bcc.n	8005a7e <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ea:	d107      	bne.n	80059fc <UART_Start_Receive_IT+0x11c>
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d103      	bne.n	80059fc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	4a4b      	ldr	r2, [pc, #300]	; (8005b24 <UART_Start_Receive_IT+0x244>)
 80059f8:	671a      	str	r2, [r3, #112]	; 0x70
 80059fa:	e002      	b.n	8005a02 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	4a4a      	ldr	r2, [pc, #296]	; (8005b28 <UART_Start_Receive_IT+0x248>)
 8005a00:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d01a      	beq.n	8005a48 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a1a:	e853 3f00 	ldrex	r3, [r3]
 8005a1e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005a20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a26:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	461a      	mov	r2, r3
 8005a30:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005a34:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a36:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a38:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005a3a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005a3c:	e841 2300 	strex	r3, r2, [r1]
 8005a40:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005a42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d1e4      	bne.n	8005a12 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	3308      	adds	r3, #8
 8005a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a52:	e853 3f00 	ldrex	r3, [r3]
 8005a56:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a5e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	3308      	adds	r3, #8
 8005a66:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005a68:	64ba      	str	r2, [r7, #72]	; 0x48
 8005a6a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a6c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005a6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a70:	e841 2300 	strex	r3, r2, [r1]
 8005a74:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005a76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1e5      	bne.n	8005a48 <UART_Start_Receive_IT+0x168>
 8005a7c:	e04a      	b.n	8005b14 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a86:	d107      	bne.n	8005a98 <UART_Start_Receive_IT+0x1b8>
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	691b      	ldr	r3, [r3, #16]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d103      	bne.n	8005a98 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	4a26      	ldr	r2, [pc, #152]	; (8005b2c <UART_Start_Receive_IT+0x24c>)
 8005a94:	671a      	str	r2, [r3, #112]	; 0x70
 8005a96:	e002      	b.n	8005a9e <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	4a25      	ldr	r2, [pc, #148]	; (8005b30 <UART_Start_Receive_IT+0x250>)
 8005a9c:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d019      	beq.n	8005ae2 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ab6:	e853 3f00 	ldrex	r3, [r3]
 8005aba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005abe:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005ac2:	677b      	str	r3, [r7, #116]	; 0x74
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	461a      	mov	r2, r3
 8005aca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005acc:	637b      	str	r3, [r7, #52]	; 0x34
 8005ace:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ad2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ad4:	e841 2300 	strex	r3, r2, [r1]
 8005ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d1e6      	bne.n	8005aae <UART_Start_Receive_IT+0x1ce>
 8005ae0:	e018      	b.n	8005b14 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	e853 3f00 	ldrex	r3, [r3]
 8005aee:	613b      	str	r3, [r7, #16]
   return(result);
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	f043 0320 	orr.w	r3, r3, #32
 8005af6:	67bb      	str	r3, [r7, #120]	; 0x78
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	461a      	mov	r2, r3
 8005afe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005b00:	623b      	str	r3, [r7, #32]
 8005b02:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b04:	69f9      	ldr	r1, [r7, #28]
 8005b06:	6a3a      	ldr	r2, [r7, #32]
 8005b08:	e841 2300 	strex	r3, r2, [r1]
 8005b0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1e6      	bne.n	8005ae2 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8005b14:	2300      	movs	r3, #0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	378c      	adds	r7, #140	; 0x8c
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	0800623d 	.word	0x0800623d
 8005b28:	08005f45 	.word	0x08005f45
 8005b2c:	08005de3 	.word	0x08005de3
 8005b30:	08005c83 	.word	0x08005c83

08005b34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b095      	sub	sp, #84	; 0x54
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b44:	e853 3f00 	ldrex	r3, [r3]
 8005b48:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b50:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	461a      	mov	r2, r3
 8005b58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b5a:	643b      	str	r3, [r7, #64]	; 0x40
 8005b5c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b60:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b62:	e841 2300 	strex	r3, r2, [r1]
 8005b66:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d1e6      	bne.n	8005b3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	3308      	adds	r3, #8
 8005b74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b76:	6a3b      	ldr	r3, [r7, #32]
 8005b78:	e853 3f00 	ldrex	r3, [r3]
 8005b7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b84:	f023 0301 	bic.w	r3, r3, #1
 8005b88:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	3308      	adds	r3, #8
 8005b90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b92:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b94:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b96:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b9a:	e841 2300 	strex	r3, r2, [r1]
 8005b9e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1e3      	bne.n	8005b6e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d118      	bne.n	8005be0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	e853 3f00 	ldrex	r3, [r3]
 8005bba:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	f023 0310 	bic.w	r3, r3, #16
 8005bc2:	647b      	str	r3, [r7, #68]	; 0x44
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	461a      	mov	r2, r3
 8005bca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bcc:	61bb      	str	r3, [r7, #24]
 8005bce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd0:	6979      	ldr	r1, [r7, #20]
 8005bd2:	69ba      	ldr	r2, [r7, #24]
 8005bd4:	e841 2300 	strex	r3, r2, [r1]
 8005bd8:	613b      	str	r3, [r7, #16]
   return(result);
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d1e6      	bne.n	8005bae <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2220      	movs	r2, #32
 8005be4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	671a      	str	r2, [r3, #112]	; 0x70
}
 8005bf4:	bf00      	nop
 8005bf6:	3754      	adds	r7, #84	; 0x54
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr

08005c00 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f7ff f996 	bl	8004f50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c24:	bf00      	nop
 8005c26:	3710      	adds	r7, #16
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b088      	sub	sp, #32
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	e853 3f00 	ldrex	r3, [r3]
 8005c40:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c48:	61fb      	str	r3, [r7, #28]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	461a      	mov	r2, r3
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	61bb      	str	r3, [r7, #24]
 8005c54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c56:	6979      	ldr	r1, [r7, #20]
 8005c58:	69ba      	ldr	r2, [r7, #24]
 8005c5a:	e841 2300 	strex	r3, r2, [r1]
 8005c5e:	613b      	str	r3, [r7, #16]
   return(result);
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d1e6      	bne.n	8005c34 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f7ff f961 	bl	8004f3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c7a:	bf00      	nop
 8005c7c:	3720      	adds	r7, #32
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}

08005c82 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005c82:	b580      	push	{r7, lr}
 8005c84:	b096      	sub	sp, #88	; 0x58
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005c90:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c9a:	2b22      	cmp	r3, #34	; 0x22
 8005c9c:	f040 8095 	bne.w	8005dca <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005caa:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005cae:	b2d9      	uxtb	r1, r3
 8005cb0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005cb4:	b2da      	uxtb	r2, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cba:	400a      	ands	r2, r1
 8005cbc:	b2d2      	uxtb	r2, r2
 8005cbe:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cc4:	1c5a      	adds	r2, r3, #1
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	b29a      	uxth	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d178      	bne.n	8005dda <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cf0:	e853 3f00 	ldrex	r3, [r3]
 8005cf4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005cf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cf8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005cfc:	653b      	str	r3, [r7, #80]	; 0x50
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	461a      	mov	r2, r3
 8005d04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d06:	647b      	str	r3, [r7, #68]	; 0x44
 8005d08:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d0c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d0e:	e841 2300 	strex	r3, r2, [r1]
 8005d12:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1e6      	bne.n	8005ce8 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	3308      	adds	r3, #8
 8005d20:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d24:	e853 3f00 	ldrex	r3, [r3]
 8005d28:	623b      	str	r3, [r7, #32]
   return(result);
 8005d2a:	6a3b      	ldr	r3, [r7, #32]
 8005d2c:	f023 0301 	bic.w	r3, r3, #1
 8005d30:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	3308      	adds	r3, #8
 8005d38:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d3a:	633a      	str	r2, [r7, #48]	; 0x30
 8005d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d42:	e841 2300 	strex	r3, r2, [r1]
 8005d46:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1e5      	bne.n	8005d1a <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2220      	movs	r2, #32
 8005d52:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d12e      	bne.n	8005dc2 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	e853 3f00 	ldrex	r3, [r3]
 8005d76:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f023 0310 	bic.w	r3, r3, #16
 8005d7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	461a      	mov	r2, r3
 8005d86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d88:	61fb      	str	r3, [r7, #28]
 8005d8a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8c:	69b9      	ldr	r1, [r7, #24]
 8005d8e:	69fa      	ldr	r2, [r7, #28]
 8005d90:	e841 2300 	strex	r3, r2, [r1]
 8005d94:	617b      	str	r3, [r7, #20]
   return(result);
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1e6      	bne.n	8005d6a <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	69db      	ldr	r3, [r3, #28]
 8005da2:	f003 0310 	and.w	r3, r3, #16
 8005da6:	2b10      	cmp	r3, #16
 8005da8:	d103      	bne.n	8005db2 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2210      	movs	r2, #16
 8005db0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005db8:	4619      	mov	r1, r3
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f7ff f8d2 	bl	8004f64 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005dc0:	e00b      	b.n	8005dda <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f7fb fa22 	bl	800120c <HAL_UART_RxCpltCallback>
}
 8005dc8:	e007      	b.n	8005dda <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	699a      	ldr	r2, [r3, #24]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f042 0208 	orr.w	r2, r2, #8
 8005dd8:	619a      	str	r2, [r3, #24]
}
 8005dda:	bf00      	nop
 8005ddc:	3758      	adds	r7, #88	; 0x58
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b096      	sub	sp, #88	; 0x58
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005df0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dfa:	2b22      	cmp	r3, #34	; 0x22
 8005dfc:	f040 8095 	bne.w	8005f2a <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e06:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e0e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8005e10:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8005e14:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005e18:	4013      	ands	r3, r2
 8005e1a:	b29a      	uxth	r2, r3
 8005e1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e1e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e24:	1c9a      	adds	r2, r3, #2
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	3b01      	subs	r3, #1
 8005e34:	b29a      	uxth	r2, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d178      	bne.n	8005f3a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e50:	e853 3f00 	ldrex	r3, [r3]
 8005e54:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e58:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e5c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	461a      	mov	r2, r3
 8005e64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e66:	643b      	str	r3, [r7, #64]	; 0x40
 8005e68:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005e6c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e6e:	e841 2300 	strex	r3, r2, [r1]
 8005e72:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1e6      	bne.n	8005e48 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	3308      	adds	r3, #8
 8005e80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e82:	6a3b      	ldr	r3, [r7, #32]
 8005e84:	e853 3f00 	ldrex	r3, [r3]
 8005e88:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e8a:	69fb      	ldr	r3, [r7, #28]
 8005e8c:	f023 0301 	bic.w	r3, r3, #1
 8005e90:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	3308      	adds	r3, #8
 8005e98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e9c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ea0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ea2:	e841 2300 	strex	r3, r2, [r1]
 8005ea6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1e5      	bne.n	8005e7a <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2220      	movs	r2, #32
 8005eb2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d12e      	bne.n	8005f22 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	e853 3f00 	ldrex	r3, [r3]
 8005ed6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	f023 0310 	bic.w	r3, r3, #16
 8005ede:	647b      	str	r3, [r7, #68]	; 0x44
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	461a      	mov	r2, r3
 8005ee6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ee8:	61bb      	str	r3, [r7, #24]
 8005eea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eec:	6979      	ldr	r1, [r7, #20]
 8005eee:	69ba      	ldr	r2, [r7, #24]
 8005ef0:	e841 2300 	strex	r3, r2, [r1]
 8005ef4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d1e6      	bne.n	8005eca <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	69db      	ldr	r3, [r3, #28]
 8005f02:	f003 0310 	and.w	r3, r3, #16
 8005f06:	2b10      	cmp	r3, #16
 8005f08:	d103      	bne.n	8005f12 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2210      	movs	r2, #16
 8005f10:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005f18:	4619      	mov	r1, r3
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7ff f822 	bl	8004f64 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005f20:	e00b      	b.n	8005f3a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f7fb f972 	bl	800120c <HAL_UART_RxCpltCallback>
}
 8005f28:	e007      	b.n	8005f3a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	699a      	ldr	r2, [r3, #24]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f042 0208 	orr.w	r2, r2, #8
 8005f38:	619a      	str	r2, [r3, #24]
}
 8005f3a:	bf00      	nop
 8005f3c:	3758      	adds	r7, #88	; 0x58
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
	...

08005f44 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b0a6      	sub	sp, #152	; 0x98
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005f52:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	69db      	ldr	r3, [r3, #28]
 8005f5c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f7a:	2b22      	cmp	r3, #34	; 0x22
 8005f7c:	f040 814f 	bne.w	800621e <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005f86:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005f8a:	e0f6      	b.n	800617a <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f92:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005f96:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8005f9a:	b2d9      	uxtb	r1, r3
 8005f9c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8005fa0:	b2da      	uxtb	r2, r3
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fa6:	400a      	ands	r2, r1
 8005fa8:	b2d2      	uxtb	r2, r2
 8005faa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	69db      	ldr	r3, [r3, #28]
 8005fce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005fd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005fd6:	f003 0307 	and.w	r3, r3, #7
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d053      	beq.n	8006086 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005fde:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005fe2:	f003 0301 	and.w	r3, r3, #1
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d011      	beq.n	800600e <UART_RxISR_8BIT_FIFOEN+0xca>
 8005fea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d00b      	beq.n	800600e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006004:	f043 0201 	orr.w	r2, r3, #1
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800600e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006012:	f003 0302 	and.w	r3, r3, #2
 8006016:	2b00      	cmp	r3, #0
 8006018:	d011      	beq.n	800603e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800601a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800601e:	f003 0301 	and.w	r3, r3, #1
 8006022:	2b00      	cmp	r3, #0
 8006024:	d00b      	beq.n	800603e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	2202      	movs	r2, #2
 800602c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006034:	f043 0204 	orr.w	r2, r3, #4
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800603e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006042:	f003 0304 	and.w	r3, r3, #4
 8006046:	2b00      	cmp	r3, #0
 8006048:	d011      	beq.n	800606e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800604a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800604e:	f003 0301 	and.w	r3, r3, #1
 8006052:	2b00      	cmp	r3, #0
 8006054:	d00b      	beq.n	800606e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2204      	movs	r2, #4
 800605c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006064:	f043 0202 	orr.w	r2, r3, #2
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006074:	2b00      	cmp	r3, #0
 8006076:	d006      	beq.n	8006086 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f7fe ff69 	bl	8004f50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800608c:	b29b      	uxth	r3, r3
 800608e:	2b00      	cmp	r3, #0
 8006090:	d173      	bne.n	800617a <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006098:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800609a:	e853 3f00 	ldrex	r3, [r3]
 800609e:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80060a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80060a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	461a      	mov	r2, r3
 80060b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80060b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80060b6:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b8:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80060ba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80060bc:	e841 2300 	strex	r3, r2, [r1]
 80060c0:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80060c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d1e4      	bne.n	8006092 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	3308      	adds	r3, #8
 80060ce:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060d2:	e853 3f00 	ldrex	r3, [r3]
 80060d6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80060d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060de:	f023 0301 	bic.w	r3, r3, #1
 80060e2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	3308      	adds	r3, #8
 80060ea:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80060ec:	657a      	str	r2, [r7, #84]	; 0x54
 80060ee:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80060f2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80060f4:	e841 2300 	strex	r3, r2, [r1]
 80060f8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80060fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d1e3      	bne.n	80060c8 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2220      	movs	r2, #32
 8006104:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2200      	movs	r2, #0
 800610c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006112:	2b01      	cmp	r3, #1
 8006114:	d12e      	bne.n	8006174 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006124:	e853 3f00 	ldrex	r3, [r3]
 8006128:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800612a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800612c:	f023 0310 	bic.w	r3, r3, #16
 8006130:	67bb      	str	r3, [r7, #120]	; 0x78
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	461a      	mov	r2, r3
 8006138:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800613a:	643b      	str	r3, [r7, #64]	; 0x40
 800613c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800613e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006140:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006142:	e841 2300 	strex	r3, r2, [r1]
 8006146:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800614a:	2b00      	cmp	r3, #0
 800614c:	d1e6      	bne.n	800611c <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	69db      	ldr	r3, [r3, #28]
 8006154:	f003 0310 	and.w	r3, r3, #16
 8006158:	2b10      	cmp	r3, #16
 800615a:	d103      	bne.n	8006164 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2210      	movs	r2, #16
 8006162:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800616a:	4619      	mov	r1, r3
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f7fe fef9 	bl	8004f64 <HAL_UARTEx_RxEventCallback>
 8006172:	e002      	b.n	800617a <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f7fb f849 	bl	800120c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800617a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800617e:	2b00      	cmp	r3, #0
 8006180:	d006      	beq.n	8006190 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8006182:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006186:	f003 0320 	and.w	r3, r3, #32
 800618a:	2b00      	cmp	r3, #0
 800618c:	f47f aefe 	bne.w	8005f8c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006196:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800619a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d045      	beq.n	800622e <UART_RxISR_8BIT_FIFOEN+0x2ea>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80061a8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d23e      	bcs.n	800622e <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	3308      	adds	r3, #8
 80061b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b8:	6a3b      	ldr	r3, [r7, #32]
 80061ba:	e853 3f00 	ldrex	r3, [r3]
 80061be:	61fb      	str	r3, [r7, #28]
   return(result);
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061c6:	673b      	str	r3, [r7, #112]	; 0x70
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	3308      	adds	r3, #8
 80061ce:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80061d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80061d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80061d8:	e841 2300 	strex	r3, r2, [r1]
 80061dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80061de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d1e5      	bne.n	80061b0 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a14      	ldr	r2, [pc, #80]	; (8006238 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 80061e8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	e853 3f00 	ldrex	r3, [r3]
 80061f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	f043 0320 	orr.w	r3, r3, #32
 80061fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	461a      	mov	r2, r3
 8006206:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006208:	61bb      	str	r3, [r7, #24]
 800620a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620c:	6979      	ldr	r1, [r7, #20]
 800620e:	69ba      	ldr	r2, [r7, #24]
 8006210:	e841 2300 	strex	r3, r2, [r1]
 8006214:	613b      	str	r3, [r7, #16]
   return(result);
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d1e6      	bne.n	80061ea <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800621c:	e007      	b.n	800622e <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	699a      	ldr	r2, [r3, #24]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f042 0208 	orr.w	r2, r2, #8
 800622c:	619a      	str	r2, [r3, #24]
}
 800622e:	bf00      	nop
 8006230:	3798      	adds	r7, #152	; 0x98
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop
 8006238:	08005c83 	.word	0x08005c83

0800623c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b0a8      	sub	sp, #160	; 0xa0
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800624a:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	69db      	ldr	r3, [r3, #28]
 8006254:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006272:	2b22      	cmp	r3, #34	; 0x22
 8006274:	f040 8153 	bne.w	800651e <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800627e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006282:	e0fa      	b.n	800647a <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628a:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006292:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8006296:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800629a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800629e:	4013      	ands	r3, r2
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80062a6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062ac:	1c9a      	adds	r2, r3, #2
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	3b01      	subs	r3, #1
 80062bc:	b29a      	uxth	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	69db      	ldr	r3, [r3, #28]
 80062ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80062ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80062d2:	f003 0307 	and.w	r3, r3, #7
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d053      	beq.n	8006382 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80062da:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80062de:	f003 0301 	and.w	r3, r3, #1
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d011      	beq.n	800630a <UART_RxISR_16BIT_FIFOEN+0xce>
 80062e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80062ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00b      	beq.n	800630a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	2201      	movs	r2, #1
 80062f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006300:	f043 0201 	orr.w	r2, r3, #1
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800630a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800630e:	f003 0302 	and.w	r3, r3, #2
 8006312:	2b00      	cmp	r3, #0
 8006314:	d011      	beq.n	800633a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8006316:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800631a:	f003 0301 	and.w	r3, r3, #1
 800631e:	2b00      	cmp	r3, #0
 8006320:	d00b      	beq.n	800633a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	2202      	movs	r2, #2
 8006328:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006330:	f043 0204 	orr.w	r2, r3, #4
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800633a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800633e:	f003 0304 	and.w	r3, r3, #4
 8006342:	2b00      	cmp	r3, #0
 8006344:	d011      	beq.n	800636a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8006346:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800634a:	f003 0301 	and.w	r3, r3, #1
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00b      	beq.n	800636a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2204      	movs	r2, #4
 8006358:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006360:	f043 0202 	orr.w	r2, r3, #2
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006370:	2b00      	cmp	r3, #0
 8006372:	d006      	beq.n	8006382 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f7fe fdeb 	bl	8004f50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006388:	b29b      	uxth	r3, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d175      	bne.n	800647a <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006394:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006396:	e853 3f00 	ldrex	r3, [r3]
 800639a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800639c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800639e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	461a      	mov	r2, r3
 80063ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80063b0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80063b2:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80063b6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80063b8:	e841 2300 	strex	r3, r2, [r1]
 80063bc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80063be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d1e4      	bne.n	800638e <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	3308      	adds	r3, #8
 80063ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063ce:	e853 3f00 	ldrex	r3, [r3]
 80063d2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80063d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063da:	f023 0301 	bic.w	r3, r3, #1
 80063de:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	3308      	adds	r3, #8
 80063e8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80063ec:	65ba      	str	r2, [r7, #88]	; 0x58
 80063ee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80063f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80063f4:	e841 2300 	strex	r3, r2, [r1]
 80063f8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80063fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d1e1      	bne.n	80063c4 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2220      	movs	r2, #32
 8006404:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006412:	2b01      	cmp	r3, #1
 8006414:	d12e      	bne.n	8006474 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006424:	e853 3f00 	ldrex	r3, [r3]
 8006428:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800642a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800642c:	f023 0310 	bic.w	r3, r3, #16
 8006430:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	461a      	mov	r2, r3
 8006438:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800643a:	647b      	str	r3, [r7, #68]	; 0x44
 800643c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006440:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006442:	e841 2300 	strex	r3, r2, [r1]
 8006446:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006448:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1e6      	bne.n	800641c <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	69db      	ldr	r3, [r3, #28]
 8006454:	f003 0310 	and.w	r3, r3, #16
 8006458:	2b10      	cmp	r3, #16
 800645a:	d103      	bne.n	8006464 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	2210      	movs	r2, #16
 8006462:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800646a:	4619      	mov	r1, r3
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f7fe fd79 	bl	8004f64 <HAL_UARTEx_RxEventCallback>
 8006472:	e002      	b.n	800647a <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f7fa fec9 	bl	800120c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800647a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800647e:	2b00      	cmp	r3, #0
 8006480:	d006      	beq.n	8006490 <UART_RxISR_16BIT_FIFOEN+0x254>
 8006482:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006486:	f003 0320 	and.w	r3, r3, #32
 800648a:	2b00      	cmp	r3, #0
 800648c:	f47f aefa 	bne.w	8006284 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006496:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800649a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d045      	beq.n	800652e <UART_RxISR_16BIT_FIFOEN+0x2f2>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80064a8:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d23e      	bcs.n	800652e <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	3308      	adds	r3, #8
 80064b6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ba:	e853 3f00 	ldrex	r3, [r3]
 80064be:	623b      	str	r3, [r7, #32]
   return(result);
 80064c0:	6a3b      	ldr	r3, [r7, #32]
 80064c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064c6:	677b      	str	r3, [r7, #116]	; 0x74
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	3308      	adds	r3, #8
 80064ce:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80064d0:	633a      	str	r2, [r7, #48]	; 0x30
 80064d2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064d8:	e841 2300 	strex	r3, r2, [r1]
 80064dc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1e5      	bne.n	80064b0 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a14      	ldr	r2, [pc, #80]	; (8006538 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 80064e8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	e853 3f00 	ldrex	r3, [r3]
 80064f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f043 0320 	orr.w	r3, r3, #32
 80064fe:	673b      	str	r3, [r7, #112]	; 0x70
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	461a      	mov	r2, r3
 8006506:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006508:	61fb      	str	r3, [r7, #28]
 800650a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650c:	69b9      	ldr	r1, [r7, #24]
 800650e:	69fa      	ldr	r2, [r7, #28]
 8006510:	e841 2300 	strex	r3, r2, [r1]
 8006514:	617b      	str	r3, [r7, #20]
   return(result);
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d1e6      	bne.n	80064ea <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800651c:	e007      	b.n	800652e <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	699a      	ldr	r2, [r3, #24]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f042 0208 	orr.w	r2, r2, #8
 800652c:	619a      	str	r2, [r3, #24]
}
 800652e:	bf00      	nop
 8006530:	37a0      	adds	r7, #160	; 0xa0
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	08005de3 	.word	0x08005de3

0800653c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800653c:	b480      	push	{r7}
 800653e:	b083      	sub	sp, #12
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006544:	bf00      	nop
 8006546:	370c      	adds	r7, #12
 8006548:	46bd      	mov	sp, r7
 800654a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654e:	4770      	bx	lr

08006550 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006550:	b480      	push	{r7}
 8006552:	b083      	sub	sp, #12
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr

08006564 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006564:	b480      	push	{r7}
 8006566:	b083      	sub	sp, #12
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800656c:	bf00      	nop
 800656e:	370c      	adds	r7, #12
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006578:	b480      	push	{r7}
 800657a:	b085      	sub	sp, #20
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006586:	2b01      	cmp	r3, #1
 8006588:	d101      	bne.n	800658e <HAL_UARTEx_DisableFifoMode+0x16>
 800658a:	2302      	movs	r3, #2
 800658c:	e027      	b.n	80065de <HAL_UARTEx_DisableFifoMode+0x66>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2201      	movs	r2, #1
 8006592:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2224      	movs	r2, #36	; 0x24
 800659a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f022 0201 	bic.w	r2, r2, #1
 80065b4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80065bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68fa      	ldr	r2, [r7, #12]
 80065ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2220      	movs	r2, #32
 80065d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80065dc:	2300      	movs	r3, #0
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3714      	adds	r7, #20
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr

080065ea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b084      	sub	sp, #16
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
 80065f2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d101      	bne.n	8006602 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80065fe:	2302      	movs	r3, #2
 8006600:	e02d      	b.n	800665e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2201      	movs	r2, #1
 8006606:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2224      	movs	r2, #36	; 0x24
 800660e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f022 0201 	bic.w	r2, r2, #1
 8006628:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	683a      	ldr	r2, [r7, #0]
 800663a:	430a      	orrs	r2, r1
 800663c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 f850 	bl	80066e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2220      	movs	r2, #32
 8006650:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	3710      	adds	r7, #16
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	b084      	sub	sp, #16
 800666a:	af00      	add	r7, sp, #0
 800666c:	6078      	str	r0, [r7, #4]
 800666e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006676:	2b01      	cmp	r3, #1
 8006678:	d101      	bne.n	800667e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800667a:	2302      	movs	r3, #2
 800667c:	e02d      	b.n	80066da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2201      	movs	r2, #1
 8006682:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2224      	movs	r2, #36	; 0x24
 800668a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f022 0201 	bic.w	r2, r2, #1
 80066a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	683a      	ldr	r2, [r7, #0]
 80066b6:	430a      	orrs	r2, r1
 80066b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 f812 	bl	80066e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2220      	movs	r2, #32
 80066cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80066d8:	2300      	movs	r3, #0
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3710      	adds	r7, #16
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}
	...

080066e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d108      	bne.n	8006706 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006704:	e031      	b.n	800676a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006706:	2308      	movs	r3, #8
 8006708:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800670a:	2308      	movs	r3, #8
 800670c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	0e5b      	lsrs	r3, r3, #25
 8006716:	b2db      	uxtb	r3, r3
 8006718:	f003 0307 	and.w	r3, r3, #7
 800671c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	0f5b      	lsrs	r3, r3, #29
 8006726:	b2db      	uxtb	r3, r3
 8006728:	f003 0307 	and.w	r3, r3, #7
 800672c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800672e:	7bbb      	ldrb	r3, [r7, #14]
 8006730:	7b3a      	ldrb	r2, [r7, #12]
 8006732:	4911      	ldr	r1, [pc, #68]	; (8006778 <UARTEx_SetNbDataToProcess+0x94>)
 8006734:	5c8a      	ldrb	r2, [r1, r2]
 8006736:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800673a:	7b3a      	ldrb	r2, [r7, #12]
 800673c:	490f      	ldr	r1, [pc, #60]	; (800677c <UARTEx_SetNbDataToProcess+0x98>)
 800673e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006740:	fb93 f3f2 	sdiv	r3, r3, r2
 8006744:	b29a      	uxth	r2, r3
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800674c:	7bfb      	ldrb	r3, [r7, #15]
 800674e:	7b7a      	ldrb	r2, [r7, #13]
 8006750:	4909      	ldr	r1, [pc, #36]	; (8006778 <UARTEx_SetNbDataToProcess+0x94>)
 8006752:	5c8a      	ldrb	r2, [r1, r2]
 8006754:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006758:	7b7a      	ldrb	r2, [r7, #13]
 800675a:	4908      	ldr	r1, [pc, #32]	; (800677c <UARTEx_SetNbDataToProcess+0x98>)
 800675c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800675e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006762:	b29a      	uxth	r2, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800676a:	bf00      	nop
 800676c:	3714      	adds	r7, #20
 800676e:	46bd      	mov	sp, r7
 8006770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006774:	4770      	bx	lr
 8006776:	bf00      	nop
 8006778:	08008140 	.word	0x08008140
 800677c:	08008148 	.word	0x08008148

08006780 <atoi>:
 8006780:	220a      	movs	r2, #10
 8006782:	2100      	movs	r1, #0
 8006784:	f000 b944 	b.w	8006a10 <strtol>

08006788 <__errno>:
 8006788:	4b01      	ldr	r3, [pc, #4]	; (8006790 <__errno+0x8>)
 800678a:	6818      	ldr	r0, [r3, #0]
 800678c:	4770      	bx	lr
 800678e:	bf00      	nop
 8006790:	2000000c 	.word	0x2000000c

08006794 <__libc_init_array>:
 8006794:	b570      	push	{r4, r5, r6, lr}
 8006796:	4d0d      	ldr	r5, [pc, #52]	; (80067cc <__libc_init_array+0x38>)
 8006798:	4c0d      	ldr	r4, [pc, #52]	; (80067d0 <__libc_init_array+0x3c>)
 800679a:	1b64      	subs	r4, r4, r5
 800679c:	10a4      	asrs	r4, r4, #2
 800679e:	2600      	movs	r6, #0
 80067a0:	42a6      	cmp	r6, r4
 80067a2:	d109      	bne.n	80067b8 <__libc_init_array+0x24>
 80067a4:	4d0b      	ldr	r5, [pc, #44]	; (80067d4 <__libc_init_array+0x40>)
 80067a6:	4c0c      	ldr	r4, [pc, #48]	; (80067d8 <__libc_init_array+0x44>)
 80067a8:	f001 faf2 	bl	8007d90 <_init>
 80067ac:	1b64      	subs	r4, r4, r5
 80067ae:	10a4      	asrs	r4, r4, #2
 80067b0:	2600      	movs	r6, #0
 80067b2:	42a6      	cmp	r6, r4
 80067b4:	d105      	bne.n	80067c2 <__libc_init_array+0x2e>
 80067b6:	bd70      	pop	{r4, r5, r6, pc}
 80067b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80067bc:	4798      	blx	r3
 80067be:	3601      	adds	r6, #1
 80067c0:	e7ee      	b.n	80067a0 <__libc_init_array+0xc>
 80067c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80067c6:	4798      	blx	r3
 80067c8:	3601      	adds	r6, #1
 80067ca:	e7f2      	b.n	80067b2 <__libc_init_array+0x1e>
 80067cc:	080083a0 	.word	0x080083a0
 80067d0:	080083a0 	.word	0x080083a0
 80067d4:	080083a0 	.word	0x080083a0
 80067d8:	080083a4 	.word	0x080083a4

080067dc <memset>:
 80067dc:	4402      	add	r2, r0
 80067de:	4603      	mov	r3, r0
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d100      	bne.n	80067e6 <memset+0xa>
 80067e4:	4770      	bx	lr
 80067e6:	f803 1b01 	strb.w	r1, [r3], #1
 80067ea:	e7f9      	b.n	80067e0 <memset+0x4>

080067ec <sniprintf>:
 80067ec:	b40c      	push	{r2, r3}
 80067ee:	b530      	push	{r4, r5, lr}
 80067f0:	4b17      	ldr	r3, [pc, #92]	; (8006850 <sniprintf+0x64>)
 80067f2:	1e0c      	subs	r4, r1, #0
 80067f4:	681d      	ldr	r5, [r3, #0]
 80067f6:	b09d      	sub	sp, #116	; 0x74
 80067f8:	da08      	bge.n	800680c <sniprintf+0x20>
 80067fa:	238b      	movs	r3, #139	; 0x8b
 80067fc:	602b      	str	r3, [r5, #0]
 80067fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006802:	b01d      	add	sp, #116	; 0x74
 8006804:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006808:	b002      	add	sp, #8
 800680a:	4770      	bx	lr
 800680c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006810:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006814:	bf14      	ite	ne
 8006816:	f104 33ff 	addne.w	r3, r4, #4294967295
 800681a:	4623      	moveq	r3, r4
 800681c:	9304      	str	r3, [sp, #16]
 800681e:	9307      	str	r3, [sp, #28]
 8006820:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006824:	9002      	str	r0, [sp, #8]
 8006826:	9006      	str	r0, [sp, #24]
 8006828:	f8ad 3016 	strh.w	r3, [sp, #22]
 800682c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800682e:	ab21      	add	r3, sp, #132	; 0x84
 8006830:	a902      	add	r1, sp, #8
 8006832:	4628      	mov	r0, r5
 8006834:	9301      	str	r3, [sp, #4]
 8006836:	f000 fa69 	bl	8006d0c <_svfiprintf_r>
 800683a:	1c43      	adds	r3, r0, #1
 800683c:	bfbc      	itt	lt
 800683e:	238b      	movlt	r3, #139	; 0x8b
 8006840:	602b      	strlt	r3, [r5, #0]
 8006842:	2c00      	cmp	r4, #0
 8006844:	d0dd      	beq.n	8006802 <sniprintf+0x16>
 8006846:	9b02      	ldr	r3, [sp, #8]
 8006848:	2200      	movs	r2, #0
 800684a:	701a      	strb	r2, [r3, #0]
 800684c:	e7d9      	b.n	8006802 <sniprintf+0x16>
 800684e:	bf00      	nop
 8006850:	2000000c 	.word	0x2000000c

08006854 <strtok>:
 8006854:	4b16      	ldr	r3, [pc, #88]	; (80068b0 <strtok+0x5c>)
 8006856:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006858:	681e      	ldr	r6, [r3, #0]
 800685a:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800685c:	4605      	mov	r5, r0
 800685e:	b9fc      	cbnz	r4, 80068a0 <strtok+0x4c>
 8006860:	2050      	movs	r0, #80	; 0x50
 8006862:	9101      	str	r1, [sp, #4]
 8006864:	f000 f90e 	bl	8006a84 <malloc>
 8006868:	9901      	ldr	r1, [sp, #4]
 800686a:	65b0      	str	r0, [r6, #88]	; 0x58
 800686c:	4602      	mov	r2, r0
 800686e:	b920      	cbnz	r0, 800687a <strtok+0x26>
 8006870:	4b10      	ldr	r3, [pc, #64]	; (80068b4 <strtok+0x60>)
 8006872:	4811      	ldr	r0, [pc, #68]	; (80068b8 <strtok+0x64>)
 8006874:	2157      	movs	r1, #87	; 0x57
 8006876:	f000 f8d5 	bl	8006a24 <__assert_func>
 800687a:	e9c0 4400 	strd	r4, r4, [r0]
 800687e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006882:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006886:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800688a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800688e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8006892:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8006896:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800689a:	6184      	str	r4, [r0, #24]
 800689c:	7704      	strb	r4, [r0, #28]
 800689e:	6244      	str	r4, [r0, #36]	; 0x24
 80068a0:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80068a2:	2301      	movs	r3, #1
 80068a4:	4628      	mov	r0, r5
 80068a6:	b002      	add	sp, #8
 80068a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80068ac:	f000 b806 	b.w	80068bc <__strtok_r>
 80068b0:	2000000c 	.word	0x2000000c
 80068b4:	08008154 	.word	0x08008154
 80068b8:	0800816b 	.word	0x0800816b

080068bc <__strtok_r>:
 80068bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068be:	b908      	cbnz	r0, 80068c4 <__strtok_r+0x8>
 80068c0:	6810      	ldr	r0, [r2, #0]
 80068c2:	b188      	cbz	r0, 80068e8 <__strtok_r+0x2c>
 80068c4:	4604      	mov	r4, r0
 80068c6:	4620      	mov	r0, r4
 80068c8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80068cc:	460f      	mov	r7, r1
 80068ce:	f817 6b01 	ldrb.w	r6, [r7], #1
 80068d2:	b91e      	cbnz	r6, 80068dc <__strtok_r+0x20>
 80068d4:	b965      	cbnz	r5, 80068f0 <__strtok_r+0x34>
 80068d6:	6015      	str	r5, [r2, #0]
 80068d8:	4628      	mov	r0, r5
 80068da:	e005      	b.n	80068e8 <__strtok_r+0x2c>
 80068dc:	42b5      	cmp	r5, r6
 80068de:	d1f6      	bne.n	80068ce <__strtok_r+0x12>
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d1f0      	bne.n	80068c6 <__strtok_r+0xa>
 80068e4:	6014      	str	r4, [r2, #0]
 80068e6:	7003      	strb	r3, [r0, #0]
 80068e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068ea:	461c      	mov	r4, r3
 80068ec:	e00c      	b.n	8006908 <__strtok_r+0x4c>
 80068ee:	b915      	cbnz	r5, 80068f6 <__strtok_r+0x3a>
 80068f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80068f4:	460e      	mov	r6, r1
 80068f6:	f816 5b01 	ldrb.w	r5, [r6], #1
 80068fa:	42ab      	cmp	r3, r5
 80068fc:	d1f7      	bne.n	80068ee <__strtok_r+0x32>
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d0f3      	beq.n	80068ea <__strtok_r+0x2e>
 8006902:	2300      	movs	r3, #0
 8006904:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006908:	6014      	str	r4, [r2, #0]
 800690a:	e7ed      	b.n	80068e8 <__strtok_r+0x2c>

0800690c <_strtol_l.constprop.0>:
 800690c:	2b01      	cmp	r3, #1
 800690e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006912:	d001      	beq.n	8006918 <_strtol_l.constprop.0+0xc>
 8006914:	2b24      	cmp	r3, #36	; 0x24
 8006916:	d906      	bls.n	8006926 <_strtol_l.constprop.0+0x1a>
 8006918:	f7ff ff36 	bl	8006788 <__errno>
 800691c:	2316      	movs	r3, #22
 800691e:	6003      	str	r3, [r0, #0]
 8006920:	2000      	movs	r0, #0
 8006922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006926:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006a0c <_strtol_l.constprop.0+0x100>
 800692a:	460d      	mov	r5, r1
 800692c:	462e      	mov	r6, r5
 800692e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006932:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006936:	f017 0708 	ands.w	r7, r7, #8
 800693a:	d1f7      	bne.n	800692c <_strtol_l.constprop.0+0x20>
 800693c:	2c2d      	cmp	r4, #45	; 0x2d
 800693e:	d132      	bne.n	80069a6 <_strtol_l.constprop.0+0x9a>
 8006940:	782c      	ldrb	r4, [r5, #0]
 8006942:	2701      	movs	r7, #1
 8006944:	1cb5      	adds	r5, r6, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d05b      	beq.n	8006a02 <_strtol_l.constprop.0+0xf6>
 800694a:	2b10      	cmp	r3, #16
 800694c:	d109      	bne.n	8006962 <_strtol_l.constprop.0+0x56>
 800694e:	2c30      	cmp	r4, #48	; 0x30
 8006950:	d107      	bne.n	8006962 <_strtol_l.constprop.0+0x56>
 8006952:	782c      	ldrb	r4, [r5, #0]
 8006954:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006958:	2c58      	cmp	r4, #88	; 0x58
 800695a:	d14d      	bne.n	80069f8 <_strtol_l.constprop.0+0xec>
 800695c:	786c      	ldrb	r4, [r5, #1]
 800695e:	2310      	movs	r3, #16
 8006960:	3502      	adds	r5, #2
 8006962:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006966:	f108 38ff 	add.w	r8, r8, #4294967295
 800696a:	f04f 0c00 	mov.w	ip, #0
 800696e:	fbb8 f9f3 	udiv	r9, r8, r3
 8006972:	4666      	mov	r6, ip
 8006974:	fb03 8a19 	mls	sl, r3, r9, r8
 8006978:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800697c:	f1be 0f09 	cmp.w	lr, #9
 8006980:	d816      	bhi.n	80069b0 <_strtol_l.constprop.0+0xa4>
 8006982:	4674      	mov	r4, lr
 8006984:	42a3      	cmp	r3, r4
 8006986:	dd24      	ble.n	80069d2 <_strtol_l.constprop.0+0xc6>
 8006988:	f1bc 0f00 	cmp.w	ip, #0
 800698c:	db1e      	blt.n	80069cc <_strtol_l.constprop.0+0xc0>
 800698e:	45b1      	cmp	r9, r6
 8006990:	d31c      	bcc.n	80069cc <_strtol_l.constprop.0+0xc0>
 8006992:	d101      	bne.n	8006998 <_strtol_l.constprop.0+0x8c>
 8006994:	45a2      	cmp	sl, r4
 8006996:	db19      	blt.n	80069cc <_strtol_l.constprop.0+0xc0>
 8006998:	fb06 4603 	mla	r6, r6, r3, r4
 800699c:	f04f 0c01 	mov.w	ip, #1
 80069a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80069a4:	e7e8      	b.n	8006978 <_strtol_l.constprop.0+0x6c>
 80069a6:	2c2b      	cmp	r4, #43	; 0x2b
 80069a8:	bf04      	itt	eq
 80069aa:	782c      	ldrbeq	r4, [r5, #0]
 80069ac:	1cb5      	addeq	r5, r6, #2
 80069ae:	e7ca      	b.n	8006946 <_strtol_l.constprop.0+0x3a>
 80069b0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80069b4:	f1be 0f19 	cmp.w	lr, #25
 80069b8:	d801      	bhi.n	80069be <_strtol_l.constprop.0+0xb2>
 80069ba:	3c37      	subs	r4, #55	; 0x37
 80069bc:	e7e2      	b.n	8006984 <_strtol_l.constprop.0+0x78>
 80069be:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80069c2:	f1be 0f19 	cmp.w	lr, #25
 80069c6:	d804      	bhi.n	80069d2 <_strtol_l.constprop.0+0xc6>
 80069c8:	3c57      	subs	r4, #87	; 0x57
 80069ca:	e7db      	b.n	8006984 <_strtol_l.constprop.0+0x78>
 80069cc:	f04f 3cff 	mov.w	ip, #4294967295
 80069d0:	e7e6      	b.n	80069a0 <_strtol_l.constprop.0+0x94>
 80069d2:	f1bc 0f00 	cmp.w	ip, #0
 80069d6:	da05      	bge.n	80069e4 <_strtol_l.constprop.0+0xd8>
 80069d8:	2322      	movs	r3, #34	; 0x22
 80069da:	6003      	str	r3, [r0, #0]
 80069dc:	4646      	mov	r6, r8
 80069de:	b942      	cbnz	r2, 80069f2 <_strtol_l.constprop.0+0xe6>
 80069e0:	4630      	mov	r0, r6
 80069e2:	e79e      	b.n	8006922 <_strtol_l.constprop.0+0x16>
 80069e4:	b107      	cbz	r7, 80069e8 <_strtol_l.constprop.0+0xdc>
 80069e6:	4276      	negs	r6, r6
 80069e8:	2a00      	cmp	r2, #0
 80069ea:	d0f9      	beq.n	80069e0 <_strtol_l.constprop.0+0xd4>
 80069ec:	f1bc 0f00 	cmp.w	ip, #0
 80069f0:	d000      	beq.n	80069f4 <_strtol_l.constprop.0+0xe8>
 80069f2:	1e69      	subs	r1, r5, #1
 80069f4:	6011      	str	r1, [r2, #0]
 80069f6:	e7f3      	b.n	80069e0 <_strtol_l.constprop.0+0xd4>
 80069f8:	2430      	movs	r4, #48	; 0x30
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1b1      	bne.n	8006962 <_strtol_l.constprop.0+0x56>
 80069fe:	2308      	movs	r3, #8
 8006a00:	e7af      	b.n	8006962 <_strtol_l.constprop.0+0x56>
 8006a02:	2c30      	cmp	r4, #48	; 0x30
 8006a04:	d0a5      	beq.n	8006952 <_strtol_l.constprop.0+0x46>
 8006a06:	230a      	movs	r3, #10
 8006a08:	e7ab      	b.n	8006962 <_strtol_l.constprop.0+0x56>
 8006a0a:	bf00      	nop
 8006a0c:	08008205 	.word	0x08008205

08006a10 <strtol>:
 8006a10:	4613      	mov	r3, r2
 8006a12:	460a      	mov	r2, r1
 8006a14:	4601      	mov	r1, r0
 8006a16:	4802      	ldr	r0, [pc, #8]	; (8006a20 <strtol+0x10>)
 8006a18:	6800      	ldr	r0, [r0, #0]
 8006a1a:	f7ff bf77 	b.w	800690c <_strtol_l.constprop.0>
 8006a1e:	bf00      	nop
 8006a20:	2000000c 	.word	0x2000000c

08006a24 <__assert_func>:
 8006a24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a26:	4614      	mov	r4, r2
 8006a28:	461a      	mov	r2, r3
 8006a2a:	4b09      	ldr	r3, [pc, #36]	; (8006a50 <__assert_func+0x2c>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4605      	mov	r5, r0
 8006a30:	68d8      	ldr	r0, [r3, #12]
 8006a32:	b14c      	cbz	r4, 8006a48 <__assert_func+0x24>
 8006a34:	4b07      	ldr	r3, [pc, #28]	; (8006a54 <__assert_func+0x30>)
 8006a36:	9100      	str	r1, [sp, #0]
 8006a38:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006a3c:	4906      	ldr	r1, [pc, #24]	; (8006a58 <__assert_func+0x34>)
 8006a3e:	462b      	mov	r3, r5
 8006a40:	f000 f80e 	bl	8006a60 <fiprintf>
 8006a44:	f000 fe20 	bl	8007688 <abort>
 8006a48:	4b04      	ldr	r3, [pc, #16]	; (8006a5c <__assert_func+0x38>)
 8006a4a:	461c      	mov	r4, r3
 8006a4c:	e7f3      	b.n	8006a36 <__assert_func+0x12>
 8006a4e:	bf00      	nop
 8006a50:	2000000c 	.word	0x2000000c
 8006a54:	080081c8 	.word	0x080081c8
 8006a58:	080081d5 	.word	0x080081d5
 8006a5c:	08008203 	.word	0x08008203

08006a60 <fiprintf>:
 8006a60:	b40e      	push	{r1, r2, r3}
 8006a62:	b503      	push	{r0, r1, lr}
 8006a64:	4601      	mov	r1, r0
 8006a66:	ab03      	add	r3, sp, #12
 8006a68:	4805      	ldr	r0, [pc, #20]	; (8006a80 <fiprintf+0x20>)
 8006a6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a6e:	6800      	ldr	r0, [r0, #0]
 8006a70:	9301      	str	r3, [sp, #4]
 8006a72:	f000 fa75 	bl	8006f60 <_vfiprintf_r>
 8006a76:	b002      	add	sp, #8
 8006a78:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a7c:	b003      	add	sp, #12
 8006a7e:	4770      	bx	lr
 8006a80:	2000000c 	.word	0x2000000c

08006a84 <malloc>:
 8006a84:	4b02      	ldr	r3, [pc, #8]	; (8006a90 <malloc+0xc>)
 8006a86:	4601      	mov	r1, r0
 8006a88:	6818      	ldr	r0, [r3, #0]
 8006a8a:	f000 b86f 	b.w	8006b6c <_malloc_r>
 8006a8e:	bf00      	nop
 8006a90:	2000000c 	.word	0x2000000c

08006a94 <_free_r>:
 8006a94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006a96:	2900      	cmp	r1, #0
 8006a98:	d044      	beq.n	8006b24 <_free_r+0x90>
 8006a9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a9e:	9001      	str	r0, [sp, #4]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	f1a1 0404 	sub.w	r4, r1, #4
 8006aa6:	bfb8      	it	lt
 8006aa8:	18e4      	addlt	r4, r4, r3
 8006aaa:	f001 f83d 	bl	8007b28 <__malloc_lock>
 8006aae:	4a1e      	ldr	r2, [pc, #120]	; (8006b28 <_free_r+0x94>)
 8006ab0:	9801      	ldr	r0, [sp, #4]
 8006ab2:	6813      	ldr	r3, [r2, #0]
 8006ab4:	b933      	cbnz	r3, 8006ac4 <_free_r+0x30>
 8006ab6:	6063      	str	r3, [r4, #4]
 8006ab8:	6014      	str	r4, [r2, #0]
 8006aba:	b003      	add	sp, #12
 8006abc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ac0:	f001 b838 	b.w	8007b34 <__malloc_unlock>
 8006ac4:	42a3      	cmp	r3, r4
 8006ac6:	d908      	bls.n	8006ada <_free_r+0x46>
 8006ac8:	6825      	ldr	r5, [r4, #0]
 8006aca:	1961      	adds	r1, r4, r5
 8006acc:	428b      	cmp	r3, r1
 8006ace:	bf01      	itttt	eq
 8006ad0:	6819      	ldreq	r1, [r3, #0]
 8006ad2:	685b      	ldreq	r3, [r3, #4]
 8006ad4:	1949      	addeq	r1, r1, r5
 8006ad6:	6021      	streq	r1, [r4, #0]
 8006ad8:	e7ed      	b.n	8006ab6 <_free_r+0x22>
 8006ada:	461a      	mov	r2, r3
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	b10b      	cbz	r3, 8006ae4 <_free_r+0x50>
 8006ae0:	42a3      	cmp	r3, r4
 8006ae2:	d9fa      	bls.n	8006ada <_free_r+0x46>
 8006ae4:	6811      	ldr	r1, [r2, #0]
 8006ae6:	1855      	adds	r5, r2, r1
 8006ae8:	42a5      	cmp	r5, r4
 8006aea:	d10b      	bne.n	8006b04 <_free_r+0x70>
 8006aec:	6824      	ldr	r4, [r4, #0]
 8006aee:	4421      	add	r1, r4
 8006af0:	1854      	adds	r4, r2, r1
 8006af2:	42a3      	cmp	r3, r4
 8006af4:	6011      	str	r1, [r2, #0]
 8006af6:	d1e0      	bne.n	8006aba <_free_r+0x26>
 8006af8:	681c      	ldr	r4, [r3, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	6053      	str	r3, [r2, #4]
 8006afe:	4421      	add	r1, r4
 8006b00:	6011      	str	r1, [r2, #0]
 8006b02:	e7da      	b.n	8006aba <_free_r+0x26>
 8006b04:	d902      	bls.n	8006b0c <_free_r+0x78>
 8006b06:	230c      	movs	r3, #12
 8006b08:	6003      	str	r3, [r0, #0]
 8006b0a:	e7d6      	b.n	8006aba <_free_r+0x26>
 8006b0c:	6825      	ldr	r5, [r4, #0]
 8006b0e:	1961      	adds	r1, r4, r5
 8006b10:	428b      	cmp	r3, r1
 8006b12:	bf04      	itt	eq
 8006b14:	6819      	ldreq	r1, [r3, #0]
 8006b16:	685b      	ldreq	r3, [r3, #4]
 8006b18:	6063      	str	r3, [r4, #4]
 8006b1a:	bf04      	itt	eq
 8006b1c:	1949      	addeq	r1, r1, r5
 8006b1e:	6021      	streq	r1, [r4, #0]
 8006b20:	6054      	str	r4, [r2, #4]
 8006b22:	e7ca      	b.n	8006aba <_free_r+0x26>
 8006b24:	b003      	add	sp, #12
 8006b26:	bd30      	pop	{r4, r5, pc}
 8006b28:	20000274 	.word	0x20000274

08006b2c <sbrk_aligned>:
 8006b2c:	b570      	push	{r4, r5, r6, lr}
 8006b2e:	4e0e      	ldr	r6, [pc, #56]	; (8006b68 <sbrk_aligned+0x3c>)
 8006b30:	460c      	mov	r4, r1
 8006b32:	6831      	ldr	r1, [r6, #0]
 8006b34:	4605      	mov	r5, r0
 8006b36:	b911      	cbnz	r1, 8006b3e <sbrk_aligned+0x12>
 8006b38:	f000 fcd6 	bl	80074e8 <_sbrk_r>
 8006b3c:	6030      	str	r0, [r6, #0]
 8006b3e:	4621      	mov	r1, r4
 8006b40:	4628      	mov	r0, r5
 8006b42:	f000 fcd1 	bl	80074e8 <_sbrk_r>
 8006b46:	1c43      	adds	r3, r0, #1
 8006b48:	d00a      	beq.n	8006b60 <sbrk_aligned+0x34>
 8006b4a:	1cc4      	adds	r4, r0, #3
 8006b4c:	f024 0403 	bic.w	r4, r4, #3
 8006b50:	42a0      	cmp	r0, r4
 8006b52:	d007      	beq.n	8006b64 <sbrk_aligned+0x38>
 8006b54:	1a21      	subs	r1, r4, r0
 8006b56:	4628      	mov	r0, r5
 8006b58:	f000 fcc6 	bl	80074e8 <_sbrk_r>
 8006b5c:	3001      	adds	r0, #1
 8006b5e:	d101      	bne.n	8006b64 <sbrk_aligned+0x38>
 8006b60:	f04f 34ff 	mov.w	r4, #4294967295
 8006b64:	4620      	mov	r0, r4
 8006b66:	bd70      	pop	{r4, r5, r6, pc}
 8006b68:	20000278 	.word	0x20000278

08006b6c <_malloc_r>:
 8006b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b70:	1ccd      	adds	r5, r1, #3
 8006b72:	f025 0503 	bic.w	r5, r5, #3
 8006b76:	3508      	adds	r5, #8
 8006b78:	2d0c      	cmp	r5, #12
 8006b7a:	bf38      	it	cc
 8006b7c:	250c      	movcc	r5, #12
 8006b7e:	2d00      	cmp	r5, #0
 8006b80:	4607      	mov	r7, r0
 8006b82:	db01      	blt.n	8006b88 <_malloc_r+0x1c>
 8006b84:	42a9      	cmp	r1, r5
 8006b86:	d905      	bls.n	8006b94 <_malloc_r+0x28>
 8006b88:	230c      	movs	r3, #12
 8006b8a:	603b      	str	r3, [r7, #0]
 8006b8c:	2600      	movs	r6, #0
 8006b8e:	4630      	mov	r0, r6
 8006b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b94:	4e2e      	ldr	r6, [pc, #184]	; (8006c50 <_malloc_r+0xe4>)
 8006b96:	f000 ffc7 	bl	8007b28 <__malloc_lock>
 8006b9a:	6833      	ldr	r3, [r6, #0]
 8006b9c:	461c      	mov	r4, r3
 8006b9e:	bb34      	cbnz	r4, 8006bee <_malloc_r+0x82>
 8006ba0:	4629      	mov	r1, r5
 8006ba2:	4638      	mov	r0, r7
 8006ba4:	f7ff ffc2 	bl	8006b2c <sbrk_aligned>
 8006ba8:	1c43      	adds	r3, r0, #1
 8006baa:	4604      	mov	r4, r0
 8006bac:	d14d      	bne.n	8006c4a <_malloc_r+0xde>
 8006bae:	6834      	ldr	r4, [r6, #0]
 8006bb0:	4626      	mov	r6, r4
 8006bb2:	2e00      	cmp	r6, #0
 8006bb4:	d140      	bne.n	8006c38 <_malloc_r+0xcc>
 8006bb6:	6823      	ldr	r3, [r4, #0]
 8006bb8:	4631      	mov	r1, r6
 8006bba:	4638      	mov	r0, r7
 8006bbc:	eb04 0803 	add.w	r8, r4, r3
 8006bc0:	f000 fc92 	bl	80074e8 <_sbrk_r>
 8006bc4:	4580      	cmp	r8, r0
 8006bc6:	d13a      	bne.n	8006c3e <_malloc_r+0xd2>
 8006bc8:	6821      	ldr	r1, [r4, #0]
 8006bca:	3503      	adds	r5, #3
 8006bcc:	1a6d      	subs	r5, r5, r1
 8006bce:	f025 0503 	bic.w	r5, r5, #3
 8006bd2:	3508      	adds	r5, #8
 8006bd4:	2d0c      	cmp	r5, #12
 8006bd6:	bf38      	it	cc
 8006bd8:	250c      	movcc	r5, #12
 8006bda:	4629      	mov	r1, r5
 8006bdc:	4638      	mov	r0, r7
 8006bde:	f7ff ffa5 	bl	8006b2c <sbrk_aligned>
 8006be2:	3001      	adds	r0, #1
 8006be4:	d02b      	beq.n	8006c3e <_malloc_r+0xd2>
 8006be6:	6823      	ldr	r3, [r4, #0]
 8006be8:	442b      	add	r3, r5
 8006bea:	6023      	str	r3, [r4, #0]
 8006bec:	e00e      	b.n	8006c0c <_malloc_r+0xa0>
 8006bee:	6822      	ldr	r2, [r4, #0]
 8006bf0:	1b52      	subs	r2, r2, r5
 8006bf2:	d41e      	bmi.n	8006c32 <_malloc_r+0xc6>
 8006bf4:	2a0b      	cmp	r2, #11
 8006bf6:	d916      	bls.n	8006c26 <_malloc_r+0xba>
 8006bf8:	1961      	adds	r1, r4, r5
 8006bfa:	42a3      	cmp	r3, r4
 8006bfc:	6025      	str	r5, [r4, #0]
 8006bfe:	bf18      	it	ne
 8006c00:	6059      	strne	r1, [r3, #4]
 8006c02:	6863      	ldr	r3, [r4, #4]
 8006c04:	bf08      	it	eq
 8006c06:	6031      	streq	r1, [r6, #0]
 8006c08:	5162      	str	r2, [r4, r5]
 8006c0a:	604b      	str	r3, [r1, #4]
 8006c0c:	4638      	mov	r0, r7
 8006c0e:	f104 060b 	add.w	r6, r4, #11
 8006c12:	f000 ff8f 	bl	8007b34 <__malloc_unlock>
 8006c16:	f026 0607 	bic.w	r6, r6, #7
 8006c1a:	1d23      	adds	r3, r4, #4
 8006c1c:	1af2      	subs	r2, r6, r3
 8006c1e:	d0b6      	beq.n	8006b8e <_malloc_r+0x22>
 8006c20:	1b9b      	subs	r3, r3, r6
 8006c22:	50a3      	str	r3, [r4, r2]
 8006c24:	e7b3      	b.n	8006b8e <_malloc_r+0x22>
 8006c26:	6862      	ldr	r2, [r4, #4]
 8006c28:	42a3      	cmp	r3, r4
 8006c2a:	bf0c      	ite	eq
 8006c2c:	6032      	streq	r2, [r6, #0]
 8006c2e:	605a      	strne	r2, [r3, #4]
 8006c30:	e7ec      	b.n	8006c0c <_malloc_r+0xa0>
 8006c32:	4623      	mov	r3, r4
 8006c34:	6864      	ldr	r4, [r4, #4]
 8006c36:	e7b2      	b.n	8006b9e <_malloc_r+0x32>
 8006c38:	4634      	mov	r4, r6
 8006c3a:	6876      	ldr	r6, [r6, #4]
 8006c3c:	e7b9      	b.n	8006bb2 <_malloc_r+0x46>
 8006c3e:	230c      	movs	r3, #12
 8006c40:	603b      	str	r3, [r7, #0]
 8006c42:	4638      	mov	r0, r7
 8006c44:	f000 ff76 	bl	8007b34 <__malloc_unlock>
 8006c48:	e7a1      	b.n	8006b8e <_malloc_r+0x22>
 8006c4a:	6025      	str	r5, [r4, #0]
 8006c4c:	e7de      	b.n	8006c0c <_malloc_r+0xa0>
 8006c4e:	bf00      	nop
 8006c50:	20000274 	.word	0x20000274

08006c54 <__ssputs_r>:
 8006c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c58:	688e      	ldr	r6, [r1, #8]
 8006c5a:	429e      	cmp	r6, r3
 8006c5c:	4682      	mov	sl, r0
 8006c5e:	460c      	mov	r4, r1
 8006c60:	4690      	mov	r8, r2
 8006c62:	461f      	mov	r7, r3
 8006c64:	d838      	bhi.n	8006cd8 <__ssputs_r+0x84>
 8006c66:	898a      	ldrh	r2, [r1, #12]
 8006c68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006c6c:	d032      	beq.n	8006cd4 <__ssputs_r+0x80>
 8006c6e:	6825      	ldr	r5, [r4, #0]
 8006c70:	6909      	ldr	r1, [r1, #16]
 8006c72:	eba5 0901 	sub.w	r9, r5, r1
 8006c76:	6965      	ldr	r5, [r4, #20]
 8006c78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006c7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006c80:	3301      	adds	r3, #1
 8006c82:	444b      	add	r3, r9
 8006c84:	106d      	asrs	r5, r5, #1
 8006c86:	429d      	cmp	r5, r3
 8006c88:	bf38      	it	cc
 8006c8a:	461d      	movcc	r5, r3
 8006c8c:	0553      	lsls	r3, r2, #21
 8006c8e:	d531      	bpl.n	8006cf4 <__ssputs_r+0xa0>
 8006c90:	4629      	mov	r1, r5
 8006c92:	f7ff ff6b 	bl	8006b6c <_malloc_r>
 8006c96:	4606      	mov	r6, r0
 8006c98:	b950      	cbnz	r0, 8006cb0 <__ssputs_r+0x5c>
 8006c9a:	230c      	movs	r3, #12
 8006c9c:	f8ca 3000 	str.w	r3, [sl]
 8006ca0:	89a3      	ldrh	r3, [r4, #12]
 8006ca2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ca6:	81a3      	strh	r3, [r4, #12]
 8006ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb0:	6921      	ldr	r1, [r4, #16]
 8006cb2:	464a      	mov	r2, r9
 8006cb4:	f000 ff10 	bl	8007ad8 <memcpy>
 8006cb8:	89a3      	ldrh	r3, [r4, #12]
 8006cba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006cbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cc2:	81a3      	strh	r3, [r4, #12]
 8006cc4:	6126      	str	r6, [r4, #16]
 8006cc6:	6165      	str	r5, [r4, #20]
 8006cc8:	444e      	add	r6, r9
 8006cca:	eba5 0509 	sub.w	r5, r5, r9
 8006cce:	6026      	str	r6, [r4, #0]
 8006cd0:	60a5      	str	r5, [r4, #8]
 8006cd2:	463e      	mov	r6, r7
 8006cd4:	42be      	cmp	r6, r7
 8006cd6:	d900      	bls.n	8006cda <__ssputs_r+0x86>
 8006cd8:	463e      	mov	r6, r7
 8006cda:	6820      	ldr	r0, [r4, #0]
 8006cdc:	4632      	mov	r2, r6
 8006cde:	4641      	mov	r1, r8
 8006ce0:	f000 ff08 	bl	8007af4 <memmove>
 8006ce4:	68a3      	ldr	r3, [r4, #8]
 8006ce6:	1b9b      	subs	r3, r3, r6
 8006ce8:	60a3      	str	r3, [r4, #8]
 8006cea:	6823      	ldr	r3, [r4, #0]
 8006cec:	4433      	add	r3, r6
 8006cee:	6023      	str	r3, [r4, #0]
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	e7db      	b.n	8006cac <__ssputs_r+0x58>
 8006cf4:	462a      	mov	r2, r5
 8006cf6:	f000 ff23 	bl	8007b40 <_realloc_r>
 8006cfa:	4606      	mov	r6, r0
 8006cfc:	2800      	cmp	r0, #0
 8006cfe:	d1e1      	bne.n	8006cc4 <__ssputs_r+0x70>
 8006d00:	6921      	ldr	r1, [r4, #16]
 8006d02:	4650      	mov	r0, sl
 8006d04:	f7ff fec6 	bl	8006a94 <_free_r>
 8006d08:	e7c7      	b.n	8006c9a <__ssputs_r+0x46>
	...

08006d0c <_svfiprintf_r>:
 8006d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d10:	4698      	mov	r8, r3
 8006d12:	898b      	ldrh	r3, [r1, #12]
 8006d14:	061b      	lsls	r3, r3, #24
 8006d16:	b09d      	sub	sp, #116	; 0x74
 8006d18:	4607      	mov	r7, r0
 8006d1a:	460d      	mov	r5, r1
 8006d1c:	4614      	mov	r4, r2
 8006d1e:	d50e      	bpl.n	8006d3e <_svfiprintf_r+0x32>
 8006d20:	690b      	ldr	r3, [r1, #16]
 8006d22:	b963      	cbnz	r3, 8006d3e <_svfiprintf_r+0x32>
 8006d24:	2140      	movs	r1, #64	; 0x40
 8006d26:	f7ff ff21 	bl	8006b6c <_malloc_r>
 8006d2a:	6028      	str	r0, [r5, #0]
 8006d2c:	6128      	str	r0, [r5, #16]
 8006d2e:	b920      	cbnz	r0, 8006d3a <_svfiprintf_r+0x2e>
 8006d30:	230c      	movs	r3, #12
 8006d32:	603b      	str	r3, [r7, #0]
 8006d34:	f04f 30ff 	mov.w	r0, #4294967295
 8006d38:	e0d1      	b.n	8006ede <_svfiprintf_r+0x1d2>
 8006d3a:	2340      	movs	r3, #64	; 0x40
 8006d3c:	616b      	str	r3, [r5, #20]
 8006d3e:	2300      	movs	r3, #0
 8006d40:	9309      	str	r3, [sp, #36]	; 0x24
 8006d42:	2320      	movs	r3, #32
 8006d44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d48:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d4c:	2330      	movs	r3, #48	; 0x30
 8006d4e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006ef8 <_svfiprintf_r+0x1ec>
 8006d52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d56:	f04f 0901 	mov.w	r9, #1
 8006d5a:	4623      	mov	r3, r4
 8006d5c:	469a      	mov	sl, r3
 8006d5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d62:	b10a      	cbz	r2, 8006d68 <_svfiprintf_r+0x5c>
 8006d64:	2a25      	cmp	r2, #37	; 0x25
 8006d66:	d1f9      	bne.n	8006d5c <_svfiprintf_r+0x50>
 8006d68:	ebba 0b04 	subs.w	fp, sl, r4
 8006d6c:	d00b      	beq.n	8006d86 <_svfiprintf_r+0x7a>
 8006d6e:	465b      	mov	r3, fp
 8006d70:	4622      	mov	r2, r4
 8006d72:	4629      	mov	r1, r5
 8006d74:	4638      	mov	r0, r7
 8006d76:	f7ff ff6d 	bl	8006c54 <__ssputs_r>
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	f000 80aa 	beq.w	8006ed4 <_svfiprintf_r+0x1c8>
 8006d80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d82:	445a      	add	r2, fp
 8006d84:	9209      	str	r2, [sp, #36]	; 0x24
 8006d86:	f89a 3000 	ldrb.w	r3, [sl]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	f000 80a2 	beq.w	8006ed4 <_svfiprintf_r+0x1c8>
 8006d90:	2300      	movs	r3, #0
 8006d92:	f04f 32ff 	mov.w	r2, #4294967295
 8006d96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d9a:	f10a 0a01 	add.w	sl, sl, #1
 8006d9e:	9304      	str	r3, [sp, #16]
 8006da0:	9307      	str	r3, [sp, #28]
 8006da2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006da6:	931a      	str	r3, [sp, #104]	; 0x68
 8006da8:	4654      	mov	r4, sl
 8006daa:	2205      	movs	r2, #5
 8006dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006db0:	4851      	ldr	r0, [pc, #324]	; (8006ef8 <_svfiprintf_r+0x1ec>)
 8006db2:	f7f9 fa45 	bl	8000240 <memchr>
 8006db6:	9a04      	ldr	r2, [sp, #16]
 8006db8:	b9d8      	cbnz	r0, 8006df2 <_svfiprintf_r+0xe6>
 8006dba:	06d0      	lsls	r0, r2, #27
 8006dbc:	bf44      	itt	mi
 8006dbe:	2320      	movmi	r3, #32
 8006dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006dc4:	0711      	lsls	r1, r2, #28
 8006dc6:	bf44      	itt	mi
 8006dc8:	232b      	movmi	r3, #43	; 0x2b
 8006dca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006dce:	f89a 3000 	ldrb.w	r3, [sl]
 8006dd2:	2b2a      	cmp	r3, #42	; 0x2a
 8006dd4:	d015      	beq.n	8006e02 <_svfiprintf_r+0xf6>
 8006dd6:	9a07      	ldr	r2, [sp, #28]
 8006dd8:	4654      	mov	r4, sl
 8006dda:	2000      	movs	r0, #0
 8006ddc:	f04f 0c0a 	mov.w	ip, #10
 8006de0:	4621      	mov	r1, r4
 8006de2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006de6:	3b30      	subs	r3, #48	; 0x30
 8006de8:	2b09      	cmp	r3, #9
 8006dea:	d94e      	bls.n	8006e8a <_svfiprintf_r+0x17e>
 8006dec:	b1b0      	cbz	r0, 8006e1c <_svfiprintf_r+0x110>
 8006dee:	9207      	str	r2, [sp, #28]
 8006df0:	e014      	b.n	8006e1c <_svfiprintf_r+0x110>
 8006df2:	eba0 0308 	sub.w	r3, r0, r8
 8006df6:	fa09 f303 	lsl.w	r3, r9, r3
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	9304      	str	r3, [sp, #16]
 8006dfe:	46a2      	mov	sl, r4
 8006e00:	e7d2      	b.n	8006da8 <_svfiprintf_r+0x9c>
 8006e02:	9b03      	ldr	r3, [sp, #12]
 8006e04:	1d19      	adds	r1, r3, #4
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	9103      	str	r1, [sp, #12]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	bfbb      	ittet	lt
 8006e0e:	425b      	neglt	r3, r3
 8006e10:	f042 0202 	orrlt.w	r2, r2, #2
 8006e14:	9307      	strge	r3, [sp, #28]
 8006e16:	9307      	strlt	r3, [sp, #28]
 8006e18:	bfb8      	it	lt
 8006e1a:	9204      	strlt	r2, [sp, #16]
 8006e1c:	7823      	ldrb	r3, [r4, #0]
 8006e1e:	2b2e      	cmp	r3, #46	; 0x2e
 8006e20:	d10c      	bne.n	8006e3c <_svfiprintf_r+0x130>
 8006e22:	7863      	ldrb	r3, [r4, #1]
 8006e24:	2b2a      	cmp	r3, #42	; 0x2a
 8006e26:	d135      	bne.n	8006e94 <_svfiprintf_r+0x188>
 8006e28:	9b03      	ldr	r3, [sp, #12]
 8006e2a:	1d1a      	adds	r2, r3, #4
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	9203      	str	r2, [sp, #12]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	bfb8      	it	lt
 8006e34:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e38:	3402      	adds	r4, #2
 8006e3a:	9305      	str	r3, [sp, #20]
 8006e3c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006f08 <_svfiprintf_r+0x1fc>
 8006e40:	7821      	ldrb	r1, [r4, #0]
 8006e42:	2203      	movs	r2, #3
 8006e44:	4650      	mov	r0, sl
 8006e46:	f7f9 f9fb 	bl	8000240 <memchr>
 8006e4a:	b140      	cbz	r0, 8006e5e <_svfiprintf_r+0x152>
 8006e4c:	2340      	movs	r3, #64	; 0x40
 8006e4e:	eba0 000a 	sub.w	r0, r0, sl
 8006e52:	fa03 f000 	lsl.w	r0, r3, r0
 8006e56:	9b04      	ldr	r3, [sp, #16]
 8006e58:	4303      	orrs	r3, r0
 8006e5a:	3401      	adds	r4, #1
 8006e5c:	9304      	str	r3, [sp, #16]
 8006e5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e62:	4826      	ldr	r0, [pc, #152]	; (8006efc <_svfiprintf_r+0x1f0>)
 8006e64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006e68:	2206      	movs	r2, #6
 8006e6a:	f7f9 f9e9 	bl	8000240 <memchr>
 8006e6e:	2800      	cmp	r0, #0
 8006e70:	d038      	beq.n	8006ee4 <_svfiprintf_r+0x1d8>
 8006e72:	4b23      	ldr	r3, [pc, #140]	; (8006f00 <_svfiprintf_r+0x1f4>)
 8006e74:	bb1b      	cbnz	r3, 8006ebe <_svfiprintf_r+0x1b2>
 8006e76:	9b03      	ldr	r3, [sp, #12]
 8006e78:	3307      	adds	r3, #7
 8006e7a:	f023 0307 	bic.w	r3, r3, #7
 8006e7e:	3308      	adds	r3, #8
 8006e80:	9303      	str	r3, [sp, #12]
 8006e82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e84:	4433      	add	r3, r6
 8006e86:	9309      	str	r3, [sp, #36]	; 0x24
 8006e88:	e767      	b.n	8006d5a <_svfiprintf_r+0x4e>
 8006e8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e8e:	460c      	mov	r4, r1
 8006e90:	2001      	movs	r0, #1
 8006e92:	e7a5      	b.n	8006de0 <_svfiprintf_r+0xd4>
 8006e94:	2300      	movs	r3, #0
 8006e96:	3401      	adds	r4, #1
 8006e98:	9305      	str	r3, [sp, #20]
 8006e9a:	4619      	mov	r1, r3
 8006e9c:	f04f 0c0a 	mov.w	ip, #10
 8006ea0:	4620      	mov	r0, r4
 8006ea2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ea6:	3a30      	subs	r2, #48	; 0x30
 8006ea8:	2a09      	cmp	r2, #9
 8006eaa:	d903      	bls.n	8006eb4 <_svfiprintf_r+0x1a8>
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d0c5      	beq.n	8006e3c <_svfiprintf_r+0x130>
 8006eb0:	9105      	str	r1, [sp, #20]
 8006eb2:	e7c3      	b.n	8006e3c <_svfiprintf_r+0x130>
 8006eb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006eb8:	4604      	mov	r4, r0
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e7f0      	b.n	8006ea0 <_svfiprintf_r+0x194>
 8006ebe:	ab03      	add	r3, sp, #12
 8006ec0:	9300      	str	r3, [sp, #0]
 8006ec2:	462a      	mov	r2, r5
 8006ec4:	4b0f      	ldr	r3, [pc, #60]	; (8006f04 <_svfiprintf_r+0x1f8>)
 8006ec6:	a904      	add	r1, sp, #16
 8006ec8:	4638      	mov	r0, r7
 8006eca:	f3af 8000 	nop.w
 8006ece:	1c42      	adds	r2, r0, #1
 8006ed0:	4606      	mov	r6, r0
 8006ed2:	d1d6      	bne.n	8006e82 <_svfiprintf_r+0x176>
 8006ed4:	89ab      	ldrh	r3, [r5, #12]
 8006ed6:	065b      	lsls	r3, r3, #25
 8006ed8:	f53f af2c 	bmi.w	8006d34 <_svfiprintf_r+0x28>
 8006edc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ede:	b01d      	add	sp, #116	; 0x74
 8006ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ee4:	ab03      	add	r3, sp, #12
 8006ee6:	9300      	str	r3, [sp, #0]
 8006ee8:	462a      	mov	r2, r5
 8006eea:	4b06      	ldr	r3, [pc, #24]	; (8006f04 <_svfiprintf_r+0x1f8>)
 8006eec:	a904      	add	r1, sp, #16
 8006eee:	4638      	mov	r0, r7
 8006ef0:	f000 f9d4 	bl	800729c <_printf_i>
 8006ef4:	e7eb      	b.n	8006ece <_svfiprintf_r+0x1c2>
 8006ef6:	bf00      	nop
 8006ef8:	08008305 	.word	0x08008305
 8006efc:	0800830f 	.word	0x0800830f
 8006f00:	00000000 	.word	0x00000000
 8006f04:	08006c55 	.word	0x08006c55
 8006f08:	0800830b 	.word	0x0800830b

08006f0c <__sfputc_r>:
 8006f0c:	6893      	ldr	r3, [r2, #8]
 8006f0e:	3b01      	subs	r3, #1
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	b410      	push	{r4}
 8006f14:	6093      	str	r3, [r2, #8]
 8006f16:	da08      	bge.n	8006f2a <__sfputc_r+0x1e>
 8006f18:	6994      	ldr	r4, [r2, #24]
 8006f1a:	42a3      	cmp	r3, r4
 8006f1c:	db01      	blt.n	8006f22 <__sfputc_r+0x16>
 8006f1e:	290a      	cmp	r1, #10
 8006f20:	d103      	bne.n	8006f2a <__sfputc_r+0x1e>
 8006f22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f26:	f000 baef 	b.w	8007508 <__swbuf_r>
 8006f2a:	6813      	ldr	r3, [r2, #0]
 8006f2c:	1c58      	adds	r0, r3, #1
 8006f2e:	6010      	str	r0, [r2, #0]
 8006f30:	7019      	strb	r1, [r3, #0]
 8006f32:	4608      	mov	r0, r1
 8006f34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f38:	4770      	bx	lr

08006f3a <__sfputs_r>:
 8006f3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f3c:	4606      	mov	r6, r0
 8006f3e:	460f      	mov	r7, r1
 8006f40:	4614      	mov	r4, r2
 8006f42:	18d5      	adds	r5, r2, r3
 8006f44:	42ac      	cmp	r4, r5
 8006f46:	d101      	bne.n	8006f4c <__sfputs_r+0x12>
 8006f48:	2000      	movs	r0, #0
 8006f4a:	e007      	b.n	8006f5c <__sfputs_r+0x22>
 8006f4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f50:	463a      	mov	r2, r7
 8006f52:	4630      	mov	r0, r6
 8006f54:	f7ff ffda 	bl	8006f0c <__sfputc_r>
 8006f58:	1c43      	adds	r3, r0, #1
 8006f5a:	d1f3      	bne.n	8006f44 <__sfputs_r+0xa>
 8006f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006f60 <_vfiprintf_r>:
 8006f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f64:	460d      	mov	r5, r1
 8006f66:	b09d      	sub	sp, #116	; 0x74
 8006f68:	4614      	mov	r4, r2
 8006f6a:	4698      	mov	r8, r3
 8006f6c:	4606      	mov	r6, r0
 8006f6e:	b118      	cbz	r0, 8006f78 <_vfiprintf_r+0x18>
 8006f70:	6983      	ldr	r3, [r0, #24]
 8006f72:	b90b      	cbnz	r3, 8006f78 <_vfiprintf_r+0x18>
 8006f74:	f000 fcaa 	bl	80078cc <__sinit>
 8006f78:	4b89      	ldr	r3, [pc, #548]	; (80071a0 <_vfiprintf_r+0x240>)
 8006f7a:	429d      	cmp	r5, r3
 8006f7c:	d11b      	bne.n	8006fb6 <_vfiprintf_r+0x56>
 8006f7e:	6875      	ldr	r5, [r6, #4]
 8006f80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f82:	07d9      	lsls	r1, r3, #31
 8006f84:	d405      	bmi.n	8006f92 <_vfiprintf_r+0x32>
 8006f86:	89ab      	ldrh	r3, [r5, #12]
 8006f88:	059a      	lsls	r2, r3, #22
 8006f8a:	d402      	bmi.n	8006f92 <_vfiprintf_r+0x32>
 8006f8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f8e:	f000 fd3b 	bl	8007a08 <__retarget_lock_acquire_recursive>
 8006f92:	89ab      	ldrh	r3, [r5, #12]
 8006f94:	071b      	lsls	r3, r3, #28
 8006f96:	d501      	bpl.n	8006f9c <_vfiprintf_r+0x3c>
 8006f98:	692b      	ldr	r3, [r5, #16]
 8006f9a:	b9eb      	cbnz	r3, 8006fd8 <_vfiprintf_r+0x78>
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	4630      	mov	r0, r6
 8006fa0:	f000 fb04 	bl	80075ac <__swsetup_r>
 8006fa4:	b1c0      	cbz	r0, 8006fd8 <_vfiprintf_r+0x78>
 8006fa6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006fa8:	07dc      	lsls	r4, r3, #31
 8006faa:	d50e      	bpl.n	8006fca <_vfiprintf_r+0x6a>
 8006fac:	f04f 30ff 	mov.w	r0, #4294967295
 8006fb0:	b01d      	add	sp, #116	; 0x74
 8006fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fb6:	4b7b      	ldr	r3, [pc, #492]	; (80071a4 <_vfiprintf_r+0x244>)
 8006fb8:	429d      	cmp	r5, r3
 8006fba:	d101      	bne.n	8006fc0 <_vfiprintf_r+0x60>
 8006fbc:	68b5      	ldr	r5, [r6, #8]
 8006fbe:	e7df      	b.n	8006f80 <_vfiprintf_r+0x20>
 8006fc0:	4b79      	ldr	r3, [pc, #484]	; (80071a8 <_vfiprintf_r+0x248>)
 8006fc2:	429d      	cmp	r5, r3
 8006fc4:	bf08      	it	eq
 8006fc6:	68f5      	ldreq	r5, [r6, #12]
 8006fc8:	e7da      	b.n	8006f80 <_vfiprintf_r+0x20>
 8006fca:	89ab      	ldrh	r3, [r5, #12]
 8006fcc:	0598      	lsls	r0, r3, #22
 8006fce:	d4ed      	bmi.n	8006fac <_vfiprintf_r+0x4c>
 8006fd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006fd2:	f000 fd1a 	bl	8007a0a <__retarget_lock_release_recursive>
 8006fd6:	e7e9      	b.n	8006fac <_vfiprintf_r+0x4c>
 8006fd8:	2300      	movs	r3, #0
 8006fda:	9309      	str	r3, [sp, #36]	; 0x24
 8006fdc:	2320      	movs	r3, #32
 8006fde:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006fe2:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fe6:	2330      	movs	r3, #48	; 0x30
 8006fe8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80071ac <_vfiprintf_r+0x24c>
 8006fec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ff0:	f04f 0901 	mov.w	r9, #1
 8006ff4:	4623      	mov	r3, r4
 8006ff6:	469a      	mov	sl, r3
 8006ff8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ffc:	b10a      	cbz	r2, 8007002 <_vfiprintf_r+0xa2>
 8006ffe:	2a25      	cmp	r2, #37	; 0x25
 8007000:	d1f9      	bne.n	8006ff6 <_vfiprintf_r+0x96>
 8007002:	ebba 0b04 	subs.w	fp, sl, r4
 8007006:	d00b      	beq.n	8007020 <_vfiprintf_r+0xc0>
 8007008:	465b      	mov	r3, fp
 800700a:	4622      	mov	r2, r4
 800700c:	4629      	mov	r1, r5
 800700e:	4630      	mov	r0, r6
 8007010:	f7ff ff93 	bl	8006f3a <__sfputs_r>
 8007014:	3001      	adds	r0, #1
 8007016:	f000 80aa 	beq.w	800716e <_vfiprintf_r+0x20e>
 800701a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800701c:	445a      	add	r2, fp
 800701e:	9209      	str	r2, [sp, #36]	; 0x24
 8007020:	f89a 3000 	ldrb.w	r3, [sl]
 8007024:	2b00      	cmp	r3, #0
 8007026:	f000 80a2 	beq.w	800716e <_vfiprintf_r+0x20e>
 800702a:	2300      	movs	r3, #0
 800702c:	f04f 32ff 	mov.w	r2, #4294967295
 8007030:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007034:	f10a 0a01 	add.w	sl, sl, #1
 8007038:	9304      	str	r3, [sp, #16]
 800703a:	9307      	str	r3, [sp, #28]
 800703c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007040:	931a      	str	r3, [sp, #104]	; 0x68
 8007042:	4654      	mov	r4, sl
 8007044:	2205      	movs	r2, #5
 8007046:	f814 1b01 	ldrb.w	r1, [r4], #1
 800704a:	4858      	ldr	r0, [pc, #352]	; (80071ac <_vfiprintf_r+0x24c>)
 800704c:	f7f9 f8f8 	bl	8000240 <memchr>
 8007050:	9a04      	ldr	r2, [sp, #16]
 8007052:	b9d8      	cbnz	r0, 800708c <_vfiprintf_r+0x12c>
 8007054:	06d1      	lsls	r1, r2, #27
 8007056:	bf44      	itt	mi
 8007058:	2320      	movmi	r3, #32
 800705a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800705e:	0713      	lsls	r3, r2, #28
 8007060:	bf44      	itt	mi
 8007062:	232b      	movmi	r3, #43	; 0x2b
 8007064:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007068:	f89a 3000 	ldrb.w	r3, [sl]
 800706c:	2b2a      	cmp	r3, #42	; 0x2a
 800706e:	d015      	beq.n	800709c <_vfiprintf_r+0x13c>
 8007070:	9a07      	ldr	r2, [sp, #28]
 8007072:	4654      	mov	r4, sl
 8007074:	2000      	movs	r0, #0
 8007076:	f04f 0c0a 	mov.w	ip, #10
 800707a:	4621      	mov	r1, r4
 800707c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007080:	3b30      	subs	r3, #48	; 0x30
 8007082:	2b09      	cmp	r3, #9
 8007084:	d94e      	bls.n	8007124 <_vfiprintf_r+0x1c4>
 8007086:	b1b0      	cbz	r0, 80070b6 <_vfiprintf_r+0x156>
 8007088:	9207      	str	r2, [sp, #28]
 800708a:	e014      	b.n	80070b6 <_vfiprintf_r+0x156>
 800708c:	eba0 0308 	sub.w	r3, r0, r8
 8007090:	fa09 f303 	lsl.w	r3, r9, r3
 8007094:	4313      	orrs	r3, r2
 8007096:	9304      	str	r3, [sp, #16]
 8007098:	46a2      	mov	sl, r4
 800709a:	e7d2      	b.n	8007042 <_vfiprintf_r+0xe2>
 800709c:	9b03      	ldr	r3, [sp, #12]
 800709e:	1d19      	adds	r1, r3, #4
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	9103      	str	r1, [sp, #12]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	bfbb      	ittet	lt
 80070a8:	425b      	neglt	r3, r3
 80070aa:	f042 0202 	orrlt.w	r2, r2, #2
 80070ae:	9307      	strge	r3, [sp, #28]
 80070b0:	9307      	strlt	r3, [sp, #28]
 80070b2:	bfb8      	it	lt
 80070b4:	9204      	strlt	r2, [sp, #16]
 80070b6:	7823      	ldrb	r3, [r4, #0]
 80070b8:	2b2e      	cmp	r3, #46	; 0x2e
 80070ba:	d10c      	bne.n	80070d6 <_vfiprintf_r+0x176>
 80070bc:	7863      	ldrb	r3, [r4, #1]
 80070be:	2b2a      	cmp	r3, #42	; 0x2a
 80070c0:	d135      	bne.n	800712e <_vfiprintf_r+0x1ce>
 80070c2:	9b03      	ldr	r3, [sp, #12]
 80070c4:	1d1a      	adds	r2, r3, #4
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	9203      	str	r2, [sp, #12]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	bfb8      	it	lt
 80070ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80070d2:	3402      	adds	r4, #2
 80070d4:	9305      	str	r3, [sp, #20]
 80070d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80071bc <_vfiprintf_r+0x25c>
 80070da:	7821      	ldrb	r1, [r4, #0]
 80070dc:	2203      	movs	r2, #3
 80070de:	4650      	mov	r0, sl
 80070e0:	f7f9 f8ae 	bl	8000240 <memchr>
 80070e4:	b140      	cbz	r0, 80070f8 <_vfiprintf_r+0x198>
 80070e6:	2340      	movs	r3, #64	; 0x40
 80070e8:	eba0 000a 	sub.w	r0, r0, sl
 80070ec:	fa03 f000 	lsl.w	r0, r3, r0
 80070f0:	9b04      	ldr	r3, [sp, #16]
 80070f2:	4303      	orrs	r3, r0
 80070f4:	3401      	adds	r4, #1
 80070f6:	9304      	str	r3, [sp, #16]
 80070f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070fc:	482c      	ldr	r0, [pc, #176]	; (80071b0 <_vfiprintf_r+0x250>)
 80070fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007102:	2206      	movs	r2, #6
 8007104:	f7f9 f89c 	bl	8000240 <memchr>
 8007108:	2800      	cmp	r0, #0
 800710a:	d03f      	beq.n	800718c <_vfiprintf_r+0x22c>
 800710c:	4b29      	ldr	r3, [pc, #164]	; (80071b4 <_vfiprintf_r+0x254>)
 800710e:	bb1b      	cbnz	r3, 8007158 <_vfiprintf_r+0x1f8>
 8007110:	9b03      	ldr	r3, [sp, #12]
 8007112:	3307      	adds	r3, #7
 8007114:	f023 0307 	bic.w	r3, r3, #7
 8007118:	3308      	adds	r3, #8
 800711a:	9303      	str	r3, [sp, #12]
 800711c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800711e:	443b      	add	r3, r7
 8007120:	9309      	str	r3, [sp, #36]	; 0x24
 8007122:	e767      	b.n	8006ff4 <_vfiprintf_r+0x94>
 8007124:	fb0c 3202 	mla	r2, ip, r2, r3
 8007128:	460c      	mov	r4, r1
 800712a:	2001      	movs	r0, #1
 800712c:	e7a5      	b.n	800707a <_vfiprintf_r+0x11a>
 800712e:	2300      	movs	r3, #0
 8007130:	3401      	adds	r4, #1
 8007132:	9305      	str	r3, [sp, #20]
 8007134:	4619      	mov	r1, r3
 8007136:	f04f 0c0a 	mov.w	ip, #10
 800713a:	4620      	mov	r0, r4
 800713c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007140:	3a30      	subs	r2, #48	; 0x30
 8007142:	2a09      	cmp	r2, #9
 8007144:	d903      	bls.n	800714e <_vfiprintf_r+0x1ee>
 8007146:	2b00      	cmp	r3, #0
 8007148:	d0c5      	beq.n	80070d6 <_vfiprintf_r+0x176>
 800714a:	9105      	str	r1, [sp, #20]
 800714c:	e7c3      	b.n	80070d6 <_vfiprintf_r+0x176>
 800714e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007152:	4604      	mov	r4, r0
 8007154:	2301      	movs	r3, #1
 8007156:	e7f0      	b.n	800713a <_vfiprintf_r+0x1da>
 8007158:	ab03      	add	r3, sp, #12
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	462a      	mov	r2, r5
 800715e:	4b16      	ldr	r3, [pc, #88]	; (80071b8 <_vfiprintf_r+0x258>)
 8007160:	a904      	add	r1, sp, #16
 8007162:	4630      	mov	r0, r6
 8007164:	f3af 8000 	nop.w
 8007168:	4607      	mov	r7, r0
 800716a:	1c78      	adds	r0, r7, #1
 800716c:	d1d6      	bne.n	800711c <_vfiprintf_r+0x1bc>
 800716e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007170:	07d9      	lsls	r1, r3, #31
 8007172:	d405      	bmi.n	8007180 <_vfiprintf_r+0x220>
 8007174:	89ab      	ldrh	r3, [r5, #12]
 8007176:	059a      	lsls	r2, r3, #22
 8007178:	d402      	bmi.n	8007180 <_vfiprintf_r+0x220>
 800717a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800717c:	f000 fc45 	bl	8007a0a <__retarget_lock_release_recursive>
 8007180:	89ab      	ldrh	r3, [r5, #12]
 8007182:	065b      	lsls	r3, r3, #25
 8007184:	f53f af12 	bmi.w	8006fac <_vfiprintf_r+0x4c>
 8007188:	9809      	ldr	r0, [sp, #36]	; 0x24
 800718a:	e711      	b.n	8006fb0 <_vfiprintf_r+0x50>
 800718c:	ab03      	add	r3, sp, #12
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	462a      	mov	r2, r5
 8007192:	4b09      	ldr	r3, [pc, #36]	; (80071b8 <_vfiprintf_r+0x258>)
 8007194:	a904      	add	r1, sp, #16
 8007196:	4630      	mov	r0, r6
 8007198:	f000 f880 	bl	800729c <_printf_i>
 800719c:	e7e4      	b.n	8007168 <_vfiprintf_r+0x208>
 800719e:	bf00      	nop
 80071a0:	08008358 	.word	0x08008358
 80071a4:	08008378 	.word	0x08008378
 80071a8:	08008338 	.word	0x08008338
 80071ac:	08008305 	.word	0x08008305
 80071b0:	0800830f 	.word	0x0800830f
 80071b4:	00000000 	.word	0x00000000
 80071b8:	08006f3b 	.word	0x08006f3b
 80071bc:	0800830b 	.word	0x0800830b

080071c0 <_printf_common>:
 80071c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071c4:	4616      	mov	r6, r2
 80071c6:	4699      	mov	r9, r3
 80071c8:	688a      	ldr	r2, [r1, #8]
 80071ca:	690b      	ldr	r3, [r1, #16]
 80071cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80071d0:	4293      	cmp	r3, r2
 80071d2:	bfb8      	it	lt
 80071d4:	4613      	movlt	r3, r2
 80071d6:	6033      	str	r3, [r6, #0]
 80071d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80071dc:	4607      	mov	r7, r0
 80071de:	460c      	mov	r4, r1
 80071e0:	b10a      	cbz	r2, 80071e6 <_printf_common+0x26>
 80071e2:	3301      	adds	r3, #1
 80071e4:	6033      	str	r3, [r6, #0]
 80071e6:	6823      	ldr	r3, [r4, #0]
 80071e8:	0699      	lsls	r1, r3, #26
 80071ea:	bf42      	ittt	mi
 80071ec:	6833      	ldrmi	r3, [r6, #0]
 80071ee:	3302      	addmi	r3, #2
 80071f0:	6033      	strmi	r3, [r6, #0]
 80071f2:	6825      	ldr	r5, [r4, #0]
 80071f4:	f015 0506 	ands.w	r5, r5, #6
 80071f8:	d106      	bne.n	8007208 <_printf_common+0x48>
 80071fa:	f104 0a19 	add.w	sl, r4, #25
 80071fe:	68e3      	ldr	r3, [r4, #12]
 8007200:	6832      	ldr	r2, [r6, #0]
 8007202:	1a9b      	subs	r3, r3, r2
 8007204:	42ab      	cmp	r3, r5
 8007206:	dc26      	bgt.n	8007256 <_printf_common+0x96>
 8007208:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800720c:	1e13      	subs	r3, r2, #0
 800720e:	6822      	ldr	r2, [r4, #0]
 8007210:	bf18      	it	ne
 8007212:	2301      	movne	r3, #1
 8007214:	0692      	lsls	r2, r2, #26
 8007216:	d42b      	bmi.n	8007270 <_printf_common+0xb0>
 8007218:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800721c:	4649      	mov	r1, r9
 800721e:	4638      	mov	r0, r7
 8007220:	47c0      	blx	r8
 8007222:	3001      	adds	r0, #1
 8007224:	d01e      	beq.n	8007264 <_printf_common+0xa4>
 8007226:	6823      	ldr	r3, [r4, #0]
 8007228:	68e5      	ldr	r5, [r4, #12]
 800722a:	6832      	ldr	r2, [r6, #0]
 800722c:	f003 0306 	and.w	r3, r3, #6
 8007230:	2b04      	cmp	r3, #4
 8007232:	bf08      	it	eq
 8007234:	1aad      	subeq	r5, r5, r2
 8007236:	68a3      	ldr	r3, [r4, #8]
 8007238:	6922      	ldr	r2, [r4, #16]
 800723a:	bf0c      	ite	eq
 800723c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007240:	2500      	movne	r5, #0
 8007242:	4293      	cmp	r3, r2
 8007244:	bfc4      	itt	gt
 8007246:	1a9b      	subgt	r3, r3, r2
 8007248:	18ed      	addgt	r5, r5, r3
 800724a:	2600      	movs	r6, #0
 800724c:	341a      	adds	r4, #26
 800724e:	42b5      	cmp	r5, r6
 8007250:	d11a      	bne.n	8007288 <_printf_common+0xc8>
 8007252:	2000      	movs	r0, #0
 8007254:	e008      	b.n	8007268 <_printf_common+0xa8>
 8007256:	2301      	movs	r3, #1
 8007258:	4652      	mov	r2, sl
 800725a:	4649      	mov	r1, r9
 800725c:	4638      	mov	r0, r7
 800725e:	47c0      	blx	r8
 8007260:	3001      	adds	r0, #1
 8007262:	d103      	bne.n	800726c <_printf_common+0xac>
 8007264:	f04f 30ff 	mov.w	r0, #4294967295
 8007268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800726c:	3501      	adds	r5, #1
 800726e:	e7c6      	b.n	80071fe <_printf_common+0x3e>
 8007270:	18e1      	adds	r1, r4, r3
 8007272:	1c5a      	adds	r2, r3, #1
 8007274:	2030      	movs	r0, #48	; 0x30
 8007276:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800727a:	4422      	add	r2, r4
 800727c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007280:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007284:	3302      	adds	r3, #2
 8007286:	e7c7      	b.n	8007218 <_printf_common+0x58>
 8007288:	2301      	movs	r3, #1
 800728a:	4622      	mov	r2, r4
 800728c:	4649      	mov	r1, r9
 800728e:	4638      	mov	r0, r7
 8007290:	47c0      	blx	r8
 8007292:	3001      	adds	r0, #1
 8007294:	d0e6      	beq.n	8007264 <_printf_common+0xa4>
 8007296:	3601      	adds	r6, #1
 8007298:	e7d9      	b.n	800724e <_printf_common+0x8e>
	...

0800729c <_printf_i>:
 800729c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072a0:	7e0f      	ldrb	r7, [r1, #24]
 80072a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80072a4:	2f78      	cmp	r7, #120	; 0x78
 80072a6:	4691      	mov	r9, r2
 80072a8:	4680      	mov	r8, r0
 80072aa:	460c      	mov	r4, r1
 80072ac:	469a      	mov	sl, r3
 80072ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80072b2:	d807      	bhi.n	80072c4 <_printf_i+0x28>
 80072b4:	2f62      	cmp	r7, #98	; 0x62
 80072b6:	d80a      	bhi.n	80072ce <_printf_i+0x32>
 80072b8:	2f00      	cmp	r7, #0
 80072ba:	f000 80d8 	beq.w	800746e <_printf_i+0x1d2>
 80072be:	2f58      	cmp	r7, #88	; 0x58
 80072c0:	f000 80a3 	beq.w	800740a <_printf_i+0x16e>
 80072c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80072cc:	e03a      	b.n	8007344 <_printf_i+0xa8>
 80072ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80072d2:	2b15      	cmp	r3, #21
 80072d4:	d8f6      	bhi.n	80072c4 <_printf_i+0x28>
 80072d6:	a101      	add	r1, pc, #4	; (adr r1, 80072dc <_printf_i+0x40>)
 80072d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80072dc:	08007335 	.word	0x08007335
 80072e0:	08007349 	.word	0x08007349
 80072e4:	080072c5 	.word	0x080072c5
 80072e8:	080072c5 	.word	0x080072c5
 80072ec:	080072c5 	.word	0x080072c5
 80072f0:	080072c5 	.word	0x080072c5
 80072f4:	08007349 	.word	0x08007349
 80072f8:	080072c5 	.word	0x080072c5
 80072fc:	080072c5 	.word	0x080072c5
 8007300:	080072c5 	.word	0x080072c5
 8007304:	080072c5 	.word	0x080072c5
 8007308:	08007455 	.word	0x08007455
 800730c:	08007379 	.word	0x08007379
 8007310:	08007437 	.word	0x08007437
 8007314:	080072c5 	.word	0x080072c5
 8007318:	080072c5 	.word	0x080072c5
 800731c:	08007477 	.word	0x08007477
 8007320:	080072c5 	.word	0x080072c5
 8007324:	08007379 	.word	0x08007379
 8007328:	080072c5 	.word	0x080072c5
 800732c:	080072c5 	.word	0x080072c5
 8007330:	0800743f 	.word	0x0800743f
 8007334:	682b      	ldr	r3, [r5, #0]
 8007336:	1d1a      	adds	r2, r3, #4
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	602a      	str	r2, [r5, #0]
 800733c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007340:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007344:	2301      	movs	r3, #1
 8007346:	e0a3      	b.n	8007490 <_printf_i+0x1f4>
 8007348:	6820      	ldr	r0, [r4, #0]
 800734a:	6829      	ldr	r1, [r5, #0]
 800734c:	0606      	lsls	r6, r0, #24
 800734e:	f101 0304 	add.w	r3, r1, #4
 8007352:	d50a      	bpl.n	800736a <_printf_i+0xce>
 8007354:	680e      	ldr	r6, [r1, #0]
 8007356:	602b      	str	r3, [r5, #0]
 8007358:	2e00      	cmp	r6, #0
 800735a:	da03      	bge.n	8007364 <_printf_i+0xc8>
 800735c:	232d      	movs	r3, #45	; 0x2d
 800735e:	4276      	negs	r6, r6
 8007360:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007364:	485e      	ldr	r0, [pc, #376]	; (80074e0 <_printf_i+0x244>)
 8007366:	230a      	movs	r3, #10
 8007368:	e019      	b.n	800739e <_printf_i+0x102>
 800736a:	680e      	ldr	r6, [r1, #0]
 800736c:	602b      	str	r3, [r5, #0]
 800736e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007372:	bf18      	it	ne
 8007374:	b236      	sxthne	r6, r6
 8007376:	e7ef      	b.n	8007358 <_printf_i+0xbc>
 8007378:	682b      	ldr	r3, [r5, #0]
 800737a:	6820      	ldr	r0, [r4, #0]
 800737c:	1d19      	adds	r1, r3, #4
 800737e:	6029      	str	r1, [r5, #0]
 8007380:	0601      	lsls	r1, r0, #24
 8007382:	d501      	bpl.n	8007388 <_printf_i+0xec>
 8007384:	681e      	ldr	r6, [r3, #0]
 8007386:	e002      	b.n	800738e <_printf_i+0xf2>
 8007388:	0646      	lsls	r6, r0, #25
 800738a:	d5fb      	bpl.n	8007384 <_printf_i+0xe8>
 800738c:	881e      	ldrh	r6, [r3, #0]
 800738e:	4854      	ldr	r0, [pc, #336]	; (80074e0 <_printf_i+0x244>)
 8007390:	2f6f      	cmp	r7, #111	; 0x6f
 8007392:	bf0c      	ite	eq
 8007394:	2308      	moveq	r3, #8
 8007396:	230a      	movne	r3, #10
 8007398:	2100      	movs	r1, #0
 800739a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800739e:	6865      	ldr	r5, [r4, #4]
 80073a0:	60a5      	str	r5, [r4, #8]
 80073a2:	2d00      	cmp	r5, #0
 80073a4:	bfa2      	ittt	ge
 80073a6:	6821      	ldrge	r1, [r4, #0]
 80073a8:	f021 0104 	bicge.w	r1, r1, #4
 80073ac:	6021      	strge	r1, [r4, #0]
 80073ae:	b90e      	cbnz	r6, 80073b4 <_printf_i+0x118>
 80073b0:	2d00      	cmp	r5, #0
 80073b2:	d04d      	beq.n	8007450 <_printf_i+0x1b4>
 80073b4:	4615      	mov	r5, r2
 80073b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80073ba:	fb03 6711 	mls	r7, r3, r1, r6
 80073be:	5dc7      	ldrb	r7, [r0, r7]
 80073c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80073c4:	4637      	mov	r7, r6
 80073c6:	42bb      	cmp	r3, r7
 80073c8:	460e      	mov	r6, r1
 80073ca:	d9f4      	bls.n	80073b6 <_printf_i+0x11a>
 80073cc:	2b08      	cmp	r3, #8
 80073ce:	d10b      	bne.n	80073e8 <_printf_i+0x14c>
 80073d0:	6823      	ldr	r3, [r4, #0]
 80073d2:	07de      	lsls	r6, r3, #31
 80073d4:	d508      	bpl.n	80073e8 <_printf_i+0x14c>
 80073d6:	6923      	ldr	r3, [r4, #16]
 80073d8:	6861      	ldr	r1, [r4, #4]
 80073da:	4299      	cmp	r1, r3
 80073dc:	bfde      	ittt	le
 80073de:	2330      	movle	r3, #48	; 0x30
 80073e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80073e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80073e8:	1b52      	subs	r2, r2, r5
 80073ea:	6122      	str	r2, [r4, #16]
 80073ec:	f8cd a000 	str.w	sl, [sp]
 80073f0:	464b      	mov	r3, r9
 80073f2:	aa03      	add	r2, sp, #12
 80073f4:	4621      	mov	r1, r4
 80073f6:	4640      	mov	r0, r8
 80073f8:	f7ff fee2 	bl	80071c0 <_printf_common>
 80073fc:	3001      	adds	r0, #1
 80073fe:	d14c      	bne.n	800749a <_printf_i+0x1fe>
 8007400:	f04f 30ff 	mov.w	r0, #4294967295
 8007404:	b004      	add	sp, #16
 8007406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800740a:	4835      	ldr	r0, [pc, #212]	; (80074e0 <_printf_i+0x244>)
 800740c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007410:	6829      	ldr	r1, [r5, #0]
 8007412:	6823      	ldr	r3, [r4, #0]
 8007414:	f851 6b04 	ldr.w	r6, [r1], #4
 8007418:	6029      	str	r1, [r5, #0]
 800741a:	061d      	lsls	r5, r3, #24
 800741c:	d514      	bpl.n	8007448 <_printf_i+0x1ac>
 800741e:	07df      	lsls	r7, r3, #31
 8007420:	bf44      	itt	mi
 8007422:	f043 0320 	orrmi.w	r3, r3, #32
 8007426:	6023      	strmi	r3, [r4, #0]
 8007428:	b91e      	cbnz	r6, 8007432 <_printf_i+0x196>
 800742a:	6823      	ldr	r3, [r4, #0]
 800742c:	f023 0320 	bic.w	r3, r3, #32
 8007430:	6023      	str	r3, [r4, #0]
 8007432:	2310      	movs	r3, #16
 8007434:	e7b0      	b.n	8007398 <_printf_i+0xfc>
 8007436:	6823      	ldr	r3, [r4, #0]
 8007438:	f043 0320 	orr.w	r3, r3, #32
 800743c:	6023      	str	r3, [r4, #0]
 800743e:	2378      	movs	r3, #120	; 0x78
 8007440:	4828      	ldr	r0, [pc, #160]	; (80074e4 <_printf_i+0x248>)
 8007442:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007446:	e7e3      	b.n	8007410 <_printf_i+0x174>
 8007448:	0659      	lsls	r1, r3, #25
 800744a:	bf48      	it	mi
 800744c:	b2b6      	uxthmi	r6, r6
 800744e:	e7e6      	b.n	800741e <_printf_i+0x182>
 8007450:	4615      	mov	r5, r2
 8007452:	e7bb      	b.n	80073cc <_printf_i+0x130>
 8007454:	682b      	ldr	r3, [r5, #0]
 8007456:	6826      	ldr	r6, [r4, #0]
 8007458:	6961      	ldr	r1, [r4, #20]
 800745a:	1d18      	adds	r0, r3, #4
 800745c:	6028      	str	r0, [r5, #0]
 800745e:	0635      	lsls	r5, r6, #24
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	d501      	bpl.n	8007468 <_printf_i+0x1cc>
 8007464:	6019      	str	r1, [r3, #0]
 8007466:	e002      	b.n	800746e <_printf_i+0x1d2>
 8007468:	0670      	lsls	r0, r6, #25
 800746a:	d5fb      	bpl.n	8007464 <_printf_i+0x1c8>
 800746c:	8019      	strh	r1, [r3, #0]
 800746e:	2300      	movs	r3, #0
 8007470:	6123      	str	r3, [r4, #16]
 8007472:	4615      	mov	r5, r2
 8007474:	e7ba      	b.n	80073ec <_printf_i+0x150>
 8007476:	682b      	ldr	r3, [r5, #0]
 8007478:	1d1a      	adds	r2, r3, #4
 800747a:	602a      	str	r2, [r5, #0]
 800747c:	681d      	ldr	r5, [r3, #0]
 800747e:	6862      	ldr	r2, [r4, #4]
 8007480:	2100      	movs	r1, #0
 8007482:	4628      	mov	r0, r5
 8007484:	f7f8 fedc 	bl	8000240 <memchr>
 8007488:	b108      	cbz	r0, 800748e <_printf_i+0x1f2>
 800748a:	1b40      	subs	r0, r0, r5
 800748c:	6060      	str	r0, [r4, #4]
 800748e:	6863      	ldr	r3, [r4, #4]
 8007490:	6123      	str	r3, [r4, #16]
 8007492:	2300      	movs	r3, #0
 8007494:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007498:	e7a8      	b.n	80073ec <_printf_i+0x150>
 800749a:	6923      	ldr	r3, [r4, #16]
 800749c:	462a      	mov	r2, r5
 800749e:	4649      	mov	r1, r9
 80074a0:	4640      	mov	r0, r8
 80074a2:	47d0      	blx	sl
 80074a4:	3001      	adds	r0, #1
 80074a6:	d0ab      	beq.n	8007400 <_printf_i+0x164>
 80074a8:	6823      	ldr	r3, [r4, #0]
 80074aa:	079b      	lsls	r3, r3, #30
 80074ac:	d413      	bmi.n	80074d6 <_printf_i+0x23a>
 80074ae:	68e0      	ldr	r0, [r4, #12]
 80074b0:	9b03      	ldr	r3, [sp, #12]
 80074b2:	4298      	cmp	r0, r3
 80074b4:	bfb8      	it	lt
 80074b6:	4618      	movlt	r0, r3
 80074b8:	e7a4      	b.n	8007404 <_printf_i+0x168>
 80074ba:	2301      	movs	r3, #1
 80074bc:	4632      	mov	r2, r6
 80074be:	4649      	mov	r1, r9
 80074c0:	4640      	mov	r0, r8
 80074c2:	47d0      	blx	sl
 80074c4:	3001      	adds	r0, #1
 80074c6:	d09b      	beq.n	8007400 <_printf_i+0x164>
 80074c8:	3501      	adds	r5, #1
 80074ca:	68e3      	ldr	r3, [r4, #12]
 80074cc:	9903      	ldr	r1, [sp, #12]
 80074ce:	1a5b      	subs	r3, r3, r1
 80074d0:	42ab      	cmp	r3, r5
 80074d2:	dcf2      	bgt.n	80074ba <_printf_i+0x21e>
 80074d4:	e7eb      	b.n	80074ae <_printf_i+0x212>
 80074d6:	2500      	movs	r5, #0
 80074d8:	f104 0619 	add.w	r6, r4, #25
 80074dc:	e7f5      	b.n	80074ca <_printf_i+0x22e>
 80074de:	bf00      	nop
 80074e0:	08008316 	.word	0x08008316
 80074e4:	08008327 	.word	0x08008327

080074e8 <_sbrk_r>:
 80074e8:	b538      	push	{r3, r4, r5, lr}
 80074ea:	4d06      	ldr	r5, [pc, #24]	; (8007504 <_sbrk_r+0x1c>)
 80074ec:	2300      	movs	r3, #0
 80074ee:	4604      	mov	r4, r0
 80074f0:	4608      	mov	r0, r1
 80074f2:	602b      	str	r3, [r5, #0]
 80074f4:	f7f9 fd16 	bl	8000f24 <_sbrk>
 80074f8:	1c43      	adds	r3, r0, #1
 80074fa:	d102      	bne.n	8007502 <_sbrk_r+0x1a>
 80074fc:	682b      	ldr	r3, [r5, #0]
 80074fe:	b103      	cbz	r3, 8007502 <_sbrk_r+0x1a>
 8007500:	6023      	str	r3, [r4, #0]
 8007502:	bd38      	pop	{r3, r4, r5, pc}
 8007504:	20000280 	.word	0x20000280

08007508 <__swbuf_r>:
 8007508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800750a:	460e      	mov	r6, r1
 800750c:	4614      	mov	r4, r2
 800750e:	4605      	mov	r5, r0
 8007510:	b118      	cbz	r0, 800751a <__swbuf_r+0x12>
 8007512:	6983      	ldr	r3, [r0, #24]
 8007514:	b90b      	cbnz	r3, 800751a <__swbuf_r+0x12>
 8007516:	f000 f9d9 	bl	80078cc <__sinit>
 800751a:	4b21      	ldr	r3, [pc, #132]	; (80075a0 <__swbuf_r+0x98>)
 800751c:	429c      	cmp	r4, r3
 800751e:	d12b      	bne.n	8007578 <__swbuf_r+0x70>
 8007520:	686c      	ldr	r4, [r5, #4]
 8007522:	69a3      	ldr	r3, [r4, #24]
 8007524:	60a3      	str	r3, [r4, #8]
 8007526:	89a3      	ldrh	r3, [r4, #12]
 8007528:	071a      	lsls	r2, r3, #28
 800752a:	d52f      	bpl.n	800758c <__swbuf_r+0x84>
 800752c:	6923      	ldr	r3, [r4, #16]
 800752e:	b36b      	cbz	r3, 800758c <__swbuf_r+0x84>
 8007530:	6923      	ldr	r3, [r4, #16]
 8007532:	6820      	ldr	r0, [r4, #0]
 8007534:	1ac0      	subs	r0, r0, r3
 8007536:	6963      	ldr	r3, [r4, #20]
 8007538:	b2f6      	uxtb	r6, r6
 800753a:	4283      	cmp	r3, r0
 800753c:	4637      	mov	r7, r6
 800753e:	dc04      	bgt.n	800754a <__swbuf_r+0x42>
 8007540:	4621      	mov	r1, r4
 8007542:	4628      	mov	r0, r5
 8007544:	f000 f92e 	bl	80077a4 <_fflush_r>
 8007548:	bb30      	cbnz	r0, 8007598 <__swbuf_r+0x90>
 800754a:	68a3      	ldr	r3, [r4, #8]
 800754c:	3b01      	subs	r3, #1
 800754e:	60a3      	str	r3, [r4, #8]
 8007550:	6823      	ldr	r3, [r4, #0]
 8007552:	1c5a      	adds	r2, r3, #1
 8007554:	6022      	str	r2, [r4, #0]
 8007556:	701e      	strb	r6, [r3, #0]
 8007558:	6963      	ldr	r3, [r4, #20]
 800755a:	3001      	adds	r0, #1
 800755c:	4283      	cmp	r3, r0
 800755e:	d004      	beq.n	800756a <__swbuf_r+0x62>
 8007560:	89a3      	ldrh	r3, [r4, #12]
 8007562:	07db      	lsls	r3, r3, #31
 8007564:	d506      	bpl.n	8007574 <__swbuf_r+0x6c>
 8007566:	2e0a      	cmp	r6, #10
 8007568:	d104      	bne.n	8007574 <__swbuf_r+0x6c>
 800756a:	4621      	mov	r1, r4
 800756c:	4628      	mov	r0, r5
 800756e:	f000 f919 	bl	80077a4 <_fflush_r>
 8007572:	b988      	cbnz	r0, 8007598 <__swbuf_r+0x90>
 8007574:	4638      	mov	r0, r7
 8007576:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007578:	4b0a      	ldr	r3, [pc, #40]	; (80075a4 <__swbuf_r+0x9c>)
 800757a:	429c      	cmp	r4, r3
 800757c:	d101      	bne.n	8007582 <__swbuf_r+0x7a>
 800757e:	68ac      	ldr	r4, [r5, #8]
 8007580:	e7cf      	b.n	8007522 <__swbuf_r+0x1a>
 8007582:	4b09      	ldr	r3, [pc, #36]	; (80075a8 <__swbuf_r+0xa0>)
 8007584:	429c      	cmp	r4, r3
 8007586:	bf08      	it	eq
 8007588:	68ec      	ldreq	r4, [r5, #12]
 800758a:	e7ca      	b.n	8007522 <__swbuf_r+0x1a>
 800758c:	4621      	mov	r1, r4
 800758e:	4628      	mov	r0, r5
 8007590:	f000 f80c 	bl	80075ac <__swsetup_r>
 8007594:	2800      	cmp	r0, #0
 8007596:	d0cb      	beq.n	8007530 <__swbuf_r+0x28>
 8007598:	f04f 37ff 	mov.w	r7, #4294967295
 800759c:	e7ea      	b.n	8007574 <__swbuf_r+0x6c>
 800759e:	bf00      	nop
 80075a0:	08008358 	.word	0x08008358
 80075a4:	08008378 	.word	0x08008378
 80075a8:	08008338 	.word	0x08008338

080075ac <__swsetup_r>:
 80075ac:	4b32      	ldr	r3, [pc, #200]	; (8007678 <__swsetup_r+0xcc>)
 80075ae:	b570      	push	{r4, r5, r6, lr}
 80075b0:	681d      	ldr	r5, [r3, #0]
 80075b2:	4606      	mov	r6, r0
 80075b4:	460c      	mov	r4, r1
 80075b6:	b125      	cbz	r5, 80075c2 <__swsetup_r+0x16>
 80075b8:	69ab      	ldr	r3, [r5, #24]
 80075ba:	b913      	cbnz	r3, 80075c2 <__swsetup_r+0x16>
 80075bc:	4628      	mov	r0, r5
 80075be:	f000 f985 	bl	80078cc <__sinit>
 80075c2:	4b2e      	ldr	r3, [pc, #184]	; (800767c <__swsetup_r+0xd0>)
 80075c4:	429c      	cmp	r4, r3
 80075c6:	d10f      	bne.n	80075e8 <__swsetup_r+0x3c>
 80075c8:	686c      	ldr	r4, [r5, #4]
 80075ca:	89a3      	ldrh	r3, [r4, #12]
 80075cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075d0:	0719      	lsls	r1, r3, #28
 80075d2:	d42c      	bmi.n	800762e <__swsetup_r+0x82>
 80075d4:	06dd      	lsls	r5, r3, #27
 80075d6:	d411      	bmi.n	80075fc <__swsetup_r+0x50>
 80075d8:	2309      	movs	r3, #9
 80075da:	6033      	str	r3, [r6, #0]
 80075dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80075e0:	81a3      	strh	r3, [r4, #12]
 80075e2:	f04f 30ff 	mov.w	r0, #4294967295
 80075e6:	e03e      	b.n	8007666 <__swsetup_r+0xba>
 80075e8:	4b25      	ldr	r3, [pc, #148]	; (8007680 <__swsetup_r+0xd4>)
 80075ea:	429c      	cmp	r4, r3
 80075ec:	d101      	bne.n	80075f2 <__swsetup_r+0x46>
 80075ee:	68ac      	ldr	r4, [r5, #8]
 80075f0:	e7eb      	b.n	80075ca <__swsetup_r+0x1e>
 80075f2:	4b24      	ldr	r3, [pc, #144]	; (8007684 <__swsetup_r+0xd8>)
 80075f4:	429c      	cmp	r4, r3
 80075f6:	bf08      	it	eq
 80075f8:	68ec      	ldreq	r4, [r5, #12]
 80075fa:	e7e6      	b.n	80075ca <__swsetup_r+0x1e>
 80075fc:	0758      	lsls	r0, r3, #29
 80075fe:	d512      	bpl.n	8007626 <__swsetup_r+0x7a>
 8007600:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007602:	b141      	cbz	r1, 8007616 <__swsetup_r+0x6a>
 8007604:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007608:	4299      	cmp	r1, r3
 800760a:	d002      	beq.n	8007612 <__swsetup_r+0x66>
 800760c:	4630      	mov	r0, r6
 800760e:	f7ff fa41 	bl	8006a94 <_free_r>
 8007612:	2300      	movs	r3, #0
 8007614:	6363      	str	r3, [r4, #52]	; 0x34
 8007616:	89a3      	ldrh	r3, [r4, #12]
 8007618:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800761c:	81a3      	strh	r3, [r4, #12]
 800761e:	2300      	movs	r3, #0
 8007620:	6063      	str	r3, [r4, #4]
 8007622:	6923      	ldr	r3, [r4, #16]
 8007624:	6023      	str	r3, [r4, #0]
 8007626:	89a3      	ldrh	r3, [r4, #12]
 8007628:	f043 0308 	orr.w	r3, r3, #8
 800762c:	81a3      	strh	r3, [r4, #12]
 800762e:	6923      	ldr	r3, [r4, #16]
 8007630:	b94b      	cbnz	r3, 8007646 <__swsetup_r+0x9a>
 8007632:	89a3      	ldrh	r3, [r4, #12]
 8007634:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800763c:	d003      	beq.n	8007646 <__swsetup_r+0x9a>
 800763e:	4621      	mov	r1, r4
 8007640:	4630      	mov	r0, r6
 8007642:	f000 fa09 	bl	8007a58 <__smakebuf_r>
 8007646:	89a0      	ldrh	r0, [r4, #12]
 8007648:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800764c:	f010 0301 	ands.w	r3, r0, #1
 8007650:	d00a      	beq.n	8007668 <__swsetup_r+0xbc>
 8007652:	2300      	movs	r3, #0
 8007654:	60a3      	str	r3, [r4, #8]
 8007656:	6963      	ldr	r3, [r4, #20]
 8007658:	425b      	negs	r3, r3
 800765a:	61a3      	str	r3, [r4, #24]
 800765c:	6923      	ldr	r3, [r4, #16]
 800765e:	b943      	cbnz	r3, 8007672 <__swsetup_r+0xc6>
 8007660:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007664:	d1ba      	bne.n	80075dc <__swsetup_r+0x30>
 8007666:	bd70      	pop	{r4, r5, r6, pc}
 8007668:	0781      	lsls	r1, r0, #30
 800766a:	bf58      	it	pl
 800766c:	6963      	ldrpl	r3, [r4, #20]
 800766e:	60a3      	str	r3, [r4, #8]
 8007670:	e7f4      	b.n	800765c <__swsetup_r+0xb0>
 8007672:	2000      	movs	r0, #0
 8007674:	e7f7      	b.n	8007666 <__swsetup_r+0xba>
 8007676:	bf00      	nop
 8007678:	2000000c 	.word	0x2000000c
 800767c:	08008358 	.word	0x08008358
 8007680:	08008378 	.word	0x08008378
 8007684:	08008338 	.word	0x08008338

08007688 <abort>:
 8007688:	b508      	push	{r3, lr}
 800768a:	2006      	movs	r0, #6
 800768c:	f000 fab0 	bl	8007bf0 <raise>
 8007690:	2001      	movs	r0, #1
 8007692:	f7f9 fbcf 	bl	8000e34 <_exit>
	...

08007698 <__sflush_r>:
 8007698:	898a      	ldrh	r2, [r1, #12]
 800769a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800769e:	4605      	mov	r5, r0
 80076a0:	0710      	lsls	r0, r2, #28
 80076a2:	460c      	mov	r4, r1
 80076a4:	d458      	bmi.n	8007758 <__sflush_r+0xc0>
 80076a6:	684b      	ldr	r3, [r1, #4]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	dc05      	bgt.n	80076b8 <__sflush_r+0x20>
 80076ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	dc02      	bgt.n	80076b8 <__sflush_r+0x20>
 80076b2:	2000      	movs	r0, #0
 80076b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80076ba:	2e00      	cmp	r6, #0
 80076bc:	d0f9      	beq.n	80076b2 <__sflush_r+0x1a>
 80076be:	2300      	movs	r3, #0
 80076c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80076c4:	682f      	ldr	r7, [r5, #0]
 80076c6:	602b      	str	r3, [r5, #0]
 80076c8:	d032      	beq.n	8007730 <__sflush_r+0x98>
 80076ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80076cc:	89a3      	ldrh	r3, [r4, #12]
 80076ce:	075a      	lsls	r2, r3, #29
 80076d0:	d505      	bpl.n	80076de <__sflush_r+0x46>
 80076d2:	6863      	ldr	r3, [r4, #4]
 80076d4:	1ac0      	subs	r0, r0, r3
 80076d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80076d8:	b10b      	cbz	r3, 80076de <__sflush_r+0x46>
 80076da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80076dc:	1ac0      	subs	r0, r0, r3
 80076de:	2300      	movs	r3, #0
 80076e0:	4602      	mov	r2, r0
 80076e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80076e4:	6a21      	ldr	r1, [r4, #32]
 80076e6:	4628      	mov	r0, r5
 80076e8:	47b0      	blx	r6
 80076ea:	1c43      	adds	r3, r0, #1
 80076ec:	89a3      	ldrh	r3, [r4, #12]
 80076ee:	d106      	bne.n	80076fe <__sflush_r+0x66>
 80076f0:	6829      	ldr	r1, [r5, #0]
 80076f2:	291d      	cmp	r1, #29
 80076f4:	d82c      	bhi.n	8007750 <__sflush_r+0xb8>
 80076f6:	4a2a      	ldr	r2, [pc, #168]	; (80077a0 <__sflush_r+0x108>)
 80076f8:	40ca      	lsrs	r2, r1
 80076fa:	07d6      	lsls	r6, r2, #31
 80076fc:	d528      	bpl.n	8007750 <__sflush_r+0xb8>
 80076fe:	2200      	movs	r2, #0
 8007700:	6062      	str	r2, [r4, #4]
 8007702:	04d9      	lsls	r1, r3, #19
 8007704:	6922      	ldr	r2, [r4, #16]
 8007706:	6022      	str	r2, [r4, #0]
 8007708:	d504      	bpl.n	8007714 <__sflush_r+0x7c>
 800770a:	1c42      	adds	r2, r0, #1
 800770c:	d101      	bne.n	8007712 <__sflush_r+0x7a>
 800770e:	682b      	ldr	r3, [r5, #0]
 8007710:	b903      	cbnz	r3, 8007714 <__sflush_r+0x7c>
 8007712:	6560      	str	r0, [r4, #84]	; 0x54
 8007714:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007716:	602f      	str	r7, [r5, #0]
 8007718:	2900      	cmp	r1, #0
 800771a:	d0ca      	beq.n	80076b2 <__sflush_r+0x1a>
 800771c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007720:	4299      	cmp	r1, r3
 8007722:	d002      	beq.n	800772a <__sflush_r+0x92>
 8007724:	4628      	mov	r0, r5
 8007726:	f7ff f9b5 	bl	8006a94 <_free_r>
 800772a:	2000      	movs	r0, #0
 800772c:	6360      	str	r0, [r4, #52]	; 0x34
 800772e:	e7c1      	b.n	80076b4 <__sflush_r+0x1c>
 8007730:	6a21      	ldr	r1, [r4, #32]
 8007732:	2301      	movs	r3, #1
 8007734:	4628      	mov	r0, r5
 8007736:	47b0      	blx	r6
 8007738:	1c41      	adds	r1, r0, #1
 800773a:	d1c7      	bne.n	80076cc <__sflush_r+0x34>
 800773c:	682b      	ldr	r3, [r5, #0]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d0c4      	beq.n	80076cc <__sflush_r+0x34>
 8007742:	2b1d      	cmp	r3, #29
 8007744:	d001      	beq.n	800774a <__sflush_r+0xb2>
 8007746:	2b16      	cmp	r3, #22
 8007748:	d101      	bne.n	800774e <__sflush_r+0xb6>
 800774a:	602f      	str	r7, [r5, #0]
 800774c:	e7b1      	b.n	80076b2 <__sflush_r+0x1a>
 800774e:	89a3      	ldrh	r3, [r4, #12]
 8007750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007754:	81a3      	strh	r3, [r4, #12]
 8007756:	e7ad      	b.n	80076b4 <__sflush_r+0x1c>
 8007758:	690f      	ldr	r7, [r1, #16]
 800775a:	2f00      	cmp	r7, #0
 800775c:	d0a9      	beq.n	80076b2 <__sflush_r+0x1a>
 800775e:	0793      	lsls	r3, r2, #30
 8007760:	680e      	ldr	r6, [r1, #0]
 8007762:	bf08      	it	eq
 8007764:	694b      	ldreq	r3, [r1, #20]
 8007766:	600f      	str	r7, [r1, #0]
 8007768:	bf18      	it	ne
 800776a:	2300      	movne	r3, #0
 800776c:	eba6 0807 	sub.w	r8, r6, r7
 8007770:	608b      	str	r3, [r1, #8]
 8007772:	f1b8 0f00 	cmp.w	r8, #0
 8007776:	dd9c      	ble.n	80076b2 <__sflush_r+0x1a>
 8007778:	6a21      	ldr	r1, [r4, #32]
 800777a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800777c:	4643      	mov	r3, r8
 800777e:	463a      	mov	r2, r7
 8007780:	4628      	mov	r0, r5
 8007782:	47b0      	blx	r6
 8007784:	2800      	cmp	r0, #0
 8007786:	dc06      	bgt.n	8007796 <__sflush_r+0xfe>
 8007788:	89a3      	ldrh	r3, [r4, #12]
 800778a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800778e:	81a3      	strh	r3, [r4, #12]
 8007790:	f04f 30ff 	mov.w	r0, #4294967295
 8007794:	e78e      	b.n	80076b4 <__sflush_r+0x1c>
 8007796:	4407      	add	r7, r0
 8007798:	eba8 0800 	sub.w	r8, r8, r0
 800779c:	e7e9      	b.n	8007772 <__sflush_r+0xda>
 800779e:	bf00      	nop
 80077a0:	20400001 	.word	0x20400001

080077a4 <_fflush_r>:
 80077a4:	b538      	push	{r3, r4, r5, lr}
 80077a6:	690b      	ldr	r3, [r1, #16]
 80077a8:	4605      	mov	r5, r0
 80077aa:	460c      	mov	r4, r1
 80077ac:	b913      	cbnz	r3, 80077b4 <_fflush_r+0x10>
 80077ae:	2500      	movs	r5, #0
 80077b0:	4628      	mov	r0, r5
 80077b2:	bd38      	pop	{r3, r4, r5, pc}
 80077b4:	b118      	cbz	r0, 80077be <_fflush_r+0x1a>
 80077b6:	6983      	ldr	r3, [r0, #24]
 80077b8:	b90b      	cbnz	r3, 80077be <_fflush_r+0x1a>
 80077ba:	f000 f887 	bl	80078cc <__sinit>
 80077be:	4b14      	ldr	r3, [pc, #80]	; (8007810 <_fflush_r+0x6c>)
 80077c0:	429c      	cmp	r4, r3
 80077c2:	d11b      	bne.n	80077fc <_fflush_r+0x58>
 80077c4:	686c      	ldr	r4, [r5, #4]
 80077c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d0ef      	beq.n	80077ae <_fflush_r+0xa>
 80077ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80077d0:	07d0      	lsls	r0, r2, #31
 80077d2:	d404      	bmi.n	80077de <_fflush_r+0x3a>
 80077d4:	0599      	lsls	r1, r3, #22
 80077d6:	d402      	bmi.n	80077de <_fflush_r+0x3a>
 80077d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80077da:	f000 f915 	bl	8007a08 <__retarget_lock_acquire_recursive>
 80077de:	4628      	mov	r0, r5
 80077e0:	4621      	mov	r1, r4
 80077e2:	f7ff ff59 	bl	8007698 <__sflush_r>
 80077e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80077e8:	07da      	lsls	r2, r3, #31
 80077ea:	4605      	mov	r5, r0
 80077ec:	d4e0      	bmi.n	80077b0 <_fflush_r+0xc>
 80077ee:	89a3      	ldrh	r3, [r4, #12]
 80077f0:	059b      	lsls	r3, r3, #22
 80077f2:	d4dd      	bmi.n	80077b0 <_fflush_r+0xc>
 80077f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80077f6:	f000 f908 	bl	8007a0a <__retarget_lock_release_recursive>
 80077fa:	e7d9      	b.n	80077b0 <_fflush_r+0xc>
 80077fc:	4b05      	ldr	r3, [pc, #20]	; (8007814 <_fflush_r+0x70>)
 80077fe:	429c      	cmp	r4, r3
 8007800:	d101      	bne.n	8007806 <_fflush_r+0x62>
 8007802:	68ac      	ldr	r4, [r5, #8]
 8007804:	e7df      	b.n	80077c6 <_fflush_r+0x22>
 8007806:	4b04      	ldr	r3, [pc, #16]	; (8007818 <_fflush_r+0x74>)
 8007808:	429c      	cmp	r4, r3
 800780a:	bf08      	it	eq
 800780c:	68ec      	ldreq	r4, [r5, #12]
 800780e:	e7da      	b.n	80077c6 <_fflush_r+0x22>
 8007810:	08008358 	.word	0x08008358
 8007814:	08008378 	.word	0x08008378
 8007818:	08008338 	.word	0x08008338

0800781c <std>:
 800781c:	2300      	movs	r3, #0
 800781e:	b510      	push	{r4, lr}
 8007820:	4604      	mov	r4, r0
 8007822:	e9c0 3300 	strd	r3, r3, [r0]
 8007826:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800782a:	6083      	str	r3, [r0, #8]
 800782c:	8181      	strh	r1, [r0, #12]
 800782e:	6643      	str	r3, [r0, #100]	; 0x64
 8007830:	81c2      	strh	r2, [r0, #14]
 8007832:	6183      	str	r3, [r0, #24]
 8007834:	4619      	mov	r1, r3
 8007836:	2208      	movs	r2, #8
 8007838:	305c      	adds	r0, #92	; 0x5c
 800783a:	f7fe ffcf 	bl	80067dc <memset>
 800783e:	4b05      	ldr	r3, [pc, #20]	; (8007854 <std+0x38>)
 8007840:	6263      	str	r3, [r4, #36]	; 0x24
 8007842:	4b05      	ldr	r3, [pc, #20]	; (8007858 <std+0x3c>)
 8007844:	62a3      	str	r3, [r4, #40]	; 0x28
 8007846:	4b05      	ldr	r3, [pc, #20]	; (800785c <std+0x40>)
 8007848:	62e3      	str	r3, [r4, #44]	; 0x2c
 800784a:	4b05      	ldr	r3, [pc, #20]	; (8007860 <std+0x44>)
 800784c:	6224      	str	r4, [r4, #32]
 800784e:	6323      	str	r3, [r4, #48]	; 0x30
 8007850:	bd10      	pop	{r4, pc}
 8007852:	bf00      	nop
 8007854:	08007c29 	.word	0x08007c29
 8007858:	08007c4b 	.word	0x08007c4b
 800785c:	08007c83 	.word	0x08007c83
 8007860:	08007ca7 	.word	0x08007ca7

08007864 <_cleanup_r>:
 8007864:	4901      	ldr	r1, [pc, #4]	; (800786c <_cleanup_r+0x8>)
 8007866:	f000 b8af 	b.w	80079c8 <_fwalk_reent>
 800786a:	bf00      	nop
 800786c:	080077a5 	.word	0x080077a5

08007870 <__sfmoreglue>:
 8007870:	b570      	push	{r4, r5, r6, lr}
 8007872:	2268      	movs	r2, #104	; 0x68
 8007874:	1e4d      	subs	r5, r1, #1
 8007876:	4355      	muls	r5, r2
 8007878:	460e      	mov	r6, r1
 800787a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800787e:	f7ff f975 	bl	8006b6c <_malloc_r>
 8007882:	4604      	mov	r4, r0
 8007884:	b140      	cbz	r0, 8007898 <__sfmoreglue+0x28>
 8007886:	2100      	movs	r1, #0
 8007888:	e9c0 1600 	strd	r1, r6, [r0]
 800788c:	300c      	adds	r0, #12
 800788e:	60a0      	str	r0, [r4, #8]
 8007890:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007894:	f7fe ffa2 	bl	80067dc <memset>
 8007898:	4620      	mov	r0, r4
 800789a:	bd70      	pop	{r4, r5, r6, pc}

0800789c <__sfp_lock_acquire>:
 800789c:	4801      	ldr	r0, [pc, #4]	; (80078a4 <__sfp_lock_acquire+0x8>)
 800789e:	f000 b8b3 	b.w	8007a08 <__retarget_lock_acquire_recursive>
 80078a2:	bf00      	nop
 80078a4:	2000027d 	.word	0x2000027d

080078a8 <__sfp_lock_release>:
 80078a8:	4801      	ldr	r0, [pc, #4]	; (80078b0 <__sfp_lock_release+0x8>)
 80078aa:	f000 b8ae 	b.w	8007a0a <__retarget_lock_release_recursive>
 80078ae:	bf00      	nop
 80078b0:	2000027d 	.word	0x2000027d

080078b4 <__sinit_lock_acquire>:
 80078b4:	4801      	ldr	r0, [pc, #4]	; (80078bc <__sinit_lock_acquire+0x8>)
 80078b6:	f000 b8a7 	b.w	8007a08 <__retarget_lock_acquire_recursive>
 80078ba:	bf00      	nop
 80078bc:	2000027e 	.word	0x2000027e

080078c0 <__sinit_lock_release>:
 80078c0:	4801      	ldr	r0, [pc, #4]	; (80078c8 <__sinit_lock_release+0x8>)
 80078c2:	f000 b8a2 	b.w	8007a0a <__retarget_lock_release_recursive>
 80078c6:	bf00      	nop
 80078c8:	2000027e 	.word	0x2000027e

080078cc <__sinit>:
 80078cc:	b510      	push	{r4, lr}
 80078ce:	4604      	mov	r4, r0
 80078d0:	f7ff fff0 	bl	80078b4 <__sinit_lock_acquire>
 80078d4:	69a3      	ldr	r3, [r4, #24]
 80078d6:	b11b      	cbz	r3, 80078e0 <__sinit+0x14>
 80078d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078dc:	f7ff bff0 	b.w	80078c0 <__sinit_lock_release>
 80078e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80078e4:	6523      	str	r3, [r4, #80]	; 0x50
 80078e6:	4b13      	ldr	r3, [pc, #76]	; (8007934 <__sinit+0x68>)
 80078e8:	4a13      	ldr	r2, [pc, #76]	; (8007938 <__sinit+0x6c>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80078ee:	42a3      	cmp	r3, r4
 80078f0:	bf04      	itt	eq
 80078f2:	2301      	moveq	r3, #1
 80078f4:	61a3      	streq	r3, [r4, #24]
 80078f6:	4620      	mov	r0, r4
 80078f8:	f000 f820 	bl	800793c <__sfp>
 80078fc:	6060      	str	r0, [r4, #4]
 80078fe:	4620      	mov	r0, r4
 8007900:	f000 f81c 	bl	800793c <__sfp>
 8007904:	60a0      	str	r0, [r4, #8]
 8007906:	4620      	mov	r0, r4
 8007908:	f000 f818 	bl	800793c <__sfp>
 800790c:	2200      	movs	r2, #0
 800790e:	60e0      	str	r0, [r4, #12]
 8007910:	2104      	movs	r1, #4
 8007912:	6860      	ldr	r0, [r4, #4]
 8007914:	f7ff ff82 	bl	800781c <std>
 8007918:	68a0      	ldr	r0, [r4, #8]
 800791a:	2201      	movs	r2, #1
 800791c:	2109      	movs	r1, #9
 800791e:	f7ff ff7d 	bl	800781c <std>
 8007922:	68e0      	ldr	r0, [r4, #12]
 8007924:	2202      	movs	r2, #2
 8007926:	2112      	movs	r1, #18
 8007928:	f7ff ff78 	bl	800781c <std>
 800792c:	2301      	movs	r3, #1
 800792e:	61a3      	str	r3, [r4, #24]
 8007930:	e7d2      	b.n	80078d8 <__sinit+0xc>
 8007932:	bf00      	nop
 8007934:	08008150 	.word	0x08008150
 8007938:	08007865 	.word	0x08007865

0800793c <__sfp>:
 800793c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800793e:	4607      	mov	r7, r0
 8007940:	f7ff ffac 	bl	800789c <__sfp_lock_acquire>
 8007944:	4b1e      	ldr	r3, [pc, #120]	; (80079c0 <__sfp+0x84>)
 8007946:	681e      	ldr	r6, [r3, #0]
 8007948:	69b3      	ldr	r3, [r6, #24]
 800794a:	b913      	cbnz	r3, 8007952 <__sfp+0x16>
 800794c:	4630      	mov	r0, r6
 800794e:	f7ff ffbd 	bl	80078cc <__sinit>
 8007952:	3648      	adds	r6, #72	; 0x48
 8007954:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007958:	3b01      	subs	r3, #1
 800795a:	d503      	bpl.n	8007964 <__sfp+0x28>
 800795c:	6833      	ldr	r3, [r6, #0]
 800795e:	b30b      	cbz	r3, 80079a4 <__sfp+0x68>
 8007960:	6836      	ldr	r6, [r6, #0]
 8007962:	e7f7      	b.n	8007954 <__sfp+0x18>
 8007964:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007968:	b9d5      	cbnz	r5, 80079a0 <__sfp+0x64>
 800796a:	4b16      	ldr	r3, [pc, #88]	; (80079c4 <__sfp+0x88>)
 800796c:	60e3      	str	r3, [r4, #12]
 800796e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007972:	6665      	str	r5, [r4, #100]	; 0x64
 8007974:	f000 f847 	bl	8007a06 <__retarget_lock_init_recursive>
 8007978:	f7ff ff96 	bl	80078a8 <__sfp_lock_release>
 800797c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007980:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007984:	6025      	str	r5, [r4, #0]
 8007986:	61a5      	str	r5, [r4, #24]
 8007988:	2208      	movs	r2, #8
 800798a:	4629      	mov	r1, r5
 800798c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007990:	f7fe ff24 	bl	80067dc <memset>
 8007994:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007998:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800799c:	4620      	mov	r0, r4
 800799e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079a0:	3468      	adds	r4, #104	; 0x68
 80079a2:	e7d9      	b.n	8007958 <__sfp+0x1c>
 80079a4:	2104      	movs	r1, #4
 80079a6:	4638      	mov	r0, r7
 80079a8:	f7ff ff62 	bl	8007870 <__sfmoreglue>
 80079ac:	4604      	mov	r4, r0
 80079ae:	6030      	str	r0, [r6, #0]
 80079b0:	2800      	cmp	r0, #0
 80079b2:	d1d5      	bne.n	8007960 <__sfp+0x24>
 80079b4:	f7ff ff78 	bl	80078a8 <__sfp_lock_release>
 80079b8:	230c      	movs	r3, #12
 80079ba:	603b      	str	r3, [r7, #0]
 80079bc:	e7ee      	b.n	800799c <__sfp+0x60>
 80079be:	bf00      	nop
 80079c0:	08008150 	.word	0x08008150
 80079c4:	ffff0001 	.word	0xffff0001

080079c8 <_fwalk_reent>:
 80079c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079cc:	4606      	mov	r6, r0
 80079ce:	4688      	mov	r8, r1
 80079d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80079d4:	2700      	movs	r7, #0
 80079d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80079da:	f1b9 0901 	subs.w	r9, r9, #1
 80079de:	d505      	bpl.n	80079ec <_fwalk_reent+0x24>
 80079e0:	6824      	ldr	r4, [r4, #0]
 80079e2:	2c00      	cmp	r4, #0
 80079e4:	d1f7      	bne.n	80079d6 <_fwalk_reent+0xe>
 80079e6:	4638      	mov	r0, r7
 80079e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ec:	89ab      	ldrh	r3, [r5, #12]
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	d907      	bls.n	8007a02 <_fwalk_reent+0x3a>
 80079f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80079f6:	3301      	adds	r3, #1
 80079f8:	d003      	beq.n	8007a02 <_fwalk_reent+0x3a>
 80079fa:	4629      	mov	r1, r5
 80079fc:	4630      	mov	r0, r6
 80079fe:	47c0      	blx	r8
 8007a00:	4307      	orrs	r7, r0
 8007a02:	3568      	adds	r5, #104	; 0x68
 8007a04:	e7e9      	b.n	80079da <_fwalk_reent+0x12>

08007a06 <__retarget_lock_init_recursive>:
 8007a06:	4770      	bx	lr

08007a08 <__retarget_lock_acquire_recursive>:
 8007a08:	4770      	bx	lr

08007a0a <__retarget_lock_release_recursive>:
 8007a0a:	4770      	bx	lr

08007a0c <__swhatbuf_r>:
 8007a0c:	b570      	push	{r4, r5, r6, lr}
 8007a0e:	460e      	mov	r6, r1
 8007a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a14:	2900      	cmp	r1, #0
 8007a16:	b096      	sub	sp, #88	; 0x58
 8007a18:	4614      	mov	r4, r2
 8007a1a:	461d      	mov	r5, r3
 8007a1c:	da08      	bge.n	8007a30 <__swhatbuf_r+0x24>
 8007a1e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007a22:	2200      	movs	r2, #0
 8007a24:	602a      	str	r2, [r5, #0]
 8007a26:	061a      	lsls	r2, r3, #24
 8007a28:	d410      	bmi.n	8007a4c <__swhatbuf_r+0x40>
 8007a2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a2e:	e00e      	b.n	8007a4e <__swhatbuf_r+0x42>
 8007a30:	466a      	mov	r2, sp
 8007a32:	f000 f95f 	bl	8007cf4 <_fstat_r>
 8007a36:	2800      	cmp	r0, #0
 8007a38:	dbf1      	blt.n	8007a1e <__swhatbuf_r+0x12>
 8007a3a:	9a01      	ldr	r2, [sp, #4]
 8007a3c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007a40:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007a44:	425a      	negs	r2, r3
 8007a46:	415a      	adcs	r2, r3
 8007a48:	602a      	str	r2, [r5, #0]
 8007a4a:	e7ee      	b.n	8007a2a <__swhatbuf_r+0x1e>
 8007a4c:	2340      	movs	r3, #64	; 0x40
 8007a4e:	2000      	movs	r0, #0
 8007a50:	6023      	str	r3, [r4, #0]
 8007a52:	b016      	add	sp, #88	; 0x58
 8007a54:	bd70      	pop	{r4, r5, r6, pc}
	...

08007a58 <__smakebuf_r>:
 8007a58:	898b      	ldrh	r3, [r1, #12]
 8007a5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a5c:	079d      	lsls	r5, r3, #30
 8007a5e:	4606      	mov	r6, r0
 8007a60:	460c      	mov	r4, r1
 8007a62:	d507      	bpl.n	8007a74 <__smakebuf_r+0x1c>
 8007a64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007a68:	6023      	str	r3, [r4, #0]
 8007a6a:	6123      	str	r3, [r4, #16]
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	6163      	str	r3, [r4, #20]
 8007a70:	b002      	add	sp, #8
 8007a72:	bd70      	pop	{r4, r5, r6, pc}
 8007a74:	ab01      	add	r3, sp, #4
 8007a76:	466a      	mov	r2, sp
 8007a78:	f7ff ffc8 	bl	8007a0c <__swhatbuf_r>
 8007a7c:	9900      	ldr	r1, [sp, #0]
 8007a7e:	4605      	mov	r5, r0
 8007a80:	4630      	mov	r0, r6
 8007a82:	f7ff f873 	bl	8006b6c <_malloc_r>
 8007a86:	b948      	cbnz	r0, 8007a9c <__smakebuf_r+0x44>
 8007a88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a8c:	059a      	lsls	r2, r3, #22
 8007a8e:	d4ef      	bmi.n	8007a70 <__smakebuf_r+0x18>
 8007a90:	f023 0303 	bic.w	r3, r3, #3
 8007a94:	f043 0302 	orr.w	r3, r3, #2
 8007a98:	81a3      	strh	r3, [r4, #12]
 8007a9a:	e7e3      	b.n	8007a64 <__smakebuf_r+0xc>
 8007a9c:	4b0d      	ldr	r3, [pc, #52]	; (8007ad4 <__smakebuf_r+0x7c>)
 8007a9e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007aa0:	89a3      	ldrh	r3, [r4, #12]
 8007aa2:	6020      	str	r0, [r4, #0]
 8007aa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007aa8:	81a3      	strh	r3, [r4, #12]
 8007aaa:	9b00      	ldr	r3, [sp, #0]
 8007aac:	6163      	str	r3, [r4, #20]
 8007aae:	9b01      	ldr	r3, [sp, #4]
 8007ab0:	6120      	str	r0, [r4, #16]
 8007ab2:	b15b      	cbz	r3, 8007acc <__smakebuf_r+0x74>
 8007ab4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ab8:	4630      	mov	r0, r6
 8007aba:	f000 f92d 	bl	8007d18 <_isatty_r>
 8007abe:	b128      	cbz	r0, 8007acc <__smakebuf_r+0x74>
 8007ac0:	89a3      	ldrh	r3, [r4, #12]
 8007ac2:	f023 0303 	bic.w	r3, r3, #3
 8007ac6:	f043 0301 	orr.w	r3, r3, #1
 8007aca:	81a3      	strh	r3, [r4, #12]
 8007acc:	89a0      	ldrh	r0, [r4, #12]
 8007ace:	4305      	orrs	r5, r0
 8007ad0:	81a5      	strh	r5, [r4, #12]
 8007ad2:	e7cd      	b.n	8007a70 <__smakebuf_r+0x18>
 8007ad4:	08007865 	.word	0x08007865

08007ad8 <memcpy>:
 8007ad8:	440a      	add	r2, r1
 8007ada:	4291      	cmp	r1, r2
 8007adc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ae0:	d100      	bne.n	8007ae4 <memcpy+0xc>
 8007ae2:	4770      	bx	lr
 8007ae4:	b510      	push	{r4, lr}
 8007ae6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007aea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007aee:	4291      	cmp	r1, r2
 8007af0:	d1f9      	bne.n	8007ae6 <memcpy+0xe>
 8007af2:	bd10      	pop	{r4, pc}

08007af4 <memmove>:
 8007af4:	4288      	cmp	r0, r1
 8007af6:	b510      	push	{r4, lr}
 8007af8:	eb01 0402 	add.w	r4, r1, r2
 8007afc:	d902      	bls.n	8007b04 <memmove+0x10>
 8007afe:	4284      	cmp	r4, r0
 8007b00:	4623      	mov	r3, r4
 8007b02:	d807      	bhi.n	8007b14 <memmove+0x20>
 8007b04:	1e43      	subs	r3, r0, #1
 8007b06:	42a1      	cmp	r1, r4
 8007b08:	d008      	beq.n	8007b1c <memmove+0x28>
 8007b0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b12:	e7f8      	b.n	8007b06 <memmove+0x12>
 8007b14:	4402      	add	r2, r0
 8007b16:	4601      	mov	r1, r0
 8007b18:	428a      	cmp	r2, r1
 8007b1a:	d100      	bne.n	8007b1e <memmove+0x2a>
 8007b1c:	bd10      	pop	{r4, pc}
 8007b1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b26:	e7f7      	b.n	8007b18 <memmove+0x24>

08007b28 <__malloc_lock>:
 8007b28:	4801      	ldr	r0, [pc, #4]	; (8007b30 <__malloc_lock+0x8>)
 8007b2a:	f7ff bf6d 	b.w	8007a08 <__retarget_lock_acquire_recursive>
 8007b2e:	bf00      	nop
 8007b30:	2000027c 	.word	0x2000027c

08007b34 <__malloc_unlock>:
 8007b34:	4801      	ldr	r0, [pc, #4]	; (8007b3c <__malloc_unlock+0x8>)
 8007b36:	f7ff bf68 	b.w	8007a0a <__retarget_lock_release_recursive>
 8007b3a:	bf00      	nop
 8007b3c:	2000027c 	.word	0x2000027c

08007b40 <_realloc_r>:
 8007b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b44:	4680      	mov	r8, r0
 8007b46:	4614      	mov	r4, r2
 8007b48:	460e      	mov	r6, r1
 8007b4a:	b921      	cbnz	r1, 8007b56 <_realloc_r+0x16>
 8007b4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b50:	4611      	mov	r1, r2
 8007b52:	f7ff b80b 	b.w	8006b6c <_malloc_r>
 8007b56:	b92a      	cbnz	r2, 8007b64 <_realloc_r+0x24>
 8007b58:	f7fe ff9c 	bl	8006a94 <_free_r>
 8007b5c:	4625      	mov	r5, r4
 8007b5e:	4628      	mov	r0, r5
 8007b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b64:	f000 f8fa 	bl	8007d5c <_malloc_usable_size_r>
 8007b68:	4284      	cmp	r4, r0
 8007b6a:	4607      	mov	r7, r0
 8007b6c:	d802      	bhi.n	8007b74 <_realloc_r+0x34>
 8007b6e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b72:	d812      	bhi.n	8007b9a <_realloc_r+0x5a>
 8007b74:	4621      	mov	r1, r4
 8007b76:	4640      	mov	r0, r8
 8007b78:	f7fe fff8 	bl	8006b6c <_malloc_r>
 8007b7c:	4605      	mov	r5, r0
 8007b7e:	2800      	cmp	r0, #0
 8007b80:	d0ed      	beq.n	8007b5e <_realloc_r+0x1e>
 8007b82:	42bc      	cmp	r4, r7
 8007b84:	4622      	mov	r2, r4
 8007b86:	4631      	mov	r1, r6
 8007b88:	bf28      	it	cs
 8007b8a:	463a      	movcs	r2, r7
 8007b8c:	f7ff ffa4 	bl	8007ad8 <memcpy>
 8007b90:	4631      	mov	r1, r6
 8007b92:	4640      	mov	r0, r8
 8007b94:	f7fe ff7e 	bl	8006a94 <_free_r>
 8007b98:	e7e1      	b.n	8007b5e <_realloc_r+0x1e>
 8007b9a:	4635      	mov	r5, r6
 8007b9c:	e7df      	b.n	8007b5e <_realloc_r+0x1e>

08007b9e <_raise_r>:
 8007b9e:	291f      	cmp	r1, #31
 8007ba0:	b538      	push	{r3, r4, r5, lr}
 8007ba2:	4604      	mov	r4, r0
 8007ba4:	460d      	mov	r5, r1
 8007ba6:	d904      	bls.n	8007bb2 <_raise_r+0x14>
 8007ba8:	2316      	movs	r3, #22
 8007baa:	6003      	str	r3, [r0, #0]
 8007bac:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb0:	bd38      	pop	{r3, r4, r5, pc}
 8007bb2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007bb4:	b112      	cbz	r2, 8007bbc <_raise_r+0x1e>
 8007bb6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007bba:	b94b      	cbnz	r3, 8007bd0 <_raise_r+0x32>
 8007bbc:	4620      	mov	r0, r4
 8007bbe:	f000 f831 	bl	8007c24 <_getpid_r>
 8007bc2:	462a      	mov	r2, r5
 8007bc4:	4601      	mov	r1, r0
 8007bc6:	4620      	mov	r0, r4
 8007bc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bcc:	f000 b818 	b.w	8007c00 <_kill_r>
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d00a      	beq.n	8007bea <_raise_r+0x4c>
 8007bd4:	1c59      	adds	r1, r3, #1
 8007bd6:	d103      	bne.n	8007be0 <_raise_r+0x42>
 8007bd8:	2316      	movs	r3, #22
 8007bda:	6003      	str	r3, [r0, #0]
 8007bdc:	2001      	movs	r0, #1
 8007bde:	e7e7      	b.n	8007bb0 <_raise_r+0x12>
 8007be0:	2400      	movs	r4, #0
 8007be2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007be6:	4628      	mov	r0, r5
 8007be8:	4798      	blx	r3
 8007bea:	2000      	movs	r0, #0
 8007bec:	e7e0      	b.n	8007bb0 <_raise_r+0x12>
	...

08007bf0 <raise>:
 8007bf0:	4b02      	ldr	r3, [pc, #8]	; (8007bfc <raise+0xc>)
 8007bf2:	4601      	mov	r1, r0
 8007bf4:	6818      	ldr	r0, [r3, #0]
 8007bf6:	f7ff bfd2 	b.w	8007b9e <_raise_r>
 8007bfa:	bf00      	nop
 8007bfc:	2000000c 	.word	0x2000000c

08007c00 <_kill_r>:
 8007c00:	b538      	push	{r3, r4, r5, lr}
 8007c02:	4d07      	ldr	r5, [pc, #28]	; (8007c20 <_kill_r+0x20>)
 8007c04:	2300      	movs	r3, #0
 8007c06:	4604      	mov	r4, r0
 8007c08:	4608      	mov	r0, r1
 8007c0a:	4611      	mov	r1, r2
 8007c0c:	602b      	str	r3, [r5, #0]
 8007c0e:	f7f9 f901 	bl	8000e14 <_kill>
 8007c12:	1c43      	adds	r3, r0, #1
 8007c14:	d102      	bne.n	8007c1c <_kill_r+0x1c>
 8007c16:	682b      	ldr	r3, [r5, #0]
 8007c18:	b103      	cbz	r3, 8007c1c <_kill_r+0x1c>
 8007c1a:	6023      	str	r3, [r4, #0]
 8007c1c:	bd38      	pop	{r3, r4, r5, pc}
 8007c1e:	bf00      	nop
 8007c20:	20000280 	.word	0x20000280

08007c24 <_getpid_r>:
 8007c24:	f7f9 b8ee 	b.w	8000e04 <_getpid>

08007c28 <__sread>:
 8007c28:	b510      	push	{r4, lr}
 8007c2a:	460c      	mov	r4, r1
 8007c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c30:	f000 f89c 	bl	8007d6c <_read_r>
 8007c34:	2800      	cmp	r0, #0
 8007c36:	bfab      	itete	ge
 8007c38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8007c3c:	181b      	addge	r3, r3, r0
 8007c3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007c42:	bfac      	ite	ge
 8007c44:	6563      	strge	r3, [r4, #84]	; 0x54
 8007c46:	81a3      	strhlt	r3, [r4, #12]
 8007c48:	bd10      	pop	{r4, pc}

08007c4a <__swrite>:
 8007c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c4e:	461f      	mov	r7, r3
 8007c50:	898b      	ldrh	r3, [r1, #12]
 8007c52:	05db      	lsls	r3, r3, #23
 8007c54:	4605      	mov	r5, r0
 8007c56:	460c      	mov	r4, r1
 8007c58:	4616      	mov	r6, r2
 8007c5a:	d505      	bpl.n	8007c68 <__swrite+0x1e>
 8007c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c60:	2302      	movs	r3, #2
 8007c62:	2200      	movs	r2, #0
 8007c64:	f000 f868 	bl	8007d38 <_lseek_r>
 8007c68:	89a3      	ldrh	r3, [r4, #12]
 8007c6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c72:	81a3      	strh	r3, [r4, #12]
 8007c74:	4632      	mov	r2, r6
 8007c76:	463b      	mov	r3, r7
 8007c78:	4628      	mov	r0, r5
 8007c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c7e:	f000 b817 	b.w	8007cb0 <_write_r>

08007c82 <__sseek>:
 8007c82:	b510      	push	{r4, lr}
 8007c84:	460c      	mov	r4, r1
 8007c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c8a:	f000 f855 	bl	8007d38 <_lseek_r>
 8007c8e:	1c43      	adds	r3, r0, #1
 8007c90:	89a3      	ldrh	r3, [r4, #12]
 8007c92:	bf15      	itete	ne
 8007c94:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c9e:	81a3      	strheq	r3, [r4, #12]
 8007ca0:	bf18      	it	ne
 8007ca2:	81a3      	strhne	r3, [r4, #12]
 8007ca4:	bd10      	pop	{r4, pc}

08007ca6 <__sclose>:
 8007ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007caa:	f000 b813 	b.w	8007cd4 <_close_r>
	...

08007cb0 <_write_r>:
 8007cb0:	b538      	push	{r3, r4, r5, lr}
 8007cb2:	4d07      	ldr	r5, [pc, #28]	; (8007cd0 <_write_r+0x20>)
 8007cb4:	4604      	mov	r4, r0
 8007cb6:	4608      	mov	r0, r1
 8007cb8:	4611      	mov	r1, r2
 8007cba:	2200      	movs	r2, #0
 8007cbc:	602a      	str	r2, [r5, #0]
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	f7f9 f8df 	bl	8000e82 <_write>
 8007cc4:	1c43      	adds	r3, r0, #1
 8007cc6:	d102      	bne.n	8007cce <_write_r+0x1e>
 8007cc8:	682b      	ldr	r3, [r5, #0]
 8007cca:	b103      	cbz	r3, 8007cce <_write_r+0x1e>
 8007ccc:	6023      	str	r3, [r4, #0]
 8007cce:	bd38      	pop	{r3, r4, r5, pc}
 8007cd0:	20000280 	.word	0x20000280

08007cd4 <_close_r>:
 8007cd4:	b538      	push	{r3, r4, r5, lr}
 8007cd6:	4d06      	ldr	r5, [pc, #24]	; (8007cf0 <_close_r+0x1c>)
 8007cd8:	2300      	movs	r3, #0
 8007cda:	4604      	mov	r4, r0
 8007cdc:	4608      	mov	r0, r1
 8007cde:	602b      	str	r3, [r5, #0]
 8007ce0:	f7f9 f8eb 	bl	8000eba <_close>
 8007ce4:	1c43      	adds	r3, r0, #1
 8007ce6:	d102      	bne.n	8007cee <_close_r+0x1a>
 8007ce8:	682b      	ldr	r3, [r5, #0]
 8007cea:	b103      	cbz	r3, 8007cee <_close_r+0x1a>
 8007cec:	6023      	str	r3, [r4, #0]
 8007cee:	bd38      	pop	{r3, r4, r5, pc}
 8007cf0:	20000280 	.word	0x20000280

08007cf4 <_fstat_r>:
 8007cf4:	b538      	push	{r3, r4, r5, lr}
 8007cf6:	4d07      	ldr	r5, [pc, #28]	; (8007d14 <_fstat_r+0x20>)
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	4604      	mov	r4, r0
 8007cfc:	4608      	mov	r0, r1
 8007cfe:	4611      	mov	r1, r2
 8007d00:	602b      	str	r3, [r5, #0]
 8007d02:	f7f9 f8e6 	bl	8000ed2 <_fstat>
 8007d06:	1c43      	adds	r3, r0, #1
 8007d08:	d102      	bne.n	8007d10 <_fstat_r+0x1c>
 8007d0a:	682b      	ldr	r3, [r5, #0]
 8007d0c:	b103      	cbz	r3, 8007d10 <_fstat_r+0x1c>
 8007d0e:	6023      	str	r3, [r4, #0]
 8007d10:	bd38      	pop	{r3, r4, r5, pc}
 8007d12:	bf00      	nop
 8007d14:	20000280 	.word	0x20000280

08007d18 <_isatty_r>:
 8007d18:	b538      	push	{r3, r4, r5, lr}
 8007d1a:	4d06      	ldr	r5, [pc, #24]	; (8007d34 <_isatty_r+0x1c>)
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	4604      	mov	r4, r0
 8007d20:	4608      	mov	r0, r1
 8007d22:	602b      	str	r3, [r5, #0]
 8007d24:	f7f9 f8e5 	bl	8000ef2 <_isatty>
 8007d28:	1c43      	adds	r3, r0, #1
 8007d2a:	d102      	bne.n	8007d32 <_isatty_r+0x1a>
 8007d2c:	682b      	ldr	r3, [r5, #0]
 8007d2e:	b103      	cbz	r3, 8007d32 <_isatty_r+0x1a>
 8007d30:	6023      	str	r3, [r4, #0]
 8007d32:	bd38      	pop	{r3, r4, r5, pc}
 8007d34:	20000280 	.word	0x20000280

08007d38 <_lseek_r>:
 8007d38:	b538      	push	{r3, r4, r5, lr}
 8007d3a:	4d07      	ldr	r5, [pc, #28]	; (8007d58 <_lseek_r+0x20>)
 8007d3c:	4604      	mov	r4, r0
 8007d3e:	4608      	mov	r0, r1
 8007d40:	4611      	mov	r1, r2
 8007d42:	2200      	movs	r2, #0
 8007d44:	602a      	str	r2, [r5, #0]
 8007d46:	461a      	mov	r2, r3
 8007d48:	f7f9 f8de 	bl	8000f08 <_lseek>
 8007d4c:	1c43      	adds	r3, r0, #1
 8007d4e:	d102      	bne.n	8007d56 <_lseek_r+0x1e>
 8007d50:	682b      	ldr	r3, [r5, #0]
 8007d52:	b103      	cbz	r3, 8007d56 <_lseek_r+0x1e>
 8007d54:	6023      	str	r3, [r4, #0]
 8007d56:	bd38      	pop	{r3, r4, r5, pc}
 8007d58:	20000280 	.word	0x20000280

08007d5c <_malloc_usable_size_r>:
 8007d5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d60:	1f18      	subs	r0, r3, #4
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	bfbc      	itt	lt
 8007d66:	580b      	ldrlt	r3, [r1, r0]
 8007d68:	18c0      	addlt	r0, r0, r3
 8007d6a:	4770      	bx	lr

08007d6c <_read_r>:
 8007d6c:	b538      	push	{r3, r4, r5, lr}
 8007d6e:	4d07      	ldr	r5, [pc, #28]	; (8007d8c <_read_r+0x20>)
 8007d70:	4604      	mov	r4, r0
 8007d72:	4608      	mov	r0, r1
 8007d74:	4611      	mov	r1, r2
 8007d76:	2200      	movs	r2, #0
 8007d78:	602a      	str	r2, [r5, #0]
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	f7f9 f864 	bl	8000e48 <_read>
 8007d80:	1c43      	adds	r3, r0, #1
 8007d82:	d102      	bne.n	8007d8a <_read_r+0x1e>
 8007d84:	682b      	ldr	r3, [r5, #0]
 8007d86:	b103      	cbz	r3, 8007d8a <_read_r+0x1e>
 8007d88:	6023      	str	r3, [r4, #0]
 8007d8a:	bd38      	pop	{r3, r4, r5, pc}
 8007d8c:	20000280 	.word	0x20000280

08007d90 <_init>:
 8007d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d92:	bf00      	nop
 8007d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d96:	bc08      	pop	{r3}
 8007d98:	469e      	mov	lr, r3
 8007d9a:	4770      	bx	lr

08007d9c <_fini>:
 8007d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d9e:	bf00      	nop
 8007da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007da2:	bc08      	pop	{r3}
 8007da4:	469e      	mov	lr, r3
 8007da6:	4770      	bx	lr
