<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta name="keywords" content="Field-programmable gate array,ASIC,AVR,Aerospace,Altera,Antifuse,Application-specific integrated circuit,Atmel,BSD license,Bioinformatics,Breadboard" />
<link rel="shortcut icon"  />
<link rel="search" type="application/opensearchdescription+xml"  />
<link rel="copyright"  />
		<title>Field-programmable gate array - Wikipedia, the free encyclopedia</title>
		<style type="text/css" media="screen,projection">/*<![CDATA[*/ @import "/skins-1.5/monobook/main.css?9"; /*]]>*/</style>
		<link rel="stylesheet" type="text/css" media="print"  />
		<!--[if lt IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE50Fixes.css";</style><![endif]-->
		<!--[if IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE55Fixes.css";</style><![endif]-->
		<!--[if IE 6]><style type="text/css">@import "/skins-1.5/monobook/IE60Fixes.css";</style><![endif]-->
		<!--[if IE 7]><style type="text/css">@import "/skins-1.5/monobook/IE70Fixes.css?1";</style><![endif]-->
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->
		
		<script type= "text/javascript">
			var skin = "monobook";
			var stylepath = "/skins-1.5";

			var wgArticlePath = "/wiki/$1";
			var wgScriptPath = "/w";
			var wgServer = "http://en.wikipedia.org";
                        
			var wgCanonicalNamespace = "";
			var wgNamespaceNumber = 0;
			var wgPageName = "Field-programmable_gate_array";
			var wgTitle = "Field-programmable gate array";
			var wgArticleId = 10969;
			var wgIsArticle = true;
                        
			var wgUserName = null;
			var wgUserLanguage = "en";
			var wgContentLanguage = "en";
		</script>
		                
		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?1"><!-- wikibits js --></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js"><!-- site js --></script>
		<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Common.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=MediaWiki:Monobook.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=-&action=raw&gen=css&maxage=2678400";
/*]]>*/</style>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js"></script>
	</head>
<body  class="mediawiki ns-0 ltr">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><div style="text-align:right; font-size:80%">Your <b><a  class="extiw" title="wikimedia:Fundraising">continued donations</a></b> keep Wikipedia running!&nbsp;&nbsp;&nbsp;&nbsp;</div>
</div>		<h1 class="firstHeading">Field-programmable gate array</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub">(Redirected from <a  title="Field Programmable Gate Array">Field Programmable Gate Array</a>)</div>
									<div id="jump-to-nav">Jump to: <a >navigation</a>, <a >search</a></div>			<!-- start content -->
			<dl>
<dd><i>FPGAs should not be confused with the <a href="/wiki/Flip-chip_pin_grid_array.html" title="Flip-chip pin grid array">flip-chip pin grid array</a>, a form of integrated circuit packaging.</i></dd>
</dl>
<div class="thumb tright">
<div style="width:302px;"><a  class="internal" title="An Altera FPGA with 20,000 cells."><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/d/d4/Altera_Flex_EPF10K20_20000_cell_FPGA.jpg/300px-Altera_Flex_EPF10K20_20000_cell_FPGA.jpg" alt="An Altera FPGA with 20,000 cells." width="300" height="214" longdesc="/wiki/Image:Altera_Flex_EPF10K20_20000_cell_FPGA.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
An <a href="/wiki/Altera.html" title="Altera">Altera</a> FPGA with 20,000 cells.</div>
</div>
</div>
<p>A <b>field programmable gate array</b> (FPGA) is a <a href="/wiki/Semiconductor.html" title="Semiconductor">semiconductor</a> device containing <a href="/wiki/Programmable_logic_device.html" title="Programmable logic device">programmable logic</a> components and programmable interconnects. The programmable logic components can be programmed to duplicate the functionality of basic <a href="/wiki/Logic_gate.html" title="Logic gate">logic gates</a> such as AND, OR, XOR, NOT or more complex <a href="/wiki/Combinational_logic.html" title="Combinational logic">combinational</a> functions such as decoders or simple math functions. In most FPGAs, these programmable logic components (or logic blocks, in FPGA parlance) also include memory elements, which may be simple <a href="/wiki/Flip-flop_%28electronics%29.html" title="Flip-flop (electronics)">flip-flops</a> or more complete blocks of memories.</p>
<p>A hierarchy of programmable interconnects allows the logic blocks of an FPGA to be interconnected as needed by the system designer, somewhat like a one-chip programmable <a href="/wiki/Breadboard.html" title="Breadboard">breadboard</a>. These logic blocks and interconnects can be programmed after the manufacturing process by the customer/designer (hence the term "field programmable") so that the FPGA can perform whatever logical function is needed.</p>
<p>FPGAs are generally slower than their <a href="/wiki/Application-specific_integrated_circuit.html" title="Application-specific integrated circuit">application-specific integrated circuit</a> (ASIC) counterparts, can't handle as complex a design, and draw more power. However, they have several advantages such as a shorter <a href="/wiki/Time_to_market.html" title="Time to market">time to market</a>, ability to re-program in the field to fix bugs, and lower <a href="/wiki/Non-recurring_engineering.html" title="Non-recurring engineering">non-recurring engineering</a> costs. Vendors can sell cheaper, less flexible versions of their FPGAs which cannot be modified after the design is committed. The development of these designs is made on regular FPGAs and then migrated into a fixed version that more resembles an ASIC. Complex programmable logic devices, or <a href="/wiki/CPLD.html" title="CPLD">CPLDs</a>, are another alternative.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a ><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">2</span> <span class="toctext">Applications</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">3</span> <span class="toctext">Architecture</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">4</span> <span class="toctext">FPGA design and programming</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">5</span> <span class="toctext">FPGA with Central Processing Unit Core</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">6</span> <span class="toctext">Basic process technology types</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">7</span> <span class="toctext">Some FPGA manufacturers and their specialties</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">8</span> <span class="toctext">Some FPGA third-party tool suppliers with descriptions</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">9</span> <span class="toctext">FPGA research</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">10</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">11</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: History">edit</a>]</div>
<p><a name="History" id="History"></a></p>
<h2>History</h2>
<p>The historical roots of FPGAs are in complex programmable logic devices (<a href="/wiki/CPLD.html" title="CPLD">CPLDs</a>) of the early to mid 1980s. CPLDs and FPGAs include a relatively large number of programmable logic elements. CPLD logic gate densities range from the equivalent of several thousand to tens of thousands of logic gates, while FPGAs typically range from tens of thousands to several million.</p>
<p>The primary differences between CPLDs and FPGAs are architectural. A CPLD has a somewhat restrictive structure consisting of one or more programmable sum-of-products logic arrays feeding a relatively small number of clocked registers. The result of this is less flexibility, with the advantage of more predictable timing delays and a higher logic-to-interconnect ratio. The FPGA architectures, on the other hand, are dominated by interconnect. This makes them far more flexible (in terms of the range of designs that are practical for implementation within them) but also far more complex to design for.</p>
<p>Another notable difference between CPLDs and FPGAs is the presence in most FPGAs of higher-level embedded functions (such as adders and multipliers) and embedded memories. A related, important difference is that many modern FPGAs support full or partial in-system reconfiguration, allowing their designs to be changed "on the fly" either for system upgrades or for dynamic reconfiguration as a normal part of system operation. Some FPGAs have the capability of <a href="/wiki/Partial_re-configuration.html" title="Partial re-configuration">partial re-configuration</a> that lets one portion of the device be re-programmed while other portions continue running.</p>
<p>A recent trend has been to take the coarse-grained architectural approach a step further by combining the logic blocks and interconnects of traditional FPGAs with embedded microprocessors and related peripherals to form a complete "system on a programmable chip". Examples of such hybrid technologies can be found in the <a href="/wiki/Xilinx.html" title="Xilinx">Xilinx</a> Virtex-II PRO and Virtex-4 devices, which include one or more <a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a> processors embedded within the FPGA's logic fabric. The Atmel FPSLIC is another such device, which uses an AVR processor in combination with Atmel's programmable logic architecture. An alternate approach is to make use of "soft" processor <a href="/wiki/Semiconductor_intellectual_property_core.html" title="Semiconductor intellectual property core">cores</a> that are implemented within the FPGA logic. These cores include the Xilinx <a href="/wiki/MicroBlaze.html" title="MicroBlaze">MicroBlaze</a> and <a  class="new" title="PicoBlaze">PicoBlaze</a>, the <a href="/wiki/Altera.html" title="Altera">Altera</a> Nios and Nios II processors, and the open source <a href="/wiki/LatticeMico8_-_8-bit_Microcontroller.html" title="LatticeMico8 - 8-bit Microcontroller">LatticeMico8</a>, as well as third-party (either commercial or free) processor cores.</p>
<p>As previously mentioned, many modern FPGAs have the ability to be reprogrammed at "run time," and this is leading to the idea of <a href="/wiki/Reconfigurable_computing.html" title="Reconfigurable computing">reconfigurable computing</a> or <a href="/wiki/Reconfigurable_system.html" title="Reconfigurable system">reconfigurable systems</a> — <a href="/wiki/Central_processing_unit.html" title="Central processing unit">CPUs</a> that reconfigure themselves to suit the task at hand. Current FPGA tools, however, do not fully support this methodology.</p>
<p>It should be noted here that new, non-FPGA architectures are beginning to emerge. Software-configurable <a href="/wiki/Microprocessor.html" title="Microprocessor">microprocessors</a> such as the <a href="/wiki/Stretch_S5000.html" title="Stretch S5000">Stretch S5000</a> adopt a hybrid approach by providing an array of processor cores and FPGA-like programmable cores on the same chip. Other devices (such as Mathstar's Field Programmable Object Array, or FPOA) provide arrays of higher-level programmable objects that lie somewhere between an FPGA's logic block and a more complex processor.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Applications">edit</a>]</div>
<p><a name="Applications" id="Applications"></a></p>
<h2>Applications</h2>
<p>Applications of FPGAs include <a href="/wiki/Digital_signal_processor.html" title="Digital signal processor">DSP</a>, <a href="/wiki/Software-defined_radio.html" title="Software-defined radio">software-defined radio</a>, <a href="/wiki/Aerospace.html" title="Aerospace">aerospace</a> and <a href="/wiki/Defense_%28military%29.html" title="Defense (military)">defense</a> systems, <a href="/wiki/ASIC.html" title="ASIC">ASIC</a> prototyping, <a href="/wiki/Medical_imaging.html" title="Medical imaging">medical imaging</a>, <a href="/wiki/Computer_vision.html" title="Computer vision">computer vision</a>, <a href="/wiki/Speech_recognition.html" title="Speech recognition">speech recognition</a>, <a href="/wiki/Cryptography.html" title="Cryptography">cryptography</a>, <a href="/wiki/Bioinformatics.html" title="Bioinformatics">bioinformatics</a>, <a href="/wiki/Emulator.html" title="Emulator">computer hardware emulation</a> and a growing range of other areas. FPGAs originally began as competitors to <a href="/wiki/CPLD.html" title="CPLD">CPLDs</a> and competed in a similar space, that of <a href="/wiki/Glue_logic.html" title="Glue logic">glue logic</a> for <a href="/wiki/Printed_circuit_board.html" title="Printed circuit board">PCBs</a>. As their size, capabilities, and speed increased, they began to take over larger and larger functions to the state where some are now marketed as full systems on chips (<a href="/wiki/System-on-a-chip.html" title="System-on-a-chip">SOC</a>). FPGAs especially find applications in any area or algorithm that can make use of the massive parallelism offered by their architecture.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Architecture">edit</a>]</div>
<p><a name="Architecture" id="Architecture"></a></p>
<h2>Architecture</h2>
<p>The typical basic architecture consists of an array of configurable logic blocks (CLBs) and routing channels. Multiple I/O pads may fit into the height of one row or the width of one column. Generally, all the routing channels have the same width (number of wires).</p>
<p>An application circuit must be mapped into an FPGA with adequate resources.</p>
<p>The typical FPGA logic block consists of a 4-input <a href="/wiki/Lookup_table.html" title="Lookup table">lookup table</a> (LUT), and a <a href="/wiki/Flip-flop_%28electronics%29.html" title="Flip-flop (electronics)">flip-flop</a>, as shown below.</p>
<div class="center">
<div class="thumb tnone">
<div style="width:406px;"><a  class="internal" title="Logic block"><img src="http://upload.wikimedia.org/wikipedia/en/e/e3/Logic_block.gif" alt="Logic block" width="404" height="73" longdesc="/wiki/Image:Logic_block.gif" /></a>
<div class="thumbcaption">Logic block</div>
</div>
</div>
</div>
<p>There is only one output, which can be either the registered or the unregistered LUT output. The logic block has four inputs for the LUT and a clock input. Since clock signals (and often other high-<a href="/wiki/Fanout.html" title="Fanout">fanout</a> signals) are normally routed via special-purpose dedicated routing networks in commercial FPGAs, they are accounted for separately from other signals.</p>
<p>For this example architecture, the locations of the FPGA logic block pins are shown below.</p>
<div class="center">
<div class="thumb tnone">
<div style="width:172px;"><a  class="internal" title="Logic Block Pin Locations"><img src="http://upload.wikimedia.org/wikipedia/en/8/85/Logic_block_pins.gif" alt="Logic Block Pin Locations" width="170" height="154" longdesc="/wiki/Image:Logic_block_pins.gif" /></a>
<div class="thumbcaption">Logic Block Pin Locations</div>
</div>
</div>
</div>
<p>Each input is accessible from one side of the logic block, while the output pin can connect to routing wires in both the channel to the right and the channel below the logic block.</p>
<p>Each logic block output pin can connect to any of the wiring segments in the channels adjacent to it.</p>
<p>Similarly, an I/O pad can connect to any one of the wiring segments in the channel adjacent to it. For example, an I/O pad at the top of the chip can connect to any of the W wires (where W is the channel width) in the horizontal channel immediately below it.</p>
<p>Generally, the FPGA routing is unsegmented. That is, each wiring segment spans only one logic block before it terminates in a switch box. By turning on some of the programmable switches within a switch box, longer paths can be constructed. For higher speed interconnect, some FPGA architectures use longer routing lines that span multiple logic blocks.</p>
<p>Whenever a vertical and a horizontal channel intersect there is a switch box. In this architecture, when a wire enters a switch box, there are three programmable switches that allow it to connect to three other wires in adjacent channel segments. The pattern, or topology, of switches used in this architecture is the planar or domain-based switch box topology. In this switch box topology, a wire in track number one connects only to wires in track number one in adjacent channel segments, wires in track number 2 connect only to other wires in track number 2 and so on. The figure below illustrates the connections in a switch box.</p>
<div class="center">
<div class="thumb tnone">
<div style="width:445px;"><a  class="internal" title="Switch box topology"><img src="http://upload.wikimedia.org/wikipedia/en/d/df/Switch_box.gif" alt="Switch box topology" width="443" height="288" longdesc="/wiki/Image:Switch_box.gif" /></a>
<div class="thumbcaption">Switch box topology</div>
</div>
</div>
</div>
<p>Modern FPGA families expand upon the above capabilities to include higher level functionality fixed into the silicon. Having these common functions embedded into the silicon reduces the area required and gives those functions increased speed compared to building them from primitives. Examples of these include multipliers, generic DSP blocks, embedded processors, high speed IO logic and embedded memories.</p>
<p>FPGAs are also widely used for systems validation including pre-silicon validation, post-silicon validation, and firmware development. This allows chip companies to validate their design before the chip is produced in the factory, reducing the time to market.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: FPGA design and programming">edit</a>]</div>
<p><a name="FPGA_design_and_programming" id="FPGA_design_and_programming"></a></p>
<h2>FPGA design and programming</h2>
<p>To define the behavior of the FPGA the user provides a <a href="/wiki/Hardware_description_language.html" title="Hardware description language">hardware description language</a> (HDL) or a <a href="/wiki/Schematic.html" title="Schematic">schematic</a> design. Common HDLs are <a href="/wiki/VHDL.html" title="VHDL">VHDL</a> and <a href="/wiki/Verilog.html" title="Verilog">Verilog</a>. Then, using an <a href="/wiki/Electronic_design_automation.html" title="Electronic design automation">electronic design automation</a> tool, a technology-mapped <a href="/wiki/Netlist.html" title="Netlist">netlist</a> is generated. The netlist can then be fitted to the actual FPGA architecture using a process called <a href="/wiki/Place_and_route.html" title="Place and route">place-and-route</a>, usually performed by the FPGA company's proprietary place-and-route software. The user will validate the map, place and route results via <a  class="new" title="Timing analysis">timing analysis</a>, <a href="/wiki/Simulation.html" title="Simulation">simulation</a>, and other <a href="/wiki/Verification.html" title="Verification">verification</a> methodologies. Once the design and validation process is complete, the binary file generated (also using the FPGA company's proprietary software) is used to (re)configure the FPGA device.</p>
<p>In an attempt to reduce the complexity of designing in HDLs, which have been compared to the equivalent of assembly languages, there are moves to raise the abstraction level of the design. Companies such as <a href="/wiki/Cadence_Design_Systems.html" title="Cadence Design Systems">Cadence</a>, <a href="/wiki/Synopsys.html" title="Synopsys">Synopsys</a> and <a  class="new" title="Celoxica">Celoxica</a> are promoting <a href="/wiki/SystemC.html" title="SystemC">SystemC</a> as a way to combine high level languages with concurrency models to allow faster design cycles for FPGAs than is possible using traditional HDLs. Approaches based on standard C or C++ (with libraries or other extensions allowing parallel programming) are found in the Catapult C tools from <a href="/wiki/Mentor_Graphics.html" title="Mentor Graphics">Mentor Graphics</a>, and in the Impulse C tools from Impulse Accelerated Technologies. Annapolis Micro Systems, Inc.'s CoreFire Design Suite provides a graphical dataflow approach to high-level design entry. Languages such as <a href="/wiki/SystemVerilog.html" title="SystemVerilog">SystemVerilog</a>, <a  class="new" title="SystemVHDL">SystemVHDL</a>, and <a href="/wiki/Handel-C.html" title="Handel-C">Handel-C</a> (from <a  class="new" title="Celoxica">Celoxica</a>) seek to accomplish the same goal, but are aimed at making existing hardware engineers more productive versus making FPGAs more accessible to existing software engineers.</p>
<p>To simplify the design of complex systems in FPGAs, there exist libraries of predefined complex functions and circuits that have been tested and optimized to speed up the design process. These predefined circuits are commonly called <i><a href="/wiki/Semiconductor_intellectual_property_core.html" title="Semiconductor intellectual property core">IP cores</a></i>, and are available from FPGA vendors and third-party IP suppliers (rarely free, and typically released under proprietary licenses). Other predefined circuits are available from developer communities such as <a  class="external text" title="http://www.opencores.org/">OpenCores.org</a> (typically "<a href="/wiki/Free_sofware.html" title="Free sofware">free</a>", and released under the <a href="/wiki/GNU_General_Public_License.html" title="GNU General Public License">GPL</a>, <a href="/wiki/BSD_license.html" title="BSD license">BSD</a> or similar license), and other sources.</p>
<p>In a typical design flow, an FPGA application developer will simulate the design at multiple stages throughout the design process. Initially the <a href="/wiki/RTL.html" title="RTL">RTL</a> description in <a href="/wiki/VHDL.html" title="VHDL">VHDL</a> or <a href="/wiki/Verilog.html" title="Verilog">Verilog</a> is simulated by creating test benches to stimulate the system and observe results. Then, after the synthesis engine has mapped the design to a netlist, the netlist is translated to a gate level description where simulation is repeated to confirm the synthesis proceeded without errors. Finally the design is laid out in the FPGA at which point propagation delays can be added and the simulation run again with these values back-annotated onto the netlist.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: FPGA with Central Processing Unit Core">edit</a>]</div>
<p><a name="FPGA_with_Central_Processing_Unit_Core" id="FPGA_with_Central_Processing_Unit_Core"></a></p>
<h2>FPGA with Central Processing Unit Core</h2>
<p>Some engineering applications have used a single FPGA device to replace the function of a simple embedded-microcontroller. More recently, a complete 32-bit <a href="/wiki/CPU.html" title="CPU">CPU</a> (Central Processing Unit) core can be implemented through the programmable logic of a high-capacity FPGA. Such CPU cores are known as "soft CPU cores," examples of which being MicroBlaze™ and Nios II™ by Xilinx and Altera respectively.</p>
<p>Beyond this, some FPGA devices contain dedicated hardware <a href="/wiki/CPU.html" title="CPU">CPU</a> core(s). Selected Virtex parts from Xilinx contain 1 or more IBM PowerPC 405 CPU embedded cores, in addition to the FPGA's own programmable logic. For a given CPU architecture, a hard (embedded) CPU core will outperform a soft-core CPU (i.e., a programmable-logic implementation of the CPU.) The embedded CPU contains exactly the logic and only the logic structures needed for the CPU's function, and the embedded CPU's logic is task-specific optimized, whereas a soft core CPU must live within the FPGA's general-purpose logic fabric. Embedded CPUs can be also easier to integrate into a FPGA-based application because the fixed-nature of the embedded CPU possesses predictable timing characteristics, and the complexity of an equivalent programmable-logic CPU consumes much more of the FPGA's scarce programmable-logic resources, complicating the placement and routing of the design's remaining real estate. Use of embedded CPUs can limit the choice of available devices, vendors, and design tools and as such requires careful justification over the soft core CPU approach.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Basic process technology types">edit</a>]</div>
<p><a name="Basic_process_technology_types" id="Basic_process_technology_types"></a></p>
<h2>Basic process technology types</h2>
<ul>
<li><a href="/wiki/Static_Random_Access_Memory.html" title="Static Random Access Memory">SRAM</a> - based on static memory technology. In-system programmable and re-programmable. Requires external boot devices. Usually <a href="/wiki/CMOS.html" title="CMOS">CMOS</a>.</li>
<li><a href="/wiki/Antifuse.html" title="Antifuse">Antifuse</a> - One-time programmable. CMOS.</li>
<li><a href="/wiki/EPROM.html" title="EPROM">EPROM</a> - Erasable Programmable Read-Only Memory technology. Usually one-time programmable in production because of plastic packaging. Windowed devices can be erased with ultraviolet (UV) light. CMOS.</li>
<li><a href="/wiki/EEPROM.html" title="EEPROM">EEPROM</a> - Electrically Erasable Programmable Read-Only Memory technology. Can be erased, even in plastic packages. Some, but not all, EEPROM devices can be in-system programmed. CMOS.</li>
<li><a href="/wiki/Flash_memory.html" title="Flash memory">Flash</a> - Flash-erase EPROM technology. Can be erased, even in plastic packages. Some, but not all, flash devices can be in-system programmed. Usually, a flash cell is smaller than an equivalent EEPROM cell and is therefore less expensive to manufacture. CMOS.</li>
<li><a href="/wiki/Fuse_%28electrical%29.html" title="Fuse (electrical)">Fuse</a> - One-time programmable. Bipolar.</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Some FPGA manufacturers and their specialties">edit</a>]</div>
<p><a name="Some_FPGA_manufacturers_and_their_specialties" id="Some_FPGA_manufacturers_and_their_specialties"></a></p>
<h2>Some FPGA manufacturers and their specialties</h2>
<p>As of late 2005, the FPGA market has mostly settled into a state where there are two major "general-purpose" FPGA manufacturers and a number of other players who differentiate themselves by offering unique capabilities.</p>
<ul>
<li><a href="/wiki/Xilinx.html" title="Xilinx">Xilinx</a> has traditionally been the FPGA leader.</li>
<li><a href="/wiki/Altera.html" title="Altera">Altera</a> is the second FPGA heavyweight.</li>
<li><a href="/wiki/Lattice_Semiconductor.html" title="Lattice Semiconductor">Lattice Semiconductor</a> is the third <a  class="external text" title="http://www.latticesemi.com/products/fpga/index.cfm">FPGA</a> supplier to release 90nm FPGAs. In addition, Lattice has non-volatile, flash-based FPGAs at the 130nm node.</li>
<li><a  class="external text" title="http://www.actel.com/">Actel</a> has antifuse and reprogrammable flash-based FPGAs. Actel also offers mixed signal flash-based FPGAs.</li>
<li><a  class="external text" title="http://www.quicklogic.com/">QuickLogic</a> has antifuse (programmable-only-once) products.</li>
<li><a href="/wiki/Cypress_Semiconductor.html" title="Cypress Semiconductor">Cypress Semiconductor</a></li>
<li><a href="/wiki/Atmel.html" title="Atmel">Atmel</a> is the only manufacturer whose devices are fine-grain reconfigurable (the Xilinx XC62xx were, but they are no longer in production). They focus on providing <a href="/wiki/AVR.html" title="AVR">AVR</a> Microcontrollers with FPGA fabric on the same die.</li>
<li><a  class="external text" title="http://www.achronix.com/">Achronix Semiconductor</a> has very fast FPGAs in development. They plan to ship in early 2007 and have demonstrated speeds of nearly 2GHz.</li>
<li><a  class="external text" title="http://www.mathstar.com/">MathStar, Inc.</a> offers an FPGA-like device they call an FPOA (field programmable object array).</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Some FPGA third-party tool suppliers with descriptions">edit</a>]</div>
<p><a name="Some_FPGA_third-party_tool_suppliers_with_descriptions" id="Some_FPGA_third-party_tool_suppliers_with_descriptions"></a></p>
<h2>Some FPGA third-party tool suppliers with descriptions</h2>
<ul>
<li><a  class="external text" title="http://www.accelchip.com/">Accelchip</a> provides high-level FPGA design tools based on Matlab and Simulink.</li>
<li><a  class="external text" title="http://www.aldec.com/">Aldec</a> provides FPGA design and verification tools, including a popular HDL simulator.</li>
<li><a  class="external text" title="http://www.altium.com/">Altium</a> provides FPGA synthesis and simulation tools, as well as royalty-free IP blocks that include processor cores.</li>
<li><a  class="external text" title="http://www.annapmicro.com/">Annapolis Micro Systems, Inc.</a> provides the WILDSTAR family of COTS FPGA-based computing platforms, the CoreFire Design Suite for high-level design entry, and IP blocks for digital signal processing.</li>
<li><a  class="external text" title="http://www.celoxica.com/">Celoxica</a> provides SystemC and Handel-C tools for high-level design entry and verification.</li>
<li><a  class="external text" title="http://www.gedae.com/">Gedae</a> provides high-level FPGA and DSP programming tools allowing programmers to develop to hetergenous systems and related optimization and verification tools.</li>
<li><a  class="external text" title="http://www.impulsec.com/">Impulse</a> provides the Impulse C compiler and related optimization and verification tools.</li>
<li><a  class="external text" title="http://www.logicsim.com/">LogicSim</a> provides a free Windows-based Verilog simulator and debugger, useful for FPGA RTL verification.</li>
<li><a  class="external text" title="http://www.lyrtech.com/">Lyrtech</a> provides hardware combining FPGA and DSP technologies plus high-level FPGA-DSP design tools based on Matlab, Simulink, Xilinx Sysgen and Texas Instruments CCS.</li>
<li><a  class="external text" title="http://www.mathworks.com/">MathWorks</a> provides Simulink, a tool that is used as a high level design entry for FPGAs.</li>
<li><a  class="external text" title="http://www.mentor.com/">Mentor</a> provides the Catapult C high-level design tools, as well as a wide range of HDL synthesis and simulation tools.</li>
<li><a  class="external text" title="http://www.nallatech.com/">Nallatech</a> provides COTS FPGA computing solutions for military and defense, and high performance computing industries.</li>
<li><a  class="external text" title="http://www.ni.com/fpga/">National Instruments</a> provides FPGA development boards and LabVIEW FPGA, a high level graphical programming language with built-in IP blocks</li>
<li><a  class="external text" title="http://www.opalkelly.com/">Opal Kelly</a> builds FPGA modules tightly coupled to a USB 2.0 microcontroller and provide a multi-platform, multi-language API to easily communicate between the FPGA module and a PC.</li>
<li><a  class="external text" title="http://www.synopsys.com/">Synopsys</a> provides HDL synthesis tools, as well as a broad range of verification and high-level design tools.</li>
<li><a  class="external text" title="http://www.synplicity.com/">Synplicity</a> provides HDL synthesis, FPGA physical synthesis and verification tools.</li>
<li><a  class="external text" title="http://www.xess.com/">XESS</a> provides low-cost FPGA boards with SDRAM, video and audio capabilities.</li>
<li><a  class="external text" title="http://www.xtremedatainc.com/">XtremeData</a> and <a  class="external text" title="http://www.drccomputer.com/">DRC</a> provide FPGA modules pluggable into a CPU socket of a multi-CPU (Opteron) motherboard.</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: FPGA research">edit</a>]</div>
<p><a name="FPGA_research" id="FPGA_research"></a></p>
<h2>FPGA research</h2>
<ul>
<li><a  class="external text" title="http://www.na2.es/home.htm">Navarre AsyncArt. Asynchronous-SOPC research. Public University of Navarre</a></li>
<li><a  class="external text" title="http://www.arl.wustl.edu/arl/projects/fpx/reconfig.htm">Reconfigurable Network Group at Washington University</a></li>
<li><a  class="external text" title="http://cas.ee.ic.ac.uk">Circuits and Systems Group, Imperial College London</a></li>
<li><a  class="external text" title="http://proteas.ee.duth.gr/index.html">MEANDER FPGA Design Framework from the Democritus University of Thrace (Greece)</a></li>
<li><a  class="external text" title="http://www.eecg.toronto.edu/EECG/RESEARCH/FPGA.html">FPGA Research at the University of Toronto</a></li>
<li><a  class="external text" title="http://www.ece.neu.edu/groups/rcl/index.html">FPGA Research at Northeastern University</a></li>
<li><a  class="external text" title="http://www.icmc.usp.br/~lcr/">FPGA Research at University of Sao Paulo - LCR/ICMC/USP</a></li>
<li><a  class="external text" title="http://reliability.ee.byu.edu/">FPGA Reliability Studies, Brigham Young University</a></li>
<li><a  class="external text" title="http://www.emlabs.info/taxonomy/term/36">FPGA Research Groups</a> - a list of Universities and Research Groups that are engaged in FPGA development.</li>
<li><a  class="external text" title="http://www.ccm.ece.vt.edu">The Virginia Tech Configurable Computing Laboratory</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: See also">edit</a>]</div>
<p><a name="See_also" id="See_also"></a></p>
<h2>See also</h2>
<ul>
<li><a href="/wiki/CPLD.html" title="CPLD">CPLD</a>: Complex Programmable Logic Device</li>
<li><a href="/wiki/FPAA.html" title="FPAA">FPAA</a>: Field Programmable Analog Array</li>
<li><a href="/wiki/VHSIC_Hardware_Description_Language.html" title="VHSIC Hardware Description Language">VHDL</a>: <a href="/wiki/VHSIC.html" title="VHSIC">VHSIC</a> (Very High Speed Integrated Circuit) Hardware Description Language</li>
<li><a href="/wiki/Verilog.html" title="Verilog">Verilog</a>: Hardware Description Language</li>
<li><a href="/wiki/JHDL.html" title="JHDL">JHDL</a>: Java Hardware Description Language</li>
<li><a href="/wiki/Embedded_System_Design_in_an_FPGA.html" title="Embedded System Design in an FPGA">Embedded System Design in an FPGA</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: External links">edit</a>]</div>
<p><a name="External_links" id="External_links"></a></p>
<h2>External links</h2>
<ul>
<li><a  class="external text" title="http://www.eecg.toronto.edu/~jayar/pubs/brown/survey.html">Architecture of FPGAs and CPLDs</a> A Tutorial</li>
<li><a  class="external text" title="http://www.fpga4fun.com/">fpga4fun.com</a> various fpga projects</li>
<li><a  class="external text" title="http://www.opencores.org/">Opencores</a> A set of <a href="/wiki/Open_source.html" title="Open source">open source</a>, <a href="/wiki/IP_core.html" title="IP core">IP cores</a> that can be implemented in FPGAs</li>
<li><a  class="external text" title="http://www.fpgaarcade.com/">FPGA-arcade</a> recreation of old arcade games in FPGAs</li>
<li><a  class="external text" title="http://www.experiment-s.de/index.php?id=77&amp;L=1&amp;L=0">experiment-S</a> recreation of Atari ST, MEGA STE in FPGA</li>
<li><a  class="external text" title="http://www.hackaday.com/entry/1234000970073485/">Minimig</a> Complete Amiga System with FPGAs</li>
<li><a  class="external text" title="http://www.fpgacpu.org/">FPGA-CPU</a> a somewhat outdatded page about creating custom CPUs in FPGA.</li>
<li><a  class="external text" title="http://www.fpga.ch/">FPGA.ch</a> a great site for benchmarking different tools and chips</li>
<li><a  class="external text" title="http://www.synplicity.com/literature/syndicated/">Syndicated</a> a webzine about FPGA &amp; ASIC (from tool maker Synplicity)</li>
<li><a  class="external text" title="http://www.xilinx.com/publications/xcellonline/">XCell</a> ditto from Xilinx</li>
<li><a  class="external text" title="http://www.xess.com/ho03000.html">FPGA tutorials and design examples</a> in VHDL for Xilinx FPGAs and ISE/WebPACK design software.</li>
<li><a  class="external text" title="http://www.fpga-faq.org/">FPGA FAQ</a> A repository for FPGA FAQs. Includes a comp.arch.fpga archive.</li>
<li><a  class="external text" title="http://latticeblogs.typepad.com/">Lattice Blogs</a> Blogs on FPGAs written by Lattice engineers.</li>
</ul>


<!-- Saved in parser cache with key enwiki:pcache:idhash:10969-0!1!0!default!!en!2 and timestamp 20060906010250 -->
<div class="printfooter">
Retrieved from "<a </div>
			<div id="catlinks"><p class='catlinks'><a  title="Special:Categories">Categories</a>: <span dir='ltr'><a  title="Category:Gate arrays">Gate arrays</a></span> | <span dir='ltr'><a  title="Category:Electronic design automation">Electronic design automation</a></span></p></div>			<!-- end content -->
			<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/Field-programmable_gate_array.html">Article</a></li>
				 <li id="ca-talk"><a >Discussion</a></li>
				 <li id="ca-edit"><a >Edit this page</a></li>
				 <li id="ca-history"><a >History</a></li>
		</ul>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a >Sign in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/images/wiki-en.png);" href="/wiki/Main_Page.html" title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage"><a href="/wiki/Main_Page.html">Main Page</a></li>
				<li id="n-portal"><a >Community Portal</a></li>
				<li id="n-Featured-articles"><a >Featured articles</a></li>
				<li id="n-currentevents"><a >Current events</a></li>
				<li id="n-recentchanges"><a >Recent changes</a></li>
				<li id="n-randompage"><a >Random article</a></li>
				<li id="n-help"><a >Help</a></li>
				<li id="n-contact"><a >Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a >Donations</a></li>
			</ul>
		</div>
	</div>
		<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/wiki/Special:Search" id="searchform"><div>
				<input id="searchInput" name="search" type="text" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" value="Search" />
			</div></form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a >What links here</a></li>
				<li id="t-recentchangeslinked"><a >Related changes</a></li>
<li id="t-upload"><a >Upload file</a></li>
<li id="t-specialpages"><a >Special pages</a></li>
				<li id="t-print"><a >Printable version</a></li>				<li id="t-permalink"><a >Permanent link</a></li><li id="t-cite"><a >Cite this article</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>In other languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-de"><a >Deutsch</a></li>
				<li class="interwiki-es"><a >Español</a></li>
				<li class="interwiki-fr"><a >Français</a></li>
				<li class="interwiki-it"><a >Italiano</a></li>
				<li class="interwiki-nl"><a >Nederlands</a></li>
				<li class="interwiki-nn"><a >Norsk (nynorsk)</a></li>
				<li class="interwiki-pl"><a >Polski</a></li>
				<li class="interwiki-pt"><a >Português</a></li>
				<li class="interwiki-ro"><a >Română</a></li>
				<li class="interwiki-sk"><a >Slovenčina</a></li>
				<li class="interwiki-sv"><a >Svenska</a></li>
				<li class="interwiki-zh"><a >中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a ><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="MediaWiki" /></a></div>
				<div id="f-copyrightico"><a ><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
				<li id="lastmod"> This page was last modified 02:40, 5 September 2006.</li>
				<li id="copyright">All text is available under the terms of the <a class='internal'  title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal'  title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the Wikimedia Foundation, Inc.<br /></li>
				<li id="privacy"><a  title="wikimedia:Privacy policy">Privacy policy</a></li>
				<li id="about"><a  title="Wikipedia:About">About Wikipedia</a></li>
				<li id="disclaimer"><a  title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
		
	
		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
</div>
<!-- Served by srv54 in 0.100 secs. --></body></html>
