ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_iir_lattice_q15.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c"
  20              		.section	.text.arm_iir_lattice_q15,"ax",%progbits
  21              		.align	1
  22              		.global	arm_iir_lattice_q15
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_iir_lattice_q15:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * Title:        arm_iir_lattice_q15.c
   4:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * Description:  Q15 IIR lattice filter processing function
   5:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  *
   6:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * $Date:        27. January 2017
   7:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  *
   9:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** /*
  12:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  *
  14:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  *
  16:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * You may obtain a copy of the License at
  19:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  *
  20:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  *
  22:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * limitations under the License.
  27:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  */
  28:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  29:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 2


  30:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  31:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** /**
  32:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * @ingroup groupFilters
  33:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  */
  34:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  35:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** /**
  36:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * @addtogroup IIR_Lattice
  37:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * @{
  38:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  */
  39:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  40:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** /**
  41:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * @brief Processing function for the Q15 IIR lattice filter.
  42:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * @param[in] *S points to an instance of the Q15 IIR lattice structure.
  43:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * @param[in] *pSrc points to the block of input data.
  44:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * @param[out] *pDst points to the block of output data.
  45:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * @param[in] blockSize number of samples to process.
  46:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * @return none.
  47:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  *
  48:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * @details
  49:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * <b>Scaling and Overflow Behavior:</b>
  50:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * \par
  51:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * The function is implemented using a 64-bit internal accumulator.
  52:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * Both coefficients and state variables are represented in 1.15 format and multiplications yield a
  53:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
  54:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * There is no risk of internal overflow with this approach and the full precision of intermediate 
  55:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * After all additions have been performed, the accumulator is truncated to 34.15 format by discard
  56:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  * Lastly, the accumulator is saturated to yield a result in 1.15 format.
  57:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****  */
  58:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  59:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** void arm_iir_lattice_q15(
  60:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   const arm_iir_lattice_instance_q15 * S,
  61:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q15_t * pSrc,
  62:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q15_t * pDst,
  63:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   uint32_t blockSize)
  64:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** {
  30              		.loc 1 64 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 32
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 64 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 89B0     		sub	sp, sp, #36
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 72
  50 0006 8146     		mov	r9, r0
  51 0008 0292     		str	r2, [sp, #8]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 3


  65:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  66:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  67:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #if defined (ARM_MATH_DSP)
  68:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  69:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
  70:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  71:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q31_t fcurr, fnext, gcurr = 0, gnext;          /* Temporary variables for lattice stages */
  52              		.loc 1 71 3 is_stmt 1 view .LVU2
  53              	.LVL1:
  72:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q15_t gnext1, gnext2;                          /* Temporary variables for lattice stages */
  54              		.loc 1 72 3 view .LVU3
  73:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   uint32_t stgCnt;                               /* Temporary variables for counts */
  55              		.loc 1 73 3 view .LVU4
  74:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q63_t acc;                                     /* Accumlator */
  56              		.loc 1 74 3 view .LVU5
  75:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   uint32_t blkCnt, tapCnt;                       /* Temporary variables for counts */
  57              		.loc 1 75 3 view .LVU6
  76:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q15_t *px1, *px2, *pk, *pv;                    /* temporary pointers for state and coef */
  58              		.loc 1 76 3 view .LVU7
  77:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   uint32_t numStages = S->numStages;             /* number of stages */
  59              		.loc 1 77 3 view .LVU8
  60              		.loc 1 77 25 is_stmt 0 view .LVU9
  61 000a 0288     		ldrh	r2, [r0]
  62              	.LVL2:
  63              		.loc 1 77 25 view .LVU10
  64 000c 0692     		str	r2, [sp, #24]
  65              	.LVL3:
  78:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q15_t *pState;                                 /* State pointer */
  66              		.loc 1 78 3 is_stmt 1 view .LVU11
  79:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q15_t *pStateCurnt;                            /* State current pointer */
  67              		.loc 1 79 3 view .LVU12
  80:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q15_t out;                                     /* Temporary variable for output */
  68              		.loc 1 80 3 view .LVU13
  81:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q31_t v;                                       /* Temporary variable for ladder coefficient */
  69              		.loc 1 81 3 view .LVU14
  82:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #ifdef UNALIGNED_SUPPORT_DISABLE
  83:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 	q15_t v1, v2;
  84:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #endif
  85:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  86:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  87:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   blkCnt = blockSize;
  70              		.loc 1 87 3 view .LVU15
  88:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  89:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   pState = &S->pState[0];
  71              		.loc 1 89 3 view .LVU16
  72              		.loc 1 89 12 is_stmt 0 view .LVU17
  73 000e 4068     		ldr	r0, [r0, #4]
  74              	.LVL4:
  90:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  91:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   /* Sample processing */
  92:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   while (blkCnt > 0U)
  75              		.loc 1 92 3 is_stmt 1 view .LVU18
  76 0010 0193     		str	r3, [sp, #4]
  77 0012 0A46     		mov	r2, r1
  78              	.LVL5:
  79              		.loc 1 92 3 is_stmt 0 view .LVU19
  80 0014 CB46     		mov	fp, r9
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 4


  81 0016 0793     		str	r3, [sp, #28]
  82              		.loc 1 92 9 view .LVU20
  83 0018 A3E0     		b	.L2
  84              	.LVL6:
  85              	.L4:
  93:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   {
  94:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Read Sample from input buffer */
  95:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* fN(n) = x(n) */
  96:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     fcurr = *pSrc++;
  97:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
  98:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Initialize state read pointer */
  99:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     px1 = pState;
 100:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Initialize state write pointer */
 101:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     px2 = pState;
 102:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Set accumulator to zero */
 103:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     acc = 0;
 104:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Initialize Ladder coeff pointer */
 105:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     pv = &S->pvCoeffs[0];
 106:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Initialize Reflection coeff pointer */
 107:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     pk = &S->pkCoeffs[0];
 108:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 109:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 110:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Process sample for first tap */
 111:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     gcurr = *px1++;
 112:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 113:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     fnext = fcurr - (((q31_t) gcurr * (*pk)) >> 15);
 114:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     fnext = __SSAT(fnext, 16);
 115:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 116:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     gnext = (((q31_t) fnext * (*pk++)) >> 15) + gcurr;
 117:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     gnext = __SSAT(gnext, 16);
 118:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* write gN(n) into state for next sample processing */
 119:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *px2++ = (q15_t) gnext;
 120:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* y(n) += gN(n) * vN  */
 121:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     acc += (q31_t) ((gnext * (*pv++)));
 122:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 123:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 124:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Update f values for next coefficient processing */
 125:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     fcurr = fnext;
 126:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 127:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Loop unrolling.  Process 4 taps at a time. */
 128:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     tapCnt = (numStages - 1U) >> 2;
 129:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 130:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     while (tapCnt > 0U)
 131:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     {
 132:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 133:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Process sample for 2nd, 6th ...taps */
 134:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Read gN-2(n-1) from state buffer */
 135:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gcurr = *px1++;
  86              		.loc 1 135 7 is_stmt 1 view .LVU21
  87              		.loc 1 135 15 is_stmt 0 view .LVU22
  88 001a B4F90020 		ldrsh	r2, [r4]
  89              	.LVL7:
 136:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Process sample for 2nd, 6th .. taps */
 137:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* fN-2(n) = fN-1(n) - kN-1 * gN-2(n-1) */
 138:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fnext = fcurr - (((q31_t) gcurr * (*pk)) >> 15);
  90              		.loc 1 138 7 is_stmt 1 view .LVU23
  91              		.loc 1 138 42 is_stmt 0 view .LVU24
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 5


  92 001e B7F900C0 		ldrsh	ip, [r7]
  93              		.loc 1 138 39 view .LVU25
  94 0022 02FB0CFE 		mul	lr, r2, ip
  95              		.loc 1 138 13 view .LVU26
  96 0026 A3EBEE33 		sub	r3, r3, lr, asr #15
  97              	.LVL8:
 139:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fnext = __SSAT(fnext, 16);
  98              		.loc 1 139 7 is_stmt 1 view .LVU27
  99              	.LBB21:
 100              		.loc 1 139 15 view .LVU28
 101              		.loc 1 139 15 view .LVU29
 102              		.syntax unified
 103              	@ 139 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 104 002a 03F30F03 		ssat r3, #16, r3
 105              	@ 0 "" 2
 106              	.LVL9:
 107              		.loc 1 139 15 view .LVU30
 108              		.loc 1 139 15 is_stmt 0 view .LVU31
 109              		.thumb
 110              		.syntax unified
 111              	.LBE21:
 140:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* gN-1(n) = kN-1 * fN-2(n) + gN-2(n-1) */
 141:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext = (((q31_t) fnext * (*pk++)) >> 15) + gcurr;
 112              		.loc 1 141 7 is_stmt 1 view .LVU32
 113              		.loc 1 141 31 is_stmt 0 view .LVU33
 114 002e 03FB0CFC 		mul	ip, r3, ip
 115              		.loc 1 141 13 view .LVU34
 116 0032 02EBEC32 		add	r2, r2, ip, asr #15
 117              	.LVL10:
 142:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext1 = (q15_t) __SSAT(gnext, 16);
 118              		.loc 1 142 7 is_stmt 1 view .LVU35
 119              	.LBB22:
 120              		.loc 1 142 24 view .LVU36
 121              		.loc 1 142 24 view .LVU37
 122              		.syntax unified
 123              	@ 142 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 124 0036 02F30F02 		ssat r2, #16, r2
 125              	@ 0 "" 2
 126              	.LVL11:
 127              		.loc 1 142 24 view .LVU38
 128              		.thumb
 129              		.syntax unified
 130              	.LBE22:
 131              		.loc 1 142 14 is_stmt 0 view .LVU39
 132 003a 12B2     		sxth	r2, r2
 133              	.LVL12:
 143:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* write gN-1(n) into state */
 144:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       *px2++ = (q15_t) gnext1;
 134              		.loc 1 144 7 is_stmt 1 view .LVU40
 135              		.loc 1 144 14 is_stmt 0 view .LVU41
 136 003c 2A80     		strh	r2, [r5]	@ movhi
 137              	.LVL13:
 145:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 146:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 147:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Process sample for 3nd, 7th ...taps */
 148:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Read gN-3(n-1) from state */
 149:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gcurr = *px1++;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 6


 138              		.loc 1 149 7 is_stmt 1 view .LVU42
 139              		.loc 1 149 15 is_stmt 0 view .LVU43
 140 003e B4F90290 		ldrsh	r9, [r4, #2]
 141              	.LVL14:
 150:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Process sample for 3rd, 7th .. taps */
 151:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* fN-3(n) = fN-2(n) - kN-2 * gN-3(n-1) */
 152:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fcurr = fnext - (((q31_t) gcurr * (*pk)) >> 15);
 142              		.loc 1 152 7 is_stmt 1 view .LVU44
 143              		.loc 1 152 42 is_stmt 0 view .LVU45
 144 0042 B7F902C0 		ldrsh	ip, [r7, #2]
 145              		.loc 1 152 39 view .LVU46
 146 0046 09FB0CFE 		mul	lr, r9, ip
 147              		.loc 1 152 13 view .LVU47
 148 004a A3EBEE33 		sub	r3, r3, lr, asr #15
 149              	.LVL15:
 153:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fcurr = __SSAT(fcurr, 16);
 150              		.loc 1 153 7 is_stmt 1 view .LVU48
 151              	.LBB23:
 152              		.loc 1 153 15 view .LVU49
 153              		.loc 1 153 15 view .LVU50
 154              		.syntax unified
 155              	@ 153 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 156 004e 03F30F03 		ssat r3, #16, r3
 157              	@ 0 "" 2
 158              	.LVL16:
 159              		.loc 1 153 15 view .LVU51
 160              		.loc 1 153 15 is_stmt 0 view .LVU52
 161              		.thumb
 162              		.syntax unified
 163              	.LBE23:
 154:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* gN-2(n) = kN-2 * fN-3(n) + gN-3(n-1) */
 155:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext = (((q31_t) fcurr * (*pk++)) >> 15) + gcurr;
 164              		.loc 1 155 7 is_stmt 1 view .LVU53
 165              		.loc 1 155 31 is_stmt 0 view .LVU54
 166 0052 03FB0CFC 		mul	ip, r3, ip
 167              		.loc 1 155 13 view .LVU55
 168 0056 09EBEC39 		add	r9, r9, ip, asr #15
 169              	.LVL17:
 156:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext2 = (q15_t) __SSAT(gnext, 16);
 170              		.loc 1 156 7 is_stmt 1 view .LVU56
 171              	.LBB24:
 172              		.loc 1 156 24 view .LVU57
 173              		.loc 1 156 24 view .LVU58
 174              		.syntax unified
 175              	@ 156 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 176 005a 09F30F09 		ssat r9, #16, r9
 177              	@ 0 "" 2
 178              	.LVL18:
 179              		.loc 1 156 24 view .LVU59
 180              		.thumb
 181              		.syntax unified
 182              	.LBE24:
 183              		.loc 1 156 14 is_stmt 0 view .LVU60
 184 005e 0FFA89F9 		sxth	r9, r9
 185              	.LVL19:
 157:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* write gN-2(n) into state */
 158:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       *px2++ = (q15_t) gnext2;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 7


 186              		.loc 1 158 7 is_stmt 1 view .LVU61
 187              		.loc 1 158 14 is_stmt 0 view .LVU62
 188 0062 A5F80290 		strh	r9, [r5, #2]	@ movhi
 189              	.LVL20:
 159:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 160:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Read vN-1 and vN-2 at a time */
 161:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 162:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 163:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       v = *__SIMD32(pv)++;
 190              		.loc 1 163 7 is_stmt 1 view .LVU63
 191              		.loc 1 163 9 is_stmt 0 view .LVU64
 192 0066 C646     		mov	lr, r8
 193 0068 5EF808CB 		ldr	ip, [lr], #8
 194              	.LVL21:
 164:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 165:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #else
 166:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 167:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 	  v1 = *pv++;
 168:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 	  v2 = *pv++;
 169:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 170:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 171:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 172:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 	  v = __PKHBT(v1, v2, 16);
 173:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 174:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #else
 175:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 176:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 	  v = __PKHBT(v2, v1, 16);
 177:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 178:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #endif	/* 	#ifndef ARM_MATH_BIG_ENDIAN		*/
 179:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 180:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #endif	/*	#ifndef UNALIGNED_SUPPORT_DISABLE */
 181:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 182:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 183:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Pack gN-1(n) and gN-2(n) */
 184:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 185:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #ifndef  ARM_MATH_BIG_ENDIAN
 186:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 187:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext = __PKHBT(gnext1, gnext2, 16);
 195              		.loc 1 187 7 is_stmt 1 view .LVU65
 196              	.LBB25:
 197              		.loc 1 187 15 view .LVU66
 198              		.loc 1 187 15 view .LVU67
 199              		.syntax unified
 200              	@ 187 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 201 006c C2EA0942 		pkhbt r2, r2, r9, lsl #16
 202              	@ 0 "" 2
 203              	.LVL22:
 204              		.loc 1 187 15 view .LVU68
 205              		.loc 1 187 15 is_stmt 0 view .LVU69
 206              		.thumb
 207              		.syntax unified
 208              	.LBE25:
 188:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 189:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #else
 190:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 191:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext = __PKHBT(gnext2, gnext1, 16);
 192:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 8


 193:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #endif /*   #ifndef  ARM_MATH_BIG_ENDIAN    */
 194:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 195:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* y(n) += gN-1(n) * vN-1  */
 196:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* process for gN-5(n) * vN-5, gN-9(n) * vN-9 ... */
 197:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* y(n) += gN-2(n) * vN-2  */
 198:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* process for gN-6(n) * vN-6, gN-10(n) * vN-10 ... */
 199:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       acc = __SMLALD(gnext, v, acc);
 209              		.loc 1 199 7 is_stmt 1 view .LVU70
 210              	.LBB26:
 211              	.LBI26:
 212              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 9


  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 10


 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 11


 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 12


 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 13


 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 14


 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 15


 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 16


 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 17


 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 18


 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 19


 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 20


 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 21


 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 22


 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 23


 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 24


 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 25


 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 966:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 973:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 996:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1006:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1009:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1010:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
1011:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
1012:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1013:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
1015:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 26


1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1019:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1020:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
1028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1034:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1036:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
1039:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
1040:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1044:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
1052:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1055:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1063:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1064:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
1067:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1071:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 27


1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1084:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
1085:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1087:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1090:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1099:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
1100:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1104:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1105:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1106:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1107:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1108:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
1109:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1110:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
1112:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
1114:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1118:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1119:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
1120:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1123:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
1124:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1125:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1127:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
1128:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1129:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 28


1130:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
1135:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
1136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1137:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1138:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
1139:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1140:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
1143:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1144:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1145:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1146:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1147:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1148:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
1151:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1152:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1153:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
1156:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1157:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1159:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1161:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
1162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1164:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1165:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
1166:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1167:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
1168:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1172:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1173:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1174:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
1175:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
1176:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
1177:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1178:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
1179:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 29


1187:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1188:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
1191:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
1193:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1194:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
1195:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1199:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1200:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
1201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
1202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1203:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1204:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
1205:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1208:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
1209:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1213:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
1216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
1217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
1220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
1224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1226:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1228:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1229:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
1231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
1232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1234:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
1235:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1236:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1237:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1238:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1239:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1240:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1241:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1242:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
1243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 30


1244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1245:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1246:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
1247:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1248:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
1249:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1250:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1253:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1254:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1255:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1256:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
1258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
1259:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1260:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1261:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
1262:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1263:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
1264:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
1269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
1270:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
1273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1274:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
1275:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1276:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1277:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1278:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1279:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
1280:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
1281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1282:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1283:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
1284:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1285:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1286:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1287:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
1288:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1289:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1290:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1291:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1292:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1293:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1294:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
1295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
1296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1297:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1298:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
1299:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1300:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 31


1301:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1302:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
1303:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1304:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1305:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1308:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
1310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
1311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1312:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1313:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
1314:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
1316:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1319:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
1322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
1323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1324:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1325:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
1326:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1327:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
1328:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1329:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1330:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1331:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1332:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
1334:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
1335:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
1336:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1337:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1338:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
1339:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
1341:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1342:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1343:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1344:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1345:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
1346:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
1347:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1348:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1349:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
1350:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1351:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1352:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1353:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
1354:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1355:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 32


1358:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1359:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1360:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
1361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
1362:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1364:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
1365:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1366:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1367:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1368:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
1369:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1370:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1371:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1372:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1373:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1374:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1375:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
1376:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
1377:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1378:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1379:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
1380:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1381:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
1382:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1384:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1385:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1386:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1387:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
1388:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
1389:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1390:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1391:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
1392:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1393:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
1394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1395:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1397:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1398:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1399:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1401:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1402:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1403:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1404:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
1407:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1408:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1409:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1410:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
1412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1413:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1414:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 33


1415:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1416:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1417:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1418:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
1419:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1420:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1421:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1422:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
1423:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1424:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1425:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1427:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
1428:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
1430:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1431:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
1434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1435:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1436:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
1437:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1438:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1439:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1440:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1441:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1442:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1443:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
1444:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1445:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1446:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1447:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1448:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1449:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1450:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
1452:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1453:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1454:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1456:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
1457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1458:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1459:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
1460:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1461:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1462:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1463:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1464:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1465:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1466:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
1467:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1468:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1470:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1471:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 34


1472:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1474:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1475:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
1478:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1479:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1480:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
1481:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1482:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1483:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1484:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1485:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1486:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
1487:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1488:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1489:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1491:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1492:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1493:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
1494:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1495:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1496:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
1499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1500:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1501:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
1502:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1503:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1504:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1505:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1507:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1508:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1509:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
1510:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1511:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1512:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1514:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1515:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1516:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1517:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
1518:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1519:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
1522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1523:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1524:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
1525:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1526:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1527:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1528:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 35


1529:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
1532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1533:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1535:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1537:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
1540:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1541:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1542:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1543:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1544:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
1545:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
1546:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1547:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
1548:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1549:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1550:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1551:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1552:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1553:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1554:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
1555:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1556:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1557:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1558:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1559:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1560:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1561:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
1562:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1563:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1564:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
1566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
1567:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1568:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
1569:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1570:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1571:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1572:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1573:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1574:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
1575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1576:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1577:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1579:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1580:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1581:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
1585:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 36


1586:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
1587:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1588:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
1589:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1590:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1591:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1592:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
1593:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1594:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1595:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1596:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
1597:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1598:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1599:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
1601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1603:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1604:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
1605:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1606:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1607:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1608:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1609:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1610:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
1611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
1612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
1613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
1615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1617:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1618:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
1619:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1620:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1621:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1622:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
1623:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1624:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
1625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1626:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1627:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
1628:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1629:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1630:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1631:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1632:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
1633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1634:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1635:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1636:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1637:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1638:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
1639:Drivers/CMSIS/Include/cmsis_gcc.h **** */
1640:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1641:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1642:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 37


1643:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1645:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1647:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1650:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1651:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1653:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1655:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1658:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1661:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1662:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1663:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1665:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1666:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1669:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1670:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1671:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1672:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1673:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1674:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1675:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1676:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1677:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1678:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1679:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1680:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1681:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1682:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1683:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1684:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1685:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1686:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1689:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1690:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1693:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1694:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1697:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1698:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 38


1700:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1701:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1702:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1703:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1705:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1706:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1707:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1708:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1709:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1710:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1711:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1712:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1713:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1714:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1716:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1717:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1718:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1719:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1720:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1721:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1722:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1723:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1724:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1725:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1726:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1727:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1728:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1729:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1730:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1731:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1734:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1736:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1737:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1738:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1739:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1741:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1742:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1743:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1744:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1745:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1751:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1754:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1755:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 39


1757:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1758:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1759:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1762:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1763:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1764:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1765:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1766:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1767:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1768:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1769:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1770:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1771:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1772:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1773:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1774:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1776:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1777:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1778:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1781:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1782:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1783:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1785:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1786:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1787:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1789:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1790:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1791:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1792:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1793:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1794:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1795:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1799:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1802:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1803:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1804:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1805:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1806:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1807:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1809:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1810:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1811:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 40


1814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1815:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1816:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1817:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1818:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1819:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1820:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1821:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1822:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1823:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1825:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1826:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1827:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1828:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1829:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1830:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1831:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1832:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1833:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1834:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1835:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1837:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1838:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1839:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1840:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1841:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1842:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1843:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1845:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1846:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1847:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1848:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1849:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1850:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1853:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1854:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1855:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1856:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1857:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1858:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1859:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1860:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1861:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1862:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1863:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1864:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1865:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1866:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1867:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1868:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1869:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1870:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 41


1871:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1872:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1873:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1874:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1875:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1879:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1881:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1882:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1883:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1884:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1885:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1886:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1887:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1888:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1889:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1890:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1893:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1894:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1895:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1896:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1897:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1898:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1899:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1901:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1902:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1903:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1905:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1906:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1907:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1909:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1910:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1911:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1913:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1914:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1915:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1916:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1917:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1918:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1919:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1920:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1921:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1922:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1923:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1924:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1925:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1926:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1927:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 42


1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1929:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1930:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1932:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1935:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1937:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1938:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1939:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1941:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1942:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1943:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1944:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1945:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1946:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1949:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT16(ARG1, ARG2) \
1950:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1951:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1952:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1953:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1954:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1955:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1957:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT16(ARG1, ARG2) \
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1959:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1961:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1963:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1965:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1967:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1968:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1969:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1971:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1972:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1973:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1974:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1975:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1976:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1977:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1979:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1980:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 43


1985:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1986:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1987:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1988:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1989:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate)
1990:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1991:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1992:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
1993:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
1994:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
1995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTB16(__ROR(op1, rotate)) ;
1996:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1997:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1998:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1999:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2000:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
2001:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2002:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2005:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2006:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2008:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
2009:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2010:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2011:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
2012:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtab16 %0, %1, %2, ROR %3" : "=r" (result) : "r" (op1) , "r" (op2) , "i" (rot
2013:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
2014:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTAB16(op1, __ROR(op2, rotate));
2015:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
2016:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
2017:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2018:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2019:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
2021:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2022:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2023:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2025:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2026:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
2029:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2030:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2033:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2034:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
2037:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2038:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2041:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 44


2042:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2043:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
2045:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2046:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2047:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2049:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2050:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2051:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
 213              		.loc 2 2052 31 view .LVU71
 214              	.LBB27:
2053:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2054:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
 215              		.loc 2 2054 3 view .LVU72
2055:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
2056:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
2057:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
2058:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
 216              		.loc 2 2058 3 view .LVU73
2059:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2060:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2061:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
 217              		.loc 2 2061 3 view .LVU74
 218              		.syntax unified
 219              	@ 2061 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 220 0070 C2FBCC10 		smlald r1, r0, r2, ip
 221              	@ 0 "" 2
 222              	.LVL23:
2062:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
2063:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2064:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2065:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2066:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
 223              		.loc 2 2066 3 view .LVU75
 224              		.loc 2 2066 3 is_stmt 0 view .LVU76
 225              		.thumb
 226              		.syntax unified
 227              	.LBE27:
 228              	.LBE26:
 200:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 201:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 202:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Process sample for 4th, 8th ...taps */
 203:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Read gN-4(n-1) from state */
 204:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gcurr = *px1++;
 229              		.loc 1 204 7 is_stmt 1 view .LVU77
 230              		.loc 1 204 15 is_stmt 0 view .LVU78
 231 0074 B4F904C0 		ldrsh	ip, [r4, #4]
 232              	.LVL24:
 205:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Process sample for 4th, 8th .. taps */
 206:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* fN-4(n) = fN-3(n) - kN-3 * gN-4(n-1) */
 207:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fnext = fcurr - (((q31_t) gcurr * (*pk)) >> 15);
 233              		.loc 1 207 7 is_stmt 1 view .LVU79
 234              		.loc 1 207 42 is_stmt 0 view .LVU80
 235 0078 B7F90490 		ldrsh	r9, [r7, #4]
 236              	.LVL25:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 45


 237              		.loc 1 207 39 view .LVU81
 238 007c 0CFB09F2 		mul	r2, ip, r9
 239              	.LVL26:
 240              		.loc 1 207 13 view .LVU82
 241 0080 A3EBE233 		sub	r3, r3, r2, asr #15
 242              	.LVL27:
 208:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fnext = __SSAT(fnext, 16);
 243              		.loc 1 208 7 is_stmt 1 view .LVU83
 244              	.LBB28:
 245              		.loc 1 208 15 view .LVU84
 246              		.loc 1 208 15 view .LVU85
 247              		.syntax unified
 248              	@ 208 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 249 0084 03F30F03 		ssat r3, #16, r3
 250              	@ 0 "" 2
 251              	.LVL28:
 252              		.loc 1 208 15 view .LVU86
 253              		.loc 1 208 15 is_stmt 0 view .LVU87
 254              		.thumb
 255              		.syntax unified
 256              	.LBE28:
 209:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* gN-3(n) = kN-3 * fN-1(n) + gN-1(n-1) */
 210:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext = (((q31_t) fnext * (*pk++)) >> 15) + gcurr;
 257              		.loc 1 210 7 is_stmt 1 view .LVU88
 258              		.loc 1 210 31 is_stmt 0 view .LVU89
 259 0088 03FB09F9 		mul	r9, r3, r9
 260              		.loc 1 210 13 view .LVU90
 261 008c 0CEBE93C 		add	ip, ip, r9, asr #15
 262              	.LVL29:
 211:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext1 = (q15_t) __SSAT(gnext, 16);
 263              		.loc 1 211 7 is_stmt 1 view .LVU91
 264              	.LBB29:
 265              		.loc 1 211 24 view .LVU92
 266              		.loc 1 211 24 view .LVU93
 267              		.syntax unified
 268              	@ 211 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 269 0090 0CF30F0C 		ssat ip, #16, ip
 270              	@ 0 "" 2
 271              	.LVL30:
 272              		.loc 1 211 24 view .LVU94
 273              		.thumb
 274              		.syntax unified
 275              	.LBE29:
 276              		.loc 1 211 14 is_stmt 0 view .LVU95
 277 0094 0FFA8CFC 		sxth	ip, ip
 278              	.LVL31:
 212:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* write  gN-3(n) for the next sample process */
 213:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       *px2++ = (q15_t) gnext1;
 279              		.loc 1 213 7 is_stmt 1 view .LVU96
 280              		.loc 1 213 14 is_stmt 0 view .LVU97
 281 0098 A5F804C0 		strh	ip, [r5, #4]	@ movhi
 282              	.LVL32:
 214:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 215:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 216:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Process sample for 5th, 9th ...taps */
 217:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Read gN-5(n-1) from state */
 218:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gcurr = *px1++;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 46


 283              		.loc 1 218 7 is_stmt 1 view .LVU98
 284              		.loc 1 218 19 is_stmt 0 view .LVU99
 285 009c 04F10809 		add	r9, r4, #8
 286              	.LVL33:
 287              		.loc 1 218 15 view .LVU100
 288 00a0 B4F90640 		ldrsh	r4, [r4, #6]
 289              	.LVL34:
 219:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Process sample for 5th, 9th .. taps */
 220:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* fN-5(n) = fN-4(n) - kN-4 * gN-5(n-1) */
 221:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fcurr = fnext - (((q31_t) gcurr * (*pk)) >> 15);
 290              		.loc 1 221 7 is_stmt 1 view .LVU101
 291              		.loc 1 221 42 is_stmt 0 view .LVU102
 292 00a4 B7F906A0 		ldrsh	r10, [r7, #6]
 293              		.loc 1 221 39 view .LVU103
 294 00a8 04FB0AF2 		mul	r2, r4, r10
 295              		.loc 1 221 13 view .LVU104
 296 00ac A3EBE233 		sub	r3, r3, r2, asr #15
 297              	.LVL35:
 222:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fcurr = __SSAT(fcurr, 16);
 298              		.loc 1 222 7 is_stmt 1 view .LVU105
 299              	.LBB30:
 300              		.loc 1 222 15 view .LVU106
 301              		.loc 1 222 15 view .LVU107
 302              		.syntax unified
 303              	@ 222 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 304 00b0 03F30F02 		ssat r2, #16, r3
 305              	@ 0 "" 2
 306              		.thumb
 307              		.syntax unified
 308 00b4 1346     		mov	r3, r2
 309              	.LVL36:
 310              		.loc 1 222 15 view .LVU108
 311              		.loc 1 222 15 is_stmt 0 view .LVU109
 312              	.LBE30:
 223:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* gN-4(n) = kN-4 * fN-5(n) + gN-5(n-1) */
 224:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext = (((q31_t) fcurr * (*pk++)) >> 15) + gcurr;
 313              		.loc 1 224 7 is_stmt 1 view .LVU110
 314              		.loc 1 224 37 is_stmt 0 view .LVU111
 315 00b6 0837     		adds	r7, r7, #8
 316              	.LVL37:
 317              		.loc 1 224 31 view .LVU112
 318 00b8 02FB0AFA 		mul	r10, r2, r10
 319              		.loc 1 224 13 view .LVU113
 320 00bc 04EBEA34 		add	r4, r4, r10, asr #15
 321              	.LVL38:
 225:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext2 = (q15_t) __SSAT(gnext, 16);
 322              		.loc 1 225 7 is_stmt 1 view .LVU114
 323              	.LBB31:
 324              		.loc 1 225 24 view .LVU115
 325              		.loc 1 225 24 view .LVU116
 326              		.syntax unified
 327              	@ 225 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 328 00c0 04F30F04 		ssat r4, #16, r4
 329              	@ 0 "" 2
 330              	.LVL39:
 331              		.loc 1 225 24 view .LVU117
 332              		.thumb
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 47


 333              		.syntax unified
 334              	.LBE31:
 335              		.loc 1 225 14 is_stmt 0 view .LVU118
 336 00c4 24B2     		sxth	r4, r4
 337              	.LVL40:
 226:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* write      gN-4(n) for the next sample process */
 227:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       *px2++ = (q15_t) gnext2;
 338              		.loc 1 227 7 is_stmt 1 view .LVU119
 339              		.loc 1 227 11 is_stmt 0 view .LVU120
 340 00c6 05F10802 		add	r2, r5, #8
 341              	.LVL41:
 342              		.loc 1 227 14 view .LVU121
 343 00ca EC80     		strh	r4, [r5, #6]	@ movhi
 344              	.LVL42:
 228:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 229:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Read vN-3 and vN-4 at a time */
 230:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 231:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 232:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       v = *__SIMD32(pv)++;
 345              		.loc 1 232 7 is_stmt 1 view .LVU122
 346              		.loc 1 232 9 is_stmt 0 view .LVU123
 347 00cc D8F80450 		ldr	r5, [r8, #4]
 348              	.LVL43:
 233:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 234:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #else
 235:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 236:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 	  v1 = *pv++;
 237:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 	  v2 = *pv++;
 238:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 239:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 240:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 241:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 	  v = __PKHBT(v1, v2, 16);
 242:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 243:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #else
 244:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 245:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 	  v = __PKHBT(v2, v1, 16);
 246:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 247:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #endif	/* #ifndef ARM_MATH_BIG_ENDIAN	 */
 248:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 249:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #endif	/*	#ifndef UNALIGNED_SUPPORT_DISABLE */
 250:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 251:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 252:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Pack gN-3(n) and gN-4(n) */
 253:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #ifndef  ARM_MATH_BIG_ENDIAN
 254:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 255:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext = __PKHBT(gnext1, gnext2, 16);
 349              		.loc 1 255 7 is_stmt 1 view .LVU124
 350              	.LBB32:
 351              		.loc 1 255 15 view .LVU125
 352              		.loc 1 255 15 view .LVU126
 353              		.syntax unified
 354              	@ 255 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 355 00d0 CCEA0444 		pkhbt r4, ip, r4, lsl #16
 356              	@ 0 "" 2
 357              	.LVL44:
 358              		.loc 1 255 15 view .LVU127
 359              		.loc 1 255 15 is_stmt 0 view .LVU128
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 48


 360              		.thumb
 361              		.syntax unified
 362              	.LBE32:
 256:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 257:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #else
 258:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 259:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext = __PKHBT(gnext2, gnext1, 16);
 260:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 261:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #endif /*      #ifndef  ARM_MATH_BIG_ENDIAN    */
 262:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 263:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* y(n) += gN-4(n) * vN-4  */
 264:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* process for gN-8(n) * vN-8, gN-12(n) * vN-12 ... */
 265:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* y(n) += gN-3(n) * vN-3  */
 266:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* process for gN-7(n) * vN-7, gN-11(n) * vN-11 ... */
 267:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       acc = __SMLALD(gnext, v, acc);
 363              		.loc 1 267 7 is_stmt 1 view .LVU129
 364              	.LBB33:
 365              	.LBI33:
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 366              		.loc 2 2052 31 view .LVU130
 367              	.LBB34:
2054:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 368              		.loc 2 2054 3 view .LVU131
2058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369              		.loc 2 2058 3 view .LVU132
2061:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 370              		.loc 2 2061 3 view .LVU133
 371              		.syntax unified
 372              	@ 2061 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 373 00d4 C4FBC510 		smlald r1, r0, r4, r5
 374              	@ 0 "" 2
 375              	.LVL45:
 376              		.loc 2 2066 3 view .LVU134
 377              		.loc 2 2066 3 is_stmt 0 view .LVU135
 378              		.thumb
 379              		.syntax unified
 380              	.LBE34:
 381              	.LBE33:
 268:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 269:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       tapCnt--;
 382              		.loc 1 269 7 is_stmt 1 view .LVU136
 383              		.loc 1 269 13 is_stmt 0 view .LVU137
 384 00d8 013E     		subs	r6, r6, #1
 385              	.LVL46:
 232:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 386              		.loc 1 232 24 view .LVU138
 387 00da F046     		mov	r8, lr
 227:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 388              		.loc 1 227 11 view .LVU139
 389 00dc 1546     		mov	r5, r2
 390              	.LVL47:
 218:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Process sample for 5th, 9th .. taps */
 391              		.loc 1 218 19 view .LVU140
 392 00de 4C46     		mov	r4, r9
 393              	.LVL48:
 394              	.L3:
 130:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 49


 395              		.loc 1 130 19 is_stmt 1 view .LVU141
 396 00e0 002E     		cmp	r6, #0
 397 00e2 9AD1     		bne	.L4
 270:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 271:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     }
 272:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 273:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     fnext = fcurr;
 274:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 275:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* If the filter length is not a multiple of 4, compute the remaining filter taps */
 276:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     tapCnt = (numStages - 1U) % 0x4U;
 398              		.loc 1 276 12 is_stmt 0 view .LVU142
 399 00e4 4646     		mov	r6, r8
 400              	.LVL49:
 401              		.loc 1 276 12 view .LVU143
 402 00e6 DDF80CE0 		ldr	lr, [sp, #12]
 403 00ea 049A     		ldr	r2, [sp, #16]
 404 00ec DDF81490 		ldr	r9, [sp, #20]
 273:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 405              		.loc 1 273 5 is_stmt 1 view .LVU144
 406              	.LVL50:
 407              		.loc 1 276 5 view .LVU145
 408              		.loc 1 276 12 is_stmt 0 view .LVU146
 409 00f0 0EF0030E 		and	lr, lr, #3
 410              	.LVL51:
 277:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 278:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     while (tapCnt > 0U)
 411              		.loc 1 278 5 is_stmt 1 view .LVU147
 412 00f4 BC46     		mov	ip, r7
 413 00f6 7746     		mov	r7, lr
 414              	.LVL52:
 415              		.loc 1 278 5 is_stmt 0 view .LVU148
 416 00f8 E646     		mov	lr, ip
 417              	.LVL53:
 418              		.loc 1 278 11 view .LVU149
 419 00fa 1BE0     		b	.L5
 420              	.LVL54:
 421              	.L6:
 279:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     {
 280:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gcurr = *px1++;
 422              		.loc 1 280 7 is_stmt 1 view .LVU150
 423              		.loc 1 280 15 is_stmt 0 view .LVU151
 424 00fc 34F902CB 		ldrsh	ip, [r4], #2
 425              	.LVL55:
 281:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Process sample for last taps */
 282:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fnext = fcurr - (((q31_t) gcurr * (*pk)) >> 15);
 426              		.loc 1 282 7 is_stmt 1 view .LVU152
 427              		.loc 1 282 42 is_stmt 0 view .LVU153
 428 0100 3EF902AB 		ldrsh	r10, [lr], #2
 429              	.LVL56:
 430              		.loc 1 282 39 view .LVU154
 431 0104 0CFB0AF8 		mul	r8, ip, r10
 432              		.loc 1 282 13 view .LVU155
 433 0108 A3EBE838 		sub	r8, r3, r8, asr #15
 434              	.LVL57:
 283:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fnext = __SSAT(fnext, 16);
 435              		.loc 1 283 7 is_stmt 1 view .LVU156
 436              	.LBB35:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 50


 437              		.loc 1 283 15 view .LVU157
 438              		.loc 1 283 15 view .LVU158
 439              		.syntax unified
 440              	@ 283 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 441 010c 08F30F08 		ssat r8, #16, r8
 442              	@ 0 "" 2
 443              	.LVL58:
 444              		.loc 1 283 15 is_stmt 0 view .LVU159
 445              		.thumb
 446              		.syntax unified
 447 0110 4346     		mov	r3, r8
 448              	.LVL59:
 449              		.loc 1 283 15 is_stmt 1 view .LVU160
 450              		.loc 1 283 15 is_stmt 0 view .LVU161
 451              	.LBE35:
 284:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext = (((q31_t) fnext * (*pk++)) >> 15) + gcurr;
 452              		.loc 1 284 7 is_stmt 1 view .LVU162
 453              		.loc 1 284 31 is_stmt 0 view .LVU163
 454 0112 08FB0AFA 		mul	r10, r8, r10
 455              		.loc 1 284 13 view .LVU164
 456 0116 0CEBEA3C 		add	ip, ip, r10, asr #15
 457              	.LVL60:
 285:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext = __SSAT(gnext, 16);
 458              		.loc 1 285 7 is_stmt 1 view .LVU165
 459              	.LBB36:
 460              		.loc 1 285 15 view .LVU166
 461              		.loc 1 285 15 view .LVU167
 462              		.syntax unified
 463              	@ 285 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 464 011a 0CF30F0C 		ssat ip, #16, ip
 465              	@ 0 "" 2
 466              	.LVL61:
 467              		.loc 1 285 15 view .LVU168
 468              		.loc 1 285 15 is_stmt 0 view .LVU169
 469              		.thumb
 470              		.syntax unified
 471              	.LBE36:
 286:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Output samples for last taps */
 287:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       acc += (q31_t) (((q31_t) gnext * (*pv++)));
 472              		.loc 1 287 7 is_stmt 1 view .LVU170
 473              		.loc 1 287 41 is_stmt 0 view .LVU171
 474 011e 36F9028B 		ldrsh	r8, [r6], #2
 475              	.LVL62:
 476              		.loc 1 287 14 view .LVU172
 477 0122 0CFB08F8 		mul	r8, ip, r8
 478              		.loc 1 287 11 view .LVU173
 479 0126 18EB0101 		adds	r1, r8, r1
 480              	.LVL63:
 481              		.loc 1 287 11 view .LVU174
 482 012a 40EBE870 		adc	r0, r0, r8, asr #31
 483              	.LVL64:
 288:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       *px2++ = (q15_t) gnext;
 484              		.loc 1 288 7 is_stmt 1 view .LVU175
 485              		.loc 1 288 14 is_stmt 0 view .LVU176
 486 012e 25F802CB 		strh	ip, [r5], #2	@ movhi
 487              	.LVL65:
 289:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fcurr = fnext;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 51


 488              		.loc 1 289 7 is_stmt 1 view .LVU177
 290:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 291:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       tapCnt--;
 489              		.loc 1 291 7 view .LVU178
 490              		.loc 1 291 13 is_stmt 0 view .LVU179
 491 0132 013F     		subs	r7, r7, #1
 492              	.LVL66:
 493              	.L5:
 278:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     {
 494              		.loc 1 278 19 is_stmt 1 view .LVU180
 495 0134 002F     		cmp	r7, #0
 496 0136 E1D1     		bne	.L6
 292:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     }
 293:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 294:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* y(n) += g0(n) * v0 */
 295:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     acc += (q31_t) (((q31_t) fnext * (*pv++)));
 497              		.loc 1 295 5 view .LVU181
 498              	.LVL67:
 499              		.loc 1 295 39 is_stmt 0 view .LVU182
 500 0138 B6F90040 		ldrsh	r4, [r6]
 501              	.LVL68:
 502              		.loc 1 295 12 view .LVU183
 503 013c 03FB04F4 		mul	r4, r3, r4
 504              		.loc 1 295 9 view .LVU184
 505 0140 6118     		adds	r1, r4, r1
 506              	.LVL69:
 507              		.loc 1 295 9 view .LVU185
 508 0142 40EBE470 		adc	r0, r0, r4, asr #31
 509              	.LVL70:
 296:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 297:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     out = (q15_t) __SSAT(acc >> 15, 16);
 510              		.loc 1 297 5 is_stmt 1 view .LVU186
 511              	.LBB37:
 512              		.loc 1 297 19 view .LVU187
 513 0146 C90B     		lsrs	r1, r1, #15
 514              	.LVL71:
 515              		.loc 1 297 19 is_stmt 0 view .LVU188
 516 0148 41EA4041 		orr	r1, r1, r0, lsl #17
 517              	.LVL72:
 518              		.loc 1 297 19 is_stmt 1 view .LVU189
 519              		.syntax unified
 520              	@ 297 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 521 014c 01F30F01 		ssat r1, #16, r1
 522              	@ 0 "" 2
 523              	.LVL73:
 524              		.loc 1 297 19 view .LVU190
 525              		.loc 1 297 19 is_stmt 0 view .LVU191
 526              		.thumb
 527              		.syntax unified
 528              	.LBE37:
 298:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *px2++ = (q15_t) fnext;
 529              		.loc 1 298 5 is_stmt 1 view .LVU192
 530              		.loc 1 298 12 is_stmt 0 view .LVU193
 531 0150 2B80     		strh	r3, [r5]	@ movhi
 299:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 300:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* write out into pDst */
 301:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *pDst++ = out;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 52


 532              		.loc 1 301 5 is_stmt 1 view .LVU194
 533              		.loc 1 301 10 is_stmt 0 view .LVU195
 534 0152 029B     		ldr	r3, [sp, #8]
 535              	.LVL74:
 536              		.loc 1 301 13 view .LVU196
 537 0154 23F8021B 		strh	r1, [r3], #2	@ movhi
 538              	.LVL75:
 302:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 303:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Advance the state pointer by 4 to process the next group of 4 samples */
 304:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     pState = pState + 1U;
 539              		.loc 1 304 5 is_stmt 1 view .LVU197
 305:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     blkCnt--;
 540              		.loc 1 305 5 view .LVU198
 541              		.loc 1 305 11 is_stmt 0 view .LVU199
 542 0158 0199     		ldr	r1, [sp, #4]
 543              	.LVL76:
 544              		.loc 1 305 11 view .LVU200
 545 015a 0139     		subs	r1, r1, #1
 546 015c 0191     		str	r1, [sp, #4]
 547              	.LVL77:
 304:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     blkCnt--;
 548              		.loc 1 304 12 view .LVU201
 549 015e 4846     		mov	r0, r9
 301:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 550              		.loc 1 301 10 view .LVU202
 551 0160 0293     		str	r3, [sp, #8]
 552              	.LVL78:
 553              	.L2:
  92:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   {
 554              		.loc 1 92 17 is_stmt 1 view .LVU203
 555 0162 019B     		ldr	r3, [sp, #4]
 556 0164 73B3     		cbz	r3, .L13
  96:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 557              		.loc 1 96 5 view .LVU204
 558              	.LVL79:
  96:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 559              		.loc 1 96 13 is_stmt 0 view .LVU205
 560 0166 32F9024B 		ldrsh	r4, [r2], #2
 561              	.LVL80:
  99:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Initialize state write pointer */
 562              		.loc 1 99 5 is_stmt 1 view .LVU206
 101:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Set accumulator to zero */
 563              		.loc 1 101 5 view .LVU207
 103:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Initialize Ladder coeff pointer */
 564              		.loc 1 103 5 view .LVU208
 105:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Initialize Reflection coeff pointer */
 565              		.loc 1 105 5 view .LVU209
 105:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Initialize Reflection coeff pointer */
 566              		.loc 1 105 10 is_stmt 0 view .LVU210
 567 016a DBF80C60 		ldr	r6, [fp, #12]
 568              	.LVL81:
 107:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 569              		.loc 1 107 5 is_stmt 1 view .LVU211
 111:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 570              		.loc 1 111 5 view .LVU212
 111:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 571              		.loc 1 111 17 is_stmt 0 view .LVU213
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 53


 572 016e 8146     		mov	r9, r0
 573              	.LVL82:
 111:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 574              		.loc 1 111 13 view .LVU214
 575 0170 39F9021B 		ldrsh	r1, [r9], #2
 576              	.LVL83:
 113:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     fnext = __SSAT(fnext, 16);
 577              		.loc 1 113 5 is_stmt 1 view .LVU215
 113:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     fnext = __SSAT(fnext, 16);
 578              		.loc 1 113 40 is_stmt 0 view .LVU216
 579 0174 DBF80870 		ldr	r7, [fp, #8]
 580 0178 37F9025B 		ldrsh	r5, [r7], #2
 113:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     fnext = __SSAT(fnext, 16);
 581              		.loc 1 113 37 view .LVU217
 582 017c 01FB05F3 		mul	r3, r1, r5
 113:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     fnext = __SSAT(fnext, 16);
 583              		.loc 1 113 11 view .LVU218
 584 0180 A4EBE334 		sub	r4, r4, r3, asr #15
 585              	.LVL84:
 114:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 586              		.loc 1 114 5 is_stmt 1 view .LVU219
 587              	.LBB38:
 114:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 588              		.loc 1 114 13 view .LVU220
 114:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 589              		.loc 1 114 13 view .LVU221
 590              		.syntax unified
 591              	@ 114 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 592 0184 04F30F04 		ssat r4, #16, r4
 593              	@ 0 "" 2
 594              	.LVL85:
 114:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 595              		.loc 1 114 13 is_stmt 0 view .LVU222
 596              		.thumb
 597              		.syntax unified
 598 0188 2346     		mov	r3, r4
 599              	.LVL86:
 114:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 600              		.loc 1 114 13 is_stmt 1 view .LVU223
 114:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 601              		.loc 1 114 13 is_stmt 0 view .LVU224
 602              	.LBE38:
 116:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     gnext = __SSAT(gnext, 16);
 603              		.loc 1 116 5 is_stmt 1 view .LVU225
 116:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     gnext = __SSAT(gnext, 16);
 604              		.loc 1 116 29 is_stmt 0 view .LVU226
 605 018a 04FB05F5 		mul	r5, r4, r5
 606              	.LVL87:
 116:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     gnext = __SSAT(gnext, 16);
 607              		.loc 1 116 11 view .LVU227
 608 018e 01EBE531 		add	r1, r1, r5, asr #15
 609              	.LVL88:
 117:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* write gN(n) into state for next sample processing */
 610              		.loc 1 117 5 is_stmt 1 view .LVU228
 611              	.LBB39:
 117:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* write gN(n) into state for next sample processing */
 612              		.loc 1 117 13 view .LVU229
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 54


 117:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* write gN(n) into state for next sample processing */
 613              		.loc 1 117 13 view .LVU230
 614              		.syntax unified
 615              	@ 117 "DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c" 1
 616 0192 01F30F01 		ssat r1, #16, r1
 617              	@ 0 "" 2
 618              	.LVL89:
 117:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* write gN(n) into state for next sample processing */
 619              		.loc 1 117 13 view .LVU231
 117:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* write gN(n) into state for next sample processing */
 620              		.loc 1 117 13 is_stmt 0 view .LVU232
 621              		.thumb
 622              		.syntax unified
 623              	.LBE39:
 119:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* y(n) += gN(n) * vN  */
 624              		.loc 1 119 5 is_stmt 1 view .LVU233
 119:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* y(n) += gN(n) * vN  */
 625              		.loc 1 119 12 is_stmt 0 view .LVU234
 626 0196 0180     		strh	r1, [r0]	@ movhi
 627              	.LVL90:
 121:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 628              		.loc 1 121 5 is_stmt 1 view .LVU235
 121:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 629              		.loc 1 121 31 is_stmt 0 view .LVU236
 630 0198 36F9020B 		ldrsh	r0, [r6], #2
 631              	.LVL91:
 121:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 632              		.loc 1 121 12 view .LVU237
 633 019c 01FB00F0 		mul	r0, r1, r0
 634 01a0 0146     		mov	r1, r0
 635              	.LVL92:
 121:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 636              		.loc 1 121 12 view .LVU238
 637 01a2 C017     		asrs	r0, r0, #31
 638              	.LVL93:
 125:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 639              		.loc 1 125 5 is_stmt 1 view .LVU239
 128:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 640              		.loc 1 128 5 view .LVU240
 128:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 641              		.loc 1 128 25 is_stmt 0 view .LVU241
 642 01a4 069C     		ldr	r4, [sp, #24]
 643 01a6 04F1FF3E 		add	lr, r4, #-1
 128:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 644              		.loc 1 128 12 view .LVU242
 645 01aa 4FEA9E08 		lsr	r8, lr, #2
 646              	.LVL94:
 130:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     {
 647              		.loc 1 130 5 is_stmt 1 view .LVU243
 119:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* y(n) += gN(n) * vN  */
 648              		.loc 1 119 9 is_stmt 0 view .LVU244
 649 01ae 4D46     		mov	r5, r9
 111:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 650              		.loc 1 111 17 view .LVU245
 651 01b0 4C46     		mov	r4, r9
 652 01b2 CDF80CE0 		str	lr, [sp, #12]
 653 01b6 C446     		mov	ip, r8
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 55


 654 01b8 B046     		mov	r8, r6
 655              	.LVL95:
 111:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 656              		.loc 1 111 17 view .LVU246
 657 01ba 0492     		str	r2, [sp, #16]
 658 01bc CDF81490 		str	r9, [sp, #20]
 659 01c0 6646     		mov	r6, ip
 660              	.LVL96:
 130:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     {
 661              		.loc 1 130 11 view .LVU247
 662 01c2 8DE7     		b	.L3
 663              	.LVL97:
 664              	.L13:
 306:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 307:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   }
 308:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 309:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   /* Processing is complete. Now copy last S->numStages samples to start of the buffer
 310:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****      for the preperation of next frame process */
 311:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   /* Points to the start of the state buffer */
 312:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   pStateCurnt = &S->pState[0];
 665              		.loc 1 312 17 view .LVU248
 666 01c4 079B     		ldr	r3, [sp, #28]
 667              	.LVL98:
 668              		.loc 1 312 3 is_stmt 1 view .LVU249
 669              		.loc 1 312 17 is_stmt 0 view .LVU250
 670 01c6 DBF80420 		ldr	r2, [fp, #4]
 671              	.LVL99:
 313:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   pState = &S->pState[blockSize];
 672              		.loc 1 313 3 is_stmt 1 view .LVU251
 673              		.loc 1 313 12 is_stmt 0 view .LVU252
 674 01ca 02EB4303 		add	r3, r2, r3, lsl #1
 675              	.LVL100:
 314:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 315:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   stgCnt = (numStages >> 2U);
 676              		.loc 1 315 3 is_stmt 1 view .LVU253
 677              		.loc 1 315 10 is_stmt 0 view .LVU254
 678 01ce 0699     		ldr	r1, [sp, #24]
 679 01d0 8C08     		lsrs	r4, r1, #2
 680              	.LVL101:
 316:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 317:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   /* copy data */
 318:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   while (stgCnt > 0U)
 681              		.loc 1 318 3 is_stmt 1 view .LVU255
 682              		.loc 1 318 9 is_stmt 0 view .LVU256
 683 01d2 0AE0     		b	.L8
 684              	.L9:
 319:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   {
 320:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 321:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 322:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *__SIMD32(pStateCurnt)++ = *__SIMD32(pState)++;
 685              		.loc 1 322 5 is_stmt 1 view .LVU257
 686              	.LVL102:
 687              		.loc 1 322 32 is_stmt 0 view .LVU258
 688 01d4 1946     		mov	r1, r3
 689 01d6 51F8085B 		ldr	r5, [r1], #8
 690              		.loc 1 322 30 view .LVU259
 691 01da 1046     		mov	r0, r2
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 56


 692 01dc 40F8085B 		str	r5, [r0], #8
 323:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *__SIMD32(pStateCurnt)++ = *__SIMD32(pState)++;
 693              		.loc 1 323 5 is_stmt 1 view .LVU260
 694              	.LVL103:
 695              		.loc 1 323 32 is_stmt 0 view .LVU261
 696 01e0 5B68     		ldr	r3, [r3, #4]
 697              		.loc 1 323 30 view .LVU262
 698 01e2 5360     		str	r3, [r2, #4]
 324:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 325:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #else
 326:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 327:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *pStateCurnt++ = *pState++;
 328:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *pStateCurnt++ = *pState++;
 329:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *pStateCurnt++ = *pState++;
 330:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *pStateCurnt++ = *pState++;
 331:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 332:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #endif /*	#ifndef UNALIGNED_SUPPORT_DISABLE */
 333:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 334:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Decrement the loop counter */
 335:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     stgCnt--;
 699              		.loc 1 335 5 is_stmt 1 view .LVU263
 700              		.loc 1 335 11 is_stmt 0 view .LVU264
 701 01e4 013C     		subs	r4, r4, #1
 702              	.LVL104:
 323:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *__SIMD32(pStateCurnt)++ = *__SIMD32(pState)++;
 703              		.loc 1 323 27 view .LVU265
 704 01e6 0246     		mov	r2, r0
 323:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *__SIMD32(pStateCurnt)++ = *__SIMD32(pState)++;
 705              		.loc 1 323 49 view .LVU266
 706 01e8 0B46     		mov	r3, r1
 707              	.LVL105:
 708              	.L8:
 318:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   {
 709              		.loc 1 318 17 is_stmt 1 view .LVU267
 710 01ea 002C     		cmp	r4, #0
 711 01ec F2D1     		bne	.L9
 336:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 337:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   }
 338:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 339:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   /* Calculation of count for remaining q15_t data */
 340:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   stgCnt = (numStages) % 0x4U;
 712              		.loc 1 340 3 view .LVU268
 713              		.loc 1 340 10 is_stmt 0 view .LVU269
 714 01ee 0699     		ldr	r1, [sp, #24]
 715 01f0 01F00301 		and	r1, r1, #3
 716              	.LVL106:
 341:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 342:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   /* copy data */
 343:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   while (stgCnt > 0U)
 717              		.loc 1 343 3 is_stmt 1 view .LVU270
 718              		.loc 1 343 9 is_stmt 0 view .LVU271
 719 01f4 04E0     		b	.L10
 720              	.L11:
 344:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   {
 345:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *pStateCurnt++ = *pState++;
 721              		.loc 1 345 5 is_stmt 1 view .LVU272
 722              	.LVL107:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 57


 723              		.loc 1 345 22 is_stmt 0 view .LVU273
 724 01f6 33F9020B 		ldrsh	r0, [r3], #2
 725              	.LVL108:
 726              		.loc 1 345 20 view .LVU274
 727 01fa 22F8020B 		strh	r0, [r2], #2	@ movhi
 728              	.LVL109:
 346:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 347:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Decrement the loop counter */
 348:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     stgCnt--;
 729              		.loc 1 348 5 is_stmt 1 view .LVU275
 730              		.loc 1 348 11 is_stmt 0 view .LVU276
 731 01fe 0139     		subs	r1, r1, #1
 732              	.LVL110:
 733              	.L10:
 343:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   {
 734              		.loc 1 343 17 is_stmt 1 view .LVU277
 735 0200 0029     		cmp	r1, #0
 736 0202 F8D1     		bne	.L11
 349:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   }
 350:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 351:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #else
 352:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 353:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   /* Run the below code for Cortex-M0 */
 354:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 355:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q31_t fcurr, fnext = 0, gcurr = 0, gnext;      /* Temporary variables for lattice stages */
 356:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   uint32_t stgCnt;                               /* Temporary variables for counts */
 357:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q63_t acc;                                     /* Accumlator */
 358:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   uint32_t blkCnt, tapCnt;                       /* Temporary variables for counts */
 359:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q15_t *px1, *px2, *pk, *pv;                    /* temporary pointers for state and coef */
 360:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   uint32_t numStages = S->numStages;             /* number of stages */
 361:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q15_t *pState;                                 /* State pointer */
 362:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q15_t *pStateCurnt;                            /* State current pointer */
 363:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   q15_t out;                                     /* Temporary variable for output */
 364:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 365:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 366:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   blkCnt = blockSize;
 367:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 368:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   pState = &S->pState[0];
 369:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 370:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   /* Sample processing */
 371:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   while (blkCnt > 0U)
 372:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   {
 373:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Read Sample from input buffer */
 374:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* fN(n) = x(n) */
 375:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     fcurr = *pSrc++;
 376:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 377:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Initialize state read pointer */
 378:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     px1 = pState;
 379:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Initialize state write pointer */
 380:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     px2 = pState;
 381:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Set accumulator to zero */
 382:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     acc = 0;
 383:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Initialize Ladder coeff pointer */
 384:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     pv = &S->pvCoeffs[0];
 385:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Initialize Reflection coeff pointer */
 386:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     pk = &S->pkCoeffs[0];
 387:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 58


 388:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     tapCnt = numStages;
 389:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 390:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     while (tapCnt > 0U)
 391:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     {
 392:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gcurr = *px1++;
 393:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Process sample */
 394:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 395:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fnext = fcurr - ((gcurr * (*pk)) >> 15);
 396:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fnext = __SSAT(fnext, 16);
 397:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 398:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext = ((fnext * (*pk++)) >> 15) + gcurr;
 399:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       gnext = __SSAT(gnext, 16);
 400:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Output samples */
 401:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* y(n) += gN(n) * vN */
 402:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       acc += (q31_t) ((gnext * (*pv++)));
 403:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* write gN(n) into state for next sample processing */
 404:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       *px2++ = (q15_t) gnext;
 405:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       /* Update f values for next coefficient processing */
 406:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       fcurr = fnext;
 407:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 408:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****       tapCnt--;
 409:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     }
 410:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 411:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* y(n) += g0(n) * v0 */
 412:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     acc += (q31_t) ((fnext * (*pv++)));
 413:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 414:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     out = (q15_t) __SSAT(acc >> 15, 16);
 415:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *px2++ = (q15_t) fnext;
 416:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 417:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* write out into pDst */
 418:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *pDst++ = out;
 419:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 420:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Advance the state pointer by 1 to process the next group of samples */
 421:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     pState = pState + 1U;
 422:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     blkCnt--;
 423:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 424:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   }
 425:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 426:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   /* Processing is complete. Now copy last S->numStages samples to start of the buffer
 427:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****      for the preperation of next frame process */
 428:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   /* Points to the start of the state buffer */
 429:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   pStateCurnt = &S->pState[0];
 430:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   pState = &S->pState[blockSize];
 431:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 432:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   stgCnt = numStages;
 433:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 434:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   /* copy data */
 435:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   while (stgCnt > 0U)
 436:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   {
 437:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     *pStateCurnt++ = *pState++;
 438:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 439:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     /* Decrement the loop counter */
 440:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****     stgCnt--;
 441:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c ****   }
 442:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
 443:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** #endif /*   #if defined (ARM_MATH_DSP) */
 444:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 59


 445:DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c **** }
 737              		.loc 1 445 1 is_stmt 0 view .LVU278
 738 0204 09B0     		add	sp, sp, #36
 739              	.LCFI2:
 740              		.cfi_def_cfa_offset 36
 741              		@ sp needed
 742 0206 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 743              		.loc 1 445 1 view .LVU279
 744              		.cfi_endproc
 745              	.LFE139:
 747              		.text
 748              	.Letext0:
 749              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 750              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 751              		.file 5 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s 			page 60


DEFINED SYMBOLS
                            *ABS*:00000000 arm_iir_lattice_q15.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s:21     .text.arm_iir_lattice_q15:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccUAM94X.s:27     .text.arm_iir_lattice_q15:00000000 arm_iir_lattice_q15

NO UNDEFINED SYMBOLS
