LIBRARY IEEE;

USE IEEE.STD_LOGIC_1164.ALL;

ENTITY matriz IS
	PORT(
		btn : IN STD_LOGIC;
		filas : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		R: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		G: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		B : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END ENTITY;