#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar 22 15:35:07 2024
# Process ID: 6924
# Current directory: C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_decoded_data_mem_map_0_3_synth_1
# Command line: vivado.exe -log design_1_decoded_data_mem_map_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_decoded_data_mem_map_0_3.tcl
# Log file: C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_decoded_data_mem_map_0_3_synth_1/design_1_decoded_data_mem_map_0_3.vds
# Journal file: C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_decoded_data_mem_map_0_3_synth_1\vivado.jou
# Running On: DESKTOP-FT2RUUG, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 6, Host memory: 34254 MB
#-----------------------------------------------------------
source design_1_decoded_data_mem_map_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 555.793 ; gain = 183.918
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/ip_repo/decoded_data_mem_map_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_decoded_data_mem_map_0_3
Command: synth_design -top design_1_decoded_data_mem_map_0_3 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12900
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1401.473 ; gain = 440.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_decoded_data_mem_map_0_3' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ip/design_1_decoded_data_mem_map_0_3/synth/design_1_decoded_data_mem_map_0_3.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'decoded_data_mem_map_v1_0' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0.vhd:5' bound to instance 'U0' of component 'decoded_data_mem_map_v1_0' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ip/design_1_decoded_data_mem_map_0_3/synth/design_1_decoded_data_mem_map_0_3.vhd:150]
INFO: [Synth 8-638] synthesizing module 'decoded_data_mem_map_v1_0' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'decoded_data_mem_map_v1_0_S00_AXI' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:5' bound to instance 'decoded_data_mem_map_v1_0_S00_AXI_inst' of component 'decoded_data_mem_map_v1_0_S00_AXI' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'decoded_data_mem_map_v1_0_S00_AXI' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:86]
WARNING: [Synth 8-614] signal 'DECODED_DATA_BUS_MM_IN' is read in the process but is not in the sensitivity list [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:943]
INFO: [Synth 8-256] done synthesizing module 'decoded_data_mem_map_v1_0_S00_AXI' (0#1) [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'decoded_data_mem_map_v1_0' (0#1) [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_decoded_data_mem_map_0_3' (0#1) [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ip/design_1_decoded_data_mem_map_0_3/synth/design_1_decoded_data_mem_map_0_3.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:223]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:271]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:272]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:274]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:275]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:277]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:278]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:279]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element slv_reg12_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element slv_reg13_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element slv_reg14_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:285]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element slv_reg16_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:287]
WARNING: [Synth 8-6014] Unused sequential element slv_reg17_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:288]
WARNING: [Synth 8-6014] Unused sequential element slv_reg18_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:289]
WARNING: [Synth 8-6014] Unused sequential element slv_reg19_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:290]
WARNING: [Synth 8-6014] Unused sequential element slv_reg20_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:291]
WARNING: [Synth 8-6014] Unused sequential element slv_reg21_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element slv_reg22_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:293]
WARNING: [Synth 8-6014] Unused sequential element slv_reg23_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:294]
WARNING: [Synth 8-6014] Unused sequential element slv_reg24_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:295]
WARNING: [Synth 8-6014] Unused sequential element slv_reg25_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:296]
WARNING: [Synth 8-6014] Unused sequential element slv_reg26_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:297]
WARNING: [Synth 8-6014] Unused sequential element slv_reg27_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:298]
WARNING: [Synth 8-6014] Unused sequential element slv_reg28_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:299]
WARNING: [Synth 8-6014] Unused sequential element slv_reg29_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element slv_reg30_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:301]
WARNING: [Synth 8-6014] Unused sequential element slv_reg31_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element slv_reg32_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:303]
WARNING: [Synth 8-6014] Unused sequential element slv_reg33_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:304]
WARNING: [Synth 8-6014] Unused sequential element slv_reg34_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:305]
WARNING: [Synth 8-6014] Unused sequential element slv_reg35_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:306]
WARNING: [Synth 8-6014] Unused sequential element slv_reg36_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:307]
WARNING: [Synth 8-6014] Unused sequential element slv_reg37_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:308]
WARNING: [Synth 8-6014] Unused sequential element slv_reg38_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:309]
WARNING: [Synth 8-6014] Unused sequential element slv_reg39_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:310]
WARNING: [Synth 8-6014] Unused sequential element slv_reg40_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:311]
WARNING: [Synth 8-6014] Unused sequential element slv_reg41_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:312]
WARNING: [Synth 8-6014] Unused sequential element slv_reg42_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:313]
WARNING: [Synth 8-6014] Unused sequential element slv_reg43_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element slv_reg44_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:315]
WARNING: [Synth 8-6014] Unused sequential element slv_reg45_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element slv_reg46_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:317]
WARNING: [Synth 8-6014] Unused sequential element slv_reg47_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element slv_reg48_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element slv_reg49_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element slv_reg50_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element slv_reg51_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element slv_reg52_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element slv_reg53_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:324]
WARNING: [Synth 8-6014] Unused sequential element slv_reg54_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:325]
WARNING: [Synth 8-6014] Unused sequential element slv_reg55_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:326]
WARNING: [Synth 8-6014] Unused sequential element slv_reg56_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:327]
WARNING: [Synth 8-6014] Unused sequential element slv_reg57_reg was removed.  [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ipshared/aad8/hdl/decoded_data_mem_map_v1_0_S00_AXI.vhd:328]
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[23] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[22] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[21] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[20] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[19] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[18] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[17] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[16] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[15] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[14] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[13] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[12] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[11] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[10] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[9] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[8] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[7] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[6] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[5] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[4] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[3] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[2] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[1] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[0] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module decoded_data_mem_map_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1516.688 ; gain = 556.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1516.688 ; gain = 556.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1516.688 ; gain = 556.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1516.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1527.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1527.414 ; gain = 0.004
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awaddr[7] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[6] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[5] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[4] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[3] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[2] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[1] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[0] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[31] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[30] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[29] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[28] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[27] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[26] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[25] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[24] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[23] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[22] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[21] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[20] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[19] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[18] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[17] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[16] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[15] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[14] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[13] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[12] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[11] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[10] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[9] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[8] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[7] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[6] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[5] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[4] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[3] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[2] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[1] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[0] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[3] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[2] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[1] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[0] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_decoded_data_mem_map_0_3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     2|
|3     |LUT3  |     2|
|4     |LUT4  |    35|
|5     |LUT6  |   514|
|6     |MUXF7 |   224|
|7     |MUXF8 |    32|
|8     |FDRE  |    37|
|9     |FDSE  |    14|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1527.414 ; gain = 566.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1527.414 ; gain = 556.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1527.414 ; gain = 566.789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1529.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1535.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4ff6098
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1535.316 ; gain = 964.137
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1535.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_decoded_data_mem_map_0_3_synth_1/design_1_decoded_data_mem_map_0_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_decoded_data_mem_map_0_3, cache-ID = b651e538cae3b52a
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1535.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_decoded_data_mem_map_0_3_synth_1/design_1_decoded_data_mem_map_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_decoded_data_mem_map_0_3_utilization_synth.rpt -pb design_1_decoded_data_mem_map_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 15:36:01 2024...
