<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7v585t-ffg1761-2</Part>
        <TopModelName>mm2</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>5.40</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>16146</Best-caseLatency>
            <Average-caseLatency>16146</Average-caseLatency>
            <Worst-caseLatency>16146</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.323 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.323 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.323 ms</Worst-caseRealTimeLatency>
            <Interval-min>16147</Interval-min>
            <Interval-max>16147</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>150</DSP>
            <FF>8275</FF>
            <LUT>9161</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1590</BRAM_18K>
            <DSP>1260</DSP>
            <FF>728400</FF>
            <LUT>364200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mm2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mm2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>mm2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>mm2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>mm2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>mm2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alpha</name>
            <Object>alpha</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>beta</name>
            <Object>beta</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>mm2</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_fu_106</InstName>
                    <ModuleName>mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>106</ID>
                    <BindInstances>empty_91_fu_616_p2 indvar_flatten_next_fu_638_p2 indvars_iv_next30_dup393_fu_653_p2 p_mid1116_fu_675_p2 mul_32s_32ns_45_1_1_U1 empty_96_fu_717_p2 mul_32s_32ns_45_1_1_U2 empty_97_fu_733_p2 mul_32s_32ns_45_1_1_U3 empty_98_fu_748_p2 mul_32s_32ns_45_1_1_U4 empty_99_fu_763_p2 mul_32s_32ns_45_1_1_U5 empty_100_fu_778_p2 mul_32s_32ns_45_1_1_U6 empty_101_fu_793_p2 mul_32s_32ns_45_1_1_U7 empty_102_fu_808_p2 mul_32s_32ns_45_1_1_U8 empty_103_fu_823_p2 mul_32s_32ns_45_1_1_U9 empty_104_fu_856_p2 mul_32s_32ns_45_1_1_U10 empty_105_fu_889_p2 mul_32s_32ns_45_1_1_U11 empty_106_fu_922_p2 mul_32s_32ns_45_1_1_U12 empty_107_fu_955_p2 mul_32s_32ns_45_1_1_U13 empty_108_fu_988_p2 mul_32s_32ns_45_1_1_U14 empty_109_fu_1021_p2 mul_32s_32ns_45_1_1_U15 empty_110_fu_1036_p2 mul_32s_32ns_45_1_1_U16 empty_112_fu_1109_p2 mul_32ns_32s_48_1_1_U17 empty_114_fu_1165_p2 mul_32ns_32s_48_1_1_U18 empty_116_fu_1221_p2 mul_32ns_32s_48_1_1_U19 empty_118_fu_1271_p2 mul_32ns_32s_48_1_1_U20 empty_120_fu_1327_p2 mul_32ns_32s_48_1_1_U21 empty_122_fu_1383_p2 mul_32ns_32s_48_1_1_U22 empty_124_fu_1433_p2 mul_32ns_32s_48_1_1_U23 empty_126_fu_1483_p2 mul_32ns_32s_48_1_1_U24 empty_128_fu_1539_p2 mul_32ns_32s_48_1_1_U25 empty_130_fu_1599_p2 mul_32ns_32s_48_1_1_U26 empty_132_fu_1659_p2 mul_32ns_32s_48_1_1_U27 empty_134_fu_1719_p2 mul_32ns_32s_48_1_1_U28 empty_136_fu_1773_p2 mul_32ns_32s_48_1_1_U29 empty_138_fu_1842_p2 mul_32ns_32s_48_1_1_U30 empty_140_fu_1896_p2 mul_32ns_32s_48_1_1_U31 empty_142_fu_1928_p2 mul_32ns_32s_48_1_1_U32 tmp4_fu_1802_p2 tmp7_fu_2025_p2 tmp10_fu_2080_p2 tmp11_fu_2129_p2 tmp14_fu_2234_p2 indvars_iv_next26_fu_1984_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5_fu_118</InstName>
                    <ModuleName>mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>118</ID>
                    <BindInstances>indvar_flatten_next331_fu_586_p2 indvars_iv_next16_dup414_fu_609_p2 empty_57_fu_677_p2 mul_32s_32ns_45_1_1_U40 empty_59_fu_739_p2 mul_32s_32ns_48_1_1_U41 add65_u0_32fixp_0_fu_1217_p2 empty_61_fu_797_p2 mul_32s_32ns_48_1_1_U42 add65_u0_32fixp_1_fu_1300_p2 empty_63_fu_855_p2 mul_32s_32ns_48_1_1_U43 add65_u0_32fixp_2_fu_1383_p2 empty_65_fu_907_p2 mul_32s_32ns_48_1_1_U44 add65_u0_32fixp_3_fu_1466_p2 empty_67_fu_965_p2 mul_32s_32ns_48_1_1_U45 add65_u0_32fixp_4_fu_1543_p2 empty_69_fu_1023_p2 mul_32s_32ns_48_1_1_U46 add65_u0_32fixp_5_fu_1684_p2 empty_71_fu_1075_p2 mul_32s_32ns_48_1_1_U47 add65_u0_32fixp_6_fu_1729_p2 empty_73_fu_1107_p2 mul_32s_32ns_48_1_1_U48 add65_u0_32fixp_7_fu_1774_p2 empty_75_fu_1163_p2 mul_32s_32ns_48_1_1_U49 add65_u0_32fixp_8_fu_1819_p2 empty_77_fu_1246_p2 mul_32s_32ns_48_1_1_U50 add65_u0_32fixp_9_fu_1864_p2 empty_79_fu_1329_p2 mul_32s_32ns_48_1_1_U51 add65_u0_32fixp_10_fu_1909_p2 empty_81_fu_1412_p2 mul_32s_32ns_48_1_1_U52 add65_u0_32fixp_11_fu_1954_p2 empty_83_fu_1489_p2 mul_32s_32ns_48_1_1_U53 add65_u0_32fixp_12_fu_1999_p2 empty_85_fu_1566_p2 mul_32s_32ns_48_1_1_U54 add65_u0_32fixp_13_fu_2044_p2 empty_87_fu_1598_p2 mul_32s_32ns_48_1_1_U55 add65_u0_32fixp_14_fu_2089_p2 empty_89_fu_1630_p2 mul_32s_32ns_48_1_1_U56 add65_u0_32fixp_15_fu_2134_p2 indvars_iv_next12_fu_2159_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>tmp_U fmul_32ns_32ns_32_2_max_dsp_1_U63 fmul_32ns_32ns_32_2_max_dsp_1_U63</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2</Name>
            <Loops>
                <VITIS_LOOP_53_1_VITIS_LOOP_55_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8203</Best-caseLatency>
                    <Average-caseLatency>8203</Average-caseLatency>
                    <Worst-caseLatency>8203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8203</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_1_VITIS_LOOP_55_2>
                        <Name>VITIS_LOOP_53_1_VITIS_LOOP_55_2</Name>
                        <Slack>14.60</Slack>
                        <TripCount>256</TripCount>
                        <Latency>8201</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_53_1_VITIS_LOOP_55_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>96</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>4289</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4140</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_616_p2" SOURCE="" URAM="0" VARIABLE="empty_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next_fu_638_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next30_dup393_fu_653_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next30_dup393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1116_fu_675_p2" SOURCE="" URAM="0" VARIABLE="p_mid1116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U1" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_0_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_717_p2" SOURCE="" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U2" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_1_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_733_p2" SOURCE="" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U3" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_2_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_748_p2" SOURCE="" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U4" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_3_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_763_p2" SOURCE="" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U5" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_4_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_778_p2" SOURCE="" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U6" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_5_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_793_p2" SOURCE="" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U7" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_6_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_808_p2" SOURCE="" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U8" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_7_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_823_p2" SOURCE="" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U9" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_8_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_856_p2" SOURCE="" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U10" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_9_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_889_p2" SOURCE="" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U11" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_10_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_922_p2" SOURCE="" URAM="0" VARIABLE="empty_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U12" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_11_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_955_p2" SOURCE="" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U13" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_12_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_988_p2" SOURCE="" URAM="0" VARIABLE="empty_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U14" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_13_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_1021_p2" SOURCE="" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U15" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_14_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_1036_p2" SOURCE="" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U16" SOURCE="" URAM="0" VARIABLE="mul21_u0_32fixp_15_cast_mid2_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_1109_p2" SOURCE="" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U17" SOURCE="" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_1165_p2" SOURCE="" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U18" SOURCE="" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_1221_p2" SOURCE="" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U19" SOURCE="" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_1271_p2" SOURCE="" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U20" SOURCE="" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_1327_p2" SOURCE="" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U21" SOURCE="" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_1383_p2" SOURCE="" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U22" SOURCE="" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_124_fu_1433_p2" SOURCE="" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U23" SOURCE="" URAM="0" VARIABLE="empty_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_1483_p2" SOURCE="" URAM="0" VARIABLE="empty_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U24" SOURCE="" URAM="0" VARIABLE="empty_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_1539_p2" SOURCE="" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U25" SOURCE="" URAM="0" VARIABLE="empty_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_1599_p2" SOURCE="" URAM="0" VARIABLE="empty_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U26" SOURCE="" URAM="0" VARIABLE="empty_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_132_fu_1659_p2" SOURCE="" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U27" SOURCE="" URAM="0" VARIABLE="empty_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_1719_p2" SOURCE="" URAM="0" VARIABLE="empty_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U28" SOURCE="" URAM="0" VARIABLE="empty_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_1773_p2" SOURCE="" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U29" SOURCE="" URAM="0" VARIABLE="empty_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_1842_p2" SOURCE="" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U30" SOURCE="" URAM="0" VARIABLE="empty_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_1896_p2" SOURCE="" URAM="0" VARIABLE="empty_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U31" SOURCE="" URAM="0" VARIABLE="empty_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_1928_p2" SOURCE="" URAM="0" VARIABLE="empty_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U32" SOURCE="" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_1802_p2" SOURCE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp7_fu_2025_p2" SOURCE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp10_fu_2080_p2" SOURCE="" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp11_fu_2129_p2" SOURCE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp14_fu_2234_p2" SOURCE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next26_fu_1984_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5</Name>
            <Loops>
                <VITIS_LOOP_65_4_VITIS_LOOP_67_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7938</Best-caseLatency>
                    <Average-caseLatency>7938</Average-caseLatency>
                    <Worst-caseLatency>7938</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.159 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.159 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.159 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7938</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_65_4_VITIS_LOOP_67_5>
                        <Name>VITIS_LOOP_65_4_VITIS_LOOP_67_5</Name>
                        <Slack>14.60</Slack>
                        <TripCount>256</TripCount>
                        <Latency>7936</Latency>
                        <AbsoluteTimeLatency>0.159 ms</AbsoluteTimeLatency>
                        <PipelineII>31</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_65_4_VITIS_LOOP_67_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>51</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>2542</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2893</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next331_fu_586_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next16_dup414_fu_609_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next16_dup414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_677_p2" SOURCE="" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U40" SOURCE="" URAM="0" VARIABLE="empty_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_59_fu_739_p2" SOURCE="" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U41" SOURCE="" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_0_fu_1217_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_797_p2" SOURCE="" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U42" SOURCE="" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_1_fu_1300_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_855_p2" SOURCE="" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U43" SOURCE="" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_2_fu_1383_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_907_p2" SOURCE="" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U44" SOURCE="" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_3_fu_1466_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_965_p2" SOURCE="" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U45" SOURCE="" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_4_fu_1543_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_1023_p2" SOURCE="" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U46" SOURCE="" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_5_fu_1684_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_1075_p2" SOURCE="" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U47" SOURCE="" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_6_fu_1729_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_1107_p2" SOURCE="" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U48" SOURCE="" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_7_fu_1774_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_1163_p2" SOURCE="" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U49" SOURCE="" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_8_fu_1819_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_1246_p2" SOURCE="" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U50" SOURCE="" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_9_fu_1864_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_1329_p2" SOURCE="" URAM="0" VARIABLE="empty_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U51" SOURCE="" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_10_fu_1909_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_1412_p2" SOURCE="" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U52" SOURCE="" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_11_fu_1954_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_1489_p2" SOURCE="" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U53" SOURCE="" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_12_fu_1999_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_1566_p2" SOURCE="" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U54" SOURCE="" URAM="0" VARIABLE="empty_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_13_fu_2044_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_1598_p2" SOURCE="" URAM="0" VARIABLE="empty_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U55" SOURCE="" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_14_fu_2089_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_1630_p2" SOURCE="" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_48_1_1_U56" SOURCE="" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add65_u0_32fixp_15_fu_2134_p2" SOURCE="" URAM="0" VARIABLE="add65_u0_32fixp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next12_fu_2159_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mm2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16146</Best-caseLatency>
                    <Average-caseLatency>16146</Average-caseLatency>
                    <Worst-caseLatency>16146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.323 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.323 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.323 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16147</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>150</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>8275</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>9161</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="tmp_U" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="" URAM="0" VARIABLE="tmp_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="3" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="D_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="D_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="alpha" index="4" direction="in" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="alpha" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="5" direction="in" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="beta" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x20" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x28" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x2c" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
                <register offset="0x34" name="D_1" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 31 to 0 of D"/>
                    </fields>
                </register>
                <register offset="0x38" name="D_2" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 63 to 32 of D"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="B"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="C"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="D"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alpha" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="alpha">DATA</portMap>
            </portMaps>
            <ports>
                <port>alpha</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="alpha"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="beta" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="beta">DATA</portMap>
            </portMaps>
            <ports>
                <port>beta</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="beta"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">A_1, 0x10, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x14, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x1c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x20, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">C_1, 0x28, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x2c, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">D_1, 0x34, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">D_2, 0x38, 32, W, Data signal of D, </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="alpha">ap_none, 32, , </column>
                    <column name="beta">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="2">Argument, Direction</keys>
                    <column name="A">inout, </column>
                    <column name="B">inout, </column>
                    <column name="C">inout, </column>
                    <column name="D">inout, </column>
                    <column name="alpha">in, </column>
                    <column name="beta">in, </column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A">m_axi_gmem, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x10 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x14 range=32</column>
                    <column name="B">m_axi_gmem, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x1c range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x20 range=32</column>
                    <column name="C">m_axi_gmem, interface, , </column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x28 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x2c range=32</column>
                    <column name="D">m_axi_gmem, interface, , </column>
                    <column name="D">s_axi_control, register, offset, name=D_1 offset=0x34 range=32</column>
                    <column name="D">s_axi_control, register, offset, name=D_2 offset=0x38 range=32</column>
                    <column name="alpha">alpha, port, , </column>
                    <column name="beta">beta, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="mm2_taffo.c:25" status="valid" parentFunction="mm2" variable="" isDirective="0" options="m_axi port = A depth = 16*16"/>
        <Pragma type="interface" location="mm2_taffo.c:26" status="valid" parentFunction="mm2" variable="" isDirective="0" options="m_axi port = B depth = 16*16"/>
        <Pragma type="interface" location="mm2_taffo.c:27" status="valid" parentFunction="mm2" variable="" isDirective="0" options="m_axi port = C depth = 16*16"/>
        <Pragma type="interface" location="mm2_taffo.c:28" status="valid" parentFunction="mm2" variable="" isDirective="0" options="m_axi port = D depth = 16*16"/>
    </PragmaReport>
</profile>

