#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 28 22:40:08 2023
# Process ID: 25521
# Current directory: /data/jcampos/zynq-book/first_zynq_design/first_zynq_design.runs/impl_1
# Command line: vivado -log first_zynq_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source first_zynq_system_wrapper.tcl -notrace
# Log file: /data/jcampos/zynq-book/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper.vdi
# Journal file: /data/jcampos/zynq-book/first_zynq_design/first_zynq_design.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source first_zynq_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top first_zynq_system_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0.dcp' for cell 'first_zynq_system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_processing_system7_0_0/first_zynq_system_processing_system7_0_0.dcp' for cell 'first_zynq_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_100M_0/first_zynq_system_rst_ps7_0_100M_0.dcp' for cell 'first_zynq_system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0.dcp' for cell 'first_zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_processing_system7_0_0/first_zynq_system_processing_system7_0_0.xdc] for cell 'first_zynq_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_processing_system7_0_0/first_zynq_system_processing_system7_0_0.xdc] for cell 'first_zynq_system_i/processing_system7_0/inst'
Parsing XDC File [/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0_board.xdc] for cell 'first_zynq_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0_board.xdc] for cell 'first_zynq_system_i/axi_gpio_0/U0'
Parsing XDC File [/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0.xdc] for cell 'first_zynq_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0.xdc] for cell 'first_zynq_system_i/axi_gpio_0/U0'
Parsing XDC File [/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_100M_0/first_zynq_system_rst_ps7_0_100M_0_board.xdc] for cell 'first_zynq_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_100M_0/first_zynq_system_rst_ps7_0_100M_0_board.xdc] for cell 'first_zynq_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_100M_0/first_zynq_system_rst_ps7_0_100M_0.xdc] for cell 'first_zynq_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_100M_0/first_zynq_system_rst_ps7_0_100M_0.xdc] for cell 'first_zynq_system_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.410 ; gain = 0.000 ; free physical = 31915 ; free virtual = 142798
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.410 ; gain = 497.742 ; free physical = 31915 ; free virtual = 142798
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2021.410 ; gain = 0.000 ; free physical = 31812 ; free virtual = 142697

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18c1da7f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2432.973 ; gain = 411.562 ; free physical = 31375 ; free virtual = 142262

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1553173fc

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2548.910 ; gain = 0.004 ; free physical = 31211 ; free virtual = 142100
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16036cfd1

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2548.910 ; gain = 0.004 ; free physical = 31211 ; free virtual = 142100
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d1da73ff

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2548.910 ; gain = 0.004 ; free physical = 31206 ; free virtual = 142094
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 255 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d1da73ff

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2548.910 ; gain = 0.004 ; free physical = 31205 ; free virtual = 142093
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d1da73ff

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2548.910 ; gain = 0.004 ; free physical = 31204 ; free virtual = 142093
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d1da73ff

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2548.910 ; gain = 0.004 ; free physical = 31204 ; free virtual = 142092
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              47  |                                              4  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             255  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.910 ; gain = 0.000 ; free physical = 31204 ; free virtual = 142092
Ending Logic Optimization Task | Checksum: 14b69a858

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2548.910 ; gain = 0.004 ; free physical = 31203 ; free virtual = 142091

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14b69a858

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2548.910 ; gain = 0.000 ; free physical = 31202 ; free virtual = 142091

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14b69a858

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.910 ; gain = 0.000 ; free physical = 31202 ; free virtual = 142091

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.910 ; gain = 0.000 ; free physical = 31202 ; free virtual = 142091
Ending Netlist Obfuscation Task | Checksum: 14b69a858

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.910 ; gain = 0.000 ; free physical = 31202 ; free virtual = 142091
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2548.910 ; gain = 527.500 ; free physical = 31202 ; free virtual = 142091
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.910 ; gain = 0.000 ; free physical = 31202 ; free virtual = 142091
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2580.926 ; gain = 0.004 ; free physical = 31193 ; free virtual = 142083
INFO: [Common 17-1381] The checkpoint '/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file first_zynq_system_wrapper_drc_opted.rpt -pb first_zynq_system_wrapper_drc_opted.pb -rpx first_zynq_system_wrapper_drc_opted.rpx
Command: report_drc -file first_zynq_system_wrapper_drc_opted.rpt -pb first_zynq_system_wrapper_drc_opted.pb -rpx first_zynq_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data/jcampos/zynq-book/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31324 ; free virtual = 142217
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 79f1863c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31324 ; free virtual = 142217
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31324 ; free virtual = 142217

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 41fc12aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31276 ; free virtual = 142170

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1adb0ee00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31304 ; free virtual = 142198

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1adb0ee00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31304 ; free virtual = 142198
Phase 1 Placer Initialization | Checksum: 1adb0ee00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31304 ; free virtual = 142198

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 193808387

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31291 ; free virtual = 142185

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31265 ; free virtual = 142160

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 154b30e3b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31264 ; free virtual = 142158
Phase 2.2 Global Placement Core | Checksum: 16c9f0095

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31262 ; free virtual = 142156
Phase 2 Global Placement | Checksum: 16c9f0095

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31261 ; free virtual = 142155

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cf5aad98

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31259 ; free virtual = 142154

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18c1fe0fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31255 ; free virtual = 142150

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 220b8fed7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31255 ; free virtual = 142149

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 247515c5d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31254 ; free virtual = 142149

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d0393ed5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31241 ; free virtual = 142136

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a23437f9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31240 ; free virtual = 142134

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c79bca7b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31239 ; free virtual = 142134
Phase 3 Detail Placement | Checksum: 1c79bca7b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31239 ; free virtual = 142134

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ff373b2c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: ff373b2c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31225 ; free virtual = 142120
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.301. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ee486950

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31239 ; free virtual = 142133
Phase 4.1 Post Commit Optimization | Checksum: ee486950

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31238 ; free virtual = 142132

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ee486950

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31238 ; free virtual = 142132

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ee486950

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31237 ; free virtual = 142131

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31236 ; free virtual = 142131
Phase 4.4 Final Placement Cleanup | Checksum: 1606fd68c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31236 ; free virtual = 142130
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1606fd68c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31235 ; free virtual = 142129
Ending Placer Task | Checksum: fc3ebf43

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31234 ; free virtual = 142128
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31246 ; free virtual = 142140
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31247 ; free virtual = 142142
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31228 ; free virtual = 142125
INFO: [Common 17-1381] The checkpoint '/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file first_zynq_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31197 ; free virtual = 142094
INFO: [runtcl-4] Executing : report_utilization -file first_zynq_system_wrapper_utilization_placed.rpt -pb first_zynq_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file first_zynq_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2711.594 ; gain = 0.000 ; free physical = 31188 ; free virtual = 142085
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8157485e ConstDB: 0 ShapeSum: 7ae776e5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12328857f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2720.129 ; gain = 0.000 ; free physical = 30778 ; free virtual = 141737
Post Restoration Checksum: NetGraph: cd4871f4 NumContArr: 55e0138b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12328857f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2726.113 ; gain = 5.984 ; free physical = 30757 ; free virtual = 141715

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12328857f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2758.113 ; gain = 37.984 ; free physical = 30739 ; free virtual = 141698

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12328857f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2758.113 ; gain = 37.984 ; free physical = 30739 ; free virtual = 141698
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1baeae4a0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30711 ; free virtual = 141670
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.263  | TNS=0.000  | WHS=-0.149 | THS=-13.382|

Phase 2 Router Initialization | Checksum: 16e451f86

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30710 ; free virtual = 141669

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1085
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1085
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a14d79c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30685 ; free virtual = 141644

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.522  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d6c48941

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30690 ; free virtual = 141649

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.522  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c6b587ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30689 ; free virtual = 141648
Phase 4 Rip-up And Reroute | Checksum: 1c6b587ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30688 ; free virtual = 141648

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c6b587ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30681 ; free virtual = 141641

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c6b587ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30680 ; free virtual = 141639
Phase 5 Delay and Skew Optimization | Checksum: 1c6b587ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30680 ; free virtual = 141639

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21d675a53

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30687 ; free virtual = 141647
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.639  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bed16f49

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30687 ; free virtual = 141647
Phase 6 Post Hold Fix | Checksum: 1bed16f49

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30687 ; free virtual = 141647

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.125349 %
  Global Horizontal Routing Utilization  = 0.188641 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bed16f49

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30706 ; free virtual = 141665

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bed16f49

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30691 ; free virtual = 141650

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 156475bd5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30686 ; free virtual = 141645

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.639  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 156475bd5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30677 ; free virtual = 141637
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.168 ; gain = 64.039 ; free physical = 30721 ; free virtual = 141680

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.168 ; gain = 72.574 ; free physical = 30732 ; free virtual = 141692
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.168 ; gain = 0.000 ; free physical = 30739 ; free virtual = 141698
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2784.168 ; gain = 0.000 ; free physical = 30709 ; free virtual = 141671
INFO: [Common 17-1381] The checkpoint '/data/jcampos/zynq-book/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file first_zynq_system_wrapper_drc_routed.rpt -pb first_zynq_system_wrapper_drc_routed.pb -rpx first_zynq_system_wrapper_drc_routed.rpx
Command: report_drc -file first_zynq_system_wrapper_drc_routed.rpt -pb first_zynq_system_wrapper_drc_routed.pb -rpx first_zynq_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data/jcampos/zynq-book/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file first_zynq_system_wrapper_methodology_drc_routed.rpt -pb first_zynq_system_wrapper_methodology_drc_routed.pb -rpx first_zynq_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file first_zynq_system_wrapper_methodology_drc_routed.rpt -pb first_zynq_system_wrapper_methodology_drc_routed.pb -rpx first_zynq_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /data/jcampos/zynq-book/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file first_zynq_system_wrapper_power_routed.rpt -pb first_zynq_system_wrapper_power_summary_routed.pb -rpx first_zynq_system_wrapper_power_routed.rpx
Command: report_power -file first_zynq_system_wrapper_power_routed.rpt -pb first_zynq_system_wrapper_power_summary_routed.pb -rpx first_zynq_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file first_zynq_system_wrapper_route_status.rpt -pb first_zynq_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file first_zynq_system_wrapper_timing_summary_routed.rpt -pb first_zynq_system_wrapper_timing_summary_routed.pb -rpx first_zynq_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file first_zynq_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file first_zynq_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file first_zynq_system_wrapper_bus_skew_routed.rpt -pb first_zynq_system_wrapper_bus_skew_routed.pb -rpx first_zynq_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force first_zynq_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./first_zynq_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 3151.688 ; gain = 228.145 ; free physical = 29844 ; free virtual = 140837
INFO: [Common 17-206] Exiting Vivado at Sun May 28 22:41:36 2023...
