{
	"author": ["Carlos Flores Fajardo", "Zhen Fang", "Ravi Iyer", "German Fabila Garcia", "Seung Eun Lee", "Li Zhao"],
	"booktitle": "Proceedings of the 48th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2011",
	"dblpkey": "conf/dac/FajardoFIGLZ11",
	"doi": "10.1145/2024724.2024938",
	"pages": "966-971",
	"publisher": "ACM",
	"stemmed": ["buffer", "integr", "cach", "a", "cost", "effect", "sram", "architectur", "for", "handheld", "and", "embed", "platform"],
	"tag": ["architecture", "effectiveness", "embedded", "named"],
	"title": "Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2011
}
