

================================================================
== Vitis HLS Report for 'Context_layer'
================================================================
* Date:           Sun Sep  3 06:46:13 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4036|     4036|  40.360 us|  40.360 us|  4036|  4036|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i_outer1_l_j_outer2  |     3264|     3264|        68|          -|          -|    48|        no|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_outer2 = alloca i32 1"   --->   Operation 8 'alloca' 'j_outer2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_outer1 = alloca i32 1"   --->   Operation 9 'alloca' 'i_outer1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2, i32 %v56_0_0, i32 %v56_0_1, i32 %v56_0_2, i32 %v56_0_3, i32 %v56_1_0, i32 %v56_1_1, i32 %v56_1_2, i32 %v56_1_3, i32 %v56_2_0, i32 %v56_2_1, i32 %v56_2_2, i32 %v56_2_3, i32 %v56_3_0, i32 %v56_3_1, i32 %v56_3_2, i32 %v56_3_3"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln153 = store i6 0, i6 %indvar_flatten6" [kernel.cpp:153]   --->   Operation 12 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln153 = store i2 0, i2 %i_outer1" [kernel.cpp:153]   --->   Operation 13 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln153 = store i5 0, i5 %j_outer2" [kernel.cpp:153]   --->   Operation 14 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2, i32 %v56_0_0, i32 %v56_0_1, i32 %v56_0_2, i32 %v56_0_3, i32 %v56_1_0, i32 %v56_1_1, i32 %v56_1_2, i32 %v56_1_3, i32 %v56_2_0, i32 %v56_2_1, i32 %v56_2_2, i32 %v56_2_3, i32 %v56_3_0, i32 %v56_3_1, i32 %v56_3_2, i32 %v56_3_3"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln153 = br void %l_k2" [kernel.cpp:153]   --->   Operation 16 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i6 %indvar_flatten6" [kernel.cpp:153]   --->   Operation 17 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.42ns)   --->   "%icmp_ln153 = icmp_eq  i6 %indvar_flatten6_load, i6 48" [kernel.cpp:153]   --->   Operation 18 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (1.82ns)   --->   "%add_ln153_1 = add i6 %indvar_flatten6_load, i6 1" [kernel.cpp:153]   --->   Operation 19 'add' 'add_ln153_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.inc62, void %for.end64" [kernel.cpp:153]   --->   Operation 20 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_outer2_load = load i5 %j_outer2" [kernel.cpp:154]   --->   Operation 21 'load' 'j_outer2_load' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_outer1_load = load i2 %i_outer1" [kernel.cpp:153]   --->   Operation 22 'load' 'i_outer1_load' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.56ns)   --->   "%add_ln153 = add i2 %i_outer1_load, i2 1" [kernel.cpp:153]   --->   Operation 23 'add' 'add_ln153' <Predicate = (!icmp_ln153)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.36ns)   --->   "%icmp_ln154 = icmp_eq  i5 %j_outer2_load, i5 16" [kernel.cpp:154]   --->   Operation 24 'icmp' 'icmp_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.21ns)   --->   "%select_ln153 = select i1 %icmp_ln154, i5 0, i5 %j_outer2_load" [kernel.cpp:153]   --->   Operation 25 'select' 'select_ln153' <Predicate = (!icmp_ln153)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.99ns)   --->   "%select_ln153_1 = select i1 %icmp_ln154, i2 %add_ln153, i2 %i_outer1_load" [kernel.cpp:153]   --->   Operation 26 'select' 'select_ln153_1' <Predicate = (!icmp_ln153)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.78ns)   --->   "%add_ln154 = add i5 %select_ln153, i5 1" [kernel.cpp:154]   --->   Operation 27 'add' 'add_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln154 = store i6 %add_ln153_1, i6 %indvar_flatten6" [kernel.cpp:154]   --->   Operation 28 'store' 'store_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_3 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln154 = store i2 %select_ln153_1, i2 %i_outer1" [kernel.cpp:154]   --->   Operation 29 'store' 'store_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln154 = store i5 %add_ln154, i5 %j_outer2" [kernel.cpp:154]   --->   Operation 30 'store' 'store_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln172 = ret" [kernel.cpp:172]   --->   Operation 31 'ret' 'ret_ln172' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln153_1, i4 0" [kernel.cpp:153]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln153_1, i2 0" [kernel.cpp:153]   --->   Operation 33 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i4 %tmp_49" [kernel.cpp:153]   --->   Operation 34 'zext' 'tmp_70_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.82ns)   --->   "%empty_379 = sub i6 %tmp_s, i6 %tmp_70_cast" [kernel.cpp:153]   --->   Operation 35 'sub' 'empty_379' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%select_ln153_cast = zext i5 %select_ln153" [kernel.cpp:153]   --->   Operation 36 'zext' 'select_ln153_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.82ns)   --->   "%empty_380 = add i6 %tmp_s, i6 %select_ln153_cast" [kernel.cpp:153]   --->   Operation 37 'add' 'empty_380' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_380" [kernel.cpp:153]   --->   Operation 38 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%v56_0_0_addr = getelementptr i32 %v56_0_0, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 39 'getelementptr' 'v56_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%v56_0_1_addr = getelementptr i32 %v56_0_1, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 40 'getelementptr' 'v56_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%v56_0_2_addr = getelementptr i32 %v56_0_2, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 41 'getelementptr' 'v56_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%v56_0_3_addr = getelementptr i32 %v56_0_3, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 42 'getelementptr' 'v56_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%v56_1_0_addr = getelementptr i32 %v56_1_0, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 43 'getelementptr' 'v56_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%v56_1_1_addr = getelementptr i32 %v56_1_1, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 44 'getelementptr' 'v56_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%v56_1_2_addr = getelementptr i32 %v56_1_2, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 45 'getelementptr' 'v56_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%v56_1_3_addr = getelementptr i32 %v56_1_3, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 46 'getelementptr' 'v56_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%v56_2_0_addr = getelementptr i32 %v56_2_0, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 47 'getelementptr' 'v56_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%v56_2_1_addr = getelementptr i32 %v56_2_1, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 48 'getelementptr' 'v56_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%v56_2_2_addr = getelementptr i32 %v56_2_2, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 49 'getelementptr' 'v56_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%v56_2_3_addr = getelementptr i32 %v56_2_3, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 50 'getelementptr' 'v56_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%v56_3_0_addr = getelementptr i32 %v56_3_0, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 51 'getelementptr' 'v56_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%v56_3_1_addr = getelementptr i32 %v56_3_1, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 52 'getelementptr' 'v56_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%v56_3_2_addr = getelementptr i32 %v56_3_2, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 53 'getelementptr' 'v56_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%v56_3_3_addr = getelementptr i32 %v56_3_3, i64 0, i64 %p_cast" [kernel.cpp:153]   --->   Operation 54 'getelementptr' 'v56_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%v56_0_0_load = load i6 %v56_0_0_addr" [kernel.cpp:166]   --->   Operation 55 'load' 'v56_0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%v56_0_1_load = load i6 %v56_0_1_addr" [kernel.cpp:166]   --->   Operation 56 'load' 'v56_0_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%v56_0_2_load = load i6 %v56_0_2_addr" [kernel.cpp:166]   --->   Operation 57 'load' 'v56_0_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%v56_0_3_load = load i6 %v56_0_3_addr" [kernel.cpp:166]   --->   Operation 58 'load' 'v56_0_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%v56_1_0_load = load i6 %v56_1_0_addr" [kernel.cpp:166]   --->   Operation 59 'load' 'v56_1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%v56_1_1_load = load i6 %v56_1_1_addr" [kernel.cpp:166]   --->   Operation 60 'load' 'v56_1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 61 [2/2] (3.25ns)   --->   "%v56_1_2_load = load i6 %v56_1_2_addr" [kernel.cpp:166]   --->   Operation 61 'load' 'v56_1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 62 [2/2] (3.25ns)   --->   "%v56_1_3_load = load i6 %v56_1_3_addr" [kernel.cpp:166]   --->   Operation 62 'load' 'v56_1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%v56_2_0_load = load i6 %v56_2_0_addr" [kernel.cpp:166]   --->   Operation 63 'load' 'v56_2_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%v56_2_1_load = load i6 %v56_2_1_addr" [kernel.cpp:166]   --->   Operation 64 'load' 'v56_2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%v56_2_2_load = load i6 %v56_2_2_addr" [kernel.cpp:166]   --->   Operation 65 'load' 'v56_2_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%v56_2_3_load = load i6 %v56_2_3_addr" [kernel.cpp:166]   --->   Operation 66 'load' 'v56_2_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%v56_3_0_load = load i6 %v56_3_0_addr" [kernel.cpp:166]   --->   Operation 67 'load' 'v56_3_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 68 [2/2] (3.25ns)   --->   "%v56_3_1_load = load i6 %v56_3_1_addr" [kernel.cpp:166]   --->   Operation 68 'load' 'v56_3_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%v56_3_2_load = load i6 %v56_3_2_addr" [kernel.cpp:166]   --->   Operation 69 'load' 'v56_3_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%v56_3_3_load = load i6 %v56_3_3_addr" [kernel.cpp:166]   --->   Operation 70 'load' 'v56_3_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 71 [1/2] (3.25ns)   --->   "%v56_0_0_load = load i6 %v56_0_0_addr" [kernel.cpp:166]   --->   Operation 71 'load' 'v56_0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%v56_0_1_load = load i6 %v56_0_1_addr" [kernel.cpp:166]   --->   Operation 72 'load' 'v56_0_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%v56_0_2_load = load i6 %v56_0_2_addr" [kernel.cpp:166]   --->   Operation 73 'load' 'v56_0_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%v56_0_3_load = load i6 %v56_0_3_addr" [kernel.cpp:166]   --->   Operation 74 'load' 'v56_0_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 75 [1/2] (3.25ns)   --->   "%v56_1_0_load = load i6 %v56_1_0_addr" [kernel.cpp:166]   --->   Operation 75 'load' 'v56_1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%v56_1_1_load = load i6 %v56_1_1_addr" [kernel.cpp:166]   --->   Operation 76 'load' 'v56_1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%v56_1_2_load = load i6 %v56_1_2_addr" [kernel.cpp:166]   --->   Operation 77 'load' 'v56_1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%v56_1_3_load = load i6 %v56_1_3_addr" [kernel.cpp:166]   --->   Operation 78 'load' 'v56_1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 79 [1/2] (3.25ns)   --->   "%v56_2_0_load = load i6 %v56_2_0_addr" [kernel.cpp:166]   --->   Operation 79 'load' 'v56_2_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 80 [1/2] (3.25ns)   --->   "%v56_2_1_load = load i6 %v56_2_1_addr" [kernel.cpp:166]   --->   Operation 80 'load' 'v56_2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 81 [1/2] (3.25ns)   --->   "%v56_2_2_load = load i6 %v56_2_2_addr" [kernel.cpp:166]   --->   Operation 81 'load' 'v56_2_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 82 [1/2] (3.25ns)   --->   "%v56_2_3_load = load i6 %v56_2_3_addr" [kernel.cpp:166]   --->   Operation 82 'load' 'v56_2_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 83 [1/2] (3.25ns)   --->   "%v56_3_0_load = load i6 %v56_3_0_addr" [kernel.cpp:166]   --->   Operation 83 'load' 'v56_3_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 84 [1/2] (3.25ns)   --->   "%v56_3_1_load = load i6 %v56_3_1_addr" [kernel.cpp:166]   --->   Operation 84 'load' 'v56_3_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 85 [1/2] (3.25ns)   --->   "%v56_3_2_load = load i6 %v56_3_2_addr" [kernel.cpp:166]   --->   Operation 85 'load' 'v56_3_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_5 : Operation 86 [1/2] (3.25ns)   --->   "%v56_3_3_load = load i6 %v56_3_3_addr" [kernel.cpp:166]   --->   Operation 86 'load' 'v56_3_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 87 [2/2] (5.16ns)   --->   "%call_ln166 = call void @Context_layer_Pipeline_l_k2, i32 %v56_3_3_load, i32 %v56_3_2_load, i32 %v56_3_1_load, i32 %v56_3_0_load, i32 %v56_2_3_load, i32 %v56_2_2_load, i32 %v56_2_1_load, i32 %v56_2_0_load, i32 %v56_1_3_load, i32 %v56_1_2_load, i32 %v56_1_1_load, i32 %v56_1_0_load, i32 %v56_0_3_load, i32 %v56_0_2_load, i32 %v56_0_1_load, i32 %v56_0_0_load, i32 %v56_3_3, i6 %empty_380, i32 %v56_3_2, i32 %v56_3_1, i32 %v56_3_0, i32 %v56_2_3, i32 %v56_2_2, i32 %v56_2_1, i32 %v56_2_0, i32 %v56_1_3, i32 %v56_1_2, i32 %v56_1_1, i32 %v56_1_0, i32 %v56_0_3, i32 %v56_0_2, i32 %v56_0_1, i32 %v56_0_0, i6 %empty_379, i32 %v54_0, i32 %v54_1, i32 %v54_2, i32 %v54_3, i5 %select_ln153, i32 %v55_0, i32 %v55_1, i32 %v55_2, i32 %v55_3" [kernel.cpp:166]   --->   Operation 87 'call' 'call_ln166' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i_outer1_l_j_outer2_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48"   --->   Operation 89 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [kernel.cpp:154]   --->   Operation 90 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln166 = call void @Context_layer_Pipeline_l_k2, i32 %v56_3_3_load, i32 %v56_3_2_load, i32 %v56_3_1_load, i32 %v56_3_0_load, i32 %v56_2_3_load, i32 %v56_2_2_load, i32 %v56_2_1_load, i32 %v56_2_0_load, i32 %v56_1_3_load, i32 %v56_1_2_load, i32 %v56_1_1_load, i32 %v56_1_0_load, i32 %v56_0_3_load, i32 %v56_0_2_load, i32 %v56_0_1_load, i32 %v56_0_0_load, i32 %v56_3_3, i6 %empty_380, i32 %v56_3_2, i32 %v56_3_1, i32 %v56_3_0, i32 %v56_2_3, i32 %v56_2_2, i32 %v56_2_1, i32 %v56_2_0, i32 %v56_1_3, i32 %v56_1_2, i32 %v56_1_1, i32 %v56_1_0, i32 %v56_0_3, i32 %v56_0_2, i32 %v56_0_1, i32 %v56_0_0, i6 %empty_379, i32 %v54_0, i32 %v54_1, i32 %v54_2, i32 %v54_3, i5 %select_ln153, i32 %v55_0, i32 %v55_1, i32 %v55_2, i32 %v55_3" [kernel.cpp:166]   --->   Operation 91 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln154 = br void %l_k2" [kernel.cpp:154]   --->   Operation 92 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten6') [27]  (0 ns)
	'store' operation ('store_ln153', kernel.cpp:153) of constant 0 on local variable 'indvar_flatten6' [29]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 5.95ns
The critical path consists of the following:
	'load' operation ('j_outer2_load', kernel.cpp:154) on local variable 'j_outer2' [39]  (0 ns)
	'icmp' operation ('icmp_ln154', kernel.cpp:154) [44]  (1.36 ns)
	'select' operation ('select_ln153', kernel.cpp:153) [45]  (1.22 ns)
	'add' operation ('add_ln154', kernel.cpp:154) [88]  (1.78 ns)
	'store' operation ('store_ln154', kernel.cpp:154) of variable 'add_ln154', kernel.cpp:154 on local variable 'j_outer2' [91]  (1.59 ns)

 <State 4>: 5.08ns
The critical path consists of the following:
	'add' operation ('empty_380', kernel.cpp:153) [52]  (1.83 ns)
	'getelementptr' operation ('v56_0_0_addr', kernel.cpp:153) [54]  (0 ns)
	'load' operation ('v56_0_0_load', kernel.cpp:166) on array 'v56_0_0' [71]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v56_0_0_load', kernel.cpp:166) on array 'v56_0_0' [71]  (3.25 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'call' operation ('call_ln166', kernel.cpp:166) to 'Context_layer_Pipeline_l_k2' [87]  (5.17 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
