
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v
# synth_design -part xc7z020clg484-3 -top paj_raygentop_hierarchy_no_mem -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top paj_raygentop_hierarchy_no_mem -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 230677 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.996 ; gain = 69.895 ; free physical = 245725 ; free virtual = 314232
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'paj_raygentop_hierarchy_no_mem' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:80]
INFO: [Synth 8-6157] synthesizing module 'onlyonecycle' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:301]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:331]
INFO: [Synth 8-6155] done synthesizing module 'onlyonecycle' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:301]
INFO: [Synth 8-6157] synthesizing module 'matmult' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:377]
WARNING: [Synth 8-3936] Found unconnected internal register 'am31_reg' and it is trimmed from '32' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:420]
WARNING: [Synth 8-3936] Found unconnected internal register 'am21_reg' and it is trimmed from '32' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:417]
WARNING: [Synth 8-3936] Found unconnected internal register 'am11_reg' and it is trimmed from '32' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:414]
WARNING: [Synth 8-3936] Found unconnected internal register 'am32_reg' and it is trimmed from '32' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:421]
WARNING: [Synth 8-3936] Found unconnected internal register 'am22_reg' and it is trimmed from '32' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:418]
WARNING: [Synth 8-3936] Found unconnected internal register 'am12_reg' and it is trimmed from '32' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:415]
WARNING: [Synth 8-3936] Found unconnected internal register 'am33_reg' and it is trimmed from '32' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:422]
WARNING: [Synth 8-3936] Found unconnected internal register 'am23_reg' and it is trimmed from '32' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:419]
WARNING: [Synth 8-3936] Found unconnected internal register 'am13_reg' and it is trimmed from '32' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:416]
INFO: [Synth 8-6155] done synthesizing module 'matmult' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:377]
INFO: [Synth 8-6157] synthesizing module 'delay1x3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:272]
INFO: [Synth 8-6155] done synthesizing module 'delay1x3' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:272]
INFO: [Synth 8-6157] synthesizing module 'rgconfigmemory' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:436]
INFO: [Synth 8-6157] synthesizing module 'spram21x4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:625]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:3]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:3]
INFO: [Synth 8-6155] done synthesizing module 'spram21x4' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:625]
WARNING: [Synth 8-567] referenced signal 'CfgAddr' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:537]
WARNING: [Synth 8-567] referenced signal 'CfgData' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:537]
INFO: [Synth 8-6155] done synthesizing module 'rgconfigmemory' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:436]
INFO: [Synth 8-6157] synthesizing module 'rgsramcontroller' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:672]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:798]
WARNING: [Synth 8-567] referenced signal 'addrin' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:792]
INFO: [Synth 8-6155] done synthesizing module 'rgsramcontroller' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:672]
INFO: [Synth 8-6157] synthesizing module 'raysend' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1120]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1183]
WARNING: [Synth 8-567] referenced signal 'origx' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1180]
WARNING: [Synth 8-567] referenced signal 'addr' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1180]
WARNING: [Synth 8-567] referenced signal 'origy' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1180]
WARNING: [Synth 8-567] referenced signal 'origz' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1180]
WARNING: [Synth 8-567] referenced signal 'dir' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1180]
INFO: [Synth 8-6155] done synthesizing module 'raysend' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1120]
INFO: [Synth 8-6157] synthesizing module 'raygencont' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1344]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1462]
WARNING: [Synth 8-567] referenced signal 'initcount' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1460]
WARNING: [Synth 8-567] referenced signal 'active' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1460]
WARNING: [Synth 8-567] referenced signal 'dirIn' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1460]
WARNING: [Synth 8-567] referenced signal 'cycles' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1460]
WARNING: [Synth 8-567] referenced signal 'groupID' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1460]
WARNING: [Synth 8-6014] Unused sequential element first_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1427]
WARNING: [Synth 8-6014] Unused sequential element destaddr_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1428]
INFO: [Synth 8-6155] done synthesizing module 'raygencont' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1344]
INFO: [Synth 8-6157] synthesizing module 'resultrecieve' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1703]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1865]
WARNING: [Synth 8-567] referenced signal 'rgResultData' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1863]
INFO: [Synth 8-6155] done synthesizing module 'resultrecieve' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1703]
INFO: [Synth 8-6157] synthesizing module 'resultwriter' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1987]
INFO: [Synth 8-6157] synthesizing module 'col16to21' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'col16to21' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2733]
INFO: [Synth 8-6157] synthesizing module 'linearmap' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2771]
INFO: [Synth 8-6155] done synthesizing module 'linearmap' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2771]
INFO: [Synth 8-6157] synthesizing module 'bilinearintrp' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2841]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1b_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2959]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1g_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2956]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1r_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2953]
WARNING: [Synth 8-3936] Found unconnected internal register 'ul_reg' and it is trimmed from '8' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2942]
WARNING: [Synth 8-3936] Found unconnected internal register 'i3b_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2961]
WARNING: [Synth 8-3936] Found unconnected internal register 'i3g_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2958]
WARNING: [Synth 8-3936] Found unconnected internal register 'i3r_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2955]
WARNING: [Synth 8-3936] Found unconnected internal register 'wl_reg' and it is trimmed from '8' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2941]
WARNING: [Synth 8-3936] Found unconnected internal register 'i2b_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2960]
WARNING: [Synth 8-3936] Found unconnected internal register 'i2g_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2957]
WARNING: [Synth 8-3936] Found unconnected internal register 'i2r_reg' and it is trimmed from '15' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2954]
WARNING: [Synth 8-3936] Found unconnected internal register 'vl_reg' and it is trimmed from '8' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2943]
INFO: [Synth 8-6155] done synthesizing module 'bilinearintrp' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2841]
INFO: [Synth 8-6157] synthesizing module 'fifo3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2970]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:3038]
INFO: [Synth 8-6155] done synthesizing module 'fifo3' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2970]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2205]
WARNING: [Synth 8-567] referenced signal 'valid01' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2201]
WARNING: [Synth 8-567] referenced signal 'valid10' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2201]
WARNING: [Synth 8-567] referenced signal 'bkcolour' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2201]
WARNING: [Synth 8-567] referenced signal 'texinfo' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2201]
WARNING: [Synth 8-567] referenced signal 'blb' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2201]
WARNING: [Synth 8-567] referenced signal 'blg' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2201]
WARNING: [Synth 8-567] referenced signal 'blr' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2201]
WARNING: [Synth 8-567] referenced signal 'texelb' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2201]
WARNING: [Synth 8-567] referenced signal 'texelg' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2201]
WARNING: [Synth 8-567] referenced signal 'texelr' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2201]
INFO: [Synth 8-6155] done synthesizing module 'resultwriter' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1987]
INFO: [Synth 8-6155] done synthesizing module 'paj_raygentop_hierarchy_no_mem' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:80]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[7]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[6]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[5]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[4]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[3]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[31]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[30]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[29]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[28]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[27]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[26]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[25]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[24]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[23]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[22]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[21]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[20]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[19]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[18]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[17]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.762 ; gain = 121.660 ; free physical = 245655 ; free virtual = 314163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.762 ; gain = 121.660 ; free physical = 245648 ; free virtual = 314155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.762 ; gain = 129.660 ; free physical = 245648 ; free virtual = 314155
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'onlyonecycle'
INFO: [Synth 8-5544] ROM "output_xhdl0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_xhdl0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rgsramcontroller'
INFO: [Synth 8-5546] ROM "temp_faddress" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_fbdatavalidl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'raysend'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "statepeek" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'raygencont'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "as" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_dir" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'id10b_reg[15:0]' into 'id10a_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1816]
INFO: [Synth 8-4471] merging register 'id10c_reg[15:0]' into 'id10a_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1817]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'resultrecieve'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_id01c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_u01a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_v01a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_hit10a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_u10a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_v10a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2802]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'resultwriter'
INFO: [Synth 8-5544] ROM "wantshadedata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wantshadedata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wantshadedata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wantshadedata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wantshadedata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wantshadedata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_process01" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_shadedataa" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_texinfol" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_shadedatab" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_shadedatac" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'output_xhdl0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:334]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:337]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:337]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'onlyonecycle'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:337]
WARNING: [Synth 8-327] inferring latch for variable 'temp_count_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:343]
WARNING: [Synth 8-327] inferring latch for variable 'temp_origx_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:555]
WARNING: [Synth 8-327] inferring latch for variable 'temp_origy_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:559]
WARNING: [Synth 8-327] inferring latch for variable 'temp_origz_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:563]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m11_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:567]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m12_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:571]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m13_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:575]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m21_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:579]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m22_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:583]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m23_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:587]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m31_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:591]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m32_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:595]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m33_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:599]
WARNING: [Synth 8-327] inferring latch for variable 'want_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:807]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:814]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:814]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                             0000 |                             0000
                 iSTATE3 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                  iSTATE |                             0100 |                             0100
                 iSTATE9 |                             0101 |                             0101
                 iSTATE8 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             1001
                 iSTATE2 |                             1000 |                             1010
                 iSTATE7 |                             1001 |                             1000
                 iSTATE5 |                             1010 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rgsramcontroller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:814]
WARNING: [Synth 8-327] inferring latch for variable 'want_data_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:808]
WARNING: [Synth 8-327] inferring latch for variable 'read_ready_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:809]
WARNING: [Synth 8-327] inferring latch for variable 'dirReady_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:810]
WARNING: [Synth 8-327] inferring latch for variable 'writebackack_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:811]
WARNING: [Synth 8-327] inferring latch for variable 'temp_fbdatavalidl_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:855]
WARNING: [Synth 8-327] inferring latch for variable 'temp_shadedataready_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:856]
WARNING: [Synth 8-327] inferring latch for variable 'temp_texelready_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:857]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_data_xhdl0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:751]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:806]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_we_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:802]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_oe_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:803]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_adsp_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:804]
WARNING: [Synth 8-327] inferring latch for variable 'temp_waddress_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:861]
WARNING: [Synth 8-327] inferring latch for variable 'temp_faddress_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1040]
WARNING: [Synth 8-327] inferring latch for variable 'temp_fcount_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1041]
WARNING: [Synth 8-327] inferring latch for variable 'temp_ack_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1205]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1188]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1188]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE6 |                             0010 |                             0110
                 iSTATE1 |                             0011 |                             0010
                 iSTATE4 |                             0100 |                             0111
                  iSTATE |                             0101 |                             0011
                 iSTATE7 |                             0110 |                             1000
                 iSTATE0 |                             0111 |                             0100
                 iSTATE5 |                             1000 |                             1001
                 iSTATE8 |                             1001 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'raysend'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1188]
WARNING: [Synth 8-327] inferring latch for variable 'temp_rgData_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1198]
WARNING: [Synth 8-327] inferring latch for variable 'temp_rgAddr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1201]
WARNING: [Synth 8-327] inferring latch for variable 'temp_rgWE_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1199]
WARNING: [Synth 8-327] inferring latch for variable 'temp_rgAddrValid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1200]
WARNING: [Synth 8-327] inferring latch for variable 'statepeek_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1194]
WARNING: [Synth 8-327] inferring latch for variable 'temp_busyout_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1456]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1469]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1469]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              000
                 iSTATE3 |                              001 |                              001
                  iSTATE |                              010 |                              010
                 iSTATE1 |                              011 |                              100
                 iSTATE0 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'raygencont'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1469]
WARNING: [Synth 8-327] inferring latch for variable 'temp_cycles_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1483]
WARNING: [Synth 8-327] inferring latch for variable 'temp_nas0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1457]
WARNING: [Synth 8-327] inferring latch for variable 'wantDir_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1466]
WARNING: [Synth 8-327] inferring latch for variable 'as_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1465]
WARNING: [Synth 8-327] inferring latch for variable 'temp_active_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1489]
WARNING: [Synth 8-327] inferring latch for variable 'temp_groupID_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1487]
WARNING: [Synth 8-327] inferring latch for variable 'temp_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1485]
WARNING: [Synth 8-327] inferring latch for variable 'temp_dir_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1512]
WARNING: [Synth 8-327] inferring latch for variable 'temp_raygroupvalid0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1573]
WARNING: [Synth 8-327] inferring latch for variable 'temp_raygroupvalid1_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1578]
WARNING: [Synth 8-327] inferring latch for variable 'statepeek_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1475]
WARNING: [Synth 8-327] inferring latch for variable 'temp_loaded_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1486]
WARNING: [Synth 8-327] inferring latch for variable 'temp_count_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1488]
WARNING: [Synth 8-327] inferring latch for variable 'temp_valid01_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1883]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1870]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1870]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
                 iSTATE3 |                              001 |                              001
                  iSTATE |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                 iSTATE5 |                              100 |                              100
                 iSTATE1 |                              101 |                              101
                 iSTATE2 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'resultrecieve'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1870]
WARNING: [Synth 8-327] inferring latch for variable 'temp_valid10_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1884]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id01a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1887]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id01b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1888]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id01c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1904]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit01a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1905]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit01b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1906]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit01c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1907]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit10a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1941]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit10b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1942]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit10c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1943]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u01a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1917]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u01b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1918]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u01c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1919]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v01a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1927]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v01b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1928]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v01c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1929]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u10a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1953]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u10b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1954]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u10c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1955]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v10a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1963]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v10b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1964]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v10c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:1965]
WARNING: [Synth 8-327] inferring latch for variable 'triID_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2209]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2215]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2215]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0010
                 iSTATE0 |                             0010 |                             0011
                iSTATE10 |                             0011 |                             1000
                 iSTATE4 |                             0100 |                             1011
                  iSTATE |                             0101 |                             0100
                iSTATE11 |                             0110 |                             0110
                 iSTATE8 |                             0111 |                             1001
                 iSTATE3 |                             1000 |                             1100
                iSTATE12 |                             1001 |                             0101
                 iSTATE9 |                             1010 |                             0111
                 iSTATE5 |                             1011 |                             1010
                 iSTATE1 |                             1100 |                             1101
                 iSTATE6 |                             1101 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'resultwriter'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2215]
WARNING: [Synth 8-327] inferring latch for variable 'wantshadedata_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2208]
WARNING: [Synth 8-327] inferring latch for variable 'wanttexel_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2212]
WARNING: [Synth 8-327] inferring latch for variable 'temp_shadedatac_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2445]
WARNING: [Synth 8-327] inferring latch for variable 'temp_shadedatab_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2411]
WARNING: [Synth 8-327] inferring latch for variable 'temp_shadedataa_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2280]
WARNING: [Synth 8-327] inferring latch for variable 'temp_process01_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2230]
WARNING: [Synth 8-327] inferring latch for variable 'temp_write_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2100]
WARNING: [Synth 8-327] inferring latch for variable 'temp_pending10_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2228]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1636.848 ; gain = 204.746 ; free physical = 245396 ; free virtual = 313905
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               28 Bit    Registers := 3     
	               21 Bit    Registers := 6     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 12    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 27    
+---RAMs : 
	              168 Bit         RAMs := 1     
+---Muxes : 
	  11 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	  14 Input     21 Bit        Muxes := 3     
	  11 Input     19 Bit        Muxes := 1     
	  11 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 11    
	   4 Input     18 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  14 Input     16 Bit        Muxes := 1     
	  11 Input     15 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 22    
	  14 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  10 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 29    
	  11 Input      1 Bit        Muxes := 24    
	  10 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 20    
	   7 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module paj_raygentop_hierarchy_no_mem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module onlyonecycle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module matmult 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
Module delay1x3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	              168 Bit         RAMs := 1     
Module spram21x4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rgconfigmemory 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 3     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module rgsramcontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  11 Input     64 Bit        Muxes := 1     
	  11 Input     19 Bit        Muxes := 1     
	  11 Input     18 Bit        Muxes := 1     
	  11 Input     15 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 24    
Module raysend 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	  10 Input      3 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 9     
Module raygencont 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 20    
Module resultrecieve 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 13    
Module col16to21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module linearmap 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 2     
Module bilinearintrp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 9     
Module fifo3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 5     
	   4 Input     18 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module resultwriter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               21 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	  14 Input     21 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  14 Input     16 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	  14 Input      3 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP am12_reg, operation Mode is: (A*B)'.
DSP Report: register am12_reg is absorbed into DSP am12_reg.
DSP Report: operator am120 is absorbed into DSP am12_reg.
DSP Report: Generating DSP am13_reg, operation Mode is: (A*B)'.
DSP Report: register am13_reg is absorbed into DSP am13_reg.
DSP Report: operator am130 is absorbed into DSP am13_reg.
DSP Report: Generating DSP am11_reg, operation Mode is: (A*B)'.
DSP Report: register am11_reg is absorbed into DSP am11_reg.
DSP Report: operator am110 is absorbed into DSP am11_reg.
DSP Report: Generating DSP am22_reg, operation Mode is: (A*B)'.
DSP Report: register am22_reg is absorbed into DSP am22_reg.
DSP Report: operator am220 is absorbed into DSP am22_reg.
DSP Report: Generating DSP am23_reg, operation Mode is: (A*B)'.
DSP Report: register am23_reg is absorbed into DSP am23_reg.
DSP Report: operator am230 is absorbed into DSP am23_reg.
DSP Report: Generating DSP am21_reg, operation Mode is: (A*B)'.
DSP Report: register am21_reg is absorbed into DSP am21_reg.
DSP Report: operator am210 is absorbed into DSP am21_reg.
DSP Report: Generating DSP am32_reg, operation Mode is: (A*B)'.
DSP Report: register am32_reg is absorbed into DSP am32_reg.
DSP Report: operator am320 is absorbed into DSP am32_reg.
DSP Report: Generating DSP am33_reg, operation Mode is: (A*B)'.
DSP Report: register am33_reg is absorbed into DSP am33_reg.
DSP Report: operator am330 is absorbed into DSP am33_reg.
DSP Report: Generating DSP am31_reg, operation Mode is: (A*B)'.
DSP Report: register am31_reg is absorbed into DSP am31_reg.
DSP Report: operator am310 is absorbed into DSP am31_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'spraminst/addr_reg' and it is trimmed from '8' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:637]
INFO: [Synth 8-5546] ROM "temp_faddress" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bilinearimp/ul_reg[6:0]' into 'bilinearimp/ul_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2942]
INFO: [Synth 8-4471] merging register 'bilinearimp/wl_reg[6:0]' into 'bilinearimp/wl_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2941]
INFO: [Synth 8-4471] merging register 'bilinearimp/vl_reg[6:0]' into 'bilinearimp/vl_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2943]
INFO: [Synth 8-4471] merging register 'bilinearimp/ul_reg[6:0]' into 'bilinearimp/ul_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2942]
INFO: [Synth 8-4471] merging register 'bilinearimp/wl_reg[6:0]' into 'bilinearimp/wl_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2941]
INFO: [Synth 8-4471] merging register 'bilinearimp/vl_reg[6:0]' into 'bilinearimp/vl_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v:2943]
WARNING: [Synth 8-3331] design resultwriter has unconnected port u01a[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port u01b[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port u01c[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port v01a[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port v01b[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port v01c[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port u10a[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port u10b[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port u10c[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port v10a[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port v10b[7]
WARNING: [Synth 8-3331] design resultwriter has unconnected port v10c[7]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[31]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[30]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[29]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[28]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[27]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[26]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[25]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[24]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[23]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[22]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[21]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[20]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[19]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[18]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[17]
WARNING: [Synth 8-3331] design paj_raygentop_hierarchy_no_mem has unconnected port rgCont[16]
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[32]' (FDR) to 'sramcont/fbdata_reg[32]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[33]' (FDR) to 'sramcont/fbdata_reg[33]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[34]' (FDR) to 'sramcont/fbdata_reg[34]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[35]' (FDR) to 'sramcont/fbdata_reg[35]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[36]' (FDR) to 'sramcont/fbdata_reg[36]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[37]' (FDR) to 'sramcont/fbdata_reg[37]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[38]' (FDR) to 'sramcont/fbdata_reg[38]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[39]' (FDR) to 'sramcont/fbdata_reg[39]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[40]' (FDR) to 'sramcont/fbdata_reg[40]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[41]' (FDR) to 'sramcont/fbdata_reg[41]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[42]' (FDR) to 'sramcont/fbdata_reg[42]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[43]' (FDR) to 'sramcont/fbdata_reg[43]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[44]' (FDR) to 'sramcont/fbdata_reg[44]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[45]' (FDR) to 'sramcont/fbdata_reg[45]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[46]' (FDR) to 'sramcont/fbdata_reg[46]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[47]' (FDR) to 'sramcont/fbdata_reg[47]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[0]' (FDR) to 'sramcont/fbdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[1]' (FDR) to 'sramcont/fbdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[2]' (FDR) to 'sramcont/fbdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[3]' (FDR) to 'sramcont/fbdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[4]' (FDR) to 'sramcont/fbdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[5]' (FDR) to 'sramcont/fbdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[6]' (FDR) to 'sramcont/fbdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[7]' (FDR) to 'sramcont/fbdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[8]' (FDR) to 'sramcont/fbdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[9]' (FDR) to 'sramcont/fbdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[10]' (FDR) to 'sramcont/fbdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[11]' (FDR) to 'sramcont/fbdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[12]' (FDR) to 'sramcont/fbdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[13]' (FDR) to 'sramcont/fbdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[14]' (FDR) to 'sramcont/fbdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[15]' (FDR) to 'sramcont/fbdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[16]' (FDR) to 'sramcont/fbdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[17]' (FDR) to 'sramcont/fbdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[18]' (FDR) to 'sramcont/fbdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[19]' (FDR) to 'sramcont/fbdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[20]' (FDR) to 'sramcont/fbdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[21]' (FDR) to 'sramcont/fbdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[22]' (FDR) to 'sramcont/fbdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[23]' (FDR) to 'sramcont/fbdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[24]' (FDR) to 'sramcont/fbdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[25]' (FDR) to 'sramcont/fbdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[26]' (FDR) to 'sramcont/fbdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[27]' (FDR) to 'sramcont/fbdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[28]' (FDR) to 'sramcont/fbdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[29]' (FDR) to 'sramcont/fbdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[30]' (FDR) to 'sramcont/fbdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'sramcont/sramdatal_reg[31]' (FDR) to 'sramcont/fbdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[0]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[1]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[2]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[3]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[4]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[5]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[6]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[7]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[8]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[9]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[10]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[11]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[12]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[13]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[14]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[15]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[16]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[17]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[18]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'ConfigMemoryInst/bkcolour_reg[19]' (FDRE) to 'ConfigMemoryInst/bkcolour_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ConfigMemoryInst/\bkcolour_reg[20] )
INFO: [Synth 8-3886] merging instance 'resultwriteinst/fifo3insta/data2_reg[16]' (FDRE) to 'resultwriteinst/fifo3insta/data2_reg[17]'
INFO: [Synth 8-3886] merging instance 'resultwriteinst/fifo3instb/data2_reg[16]' (FDRE) to 'resultwriteinst/fifo3instb/data2_reg[17]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[0]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[1]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[2]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[3]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[4]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[5]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[6]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[7]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[8]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[9]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[10]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[11]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[12]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[13]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'resultrecieveinst/id10a_reg[14]' (FDRE) to 'resultrecieveinst/id10a_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resultrecieveinst/\id10a_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resultwriteinst/\dataout_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sramcont/tm3_sram_adsp_reg)
INFO: [Synth 8-3886] merging instance 'sramcont/tm3_sram_we_reg[0]' (LD) to 'sramcont/tm3_sram_we_reg[1]'
INFO: [Synth 8-3886] merging instance 'sramcont/tm3_sram_we_reg[1]' (LD) to 'sramcont/tm3_sram_we_reg[2]'
INFO: [Synth 8-3886] merging instance 'sramcont/tm3_sram_we_reg[2]' (LD) to 'sramcont/tm3_sram_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'sramcont/tm3_sram_we_reg[3]' (LD) to 'sramcont/tm3_sram_we_reg[4]'
INFO: [Synth 8-3886] merging instance 'sramcont/tm3_sram_we_reg[4]' (LD) to 'sramcont/tm3_sram_we_reg[5]'
INFO: [Synth 8-3886] merging instance 'sramcont/tm3_sram_we_reg[5]' (LD) to 'sramcont/tm3_sram_we_reg[6]'
INFO: [Synth 8-3886] merging instance 'sramcont/tm3_sram_we_reg[6]' (LD) to 'sramcont/tm3_sram_we_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sramcont/\tm3_sram_addr_reg[18] )
INFO: [Synth 8-3886] merging instance 'resultwriteinst/fifo3insta/data1_reg[16]' (FDRE) to 'resultwriteinst/fifo3insta/data1_reg[17]'
INFO: [Synth 8-3886] merging instance 'resultwriteinst/fifo3instb/data1_reg[16]' (FDRE) to 'resultwriteinst/fifo3instb/data1_reg[17]'
INFO: [Synth 8-3886] merging instance 'resultwriteinst/fifo3insta/data0_reg[16]' (FDRE) to 'resultwriteinst/fifo3insta/data0_reg[17]'
INFO: [Synth 8-3886] merging instance 'resultwriteinst/fifo3instb/data0_reg[16]' (FDRE) to 'resultwriteinst/fifo3instb/data0_reg[17]'
WARNING: [Synth 8-3332] Sequential element (tm3_sram_addr_reg[18]) is unused and will be removed from module rgsramcontroller.
WARNING: [Synth 8-3332] Sequential element (tm3_sram_adsp_reg) is unused and will be removed from module rgsramcontroller.
WARNING: [Synth 8-3332] Sequential element (statepeek_reg[2]) is unused and will be removed from module raysend.
WARNING: [Synth 8-3332] Sequential element (statepeek_reg[1]) is unused and will be removed from module raysend.
WARNING: [Synth 8-3332] Sequential element (statepeek_reg[0]) is unused and will be removed from module raysend.
WARNING: [Synth 8-3332] Sequential element (statepeek_reg[2]) is unused and will be removed from module raygencont.
WARNING: [Synth 8-3332] Sequential element (statepeek_reg[1]) is unused and will be removed from module raygencont.
WARNING: [Synth 8-3332] Sequential element (statepeek_reg[0]) is unused and will be removed from module raygencont.
WARNING: [Synth 8-3332] Sequential element (temp_u01a_reg[7]) is unused and will be removed from module resultrecieve.
WARNING: [Synth 8-3332] Sequential element (temp_u01b_reg[7]) is unused and will be removed from module resultrecieve.
WARNING: [Synth 8-3332] Sequential element (temp_u01c_reg[7]) is unused and will be removed from module resultrecieve.
WARNING: [Synth 8-3332] Sequential element (temp_v01a_reg[7]) is unused and will be removed from module resultrecieve.
WARNING: [Synth 8-3332] Sequential element (temp_v01b_reg[7]) is unused and will be removed from module resultrecieve.
WARNING: [Synth 8-3332] Sequential element (temp_v01c_reg[7]) is unused and will be removed from module resultrecieve.
WARNING: [Synth 8-3332] Sequential element (temp_u10a_reg[7]) is unused and will be removed from module resultrecieve.
WARNING: [Synth 8-3332] Sequential element (temp_u10b_reg[7]) is unused and will be removed from module resultrecieve.
WARNING: [Synth 8-3332] Sequential element (temp_u10c_reg[7]) is unused and will be removed from module resultrecieve.
WARNING: [Synth 8-3332] Sequential element (temp_v10a_reg[7]) is unused and will be removed from module resultrecieve.
WARNING: [Synth 8-3332] Sequential element (temp_v10b_reg[7]) is unused and will be removed from module resultrecieve.
WARNING: [Synth 8-3332] Sequential element (temp_v10c_reg[7]) is unused and will be removed from module resultrecieve.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1734.922 ; gain = 302.820 ; free physical = 245049 ; free virtual = 313564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+---------------------------+-----------+----------------------+-----------------+
|Module Name      | RTL Object                | Inference | Size (Depth x Width) | Primitives      | 
+-----------------+---------------------------+-----------+----------------------+-----------------+
|ConfigMemoryInst | spraminst/new_ram/ram_reg | Implied   | 8 x 21               | RAM16X1S x 21   | 
+-----------------+---------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matmult     | (A*B)'      | 16     | 16     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult     | (A*B)'      | 16     | 16     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult     | (A*B)'      | 16     | 16     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult     | (A*B)'      | 16     | 16     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult     | (A*B)'      | 16     | 16     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult     | (A*B)'      | 16     | 16     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult     | (A*B)'      | 16     | 16     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult     | (A*B)'      | 16     | 16     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult     | (A*B)'      | 16     | 16     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1734.926 ; gain = 302.824 ; free physical = 245047 ; free virtual = 313562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------+---------------------------+-----------+----------------------+-----------------+
|Module Name      | RTL Object                | Inference | Size (Depth x Width) | Primitives      | 
+-----------------+---------------------------+-----------+----------------------+-----------------+
|ConfigMemoryInst | spraminst/new_ram/ram_reg | Implied   | 8 x 21               | RAM16X1S x 21   | 
+-----------------+---------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1734.926 ; gain = 302.824 ; free physical = 244981 ; free virtual = 313496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.926 ; gain = 302.824 ; free physical = 244973 ; free virtual = 313488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.926 ; gain = 302.824 ; free physical = 244972 ; free virtual = 313487
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.926 ; gain = 302.824 ; free physical = 244962 ; free virtual = 313477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.926 ; gain = 302.824 ; free physical = 244960 ; free virtual = 313475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.926 ; gain = 302.824 ; free physical = 244974 ; free virtual = 313488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.926 ; gain = 302.824 ; free physical = 244974 ; free virtual = 313489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                    | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|paj_raygentop_hierarchy_no_mem | dir01delay/buff2_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    88|
|2     |DSP48E1  |     9|
|3     |LUT1     |    24|
|4     |LUT2     |   181|
|5     |LUT3     |   130|
|6     |LUT4     |   214|
|7     |LUT5     |   126|
|8     |LUT6     |   459|
|9     |RAM16X1S |    21|
|10    |SRL16E   |     1|
|11    |FDRE     |  1049|
|12    |FDSE     |    10|
|13    |LD       |   783|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |  3095|
|2     |  ConfigMemoryInst  |rgconfigmemory   |   461|
|3     |    spraminst       |spram21x4        |    47|
|4     |      new_ram       |single_port_ram  |    44|
|5     |  dir01delay        |delay1x3         |     3|
|6     |  matmultinst       |matmult          |   159|
|7     |  onlyeonecycleinst |onlyonecycle     |    17|
|8     |  raygencontinst    |raygencont       |   365|
|9     |  raysendinst       |raysend          |   108|
|10    |  resultrecieveinst |resultrecieve    |   331|
|11    |  resultwriteinst   |resultwriter     |  1244|
|12    |    bilinearimp     |bilinearintrp    |   518|
|13    |    fifo3insta      |fifo3            |   125|
|14    |    fifo3instb      |fifo3_0          |   111|
|15    |    linearmapinst   |linearmap        |   160|
|16    |  sramcont          |rgsramcontroller |   405|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.926 ; gain = 302.824 ; free physical = 244974 ; free virtual = 313488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 223 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.926 ; gain = 302.824 ; free physical = 244974 ; free virtual = 313489
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.930 ; gain = 302.824 ; free physical = 244984 ; free virtual = 313499
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 901 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.094 ; gain = 0.000 ; free physical = 247230 ; free virtual = 315742
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 804 instances were transformed.
  LD => LDCE: 783 instances
  RAM16X1S => RAM32X1S (RAMS32): 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1859.094 ; gain = 427.090 ; free physical = 247290 ; free virtual = 315802
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2389.750 ; gain = 530.656 ; free physical = 246252 ; free virtual = 314764
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.750 ; gain = 0.000 ; free physical = 246251 ; free virtual = 314763
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.762 ; gain = 0.000 ; free physical = 246229 ; free virtual = 314744
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy01" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy10" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[28]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[29]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[30]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[31]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgDone" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultReady" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgaddr_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgwant_read" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2526.039 ; gain = 0.004 ; free physical = 245468 ; free virtual = 313983

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 10d60412b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245462 ; free virtual = 313978

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10d60412b

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245431 ; free virtual = 313946
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b1549c87

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245430 ; free virtual = 313945
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 117268abc

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245428 ; free virtual = 313944
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 117268abc

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245428 ; free virtual = 313943
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b694db96

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245417 ; free virtual = 313932
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b694db96

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245416 ; free virtual = 313931
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245416 ; free virtual = 313931
Ending Logic Optimization Task | Checksum: 1b694db96

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245415 ; free virtual = 313930

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b694db96

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313925

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b694db96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313925

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313924
Ending Netlist Obfuscation Task | Checksum: 1b694db96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.039 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313924
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2526.039 ; gain = 0.004 ; free physical = 245408 ; free virtual = 313924
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1b694db96
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module paj_raygentop_hierarchy_no_mem ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2581.031 ; gain = 22.996 ; free physical = 245288 ; free virtual = 313803
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2582.031 ; gain = 1.000 ; free physical = 245271 ; free virtual = 313786
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy01" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy10" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[28]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[29]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[30]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[31]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgDone" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultReady" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgaddr_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgwant_read" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.239 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2585.031 ; gain = 26.996 ; free physical = 245258 ; free virtual = 313774
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2783.223 ; gain = 201.191 ; free physical = 245222 ; free virtual = 313737
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2783.223 ; gain = 225.188 ; free physical = 245222 ; free virtual = 313738

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 245261 ; free virtual = 313776


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design paj_raygentop_hierarchy_no_mem ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1059
Number of SRLs augmented: 0  newly gated: 0 Total: 1
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1b694db96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 245273 ; free virtual = 313789
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1b694db96
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.223 ; gain = 257.184 ; free physical = 245274 ; free virtual = 313790
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 17546712 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b694db96

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 245286 ; free virtual = 313802
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1b694db96

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 245284 ; free virtual = 313800
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1b694db96

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 245293 ; free virtual = 313809
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1b694db96

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 245295 ; free virtual = 313811
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b694db96

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 245285 ; free virtual = 313801

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 245284 ; free virtual = 313800
Ending Netlist Obfuscation Task | Checksum: 1b694db96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 245277 ; free virtual = 313793
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244967 ; free virtual = 313483
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f5f030e9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244967 ; free virtual = 313483
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244975 ; free virtual = 313491

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 50ca8b5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244951 ; free virtual = 313468

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d81899d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244935 ; free virtual = 313451

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d81899d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244935 ; free virtual = 313451
Phase 1 Placer Initialization | Checksum: d81899d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244934 ; free virtual = 313450

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 59de849e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244907 ; free virtual = 313423

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244830 ; free virtual = 313346

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 108f2ae4c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244828 ; free virtual = 313344
Phase 2 Global Placement | Checksum: d4281ea3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244829 ; free virtual = 313345

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d4281ea3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244835 ; free virtual = 313352

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1be99579c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244815 ; free virtual = 313331

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19f629def

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244826 ; free virtual = 313342

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e7fc3acf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244825 ; free virtual = 313341

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 155697dde

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244703 ; free virtual = 313219

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 231ebc312

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244696 ; free virtual = 313212

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16945ef32

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244678 ; free virtual = 313194
Phase 3 Detail Placement | Checksum: 16945ef32

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244673 ; free virtual = 313190

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19910d53c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 19910d53c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244457 ; free virtual = 312973
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.386. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fe9342fa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244454 ; free virtual = 312970
Phase 4.1 Post Commit Optimization | Checksum: 1fe9342fa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244452 ; free virtual = 312968

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fe9342fa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244442 ; free virtual = 312959

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fe9342fa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244446 ; free virtual = 312962

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244446 ; free virtual = 312962
Phase 4.4 Final Placement Cleanup | Checksum: 2567eb7fd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244444 ; free virtual = 312960
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2567eb7fd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244441 ; free virtual = 312957
Ending Placer Task | Checksum: 1ec3a5440

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244453 ; free virtual = 312969
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244447 ; free virtual = 312963
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244265 ; free virtual = 312782
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244222 ; free virtual = 312738
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244351 ; free virtual = 312871
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy01" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy10" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[28]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[29]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[30]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[31]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgDone" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultReady" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgaddr_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgwant_read" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f382cc39 ConstDB: 0 ShapeSum: f8b78807 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "tm3_sram_data_in[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "globalreset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "globalreset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgCfgData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgCfgData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgdata_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgdata_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgaddr_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgaddr_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1626c6131

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244153 ; free virtual = 312672
Post Restoration Checksum: NetGraph: 8c050be4 NumContArr: d667554d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1626c6131

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244165 ; free virtual = 312684

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1626c6131

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244180 ; free virtual = 312699

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1626c6131

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244185 ; free virtual = 312704
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d777f49a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244111 ; free virtual = 312629
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.386  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 185f858a3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244107 ; free virtual = 312625

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1dcf985c7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244100 ; free virtual = 312618

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.727  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1892009c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244080 ; free virtual = 312599
Phase 4 Rip-up And Reroute | Checksum: 1892009c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244080 ; free virtual = 312599

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1892009c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244080 ; free virtual = 312599

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1892009c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244080 ; free virtual = 312599
Phase 5 Delay and Skew Optimization | Checksum: 1892009c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244080 ; free virtual = 312599

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 201162158

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244074 ; free virtual = 312593
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.727  | TNS=0.000  | WHS=0.087  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 201162158

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244073 ; free virtual = 312592
Phase 6 Post Hold Fix | Checksum: 201162158

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244073 ; free virtual = 312592

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.238532 %
  Global Horizontal Routing Utilization  = 0.346264 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 263217ba0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244075 ; free virtual = 312593

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 263217ba0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244073 ; free virtual = 312592

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22edaa5b1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244067 ; free virtual = 312586

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.727  | TNS=0.000  | WHS=0.087  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22edaa5b1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244066 ; free virtual = 312585
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244099 ; free virtual = 312618

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244099 ; free virtual = 312618
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244100 ; free virtual = 312618
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244095 ; free virtual = 312613
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2783.223 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312593
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy01" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy10" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[28]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[29]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[30]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData[31]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgCfgData_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgDone" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultReady" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgaddr_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgwant_read" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2791.262 ; gain = 0.000 ; free physical = 245686 ; free virtual = 314203
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:19:19 2022...
