{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697443636969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697443636969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 13:37:16 2023 " "Processing started: Mon Oct 16 13:37:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697443636969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697443636969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1c_pulse_gen_detect -c t1c_pulse_gen_detect " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1c_pulse_gen_detect -c t1c_pulse_gen_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697443636969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697443637192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697443637192 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "t1c_pulse_gen_detect.v(41) " "Verilog HDL information at t1c_pulse_gen_detect.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/ab#1296_Task1C/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697443644069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1c_pulse_gen_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file t1c_pulse_gen_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1c_pulse_gen_detect " "Found entity 1: t1c_pulse_gen_detect" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/ab#1296_Task1C/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697443644069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697443644069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1c_pulse_gen_detect " "Elaborating entity \"t1c_pulse_gen_detect\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697443644082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 22 t1c_pulse_gen_detect.v(47) " "Verilog HDL assignment warning at t1c_pulse_gen_detect.v(47): truncated value with size 23 to match size of target (22)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/ab#1296_Task1C/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697443644082 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 t1c_pulse_gen_detect.v(57) " "Verilog HDL assignment warning at t1c_pulse_gen_detect.v(57): truncated value with size 32 to match size of target (23)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/ab#1296_Task1C/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697443644082 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 t1c_pulse_gen_detect.v(67) " "Verilog HDL assignment warning at t1c_pulse_gen_detect.v(67): truncated value with size 32 to match size of target (23)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/ab#1296_Task1C/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697443644082 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 t1c_pulse_gen_detect.v(77) " "Verilog HDL assignment warning at t1c_pulse_gen_detect.v(77): truncated value with size 32 to match size of target (23)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/ab#1296_Task1C/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697443644082 "|t1c_pulse_gen_detect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 t1c_pulse_gen_detect.v(80) " "Verilog HDL assignment warning at t1c_pulse_gen_detect.v(80): truncated value with size 32 to match size of target (22)" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/ab#1296_Task1C/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697443644082 "|t1c_pulse_gen_detect"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/ab#1296_Task1C/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1697443644351 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1697443644351 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697443644414 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pulses\[0\]~reg0 High " "Register pulses\[0\]~reg0 will power up to High" {  } { { "t1c_pulse_gen_detect.v" "" { Text "D:/ab#1296_Task1C/t1c_pulse_gen_detect/t1c_pulse_gen_detect.v" 53 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1697443644477 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1697443644477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ab#1296_Task1C/t1c_pulse_gen_detect/output_files/t1c_pulse_gen_detect.map.smsg " "Generated suppressed messages file D:/ab#1296_Task1C/t1c_pulse_gen_detect/output_files/t1c_pulse_gen_detect.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697443644667 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697443644746 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697443644746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697443644770 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697443644770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697443644770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697443644770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697443644794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 13:37:24 2023 " "Processing ended: Mon Oct 16 13:37:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697443644794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697443644794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697443644794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697443644794 ""}
