# riscvCpu
A keep it simple (and stupid) version of RISC-V implementation in RTL and simulation using Verilator
