# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../TDC.srcs/sources_1/ip/clk_wiz_0" \
"tb_tdc_top_time_impl.v" \
"../../../../../TDC.srcs/sim_1/new/tb_no_decode.v" \

# Do not sort compile order
nosort
