

================================================================
== Vivado HLS Report for 'axi_algorithm'
================================================================
* Date:           Mon Feb  1 13:51:17 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dato2moment
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.14|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   11|   11|    7|    7| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                 |                      |  Latency  |  Interval | Pipeline |
        |             Instance            |        Module        | min | max | min | max |   Type   |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_Block_arrayctor_loop_fu_112  |Block_arrayctor_loop  |    2|    2|    2|    2|   none   |
        |grp_write_data21_fu_117          |write_data21          |    1|    1|    1|    1| function |
        |grp_write_data22_fu_136          |write_data22          |    1|    1|    1|    1| function |
        |grp_write_data23_fu_155          |write_data23          |    1|    1|    1|    1| function |
        |grp_write_data_fu_174            |write_data            |    1|    1|    1|    1| function |
        |grp_read_data_fu_193             |read_data             |    6|    6|    6|    6|   none   |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.32ns
ST_1: dato (73)  [1/1] 2.32ns
arrayctor.loop1.preheader:37  %dato = alloca [4 x i32], align 4


 <State 2>: 0.00ns
ST_2: StgValue_9 (80)  [2/2] 0.00ns  loc: axi_algorithm.cpp:26
arrayctor.loop1.preheader:44  call fastcc void @read_data(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V, [4 x i32]* %dato)


 <State 3>: 0.00ns
ST_3: StgValue_10 (80)  [1/2] 0.00ns  loc: axi_algorithm.cpp:26
arrayctor.loop1.preheader:44  call fastcc void @read_data(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V, [4 x i32]* %dato)


 <State 4>: 0.00ns
ST_4: call_ret (81)  [2/2] 0.00ns
arrayctor.loop1.preheader:45  %call_ret = call fastcc { i32, i32, i32, i32 } @Block_arrayctor.loop([4 x i32]* %dato)


 <State 5>: 2.32ns
ST_5: call_ret (81)  [1/2] 2.32ns
arrayctor.loop1.preheader:45  %call_ret = call fastcc { i32, i32, i32, i32 } @Block_arrayctor.loop([4 x i32]* %dato)

ST_5: dedo0_0_V (82)  [1/1] 0.00ns
arrayctor.loop1.preheader:46  %dedo0_0_V = extractvalue { i32, i32, i32, i32 } %call_ret, 0

ST_5: palma0_0_V (83)  [1/1] 0.00ns
arrayctor.loop1.preheader:47  %palma0_0_V = extractvalue { i32, i32, i32, i32 } %call_ret, 1

ST_5: dedo1_0_V (84)  [1/1] 0.00ns
arrayctor.loop1.preheader:48  %dedo1_0_V = extractvalue { i32, i32, i32, i32 } %call_ret, 2

ST_5: palma1_0_V (85)  [1/1] 0.00ns
arrayctor.loop1.preheader:49  %palma1_0_V = extractvalue { i32, i32, i32, i32 } %call_ret, 3

ST_5: StgValue_17 (86)  [2/2] 0.00ns  loc: axi_algorithm.cpp:35
arrayctor.loop1.preheader:50  call fastcc void @write_data21(i32 %dedo0_0_V, i32* %output_AX_ALGdedo0_data_V, i4* %output_AX_ALGdedo0_keep_V, i4* %output_AX_ALGdedo0_strb_V, i4* %output_AX_ALGdedo0_user_V, i1* %output_AX_ALGdedo0_last_V, i5* %output_AX_ALGdedo0_id_V, i5* %output_AX_ALGdedo0_dest_V)

ST_5: StgValue_18 (87)  [2/2] 0.00ns  loc: axi_algorithm.cpp:36
arrayctor.loop1.preheader:51  call fastcc void @write_data22(i32 %palma0_0_V, i32* %output_AX_ALGpalma0_data_V, i4* %output_AX_ALGpalma0_keep_V, i4* %output_AX_ALGpalma0_strb_V, i4* %output_AX_ALGpalma0_user_V, i1* %output_AX_ALGpalma0_last_V, i5* %output_AX_ALGpalma0_id_V, i5* %output_AX_ALGpalma0_dest_V)

ST_5: StgValue_19 (88)  [2/2] 0.00ns  loc: axi_algorithm.cpp:37
arrayctor.loop1.preheader:52  call fastcc void @write_data23(i32 %dedo1_0_V, i32* %output_AX_ALGdedo1_data_V, i4* %output_AX_ALGdedo1_keep_V, i4* %output_AX_ALGdedo1_strb_V, i4* %output_AX_ALGdedo1_user_V, i1* %output_AX_ALGdedo1_last_V, i5* %output_AX_ALGdedo1_id_V, i5* %output_AX_ALGdedo1_dest_V)

ST_5: StgValue_20 (89)  [2/2] 0.00ns  loc: axi_algorithm.cpp:38
arrayctor.loop1.preheader:53  call fastcc void @write_data(i32 %palma1_0_V, i32* %output_AX_ALGpalma1_data_V, i4* %output_AX_ALGpalma1_keep_V, i4* %output_AX_ALGpalma1_strb_V, i4* %output_AX_ALGpalma1_user_V, i1* %output_AX_ALGpalma1_last_V, i5* %output_AX_ALGpalma1_id_V, i5* %output_AX_ALGpalma1_dest_V)


 <State 6>: 0.00ns
ST_6: StgValue_21 (86)  [1/2] 0.00ns  loc: axi_algorithm.cpp:35
arrayctor.loop1.preheader:50  call fastcc void @write_data21(i32 %dedo0_0_V, i32* %output_AX_ALGdedo0_data_V, i4* %output_AX_ALGdedo0_keep_V, i4* %output_AX_ALGdedo0_strb_V, i4* %output_AX_ALGdedo0_user_V, i1* %output_AX_ALGdedo0_last_V, i5* %output_AX_ALGdedo0_id_V, i5* %output_AX_ALGdedo0_dest_V)

ST_6: StgValue_22 (87)  [1/2] 0.00ns  loc: axi_algorithm.cpp:36
arrayctor.loop1.preheader:51  call fastcc void @write_data22(i32 %palma0_0_V, i32* %output_AX_ALGpalma0_data_V, i4* %output_AX_ALGpalma0_keep_V, i4* %output_AX_ALGpalma0_strb_V, i4* %output_AX_ALGpalma0_user_V, i1* %output_AX_ALGpalma0_last_V, i5* %output_AX_ALGpalma0_id_V, i5* %output_AX_ALGpalma0_dest_V)

ST_6: StgValue_23 (88)  [1/2] 0.00ns  loc: axi_algorithm.cpp:37
arrayctor.loop1.preheader:52  call fastcc void @write_data23(i32 %dedo1_0_V, i32* %output_AX_ALGdedo1_data_V, i4* %output_AX_ALGdedo1_keep_V, i4* %output_AX_ALGdedo1_strb_V, i4* %output_AX_ALGdedo1_user_V, i1* %output_AX_ALGdedo1_last_V, i5* %output_AX_ALGdedo1_id_V, i5* %output_AX_ALGdedo1_dest_V)

ST_6: StgValue_24 (89)  [1/2] 0.00ns  loc: axi_algorithm.cpp:38
arrayctor.loop1.preheader:53  call fastcc void @write_data(i32 %palma1_0_V, i32* %output_AX_ALGpalma1_data_V, i4* %output_AX_ALGpalma1_keep_V, i4* %output_AX_ALGpalma1_strb_V, i4* %output_AX_ALGpalma1_user_V, i1* %output_AX_ALGpalma1_last_V, i5* %output_AX_ALGpalma1_id_V, i5* %output_AX_ALGpalma1_dest_V)


 <State 7>: 0.00ns
ST_7: StgValue_25 (36)  [1/1] 0.00ns  loc: axi_algorithm.cpp:14
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind

ST_7: StgValue_26 (37)  [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_AX_ALG_data_V), !map !71

ST_7: StgValue_27 (38)  [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_keep_V), !map !77

ST_7: StgValue_28 (39)  [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_strb_V), !map !81

ST_7: StgValue_29 (40)  [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_user_V), !map !85

ST_7: StgValue_30 (41)  [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_AX_ALG_last_V), !map !89

ST_7: StgValue_31 (42)  [1/1] 0.00ns
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALG_id_V), !map !93

ST_7: StgValue_32 (43)  [1/1] 0.00ns
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALG_dest_V), !map !97

ST_7: StgValue_33 (44)  [1/1] 0.00ns
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_AX_ALGdedo0_data_V), !map !101

ST_7: StgValue_34 (45)  [1/1] 0.00ns
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALGdedo0_keep_V), !map !105

ST_7: StgValue_35 (46)  [1/1] 0.00ns
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALGdedo0_strb_V), !map !109

ST_7: StgValue_36 (47)  [1/1] 0.00ns
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALGdedo0_user_V), !map !113

ST_7: StgValue_37 (48)  [1/1] 0.00ns
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_AX_ALGdedo0_last_V), !map !117

ST_7: StgValue_38 (49)  [1/1] 0.00ns
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALGdedo0_id_V), !map !121

ST_7: StgValue_39 (50)  [1/1] 0.00ns
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALGdedo0_dest_V), !map !125

ST_7: StgValue_40 (51)  [1/1] 0.00ns
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_AX_ALGpalma0_data_V), !map !129

ST_7: StgValue_41 (52)  [1/1] 0.00ns
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALGpalma0_keep_V), !map !133

ST_7: StgValue_42 (53)  [1/1] 0.00ns
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALGpalma0_strb_V), !map !137

ST_7: StgValue_43 (54)  [1/1] 0.00ns
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALGpalma0_user_V), !map !141

ST_7: StgValue_44 (55)  [1/1] 0.00ns
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_AX_ALGpalma0_last_V), !map !145

ST_7: StgValue_45 (56)  [1/1] 0.00ns
arrayctor.loop1.preheader:20  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALGpalma0_id_V), !map !149

ST_7: StgValue_46 (57)  [1/1] 0.00ns
arrayctor.loop1.preheader:21  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALGpalma0_dest_V), !map !153

ST_7: StgValue_47 (58)  [1/1] 0.00ns
arrayctor.loop1.preheader:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_AX_ALGdedo1_data_V), !map !157

ST_7: StgValue_48 (59)  [1/1] 0.00ns
arrayctor.loop1.preheader:23  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALGdedo1_keep_V), !map !161

ST_7: StgValue_49 (60)  [1/1] 0.00ns
arrayctor.loop1.preheader:24  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALGdedo1_strb_V), !map !165

ST_7: StgValue_50 (61)  [1/1] 0.00ns
arrayctor.loop1.preheader:25  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALGdedo1_user_V), !map !169

ST_7: StgValue_51 (62)  [1/1] 0.00ns
arrayctor.loop1.preheader:26  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_AX_ALGdedo1_last_V), !map !173

ST_7: StgValue_52 (63)  [1/1] 0.00ns
arrayctor.loop1.preheader:27  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALGdedo1_id_V), !map !177

ST_7: StgValue_53 (64)  [1/1] 0.00ns
arrayctor.loop1.preheader:28  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALGdedo1_dest_V), !map !181

ST_7: StgValue_54 (65)  [1/1] 0.00ns
arrayctor.loop1.preheader:29  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_AX_ALGpalma1_data_V), !map !185

ST_7: StgValue_55 (66)  [1/1] 0.00ns
arrayctor.loop1.preheader:30  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALGpalma1_keep_V), !map !189

ST_7: StgValue_56 (67)  [1/1] 0.00ns
arrayctor.loop1.preheader:31  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALGpalma1_strb_V), !map !193

ST_7: StgValue_57 (68)  [1/1] 0.00ns
arrayctor.loop1.preheader:32  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALGpalma1_user_V), !map !197

ST_7: StgValue_58 (69)  [1/1] 0.00ns
arrayctor.loop1.preheader:33  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_AX_ALGpalma1_last_V), !map !201

ST_7: StgValue_59 (70)  [1/1] 0.00ns
arrayctor.loop1.preheader:34  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALGpalma1_id_V), !map !205

ST_7: StgValue_60 (71)  [1/1] 0.00ns
arrayctor.loop1.preheader:35  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALGpalma1_dest_V), !map !209

ST_7: StgValue_61 (72)  [1/1] 0.00ns
arrayctor.loop1.preheader:36  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @axi_algorithm_str) nounwind

ST_7: StgValue_62 (74)  [1/1] 0.00ns
arrayctor.loop1.preheader:38  call void (...)* @_ssdm_op_SpecInterface(i32* %output_AX_ALGpalma1_data_V, i4* %output_AX_ALGpalma1_keep_V, i4* %output_AX_ALGpalma1_strb_V, i4* %output_AX_ALGpalma1_user_V, i1* %output_AX_ALGpalma1_last_V, i5* %output_AX_ALGpalma1_id_V, i5* %output_AX_ALGpalma1_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_7: StgValue_63 (75)  [1/1] 0.00ns
arrayctor.loop1.preheader:39  call void (...)* @_ssdm_op_SpecInterface(i32* %output_AX_ALGdedo1_data_V, i4* %output_AX_ALGdedo1_keep_V, i4* %output_AX_ALGdedo1_strb_V, i4* %output_AX_ALGdedo1_user_V, i1* %output_AX_ALGdedo1_last_V, i5* %output_AX_ALGdedo1_id_V, i5* %output_AX_ALGdedo1_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_7: StgValue_64 (76)  [1/1] 0.00ns
arrayctor.loop1.preheader:40  call void (...)* @_ssdm_op_SpecInterface(i32* %output_AX_ALGpalma0_data_V, i4* %output_AX_ALGpalma0_keep_V, i4* %output_AX_ALGpalma0_strb_V, i4* %output_AX_ALGpalma0_user_V, i1* %output_AX_ALGpalma0_last_V, i5* %output_AX_ALGpalma0_id_V, i5* %output_AX_ALGpalma0_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_7: StgValue_65 (77)  [1/1] 0.00ns
arrayctor.loop1.preheader:41  call void (...)* @_ssdm_op_SpecInterface(i32* %output_AX_ALGdedo0_data_V, i4* %output_AX_ALGdedo0_keep_V, i4* %output_AX_ALGdedo0_strb_V, i4* %output_AX_ALGdedo0_user_V, i1* %output_AX_ALGdedo0_last_V, i5* %output_AX_ALGdedo0_id_V, i5* %output_AX_ALGdedo0_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_7: StgValue_66 (78)  [1/1] 0.00ns  loc: axi_algorithm.cpp:15
arrayctor.loop1.preheader:42  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: StgValue_67 (79)  [1/1] 0.00ns
arrayctor.loop1.preheader:43  call void (...)* @_ssdm_op_SpecInterface(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_7: StgValue_68 (90)  [1/1] 0.00ns  loc: axi_algorithm.cpp:40
arrayctor.loop1.preheader:54  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_AX_ALG_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo0_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo0_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo0_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo0_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo0_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo0_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo0_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma0_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma0_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma0_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma0_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma0_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma0_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma0_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo1_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo1_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo1_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo1_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo1_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGdedo1_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma1_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma1_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma1_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma1_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma1_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALGpalma1_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dato        (alloca              ) [ 00111100]
StgValue_10 (call                ) [ 00000000]
call_ret    (call                ) [ 00000000]
dedo0_0_V   (extractvalue        ) [ 00000000]
palma0_0_V  (extractvalue        ) [ 00000000]
dedo1_0_V   (extractvalue        ) [ 00000000]
palma1_0_V  (extractvalue        ) [ 00000000]
StgValue_21 (call                ) [ 00000000]
StgValue_22 (call                ) [ 00000000]
StgValue_23 (call                ) [ 00000000]
StgValue_24 (call                ) [ 00000000]
StgValue_25 (specdataflowpipeline) [ 00000000]
StgValue_26 (specbitsmap         ) [ 00000000]
StgValue_27 (specbitsmap         ) [ 00000000]
StgValue_28 (specbitsmap         ) [ 00000000]
StgValue_29 (specbitsmap         ) [ 00000000]
StgValue_30 (specbitsmap         ) [ 00000000]
StgValue_31 (specbitsmap         ) [ 00000000]
StgValue_32 (specbitsmap         ) [ 00000000]
StgValue_33 (specbitsmap         ) [ 00000000]
StgValue_34 (specbitsmap         ) [ 00000000]
StgValue_35 (specbitsmap         ) [ 00000000]
StgValue_36 (specbitsmap         ) [ 00000000]
StgValue_37 (specbitsmap         ) [ 00000000]
StgValue_38 (specbitsmap         ) [ 00000000]
StgValue_39 (specbitsmap         ) [ 00000000]
StgValue_40 (specbitsmap         ) [ 00000000]
StgValue_41 (specbitsmap         ) [ 00000000]
StgValue_42 (specbitsmap         ) [ 00000000]
StgValue_43 (specbitsmap         ) [ 00000000]
StgValue_44 (specbitsmap         ) [ 00000000]
StgValue_45 (specbitsmap         ) [ 00000000]
StgValue_46 (specbitsmap         ) [ 00000000]
StgValue_47 (specbitsmap         ) [ 00000000]
StgValue_48 (specbitsmap         ) [ 00000000]
StgValue_49 (specbitsmap         ) [ 00000000]
StgValue_50 (specbitsmap         ) [ 00000000]
StgValue_51 (specbitsmap         ) [ 00000000]
StgValue_52 (specbitsmap         ) [ 00000000]
StgValue_53 (specbitsmap         ) [ 00000000]
StgValue_54 (specbitsmap         ) [ 00000000]
StgValue_55 (specbitsmap         ) [ 00000000]
StgValue_56 (specbitsmap         ) [ 00000000]
StgValue_57 (specbitsmap         ) [ 00000000]
StgValue_58 (specbitsmap         ) [ 00000000]
StgValue_59 (specbitsmap         ) [ 00000000]
StgValue_60 (specbitsmap         ) [ 00000000]
StgValue_61 (spectopmodule       ) [ 00000000]
StgValue_62 (specinterface       ) [ 00000000]
StgValue_63 (specinterface       ) [ 00000000]
StgValue_64 (specinterface       ) [ 00000000]
StgValue_65 (specinterface       ) [ 00000000]
StgValue_66 (specinterface       ) [ 00000000]
StgValue_67 (specinterface       ) [ 00000000]
StgValue_68 (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_AX_ALG_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_AX_ALG_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_AX_ALG_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_AX_ALG_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_AX_ALG_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_AX_ALG_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_AX_ALG_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_AX_ALGdedo0_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo0_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_AX_ALGdedo0_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo0_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_AX_ALGdedo0_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo0_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_AX_ALGdedo0_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo0_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_AX_ALGdedo0_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo0_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_AX_ALGdedo0_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo0_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_AX_ALGdedo0_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo0_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_AX_ALGpalma0_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma0_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_AX_ALGpalma0_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma0_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_AX_ALGpalma0_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma0_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_AX_ALGpalma0_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma0_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_AX_ALGpalma0_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma0_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_AX_ALGpalma0_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma0_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_AX_ALGpalma0_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma0_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_AX_ALGdedo1_data_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo1_data_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_AX_ALGdedo1_keep_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo1_keep_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_AX_ALGdedo1_strb_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo1_strb_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_AX_ALGdedo1_user_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo1_user_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="output_AX_ALGdedo1_last_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo1_last_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="output_AX_ALGdedo1_id_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo1_id_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_AX_ALGdedo1_dest_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGdedo1_dest_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_AX_ALGpalma1_data_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma1_data_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_AX_ALGpalma1_keep_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma1_keep_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="output_AX_ALGpalma1_strb_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma1_strb_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="output_AX_ALGpalma1_user_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma1_user_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="output_AX_ALGpalma1_last_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma1_last_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="output_AX_ALGpalma1_id_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma1_id_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="output_AX_ALGpalma1_dest_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALGpalma1_dest_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_arrayctor.loop"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data21"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data22"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data23"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_algorithm_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="dato_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dato/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_Block_arrayctor_loop_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="128" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_write_data21_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="0" index="3" bw="4" slack="0"/>
<pin id="122" dir="0" index="4" bw="4" slack="0"/>
<pin id="123" dir="0" index="5" bw="4" slack="0"/>
<pin id="124" dir="0" index="6" bw="1" slack="0"/>
<pin id="125" dir="0" index="7" bw="5" slack="0"/>
<pin id="126" dir="0" index="8" bw="5" slack="0"/>
<pin id="127" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_data22_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="4" slack="0"/>
<pin id="141" dir="0" index="4" bw="4" slack="0"/>
<pin id="142" dir="0" index="5" bw="4" slack="0"/>
<pin id="143" dir="0" index="6" bw="1" slack="0"/>
<pin id="144" dir="0" index="7" bw="5" slack="0"/>
<pin id="145" dir="0" index="8" bw="5" slack="0"/>
<pin id="146" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_write_data23_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="0" index="3" bw="4" slack="0"/>
<pin id="160" dir="0" index="4" bw="4" slack="0"/>
<pin id="161" dir="0" index="5" bw="4" slack="0"/>
<pin id="162" dir="0" index="6" bw="1" slack="0"/>
<pin id="163" dir="0" index="7" bw="5" slack="0"/>
<pin id="164" dir="0" index="8" bw="5" slack="0"/>
<pin id="165" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_write_data_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="0" index="3" bw="4" slack="0"/>
<pin id="179" dir="0" index="4" bw="4" slack="0"/>
<pin id="180" dir="0" index="5" bw="4" slack="0"/>
<pin id="181" dir="0" index="6" bw="1" slack="0"/>
<pin id="182" dir="0" index="7" bw="5" slack="0"/>
<pin id="183" dir="0" index="8" bw="5" slack="0"/>
<pin id="184" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_read_data_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="0" index="3" bw="4" slack="0"/>
<pin id="198" dir="0" index="4" bw="4" slack="0"/>
<pin id="199" dir="0" index="5" bw="1" slack="0"/>
<pin id="200" dir="0" index="6" bw="5" slack="0"/>
<pin id="201" dir="0" index="7" bw="5" slack="0"/>
<pin id="202" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="203" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_9/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="dedo0_0_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="128" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dedo0_0_V/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="palma0_0_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="128" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="palma0_0_V/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="dedo1_0_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="128" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dedo1_0_V/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="palma1_0_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="128" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="palma1_0_V/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="70" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="74" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="128"><net_src comp="76" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="117" pin=4"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="117" pin=5"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="117" pin=6"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="117" pin=7"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="117" pin=8"/></net>

<net id="147"><net_src comp="78" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="136" pin=8"/></net>

<net id="166"><net_src comp="80" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="155" pin=4"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="155" pin=5"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="155" pin=6"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="155" pin=7"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="155" pin=8"/></net>

<net id="185"><net_src comp="82" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="190"><net_src comp="64" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="191"><net_src comp="66" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="192"><net_src comp="68" pin="0"/><net_sink comp="174" pin=8"/></net>

<net id="204"><net_src comp="72" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="193" pin=4"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="193" pin=5"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="193" pin=6"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="193" pin=7"/></net>

<net id="215"><net_src comp="112" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="220"><net_src comp="112" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="225"><net_src comp="112" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="230"><net_src comp="112" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="174" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_AX_ALGdedo0_data_V | {6 }
	Port: output_AX_ALGdedo0_keep_V | {6 }
	Port: output_AX_ALGdedo0_strb_V | {6 }
	Port: output_AX_ALGdedo0_user_V | {6 }
	Port: output_AX_ALGdedo0_last_V | {6 }
	Port: output_AX_ALGdedo0_id_V | {6 }
	Port: output_AX_ALGdedo0_dest_V | {6 }
	Port: output_AX_ALGpalma0_data_V | {6 }
	Port: output_AX_ALGpalma0_keep_V | {6 }
	Port: output_AX_ALGpalma0_strb_V | {6 }
	Port: output_AX_ALGpalma0_user_V | {6 }
	Port: output_AX_ALGpalma0_last_V | {6 }
	Port: output_AX_ALGpalma0_id_V | {6 }
	Port: output_AX_ALGpalma0_dest_V | {6 }
	Port: output_AX_ALGdedo1_data_V | {6 }
	Port: output_AX_ALGdedo1_keep_V | {6 }
	Port: output_AX_ALGdedo1_strb_V | {6 }
	Port: output_AX_ALGdedo1_user_V | {6 }
	Port: output_AX_ALGdedo1_last_V | {6 }
	Port: output_AX_ALGdedo1_id_V | {6 }
	Port: output_AX_ALGdedo1_dest_V | {6 }
	Port: output_AX_ALGpalma1_data_V | {6 }
	Port: output_AX_ALGpalma1_keep_V | {6 }
	Port: output_AX_ALGpalma1_strb_V | {6 }
	Port: output_AX_ALGpalma1_user_V | {6 }
	Port: output_AX_ALGpalma1_last_V | {6 }
	Port: output_AX_ALGpalma1_id_V | {6 }
	Port: output_AX_ALGpalma1_dest_V | {6 }
 - Input state : 
	Port: axi_algorithm : input_AX_ALG_data_V | {2 3 }
	Port: axi_algorithm : input_AX_ALG_keep_V | {2 3 }
	Port: axi_algorithm : input_AX_ALG_strb_V | {2 3 }
	Port: axi_algorithm : input_AX_ALG_user_V | {2 3 }
	Port: axi_algorithm : input_AX_ALG_last_V | {2 3 }
	Port: axi_algorithm : input_AX_ALG_id_V | {2 3 }
	Port: axi_algorithm : input_AX_ALG_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		dedo0_0_V : 1
		palma0_0_V : 1
		dedo1_0_V : 1
		palma1_0_V : 1
		StgValue_17 : 2
		StgValue_18 : 2
		StgValue_19 : 2
		StgValue_20 : 2
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          | grp_Block_arrayctor_loop_fu_112 |  3.721  |    72   |    42   |
|          |     grp_write_data21_fu_117     |  1.769  |    32   |    9    |
|   call   |     grp_write_data22_fu_136     |  1.769  |    32   |    9    |
|          |     grp_write_data23_fu_155     |  1.769  |    32   |    9    |
|          |      grp_write_data_fu_174      |  1.769  |    32   |    9    |
|          |       grp_read_data_fu_193      |  1.769  |    7    |    22   |
|----------|---------------------------------|---------|---------|---------|
|          |         dedo0_0_V_fu_212        |    0    |    0    |    0    |
|extractvalue|        palma0_0_V_fu_217        |    0    |    0    |    0    |
|          |         dedo1_0_V_fu_222        |    0    |    0    |    0    |
|          |        palma1_0_V_fu_227        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  12.566 |   207   |   100   |
|----------|---------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|dato|    0   |   128  |    4   |
+----+--------+--------+--------+
|Total|    0   |   128  |    4   |
+----+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   12   |   207  |   100  |
|   Memory  |    0   |    -   |   128  |    4   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   335  |   104  |
+-----------+--------+--------+--------+--------+
