{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 310 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -y 770 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -y 810 -defaultsOSRD
preplace port cam_gpio -pg 1 -y 290 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -y 790 -defaultsOSRD
preplace port hdmi_tx -pg 1 -y 780 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 330 -defaultsOSRD
preplace port cam_iic -pg 1 -y 350 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -y 850 -defaultsOSRD
preplace portBus jb_p -pg 1 -y 660 -defaultsOSRD
preplace portBus sw -pg 1 -y 750 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -y 830 -defaultsOSRD
preplace portBus btn -pg 1 -y 730 -defaultsOSRD
preplace portBus led -pg 1 -y 640 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -y 890 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -y 870 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 9 -y 800 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 5 -y 710 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 8 -y 660 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 8 -y 390 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 4 -y 870 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 9 -y 360 -defaultsOSRD
preplace inst AXI_GammaCorrection_0 -pg 1 -lvl 7 -y 670 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -y 580 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 7 -y 410 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 10 -y 780 -defaultsOSRD
preplace inst DVIClocking_0 -pg 1 -lvl 6 -y 570 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -y 510 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 4 -y 420 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 670 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 6 -y 750 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 9 -y 120 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 2 -y 350 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 10 -y 370 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 5 NJ 500 NJ 500 NJ 500 NJ 500 2420
preplace netloc btn_1 1 0 6 30J 750 NJ 750 NJ 750 880J 670 1250J 610 1580J
preplace netloc dphy_data_hs_p_1 1 0 4 NJ 830 NJ 830 NJ 830 NJ
preplace netloc s_axil_clk_50 1 1 9 210 240 590 280 900 680 1250 840 NJ 840 2000 550 2450 510 NJ 510 3160
preplace netloc dphy_data_lp_n_1 1 0 4 NJ 890 NJ 890 NJ 890 NJ
preplace netloc clk_wiz_0_locked 1 1 1 220
preplace netloc axi_vdma_0_s2mm_introut 1 8 1 2810
preplace netloc DVIClocking_0_SerialClk 1 6 4 1980 810 NJ 810 2900J 670 3170J
preplace netloc mm_clk_150 1 1 9 NJ 660 560J 730 920J 660 1290 600 1590 650 2030 570 2400 520 2860 480 3170
preplace netloc dphy_hs_clock_1 1 0 4 NJ 770 NJ 770 NJ 770 NJ
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 9 1 N
preplace netloc processing_system7_0_M_AXI_GP0 1 2 9 600 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 3660
preplace netloc axi_vdma_0_M_AXI_MM2S 1 8 1 2800
preplace netloc axi_mem_intercon_1_M00_AXI 1 9 1 N
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 7 1 2410
preplace netloc dphy_clk_lp_p_1 1 0 4 NJ 790 NJ 790 NJ 790 NJ
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 8 1 2830
preplace netloc v_tc_0_irq 1 8 1 2820
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 2 2 560J 270 930
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 10 220 260 NJ 260 NJ 260 NJ 260 NJ 260 1990 270 NJ 270 2880J 500 3170J 510 3650
preplace netloc dphy_clk_lp_n_1 1 0 4 NJ 810 NJ 810 NJ 810 NJ
preplace netloc processing_system7_0_IIC_0 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 910
preplace netloc axi_mem_intercon_M00_AXI 1 9 1 3160
preplace netloc AXI_BayerToRGB_1_led 1 6 5 1990J 770 2420J 790 2850J 650 NJ 650 3650J
preplace netloc dphy_data_hs_n_1 1 0 4 NJ 850 NJ 850 NJ 850 NJ
preplace netloc rgb2dvi_0_TMDS 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 880
preplace netloc v_axi4s_vid_out_0_locked 1 9 1 3180
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 2 7 570 290 870 690 1270 590 1600 660 2020 560 2430 250 2870
preplace netloc xlconcat_0_dout 1 9 1 3180
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 7 3 2450 930 NJ 930 3160
preplace netloc ref_clk_200 1 1 3 210J 740 NJ 740 890
preplace netloc processing_system7_0_FIXED_IO 1 10 1 NJ
preplace netloc AXI_GammaCorrection_0_AXI_Stream_Master 1 7 1 2390
preplace netloc clk_wiz_1_locked 1 4 2 NJ 430 1620
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 2 7 580 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 2900
preplace netloc axi_vdma_0_mm2s_introut 1 8 1 2850
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 4 1 1280
preplace netloc AXI_BayerToRGB_1_jb_p 1 6 5 1970J 780 2370J 800 2840J 660 NJ 660 NJ
preplace netloc clk_wiz_1_pxl_clk_5x 1 4 2 NJ 410 1630
preplace netloc processing_system7_0_GPIO_0 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 4 NJ 560 1290J 580 1610J 640 N
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 2 NJ 540 1300
preplace netloc sw_1 1 0 6 20J 760 NJ 760 NJ 760 940J 700 1240J 810 1610J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 11 30 250 NJ 250 NJ 250 940 270 NJ 270 NJ 270 2000J 260 NJ 260 2890J 490 3190J 500 3660
preplace netloc v_tc_0_vtiming_out 1 8 1 2810
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 5 860 320 NJ 320 NJ 320 NJ 320 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 8 1 2810
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 4 1 1260
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 6 1 2010
preplace netloc dphy_data_lp_p_1 1 0 4 NJ 870 NJ 870 NJ 870 NJ
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 5 1 N
preplace netloc DVIClocking_0_aLockedOut 1 6 1 1990
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 7 2 2440 530 2800J
preplace netloc PixelClk_Generator_clk_out1 1 6 4 1980 540 2380 830 2790 940 3190
levelinfo -pg 1 0 120 390 730 1090 1440 1800 2200 2620 3030 3420 3680 -top 0 -bot 1040
",
}
{
   da_axi4_cnt: "1",
}
