PPA Report for interleave_shift_pipeline.v (Module: interleave_shift_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 27
IO Count: 20
Cell Count: 73

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 969.93 MHz
Reg-to-Reg Critical Path Delay: 0.901 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
