Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 31 14:22:17 2019
| Host         : LAPTOP-69E4OMV9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.132        0.000                      0                   27        0.208        0.000                      0                   27        2.208        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 5.208}      10.417          95.997          
  clk_out2_clk_wiz_0  {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_0  {0.000 5.208}      10.417          95.997          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 2.208        0.000                       0                     1  
  clk_out2_clk_wiz_0       34.132        0.000                      0                   27        0.208        0.000                      0                   27       19.365        0.000                       0                    24  
  clkfbout_clk_wiz_0                                                                                                                                                    8.262        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.209       2.209      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.132ns  (required time - arrival time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 1.413ns (27.397%)  route 3.745ns (72.603%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 37.761 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.861    -1.266    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDRE (Prop_fdre_C_Q)         0.478    -0.788 f  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=4, routed)           0.979     0.192    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X112Y26        LUT5 (Prop_lut5_I0_O)        0.330     0.522 r  Beeld_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=7, routed)           0.984     1.506    Beeld_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I3_O)        0.331     1.837 f  Beeld_inst/VGA_driver_inst/VTeller[4]_i_2/O
                         net (fo=5, routed)           0.836     2.673    Beeld_inst/VGA_driver_inst/VTeller[4]_i_2_n_0
    SLICE_X109Y26        LUT4 (Prop_lut4_I3_O)        0.124     2.797 r  Beeld_inst/VGA_driver_inst/VTeller[8]_i_2/O
                         net (fo=4, routed)           0.603     3.400    Beeld_inst/VGA_driver_inst/VTeller[8]_i_2_n_0
    SLICE_X110Y26        LUT3 (Prop_lut3_I1_O)        0.150     3.550 r  Beeld_inst/VGA_driver_inst/VTeller[5]_i_1/O
                         net (fo=1, routed)           0.342     3.892    Beeld_inst/VGA_driver_inst/VTeller[5]
    SLICE_X109Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.682    37.761    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[5]/C
                         clock pessimism              0.640    38.400    
                         clock uncertainty           -0.093    38.307    
    SLICE_X109Y26        FDRE (Setup_fdre_C_D)       -0.283    38.024    Beeld_inst/VGA_driver_inst/VTeller_reg[5]
  -------------------------------------------------------------------
                         required time                         38.024    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 34.132    

Slack (MET) :             34.276ns  (required time - arrival time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/Vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.387ns (28.247%)  route 3.523ns (71.753%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 37.763 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.861    -1.266    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDRE (Prop_fdre_C_Q)         0.478    -0.788 f  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=4, routed)           0.979     0.192    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X112Y26        LUT5 (Prop_lut5_I0_O)        0.330     0.522 r  Beeld_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=7, routed)           0.611     1.133    Beeld_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I5_O)        0.331     1.464 r  Beeld_inst/VGA_driver_inst/VTeller[1]_i_2/O
                         net (fo=5, routed)           0.707     2.171    Beeld_inst/VGA_driver_inst/VTeller[1]_i_2_n_0
    SLICE_X112Y26        LUT3 (Prop_lut3_I2_O)        0.124     2.295 r  Beeld_inst/VGA_driver_inst/Vsync_i_3/O
                         net (fo=2, routed)           0.645     2.939    Beeld_inst/VGA_driver_inst/Vsync_i_3_n_0
    SLICE_X110Y26        LUT6 (Prop_lut6_I0_O)        0.124     3.063 r  Beeld_inst/VGA_driver_inst/Vsync_i_1/O
                         net (fo=1, routed)           0.581     3.645    Beeld_inst/VGA_driver_inst/Vsync_i_1_n_0
    SLICE_X110Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/Vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.684    37.763    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/Vsync_reg/C
                         clock pessimism              0.680    38.442    
                         clock uncertainty           -0.093    38.349    
    SLICE_X110Y26        FDRE (Setup_fdre_C_R)       -0.429    37.920    Beeld_inst/VGA_driver_inst/Vsync_reg
  -------------------------------------------------------------------
                         required time                         37.920    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                 34.276    

Slack (MET) :             34.491ns  (required time - arrival time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 1.387ns (26.916%)  route 3.766ns (73.084%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 37.761 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.861    -1.266    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDRE (Prop_fdre_C_Q)         0.478    -0.788 f  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=4, routed)           0.979     0.192    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X112Y26        LUT5 (Prop_lut5_I0_O)        0.330     0.522 r  Beeld_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=7, routed)           0.984     1.506    Beeld_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I3_O)        0.331     1.837 f  Beeld_inst/VGA_driver_inst/VTeller[4]_i_2/O
                         net (fo=5, routed)           0.836     2.673    Beeld_inst/VGA_driver_inst/VTeller[4]_i_2_n_0
    SLICE_X109Y26        LUT4 (Prop_lut4_I3_O)        0.124     2.797 r  Beeld_inst/VGA_driver_inst/VTeller[8]_i_2/O
                         net (fo=4, routed)           0.967     3.764    Beeld_inst/VGA_driver_inst/VTeller[8]_i_2_n_0
    SLICE_X110Y25        LUT6 (Prop_lut6_I2_O)        0.124     3.888 r  Beeld_inst/VGA_driver_inst/VTeller[8]_i_1/O
                         net (fo=1, routed)           0.000     3.888    Beeld_inst/VGA_driver_inst/VTeller[8]
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.682    37.761    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[8]/C
                         clock pessimism              0.680    38.440    
                         clock uncertainty           -0.093    38.347    
    SLICE_X110Y25        FDRE (Setup_fdre_C_D)        0.031    38.378    Beeld_inst/VGA_driver_inst/VTeller_reg[8]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                 34.491    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.387ns (26.930%)  route 3.763ns (73.070%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 37.761 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.861    -1.266    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDRE (Prop_fdre_C_Q)         0.478    -0.788 f  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=4, routed)           0.979     0.192    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X112Y26        LUT5 (Prop_lut5_I0_O)        0.330     0.522 r  Beeld_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=7, routed)           0.984     1.506    Beeld_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I3_O)        0.331     1.837 f  Beeld_inst/VGA_driver_inst/VTeller[4]_i_2/O
                         net (fo=5, routed)           0.836     2.673    Beeld_inst/VGA_driver_inst/VTeller[4]_i_2_n_0
    SLICE_X109Y26        LUT4 (Prop_lut4_I3_O)        0.124     2.797 r  Beeld_inst/VGA_driver_inst/VTeller[8]_i_2/O
                         net (fo=4, routed)           0.964     3.761    Beeld_inst/VGA_driver_inst/VTeller[8]_i_2_n_0
    SLICE_X110Y25        LUT4 (Prop_lut4_I2_O)        0.124     3.885 r  Beeld_inst/VGA_driver_inst/VTeller[6]_i_1/O
                         net (fo=1, routed)           0.000     3.885    Beeld_inst/VGA_driver_inst/VTeller[6]
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.682    37.761    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[6]/C
                         clock pessimism              0.680    38.440    
                         clock uncertainty           -0.093    38.347    
    SLICE_X110Y25        FDRE (Setup_fdre_C_D)        0.029    38.376    Beeld_inst/VGA_driver_inst/VTeller_reg[6]
  -------------------------------------------------------------------
                         required time                         38.376    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.510ns  (required time - arrival time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.415ns (27.325%)  route 3.763ns (72.675%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 37.761 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.861    -1.266    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDRE (Prop_fdre_C_Q)         0.478    -0.788 f  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=4, routed)           0.979     0.192    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X112Y26        LUT5 (Prop_lut5_I0_O)        0.330     0.522 r  Beeld_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=7, routed)           0.984     1.506    Beeld_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I3_O)        0.331     1.837 f  Beeld_inst/VGA_driver_inst/VTeller[4]_i_2/O
                         net (fo=5, routed)           0.836     2.673    Beeld_inst/VGA_driver_inst/VTeller[4]_i_2_n_0
    SLICE_X109Y26        LUT4 (Prop_lut4_I3_O)        0.124     2.797 r  Beeld_inst/VGA_driver_inst/VTeller[8]_i_2/O
                         net (fo=4, routed)           0.964     3.761    Beeld_inst/VGA_driver_inst/VTeller[8]_i_2_n_0
    SLICE_X110Y25        LUT5 (Prop_lut5_I0_O)        0.152     3.913 r  Beeld_inst/VGA_driver_inst/VTeller[7]_i_1/O
                         net (fo=1, routed)           0.000     3.913    Beeld_inst/VGA_driver_inst/VTeller[7]
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.682    37.761    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[7]/C
                         clock pessimism              0.680    38.440    
                         clock uncertainty           -0.093    38.347    
    SLICE_X110Y25        FDRE (Setup_fdre_C_D)        0.075    38.422    Beeld_inst/VGA_driver_inst/VTeller_reg[7]
  -------------------------------------------------------------------
                         required time                         38.422    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                 34.510    

Slack (MET) :             35.088ns  (required time - arrival time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 1.644ns (36.082%)  route 2.912ns (63.918%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 37.761 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.861    -1.266    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDRE (Prop_fdre_C_Q)         0.478    -0.788 f  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=4, routed)           0.979     0.192    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X112Y26        LUT5 (Prop_lut5_I0_O)        0.330     0.522 r  Beeld_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=7, routed)           0.611     1.133    Beeld_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I5_O)        0.331     1.464 f  Beeld_inst/VGA_driver_inst/VTeller[1]_i_2/O
                         net (fo=5, routed)           0.707     2.171    Beeld_inst/VGA_driver_inst/VTeller[1]_i_2_n_0
    SLICE_X112Y26        LUT5 (Prop_lut5_I0_O)        0.150     2.321 r  Beeld_inst/VGA_driver_inst/VTeller[9]_i_3/O
                         net (fo=1, routed)           0.615     2.936    Beeld_inst/VGA_driver_inst/VTeller[9]_i_3_n_0
    SLICE_X110Y25        LUT6 (Prop_lut6_I1_O)        0.355     3.291 r  Beeld_inst/VGA_driver_inst/VTeller[9]_i_1/O
                         net (fo=1, routed)           0.000     3.291    Beeld_inst/VGA_driver_inst/VTeller[9]
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.682    37.761    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[9]/C
                         clock pessimism              0.680    38.440    
                         clock uncertainty           -0.093    38.347    
    SLICE_X110Y25        FDRE (Setup_fdre_C_D)        0.031    38.378    Beeld_inst/VGA_driver_inst/VTeller_reg[9]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                 35.088    

Slack (MET) :             35.196ns  (required time - arrival time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/Vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.387ns (31.172%)  route 3.063ns (68.828%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 37.763 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.861    -1.266    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDRE (Prop_fdre_C_Q)         0.478    -0.788 f  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=4, routed)           0.979     0.192    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X112Y26        LUT5 (Prop_lut5_I0_O)        0.330     0.522 r  Beeld_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=7, routed)           0.611     1.133    Beeld_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I5_O)        0.331     1.464 r  Beeld_inst/VGA_driver_inst/VTeller[1]_i_2/O
                         net (fo=5, routed)           0.707     2.171    Beeld_inst/VGA_driver_inst/VTeller[1]_i_2_n_0
    SLICE_X112Y26        LUT3 (Prop_lut3_I2_O)        0.124     2.295 f  Beeld_inst/VGA_driver_inst/Vsync_i_3/O
                         net (fo=2, routed)           0.765     3.060    Beeld_inst/VGA_driver_inst/Vsync_i_3_n_0
    SLICE_X110Y26        LUT6 (Prop_lut6_I5_O)        0.124     3.184 r  Beeld_inst/VGA_driver_inst/Vsync_i_2/O
                         net (fo=1, routed)           0.000     3.184    Beeld_inst/VGA_driver_inst/Vsync_i_2_n_0
    SLICE_X110Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.684    37.763    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/Vsync_reg/C
                         clock pessimism              0.680    38.442    
                         clock uncertainty           -0.093    38.349    
    SLICE_X110Y26        FDRE (Setup_fdre_C_D)        0.031    38.380    Beeld_inst/VGA_driver_inst/Vsync_reg
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                 35.196    

Slack (MET) :             35.530ns  (required time - arrival time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.291ns (31.561%)  route 2.799ns (68.439%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 37.761 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.861    -1.266    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDRE (Prop_fdre_C_Q)         0.478    -0.788 f  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=4, routed)           0.979     0.192    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X112Y26        LUT5 (Prop_lut5_I0_O)        0.330     0.522 r  Beeld_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=7, routed)           0.984     1.506    Beeld_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I3_O)        0.331     1.837 r  Beeld_inst/VGA_driver_inst/VTeller[4]_i_2/O
                         net (fo=5, routed)           0.836     2.673    Beeld_inst/VGA_driver_inst/VTeller[4]_i_2_n_0
    SLICE_X109Y26        LUT5 (Prop_lut5_I3_O)        0.152     2.825 r  Beeld_inst/VGA_driver_inst/VTeller[4]_i_1/O
                         net (fo=1, routed)           0.000     2.825    Beeld_inst/VGA_driver_inst/VTeller[4]
    SLICE_X109Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.682    37.761    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[4]/C
                         clock pessimism              0.640    38.400    
                         clock uncertainty           -0.093    38.307    
    SLICE_X109Y26        FDRE (Setup_fdre_C_D)        0.047    38.354    Beeld_inst/VGA_driver_inst/VTeller_reg[4]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                 35.530    

Slack (MET) :             35.538ns  (required time - arrival time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.387ns (33.753%)  route 2.722ns (66.247%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 37.763 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.861    -1.266    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDRE (Prop_fdre_C_Q)         0.478    -0.788 f  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=4, routed)           0.979     0.192    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X112Y26        LUT5 (Prop_lut5_I0_O)        0.330     0.522 r  Beeld_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=7, routed)           0.611     1.133    Beeld_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I5_O)        0.331     1.464 f  Beeld_inst/VGA_driver_inst/VTeller[1]_i_2/O
                         net (fo=5, routed)           0.332     1.796    Beeld_inst/VGA_driver_inst/VTeller[1]_i_2_n_0
    SLICE_X113Y26        LUT3 (Prop_lut3_I2_O)        0.124     1.920 r  Beeld_inst/VGA_driver_inst/VTeller[3]_i_2/O
                         net (fo=2, routed)           0.800     2.720    Beeld_inst/VGA_driver_inst/VTeller[3]_i_2_n_0
    SLICE_X111Y26        LUT6 (Prop_lut6_I0_O)        0.124     2.844 r  Beeld_inst/VGA_driver_inst/VTeller[3]_i_1/O
                         net (fo=1, routed)           0.000     2.844    Beeld_inst/VGA_driver_inst/VTeller[3]
    SLICE_X111Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.684    37.763    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[3]/C
                         clock pessimism              0.680    38.442    
                         clock uncertainty           -0.093    38.349    
    SLICE_X111Y26        FDRE (Setup_fdre_C_D)        0.032    38.381    Beeld_inst/VGA_driver_inst/VTeller_reg[3]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 35.538    

Slack (MET) :             35.765ns  (required time - arrival time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 1.387ns (35.735%)  route 2.494ns (64.265%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 37.763 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.861    -1.266    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDRE (Prop_fdre_C_Q)         0.478    -0.788 f  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=4, routed)           0.979     0.192    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X112Y26        LUT5 (Prop_lut5_I0_O)        0.330     0.522 r  Beeld_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=7, routed)           0.611     1.133    Beeld_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I5_O)        0.331     1.464 f  Beeld_inst/VGA_driver_inst/VTeller[1]_i_2/O
                         net (fo=5, routed)           0.332     1.796    Beeld_inst/VGA_driver_inst/VTeller[1]_i_2_n_0
    SLICE_X113Y26        LUT3 (Prop_lut3_I2_O)        0.124     1.920 r  Beeld_inst/VGA_driver_inst/VTeller[3]_i_2/O
                         net (fo=2, routed)           0.572     2.492    Beeld_inst/VGA_driver_inst/VTeller[3]_i_2_n_0
    SLICE_X111Y26        LUT6 (Prop_lut6_I4_O)        0.124     2.616 r  Beeld_inst/VGA_driver_inst/VTeller[2]_i_1/O
                         net (fo=1, routed)           0.000     2.616    Beeld_inst/VGA_driver_inst/VTeller[2]
    SLICE_X111Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          1.684    37.763    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[2]/C
                         clock pessimism              0.680    38.442    
                         clock uncertainty           -0.093    38.349    
    SLICE_X111Y26        FDRE (Setup_fdre_C_D)        0.031    38.380    Beeld_inst/VGA_driver_inst/VTeller_reg[2]
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                 35.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/VTeller_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/Vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.426%)  route 0.127ns (40.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.628    -0.605    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y26        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  Beeld_inst/VGA_driver_inst/VTeller_reg[2]/Q
                         net (fo=10, routed)          0.127    -0.337    Beeld_inst/VGA_driver_inst/VTeller_reg_n_0_[2]
    SLICE_X110Y26        LUT6 (Prop_lut6_I0_O)        0.045    -0.292 r  Beeld_inst/VGA_driver_inst/Vsync_i_2/O
                         net (fo=1, routed)           0.000    -0.292    Beeld_inst/VGA_driver_inst/Vsync_i_2_n_0
    SLICE_X110Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.896    -0.842    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/Vsync_reg/C
                         clock pessimism              0.250    -0.592    
    SLICE_X110Y26        FDRE (Hold_fdre_C_D)         0.092    -0.500    Beeld_inst/VGA_driver_inst/Vsync_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.627    -0.606    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y25        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  Beeld_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=6, routed)           0.105    -0.373    Beeld_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X110Y25        LUT6 (Prop_lut6_I0_O)        0.099    -0.274 r  Beeld_inst/VGA_driver_inst/VTeller[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    Beeld_inst/VGA_driver_inst/VTeller[8]
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.895    -0.843    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[8]/C
                         clock pessimism              0.237    -0.606    
    SLICE_X110Y25        FDRE (Hold_fdre_C_D)         0.092    -0.514    Beeld_inst/VGA_driver_inst/VTeller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.227ns (64.210%)  route 0.127ns (35.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.630    -0.603    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X113Y27        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y27        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  Beeld_inst/VGA_driver_inst/HTeller_reg[6]/Q
                         net (fo=9, routed)           0.127    -0.348    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[6]
    SLICE_X113Y27        LUT6 (Prop_lut6_I5_O)        0.099    -0.249 r  Beeld_inst/VGA_driver_inst/HTeller[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    Beeld_inst/VGA_driver_inst/HTeller[7]
    SLICE_X113Y27        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.898    -0.840    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X113Y27        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[7]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X113Y27        FDRE (Hold_fdre_C_D)         0.092    -0.511    Beeld_inst/VGA_driver_inst/HTeller_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.628    -0.605    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y26        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  Beeld_inst/VGA_driver_inst/HTeller_reg[4]/Q
                         net (fo=3, routed)           0.168    -0.295    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[4]
    SLICE_X111Y26        LUT6 (Prop_lut6_I4_O)        0.045    -0.250 r  Beeld_inst/VGA_driver_inst/HTeller[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    Beeld_inst/VGA_driver_inst/HTeller[4]
    SLICE_X111Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.896    -0.842    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[4]/C
                         clock pessimism              0.237    -0.605    
    SLICE_X111Y26        FDRE (Hold_fdre_C_D)         0.091    -0.514    Beeld_inst/VGA_driver_inst/HTeller_reg[4]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/VTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.341%)  route 0.169ns (47.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.628    -0.605    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y26        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  Beeld_inst/VGA_driver_inst/VTeller_reg[3]/Q
                         net (fo=10, routed)          0.169    -0.294    Beeld_inst/VGA_driver_inst/VTeller_reg_n_0_[3]
    SLICE_X111Y26        LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  Beeld_inst/VGA_driver_inst/VTeller[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    Beeld_inst/VGA_driver_inst/VTeller[2]
    SLICE_X111Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.896    -0.842    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[2]/C
                         clock pessimism              0.237    -0.605    
    SLICE_X111Y26        FDRE (Hold_fdre_C_D)         0.092    -0.513    Beeld_inst/VGA_driver_inst/VTeller_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.456%)  route 0.175ns (48.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.630    -0.603    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X113Y27        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y27        FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  Beeld_inst/VGA_driver_inst/HTeller_reg[9]/Q
                         net (fo=9, routed)           0.175    -0.286    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[9]
    SLICE_X113Y27        LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  Beeld_inst/VGA_driver_inst/HTeller[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    Beeld_inst/VGA_driver_inst/HTeller[8]
    SLICE_X113Y27        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.898    -0.840    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X113Y27        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[8]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X113Y27        FDRE (Hold_fdre_C_D)         0.092    -0.511    Beeld_inst/VGA_driver_inst/HTeller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/VTeller_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.627    -0.606    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y25        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  Beeld_inst/VGA_driver_inst/VTeller_reg[6]/Q
                         net (fo=6, routed)           0.196    -0.269    Beeld_inst/VGA_driver_inst/VTeller_reg_n_0_[6]
    SLICE_X110Y25        LUT5 (Prop_lut5_I1_O)        0.042    -0.227 r  Beeld_inst/VGA_driver_inst/VTeller[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    Beeld_inst/VGA_driver_inst/VTeller[7]
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.895    -0.843    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y25        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[7]/C
                         clock pessimism              0.237    -0.606    
    SLICE_X110Y25        FDRE (Hold_fdre_C_D)         0.107    -0.499    Beeld_inst/VGA_driver_inst/VTeller_reg[7]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.033%)  route 0.178ns (48.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.630    -0.603    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X113Y27        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y27        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Beeld_inst/VGA_driver_inst/HTeller_reg[9]/Q
                         net (fo=9, routed)           0.178    -0.283    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[9]
    SLICE_X113Y27        LUT6 (Prop_lut6_I4_O)        0.045    -0.238 r  Beeld_inst/VGA_driver_inst/HTeller[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    Beeld_inst/VGA_driver_inst/HTeller[9]
    SLICE_X113Y27        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.898    -0.840    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X113Y27        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[9]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X113Y27        FDRE (Hold_fdre_C_D)         0.092    -0.511    Beeld_inst/VGA_driver_inst/HTeller_reg[9]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/VTeller_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.630    -0.603    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y27        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Beeld_inst/VGA_driver_inst/VTeller_reg[1]/Q
                         net (fo=5, routed)           0.179    -0.282    Beeld_inst/VGA_driver_inst/VTeller_reg_n_0_[1]
    SLICE_X111Y27        LUT6 (Prop_lut6_I2_O)        0.045    -0.237 r  Beeld_inst/VGA_driver_inst/VTeller[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    Beeld_inst/VGA_driver_inst/VTeller[1]
    SLICE_X111Y27        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.898    -0.840    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y27        FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[1]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X111Y27        FDRE (Hold_fdre_C_D)         0.091    -0.512    Beeld_inst/VGA_driver_inst/VTeller_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.628    -0.605    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Beeld_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.242    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[0]
    SLICE_X112Y26        LUT2 (Prop_lut2_I1_O)        0.043    -0.199 r  Beeld_inst/VGA_driver_inst/HTeller[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    Beeld_inst/VGA_driver_inst/HTeller[1]_i_1_n_0
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=22, routed)          0.896    -0.842    Beeld_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y26        FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[1]/C
                         clock pessimism              0.237    -0.605    
    SLICE_X112Y26        FDRE (Hold_fdre_C_D)         0.131    -0.474    Beeld_inst/VGA_driver_inst/HTeller_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.730      37.575     BUFGCTRL_X0Y0    clk_deler/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.730      38.481     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X111Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y27    Beeld_inst/VGA_driver_inst/HTeller_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y27    Beeld_inst/VGA_driver_inst/HTeller_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y27    Beeld_inst/VGA_driver_inst/HTeller_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.730      173.630    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X109Y26    Beeld_inst/VGA_driver_inst/VTeller_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X109Y26    Beeld_inst/VGA_driver_inst/VTeller_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X110Y25    Beeld_inst/VGA_driver_inst/VTeller_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X110Y25    Beeld_inst/VGA_driver_inst/VTeller_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X110Y25    Beeld_inst/VGA_driver_inst/VTeller_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X110Y25    Beeld_inst/VGA_driver_inst/VTeller_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y26    Beeld_inst/VGA_driver_inst/HTeller_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.417      8.262      BUFGCTRL_X0Y1    clk_deler/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT



