
---------- Begin Simulation Statistics ----------
final_tick                                33445671500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 206009                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435520                       # Number of bytes of host memory used
host_op_rate                                   356855                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    76.57                       # Real time elapsed on the host
host_tick_rate                              436800921                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15773991                       # Number of instructions simulated
sim_ops                                      27324222                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033446                       # Number of seconds simulated
sim_ticks                                 33445671500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.689134                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3503490                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501866                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32889                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828766                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1223                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       34385672                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.149496                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3366575                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          217                       # TLB misses on write requests
system.cpu0.numCycles                        66891343                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32505671                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     84                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5773991                       # Number of instructions committed
system.cpu1.committedOps                      8407842                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.584941                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1126753                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1089535                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       209258                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4163853                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        16238                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       55289957                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086319                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1345028                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          245                       # TLB misses on write requests
system.cpu1.numCycles                        66891343                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                2947554     35.06%     35.08% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     35.08% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.02%     35.10% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               621513      7.39%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.51% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.51% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.02%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.54% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.02%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.01%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.50%     43.07% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               226890      2.70%     45.77% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           623595      7.42%     53.18% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         3936189     46.82%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 8407842                       # Class of committed instruction
system.cpu1.tickCycles                       11601386                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       567232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1135506                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2813016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5626097                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            335                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              16112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       556210                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11022                       # Transaction distribution
system.membus.trans_dist::ReadExReq            552162                       # Transaction distribution
system.membus.trans_dist::ReadExResp           552162                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16112                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1703780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1703780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1703780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     71966976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71966976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71966976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            568274                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  568274    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              568274                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3565096500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2975541000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730720                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730720                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730720                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730720                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1635802                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1635802                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1635802                       # number of overall misses
system.cpu0.icache.overall_misses::total      1635802                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21482521000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21482521000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21482521000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21482521000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3366522                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3366522                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3366522                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3366522                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485903                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485903                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485903                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485903                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13132.714717                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13132.714717                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13132.714717                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13132.714717                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1635786                       # number of writebacks
system.cpu0.icache.writebacks::total          1635786                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1635802                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1635802                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1635802                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1635802                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  19846719000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  19846719000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  19846719000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  19846719000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485903                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485903                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485903                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485903                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12132.714717                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12132.714717                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12132.714717                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12132.714717                       # average overall mshr miss latency
system.cpu0.icache.replacements               1635786                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730720                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730720                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1635802                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1635802                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21482521000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21482521000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3366522                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3366522                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485903                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485903                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13132.714717                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13132.714717                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1635802                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1635802                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  19846719000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  19846719000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485903                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485903                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12132.714717                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12132.714717                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999591                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3366522                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1635802                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.058025                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999591                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28567978                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28567978                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3401927                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3401927                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3401927                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3401927                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722754                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722754                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722754                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722754                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14481114500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14481114500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14481114500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14481114500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124681                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124681                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124681                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124681                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175227                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175227                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175227                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175227                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20036.021247                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20036.021247                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20036.021247                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20036.021247                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       425634                       # number of writebacks
system.cpu0.dcache.writebacks::total           425634                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85422                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85422                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637332                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637332                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637332                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637332                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11347789500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11347789500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11347789500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11347789500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154517                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154517                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154517                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154517                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17805.146297                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17805.146297                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17805.146297                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17805.146297                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637316                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963530                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963530                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466766                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466766                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7021532000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7021532000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430296                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430296                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192061                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192061                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15042.938003                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15042.938003                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18088                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18088                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448678                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448678                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6312638500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6312638500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184619                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184619                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14069.418380                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14069.418380                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438397                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438397                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       255988                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       255988                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7459582500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7459582500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151080                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151080                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29140.360095                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29140.360095                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67334                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67334                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5035151000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5035151000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26689.871405                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26689.871405                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999617                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039259                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637332                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.337763                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999617                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634780                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634780                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1333865                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1333865                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1333865                       # number of overall hits
system.cpu1.icache.overall_hits::total        1333865                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11096                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11096                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11096                       # number of overall misses
system.cpu1.icache.overall_misses::total        11096                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    331822000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    331822000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    331822000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    331822000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1344961                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1344961                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1344961                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1344961                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008250                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008250                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008250                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008250                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29904.650324                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29904.650324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29904.650324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29904.650324                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11080                       # number of writebacks
system.cpu1.icache.writebacks::total            11080                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11096                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11096                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11096                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11096                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    320726000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    320726000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    320726000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    320726000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.008250                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008250                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.008250                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008250                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28904.650324                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28904.650324                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28904.650324                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28904.650324                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11080                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1333865                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1333865                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11096                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11096                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    331822000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    331822000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1344961                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1344961                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008250                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008250                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29904.650324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29904.650324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11096                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11096                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    320726000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    320726000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.008250                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008250                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28904.650324                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28904.650324                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999574                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1344961                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11096                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           121.211337                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999574                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10770784                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10770784                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4194068                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4194068                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4194068                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4194068                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       840751                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        840751                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       840751                       # number of overall misses
system.cpu1.dcache.overall_misses::total       840751                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  57024184500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  57024184500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  57024184500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  57024184500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5034819                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5034819                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5034819                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5034819                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166987                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166987                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166987                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166987                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67825.294885                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67825.294885                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67825.294885                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67825.294885                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       521421                       # number of writebacks
system.cpu1.dcache.writebacks::total           521421                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       311900                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       311900                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       311900                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       311900                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       528851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       528851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       528851                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       528851                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  45080790000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  45080790000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  45080790000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  45080790000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.105039                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.105039                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.105039                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.105039                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85242.894501                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85242.894501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85242.894501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85242.894501                       # average overall mshr miss latency
system.cpu1.dcache.replacements                528834                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       870464                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         870464                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9378                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9378                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    392140000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    392140000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       879842                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       879842                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010659                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010659                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 41814.885903                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41814.885903                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    368211500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    368211500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.010278                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010278                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 40717.848059                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40717.848059                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3323604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3323604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       831373                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       831373                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  56632044500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  56632044500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4154977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4154977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200091                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200091                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68118.695820                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68118.695820                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       311565                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       311565                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       519808                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       519808                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44712578500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44712578500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125105                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125105                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86017.488188                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86017.488188                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999601                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4722918                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           528850                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.930544                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999601                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         40807402                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        40807402                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1633905                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              595653                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8493                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6755                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2244806                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1633905                       # number of overall hits
system.l2.overall_hits::.cpu0.data             595653                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8493                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6755                       # number of overall hits
system.l2.overall_hits::total                 2244806                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1897                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             41679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2603                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            522096                       # number of demand (read+write) misses
system.l2.demand_misses::total                 568275                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1897                       # number of overall misses
system.l2.overall_misses::.cpu0.data            41679                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2603                       # number of overall misses
system.l2.overall_misses::.cpu1.data           522096                       # number of overall misses
system.l2.overall_misses::total                568275                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    154644000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3829643500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    209157500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  44176313000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48369758000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    154644000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3829643500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    209157500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  44176313000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48369758000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1635802                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11096                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          528851                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2813081                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1635802                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11096                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         528851                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2813081                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001160                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.234589                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.987227                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.202012                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001160                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.234589                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.987227                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.202012                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81520.295203                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91884.246263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80352.477910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84613.391024                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85116.814922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81520.295203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91884.246263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80352.477910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84613.391024                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85116.814922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              556210                       # number of writebacks
system.l2.writebacks::total                    556210                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        41679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       522096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            568275                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        41679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       522096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           568275                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    135674000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3412853500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    183127500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  38955363000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42687018000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    135674000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3412853500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    183127500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  38955363000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42687018000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.234589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.987227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.202012                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.234589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.987227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202012                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71520.295203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81884.246263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70352.477910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74613.410177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75116.832519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71520.295203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81884.246263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70352.477910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74613.410177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75116.832519                       # average overall mshr miss latency
system.l2.replacements                         567443                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       947055                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947055                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       947055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1646866                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1646866                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1646866                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1646866                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          124                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           124                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154989                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                156299                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33665                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         518498                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              552163                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3102378000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  43880429000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46982807000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       519808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            708462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.178448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.779383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92154.403683                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84629.890569                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85088.654981                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        33665                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       518498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         552163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2765728000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  38695459000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41461187000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.178448                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.779383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82154.403683                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74629.909855                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75088.673091                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1633905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8493                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1642398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    154644000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    209157500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    363801500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1635802                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11096                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1646898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.234589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81520.295203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80352.477910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80844.777778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1897                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    135674000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    183127500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    318801500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.234589                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002732                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71520.295203                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70352.477910                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70844.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       440664                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            446109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         8014                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    727265500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    295884000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1023149500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        457721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.397877                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.025369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90749.376092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82235.686492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88111.393386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         8014                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    647125500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    259904000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    907029500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017861                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.397877                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.025369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80749.376092                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72235.686492                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78111.393386                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.175381                       # Cycle average of tags in use
system.l2.tags.total_refs                     5625972                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    568467                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.896743                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.335280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      168.509619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      597.424483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.115934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      253.790066                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.164560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.583422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.247842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999195                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45577243                       # Number of tag accesses
system.l2.tags.data_accesses                 45577243                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        121408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2667456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        166592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      33414080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36369536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       121408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       166592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        288000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     35597440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35597440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          41679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         522095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              568274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       556210                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             556210                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3630006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         79754894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4980973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        999055438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1087421313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3630006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4980973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8610980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1064336233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1064336233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1064336233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3630006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        79754894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4980973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       999055438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2151757545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    556175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     41649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    521955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000244553250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34631                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34632                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1618389                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             522503                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      568274                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     556210                       # Number of write requests accepted
system.mem_ctrls.readBursts                    568274                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   556210                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    35                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            35451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             35008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34677                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8622473500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2840520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19274423500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15177.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33927.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   512054                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  499599                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                568274                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               556210                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  329036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  222573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       112599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    639.003046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   415.469966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   423.545388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18540     16.47%     16.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19316     17.15%     33.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5049      4.48%     38.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3617      3.21%     41.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2520      2.24%     43.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2370      2.10%     45.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2323      2.06%     47.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2281      2.03%     49.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56583     50.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       112599                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.404019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.136243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.671327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          34549     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            19      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            16      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           19      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34632                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.059080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.054523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.406315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33740     97.43%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              280      0.81%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              246      0.71%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              204      0.59%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              143      0.41%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34631                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36358656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35593600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36369536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35597440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1087.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1064.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1087.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1064.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33445636000                       # Total gap between requests
system.mem_ctrls.avgGap                      29743.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       121408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2665536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       166592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     33405120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35593600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3630006.352242023218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 79697487.909608870745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4980973.397409586236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 998787541.162090182304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1064221419.504165053368                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        41679                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       522095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       556210                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     57799000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1689667250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     76371500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  17450585750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 836422354500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30468.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40540.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29339.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33424.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1503788.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            405516300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            215537025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2027931360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1453415040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2639878800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13565590170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1419483360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21727352055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.631210                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3538302500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1116700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28790669000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            398454840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            211776180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2028331200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1449656640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2639878800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13533642240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1446386880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21708126780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        649.056389                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3608588250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1116700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28720383250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2104619                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1503265                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1646866                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          230328                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           708462                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          708461                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1646898                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       457721                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4907390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1586535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8439177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    209381632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     68029824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1419264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     67217344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              346048064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          567443                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35597440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3380524                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000099                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009954                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3380189     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    335      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3380524                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5406969500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         802061890                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16672941                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         956030434                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2453716972                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33445671500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
