INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/6th_exercise/6th_exercise/6th_exercise.srcs/sources_1/new/misc_definitions.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/6th_exercise/6th_exercise/6th_exercise.srcs/sources_1/new/calc_color.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc_color
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/6th_exercise/6th_exercise/6th_exercise.srcs/sources_1/new/dff_matrix.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff_matrix
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/6th_exercise/6th_exercise/6th_exercise.srcs/sources_1/new/calc_part.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc_part
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/6th_exercise/6th_exercise/6th_exercise.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/6th_exercise/6th_exercise/6th_exercise.ip_user_files/bd/debayering/ip/debayering_calc_part_0_0/sim/debayering_calc_part_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debayering_calc_part_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/6th_exercise/6th_exercise/6th_exercise.ip_user_files/bd/debayering/ip/debayering_fsm_0_0/sim/debayering_fsm_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debayering_fsm_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/6th_exercise/6th_exercise/6th_exercise.ip_user_files/bd/debayering/sim/debayering.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debayering
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/6th_exercise/6th_exercise/6th_exercise.srcs/sources_1/bd/debayering/hdl/debayering_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debayering_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/6th_exercise/6th_exercise/6th_exercise.srcs/sim_1/new/sim_debayering.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_debayering
