$date
	Thu Oct 13 11:17:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module W6P4_tb $end
$var wire 1 ! f $end
$var reg 4 " i [3:0] $end
$var reg 2 # s [1:0] $end
$scope module f1 $end
$var wire 4 $ i [3:0] $end
$var wire 2 % s [1:0] $end
$var wire 1 ! f $end
$var wire 1 & c2 $end
$var wire 1 ' c1 $end
$scope function twotoone $end
$var reg 2 ( a [1:0] $end
$var reg 1 ) s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
b11 (
1'
1&
b0 %
b101 $
b0 #
b101 "
1!
$end
#20
0!
0'
0&
0)
b0 (
b1 #
b1 %
#40
1!
1'
1&
b11 (
1)
b10 #
b10 %
#60
0!
0'
0&
b0 (
b11 #
b11 %
#80
1&
0)
b10 (
b0 #
b0 %
b110 "
b110 $
#100
1!
1'
0&
0)
b1 (
b1 #
b1 %
#120
0'
b10 (
1&
1!
1)
b10 #
b10 %
#140
0!
1'
0&
b1 (
b11 #
b11 %
#160
