# Reading pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:57 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 09:20:57 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:57 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 09:20:57 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:57 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 09:20:57 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:57 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 09:20:57 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:57 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 09:20:57 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:57 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:20:57 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:57 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 09:20:57 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:57 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:20:57 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:57 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 09:20:57 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:57 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 09:20:57 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:57 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 09:20:57 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:58 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 09:20:58 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:58 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 09:20:58 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:58 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 09:20:58 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:58 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 09:20:58 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:58 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 09:20:58 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:58 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 09:20:58 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:58 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 09:20:58 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:58 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 09:20:58 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:20:58 on Nov 30,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 09:20:58 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:22:02 on Nov 30,2023
# vlog -reportprogress 300 -work work U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 09:22:02 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_peripherals
# vsim work.testbench_peripherals 
# Start time: 09:22:15 on Nov 30,2023
# Loading sv_std.std
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.regfileCF
# Loading work.regfileCMW
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.regfileF
# Loading work.regfileD
# Loading work.regfileEM
do {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/simulation/CodigodePrueba.do}
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-2J8D9HT  ProcessID: 13232
#           Attempting to use alternate WLF file "./wlftwxknae".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwxknae
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/testbench_peripherals.sv(24)
#    Time: 20010 ps  Iteration: 0  Instance: /testbench_peripherals
# Break in Module testbench_peripherals at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/testbench_peripherals.sv line 24
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/testbench_peripherals.sv(24)
#    Time: 20010 ps  Iteration: 0  Instance: /testbench_peripherals
# Break in Module testbench_peripherals at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/testbench_peripherals.sv line 24
restart
run
# Break key hit
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/testbench_peripherals.sv(24)
#    Time: 20010 ps  Iteration: 0  Instance: /testbench_peripherals
# Break in Module testbench_peripherals at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - Without Hazard/testbench_peripherals.sv line 24
# End time: 09:46:43 on Nov 30,2023, Elapsed time: 0:24:28
# Errors: 0, Warnings: 0
