

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Mon Jul  2 20:20:23 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        hls_axi_interfaces_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   76|   76|   77|   77|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|      23|      17|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|      -|     624|     748|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     143|
|Register         |        -|      -|     121|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|     768|     908|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |axi_interfaces_AXILiteS_s_axi_U  |axi_interfaces_AXILiteS_s_axi  |        0|      0|  112|  168|
    |axi_interfaces_gmem_m_axi_U      |axi_interfaces_gmem_m_axi      |        2|      0|  512|  580|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |Total                            |                               |        2|      0|  624|  748|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_144_p2       |     +    |      0|  23|  11|           6|           1|
    |ap_block_state9     |    and   |      0|   0|   2|           1|           1|
    |exitcond_fu_138_p2  |   icmp   |      0|   0|   4|           6|           7|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0|  23|  17|          13|           9|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  62|         15|    1|         15|
    |ap_sig_ioackin_gmem_ARREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |   9|          2|    1|          2|
    |gmem_blk_n_AR                |   9|          2|    1|          2|
    |gmem_blk_n_AW                |   9|          2|    1|          2|
    |gmem_blk_n_B                 |   9|          2|    1|          2|
    |gmem_blk_n_R                 |   9|          2|    1|          2|
    |gmem_blk_n_W                 |   9|          2|    1|          2|
    |i_reg_87                     |   9|          2|    6|         12|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 143|         33|   15|         43|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  14|   0|   14|          0|
    |ap_reg_ioackin_gmem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY   |   1|   0|    1|          0|
    |d_i3_reg_150                 |  30|   0|   30|          0|
    |d_o1_reg_155                 |  30|   0|   30|          0|
    |gmem_addr_read_reg_179       |  32|   0|   32|          0|
    |i_1_reg_174                  |   6|   0|    6|          0|
    |i_reg_87                     |   6|   0|    6|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 121|   0|  121|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|interrupt               | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |      gmem      |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond)
	11  / (exitcond)
10 --> 
	9  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: d_i_read (4)  [1/1] 1.00ns
:0  %d_i_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %d_i)

ST_1: d_o_read (5)  [1/1] 1.00ns
:1  %d_o_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %d_o)

ST_1: d_i3 (6)  [1/1] 0.00ns
:2  %d_i3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %d_i_read, i32 2, i32 31)

ST_1: d_o1 (9)  [1/1] 0.00ns
:5  %d_o1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %d_o_read, i32 2, i32 31)


 <State 2>: 8.75ns
ST_2: tmp (7)  [1/1] 0.00ns
:3  %tmp = zext i30 %d_i3 to i32

ST_2: gmem_addr (8)  [1/1] 0.00ns
:4  %gmem_addr = getelementptr i32* %gmem, i32 %tmp

ST_2: gmem_addr_rd_req (18)  [7/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)


 <State 3>: 8.75ns
ST_3: gmem_addr_rd_req (18)  [6/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)


 <State 4>: 8.75ns
ST_4: gmem_addr_rd_req (18)  [5/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)


 <State 5>: 8.75ns
ST_5: gmem_addr_rd_req (18)  [4/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)


 <State 6>: 8.75ns
ST_6: gmem_addr_rd_req (18)  [3/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)


 <State 7>: 8.75ns
ST_7: gmem_addr_rd_req (18)  [2/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)


 <State 8>: 8.75ns
ST_8: tmp_1 (10)  [1/1] 0.00ns
:6  %tmp_1 = zext i30 %d_o1 to i32

ST_8: gmem_addr_1 (11)  [1/1] 0.00ns
:7  %gmem_addr_1 = getelementptr i32* %gmem, i32 %tmp_1

ST_8: StgValue_29 (12)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !8

ST_8: StgValue_30 (13)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @axi_interfaces_str) nounwind

ST_8: StgValue_31 (14)  [1/1] 0.00ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:58
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_32 (15)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %d_i, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_33 (16)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %d_o, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_34 (17)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: gmem_addr_rd_req (18)  [1/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)

ST_8: gmem_addr_1_wr_req (19)  [1/1] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:15  %gmem_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_1, i32 32)

ST_8: StgValue_37 (20)  [1/1] 1.30ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:61
:16  br label %1


 <State 9>: 8.75ns
ST_9: i (22)  [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

ST_9: exitcond (23)  [1/1] 3.17ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:61
:1  %exitcond = icmp eq i6 %i, -32

ST_9: empty (24)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_9: i_1 (25)  [1/1] 1.88ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:61
:3  %i_1 = add i6 %i, 1

ST_9: StgValue_42 (26)  [1/1] 0.00ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:61
:4  br i1 %exitcond, label %3, label %2

ST_9: gmem_addr_read (28)  [1/1] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:0  %gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

ST_9: gmem_addr_1_wr_resp (32)  [5/5] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:0  %gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)


 <State 10>: 8.75ns
ST_10: StgValue_45 (29)  [1/1] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_1, i32 %gmem_addr_read, i4 -1)

ST_10: StgValue_46 (30)  [1/1] 0.00ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:61
:2  br label %1


 <State 11>: 8.75ns
ST_11: gmem_addr_1_wr_resp (32)  [4/5] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:0  %gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)


 <State 12>: 8.75ns
ST_12: gmem_addr_1_wr_resp (32)  [3/5] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:0  %gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)


 <State 13>: 8.75ns
ST_13: gmem_addr_1_wr_resp (32)  [2/5] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:0  %gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)


 <State 14>: 8.75ns
ST_14: gmem_addr_1_wr_resp (32)  [1/5] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:0  %gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

ST_14: StgValue_51 (33)  [1/1] 0.00ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:64
:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ d_o]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_i_read            (read             ) [ 000000000000000]
d_o_read            (read             ) [ 000000000000000]
d_i3                (partselect       ) [ 001000000000000]
d_o1                (partselect       ) [ 001111111000000]
tmp                 (zext             ) [ 000000000000000]
gmem_addr           (getelementptr    ) [ 000111111110000]
tmp_1               (zext             ) [ 000000000000000]
gmem_addr_1         (getelementptr    ) [ 000000000111111]
StgValue_29         (specbitsmap      ) [ 000000000000000]
StgValue_30         (spectopmodule    ) [ 000000000000000]
StgValue_31         (specinterface    ) [ 000000000000000]
StgValue_32         (specinterface    ) [ 000000000000000]
StgValue_33         (specinterface    ) [ 000000000000000]
StgValue_34         (specinterface    ) [ 000000000000000]
gmem_addr_rd_req    (readreq          ) [ 000000000000000]
gmem_addr_1_wr_req  (writereq         ) [ 000000000000000]
StgValue_37         (br               ) [ 000000001110000]
i                   (phi              ) [ 000000000100000]
exitcond            (icmp             ) [ 000000000110000]
empty               (speclooptripcount) [ 000000000000000]
i_1                 (add              ) [ 000000001110000]
StgValue_42         (br               ) [ 000000000000000]
gmem_addr_read      (read             ) [ 000000000010000]
StgValue_45         (write            ) [ 000000000000000]
StgValue_46         (br               ) [ 000000001110000]
gmem_addr_1_wr_resp (writeresp        ) [ 000000000000000]
StgValue_51         (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_o">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_interfaces_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="d_i_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="d_o_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_o_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="0" index="4" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="write"/>
<opset="gmem_addr_rd_req/2 gmem_addr_1_wr_req/8 gmem_addr_1_wr_resp/9 StgValue_45/10 "/>
</bind>
</comp>

<comp id="78" class="1004" name="gmem_addr_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="7"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="87" class="1005" name="i_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="1"/>
<pin id="89" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="98" class="1004" name="d_i3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="30" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="0" index="3" bw="6" slack="0"/>
<pin id="103" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_i3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="d_o1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="30" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="0" index="3" bw="6" slack="0"/>
<pin id="113" dir="1" index="4" bw="30" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_o1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="30" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="gmem_addr_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="30" slack="7"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="gmem_addr_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exitcond_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="150" class="1005" name="d_i3_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="30" slack="1"/>
<pin id="152" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="d_i3 "/>
</bind>
</comp>

<comp id="155" class="1005" name="d_o1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="30" slack="7"/>
<pin id="157" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="d_o1 "/>
</bind>
</comp>

<comp id="160" class="1005" name="gmem_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="166" class="1005" name="gmem_addr_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="179" class="1005" name="gmem_addr_read_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="77"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="52" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="86"><net_src comp="56" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="58" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="64" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="121" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="142"><net_src comp="91" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="91" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="98" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="158"><net_src comp="108" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="163"><net_src comp="121" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="169"><net_src comp="131" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="177"><net_src comp="144" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="182"><net_src comp="78" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {8 9 10 11 12 13 14 }
 - Input state : 
	Port: axi_interfaces : gmem | {2 3 4 5 6 7 8 9 }
	Port: axi_interfaces : d_o | {1 }
	Port: axi_interfaces : d_i | {1 }
  - Chain level:
	State 1
	State 2
		gmem_addr : 1
		gmem_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		gmem_addr_1 : 1
		gmem_addr_1_wr_req : 2
	State 9
		exitcond : 1
		i_1 : 1
		StgValue_42 : 2
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |         i_1_fu_144        |    23   |    11   |
|----------|---------------------------|---------|---------|
|   icmp   |      exitcond_fu_138      |    0    |    3    |
|----------|---------------------------|---------|---------|
|          |    d_i_read_read_fu_58    |    0    |    0    |
|   read   |    d_o_read_read_fu_64    |    0    |    0    |
|          | gmem_addr_read_read_fu_78 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_70      |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         d_i3_fu_98        |    0    |    0    |
|          |        d_o1_fu_108        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |         tmp_fu_118        |    0    |    0    |
|          |        tmp_1_fu_128       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    23   |    14   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     d_i3_reg_150     |   30   |
|     d_o1_reg_155     |   30   |
|  gmem_addr_1_reg_166 |   32   |
|gmem_addr_read_reg_179|   32   |
|   gmem_addr_reg_160  |   32   |
|      i_1_reg_174     |    6   |
|       i_reg_87       |    6   |
+----------------------+--------+
|         Total        |   168  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_70 |  p0  |   4  |   1  |    4   ||    9    |
| grp_write_fu_70 |  p1  |   4  |  32  |   128  ||    17   |
| grp_write_fu_70 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   196  ||   4.14  ||    35   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   23   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   35   |
|  Register |    -   |   168  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   191  |   49   |
+-----------+--------+--------+--------+
