DSCH 2.6h
VERSION 29-Dec-19 12:14:50 PM
BB(-40,-20,124,85)
SYM  #pmos
BB(20,-10,40,10)
TITLE 35 5  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                       
REC(21,-5,19,15,r)
VIS 1
PIN(40,-10,0.000,0.000)s
PIN(20,0,0.000,0.000)g
PIN(40,10,0.030,0.210)d
LIG(20,0,26,0)
LIG(28,0,28,0)
LIG(30,6,30,-6)
LIG(32,6,32,-6)
LIG(40,-6,32,-6)
LIG(40,-10,40,-6)
LIG(40,6,32,6)
LIG(40,10,40,6)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(60,-10,80,10)
TITLE 65 5  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                       
REC(60,-5,19,15,r)
VIS 1
PIN(60,-10,0.000,0.000)s
PIN(80,0,0.000,0.000)g
PIN(60,10,0.030,0.210)d
LIG(80,0,74,0)
LIG(72,0,72,0)
LIG(70,6,70,-6)
LIG(68,6,68,-6)
LIG(60,-6,68,-6)
LIG(60,-10,60,-6)
LIG(60,6,68,6)
LIG(60,10,60,6)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(30,25,50,45)
TITLE 45 40  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(31,30,19,15,r)
VIS 1
PIN(50,45,0.000,0.000)s
PIN(30,35,0.000,0.000)g
PIN(50,25,0.030,0.210)d
LIG(40,35,30,35)
LIG(40,41,40,29)
LIG(42,41,42,29)
LIG(50,29,42,29)
LIG(50,25,50,29)
LIG(50,41,42,41)
LIG(50,45,50,41)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(30,50,50,70)
TITLE 45 65  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(31,55,19,15,r)
VIS 1
PIN(50,70,0.000,0.000)s
PIN(30,60,0.000,0.000)g
PIN(50,50,0.030,0.070)d
LIG(40,60,30,60)
LIG(40,66,40,54)
LIG(42,66,42,54)
LIG(50,54,42,54)
LIG(50,50,50,54)
LIG(50,66,42,66)
LIG(50,70,50,66)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #vss
BB(45,72,55,80)
TITLE 49 77  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(45,70,0,0,b)
VIS 0
PIN(50,70,0.000,0.000)vss
LIG(50,70,50,75)
LIG(45,75,55,75)
LIG(45,78,47,75)
LIG(47,78,49,75)
LIG(49,78,51,75)
LIG(51,78,53,75)
FSYM
SYM  #vdd
BB(45,-20,55,-10)
TITLE 48 -14  #vdd
MODEL 1
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(50,-10,0.000,0.000)vdd
LIG(50,-10,50,-15)
LIG(50,-15,45,-15)
LIG(45,-15,50,-20)
LIG(50,-20,55,-15)
LIG(55,-15,50,-15)
FSYM
SYM  #light1
BB(118,0,124,14)
TITLE 120 14  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(119,1,4,4,r)
VIS 1
PIN(120,15,0.000,0.000)out1
LIG(123,6,123,1)
LIG(123,1,122,0)
LIG(119,1,119,6)
LIG(122,11,122,8)
LIG(121,11,124,11)
LIG(121,13,123,11)
LIG(122,13,124,11)
LIG(118,8,124,8)
LIG(120,8,120,15)
LIG(118,6,118,8)
LIG(124,6,118,6)
LIG(124,8,124,6)
LIG(120,0,119,1)
LIG(122,0,120,0)
FSYM
SYM  #clock1
BB(-35,-3,-20,3)
TITLE -30 0  #clock
MODEL 69
PROP   10.000 10.000                                                                                                                                                                                                       
REC(-33,-2,6,4,r)
VIS 1
PIN(-20,0,1.500,0.140)A
LIG(-25,0,-20,0)
LIG(-30,-2,-32,-2)
LIG(-26,-2,-28,-2)
LIG(-25,-3,-25,3)
LIG(-35,3,-35,-3)
LIG(-30,2,-30,-2)
LIG(-28,-2,-28,2)
LIG(-28,2,-30,2)
LIG(-32,2,-34,2)
LIG(-32,-2,-32,2)
LIG(-25,3,-35,3)
LIG(-25,-3,-35,-3)
FSYM
SYM  #clock2
BB(-40,27,-25,33)
TITLE -35 30  #clock
MODEL 69
PROP   20.000 20.000                                                                                                                                                                                                       
REC(-38,28,6,4,r)
VIS 1
PIN(-25,30,1.500,0.140)B
LIG(-30,30,-25,30)
LIG(-35,28,-37,28)
LIG(-31,28,-33,28)
LIG(-30,27,-30,33)
LIG(-40,33,-40,27)
LIG(-35,32,-35,28)
LIG(-33,28,-33,32)
LIG(-33,32,-35,32)
LIG(-37,32,-39,32)
LIG(-37,28,-37,32)
LIG(-30,33,-40,33)
LIG(-30,27,-40,27)
FSYM
CNC(50 10)
CNC(50 15)
CNC(0 0)
CNC(0 60)
LIG(40,-10,60,-10)
LIG(40,10,50,10)
LIG(50,25,50,15)
LIG(50,10,60,10)
LIG(50,45,50,50)
LIG(50,15,120,15)
LIG(50,15,50,10)
LIG(-20,0,0,0)
LIG(0,0,0,30)
LIG(0,0,20,0)
LIG(0,30,30,30)
LIG(30,30,30,35)
LIG(-25,30,-25,60)
LIG(-25,60,0,60)
LIG(0,60,0,85)
LIG(0,60,30,60)
LIG(0,85,95,85)
LIG(95,85,95,0)
LIG(95,0,80,0)
FFIG D:\VLSI\lab2\example.sch
