<h2 id="ChinaAItripmeetingnotes17-21September2018-Date">Date</h2><p><time datetime="2018-09-27" class="date-past">27 Sep 2018</time></p><p> </p><p><em>Original OneNote online link is </em><a class="external-link" href="https://arteris-my.sharepoint.com/personal/kurt_shuler_arteris_com/Documents/Kurt%20@%20Arteris%20Inc/?web=1" rel="nofollow">https://arteris-my.sharepoint.com/personal/kurt_shuler_arteris_com/Documents/Kurt%20@%20Arteris%20Inc/?web=1</a></p><h1 id="ChinaAItripmeetingnotes17-21September2018-ExecutiveSummary">Executive Summary</h1><p>Visited 9 companies in 5 days in 3 cities to discuss AI, with exception of HiSilicon which was about ISO 26262. China sales and AE team did an excellent job with logistics and providing Benoit, Kurt and Ankit with specific information so that we could prepare properly for each visit. Each meeting was 2 hours or longer.</p><h2 id="ChinaAItripmeetingnotes17-21September2018-Keytakeaways:">Key takeaways:</h2><ol><li>We are correct on our <strong>requirements</strong>work regarding the need for regular topologies, HBM2 support, multicast / broadcast stations, source synchronous, and VC-links.</li><li>We need to address the issue of <strong>Hard Macros</strong>within regular topologies, either through technology or marketing/positioning. 3 customers talked with us a lot about their perceived need for this. We need to consider this for SYMPHONY, and may consider for a future customer-specific (Iluvatar) FlexNoC 4.x implementation.</li><li><strong>Cache coherence</strong>/ Ncore generally is not needed in these AI training chips that reside in a data center. This is confirmation of what we already thought.</li><li>We need to improve our <strong>software</strong>capabilities to make it easier for customers to create a good starting point, and faster to create designs with 10s or 100s of initiators and targets. NetSpeed has set a new bar for this with many of these customers, and we will need this to scale adoption of Ncore 3 and SYMPHONY without having to provide tons of support.</li></ol><h2 id="ChinaAItripmeetingnotes17-21September2018-ImplicationsforSYMPHONYandNcore3:">Implications for SYMPHONY and Ncore 3:</h2><ol><li>Need to build <strong>rings, meshes and tori</strong>that are efficient – this requires new HW (in addition to SW): new “router” switch, scalable routing function for very large meshes (address vs. ID based routing)</li><li>Software needs to provide <strong>good starting point</strong>for any design. Needs to match customer's requirements more than FlexNoC's current &quot;start with a crossbar&quot; approach.</li><li>Software needs to scale to handle <strong>very large designs</strong>in a very user-responsive, fast manner. FlexNoC chokes above an 8x8 mesh, or so. Most designs larger than this will have to use Ncore 3 and SYMPHONY.</li><li>Need to address<strong>Hard Macro</strong>requirements.</li></ol><h2 id="ChinaAItripmeetingnotes17-21September2018-SummaryofActionItems:">Summary of Action Items:</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Who</strong></p></td><td class="confluenceTd"><p><strong>Customer</strong></p></td><td class="confluenceTd"><p><strong>What</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td></tr><tr><td class="confluenceTd"><p>BENOIT  </p></td><td class="confluenceTd"><p>Canaan</p></td><td class="confluenceTd"><p> Perform testing with FN 8x8 2D Torus and send results to Canaan</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>GARY</p></td><td class="confluenceTd"><p>Enflame</p></td><td class="confluenceTd"><p> Ensure ftp RTL generation works for Enflame</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>WILLIAM</p></td><td class="confluenceTd"><p>Enflame</p></td><td class="confluenceTd"><p> - Send design review doc to Enflame so they can check all GUI options</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>BENOIT </p></td><td class="confluenceTd"><p>Iluvatar</p></td><td class="confluenceTd"><p> Look at what is possible for Hard Macro Init/tgt NIUs for Iluvatar's next project mid-2019 (we told them we can't do this for current project)</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>KURT</p></td><td class="confluenceTd"><p>HiSilicon/<br/>Huawei</p></td><td class="confluenceTd"><p> Send Pan Wen from HiSilicon: (1) 93-page ISO 26262 workshop presentation, (2) 18-page 3Ps paper, (3) List of ISO 26262 semi experts</p></td><td class="confluenceTd"><p>Sent to Pan 27 Sep 2018</p></td></tr></tbody></table></div><h2 id="ChinaAItripmeetingnotes17-21September2018-Summaryofcustomerinterests:">Summary of customer interests:</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Company</strong></p></td><td class="confluenceTd"><p><strong>Regular Topology</strong></p></td><td class="confluenceTd"><p><strong>HBM2</strong></p></td><td class="confluenceTd"><p><strong>Source Synchronous</strong></p></td><td class="confluenceTd"><p><strong>VC-Links</strong></p></td><td class="confluenceTd"><p><strong>Multicast/<br/>Broadcast Stations</strong></p></td><td class="confluenceTd"><p><strong>Coda-<br/>Cache</strong></p></td><td class="confluenceTd"><p><strong>Ncore</strong></p></td><td class="confluenceTd"><p><strong>Resilience</strong></p></td></tr><tr><td class="confluenceTd"><h1 id="ChinaAItripmeetingnotes17-21September2018-Baidu">Baidu</h1></td><td class="confluenceTd"><p>No</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Interest - proxy $</p></td><td class="confluenceTd"><p>ADAS project kickoff soon</p></td></tr><tr><td class="confluenceTd"><h1 id="ChinaAItripmeetingnotes17-21September2018-HorizonRobotics">Horizon  Robotics</h1></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Not interested</p></td><td class="confluenceTd"><p>Not interested</p></td><td class="confluenceTd"><p>Future design?</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Future</p></td></tr><tr><td class="confluenceTd"><h1 id="ChinaAItripmeetingnotes17-21September2018-CanaanCreative">Canaan Creative</h1></td><td class="confluenceTd"><p>Yes. 2D symmetrical Torus (8x8 or 16x16)</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Yes, strong interest!</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><h1 id="ChinaAItripmeetingnotes17-21September2018-LynxiTech">Lynxi Tech</h1></td><td class="confluenceTd"><p>Mesh, desires 64x64 (wants Hard Macros)</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Maybe for future AI training SoC</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><h1 id="ChinaAItripmeetingnotes17-21September2018-Cambricon">Cambricon</h1></td><td class="confluenceTd"><p>Mesh</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>No</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><h1 id="ChinaAItripmeetingnotes17-21September2018-Enflame">Enflame</h1></td><td class="confluenceTd"><p>Mesh (wants Hard Macros)</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>No</p></td><td class="confluenceTd"><p>Maybe future</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><h1 id="ChinaAItripmeetingnotes17-21September2018-IluvatarCoreX">Iluvatar CoreX</h1></td><td class="confluenceTd"><p>Mesh (wants Hard Macros)</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><h1 id="ChinaAItripmeetingnotes17-21September2018-Tencent">Tencent</h1></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Maybe</p></td><td class="confluenceTd"><p>No</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><h1 id="ChinaAItripmeetingnotes17-21September2018-HiSilicon/Huawei">HiSilicon / Huawei</h1></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Yes. Planning to use own interconnect but is opportunity for FlexNoC.</p></td></tr></tbody></table></div><p> </p><p> </p><h2 id="ChinaAItripmeetingnotes17-21September2018-------------------------------------------------------------------------------------------------------------------">------------------------------------------------------------------------------------------------------------------</h2><h1 id="ChinaAItripmeetingnotes17-21September2018-Baidu.1">Baidu</h1><h2 id="ChinaAItripmeetingnotes17-21September2018-Monday,17September2018,Beijing">Monday, 17 September 2018, Beijing</h2><p> </p><p>Attendees: </p><ul><li>Baidu - Jian Ouyang (GM, Intelligent Si and Arch Dev), Qi Wei (Senior R&amp;D Engr, Intelligent Si and Arch Dev)</li><li>Arteris-William, Rick, Gabriel, Benoit, Kurt, Ankit</li></ul><p> </p><p>Current focus is on data center project. Target is to complete the IP license agreement. Their large ADAS project will kick off soon.</p><p> </p><p>Benoit went over presentation. There was limited discussion. Some Q&amp;A on Ncore proxy cache. </p><p> </p><p>Baidu wants discussion on next generation ADAS product when they are ready. They gave us really high level details for this project. This chip has power profile of &lt; 30watts. There are multiple elements which are connected via NoC. These elements are:</p><ul><li>CPU cluster (2x4 – lock stepped)</li><li>Video codec (up to 16 videos)</li><li>Security island</li><li>Memory subsystem</li><li>Sensors (captures 16 videos)</li><li>Functional Safety</li><li>Accelerators (has local clocks)a</li></ul><p> </p><h2 id="ChinaAItripmeetingnotes17-21September2018-------------------------------------------------------------------------------------------------------------------.1">------------------------------------------------------------------------------------------------------------------</h2><h1 id="ChinaAItripmeetingnotes17-21September2018-HorizonRobotics.1">Horizon Robotics</h1><h2 id="ChinaAItripmeetingnotes17-21September2018-Monday,17September2018,Beijing.1">Monday, 17 September 2018, Beijing</h2><p> </p><p>Attendees: </p><ul><li>HR-Frank Ma (Director of Design at Horizon Robotics), three more members </li><li>Arteris-William, Rick, Gabriel, Benoit, Kurt, Ankit</li></ul><p> </p><p>Benoit went over Arteris product presentation – targeted towards AI market.</p><p> </p><p>Good discussions during the presentation especially with William/Rick/Gabriel. Here are takeaways from the meeting:</p><ol><li>Their current product doesn’t have interconnect from us or NetSpeed. <ol><li>They have licensed NetSpeed for next two projects.</li></ol></li><li>Their chip is small. So ‘VC link’ and ‘Source synchronous distance planning’ features don't seem important.</li><li>They haven’t use broadcasting feature in previous design, but might be applicable to their design in future product.</li><li>They bought into NetSpeed’s claim of ‘top-down’ interconnect design vs. ours ‘bottom’s-up’ interconnect design philosophy.<ol><li>The &quot;top-down&quot; / &quot;bottom up&quot; terminology is Frank Ma's. </li><li>Gist is they like a good starting point that can create a functional chip, but may not be optimal.</li></ol></li><li>They bought into NetSpeed’s claim of generating RTL locally on their premises. This is a hard requirement as they don’t want to share RTL.<ol><li>Is something for sales team to deal with. The China team is used to this, but it's a recurring source of heartburn from our China customers.</li></ol></li><li>Automotive - Is potential future market for Horizon,<ol><li>We reiterated potential dismal NetSpeed support going forward, and pointed out NetSpeed's weakness for  ISO 26262. They seems to understand. Kurt forwarded his ISO 26262 - people, product, process paper to Frank. </li></ol></li><li>They were interested in knowing LPDDR4 memory scheduling issue with Tesla. They heard about this problem with NetSpeed but didn't tell us how they found out.</li></ol><h3 id="ChinaAItripmeetingnotes17-21September2018-------------------------------------------------------------------------------------------------------------------.2"><span style="font-size: 20.0px;font-weight: normal;">------------------------------------------------------------------------------------------------------------------</span></h3><h1 id="ChinaAItripmeetingnotes17-21September2018-CanaanCreative.1">Canaan Creative</h1><h2 id="ChinaAItripmeetingnotes17-21September2018-Tuesday,18September2018,Beijing">Tuesday, 18 September 2018, Beijing</h2><p> </p><p>Attendees: </p><ul><li>HR-HongGang (AI Product Unit Manager), Beihua Zhao (Senior IC Design Engineerg), 1 Crypto team engineer, Tina Hu (IC Supply Chain &amp; GM Director), Sheila Shao (Sourcing Mgr.)</li><li>Arteris-William, Rick, Gabriel, Benoit, Kurt, Ankit</li></ul><p> </p><p> TAKEAWAY: Sales opportunity for FlexNoC 4 AI package with Crypto team!</p><p> </p><p>Benoit presented AI slides.</p><p> </p><ol><li>HBM2<ol><li>Beihua Zhao engaged in long discussion regarding reorder buffer implementation within Arteris HBM2 integration scheme. Long discussion on need for response reordering.</li></ol></li><li>Multicast / Write Broadcast Station<ol><li>Strong interest from representative from Crypto SoC engineer (our current design with Canaan is in AI group)</li><li>Explained 256 node architecture with shared bus structure today for multicast, because broadcasts are not done often enough to necessitate separate bus structure</li><li>FlexNoC 4 AI package implementation seems to be good fit for Canaan Crypto team.</li></ol></li><li>Topologies<ol><li>Routers - Long discussion on mesh topology routers with Beihua Zhao, including how routing algorithms work</li><li>Tori - Crypto team wants to do 8x8 or 16x16 2D symmetrical Torus, with 1 master and 1 slave per node.<ol><li>                                               i.           1 Gz freq</li><li>                                              ii.           12 GB/s (16 Gbits/sec) sustained bandwidth per node in one direction</li><li>                                            iii.           Data is random pattern</li><li>                                            iv.           Protocol - is open to NSP</li><li>                                              v.            BENOIT  action - Perform testing with FN 8x8 2D Torus and send results to Canaan</li><li>Rings - Beihua Zhao asked about direction. We informed him it's bidirectional.</li></ol></li></ol></li></ol><p><span style="font-size: 20.0px;">------------------------------------------------------------------------------------------------------------------</span></p><h1 id="ChinaAItripmeetingnotes17-21September2018-LynxiTechnology">Lynxi Technology</h1><h2 id="ChinaAItripmeetingnotes17-21September2018-Tuesday,18September2018,Beijing.1">Tuesday, 18 September 2018, Beijing</h2><p> </p><p>Attendees: </p><ul><li>Lynxi - Yaolong Zhu (CEO), Wei He (VP), Xiaobo Fan (Director)</li><li>Arteris - William, Rick, Gabriel, Benoit, Kurt, Ankit</li></ul><p> </p><p>Startup born Jan 2018 from Tsinghua University. Creating AI inference chip that runs in server / data center. Provides chip and tool chain. AI SoC has neuromorphic architecture.</p><ul><li>Funding is through investors and government projects</li><li>Backend will be outsourced</li><li>Chip is large (&gt; 20 x 20 mm) and will be in 16 HPC process</li><li>No communication patterns / simulation stimuli decided yet</li></ul><p>Discussion notes:</p><ol><li>Source synchronous implementation - lots of discussion. Chip is large so feature seems to be a good fit.</li><li>Topology - Chip is mesh. Wants to do 64 x 64 due to bandwidth.<ol><li>Discussed implementing <strong>hard macros</strong>with small 2x2 or 4x4 meshes.</li></ol></li><li>Broadcast - Lots of questions about broadcast capability, white board discussion led by Benoit.<ol><li>Our broadcast destinations are determined by address rather than target ID.</li></ol></li><li>Routing - asked about dynamic routing, in case there's an error in a large 2D mesh<ol><li>Described parity/ECC protection for links to handle some aspects of this</li></ol></li><li>Cache coherency - Not interested in it now, but might be for future AI training SoC</li></ol><p><span style="font-size: 20.0px;">------------------------------------------------------------------------------------------------------------------</span></p><h1 id="ChinaAItripmeetingnotes17-21September2018-Cambricon.1">Cambricon</h1><h2 id="ChinaAItripmeetingnotes17-21September2018-Wednesday,19September2018,Beijing">Wednesday, 19 September 2018, Beijing</h2><p>Attendees: </p><ul><li>Cambricon - Paddy (Sourcing Engineer), and 3 others (no cards)</li><li>Arteris - Rick, Gabriel, Benoit, Kurt, Ankit</li></ul><p> </p><p>First Project - uses Arteris FlexNoC</p><ul><li>Most things going well</li><li>Only issue is timing closure in physical design with their large floorplan</li></ul><p> </p><p>Second Project - using NetSpeed</p><ul><li>Changed for technical reasons - more complex chip; 10s of masters, 10s of slaves<ul><li>Approach - NetSpeed is switch-based NoC rather than link-based like FlexNoC. Perceived advantage with larger, regular topology designs.</li><li>Wider data paths - 512 bit, but has 1024 bit wish (FlexNoC already has these)</li><li>NIU size - perceives that NIUs become too large with increase in number of outstanding transactions and subsequent increase in NIU OTT<ul><li>Discussion on how this is normal for any technology. They didn't provide any insight into how NetSpeed does this or how NetSpeed is better at this.</li><li>GUI speed - FlexNoC ran slowly with large design (every change results in complete design recheck before UI updates). </li></ul></li></ul></li></ul><p> </p><p>Learning and Feedback from FlexNoC Experience</p><ul><li>Physical design - partitioned NoC in to 2 to go through synthesis<ul><li>Request and response networks had different sizes (expected)</li><li>Closed timing on two partitions independently</li></ul></li><li>Error Logging - response header read<ul><li>Is already option in FlexNoC - wasn't aware that he can remove it </li><li>We asked information on cost of error logging logic area vs. NetSpeed but no answer</li></ul></li></ul><p> </p><p>Discussion of SequenceID - is 8 bits too small?</p><ul><li>Initiator NIU ID mapping</li><li>Put additional bits into user bits rather than putting extraneous info into sequenceID</li></ul><p> </p><p>CodaCache - lots of discussion!</p><ol><li>Thinks 512 Byte cache line size is important</li><li>Asked if we support:<ol><li>Partial AXI writes? Yes</li><li>Read-modify-write? Yes. Also discussed how many R-M-W we can do.</li></ol></li><li>Asked about obtaining cache misses outstanding during runtime</li></ol><p> </p><p>Source-Synchronous Component - strong interest</p><ol><li>Asked when available - October</li><li>Flow Control - discussion on how it is done. 2 options:<ol><li>Credits - doesn't require large buffers, but must skew manage the wires</li><li>On/Off - single wire, but deeper buffers</li></ol></li><li>Comparison to Sonics meso-synchronous logic - they asked about this<ol><li>Benoit explained that we are different:<ol><li>                                               i.           Meso-synchronous - 1 PLL with clocks in any phase</li><li>                                              ii.           Source-synchronous - unique to Arteris; required backend knowledge to implement</li></ol></li></ol></li></ol><p> </p><p>VC-Links (in addition to rdy/vld)</p><ol><li>Deadlocks - discussion on deadlocks with Ring topologies. We explained that we are non-blocking and guarantee progress.</li><li>Flow Control - they asked if it is credit-based and Benoît explained that it is,<ol><li>Discussed future option of combining source-synchronous components with VC-Links</li></ol></li></ol><p> </p><p>Other new FlexNoC 4 AI features discussed</p><ol><li>Multicast / Broadcast stations - not much interest / discussion</li><li>Cache Coherence - not using. NUMA is inefficient for their architecture</li><li>Rings - said GUI top view needs improvement</li><li>Meshes -finds interesting</li><li>Routing - would like based on node location rather than address-only</li></ol><p> </p><p>NetSpeed comparison - what do they think is better than Arteris?</p><ol><li>Simpler to get started with NetSpeed<ol><li>Easy to input &quot;key points&quot; of a design into tool and get a response</li><li>But, Arteris configuration capabilities are more rich</li></ol></li><li>NetSpeed targeted server / high end market at the very start, so better match of IP to Cambricon use cases - switches</li><li>Physical timing closure was hard with FlexNoC<ol><li>But, NetSpeed chip is not yet taped out so don't know if timing is easier</li></ol></li><li>Automation - Although they like the better starting point of NetSpeed, they don't trust the automation in tools 100%. They prefer manual configuration to complete automation.</li></ol><p> </p><p>Cambricon wants:</p><ol><li>Faster tool</li><li>Easier control and visibility in tooling</li><li>Smaller area - reiterated OTT size in NIU for large number of outstanding transactions, had to turn on all pipelines for timing closure<ol><li>Perceives that NetSpeed is better at this, even though we think this can not be true</li></ol></li><li>Likes our AI features!</li></ol><h2 id="ChinaAItripmeetingnotes17-21September2018-------------------------------------------------------------------------------------------------------------------.3">------------------------------------------------------------------------------------------------------------------</h2><h1 id="ChinaAItripmeetingnotes17-21September2018-Enflame.1">Enflame</h1><h2 id="ChinaAItripmeetingnotes17-21September2018-Thursday,20September2018,Shanghai">Thursday, 20 September 2018, Shanghai</h2><p>Attendees: </p><ul><li>Enflame - 3 people(no cards)</li><li>Arteris - Gary, Gabriel, Tina, William, Benoit, Kurt, Ankit</li></ul><p> </p><p>Broadcast Stations for Multicast - Benoit described BS with Enflame's 6 node (3x2 mesh) architecture</p><ul><li>Explained product is available now. Use FN 3.7.1 and report bugs through Gary.</li><li>GARY- Ensure ftp RTL generation works for Enflame</li><li>Discussion of AXI user bits</li></ul><p> </p><p>Feedback:</p><ol><li>Source synchronous - useful</li><li>VC-Links - Useful</li><li>Cache coherence - not today, maybe future. Depends on talks with SW team re: architecture</li><li>CodaCache - not useful to them</li></ol><p> </p><p>Other discussion items:</p><ol><li>Main datapath width = 512 bits</li><li>AXI5 - not using/aware. Benoit explained far atomics.</li><li>Design review / How to check design - Example: NoC settings are correct between chip version changes, and how to share amongst engineering teams?<ol><li>William - Send design review doc to Enflame so they can check all GUI options</li><li>Explained already has PDD diff capability to tell changes between PDD versions</li><li>Explained IP-XACT output</li><li>Explained extracting information from PDD XML using scripting</li></ol></li><li><strong>Hard macros</strong>- long discussion<ol><li>Asked questions about converting pipeline logic to hard macros to instantiate multiple times. Could uniquify and replace in backend.</li><li>Why? Perceived benefit for physical design team members: clock balance, buffers, reuse. <ol><li>                                               i.           Stated reason: It's more effort for PD team to sign off on synthesized interconnect rather than block of hard macros</li><li>                                              ii.           REAL reason: Any change to RTL sent to their separate PD company/team results in a $$$ charge :-)</li></ol></li></ol></li><li>How to handle netlist errors and warnings?<ol><li>Use Arteris waiver file, send remaining errors to AE, then AE do manual waiver</li></ol></li></ol><h2 id="ChinaAItripmeetingnotes17-21September2018-------------------------------------------------------------------------------------------------------------------.4">------------------------------------------------------------------------------------------------------------------</h2><h1 id="ChinaAItripmeetingnotes17-21September2018-IluvatarCoreX.1">Iluvatar CoreX</h1><h2 id="ChinaAItripmeetingnotes17-21September2018-Thursday,20September2018,Shanghai.1">Thursday, 20 September 2018, Shanghai</h2><p>Attendees: </p><ul><li>Iluvatar - Leon and 6 people (no cards), plus Albert (Physical Design manager)</li><li>Arteris - Gary, Gabriel, Tina, William, Benoit, Kurt, Ankit</li></ul><p> </p><p>Interested in HBM2</p><p> </p><p> <strong>Hard macros</strong>- looooooong discussion. We asked them to pull in physical design (PD) lead (Albert) to better understand what they are asking for. Benoit reviewed their floorplan with them.</p><ul><li>Wants to create &quot;super block&quot; hard macro with a processing element and its NIU. Goal is reuse.<ul><li>One module per tile as physical unit</li></ul></li><li>Thinks it will be easier to close timing when hard (but means can't change if issues/ECO)</li><li>Thinks can save on PD work if hard macro</li><li>Timing is not a problem because block is small, but wants reuse to save on PD resources</li><li>Benoit explained that this is 5% of the PD problem</li><li>Reasons - in order:</li></ul><ol><li>Reuse / Human resources</li><li>Area</li><li>Power</li></ol><ul><li>BOTTOM LINE: Thinks hard macros are important for AI chips<ul><li>BENOIT - look at what is possible for Hard Macro Init/tgt NIUs for Iluvatar's next project mid-2019 (we told them we can't do this for current project)</li></ul></li></ul><p> </p><p>Protocols</p><ul><li>Has internal protocol. Benoit recommended they look at OCP-IP and map it</li></ul><p> </p><p>HBM2</p><ul><li>Non power of 2 target interleaving - we don't do this</li></ul><p> </p><p>Synopsys ICC2</p><ul><li>Synopsys is not helping them</li><li>Goal is to reduce manual work for P&amp;R and ECO stages. Concerned about manual timing fixes between blocks in ECO stage.</li></ul><h2 id="ChinaAItripmeetingnotes17-21September2018-------------------------------------------------------------------------------------------------------------------.5">------------------------------------------------------------------------------------------------------------------</h2><h1 id="ChinaAItripmeetingnotes17-21September2018-Tencent.1">Tencent</h1><h2 id="ChinaAItripmeetingnotes17-21September2018-Friday,21September2018,Shanghai">Friday, 21 September 2018, Shanghai</h2><p>Attendees: </p><ul><li>Tencent - 2 people</li><li>Arteris - Gary, Gabriel, Benoit, Kurt, Ankit</li></ul><p> </p><p>TEG business group - support cloud, gaming, biz groups. 2,000 people. Provides architectures for storage, video codec, networking, homogeneous computing</p><p> </p><p>Goal: Transform existing AI algos into an ASIC</p><ul><li>Homogeneous AI core for first ASIC</li><li>Design has already been verified in FPGA and deployed in data center</li></ul><p> </p><p>Protocol discussion</p><ol><li>AXI Stream - we don't support because we are address based, not ID-based<ol><li>Tencent person thinks this is important for AI</li></ol></li><li>Benefits of Arteris if using same protocol?<ol><li>Even if same protocol, if domain crossing or large designs, we are better than NIC crossbars.</li><li>Arm Asynch boundaries (ADB-400) are very expensive area-wise. Arm at transaction boundary, Arteris is at transport level. More efficient!</li><li>Arteris is usually 30-40% smaller if have power domain crossings</li></ol></li></ol><p> </p><p>Ncore / cache coherence - sees no need today. SW manages data movement.</p><p> </p><p>CodaCache - some interest</p><ul><li>Discussion of cache line size, sized based on burst length from memory</li><li>Way partitioning - allocate cache ways to groups of masters to avoid thrashing</li></ul><p> </p><p>HBM2 support and interleaving</p><ul><li>Like interleaving approach because they have multiple groups that are not synched and don't know what the traffic will be.</li><li>Back pressure - We have it. VLD/RDY back pressure description and explanation of reorder buffers (RoB) for responses,</li><li>Can use with multiple HMB2 dice suing (1) interleaving, or (2) channel selection bits</li></ul><p> </p><p>Broadcast station</p><ul><li>Likes concept for sharing weights and other data</li></ul><p> </p><p>Other items:</p><ul><li>Asked about GDDR vs. HBM2, but is not using GDDR, yet.</li><li>Will use design services company for backend but hasn't picked one, yet.</li></ul><h2 id="ChinaAItripmeetingnotes17-21September2018-------------------------------------------------------------------------------------------------------------------.6">------------------------------------------------------------------------------------------------------------------</h2><h1 id="ChinaAItripmeetingnotes17-21September2018-HiSilicon/Huawei.1">HiSilicon / Huawei</h1><h2 id="ChinaAItripmeetingnotes17-21September2018-Friday,21September2018,Shanghai.1">Friday, 21 September 2018, Shanghai</h2><h2 id="ChinaAItripmeetingnotes17-21September2018-"> </h2><p>Attendees: </p><ul><li>HiSilicon - Pan Wen</li><li>Arteris - Gary, Kurt</li></ul><p> </p><p>Pan Wen is a functional safety expert leading a group of 30 functional safety people at HiSilicon. He is currently working on a HiSilicon automotive ADAS design that intends to use HiSilicon's internal interconnect, but he is also looking at Arteris. Their intention to use their own interconnect was confirmed in a later call Kurt and Alexis had with Andrew Hopkins from Arm.</p><p> </p><p>Project info:</p><ul><li>Project charter should be approved in October 2018 by company president. Will be stage &quot;TR1&quot;.</li><li>Functional spec should be complete and architecture spec should be almost fixed in Q2 2019. This is milestone &quot;TR3&quot;.</li></ul><p> </p><p>Long discussion on functional safety. They have a lot to do in a year. They think their development processes meet Iso 26262 requirements. We discussed how interconnect can help them. He requested contact info for FuSa experts that also know semi. He is in contact with the following people:</p><ul><li>Consulting - exida - Alexander Griessing is the lead, but work is done by exida Shanghai team. Pan thinks the exida Shanghai team is too inexperienced to help him as much as he wants.</li><li>Certification - TÜV Sud</li><li>Arm - Andrew Hopkins - Andrew confirmed he was in China the week previous to our visit and stated that he thought HiSilicon was intent on using its own interconnect for this design.</li></ul><p> </p><p>Next action:</p><ol><li>KURT- Send Pan Wen from HiSilicon: (1) 93-page ISO 26262 workshop presentation, (2) 18-page 3Ps paper, (3) List of ISO 26262 semi experts</li></ol><p> </p><p> </p><h2 id="ChinaAItripmeetingnotes17-21September2018-.1"> </h2><h2 id="ChinaAItripmeetingnotes17-21September2018-.2"> </h2><h2 id="ChinaAItripmeetingnotes17-21September2018-.3"> </h2><p> </p><ul class="inline-task-list" data-inline-tasks-content-id="16162330"><li data-inline-task-id="1"><span><span><span><br/></span></span></span></li></ul>