// Seed: 2125795887
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.type_2 = 0;
  wire id_5;
endmodule : SymbolIdentifier
module module_1 (
    input wire id_0,
    input supply0 id_1,
    inout uwire id_2,
    output wor id_3,
    output supply1 id_4,
    output tri1 id_5,
    output wor id_6
);
  wire id_8 = 1 == id_0;
  wire id_9;
  wire id_10, id_11;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_8
  );
endmodule
