// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1432\sampleModel1432_5_sub\Mysubsystem_9.v
// Created: 2024-06-10 03:08:57
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_9
// Source Path: sampleModel1432_5_sub/Subsystem/Mysubsystem_9
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_9
          (clk,
           reset,
           enb,
           Out1,
           y);


  input   clk;
  input   reset;
  input   enb;
  output  [15:0] Out1;  // uint16
  output  [7:0] y;  // uint8


  wire [7:0] cfblk149_out1;  // uint8
  wire [15:0] cfblk115_out1;  // uint16


  cfblk149 u_cfblk149 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk149_out1)  // uint8
                       );

  DotProduct u_cfblk115_inst (.in1(cfblk149_out1),  // uint8
                              .in2(cfblk149_out1),  // uint8
                              .out1(cfblk115_out1)  // uint16
                              );

  assign Out1 = cfblk115_out1;

  assign y = cfblk149_out1;

endmodule  // Mysubsystem_9

