{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602320946213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602320946213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 10 17:09:06 2020 " "Processing started: Sat Oct 10 17:09:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602320946213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602320946213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2 -c ex2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602320946213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1602320946363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypc.v 1 1 " "Found 1 design units, including 1 entities, in source file mypc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypc " "Found entity 1: mypc" {  } { { "mypc.v" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/mypc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602320946389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602320946389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Found design unit 1: rom1-SYN" {  } { { "rom1.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/rom1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602320946708 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/rom1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602320946708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602320946708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ex2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex2 " "Found entity 1: ex2" {  } { { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602320946709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602320946709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602320946711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602320946711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602320946712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602320946712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602320946713 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602320946713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602320946713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex2 " "Elaborating entity \"ex2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1602320946742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273b 74273b:inst4 " "Elaborating entity \"74273b\" for hierarchy \"74273b:inst4\"" {  } { { "ex2.bdf" "inst4" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 232 1184 1328 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74273b:inst4 " "Elaborated megafunction instantiation \"74273b:inst4\"" {  } { { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 232 1184 1328 312 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602320946764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:inst3 " "Elaborating entity \"rom1\" for hierarchy \"rom1:inst3\"" {  } { { "ex2.bdf" "inst3" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 416 632 848 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom1.vhd" "altsyncram_component" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/rom1.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom1.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/rom1.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ex2.mif " "Parameter \"init_file\" = \"ex2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ro " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ro\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946785 ""}  } { { "rom1.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/rom1.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602320946785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdb1 " "Found entity 1: altsyncram_fdb1" {  } { { "db/altsyncram_fdb1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/db/altsyncram_fdb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602320946828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602320946828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdb1 rom1:inst3\|altsyncram:altsyncram_component\|altsyncram_fdb1:auto_generated " "Elaborating entity \"altsyncram_fdb1\" for hierarchy \"rom1:inst3\|altsyncram:altsyncram_component\|altsyncram_fdb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/code/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0d2 " "Found entity 1: altsyncram_q0d2" {  } { { "db/altsyncram_q0d2.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/db/altsyncram_q0d2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602320946873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602320946873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0d2 rom1:inst3\|altsyncram:altsyncram_component\|altsyncram_fdb1:auto_generated\|altsyncram_q0d2:altsyncram1 " "Elaborating entity \"altsyncram_q0d2\" for hierarchy \"rom1:inst3\|altsyncram:altsyncram_component\|altsyncram_fdb1:auto_generated\|altsyncram_q0d2:altsyncram1\"" {  } { { "db/altsyncram_fdb1.tdf" "altsyncram1" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/db/altsyncram_fdb1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom rom1:inst3\|altsyncram:altsyncram_component\|altsyncram_fdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"rom1:inst3\|altsyncram:altsyncram_component\|altsyncram_fdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fdb1.tdf" "mgl_prim2" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/db/altsyncram_fdb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst3\|altsyncram:altsyncram_component\|altsyncram_fdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"rom1:inst3\|altsyncram:altsyncram_component\|altsyncram_fdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fdb1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/db/altsyncram_fdb1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602320946918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst3\|altsyncram:altsyncram_component\|altsyncram_fdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"rom1:inst3\|altsyncram:altsyncram_component\|altsyncram_fdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919877120 " "Parameter \"NODE_NAME\" = \"1919877120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946918 ""}  } { { "db/altsyncram_fdb1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/db/altsyncram_fdb1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602320946918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr rom1:inst3\|altsyncram:altsyncram_component\|altsyncram_fdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"rom1:inst3\|altsyncram:altsyncram_component\|altsyncram_fdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/code/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypc mypc:inst1 " "Elaborating entity \"mypc\" for hierarchy \"mypc:inst1\"" {  } { { "ex2.bdf" "inst1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 416 448 600 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst13 " "Elaborating entity \"ram\" for hierarchy \"ram:inst13\"" {  } { { "ex2.bdf" "inst13" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 352 1632 1848 480 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:inst13\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ram.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:inst13\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ram.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=raaa " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=raaa\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946944 ""}  } { { "ram.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ram.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602320946944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhk1 " "Found entity 1: altsyncram_dhk1" {  } { { "db/altsyncram_dhk1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/db/altsyncram_dhk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602320946987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602320946987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhk1 ram:inst13\|altsyncram:altsyncram_component\|altsyncram_dhk1:auto_generated " "Elaborating entity \"altsyncram_dhk1\" for hierarchy \"ram:inst13\|altsyncram:altsyncram_component\|altsyncram_dhk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/code/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320946987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mna2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mna2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mna2 " "Found entity 1: altsyncram_mna2" {  } { { "db/altsyncram_mna2.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/db/altsyncram_mna2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602320947031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602320947031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mna2 ram:inst13\|altsyncram:altsyncram_component\|altsyncram_dhk1:auto_generated\|altsyncram_mna2:altsyncram1 " "Elaborating entity \"altsyncram_mna2\" for hierarchy \"ram:inst13\|altsyncram:altsyncram_component\|altsyncram_dhk1:auto_generated\|altsyncram_mna2:altsyncram1\"" {  } { { "db/altsyncram_dhk1.tdf" "altsyncram1" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/db/altsyncram_dhk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:inst13\|altsyncram:altsyncram_component\|altsyncram_dhk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:inst13\|altsyncram:altsyncram_component\|altsyncram_dhk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dhk1.tdf" "mgl_prim2" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/db/altsyncram_dhk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst13\|altsyncram:altsyncram_component\|altsyncram_dhk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:inst13\|altsyncram:altsyncram_component\|altsyncram_dhk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dhk1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/db/altsyncram_dhk1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602320947034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst13\|altsyncram:altsyncram_component\|altsyncram_dhk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:inst13\|altsyncram:altsyncram_component\|altsyncram_dhk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918984545 " "Parameter \"NODE_NAME\" = \"1918984545\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947034 ""}  } { { "db/altsyncram_dhk1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/db/altsyncram_dhk1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602320947034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst12 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst12\"" {  } { { "ex2.bdf" "inst12" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 384 1448 1600 496 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947036 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux2.v(11) " "Verilog HDL Always Construct warning at mux2.v(11): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux2.v" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/mux2.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1602320947037 "|ex2|mux2:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b mux2.v(13) " "Verilog HDL Always Construct warning at mux2.v(13): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux2.v" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/mux2.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1602320947037 "|ex2|mux2:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst11 " "Elaborating entity \"pc\" for hierarchy \"pc:inst11\"" {  } { { "ex2.bdf" "inst11" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 400 1216 1344 496 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 pc:inst11\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"pc:inst11\|74161:inst\"" {  } { { "pc.bdf" "inst" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/pc.bdf" { { 728 648 768 912 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pc:inst11\|74161:inst " "Elaborated megafunction instantiation \"pc:inst11\|74161:inst\"" {  } { { "pc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/pc.bdf" { { 728 648 768 912 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602320947046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 pc:inst11\|74161:inst\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"pc:inst11\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/code/quartus/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pc:inst11\|74161:inst\|f74161:sub pc:inst11\|74161:inst " "Elaborated megafunction instantiation \"pc:inst11\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"pc:inst11\|74161:inst\"" {  } { { "74161.tdf" "" { Text "d:/code/quartus/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "pc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/pc.bdf" { { 728 648 768 912 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 pc:inst11\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"pc:inst11\|74161:inst1\"" {  } { { "pc.bdf" "inst1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/pc.bdf" { { 912 648 768 1096 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pc:inst11\|74161:inst1 " "Elaborated megafunction instantiation \"pc:inst11\|74161:inst1\"" {  } { { "pc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/pc.bdf" { { 912 648 768 1096 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602320947053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:inst14 " "Elaborating entity \"74374b\" for hierarchy \"74374b:inst14\"" {  } { { "ex2.bdf" "inst14" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 168 1408 1544 248 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602320947059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:inst14 " "Elaborated megafunction instantiation \"74374b:inst14\"" {  } { { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 168 1408 1544 248 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602320947060 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1602320947453 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1602320947453 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst14\|49 " "Converted tri-state buffer \"74374b:inst14\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "d:/code/quartus/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1602320947455 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst14\|48 " "Converted tri-state buffer \"74374b:inst14\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "d:/code/quartus/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1602320947455 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst14\|47 " "Converted tri-state buffer \"74374b:inst14\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "d:/code/quartus/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1602320947455 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst14\|46 " "Converted tri-state buffer \"74374b:inst14\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "d:/code/quartus/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1602320947455 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst14\|45 " "Converted tri-state buffer \"74374b:inst14\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "d:/code/quartus/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1602320947455 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst14\|44 " "Converted tri-state buffer \"74374b:inst14\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "d:/code/quartus/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1602320947455 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst14\|43 " "Converted tri-state buffer \"74374b:inst14\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "d:/code/quartus/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1602320947455 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst14\|41 " "Converted tri-state buffer \"74374b:inst14\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "d:/code/quartus/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1602320947455 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1602320947455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602320948079 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/code/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/code/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1602320948207 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1602320948207 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/code/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602320948264 "|ex2|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1602320948264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602320948335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1602320948736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602320948736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "404 " "Implemented 404 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1602320948917 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1602320948917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "349 " "Implemented 349 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1602320948917 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1602320948917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1602320948917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602320948944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 10 17:09:08 2020 " "Processing ended: Sat Oct 10 17:09:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602320948944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602320948944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602320948944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602320948944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602320949789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602320949789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 10 17:09:09 2020 " "Processing started: Sat Oct 10 17:09:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602320949789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1602320949789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex2 -c ex2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1602320949789 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1602320949827 ""}
{ "Info" "0" "" "Project  = ex2" {  } {  } 0 0 "Project  = ex2" 0 0 "Fitter" 0 0 1602320949827 ""}
{ "Info" "0" "" "Revision = ex2" {  } {  } 0 0 "Revision = ex2" 0 0 "Fitter" 0 0 1602320949827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602320949872 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ex2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602320949882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602320949911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602320949912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602320949912 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602320949967 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1602320950089 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1602320950089 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1602320950089 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1602320950089 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 1295 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602320950090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 1297 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602320950090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 1299 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602320950090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602320950090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 1303 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602320950090 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1602320950090 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602320950091 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1602320950092 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[7\] " "Pin test1\[7\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test1[7] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 704 1368 1544 720 "test1" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[6\] " "Pin test1\[6\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test1[6] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 704 1368 1544 720 "test1" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[5\] " "Pin test1\[5\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test1[5] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 704 1368 1544 720 "test1" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[4\] " "Pin test1\[4\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test1[4] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 704 1368 1544 720 "test1" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[3\] " "Pin test1\[3\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test1[3] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 704 1368 1544 720 "test1" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[2\] " "Pin test1\[2\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test1[2] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 704 1368 1544 720 "test1" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[1\] " "Pin test1\[1\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test1[1] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 704 1368 1544 720 "test1" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[0\] " "Pin test1\[0\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test1[0] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 704 1368 1544 720 "test1" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test2\[7\] " "Pin test2\[7\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test2[7] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 720 1368 1544 736 "test2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test2\[6\] " "Pin test2\[6\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test2[6] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 720 1368 1544 736 "test2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test2\[5\] " "Pin test2\[5\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test2[5] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 720 1368 1544 736 "test2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test2\[4\] " "Pin test2\[4\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test2[4] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 720 1368 1544 736 "test2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test2\[3\] " "Pin test2\[3\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test2[3] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 720 1368 1544 736 "test2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test2\[2\] " "Pin test2\[2\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test2[2] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 720 1368 1544 736 "test2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test2\[1\] " "Pin test2\[1\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test2[1] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 720 1368 1544 736 "test2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test2\[0\] " "Pin test2\[0\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test2[0] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 720 1368 1544 736 "test2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test3\[7\] " "Pin test3\[7\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test3[7] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 736 1368 1544 752 "test3" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test3\[6\] " "Pin test3\[6\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test3[6] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 736 1368 1544 752 "test3" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test3\[5\] " "Pin test3\[5\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test3[5] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 736 1368 1544 752 "test3" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test3\[4\] " "Pin test3\[4\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test3[4] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 736 1368 1544 752 "test3" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test3\[3\] " "Pin test3\[3\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test3[3] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 736 1368 1544 752 "test3" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test3\[2\] " "Pin test3\[2\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test3[2] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 736 1368 1544 752 "test3" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test3\[1\] " "Pin test3\[1\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test3[1] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 736 1368 1544 752 "test3" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test3\[0\] " "Pin test3\[0\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test3[0] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 736 1368 1544 752 "test3" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test4\[7\] " "Pin test4\[7\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test4[7] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 752 1368 1544 768 "test4" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test4\[6\] " "Pin test4\[6\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test4[6] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 752 1368 1544 768 "test4" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test4\[5\] " "Pin test4\[5\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test4[5] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 752 1368 1544 768 "test4" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test4\[4\] " "Pin test4\[4\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test4[4] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 752 1368 1544 768 "test4" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test4\[3\] " "Pin test4\[3\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test4[3] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 752 1368 1544 768 "test4" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test4\[2\] " "Pin test4\[2\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test4[2] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 752 1368 1544 768 "test4" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test4\[1\] " "Pin test4\[1\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test4[1] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 752 1368 1544 768 "test4" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test4\[0\] " "Pin test4\[0\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { test4[0] } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 752 1368 1544 768 "test4" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { CLK } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 440 152 320 456 "CLK" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Pin CLR not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { CLR } } } { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 456 152 320 472 "CLR" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602320950286 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1602320950286 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1602320950470 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1602320950470 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1602320950470 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1602320950470 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex2.sdc " "Synopsys Design Constraints File file not found: 'ex2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1602320950471 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602320950472 "|ex2|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1602320950474 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1602320950474 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1602320950474 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1602320950475 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1602320950475 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1602320950475 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1602320950475 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1602320950475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602320950504 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst5 " "Destination node inst5" {  } { { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 360 984 1048 408 "inst5" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602320950504 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst7 " "Destination node inst7" {  } { { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 456 984 1048 504 "inst7" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602320950504 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst6 " "Destination node inst6" {  } { { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 408 984 1048 456 "inst6" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602320950504 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602320950504 ""}  } { { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 440 152 320 456 "CLK" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602320950504 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602320950504 ""}  } { { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602320950504 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst5  " "Automatically promoted node inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602320950504 ""}  } { { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 360 984 1048 408 "inst5" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602320950504 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6  " "Automatically promoted node inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602320950504 ""}  } { { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 408 984 1048 456 "inst6" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602320950504 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst7  " "Automatically promoted node inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602320950504 ""}  } { { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 456 984 1048 504 "inst7" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602320950504 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node CLR~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602320950504 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mypc:inst1\|flag~0 " "Destination node mypc:inst1\|flag~0" {  } { { "mypc.v" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex2/mypc.v" 5 -1 0 } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mypc:inst1|flag~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602320950504 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602320950504 ""}  } { { "ex2.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/ex2.bdf" { { 456 152 320 472 "CLR" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLR~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 0 { 0 ""} 0 1283 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602320950504 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602320950749 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602320950750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602320950750 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602320950751 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602320950751 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1602320950752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1602320950752 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602320950753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602320950769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1602320950770 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602320950770 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1602320950772 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1602320950772 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1602320950772 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602320950773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602320950773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602320950773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602320950773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602320950773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602320950773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602320950773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602320950773 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1602320950773 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1602320950773 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602320950791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602320951279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602320951381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602320951390 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602320951684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602320951685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602320951963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1602320952336 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602320952336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602320952401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1602320952403 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1602320952403 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602320952403 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1602320952414 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602320952460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602320952592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602320952634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602320952804 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602320953083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2020/2020FallSeason/design/cpu-course-design/ex2/output_files/ex2.fit.smsg " "Generated suppressed messages file D:/2020/2020FallSeason/design/cpu-course-design/ex2/output_files/ex2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602320953334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5956 " "Peak virtual memory: 5956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602320953686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 10 17:09:13 2020 " "Processing ended: Sat Oct 10 17:09:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602320953686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602320953686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602320953686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602320953686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1602320954453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602320954453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 10 17:09:14 2020 " "Processing started: Sat Oct 10 17:09:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602320954453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1602320954453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ex2 -c ex2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1602320954453 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1602320954866 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1602320954886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602320955068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 10 17:09:15 2020 " "Processing ended: Sat Oct 10 17:09:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602320955068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602320955068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602320955068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1602320955068 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1602320955635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1602320955912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602320955912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 10 17:09:15 2020 " "Processing started: Sat Oct 10 17:09:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602320955912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602320955912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ex2 -c ex2 " "Command: quartus_sta ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602320955912 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1602320955954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1602320956036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1602320956036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1602320956067 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1602320956067 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956251 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1602320956251 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1602320956251 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex2.sdc " "Synopsys Design Constraints File file not found: 'ex2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1602320956253 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1602320956254 "|ex2|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1602320956318 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1602320956318 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1602320956318 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1602320956318 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1602320956324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.692 " "Worst-case setup slack is 44.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.692         0.000 altera_reserved_tck  " "   44.692         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320956339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 altera_reserved_tck  " "    0.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320956344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.771 " "Worst-case recovery slack is 47.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.771         0.000 altera_reserved_tck  " "   47.771         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320956350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.131 " "Worst-case removal slack is 1.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131         0.000 altera_reserved_tck  " "    1.131         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320956356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.449 " "Worst-case minimum pulse width slack is 49.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.449         0.000 altera_reserved_tck  " "   49.449         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320956363 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1602320956432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1602320956449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1602320956657 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1602320956729 "|ex2|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1602320956730 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1602320956730 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1602320956730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.246 " "Worst-case setup slack is 45.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.246         0.000 altera_reserved_tck  " "   45.246         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320956743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320956750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.059 " "Worst-case recovery slack is 48.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.059         0.000 altera_reserved_tck  " "   48.059         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320956755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.035 " "Worst-case removal slack is 1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035         0.000 altera_reserved_tck  " "    1.035         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320956761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.301 " "Worst-case minimum pulse width slack is 49.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.301         0.000 altera_reserved_tck  " "   49.301         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320956766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320956766 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1602320956865 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1602320957013 "|ex2|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1602320957014 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1602320957014 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1602320957014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.910 " "Worst-case setup slack is 47.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.910         0.000 altera_reserved_tck  " "   47.910         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320957022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 altera_reserved_tck  " "    0.174         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320957029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.186 " "Worst-case recovery slack is 49.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.186         0.000 altera_reserved_tck  " "   49.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320957035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.496 " "Worst-case removal slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496         0.000 altera_reserved_tck  " "    0.496         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320957041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.450 " "Worst-case minimum pulse width slack is 49.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.450         0.000 altera_reserved_tck  " "   49.450         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602320957047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602320957047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1602320957391 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1602320957391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602320957483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 10 17:09:17 2020 " "Processing ended: Sat Oct 10 17:09:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602320957483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602320957483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602320957483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602320957483 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602320958109 ""}
