read -sv run_verilog_mid/adder_32b_19_60_abe3841873647ab1d3970ee647bc957f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_60_abe3841873647ab1d3970ee647bc957f_yosys.v
