[{"DBLP title": "Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering.", "DBLP authors": ["Mohammad Ansari", "Mikel Luj\u00e1n", "Christos Kotselidis", "Kim Jarvis", "Chris C. Kirkham", "Ian Watson"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_3", "OA papers": [{"PaperId": "https://openalex.org/W2095935151", "PaperTitle": "Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering", "Year": 2008, "CitationCount": 87, "EstimatedCitation": 87, "Affiliations": {"University of Manchester": 6.0}, "Authors": ["Mohammad Ansari", "Mikel Luj\u00e1n", "Christos Kotselidis", "Kim Jarvis", "Chris Kirkham", "Ian Watson"]}]}, {"DBLP title": "Predictive Runtime Code Scheduling for Heterogeneous Architectures.", "DBLP authors": ["V\u00edctor J. Jim\u00e9nez", "Llu\u00eds Vilanova", "Isaac Gelado", "Marisa Gil", "Grigori Fursin", "Nacho Navarro"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_4", "OA papers": [{"PaperId": "https://openalex.org/W2138547938", "PaperTitle": "Predictive Runtime Code Scheduling for Heterogeneous Architectures", "Year": 2008, "CitationCount": 115, "EstimatedCitation": 115, "Affiliations": {"Barcelona Supercomputing Center": 1.0, "Departament d'Arquitectura de Computadors (UPC),#TAB#": 4.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["V\u00edctor M. Jim\u00e9nez", "Lluis Vilanova", "Isaac Gelado", "Marisa Gil", "Grigori Fursin", "Nacho Navarro"]}]}, {"DBLP title": "Collective Optimization.", "DBLP authors": ["Grigori Fursin", "Olivier Temam"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_5", "OA papers": [{"PaperId": "https://openalex.org/W2911717821", "PaperTitle": "Collective Optimization", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"French Institute for Research in Computer Science and Automation": 2.0}, "Authors": ["Grigori Fursin", "Olivier Temam"]}]}, {"DBLP title": "High Speed CPU Simulation Using LTU Dynamic Binary Translation.", "DBLP authors": ["Daniel Jones", "Nigel P. Topham"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_6", "OA papers": [{"PaperId": "https://openalex.org/W1527486550", "PaperTitle": "High Speed CPU Simulation Using LTU Dynamic Binary Translation", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Edinburgh": 2.0}, "Authors": ["Daniel B. Jones", "Nigel Topham"]}]}, {"DBLP title": "Integrated Modulo Scheduling for Clustered VLIW Architectures.", "DBLP authors": ["Mattias V. Eriksson", "Christoph W. Kessler"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_7", "OA papers": [{"PaperId": "https://openalex.org/W1832782022", "PaperTitle": "Integrated Modulo Scheduling for Clustered VLIW Architectures", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Link\u00f6ping University": 2.0}, "Authors": ["Mattias Eriksson", "Christoph Kessler"]}]}, {"DBLP title": "Software Pipelining in Nested Loops with Prolog-Epilog Merging.", "DBLP authors": ["Mohammed Fellahi", "Albert Cohen"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_8", "OA papers": [{"PaperId": "https://openalex.org/W1485882819", "PaperTitle": "Software Pipelining in Nested Loops with Prolog-Epilog Merging", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"French Institute for Research in Computer Science and Automation": 2.0}, "Authors": ["Mohammed Fellahi", "Albert Cohen"]}]}, {"DBLP title": "A Flexible Code Compression Scheme Using Partitioned Look-Up Tables.", "DBLP authors": ["Martin Thuresson", "Magnus Sj\u00e4lander", "Per Stenstr\u00f6m"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_9", "OA papers": [{"PaperId": "https://openalex.org/W1549652306", "PaperTitle": "A Flexible Code Compression Scheme Using Partitioned Look-Up Tables", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Chalmers University of Technology": 3.0}, "Authors": ["Martin Thuresson", "Magnus Sj\u00e4lander", "Per Stenstr\u00f6m"]}]}, {"DBLP title": "MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor.", "DBLP authors": ["Kenzo Van Craeynest", "Stijn Eyerman", "Lieven Eeckhout"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_10", "OA papers": [{"PaperId": "https://openalex.org/W2169001628", "PaperTitle": "MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Ghent University": 3.0}, "Authors": ["Kim Craeynest", "Stijn Eyerman", "Lieven Eeckhout"]}]}, {"DBLP title": "IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor.", "DBLP authors": ["J\u00f6rg Mische", "Sascha Uhrig", "Florian Kluge", "Theo Ungerer"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_11", "OA papers": [{"PaperId": "https://openalex.org/W1600407181", "PaperTitle": "IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Augsburg": 4.0}, "Authors": ["J\u00f6rg Mische", "Sascha Uhrig", "Florian Kluge", "Theo Ungerer"]}]}, {"DBLP title": "A Hardware Task Scheduler for Embedded Video Processing.", "DBLP authors": ["Ghiath Al-Kadi", "Andrei Sergeevich Terechko"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_12", "OA papers": [{"PaperId": "https://openalex.org/W1493041017", "PaperTitle": "A Hardware Task Scheduler for Embedded Video Processing", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"NXP (Netherlands)": 2.0}, "Authors": ["Ghiath Al-Kadi", "Andrei Terechko"]}]}, {"DBLP title": "Finding Stress Patterns in Microprocessor Workloads.", "DBLP authors": ["Frederik Vandeputte", "Lieven Eeckhout"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_13", "OA papers": [{"PaperId": "https://openalex.org/W1806538290", "PaperTitle": "Finding Stress Patterns in Microprocessor Workloads", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Frederik Vandeputte", "Lieven Eeckhout"]}]}, {"DBLP title": "Deriving Efficient Data Movement from Decoupled Access/Execute Specifications.", "DBLP authors": ["Lee W. Howes", "Anton Lokhmotov", "Alastair F. Donaldson", "Paul H. J. Kelly"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_14", "OA papers": [{"PaperId": "https://openalex.org/W1484160293", "PaperTitle": "Deriving Efficient Data Movement from Decoupled Access/Execute Specifications", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Imperial College London": 3.0, "Codeplay (United Kingdom)": 1.0}, "Authors": ["Lee Howes", "Anton Lokhmotov", "Alastair F. Donaldson", "Paul Kelly"]}]}, {"DBLP title": "MPSoC Design Using Application-Specific Architecturally Visible Communication.", "DBLP authors": ["Theo Kluter", "Philip Brisk", "Edoardo Charbon", "Paolo Ienne"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_15", "OA papers": [{"PaperId": "https://openalex.org/W2155361855", "PaperTitle": "MPSoC Design Using Application-Specific Architecturally Visible Communication", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0}, "Authors": ["Theo Kluter", "Philip Brisk", "Edoardo Charbon", "Paolo Ienne"]}]}, {"DBLP title": "Communication Based Proactive Link Power Management.", "DBLP authors": ["Sai Prashanth Muralidhara", "Mahmut T. Kandemir"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_16", "OA papers": [{"PaperId": "https://openalex.org/W2175868045", "PaperTitle": "Communication Based Proactive Link Power Management", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Sai Prashanth Muralidhara", "Mahmut Kandemir"]}]}, {"DBLP title": "Mapping and Synchronizing Streaming Applications on Cell Processors.", "DBLP authors": ["Maik Nijhuis", "Herbert Bos", "Henri E. Bal", "C\u00e9dric Augonnet"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_17", "OA papers": [{"PaperId": "https://openalex.org/W2099932615", "PaperTitle": "Mapping and Synchronizing Streaming Applications on Cell Processors", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Vrije Universiteit Amsterdam": 3.0, "Laboratoire Bordelais de Recherche en Informatique": 0.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Maik Nijhuis", "Herbert Bos", "Henri E. Bal", "C\u00e9dric Augonnet"]}]}, {"DBLP title": "Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors.", "DBLP authors": ["Yang Ding", "Mahmut T. Kandemir", "Mary Jane Irwin", "Padma Raghavan"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_18", "OA papers": [{"PaperId": "https://openalex.org/W1490410870", "PaperTitle": "Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Yang Ding", "Mahmut Kandemir", "Mary Jane Irwin", "Padma Raghavan"]}]}, {"DBLP title": "Accomodating Diversity in CMPs with Heterogeneous Frequencies.", "DBLP authors": ["Major Bhadauria", "Vincent M. Weaver", "Sally A. McKee"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_19", "OA papers": [{"PaperId": "https://openalex.org/W1549811577", "PaperTitle": "Accomodating Diversity in CMPs with Heterogeneous Frequencies", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Cornell University": 2.0, "Chalmers University of Technology": 1.0}, "Authors": ["Major Bhadauria", "Vince Weaver", "Sally A. McKee"]}]}, {"DBLP title": "A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip.", "DBLP authors": ["Hassan A. Salamy", "J. Ramanujam"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_20", "OA papers": [{"PaperId": "https://openalex.org/W1500469887", "PaperTitle": "A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Hassan Salamy", "J. Ramanujam"]}]}, {"DBLP title": "Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture.", "DBLP authors": ["Michael B. Henry", "Leyla Nazhandali"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_21", "OA papers": [{"PaperId": "https://openalex.org/W1835962749", "PaperTitle": "Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Michael R. Henry", "Leyla Nazhandali"]}]}, {"DBLP title": "Predictive Thermal Management for Chip Multiprocessors Using Co-designed Virtual Machines.", "DBLP authors": ["Omer Khan", "Sandip Kundu"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_22", "OA papers": [{"PaperId": "https://openalex.org/W1802650151", "PaperTitle": "Predictive Thermal Management for Chip Multiprocessors Using Co-designed Virtual Machines", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Omer Khan", "Sandip Kundu"]}]}, {"DBLP title": "HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic.", "DBLP authors": ["Suriya Subramanian", "Kathryn S. McKinley"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_23", "OA papers": [{"PaperId": "https://openalex.org/W1530752073", "PaperTitle": "HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Suriya Subramanian", "Kathryn S. McKinley"]}]}, {"DBLP title": "Compiler Controlled Speculation for Power Aware ILP Extraction in Dataflow Architectures.", "DBLP authors": ["Muhammad Umar Farooq", "Lizy Kurian John", "Margarida F. Jacome"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_24", "OA papers": [{"PaperId": "https://openalex.org/W1944270547", "PaperTitle": "Compiler Controlled Speculation for Power Aware ILP Extraction in Dataflow Architectures", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Muhammad Umar Farooq", "Lizy K. John", "Margarida F. Jacome"]}]}, {"DBLP title": "Revisiting Cache Block Superloading.", "DBLP authors": ["Matthew A. Watkins", "Sally A. McKee", "Lambert Schaelicke"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_25", "OA papers": [{"PaperId": "https://openalex.org/W2099272059", "PaperTitle": "Revisiting Cache Block Superloading", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cornell University": 1.0, "Chalmers University of Technology": 1.0, "Intel (United States)": 1.0}, "Authors": ["Matthew Watkins", "Sally A. McKee", "Lambert Schaelicke"]}]}, {"DBLP title": "ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors.", "DBLP authors": ["Mohammad Hammoud", "Sangyeun Cho", "Rami G. Melhem"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_26", "OA papers": [{"PaperId": "https://openalex.org/W2147324445", "PaperTitle": "ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Mohammad Hammoud", "Sangyeun Cho", "Rami Melhem"]}]}, {"DBLP title": "In-Network Caching for Chip Multiprocessors.", "DBLP authors": ["Aditya Yanamandra", "Mary Jane Irwin", "Vijaykrishnan Narayanan", "Mahmut T. Kandemir", "Sri Hari Krishna Narayanan"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_27", "OA papers": [{"PaperId": "https://openalex.org/W1578777043", "PaperTitle": "In-Network Caching for Chip Multiprocessors", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Pennsylvania State University": 5.0}, "Authors": ["Aditya Yanamandra", "Mary Jane Irwin", "Vijaykrishnan Narayanan", "Mahmut Kandemir", "Sri Hari Krishna Narayanan"]}]}, {"DBLP title": "Parallel LDPC Decoding on the Cell/B.E. Processor.", "DBLP authors": ["Gabriel Falc\u00e3o Paiva Fernandes", "Leonel Sousa", "V\u00edtor Manuel Mendes da Silva", "Jos\u00e9 Marinho"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_28", "OA papers": [{"PaperId": "https://openalex.org/W1571966565", "PaperTitle": "Parallel LDPC Decoding on the Cell/B.E. Processor", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Instituto de Telecomunica\u00e7\u00f5es": 1.5, "University of Coimbra": 1.5, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 0.5, "University of Lisbon": 0.5}, "Authors": ["Gabriel Falcao", "Leonel Sousa", "Vitor Silva", "Jos\u00e9 Ignacio Ribeiro Marinho"]}]}, {"DBLP title": "Parallel H.264 Decoding on an Embedded Multicore Processor.", "DBLP authors": ["Arnaldo Azevedo", "Cor Meenderinck", "Ben H. H. Juurlink", "Andrei Sergeevich Terechko", "Jan Hoogerbrugge", "Mauricio Alvarez", "Alex Ram\u00edrez"], "year": 2009, "doi": "https://doi.org/10.1007/978-3-540-92990-1_29", "OA papers": [{"PaperId": "https://openalex.org/W2169589087", "PaperTitle": "Parallel H.264 Decoding on an Embedded Multicore Processor", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Delft University of Technology": 3.0, "NXP (Netherlands)": 2.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0, "Barcelona Supercomputing Center": 1.0}, "Authors": ["Arnaldo Azevedo", "Cor Meenderinck", "Ben Juurlink", "Andrei Terechko", "Jan Hoogerbrugge", "Mauricio A. \u00c1lvarez", "Alex Ramirez"]}]}]