==39526== Cachegrind, a cache and branch-prediction profiler
==39526== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39526== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39526== Command: ./sift .
==39526== 
--39526-- warning: L3 cache found, using its data for the LL simulation.
--39526-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39526-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39526== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39526== (see section Limitations in user manual)
==39526== NOTE: further instances of this message will not be shown
==39526== 
==39526== I   refs:      3,167,698,658
==39526== I1  misses:            1,825
==39526== LLi misses:            1,819
==39526== I1  miss rate:          0.00%
==39526== LLi miss rate:          0.00%
==39526== 
==39526== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39526== D1  misses:        5,799,663  (  3,516,633 rd   +   2,283,030 wr)
==39526== LLd misses:        4,755,335  (  2,669,577 rd   +   2,085,758 wr)
==39526== D1  miss rate:           0.6% (        0.5%     +         0.8%  )
==39526== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39526== 
==39526== LL refs:           5,801,488  (  3,518,458 rd   +   2,283,030 wr)
==39526== LL misses:         4,757,154  (  2,671,396 rd   +   2,085,758 wr)
==39526== LL miss rate:            0.1% (        0.1%     +         0.7%  )
