// Seed: 3394220102
module module_0;
  assign id_1 = 1;
  wire id_3;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  assign id_2 = 1;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wand id_3,
    input wor id_4,
    output tri1 id_5,
    output tri id_6,
    output supply1 id_7,
    output wire id_8
    , id_15,
    output supply1 id_9,
    output tri1 id_10,
    output tri id_11,
    output tri0 id_12,
    input supply0 id_13
);
  function reg id_16(reg id_17, input id_18, input id_19);
    id_18 <= id_19;
    if (1 - 1) begin
      id_16 = id_17 - 1'h0;
    end
  endfunction
  wire id_20;
  wire id_21;
  module_0();
endmodule
