// Seed: 1761458350
module module_0;
  wire id_1;
  tri1 id_2, id_3, id_4;
  wire id_5;
  assign id_4 = -1;
endmodule
module module_1 (
    output wor id_0
);
  assign id_0 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  logic [7:0] id_3, id_4;
  assign id_3 = id_4[(1)];
  tri0 id_5 = -1, id_6 = -1;
  assign id_2 = id_5;
  wire id_7;
  assign id_5 = id_2;
endmodule
module module_2;
  always id_1 = -1;
  parameter id_2 = 1;
  id_3(
      (-1'b0), id_2
  ); id_4(
      -1
  );
  module_0 modCall_1 ();
endmodule
