# compile vhdl design source files
vhdl2008 work  \
"../../../../TrabajoVHDL.srcs/sources_1/new/MiPack.vhd" \

vhdl work  \
"../../../../TrabajoVHDL.srcs/sources_1/new/adder_cntr.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../TrabajoVHDL.srcs/sources_1/new/adder_integer10.vhd" \

vhdl2008 work  \
"../../../../TrabajoVHDL.srcs/sim_1/new/add_cntr_tb.vhd" \

# Do not sort compile order
nosort
