{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/lxs/500W_DCON_20180109_restored/timing.v " "Source file: C:/lxs/500W_DCON_20180109_restored/timing.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1517380241246 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1517380241246 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/lxs/500W_DCON_20180109_restored/timing.v " "Source file: C:/lxs/500W_DCON_20180109_restored/timing.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1517380241653 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1517380241653 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/lxs/500W_DCON_20180109_restored/timing.v " "Source file: C:/lxs/500W_DCON_20180109_restored/timing.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1517380241723 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1517380241723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1517380246329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1517380246334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 14:30:45 2018 " "Processing started: Wed Jan 31 14:30:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1517380246334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1517380246334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 500W1200W -c 500W1200W " "Command: quartus_map --read_settings_files=on --write_settings_files=off 500W1200W -c 500W1200W" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1517380246334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1517380247852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ioppinteg_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file ioppinteg_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 ioppinteg_mult " "Found entity 1: ioppinteg_mult" {  } { { "ioppinteg_mult.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ioppinteg_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380248065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248065 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "timing.v(936) " "Verilog HDL warning at timing.v(936): extended using \"x\" or \"z\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 936 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1517380248085 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "timing.v(941) " "Verilog HDL warning at timing.v(941): extended using \"x\" or \"z\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 941 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1517380248086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timing.v(1252) " "Verilog HDL information at timing.v(1252): always construct contains both blocking and non-blocking assignments" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1252 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1517380248087 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timing.v(1813) " "Verilog HDL information at timing.v(1813): always construct contains both blocking and non-blocking assignments" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1813 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1517380248088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ANG_DA_UPDATE ang_da_update timing.v(1226) " "Verilog HDL Declaration information at timing.v(1226): object \"ANG_DA_UPDATE\" differs only in case from object \"ang_da_update\" in the same scope" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1226 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1517380248095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.v 1 1 " "Found 1 design units, including 1 entities, in source file timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing " "Found entity 1: timing" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380248097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DACSET_WR spi_dacset_wr spi_ctrl.v(110) " "Verilog HDL Declaration information at spi_ctrl.v(110): object \"SPI_DACSET_WR\" differs only in case from object \"spi_dacset_wr\" in the same scope" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/spi_ctrl.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1517380248105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DACOFFSET_WR spi_dacoffset_wr spi_ctrl.v(111) " "Verilog HDL Declaration information at spi_ctrl.v(111): object \"SPI_DACOFFSET_WR\" differs only in case from object \"spi_dacoffset_wr\" in the same scope" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/spi_ctrl.v" 111 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1517380248106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_REG_WR spi_reg_wr spi_ctrl.v(112) " "Verilog HDL Declaration information at spi_ctrl.v(112): object \"SPI_REG_WR\" differs only in case from object \"spi_reg_wr\" in the same scope" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/spi_ctrl.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1517380248106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_REG_RD spi_reg_rd spi_ctrl.v(113) " "Verilog HDL Declaration information at spi_ctrl.v(113): object \"SPI_REG_RD\" differs only in case from object \"spi_reg_rd\" in the same scope" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/spi_ctrl.v" 113 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1517380248106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ctrl " "Found entity 1: spi_ctrl" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/spi_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380248106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/spi.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380248114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address.v 0 0 " "Found 0 design units, including 0 entities, in source file address.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_mult " "Found entity 1: pwm_mult" {  } { { "pwm_mult.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/pwm_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380248245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_div " "Found entity 1: pwm_div" {  } { { "pwm_div.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/pwm_div.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380248255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380248350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380248410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccs_sw_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file ccs_sw_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccs_sw_ctl " "Found entity 1: ccs_sw_ctl" {  } { { "ccs_sw_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ccs_sw_ctl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380248511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248511 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ang_spi_ctl.v(201) " "Verilog HDL information at ang_spi_ctl.v(201): always construct contains both blocking and non-blocking assignments" {  } { { "ang_spi_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_spi_ctl.v" 201 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1517380248619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_REG_WR spi_reg_wr ang_spi_ctl.v(70) " "Verilog HDL Declaration information at ang_spi_ctl.v(70): object \"SPI_REG_WR\" differs only in case from object \"spi_reg_wr\" in the same scope" {  } { { "ang_spi_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_spi_ctl.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1517380248622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_REG_RD spi_reg_rd ang_spi_ctl.v(71) " "Verilog HDL Declaration information at ang_spi_ctl.v(71): object \"SPI_REG_RD\" differs only in case from object \"spi_reg_rd\" in the same scope" {  } { { "ang_spi_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_spi_ctl.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1517380248622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ang_spi_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file ang_spi_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ang_spi_ctrl " "Found entity 1: ang_spi_ctrl" {  } { { "ang_spi_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_spi_ctl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380248626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wmt_detect.v(62) " "Verilog HDL information at wmt_detect.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "wmt_detect.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/wmt_detect.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1517380248668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wmt_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file wmt_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 wmt_detect " "Found entity 1: wmt_detect" {  } { { "wmt_detect.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/wmt_detect.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380248676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ang_kdaset_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file ang_kdaset_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 ang_kdaset_mult " "Found entity 1: ang_kdaset_mult" {  } { { "ang_kdaset_mult.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_kdaset_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380248772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380248772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs3_da_nsync timing.v(1482) " "Verilog HDL Implicit Net warning at timing.v(1482): created implicit net for \"ccs3_da_nsync\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1482 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs4_da_nsync timing.v(1482) " "Verilog HDL Implicit Net warning at timing.v(1482): created implicit net for \"ccs4_da_nsync\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1482 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs5_da_nsync timing.v(1482) " "Verilog HDL Implicit Net warning at timing.v(1482): created implicit net for \"ccs5_da_nsync\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1482 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs6_da_nsync timing.v(1482) " "Verilog HDL Implicit Net warning at timing.v(1482): created implicit net for \"ccs6_da_nsync\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1482 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248777 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs3_ad_ncs timing.v(1484) " "Verilog HDL Implicit Net warning at timing.v(1484): created implicit net for \"ccs3_ad_ncs\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1484 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248777 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs4_ad_ncs timing.v(1484) " "Verilog HDL Implicit Net warning at timing.v(1484): created implicit net for \"ccs4_ad_ncs\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1484 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248777 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs5_ad_ncs timing.v(1484) " "Verilog HDL Implicit Net warning at timing.v(1484): created implicit net for \"ccs5_ad_ncs\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1484 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248778 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs6_ad_ncs timing.v(1484) " "Verilog HDL Implicit Net warning at timing.v(1484): created implicit net for \"ccs6_ad_ncs\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1484 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs3_sclk timing.v(1563) " "Verilog HDL Implicit Net warning at timing.v(1563): created implicit net for \"ccs3_sclk\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1563 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248780 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs3_da_mosi timing.v(1564) " "Verilog HDL Implicit Net warning at timing.v(1564): created implicit net for \"ccs3_da_mosi\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1564 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248780 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs3_ad_miso timing.v(1565) " "Verilog HDL Implicit Net warning at timing.v(1565): created implicit net for \"ccs3_ad_miso\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1565 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs4_sclk timing.v(1581) " "Verilog HDL Implicit Net warning at timing.v(1581): created implicit net for \"ccs4_sclk\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs4_da_mosi timing.v(1582) " "Verilog HDL Implicit Net warning at timing.v(1582): created implicit net for \"ccs4_da_mosi\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1582 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs4_ad_miso timing.v(1583) " "Verilog HDL Implicit Net warning at timing.v(1583): created implicit net for \"ccs4_ad_miso\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1583 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs5_sclk timing.v(1599) " "Verilog HDL Implicit Net warning at timing.v(1599): created implicit net for \"ccs5_sclk\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1599 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs5_da_mosi timing.v(1600) " "Verilog HDL Implicit Net warning at timing.v(1600): created implicit net for \"ccs5_da_mosi\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1600 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs5_ad_miso timing.v(1601) " "Verilog HDL Implicit Net warning at timing.v(1601): created implicit net for \"ccs5_ad_miso\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1601 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs6_sclk timing.v(1617) " "Verilog HDL Implicit Net warning at timing.v(1617): created implicit net for \"ccs6_sclk\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1617 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs6_da_mosi timing.v(1618) " "Verilog HDL Implicit Net warning at timing.v(1618): created implicit net for \"ccs6_da_mosi\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1618 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs6_ad_miso timing.v(1619) " "Verilog HDL Implicit Net warning at timing.v(1619): created implicit net for \"ccs6_ad_miso\"" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1619 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380248786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timing " "Elaborating entity \"timing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1517380252362 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs3_da_nsync timing.v(1482) " "Verilog HDL or VHDL warning at timing.v(1482): object \"ccs3_da_nsync\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1517380252370 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs4_da_nsync timing.v(1482) " "Verilog HDL or VHDL warning at timing.v(1482): object \"ccs4_da_nsync\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1517380252370 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs5_da_nsync timing.v(1482) " "Verilog HDL or VHDL warning at timing.v(1482): object \"ccs5_da_nsync\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1517380252370 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs6_da_nsync timing.v(1482) " "Verilog HDL or VHDL warning at timing.v(1482): object \"ccs6_da_nsync\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1517380252370 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs3_ad_ncs timing.v(1484) " "Verilog HDL or VHDL warning at timing.v(1484): object \"ccs3_ad_ncs\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1517380252370 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs4_ad_ncs timing.v(1484) " "Verilog HDL or VHDL warning at timing.v(1484): object \"ccs4_ad_ncs\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1517380252370 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs5_ad_ncs timing.v(1484) " "Verilog HDL or VHDL warning at timing.v(1484): object \"ccs5_ad_ncs\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1517380252370 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs6_ad_ncs timing.v(1484) " "Verilog HDL or VHDL warning at timing.v(1484): object \"ccs6_ad_ncs\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1517380252370 "|timing"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "opp_limerr2_i timing.v(554) " "Verilog HDL warning at timing.v(554): object opp_limerr2_i used but never assigned" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 554 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1517380252370 "|timing"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ang_lgten_i timing.v(554) " "Verilog HDL warning at timing.v(554): object ang_lgten_i used but never assigned" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 554 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1517380252370 "|timing"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "timing.v(1823) " "Verilog HDL Case Statement information at timing.v(1823): all case item expressions in this case statement are onehot" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1823 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1517380252445 "|timing"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "timing.v(1914) " "Verilog HDL Case Statement information at timing.v(1914): all case item expressions in this case statement are onehot" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1914 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1517380252447 "|timing"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "timing.v(3578) " "Verilog HDL Case Statement information at timing.v(3578): all case item expressions in this case statement are onehot" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 3578 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1517380252506 "|timing"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "timing.v(3605) " "Verilog HDL Case Statement information at timing.v(3605): all case item expressions in this case statement are onehot" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 3605 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1517380252507 "|timing"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "opp_limerr2_i 0 timing.v(554) " "Net \"opp_limerr2_i\" at timing.v(554) has no driver or initial value, using a default initial value '0'" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 554 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1517380252582 "|timing"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ang_lgten_i 0 timing.v(554) " "Net \"ang_lgten_i\" at timing.v(554) has no driver or initial value, using a default initial value '0'" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 554 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1517380252582 "|timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "timing.v" "pll1" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380253430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/lxs/500W_DCON_20180109_restored/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380254282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 31250 " "Parameter \"inclk0_input_frequency\" = \"31250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254291 ""}  } { { "pll.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1517380254291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380254871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380254871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380254873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wmt_detect wmt_detect:wmt_detect_inst " "Elaborating entity \"wmt_detect\" for hierarchy \"wmt_detect:wmt_detect_inst\"" {  } { { "timing.v" "wmt_detect_inst" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380255034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_mult pwm_mult:pwm_mult1 " "Elaborating entity \"pwm_mult\" for hierarchy \"pwm_mult:pwm_mult1\"" {  } { { "timing.v" "pwm_mult1" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380255196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component\"" {  } { { "pwm_mult.v" "lpm_mult_component" { Text "C:/lxs/500W_DCON_20180109_restored/pwm_mult.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380255856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component\"" {  } { { "pwm_mult.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/pwm_mult.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380255911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380255911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380255911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380255911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 21 " "Parameter \"lpm_widtha\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380255911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 7 " "Parameter \"lpm_widthb\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380255911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 28 " "Parameter \"lpm_widthp\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380255911 ""}  } { { "pwm_mult.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/pwm_mult.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1517380255911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9en.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9en.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9en " "Found entity 1: mult_9en" {  } { { "db/mult_9en.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/mult_9en.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380256075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380256075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9en pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component\|mult_9en:auto_generated " "Elaborating entity \"mult_9en\" for hierarchy \"pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component\|mult_9en:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_div pwm_div:pwm_div1 " "Elaborating entity \"pwm_div\" for hierarchy \"pwm_div:pwm_div1\"" {  } { { "timing.v" "pwm_div1" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "pwm_div.v" "LPM_DIVIDE_component" { Text "C:/lxs/500W_DCON_20180109_restored/pwm_div.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "pwm_div.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/pwm_div.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380256268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 7 " "Parameter \"lpm_widthd\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 28 " "Parameter \"lpm_widthn\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256269 ""}  } { { "pwm_div.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/pwm_div.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1517380256269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ups.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ups.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ups " "Found entity 1: lpm_divide_ups" {  } { { "db/lpm_divide_ups.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/lpm_divide_ups.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380256363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380256363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_ups pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated " "Elaborating entity \"lpm_divide_ups\" for hierarchy \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380256418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380256418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_0mh pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider " "Elaborating entity \"sign_div_unsign_0mh\" for hierarchy \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\"" {  } { { "db/lpm_divide_ups.tdf" "divider" { Text "C:/lxs/500W_DCON_20180109_restored/db/lpm_divide_ups.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/alt_u_div_k7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380256500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380256500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_k7f pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider " "Elaborating entity \"alt_u_div_k7f\" for hierarchy \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\"" {  } { { "db/sign_div_unsign_0mh.tdf" "divider" { Text "C:/lxs/500W_DCON_20180109_restored/db/sign_div_unsign_0mh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380256623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380256623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_0" { Text "C:/lxs/500W_DCON_20180109_restored/db/alt_u_div_k7f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380256730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380256730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_1" { Text "C:/lxs/500W_DCON_20180109_restored/db/alt_u_div_k7f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccs_sw_ctl ccs_sw_ctl:ccs_sw_ctl1 " "Elaborating entity \"ccs_sw_ctl\" for hierarchy \"ccs_sw_ctl:ccs_sw_ctl1\"" {  } { { "timing.v" "ccs_sw_ctl1" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi spi:ang_spi_inst1 " "Elaborating entity \"spi\" for hierarchy \"spi:ang_spi_inst1\"" {  } { { "timing.v" "ang_spi_inst1" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ang_spi_ctrl ang_spi_ctrl:ang_spi_ctrl1 " "Elaborating entity \"ang_spi_ctrl\" for hierarchy \"ang_spi_ctrl:ang_spi_ctrl1\"" {  } { { "timing.v" "ang_spi_ctrl1" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256797 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ang_spi_ctl.v(207) " "Verilog HDL Case Statement information at ang_spi_ctl.v(207): all case item expressions in this case statement are onehot" {  } { { "ang_spi_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_spi_ctl.v" 207 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1517380256815 "|timing|ang_spi_ctrl:ang_spi_ctrl1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ang_spi_ctl.v(238) " "Verilog HDL Case Statement information at ang_spi_ctl.v(238): all case item expressions in this case statement are onehot" {  } { { "ang_spi_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_spi_ctl.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1517380256815 "|timing|ang_spi_ctrl:ang_spi_ctrl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ang_kdaset_mult ang_kdaset_mult:ang_kdaset_mult_inst " "Elaborating entity \"ang_kdaset_mult\" for hierarchy \"ang_kdaset_mult:ang_kdaset_mult_inst\"" {  } { { "timing.v" "ang_kdaset_mult_inst" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ang_kdaset_mult.v" "lpm_mult_component" { Text "C:/lxs/500W_DCON_20180109_restored/ang_kdaset_mult.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ang_kdaset_mult.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_kdaset_mult.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380256861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 11 " "Parameter \"lpm_widtha\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 23 " "Parameter \"lpm_widthp\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256861 ""}  } { { "ang_kdaset_mult.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_kdaset_mult.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1517380256861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jfn " "Found entity 1: mult_jfn" {  } { { "db/mult_jfn.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/mult_jfn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380256947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380256947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_jfn ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component\|mult_jfn:auto_generated " "Elaborating entity \"mult_jfn\" for hierarchy \"ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component\|mult_jfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ctrl spi_ctrl:spi_ctrl_inst " "Elaborating entity \"spi_ctrl\" for hierarchy \"spi_ctrl:spi_ctrl_inst\"" {  } { { "timing.v" "spi_ctrl_inst" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380256969 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_ctrl.v(411) " "Verilog HDL Case Statement information at spi_ctrl.v(411): all case item expressions in this case statement are onehot" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/spi_ctrl.v" 411 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1517380256998 "|timing|spi_ctrl:spi_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_ctrl.v(456) " "Verilog HDL Case Statement information at spi_ctrl.v(456): all case item expressions in this case statement are onehot" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/spi_ctrl.v" 456 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1517380256998 "|timing|spi_ctrl:spi_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ccs1_ram " "Elaborating entity \"ram\" for hierarchy \"ram:ccs1_ram\"" {  } { { "timing.v" "ccs1_ram" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ccs1_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ccs1_ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/lxs/500W_DCON_20180109_restored/ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ccs1_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ccs1_ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ccs1_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ccs1_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 96 " "Parameter \"numwords_a\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 96 " "Parameter \"numwords_b\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257190 ""}  } { { "ram.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1517380257190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8s1 " "Found entity 1: altsyncram_n8s1" {  } { { "db/altsyncram_n8s1.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/altsyncram_n8s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380257294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380257294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n8s1 ram:ccs1_ram\|altsyncram:altsyncram_component\|altsyncram_n8s1:auto_generated " "Elaborating entity \"altsyncram_n8s1\" for hierarchy \"ram:ccs1_ram\|altsyncram:altsyncram_component\|altsyncram_n8s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ioppinteg_mult ioppinteg_mult:ioppinteg_mult_inst " "Elaborating entity \"ioppinteg_mult\" for hierarchy \"ioppinteg_mult:ioppinteg_mult_inst\"" {  } { { "timing.v" "ioppinteg_mult_inst" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 4011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ioppinteg_mult.v" "lpm_mult_component" { Text "C:/lxs/500W_DCON_20180109_restored/ioppinteg_mult.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ioppinteg_mult.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ioppinteg_mult.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380257453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257453 ""}  } { { "ioppinteg_mult.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ioppinteg_mult.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1517380257453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sfn " "Found entity 1: mult_sfn" {  } { { "db/mult_sfn.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/mult_sfn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380257538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380257538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_sfn ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component\|mult_sfn:auto_generated " "Elaborating entity \"mult_sfn\" for hierarchy \"ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component\|mult_sfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517380257540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a124 " "Found entity 1: altsyncram_a124" {  } { { "db/altsyncram_a124.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/altsyncram_a124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380260928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380260928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380261282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380261282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380261475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380261475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/cntr_lgi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380261743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380261743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380261894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380261894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380262087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380262087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380262205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380262205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380262355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380262355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517380262464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517380262464 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380262741 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "27 " "Ignored 27 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "27 " "Ignored 27 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1517380264577 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1517380264577 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1517380279975 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/spi_ctrl.v" 400 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 945 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1810 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 3570 -1 0 } } { "ang_spi_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_spi_ctl.v" 32 -1 0 } } { "ang_spi_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_spi_ctl.v" 33 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 3171 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 804 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 3224 -1 0 } } { "ang_spi_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_spi_ctl.v" 50 -1 0 } } { "spi_ctrl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/spi_ctrl.v" 82 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1650 -1 0 } } { "spi.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/spi.v" 78 -1 0 } } { "ang_spi_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_spi_ctl.v" 34 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1878 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 3223 -1 0 } } { "ccs_sw_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ccs_sw_ctl.v" 59 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1745 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 2876 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 2821 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 2931 -1 0 } } { "ang_spi_ctl.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/ang_spi_ctl.v" 197 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1320 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 4198 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 4148 -1 0 } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 4098 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1517380280342 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1517380280345 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_out1 GND " "Pin \"led_out1\" is stuck at GND" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 550 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1517380286082 "|timing|led_out1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1517380286082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380286988 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1517380299246 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1517380299682 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1517380299682 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1517380299738 "|timing|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1517380299738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380299899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/lxs/500W_DCON_20180109_restored/500W1200W.map.smsg " "Generated suppressed messages file C:/lxs/500W_DCON_20180109_restored/500W1200W.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1517380300456 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 172 190 0 0 18 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 172 of its 190 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 18 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1517380302968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1517380303277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517380303277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11533 " "Implemented 11533 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1517380305475 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1517380305475 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1517380305475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11259 " "Implemented 11259 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1517380305475 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1517380305475 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1517380305475 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1517380305475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1517380305475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1517380305592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 14:31:45 2018 " "Processing ended: Wed Jan 31 14:31:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1517380305592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1517380305592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1517380305592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1517380305592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1517380310215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1517380310221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 14:31:47 2018 " "Processing started: Wed Jan 31 14:31:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1517380310221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1517380310221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 500W1200W -c 500W1200W " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 500W1200W -c 500W1200W" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1517380310222 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1517380312674 ""}
{ "Info" "0" "" "Project  = 500W1200W" {  } {  } 0 0 "Project  = 500W1200W" 0 0 "Fitter" 0 0 1517380312676 ""}
{ "Info" "0" "" "Revision = 500W1200W" {  } {  } 0 0 "Revision = 500W1200W" 0 0 "Fitter" 0 0 1517380312677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1517380313131 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "500W1200W EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"500W1200W\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1517380313288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1517380313352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1517380313352 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 1417 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1517380313579 ""}  } { { "db/pll_altpll.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 1417 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1517380313579 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1517380314564 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1517380315424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1517380315424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1517380315424 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1517380315424 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 25708 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1517380315457 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 25710 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1517380315457 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 25712 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1517380315457 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 25714 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1517380315457 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1517380315457 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1517380315463 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1517380315527 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 69 " "No exact pin location assignment(s) for 2 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keylock_i " "Pin keylock_i not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { keylock_i } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 496 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keylock_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1517380316150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rem_start_i " "Pin rem_start_i not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rem_start_i } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 499 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rem_start_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1517380316150 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1517380316150 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1517380317972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1517380317972 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1517380317972 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1517380317972 ""}
{ "Info" "ISTA_SDC_FOUND" "500W.sdc " "Reading SDC File: '500W.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1517380318017 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1517380318025 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1517380318025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1517380318027 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_1us " "Node: clk_1us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517380318077 "|timing|clk_1us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_250ns " "Node: clk_250ns was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517380318077 "|timing|clk_250ns"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_100us " "Node: clk_100us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517380318077 "|timing|clk_100us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mpiog_dcyc_flag " "Node: mpiog_dcyc_flag was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517380318077 "|timing|mpiog_dcyc_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_5ms " "Node: clk_5ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517380318078 "|timing|clk_5ms"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cyc_count_frame\[0\] " "Node: cyc_count_frame\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517380318078 "|timing|cyc_count_frame[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1517380318186 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1517380318196 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1517380318199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1517380318199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1517380318199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250       clk_in " "  31.250       clk_in" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1517380318199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.625 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  15.625 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1517380318199 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1517380318199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1517380318923 ""}  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 484 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 25679 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517380318923 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1517380318923 ""}  } { { "db/pll_altpll.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 1417 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517380318923 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1us  " "Automatically promoted node clk_1us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1517380318923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_100us " "Destination node clk_100us" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 605 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100us } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 5291 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1us~0 " "Destination node clk_1us~0" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 587 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1us~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 8957 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318923 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1517380318923 ""}  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 587 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1us } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 5288 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517380318923 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1517380318924 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 20871 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517380318924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_100us  " "Automatically promoted node clk_100us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1517380318924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpiog_dcyc_flag " "Destination node mpiog_dcyc_flag" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 2990 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpiog_dcyc_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 5612 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_5ms " "Destination node clk_5ms" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 624 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_5ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 5294 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_100us~0 " "Destination node clk_100us~0" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 605 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100us~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 9601 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318924 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1517380318924 ""}  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 605 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100us } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 5291 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517380318924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_250ns  " "Automatically promoted node clk_250ns " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1517380318924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_250ns~0 " "Destination node clk_250ns~0" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 569 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_250ns~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 9672 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318924 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1517380318924 ""}  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 569 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_250ns } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 5285 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517380318924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_5ms  " "Automatically promoted node clk_5ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1517380318924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_5ms~0 " "Destination node clk_5ms~0" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 624 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_5ms~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 10128 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318924 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1517380318924 ""}  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 624 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_5ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 5294 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517380318924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mpiog_dcyc_flag  " "Automatically promoted node mpiog_dcyc_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1517380318925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpiog_dcyc_flag~0 " "Destination node mpiog_dcyc_flag~0" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 2990 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpiog_dcyc_flag~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 9564 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1517380318925 ""}  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 2990 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpiog_dcyc_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 5612 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517380318925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cyc_frame_finished~0  " "Automatically promoted node cyc_frame_finished~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1517380318925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_full_flag~0 " "Destination node data_full_flag~0" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 2732 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_full_flag~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 7369 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector104~0 " "Destination node Selector104~0" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1823 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector104~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 7774 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cyc_next_state\[0\]~4 " "Destination node cyc_next_state\[0\]~4" {  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1442 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cyc_next_state[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 7760 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1517380318925 ""}  } { { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 1664 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cyc_frame_finished~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 7089 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517380318925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1517380318925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 23471 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 21437 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1517380318925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1517380318925 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 22396 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517380318925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1517380321051 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1517380321076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1517380321078 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1517380321104 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1517380321142 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1517380321162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1517380323375 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "44 Embedded multiplier block " "Packed 44 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1517380323402 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "44 " "Created 44 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1517380323402 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1517380323402 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1517380323476 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1517380323476 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1517380323476 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 15 0 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1517380323480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1517380323480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 1 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1517380323480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 2 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1517380323480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 9 4 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1517380323480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 2 8 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1517380323480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 1 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1517380323480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 3 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1517380323480 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1517380323480 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1517380323480 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517380324186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1517380326338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517380334475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1517380334601 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1517380344530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517380344530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1517380347034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+02 ns 2.2% " "7e+02 ns of routing delay (approximately 2.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1517380353604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "32 " "Router estimated average interconnect usage is 32% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1517380355220 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1517380355220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517380359567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1517380359575 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1517380359575 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1517380359575 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "7.53 " "Total time spent on timing analysis during the Fitter is 7.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1517380359959 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1517380360059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1517380361698 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1517380361790 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1517380363884 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517380366491 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 Cyclone IV E " "51 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "opp_ad_sclk 3.3-V LVTTL 85 " "Pin opp_ad_sclk uses I/O standard 3.3-V LVTTL at 85" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opp_ad_sclk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "opp_ad_sclk" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 510 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opp_ad_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ang_ad_sclk 3.3-V LVTTL 111 " "Pin ang_ad_sclk uses I/O standard 3.3-V LVTTL at 111" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ang_ad_sclk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ang_ad_sclk" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 517 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ang_ad_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs1_sclk 3.3-V LVTTL 10 " "Pin ccs1_sclk uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs1_sclk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs1_sclk" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 530 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs1_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs1_da_mosi 3.3-V LVTTL 141 " "Pin ccs1_da_mosi uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs1_da_mosi } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs1_da_mosi" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 532 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs1_da_mosi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs2_sclk 3.3-V LVTTL 126 " "Pin ccs2_sclk uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs2_sclk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs2_sclk" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 536 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs2_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs2_da_mosi 3.3-V LVTTL 128 " "Pin ccs2_da_mosi uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs2_da_mosi } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs2_da_mosi" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 538 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs2_da_mosi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[0\] 3.3-V LVTTL 54 " "Pin fsmc_db\[0\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[0\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[1\] 3.3-V LVTTL 53 " "Pin fsmc_db\[1\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[1\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[2\] 3.3-V LVTTL 34 " "Pin fsmc_db\[2\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[2\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[3\] 3.3-V LVTTL 33 " "Pin fsmc_db\[3\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[3\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[4\] 3.3-V LVTTL 76 " "Pin fsmc_db\[4\] uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[4\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[5\] 3.3-V LVTTL 75 " "Pin fsmc_db\[5\] uses I/O standard 3.3-V LVTTL at 75" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[5\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[6\] 3.3-V LVTTL 74 " "Pin fsmc_db\[6\] uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[6\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[7\] 3.3-V LVTTL 73 " "Pin fsmc_db\[7\] uses I/O standard 3.3-V LVTTL at 73" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[7\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[8\] 3.3-V LVTTL 72 " "Pin fsmc_db\[8\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[8\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[9\] 3.3-V LVTTL 71 " "Pin fsmc_db\[9\] uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[9\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[10\] 3.3-V LVTTL 70 " "Pin fsmc_db\[10\] uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[10\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[11\] 3.3-V LVTTL 69 " "Pin fsmc_db\[11\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[11\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[12\] 3.3-V LVTTL 68 " "Pin fsmc_db\[12\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[12\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[13\] 3.3-V LVTTL 65 " "Pin fsmc_db\[13\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[13\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[14\] 3.3-V LVTTL 64 " "Pin fsmc_db\[14\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[14\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[15\] 3.3-V LVTTL 60 " "Pin fsmc_db\[15\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[15\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rstn_i 3.3-V LVTTL 49 " "Pin rstn_i uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rstn_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rstn_i" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 483 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rstn_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[1\] 3.3-V LVTTL 58 " "Pin fsmc_addr\[1\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[1\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 489 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[0\] 3.3-V LVTTL 59 " "Pin fsmc_addr\[0\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[0\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 489 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[5\] 3.3-V LVTTL 43 " "Pin fsmc_addr\[5\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[5\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 489 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[3\] 3.3-V LVTTL 39 " "Pin fsmc_addr\[3\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[3\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 489 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_nwr 3.3-V LVTTL 31 " "Pin fsmc_nwr uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_nwr } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_nwr" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 487 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_nwr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_csn 3.3-V LVTTL 30 " "Pin fsmc_csn uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_csn } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_csn" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 486 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_csn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_nrd 3.3-V LVTTL 32 " "Pin fsmc_nrd uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_nrd } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_nrd" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 488 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_nrd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[2\] 3.3-V LVTTL 55 " "Pin fsmc_addr\[2\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[2\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 489 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[6\] 3.3-V LVTTL 44 " "Pin fsmc_addr\[6\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[6\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 489 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[7\] 3.3-V LVTTL 38 " "Pin fsmc_addr\[7\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[7\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 489 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[4\] 3.3-V LVTTL 42 " "Pin fsmc_addr\[4\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[4\]" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 489 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in 3.3-V LVTTL 23 " "Pin clk_in uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 484 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs1_ad_miso 3.3-V LVTTL 3 " "Pin ccs1_ad_miso uses I/O standard 3.3-V LVTTL at 3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs1_ad_miso } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs1_ad_miso" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 534 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs1_ad_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs2_ad_miso 3.3-V LVTTL 136 " "Pin ccs2_ad_miso uses I/O standard 3.3-V LVTTL at 136" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs2_ad_miso } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs2_ad_miso" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 540 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs2_ad_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mod_sw_i 3.3-V LVTTL 124 " "Pin mod_sw_i uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mod_sw_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mod_sw_i" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 500 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mod_sw_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "qbhlock_i 3.3-V LVTTL 77 " "Pin qbhlock_i uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { qbhlock_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "qbhlock_i" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 495 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qbhlock_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keylock_i 3.3-V LVTTL 83 " "Pin keylock_i uses I/O standard 3.3-V LVTTL at 83" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { keylock_i } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 496 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keylock_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs_limerr1_i 3.3-V LVTTL 28 " "Pin ccs_limerr1_i uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs_limerr1_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs_limerr1_i" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 522 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs_limerr1_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs_limerr2_i 3.3-V LVTTL 129 " "Pin ccs_limerr2_i uses I/O standard 3.3-V LVTTL at 129" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs_limerr2_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs_limerr2_i" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 523 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs_limerr2_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "opp_limerr1_i 3.3-V LVTTL 86 " "Pin opp_limerr1_i uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opp_limerr1_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "opp_limerr1_i" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 513 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opp_limerr1_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mpwr_iog_i 3.3-V LVTTL 7 " "Pin mpwr_iog_i uses I/O standard 3.3-V LVTTL at 7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mpwr_iog_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mpwr_iog_i" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 503 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpwr_iog_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wmt_sig_i 3.3-V LVTTL 125 " "Pin wmt_sig_i uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wmt_sig_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wmt_sig_i" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 507 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wmt_sig_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rem_start_i 3.3-V LVTTL 88 " "Pin rem_start_i uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rem_start_i } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 499 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rem_start_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "opp_ad_miso 3.3-V LVTTL 87 " "Pin opp_ad_miso uses I/O standard 3.3-V LVTTL at 87" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opp_ad_miso } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "opp_ad_miso" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 512 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opp_ad_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ang_ad_miso 3.3-V LVTTL 110 " "Pin ang_ad_miso uses I/O standard 3.3-V LVTTL at 110" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ang_ad_miso } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ang_ad_miso" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 518 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ang_ad_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "plc_mode_i 3.3-V LVTTL 115 " "Pin plc_mode_i uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { plc_mode_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "plc_mode_i" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 547 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plc_mode_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "plc_start_i 3.3-V LVTTL 114 " "Pin plc_start_i uses I/O standard 3.3-V LVTTL at 114" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { plc_start_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "plc_start_i" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 545 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plc_start_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "red_laser_i 3.3-V LVTTL 119 " "Pin red_laser_i uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { red_laser_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "red_laser_i" } } } } { "timing.v" "" { Text "C:/lxs/500W_DCON_20180109_restored/timing.v" 543 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { red_laser_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/500W_DCON_20180109_restored/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1517380367767 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1517380367767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/lxs/500W_DCON_20180109_restored/500W1200W.fit.smsg " "Generated suppressed messages file C:/lxs/500W_DCON_20180109_restored/500W1200W.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1517380368748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1281 " "Peak virtual memory: 1281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1517380372134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 14:32:52 2018 " "Processing ended: Wed Jan 31 14:32:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1517380372134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1517380372134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1517380372134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1517380372134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1517380375304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1517380375308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 14:32:54 2018 " "Processing started: Wed Jan 31 14:32:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1517380375308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1517380375308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 500W1200W -c 500W1200W " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 500W1200W -c 500W1200W" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1517380375308 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1517380377220 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1517380377274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1517380378099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 14:32:58 2018 " "Processing ended: Wed Jan 31 14:32:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1517380378099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1517380378099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1517380378099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1517380378099 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1517380378960 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1517380381124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1517380381130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 14:33:00 2018 " "Processing started: Wed Jan 31 14:33:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1517380381130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1517380381130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 500W1200W -c 500W1200W " "Command: quartus_sta 500W1200W -c 500W1200W" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1517380381131 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1517380381448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1517380382189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1517380382259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1517380382259 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1517380383346 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1517380383346 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1517380383346 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1517380383346 ""}
{ "Info" "ISTA_SDC_FOUND" "500W.sdc " "Reading SDC File: '500W.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1517380383388 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1517380383391 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1517380383391 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1517380383392 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_1us " "Node: clk_1us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380383447 "|timing|clk_1us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_250ns " "Node: clk_250ns was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380383447 "|timing|clk_250ns"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_100us " "Node: clk_100us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380383447 "|timing|clk_100us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mpiog_dcyc_flag " "Node: mpiog_dcyc_flag was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380383447 "|timing|mpiog_dcyc_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_5ms " "Node: clk_5ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380383447 "|timing|clk_5ms"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cyc_count_frame\[0\] " "Node: cyc_count_frame\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380383447 "|timing|cyc_count_frame[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1517380383613 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1517380383646 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1517380383723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.780 " "Worst-case setup slack is 2.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380383956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380383956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.780               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.780               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380383956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.910               0.000 clk_in  " "    6.910               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380383956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.141               0.000 altera_reserved_tck  " "   43.141               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380383956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380383956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk_in  " "    0.321               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altera_reserved_tck  " "    0.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.451               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380384001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.361 " "Worst-case recovery slack is 48.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.361               0.000 altera_reserved_tck  " "   48.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380384022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.590 " "Worst-case removal slack is 1.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.590               0.000 altera_reserved_tck  " "    1.590               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380384036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.344 " "Worst-case minimum pulse width slack is 7.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.344               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.344               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.220               0.000 clk_in  " "   15.220               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.526               0.000 altera_reserved_tck  " "   49.526               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380384050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380384050 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1517380385097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1517380385159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1517380387434 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_1us " "Node: clk_1us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380388126 "|timing|clk_1us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_250ns " "Node: clk_250ns was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380388126 "|timing|clk_250ns"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_100us " "Node: clk_100us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380388126 "|timing|clk_100us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mpiog_dcyc_flag " "Node: mpiog_dcyc_flag was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380388126 "|timing|mpiog_dcyc_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_5ms " "Node: clk_5ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380388126 "|timing|clk_5ms"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cyc_count_frame\[0\] " "Node: cyc_count_frame\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380388127 "|timing|cyc_count_frame[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.714 " "Worst-case setup slack is 3.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.714               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.714               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.148               0.000 clk_in  " "    7.148               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.527               0.000 altera_reserved_tck  " "   43.527               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380388292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 clk_in  " "    0.307               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380388342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.641 " "Worst-case recovery slack is 48.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.641               0.000 altera_reserved_tck  " "   48.641               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380388358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.428 " "Worst-case removal slack is 1.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.428               0.000 altera_reserved_tck  " "    1.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380388425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.362 " "Worst-case minimum pulse width slack is 7.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.362               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.362               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.219               0.000 clk_in  " "   15.219               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.411               0.000 altera_reserved_tck  " "   49.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380388491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380388491 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1517380389380 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_1us " "Node: clk_1us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380389976 "|timing|clk_1us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_250ns " "Node: clk_250ns was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380389976 "|timing|clk_250ns"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_100us " "Node: clk_100us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380389976 "|timing|clk_100us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mpiog_dcyc_flag " "Node: mpiog_dcyc_flag was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380389977 "|timing|mpiog_dcyc_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_5ms " "Node: clk_5ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380389977 "|timing|clk_5ms"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cyc_count_frame\[0\] " "Node: cyc_count_frame\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1517380389977 "|timing|cyc_count_frame[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1517380389994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.074 " "Worst-case setup slack is 10.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.074               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.074               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.813               0.000 clk_in  " "   11.813               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.377               0.000 altera_reserved_tck  " "   47.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380390057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 clk_in  " "    0.094               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.162               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380390124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.628 " "Worst-case recovery slack is 49.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628               0.000 altera_reserved_tck  " "   49.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380390191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.658 " "Worst-case removal slack is 0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 altera_reserved_tck  " "    0.658               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380390262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.546 " "Worst-case minimum pulse width slack is 7.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.546               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.546               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.823               0.000 clk_in  " "   14.823               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.311               0.000 altera_reserved_tck  " "   49.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1517380390337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1517380390337 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1517380392348 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1517380392374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1517380392952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 14:33:12 2018 " "Processing ended: Wed Jan 31 14:33:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1517380392952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1517380392952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1517380392952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1517380392952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1517380395689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1517380395692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 14:33:15 2018 " "Processing started: Wed Jan 31 14:33:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1517380395692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1517380395692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 500W1200W -c 500W1200W " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 500W1200W -c 500W1200W" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1517380395692 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "500W1200W_8_1200mv_85c_slow.vo C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/ simulation " "Generated file 500W1200W_8_1200mv_85c_slow.vo in folder \"C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1517380398844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "500W1200W_8_1200mv_0c_slow.vo C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/ simulation " "Generated file 500W1200W_8_1200mv_0c_slow.vo in folder \"C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1517380400224 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "500W1200W_min_1200mv_0c_fast.vo C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/ simulation " "Generated file 500W1200W_min_1200mv_0c_fast.vo in folder \"C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1517380401611 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "500W1200W.vo C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/ simulation " "Generated file 500W1200W.vo in folder \"C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1517380402974 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "500W1200W_8_1200mv_85c_v_slow.sdo C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/ simulation " "Generated file 500W1200W_8_1200mv_85c_v_slow.sdo in folder \"C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1517380404239 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "500W1200W_8_1200mv_0c_v_slow.sdo C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/ simulation " "Generated file 500W1200W_8_1200mv_0c_v_slow.sdo in folder \"C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1517380405478 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "500W1200W_min_1200mv_0c_v_fast.sdo C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/ simulation " "Generated file 500W1200W_min_1200mv_0c_v_fast.sdo in folder \"C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1517380406732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "500W1200W_v.sdo C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/ simulation " "Generated file 500W1200W_v.sdo in folder \"C:/lxs/500W_DCON_20180109_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1517380407976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1517380408520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 14:33:28 2018 " "Processing ended: Wed Jan 31 14:33:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1517380408520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1517380408520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1517380408520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1517380408520 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1517380409362 ""}
