
---------- Begin Simulation Statistics ----------
final_tick                                  351764000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136017                       # Simulator instruction rate (inst/s)
host_mem_usage                                 870080                       # Number of bytes of host memory used
host_op_rate                                   142113                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.35                       # Real time elapsed on the host
host_tick_rate                               47844479                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000005                       # Number of instructions simulated
sim_ops                                       1044845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000352                       # Number of seconds simulated
sim_ticks                                   351764000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.546838                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  167572                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               170043                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11460                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            329242                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                116                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             350                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              234                       # Number of indirect misses.
system.cpu.branchPred.lookups                  363279                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14521                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    727065                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   739116                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             10804                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     287670                       # Number of branches committed
system.cpu.commit.bw_lim_events                 36227                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          170677                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000877                       # Number of instructions committed
system.cpu.commit.committedOps                1045717                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       601831                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.737559                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.269305                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       217065     36.07%     36.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       183179     30.44%     66.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        73123     12.15%     78.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        24301      4.04%     82.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17960      2.98%     85.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26230      4.36%     90.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        15639      2.60%     92.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         8107      1.35%     93.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        36227      6.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       601831                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12470                       # Number of function calls committed.
system.cpu.commit.int_insts                    867225                       # Number of committed integer instructions.
system.cpu.commit.loads                        155110                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           851311     81.41%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             267      0.03%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              758      0.07%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              30      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              32      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             68      0.01%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          155110     14.83%     96.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          38105      3.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1045717                       # Class of committed instruction
system.cpu.commit.refs                         193215                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       956                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000005                       # Number of Instructions Simulated
system.cpu.committedOps                       1044845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.703525                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.703525                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 64892                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   669                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               165173                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1299710                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   254932                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    293138                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  10908                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2501                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  5421                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      363279                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    232530                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        354167                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6248                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1276170                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   23128                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.516367                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             263525                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             182209                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.813955                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             629291                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.120370                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.707183                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   315505     50.14%     50.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    30052      4.78%     54.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    68708     10.92%     65.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    59360      9.43%     75.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    26581      4.22%     79.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7333      1.17%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    62355      9.91%     90.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3513      0.56%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    55884      8.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               629291                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         5298                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         1019                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         7087                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          472                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        108431                       # number of prefetches that crossed the page
system.cpu.idleCycles                           74238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11989                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   306007                       # Number of branches executed
system.cpu.iew.exec_nop                          1445                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.628654                       # Inst execution rate
system.cpu.iew.exec_refs                       220083                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      43505                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24259                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                184064                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4437                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                46514                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1216714                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                176578                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15248                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1145805                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    104                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2075                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  10908                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2247                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           470                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5707                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1008                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        28952                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8409                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             97                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6207                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5782                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1299643                       # num instructions consuming a value
system.cpu.iew.wb_count                       1132787                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531334                       # average fanout of values written-back
system.cpu.iew.wb_producers                    690545                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.610150                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1135966                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1229751                       # number of integer regfile reads
system.cpu.int_regfile_writes                  767248                       # number of integer regfile writes
system.cpu.ipc                               1.421413                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.421413                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                933973     80.44%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  271      0.02%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   778      0.07%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   34      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  77      0.01%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               181306     15.62%     96.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               44537      3.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1161055                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        6089                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005244                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4083     67.06%     67.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     640     10.51%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.02%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.03%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     77.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    576      9.46%     87.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   787     12.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1165752                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2955189                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1131664                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1383700                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1215240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1161055                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  29                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          170414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               481                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       144358                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        629291                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.845021                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.744906                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              196310     31.20%     31.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               85625     13.61%     44.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              164175     26.09%     70.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               86525     13.75%     84.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               30957      4.92%     89.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               35361      5.62%     95.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               26814      4.26%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2204      0.35%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1320      0.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          629291                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.650330                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1383                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2780                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1123                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2078                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1493                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10377                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               184064                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               46514                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  771564                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     33                       # number of misc regfile writes
system.cpu.numCycles                           703529                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   31700                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1383845                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2587                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   261348                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1926                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   233                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2209468                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1276738                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1692501                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    291512                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  18539                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  10908                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 24232                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   308626                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1366500                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9591                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                242                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     14824                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1602                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1781465                       # The number of ROB reads
system.cpu.rob.rob_writes                     2460658                       # The number of ROB writes
system.cpu.timesIdled                            1064                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1179                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     200                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2284                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2901                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         6887                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1421                       # Transaction distribution
system.membus.trans_dist::ReadExReq               487                       # Transaction distribution
system.membus.trans_dist::ReadExResp              487                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1421                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           376                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       122112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  122112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2284                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2284    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2284                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2777500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10107750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3121                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          195                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2450                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             489                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2578                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          543                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          376                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          376                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 10873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       321792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        78528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 400320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3986                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002258                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047470                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3977     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3986                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            6464512                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1737996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3867499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  588                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   48                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         1066                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1702                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 588                       # number of overall hits
system.l2.overall_hits::.cpu.data                  48                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         1066                       # number of overall hits
system.l2.overall_hits::total                    1702                       # number of overall hits
system.l2.demand_misses::.cpu.inst                924                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                984                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1908                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               924                       # number of overall misses
system.l2.overall_misses::.cpu.data               984                       # number of overall misses
system.l2.overall_misses::total                  1908                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     73109000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     78415000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        151524000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     73109000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     78415000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       151524000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1032                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         1066                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3610                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1032                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         1066                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3610                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.611111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.528532                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.611111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.528532                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79122.294372                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79690.040650                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79415.094340                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79122.294372                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79690.040650                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79415.094340                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1908                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1908                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     63868501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     68574501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    132443002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     63868501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     68574501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    132443002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.611111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.528532                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.611111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.528532                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69121.754329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69689.533537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69414.571279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69121.754329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69689.533537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69414.571279                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          195                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              195                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2442                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2442                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2442                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2442                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             487                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 487                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     39170500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39170500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.995910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80432.238193                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80432.238193                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34300001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34300001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.995910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70431.213552                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70431.213552                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         1066                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          924                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              924                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     73109000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73109000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         1066                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.611111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.358417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79122.294372                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79122.294372                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          924                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          924                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     63868501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63868501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.611111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.358417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69121.754329                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69121.754329                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     39244500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39244500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.915285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.915285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78962.776660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78962.776660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     34274500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     34274500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.915285                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.915285                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68962.776660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68962.776660                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          376                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             376                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          376                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           376                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          376                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          376                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      7163500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7163500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19051.861702                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19051.861702                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1603.345771                       # Cycle average of tags in use
system.l2.tags.total_refs                        6502                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1944                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.344650                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.051050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       791.069922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       789.224799                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.024085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048930                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1944                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1941                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.059326                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     56968                       # Number of tag accesses
system.l2.tags.data_accesses                    56968                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          59136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             122112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        59136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         59136                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1908                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         168112712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         179029122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             347141834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    168112712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        168112712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        168112712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        179029122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            347141834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000561500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3824                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1908                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1908                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     18124250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53899250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9499.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28249.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1501                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1908                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.029484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.363601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.134265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          137     33.66%     33.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          107     26.29%     59.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           49     12.04%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           30      7.37%     79.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      3.93%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      3.19%     86.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.23%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      2.46%     90.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           40      9.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          407                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 122112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  122112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       347.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    347.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     302503000                       # Total gap between requests
system.mem_ctrls.avgGap                     158544.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        59136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 168112711.931863397360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 179029121.797568827868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25853750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28045500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27980.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28501.52                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1306620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               694485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5297880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         61221420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         83522880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          179702085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        510.859795                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    216563250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    123500750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1599360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               850080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8325240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         80802630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         67033440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          186269550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.529884                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    173583250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    166480750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       230388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           230388                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       230388                       # number of overall hits
system.cpu.icache.overall_hits::total          230388                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2142                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2142                       # number of overall misses
system.cpu.icache.overall_misses::total          2142                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    112105998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112105998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    112105998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112105998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       232530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232530                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       232530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232530                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009212                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009212                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009212                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009212                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52337.067227                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52337.067227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52337.067227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52337.067227                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1085                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.318182                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               532                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         2450                       # number of writebacks
system.cpu.icache.writebacks::total              2450                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          630                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          630                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          630                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          630                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1512                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1512                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1512                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         1066                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2578                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     82212998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     82212998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     82212998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     12940223                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95153221                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006502                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006502                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006502                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011087                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54373.675926                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54373.675926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54373.675926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12139.045966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36909.705586                       # average overall mshr miss latency
system.cpu.icache.replacements                   2450                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       230388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          230388                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2142                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2142                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    112105998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112105998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       232530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52337.067227                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52337.067227                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          630                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          630                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     82212998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     82212998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54373.675926                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54373.675926                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         1066                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         1066                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     12940223                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     12940223                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12139.045966                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12139.045966                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           125.963313                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              232966                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2578                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             90.366951                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    81.271722                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    44.691592                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.634935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.349153                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            467638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           467638                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       201842                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           201842                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       201846                       # number of overall hits
system.cpu.dcache.overall_hits::total          201846                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4982                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4985                       # number of overall misses
system.cpu.dcache.overall_misses::total          4985                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    303117668                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    303117668                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    303117668                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    303117668                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       206824                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       206824                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       206831                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       206831                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024088                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024088                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024102                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024102                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60842.566841                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60842.566841                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60805.951454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60805.951454                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13627                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          488                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               548                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.866788                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          195                       # number of writebacks
system.cpu.dcache.writebacks::total               195                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3578                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3578                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1407                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1407                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     91823216                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     91823216                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     92121716                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     92121716                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006788                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006788                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006803                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65401.150997                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65401.150997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65473.856432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65473.856432                       # average overall mshr miss latency
system.cpu.dcache.replacements                    451                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       167529                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          167529                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     79059500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     79059500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       168723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       168723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66213.986600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66213.986600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          655                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          655                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          539                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          539                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     40183500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40183500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74551.948052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74551.948052                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        34313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          34313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    212146442                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    212146442                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62085.584431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62085.584431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2923                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2923                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     40098990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40098990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81172.044534                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81172.044534                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       298500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       298500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        99500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        99500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          371                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          371                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     11911726                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     11911726                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          371                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          371                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32107.078167                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32107.078167                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          371                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          371                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     11540726                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     11540726                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31107.078167                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31107.078167                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           800.030835                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              203270                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1408                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            144.367898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   800.030835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.781280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.781280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          957                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          955                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.934570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            415104                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           415104                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    351764000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    351764000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
