module Div_wave(
	input wire sclk_i,rst_n_i,
	output wire [7:0]	cnt_w_i,
	output wire waveo1,waveo2
);

cnt_64 cnt_64_inst(
	.sclk	(sclk_i),
	.rst_n (rst_n_i),
	.cnt_w (cnt_w_i)
);

reg o1,o2;
reg [7:0] cin;
assign waveo1 = o1;
assign waveo2 = o2;
assign cin = cnt_w_i;
reg [3:0] o2_flag;



always @(posedge sclk_i or negedge rst_n_i)
	if(rst_n == 1'b1)
		o1 = 1'b0;
	else if (cin == 8'd63)
		o1 = 1'b1;
	else
		o1 = 1'b0;

		
always @(posedge sclk_i or negedge rst_n_i)
	if(rst_n == 1'b1)
		o2 = 1'b0;
	else if(o2_flag == 4'd3 && cin == 8'd63)
		begin
			o2 = 1'b1;
			o2_flat = 1'b0;
		end
	else if(cin == 8'd63)
		o2_flag <= o2_flag + 1'b1;
		
endmodule
