// Seed: 2287600181
module module_0 (
    output tri   id_0,
    output uwire id_1,
    input  wand  id_2,
    output uwire id_3
);
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri0 id_2,
    output wire id_3,
    output logic id_4,
    output supply1 id_5
);
  always @* id_4 = #1 1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_2,
      id_1
  );
  assign modCall_1.type_8 = 0;
  wire id_7;
  wire id_8;
  assign id_7 = id_8;
endmodule
module module_2;
  assign id_1 = 1;
endmodule
module module_3;
  wire id_2;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
