{
  "design": {
    "design_info": {
      "boundary_crc": "0xE44B1B1BA90A96E8",
      "device": "xcu50-fsvh2104-2-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/bd_0",
      "name": "bd_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "hls_inst": ""
    },
    "interface_ports": {
      "in1_PORTA": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ADDRESS_MODE": {
            "value": "BYTE_ADDRESS",
            "value_src": "const_prop"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "64",
            "value_src": "const_prop"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "const_prop"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "in1_PORTA_addr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLK": {
            "physical_name": "in1_PORTA_clk",
            "direction": "O"
          },
          "DIN": {
            "physical_name": "in1_PORTA_din",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DOUT": {
            "physical_name": "in1_PORTA_dout",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "EN": {
            "physical_name": "in1_PORTA_en",
            "direction": "O"
          },
          "RST": {
            "physical_name": "in1_PORTA_rst",
            "direction": "O"
          },
          "WE": {
            "physical_name": "in1_PORTA_we",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "in1_PORTB": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ADDRESS_MODE": {
            "value": "BYTE_ADDRESS",
            "value_src": "const_prop"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "64",
            "value_src": "const_prop"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "const_prop"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "in1_PORTB_addr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLK": {
            "physical_name": "in1_PORTB_clk",
            "direction": "O"
          },
          "DIN": {
            "physical_name": "in1_PORTB_din",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DOUT": {
            "physical_name": "in1_PORTB_dout",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "EN": {
            "physical_name": "in1_PORTB_en",
            "direction": "O"
          },
          "RST": {
            "physical_name": "in1_PORTB_rst",
            "direction": "O"
          },
          "WE": {
            "physical_name": "in1_PORTB_we",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "in2_PORTA": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ADDRESS_MODE": {
            "value": "BYTE_ADDRESS",
            "value_src": "const_prop"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "64",
            "value_src": "const_prop"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "const_prop"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "in2_PORTA_addr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLK": {
            "physical_name": "in2_PORTA_clk",
            "direction": "O"
          },
          "DIN": {
            "physical_name": "in2_PORTA_din",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DOUT": {
            "physical_name": "in2_PORTA_dout",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "EN": {
            "physical_name": "in2_PORTA_en",
            "direction": "O"
          },
          "RST": {
            "physical_name": "in2_PORTA_rst",
            "direction": "O"
          },
          "WE": {
            "physical_name": "in2_PORTA_we",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "in2_PORTB": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ADDRESS_MODE": {
            "value": "BYTE_ADDRESS",
            "value_src": "const_prop"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "64",
            "value_src": "const_prop"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "const_prop"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "in2_PORTB_addr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLK": {
            "physical_name": "in2_PORTB_clk",
            "direction": "O"
          },
          "DIN": {
            "physical_name": "in2_PORTB_din",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DOUT": {
            "physical_name": "in2_PORTB_dout",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "EN": {
            "physical_name": "in2_PORTB_en",
            "direction": "O"
          },
          "RST": {
            "physical_name": "in2_PORTB_rst",
            "direction": "O"
          },
          "WE": {
            "physical_name": "in2_PORTB_we",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "out_r_PORTA": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ADDRESS_MODE": {
            "value": "BYTE_ADDRESS",
            "value_src": "const_prop"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "64",
            "value_src": "const_prop"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "const_prop"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "out_r_PORTA_addr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLK": {
            "physical_name": "out_r_PORTA_clk",
            "direction": "O"
          },
          "DIN": {
            "physical_name": "out_r_PORTA_din",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DOUT": {
            "physical_name": "out_r_PORTA_dout",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "EN": {
            "physical_name": "out_r_PORTA_en",
            "direction": "O"
          },
          "RST": {
            "physical_name": "out_r_PORTA_rst",
            "direction": "O"
          },
          "WE": {
            "physical_name": "out_r_PORTA_we",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "s_axi_control": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "300000000.0"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "s_axi_control",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "s_axi_control_araddr",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "s_axi_control_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "s_axi_control_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "s_axi_control_awaddr",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "s_axi_control_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "s_axi_control_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "s_axi_control_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "s_axi_control_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "s_axi_control_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "s_axi_control_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "s_axi_control_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "s_axi_control_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "s_axi_control_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "s_axi_control_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "s_axi_control_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "s_axi_control_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "s_axi_control_wvalid",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "ap_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi_control",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "ap_rst_n",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000.0"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ap_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "interrupt": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "hls_inst": {
        "vlnv": "xilinx.com:hls:mat_mul:1.0",
        "ip_revision": "2114071781",
        "xci_name": "bd_0_hls_inst_0",
        "xci_path": "ip\\bd_0_hls_inst_0\\bd_0_hls_inst_0.xci",
        "inst_hier_path": "hls_inst"
      }
    },
    "interface_nets": {
      "hls_inst_in1_PORTA": {
        "interface_ports": [
          "in1_PORTA",
          "hls_inst/in1_PORTA"
        ]
      },
      "hls_inst_in1_PORTB": {
        "interface_ports": [
          "in1_PORTB",
          "hls_inst/in1_PORTB"
        ]
      },
      "hls_inst_in2_PORTA": {
        "interface_ports": [
          "in2_PORTA",
          "hls_inst/in2_PORTA"
        ]
      },
      "hls_inst_in2_PORTB": {
        "interface_ports": [
          "in2_PORTB",
          "hls_inst/in2_PORTB"
        ]
      },
      "hls_inst_out_r_PORTA": {
        "interface_ports": [
          "out_r_PORTA",
          "hls_inst/out_r_PORTA"
        ]
      },
      "s_axi_control_0_1": {
        "interface_ports": [
          "s_axi_control",
          "hls_inst/s_axi_control"
        ]
      }
    },
    "nets": {
      "ap_clk_0_1": {
        "ports": [
          "ap_clk",
          "hls_inst/ap_clk"
        ]
      },
      "ap_rst_n_0_1": {
        "ports": [
          "ap_rst_n",
          "hls_inst/ap_rst_n"
        ]
      },
      "hls_inst_interrupt": {
        "ports": [
          "hls_inst/interrupt",
          "interrupt"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_control": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_hls_inst_Reg": {
                "address_block": "/hls_inst/s_axi_control/Reg",
                "offset": "0x00000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}