Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948_AR71898 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 25 13:53:19 2024
| Host         : Telops332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/calcium640D/fir_00251_proc_325_calcium640D_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 8
| Design       : fir_00251_proc_calcium640D
| Device       : 7k325tfbg676-1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                             Instance                             |                                         Module                                         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_calcium640D                                       |                                                                                  (top) |     128644 |     118278 |    2424 | 7942 | 192305 |    312 |     44 |          254 |
|   (fir_00251_proc_calcium640D)                                   |                                                                                  (top) |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                            |                                                                     fir_00251_proc_acq |      96289 |      86697 |    2424 | 7168 | 151735 |    186 |     41 |          208 |
|     (ACQ)                                                        |                                                                     fir_00251_proc_acq |         44 |         44 |       0 |    0 |      0 |      0 |      0 |            0 |
|     BD                                                           |                                                                             bd_wrapper |      29897 |      26496 |    2364 | 1037 |  29668 |     40 |      5 |            5 |
|       (BD)                                                       |                                                                             bd_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       MIG_2DDR.core_wrapper_i                                    |                                                                           core_wrapper |      29897 |      26496 |    2364 | 1037 |  29668 |     40 |      5 |            5 |
|         (MIG_2DDR.core_wrapper_i)                                |                                                                           core_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                                   |                                                                                   core |      29897 |      26496 |    2364 | 1037 |  29668 |     40 |      5 |            5 |
|           (core_i)                                               |                                                                                   core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           FlashReset_0                                           |                                                                    core_FlashReset_0_0 |         92 |         92 |       0 |    0 |    104 |      0 |      0 |            0 |
|             U0                                                   |                                                         core_FlashReset_0_0_FlashReset |         92 |         92 |       0 |    0 |    104 |      0 |      0 |            0 |
|               (U0)                                               |                                                         core_FlashReset_0_0_FlashReset |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|               U1                                                 |                                                        core_FlashReset_0_0_double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U2                                                 |                                                   core_FlashReset_0_0_FlashReset_Slave |         26 |         26 |       0 |    0 |     34 |      0 |      0 |            0 |
|               U3                                                 |                                                  core_FlashReset_0_0_FlashReset_Master |         16 |         16 |       0 |    0 |     26 |      0 |      0 |            0 |
|               U5                                                 |                                                           core_FlashReset_0_0_QSPI_FSM |         45 |         45 |       0 |    0 |     30 |      0 |      0 |            0 |
|           GND                                                    |                                                                             core_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                                    |                                                                         MCU_imp_N4RJ0G |       3005 |       2701 |     128 |  176 |   2820 |     26 |      0 |            5 |
|             mdm_1                                                |                                                                           core_mdm_1_0 |        160 |        137 |       0 |   23 |    173 |      0 |      0 |            0 |
|               U0                                                 |                                                                       core_mdm_1_0_MDM |        160 |        137 |       0 |   23 |    173 |      0 |      0 |            0 |
|                 MDM_Core_I1                                      |                                                                  core_mdm_1_0_MDM_Core |        130 |        107 |       0 |   23 |    149 |      0 |      0 |            0 |
|                 No_Dbg_Reg_Access.BUFG_DRCK                      |                                                                   core_mdm_1_0_MB_BUFG |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 Use_AXI_IPIF.AXI_LITE_IPIF_I                     |                                                             core_mdm_1_0_axi_lite_ipif |         26 |         26 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 Use_E2.BSCAN_I                                   |                                                                core_mdm_1_0_MB_BSCANE2 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             microblaze_1                                         |                                                                    core_microblaze_1_0 |       2518 |       2269 |      96 |  153 |   2335 |     10 |      0 |            5 |
|               (microblaze_1)                                     |                                                                    core_microblaze_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U0                                                 |                                                         core_microblaze_1_0_MicroBlaze |       2518 |       2269 |      96 |  153 |   2335 |     10 |      0 |            5 |
|                 (U0)                                             |                                                         core_microblaze_1_0_MicroBlaze |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 MicroBlaze_Core_I                                |                                                    core_microblaze_1_0_MicroBlaze_Core |       2516 |       2267 |      96 |  153 |   2335 |     10 |      0 |            5 |
|             microblaze_1_axi_intc                                |                                                           core_microblaze_1_axi_intc_0 |        321 |        289 |      32 |    0 |    308 |      0 |      0 |            0 |
|               U0                                                 |                                                  core_microblaze_1_axi_intc_0_axi_intc |        321 |        289 |      32 |    0 |    308 |      0 |      0 |            0 |
|                 (U0)                                             |                                                  core_microblaze_1_axi_intc_0_axi_intc |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                  |                                             core_microblaze_1_axi_intc_0_axi_lite_ipif |        144 |        144 |       0 |    0 |     76 |      0 |      0 |            0 |
|                 INTC_CORE_I                                      |                                                 core_microblaze_1_axi_intc_0_intc_core |        177 |        145 |      32 |    0 |    228 |      0 |      0 |            0 |
|             microblaze_1_local_memory                            |                                                  microblaze_1_local_memory_imp_18PV722 |          6 |          6 |       0 |    0 |      4 |     16 |      0 |            0 |
|               (microblaze_1_local_memory)                        |                                                  microblaze_1_local_memory_imp_18PV722 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               dlmb_bram_if_cntlr                                 |                                                              core_dlmb_bram_if_cntlr_0 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U0                                               |                                            core_dlmb_bram_if_cntlr_0_lmb_bram_if_cntlr |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|               dlmb_v10                                           |                                                                        core_dlmb_v10_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U0                                               |                                                                core_dlmb_v10_0_lmb_v10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               ilmb_bram_if_cntlr                                 |                                                              core_ilmb_bram_if_cntlr_0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U0                                               |                                            core_ilmb_bram_if_cntlr_0_lmb_bram_if_cntlr |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|               ilmb_v10                                           |                                                                        core_ilmb_v10_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U0                                               |                                                               core_ilmb_v10_0__lmb_v10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               lmb_bram                                           |                                                                        core_lmb_bram_0 |          0 |          0 |       0 |    0 |      0 |     16 |      0 |            0 |
|                 U0                                               |                                                     core_lmb_bram_0_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |     16 |      0 |            0 |
|           MIG_Calibration                                        |                                                            MIG_Calibration_imp_150VYJW |      13395 |      11146 |    1704 |  545 |  14848 |     14 |      4 |            0 |
|             CAL_DDR_MIG                                          |                                                                     core_CAL_DDR_MIG_0 |       7114 |       5920 |     916 |  278 |   5799 |      0 |      0 |            0 |
|               u_core_CAL_DDR_MIG_0_mig                           |                                              core_CAL_DDR_MIG_0_core_CAL_DDR_MIG_0_mig |       7114 |       5920 |     916 |  278 |   5799 |      0 |      0 |            0 |
|                 temp_mon_enabled.u_tempmon                       |                                            core_CAL_DDR_MIG_0_mig_7series_v4_2_tempmon |         24 |         24 |       0 |    0 |     77 |      0 |      0 |            0 |
|                 u_ddr3_clk_ibuf                                  |                                           core_CAL_DDR_MIG_0_mig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 u_ddr3_infrastructure                            |                                     core_CAL_DDR_MIG_0_mig_7series_v4_2_infrastructure |          9 |          9 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 u_iodelay_ctrl                                   |                                       core_CAL_DDR_MIG_0_mig_7series_v4_2_iodelay_ctrl |          0 |          0 |       0 |    0 |     15 |      0 |      0 |            0 |
|                 u_memc_ui_top_axi                                |                                    core_CAL_DDR_MIG_0_mig_7series_v4_2_memc_ui_top_axi |       7081 |       5887 |     916 |  278 |   5671 |      0 |      0 |            0 |
|             axi_datamover_ddrcal                                 |                                                            core_axi_datamover_ddrcal_0 |        851 |        766 |       0 |   85 |   1023 |      4 |      1 |            0 |
|               U0                                                 |                                              core_axi_datamover_ddrcal_0_axi_datamover |        851 |        766 |       0 |   85 |   1023 |      4 |      1 |            0 |
|                 GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                |                               core_axi_datamover_ddrcal_0_axi_datamover_mm2s_full_wrap |        851 |        766 |       0 |   85 |   1023 |      4 |      1 |            0 |
|             axi_dm_buffer                                        |                                                                   core_axi_dm_buffer_0 |       2219 |       2068 |       0 |  151 |   2794 |     10 |      3 |            0 |
|               U0                                                 |                                                     core_axi_dm_buffer_0_axi_datamover |       2219 |       2068 |       0 |  151 |   2794 |     10 |      3 |            0 |
|                 GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                |                                      core_axi_dm_buffer_0_axi_datamover_mm2s_full_wrap |        771 |        712 |       0 |   59 |    823 |      5 |      2 |            0 |
|                 GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                |                                      core_axi_dm_buffer_0_axi_datamover_s2mm_full_wrap |       1448 |       1356 |       0 |   92 |   1971 |      5 |      1 |            0 |
|             axi_interconnect_ddrcal                              |                                                         core_axi_interconnect_ddrcal_0 |       2533 |       2042 |     460 |   31 |   3462 |      0 |      0 |            0 |
|               s00_couplers                                       |                                                               s00_couplers_imp_1E01FIL |       1382 |        895 |     460 |   27 |   2695 |      0 |      0 |            0 |
|                 auto_cc                                          |                                                                         core_auto_cc_0 |        654 |        194 |     460 |    0 |   1746 |      0 |      0 |            0 |
|                 auto_pc                                          |                                                                         core_auto_pc_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 auto_us                                          |                                                                         core_auto_us_0 |        728 |        701 |       0 |   27 |    949 |      0 |      0 |            0 |
|               xbar                                               |                                                                            core_xbar_0 |       1151 |       1147 |       0 |    4 |    767 |      0 |      0 |            0 |
|                 inst                                             |                                          core_xbar_0_axi_crossbar_v2_1_19_axi_crossbar |       1151 |       1147 |       0 |    4 |    767 |      0 |      0 |            0 |
|             axis_clock_converter_0                               |                                                          core_axis_clock_converter_0_0 |        243 |         55 |     188 |    0 |    638 |      0 |      0 |            0 |
|               inst                                               |        core_axis_clock_converter_0_0_axis_clock_converter_v1_1_19_axis_clock_converter |        243 |         55 |     188 |    0 |    638 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     | core_axis_clock_converter_0_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |        243 |         55 |     188 |    0 |    638 |      0 |      0 |            0 |
|             axis_clock_converter_1                               |                                                          core_axis_clock_converter_1_0 |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|               inst                                               |        core_axis_clock_converter_1_0_axis_clock_converter_v1_1_19_axis_clock_converter |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     | core_axis_clock_converter_1_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|             axis_clock_converter_2                               |                                                          core_axis_clock_converter_2_0 |        103 |         55 |      48 |    0 |    222 |      0 |      0 |            0 |
|               inst                                               |        core_axis_clock_converter_2_0_axis_clock_converter_v1_1_19_axis_clock_converter |        103 |         55 |      48 |    0 |    222 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     | core_axis_clock_converter_2_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |        103 |         55 |      48 |    0 |    222 |      0 |      0 |            0 |
|             axis_clock_converter_3                               |                                                          core_axis_clock_converter_3_0 |         96 |         56 |      40 |    0 |    192 |      0 |      0 |            0 |
|               inst                                               |        core_axis_clock_converter_3_0_axis_clock_converter_v1_1_19_axis_clock_converter |         96 |         56 |      40 |    0 |    192 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     | core_axis_clock_converter_3_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |         96 |         56 |      40 |    0 |    192 |      0 |      0 |            0 |
|             axis_clock_converter_4                               |                                                          core_axis_clock_converter_4_0 |         52 |         52 |       0 |    0 |     88 |      0 |      0 |            0 |
|               inst                                               |        core_axis_clock_converter_4_0_axis_clock_converter_v1_1_19_axis_clock_converter |         52 |         52 |       0 |    0 |     88 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     | core_axis_clock_converter_4_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |         52 |         52 |       0 |    0 |     88 |      0 |      0 |            0 |
|             axis_dwidth_converter_0                              |                                                         core_axis_dwidth_converter_0_0 |         78 |         78 |       0 |    0 |    392 |      0 |      0 |            0 |
|               (axis_dwidth_converter_0)                          |                                                         core_axis_dwidth_converter_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               inst                                               |     core_axis_dwidth_converter_0_0_axis_dwidth_converter_v1_1_17_axis_dwidth_converter |         78 |         78 |       0 |    0 |    392 |      0 |      0 |            0 |
|                 (inst)                                           |     core_axis_dwidth_converter_0_0_axis_dwidth_converter_v1_1_17_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 gen_downsizer_conversion.axisc_downsizer_0       |           core_axis_dwidth_converter_0_0_axis_dwidth_converter_v1_1_17_axisc_downsizer |         77 |         77 |       0 |    0 |    391 |      0 |      0 |            0 |
|           MIG_Code                                               |                                                                    MIG_Code_imp_7OFRL4 |       6700 |       5979 |     516 |  205 |   5988 |      0 |      0 |            0 |
|             axi_interconnect_0                                   |                                                              core_axi_interconnect_0_0 |       1128 |       1070 |       0 |   58 |   1345 |      0 |      0 |            0 |
|               s00_couplers                                       |                                                               s00_couplers_imp_13D04LM |        455 |        420 |       0 |   35 |    565 |      0 |      0 |            0 |
|                 auto_us                                          |                                                                         core_auto_us_1 |        455 |        420 |       0 |   35 |    565 |      0 |      0 |            0 |
|               s01_couplers                                       |                                                                s01_couplers_imp_4O2RSS |        217 |        195 |       0 |   22 |    353 |      0 |      0 |            0 |
|                 auto_us                                          |                                                                         core_auto_us_2 |        217 |        195 |       0 |   22 |    353 |      0 |      0 |            0 |
|               xbar                                               |                                                                            core_xbar_1 |        456 |        455 |       0 |    1 |    427 |      0 |      0 |            0 |
|                 inst                                             |                                          core_xbar_1_axi_crossbar_v2_1_19_axi_crossbar |        456 |        455 |       0 |    1 |    427 |      0 |      0 |            0 |
|             mig_7series_0                                        |                                                                   core_mig_7series_0_0 |       5572 |       4909 |     516 |  147 |   4643 |      0 |      0 |            0 |
|               (mig_7series_0)                                    |                                                                   core_mig_7series_0_0 |        264 |          0 |     264 |    0 |      0 |      0 |      0 |            0 |
|               u_core_mig_7series_0_0_mig                         |                                          core_mig_7series_0_0_core_mig_7series_0_0_mig |       5308 |       4909 |     252 |  147 |   4643 |      0 |      0 |            0 |
|                 temp_mon_enabled.u_tempmon                       |                                          core_mig_7series_0_0_mig_7series_v4_2_tempmon |         24 |         24 |       0 |    0 |     77 |      0 |      0 |            0 |
|                 u_ddr3_clk_ibuf                                  |                                         core_mig_7series_0_0_mig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 u_ddr3_infrastructure                            |                                   core_mig_7series_0_0_mig_7series_v4_2_infrastructure |          7 |          7 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 u_iodelay_ctrl                                   |                                     core_mig_7series_0_0_mig_7series_v4_2_iodelay_ctrl |          1 |          1 |       0 |    0 |     15 |      0 |      0 |            0 |
|                 u_memc_ui_top_axi                                |                                  core_mig_7series_0_0_mig_7series_v4_2_memc_ui_top_axi |       5276 |       4877 |     252 |  147 |   4516 |      0 |      0 |            0 |
|           axi_gpio_0                                             |                                                                      core_axi_gpio_0_0 |         53 |         53 |       0 |    0 |    116 |      0 |      0 |            0 |
|             U0                                                   |                                                             core_axi_gpio_0_0_axi_gpio |         53 |         53 |       0 |    0 |    116 |      0 |      0 |            0 |
|               (U0)                                               |                                                             core_axi_gpio_0_0_axi_gpio |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                        core_axi_gpio_0_0_axi_lite_ipif |         43 |         43 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                     core_axi_gpio_0_0_slave_attachment |         43 |         43 |       0 |    0 |     35 |      0 |      0 |            0 |
|               gpio_core_1                                        |                                                            core_axi_gpio_0_0_GPIO_Core |         10 |         10 |       0 |    0 |     70 |      0 |      0 |            0 |
|                 (gpio_core_1)                                    |                                                            core_axi_gpio_0_0_GPIO_Core |         10 |         10 |       0 |    0 |     38 |      0 |      0 |            0 |
|                 Dual.INPUT_DOUBLE_REGS5                          |                                             core_axi_gpio_0_0_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           axi_gps_uart                                           |                                                                    core_axi_gps_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                      core_axi_gps_uart_0_axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                      core_axi_gps_uart_0_axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                      core_axi_gps_uart_0_axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                   core_axi_gps_uart_0_slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                              core_axi_gps_uart_0_xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                            core_axi_gps_uart_0_ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                          core_axi_gps_uart_0_uart16550 |        341 |        329 |       0 |   12 |    272 |      0 |      0 |            0 |
|           axi_interconnect_0                                     |                                                              core_axi_interconnect_0_1 |        198 |        198 |       0 |    0 |    169 |      0 |      0 |            0 |
|             s00_couplers                                         |                                                               s00_couplers_imp_134BMC2 |         56 |         56 |       0 |    0 |     51 |      0 |      0 |            0 |
|               auto_ds                                            |                                                                         core_auto_ds_0 |         56 |         56 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 inst                                             |                                        core_auto_ds_0_axi_dwidth_converter_v2_1_18_top |         56 |         56 |       0 |    0 |     51 |      0 |      0 |            0 |
|             xbar                                                 |                                                                            core_xbar_2 |        142 |        142 |       0 |    0 |    118 |      0 |      0 |            0 |
|               inst                                               |                                          core_xbar_2_axi_crossbar_v2_1_19_axi_crossbar |        142 |        142 |       0 |    0 |    118 |      0 |      0 |            0 |
|                 gen_sasd.crossbar_sasd_0                         |                                         core_xbar_2_axi_crossbar_v2_1_19_crossbar_sasd |        142 |        142 |       0 |    0 |    118 |      0 |      0 |            0 |
|           axi_lens_uart                                          |                                                                   core_axi_lens_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                    core_axi_lens_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                    core_axi_lens_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                    core_axi_lens_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                 core_axi_lens_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                            core_axi_lens_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                          core_axi_lens_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                        core_axi_lens_uart_0__uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           axi_ndf_uart                                           |                                                                    core_axi_ndf_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                     core_axi_ndf_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                     core_axi_ndf_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                     core_axi_ndf_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                  core_axi_ndf_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                             core_axi_ndf_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                           core_axi_ndf_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                         core_axi_ndf_uart_0__uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           axi_peripheral                                         |                                                              axi_peripheral_imp_F8WIQG |       2184 |       2184 |       0 |    0 |   1493 |      0 |      0 |            0 |
|             axi_interconnect_0                                   |                                                              core_axi_interconnect_0_2 |        608 |        608 |       0 |    0 |    739 |      0 |      0 |            0 |
|               m05_couplers                                       |                                                               m05_couplers_imp_10GBZ94 |         37 |         37 |       0 |    0 |    272 |      0 |      0 |            0 |
|                 auto_cc                                          |                                                                         core_auto_cc_1 |         37 |         37 |       0 |    0 |    272 |      0 |      0 |            0 |
|               m11_couplers                                       |                                                                m11_couplers_imp_9RQZ7V |         37 |         37 |       0 |    0 |    276 |      0 |      0 |            0 |
|                 auto_cc                                          |                                                                         core_auto_cc_2 |         37 |         37 |       0 |    0 |    276 |      0 |      0 |            0 |
|               s00_couplers                                       |                                                               s00_couplers_imp_1HNUBMO |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_1 |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|               xbar                                               |                                                                            core_xbar_3 |        474 |        474 |       0 |    0 |    140 |      0 |      0 |            0 |
|                 inst                                             |                                          core_xbar_3_axi_crossbar_v2_1_19_axi_crossbar |        474 |        474 |       0 |    0 |    140 |      0 |      0 |            0 |
|             axi_interconnect_1                                   |                                                              core_axi_interconnect_1_0 |       1265 |       1265 |       0 |    0 |    626 |      0 |      0 |            0 |
|               m01_couplers                                       |                                                                m01_couplers_imp_WMWPFM |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_2 |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_pc                                          |                                                                         core_auto_pc_1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               m02_couplers                                       |                                                                m02_couplers_imp_2RU5ND |         58 |         58 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_3 |         58 |         58 |       0 |    0 |     35 |      0 |      0 |            0 |
|               m03_couplers                                       |                                                               m03_couplers_imp_15BQXDB |         56 |         56 |       0 |    0 |     38 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_4 |         56 |         56 |       0 |    0 |     38 |      0 |      0 |            0 |
|               m05_couplers                                       |                                                                m05_couplers_imp_U0RVTL |         43 |         43 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_5 |         43 |         43 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m06_couplers                                       |                                                                m06_couplers_imp_4J0YYQ |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_6 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m07_couplers                                       |                                                               m07_couplers_imp_1382JXW |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_7 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m08_couplers                                       |                                                               m08_couplers_imp_1OZDY82 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_8 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m09_couplers                                       |                                                                m09_couplers_imp_JMYEPG |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_auto_ds_9 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m10_couplers                                       |                                                                m10_couplers_imp_MLAB8C |         60 |         60 |       0 |    0 |     39 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                        core_auto_ds_10 |         60 |         60 |       0 |    0 |     39 |      0 |      0 |            0 |
|               m12_couplers                                       |                                                               m12_couplers_imp_1CU83CH |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                        core_auto_ds_11 |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|               m13_couplers                                       |                                                                m13_couplers_imp_CHWHHJ |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                        core_auto_ds_12 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m14_couplers                                       |                                                                m14_couplers_imp_K6YJ47 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                        core_auto_ds_13 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               s00_couplers                                       |                                                                s00_couplers_imp_CTKRY9 |         35 |         35 |       0 |    0 |     13 |      0 |      0 |            0 |
|                 auto_us                                          |                                                                         core_auto_us_3 |         35 |         35 |       0 |    0 |     13 |      0 |      0 |            0 |
|               xbar                                               |                                                                            core_xbar_4 |        623 |        623 |       0 |    0 |    210 |      0 |      0 |            0 |
|                 inst                                             |                                          core_xbar_4_axi_crossbar_v2_1_19_axi_crossbar |        623 |        623 |       0 |    0 |    210 |      0 |      0 |            0 |
|             axi_interconnect_2                                   |                                                              core_axi_interconnect_2_0 |        311 |        311 |       0 |    0 |    128 |      0 |      0 |            0 |
|               m05_couplers                                       |                                                               m05_couplers_imp_11DKYIJ |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 auto_pc                                          |                                                                         core_auto_pc_2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xbar                                               |                                                                            core_xbar_5 |        311 |        311 |       0 |    0 |    128 |      0 |      0 |            0 |
|                 inst                                             |                                          core_xbar_5_axi_crossbar_v2_1_19_axi_crossbar |        311 |        311 |       0 |    0 |    128 |      0 |      0 |            0 |
|           axi_quad_spi_0                                         |                                                                  core_axi_quad_spi_0_0 |        426 |        408 |      16 |    2 |    605 |      0 |      1 |            0 |
|             U0                                                   |                                                     core_axi_quad_spi_0_0_axi_quad_spi |        426 |        408 |      16 |    2 |    605 |      0 |      1 |            0 |
|               NO_DUAL_QUAD_MODE.QSPI_NORMAL                      |                                                 core_axi_quad_spi_0_0_axi_quad_spi_top |        426 |        408 |      16 |    2 |    605 |      0 |      1 |            0 |
|                 (NO_DUAL_QUAD_MODE.QSPI_NORMAL)                  |                                                 core_axi_quad_spi_0_0_axi_quad_spi_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I               |                                                    core_axi_quad_spi_0_0_axi_lite_ipif |         99 |         99 |       0 |    0 |     73 |      0 |      0 |            0 |
|                 QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I         |                                              core_axi_quad_spi_0_0_qspi_core_interface |        327 |        309 |      16 |    2 |    532 |      0 |      1 |            0 |
|           axi_timer_0                                            |                                                                     core_axi_timer_0_0 |        293 |        293 |       0 |    0 |    241 |      0 |      0 |            0 |
|             U0                                                   |                                                           core_axi_timer_0_0_axi_timer |        293 |        293 |       0 |    0 |    241 |      0 |      0 |            0 |
|               AXI4_LITE_I                                        |                                                       core_axi_timer_0_0_axi_lite_ipif |        120 |        120 |       0 |    0 |     62 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                    core_axi_timer_0_0_slave_attachment |        120 |        120 |       0 |    0 |     62 |      0 |      0 |            0 |
|               TC_CORE_I                                          |                                                             core_axi_timer_0_0_tc_core |        173 |        173 |       0 |    0 |    179 |      0 |      0 |            0 |
|                 COUNTER_0_I                                      |                                                        core_axi_timer_0_0_count_module |         50 |         50 |       0 |    0 |     65 |      0 |      0 |            0 |
|                 GEN_SECOND_TIMER.COUNTER_1_I                     |                                                      core_axi_timer_0_0_count_module_0 |         83 |         83 |       0 |    0 |     65 |      0 |      0 |            0 |
|                 READ_MUX_I                                       |                                                        core_axi_timer_0_0_mux_onehot_f |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 TIMER_CONTROL_I                                  |                                                       core_axi_timer_0_0_timer_control |         42 |         42 |       0 |    0 |     49 |      0 |      0 |            0 |
|           axi_usb_uart                                           |                                                                    core_axi_usb_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                     core_axi_usb_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                     core_axi_usb_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                     core_axi_usb_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                  core_axi_usb_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                             core_axi_usb_uart_0__xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                           core_axi_usb_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                         core_axi_usb_uart_0__uart16550 |        341 |        329 |       0 |   12 |    272 |      0 |      0 |            0 |
|           clink_uart                                             |                                                                      core_clink_uart_0 |        356 |        344 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                       core_clink_uart_0__axi_uart16550 |        356 |        344 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                       core_clink_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                       core_clink_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                    core_clink_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                               core_clink_uart_0__xuart |        343 |        331 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                             core_clink_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                           core_clink_uart_0__uart16550 |        340 |        328 |       0 |   12 |    272 |      0 |      0 |            0 |
|           clk_wiz_1                                              |                                                                       core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                 |                                              core_clk_wiz_1_0_core_clk_wiz_1_0_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                                       |                                                                core_fpga_output_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                 core_fpga_output_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                 core_fpga_output_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                 core_fpga_output_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                              core_fpga_output_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                         core_fpga_output_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                       core_fpga_output_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                     core_fpga_output_uart_0__uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           fw_uart                                                |                                                                         core_fw_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                          core_fw_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                          core_fw_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                          core_fw_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                       core_fw_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                                  core_fw_uart_0__xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                                core_fw_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                              core_fw_uart_0__uart16550 |        341 |        329 |       0 |   12 |    272 |      0 |      0 |            0 |
|           intr_concact                                           |                                                                    core_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                               |                                                                        core_oem_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                         core_oem_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                         core_oem_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                         core_oem_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                      core_oem_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                                 core_oem_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                               core_oem_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                             core_oem_uart_0__uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           pleora_uart                                            |                                                                     core_pleora_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                      core_pleora_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                      core_pleora_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                      core_pleora_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                   core_pleora_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                              core_pleora_uart_0__xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                            core_pleora_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                          core_pleora_uart_0__uart16550 |        341 |        329 |       0 |   12 |    272 |      0 |      0 |            0 |
|           power_management                                       |                                                                core_power_management_0 |         66 |         66 |       0 |    0 |    135 |      0 |      0 |            0 |
|             U0                                                   |                                                       core_power_management_0_axi_gpio |         66 |         66 |       0 |    0 |    135 |      0 |      0 |            0 |
|               (U0)                                               |                                                       core_power_management_0_axi_gpio |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                  core_power_management_0_axi_lite_ipif |         46 |         46 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                               core_power_management_0_slave_attachment |         46 |         46 |       0 |    0 |     35 |      0 |      0 |            0 |
|               gpio_core_1                                        |                                                      core_power_management_0_GPIO_Core |         20 |         20 |       0 |    0 |     89 |      0 |      0 |            0 |
|                 (gpio_core_1)                                    |                                                      core_power_management_0_GPIO_Core |         20 |         20 |       0 |    0 |     57 |      0 |      0 |            0 |
|                 Dual.INPUT_DOUBLE_REGS4                          |                                                       core_power_management_0_cdc_sync |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           proc_sys_reset_1                                       |                                                                core_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |     36 |      0 |      0 |            0 |
|             U0                                                   |                                                 core_proc_sys_reset_1_0_proc_sys_reset |         16 |         15 |       0 |    1 |     36 |      0 |      0 |            0 |
|               (U0)                                               |                                                 core_proc_sys_reset_1_0_proc_sys_reset |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|               EXT_LPF                                            |                                                            core_proc_sys_reset_1_0_lpf |          3 |          2 |       0 |    1 |     14 |      0 |      0 |            0 |
|                 (EXT_LPF)                                        |                                                            core_proc_sys_reset_1_0_lpf |          2 |          1 |       0 |    1 |      6 |      0 |      0 |            0 |
|                 ACTIVE_HIGH_AUX.ACT_HI_AUX                       |                                                       core_proc_sys_reset_1_0_cdc_sync |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                        |                                                     core_proc_sys_reset_1_0_cdc_sync_0 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|               SEQ                                                |                                                   core_proc_sys_reset_1_0_sequence_psr |         13 |         13 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 (SEQ)                                            |                                                   core_proc_sys_reset_1_0_sequence_psr |          8 |          8 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 SEQ_COUNTER                                      |                                                        core_proc_sys_reset_1_0_upcnt_n |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|           xadc_wiz_1                                             |                                                                      core_xadc_wiz_1_0 |        260 |        260 |       0 |    0 |    368 |      0 |      0 |            0 |
|             U0                                                   |                                           core_xadc_wiz_1_0_core_xadc_wiz_1_0_axi_xadc |        260 |        260 |       0 |    0 |    368 |      0 |      0 |            0 |
|               (U0)                                               |                                           core_xadc_wiz_1_0_core_xadc_wiz_1_0_axi_xadc |          0 |          0 |       0 |    0 |     31 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                      core_xadc_wiz_1_0_core_xadc_wiz_1_0_axi_lite_ipif |        105 |        105 |       0 |    0 |     59 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                   core_xadc_wiz_1_0_core_xadc_wiz_1_0_slave_attachment |        105 |        105 |       0 |    0 |     59 |      0 |      0 |            0 |
|               AXI_XADC_CORE_I                                    |                                      core_xadc_wiz_1_0_core_xadc_wiz_1_0_xadc_core_drp |        120 |        120 |       0 |    0 |    190 |      0 |      0 |            0 |
|                 (AXI_XADC_CORE_I)                                |                                      core_xadc_wiz_1_0_core_xadc_wiz_1_0_xadc_core_drp |         11 |         11 |       0 |    0 |     72 |      0 |      0 |            0 |
|                 Inst_drp_arbiter                                 |                                                          core_xadc_wiz_1_0_drp_arbiter |         78 |         78 |       0 |    0 |     84 |      0 |      0 |            0 |
|                 temperature_update_inst                          |                                                   core_xadc_wiz_1_0_temperature_update |         31 |         31 |       0 |    0 |     34 |      0 |      0 |            0 |
|               INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I               |                                  core_xadc_wiz_1_0_core_xadc_wiz_1_0_interrupt_control |         26 |         26 |       0 |    0 |     69 |      0 |      0 |            0 |
|               SOFT_RESET_I                                       |                                         core_xadc_wiz_1_0_core_xadc_wiz_1_0_soft_reset |          9 |          9 |       0 |    0 |     19 |      0 |      0 |            0 |
|     BULK_USART                                                   |                                                                                  USART |        480 |        474 |       0 |    6 |    638 |      2 |      0 |            0 |
|       (BULK_USART)                                               |                                                                                  USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                               USART_TX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                                        |                                                                             RX_COUNTER |         52 |         52 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                    |                                                                             RX_COUNTER |         51 |         51 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                                      |                                                                         double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                        sync_resetn__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                        |                                                                             usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                     |                                                          usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                                         usart_mmcm_rst |         10 |         10 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                         usart_mmcm_rst |         10 |         10 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1                                                       |                                                                          sync_reset__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                          USART_TO_AXIS |         54 |         54 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                          USART_TO_AXIS |         53 |         53 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                        sync_resetn__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                        t_axi4_stream32_fifo__xdcDup__1 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|         agen_d512.t_axi4_stream32_afifo_d512_inst                |                                                         t_axi4_stream32_afifo_d512_HD2 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|           U0                                                     |                                  t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3_HD3 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                            t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3_synth_HD4 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                      t_axi4_stream32_afifo_d512_fifo_generator_top_HD5 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|                 grf.rf                                           |                                  t_axi4_stream32_afifo_d512_fifo_generator_ramfifo_HD6 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|       U6                                                         |                                                                          AXIS_TO_USART |        110 |        110 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                                     |                                                                          AXIS_TO_USART |        109 |        109 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                        sync_resetn__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                   t_axi4_stream32_fifo |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|         (U7)                                                     |                                                                   t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d512.t_axi4_stream32_afifo_d512_inst                |                                                             t_axi4_stream32_afifo_d512 |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|           U0                                                     |                                      t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3 |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3_synth |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                          t_axi4_stream32_afifo_d512_fifo_generator_top |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|                 grf.rf                                           |                                      t_axi4_stream32_afifo_d512_fifo_generator_ramfifo |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|       U8                                                         |                                                                               USART_RX |         23 |         23 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                               USART_RX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                        sync_resetn__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                             Usart_Ctrl |         44 |         44 |       0 |    0 |     99 |      0 |      0 |            0 |
|         (U9)                                                     |                                                                             Usart_Ctrl |         27 |         27 |       0 |    0 |     63 |      0 |      0 |            0 |
|         U0A                                                      |                                                                        sync_resetn__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                      |                                                                         double_sync__2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                         double_sync__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                         double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                                          gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U2B                                                      |                                                                         double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                                      |                                                                  double_sync_vector__1 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                                      |                                                                          gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                                      |                                                                          gh_stretch__3 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                                      |                                                                          gh_stretch__4 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                                        |                                                                            calibration |      53873 |      48157 |       0 | 5716 | 100965 |    101 |     18 |          188 |
|       (CALIB)                                                    |                                                                            calibration |         69 |         69 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                          axis64_sw_2_1 |         40 |         40 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                          axis64_sw_2_1 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                                  axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U10)                                                    |                                                                  axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                        |                                                t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |         50 |         50 |       0 |    0 |     48 |      1 |      0 |            0 |
|         (U11)                                                    |                                                t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                                         fwft_sfifo_wr66_rd66_d512_HD36 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |                                  fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_HD37 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                            fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth_HD38 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                      fwft_sfifo_wr66_rd66_d512_fifo_generator_top_HD39 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|                 grf.rf                                           |                                  fwft_sfifo_wr66_rd66_d512_fifo_generator_ramfifo_HD40 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U12                                                        |                                                                     axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U12)                                                    |                                                                     axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                        |                                                t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U14)                                                    |                                                t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                                         fwft_sfifo_wr66_rd66_d512_HD59 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |                                  fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_HD60 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                            fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth_HD61 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                      fwft_sfifo_wr66_rd66_d512_fifo_generator_top_HD62 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|                 grf.rf                                           |                                  fwft_sfifo_wr66_rd66_d512_fifo_generator_ramfifo_HD63 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U15                                                        |                                                           t_axi4_stream_wr64_rd64_fifo |         50 |         50 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U15)                                                    |                                                           t_axi4_stream_wr64_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                                              fwft_sfifo_wr66_rd66_d512 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |                                       fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                 fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                           fwft_sfifo_wr66_rd66_d512_fifo_generator_top |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|                 grf.rf                                           |                                       fwft_sfifo_wr66_rd66_d512_fifo_generator_ramfifo |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U17                                                        |                                                                     calibration_common |       1668 |       1668 |       0 |    0 |   7870 |      0 |      1 |            2 |
|         (U17)                                                    |                                                                     calibration_common |         52 |         52 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CONFIG                                                   |                                                                           calib_config |        199 |        199 |       0 |    0 |   4226 |      0 |      0 |            0 |
|           (CONFIG)                                               |                                                                           calib_config |        193 |        193 |       0 |    0 |   4202 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__140 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fpipe_stretch                                          |                                                             gh_stretch__parameterized2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|           sync_done_clkCal                                       |                                                                        double_sync__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_done_clkMB                                        |                                                                        double_sync__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_dval                                              |                                                                        double_sync__14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_expDval_clkCal                                    |                                                                        double_sync__17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkCal                                     |                                                                        double_sync__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkData                                    |                                                                        double_sync__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_nlc_lut_switch_clkCal                             |                                                                        double_sync__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_rqc_lut_switch_clkCal                             |                                                                        double_sync__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         RAM                                                      |                                                                        calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                     |                                                     calib_param_ram_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|             inst_blk_mem_gen                                     |                                               calib_param_ram_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen               |                                                        calib_param_ram_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 valid.cstr                                       |                                               calib_param_ram_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         SEL                                                      |                                                                        calib_block_sel |        906 |        906 |       0 |    0 |   2147 |      0 |      0 |            0 |
|           (SEL)                                                  |                                                                        calib_block_sel |        905 |        905 |       0 |    0 |   2145 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         SEQ                                                      |                                                                  calib_param_sequencer |        102 |        102 |       0 |    0 |    837 |      0 |      0 |            0 |
|           (SEQ)                                                  |                                                                  calib_param_sequencer |        101 |        101 |       0 |    0 |    833 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_resetn__26 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_extracted_info_valid                              |                                                                        double_sync__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                    calib_fast_hder_gen |        120 |        120 |       0 |    0 |    273 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    calib_fast_hder_gen |        120 |        120 |       0 |    0 |    271 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__139 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                        ddr_aoi_add_gen |        125 |        125 |       0 |    0 |    220 |      0 |      0 |            2 |
|           (U2)                                                   |                                                                        ddr_aoi_add_gen |        125 |        125 |       0 |    0 |    218 |      0 |      0 |            2 |
|           U1                                                     |                                                                        sync_reset__138 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U36                                                      |                                                                       calib_status_gen |        161 |        161 |       0 |    0 |    161 |      0 |      0 |            0 |
|           (U36)                                                  |                                                                       calib_status_gen |        161 |        161 |       0 |    0 |    159 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__137 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U47                                                      |                                                                    axil32_to_native__3 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           (U47)                                                  |                                                                    axil32_to_native__3 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                        sync_reset__136 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                                        |                                                                                    AEC |        537 |        537 |       0 |    0 |    911 |      4 |      0 |            0 |
|         (U19)                                                    |                                                                                    AEC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                                                                               AEC_Ctrl |        116 |        116 |       0 |    0 |    115 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                               AEC_Ctrl |        112 |        112 |       0 |    0 |    108 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_resetn__22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        double_sync__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                                                          gh_stretch__parameterized6__1 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U3                                                       |                                                                             AEC_CUMSUM |        133 |        133 |       0 |    0 |    298 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                             AEC_CUMSUM |        133 |        133 |       0 |    0 |    292 |      0 |      0 |            0 |
|           U0                                                     |                                                                         double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                         double_sync__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_data_gen                                        |                                                                         sync_reset__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                              histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U0                                                     |                                      histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|             histogram_axis_tmi_4pix_struct                       |                               histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_struct |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|               axis16_histogram_4pix                              |                histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_axis16_histogram_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|                 bin_adder                                        |  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xladdsub__parameterized0__xdcDup__1 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 bin_adder1                                       |  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xladdsub__parameterized0__xdcDup__2 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 bin_adder2                                       |             histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xladdsub__parameterized0 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 d1                                               |                              histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d10                                              |                            histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay_0 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d11                                              |              histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d12                                              |            histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized0_1 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d14                                              |              histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized2 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|                 d15                                              |            histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized2_2 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 d2                                               |                            histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay_3 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d4                                               |                            histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay_4 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d5                                               |            histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized0_5 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d6                                               |            histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized0_6 |         28 |         28 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d7                                               |                            histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay_7 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d8                                               |            histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized0_8 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d9                                               |            histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized0_9 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 data_to_addr                                     |                         histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_data_to_addr |         28 |         28 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 hist_ram_pix1                                    |                        histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_hist_ram_pix1 |         25 |         25 |       0 |    0 |     37 |      1 |      0 |            0 |
|                 hist_ram_pix2                                    |                        histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_hist_ram_pix2 |         25 |         25 |       0 |    0 |     37 |      1 |      0 |            0 |
|                 hist_ram_pix3                                    |                        histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_hist_ram_pix3 |         25 |         25 |       0 |    0 |     37 |      1 |      0 |            0 |
|                 hist_ram_pix4                                    |                        histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_hist_ram_pix4 |         25 |         25 |       0 |    0 |     37 |      1 |      0 |            0 |
|                 histogramstate                                   |                       histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_histogramstate |         40 |         40 |       0 |    0 |    116 |      0 |      0 |            0 |
|                 tmi                                              |                                  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_tmi |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U5                                                       |                                                                  aec_decimator_wrapper |         22 |         22 |       0 |    0 |    152 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                  aec_decimator_wrapper |          1 |          1 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1                                                     |                                                                              decimator |         21 |         21 |       0 |    0 |    110 |      0 |      0 |            0 |
|             g0.U4                                                |                                                                          row_decimator |         21 |         21 |       0 |    0 |    110 |      0 |      0 |            0 |
|               (g0.U4)                                            |                                                                          row_decimator |         21 |         21 |       0 |    0 |    106 |      0 |      0 |            0 |
|               U1                                                 |                                                            double_sync__parameterized1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U2                                                 |                                                                         sync_reset__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                                        |                                                              axis64_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                 ip_axis64_fanout2_HD83 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                                           ip_axis64_fanout2_top_ip_axis64_fanout2_HD84 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             broadcaster_core                                     |                                   ip_axis64_fanout2_axis_broadcaster_v1_1_17_core_HD85 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                        |                                                                 badpixel_replacer64__1 |        126 |        126 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U25)                                                    |                                                                 badpixel_replacer64__1 |        125 |        125 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_resetn__21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U26                                                        |                                                                    badpixel_replacer64 |        126 |        126 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                    |                                                                    badpixel_replacer64 |        125 |        125 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_resetn__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                        |                                                                  axis64_hder_extractor |         33 |         33 |       0 |    0 |    109 |      0 |      0 |            0 |
|         (U27)                                                    |                                                                  axis64_hder_extractor |         33 |         33 |       0 |    0 |    107 |      0 |      0 |            0 |
|         r0                                                       |                                                                         sync_reset__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                        |                                                                          axis64_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U29)                                                    |                                                                          axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                         sync_reset__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U30                                                        |                                                                  axis_lut_core_a32_d32 |        277 |        275 |       0 |    2 |    353 |     16 |      3 |            0 |
|         (U30)                                                    |                                                                  axis_lut_core_a32_d32 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                    axil32_to_native__2 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    axil32_to_native__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                         sync_reset__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                                   native_to_axis32__10 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                  |                                                                   native_to_axis32__10 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                      |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__1 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U12)                                                  |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                              t_axi4_stream32_sfifo_d16 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U0                                                   |                                       t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                                 t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_synth |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                           t_axi4_stream32_sfifo_d16_fifo_generator_top |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U13                                                      |                                                          axis32_tuser_merge__xdcDup__1 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U13)                                                  |                                                          axis32_tuser_merge__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                                      fwft_sfifo_w8_d16 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|             U0                                                   |                                               fwft_sfifo_w8_d16_fifo_generator_v13_2_3 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                         fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                   fwft_sfifo_w8_d16_fifo_generator_top |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U15                                                      |                                                          axis32_tuser_merge__xdcDup__2 |         26 |         26 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                  |                                                          axis32_tuser_merge__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                                fwft_sfifo_w8_d16_HD527 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|             U0                                                   |                                         fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD528 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                   fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth_HD529 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                             fwft_sfifo_w8_d16_fifo_generator_top_HD530 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U2                                                       |                                                                    axis32_to_native__3 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                    axis32_to_native__3 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                   native_to_axis32__11 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                   native_to_axis32__11 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                            tdp_ram_w32 |        102 |        102 |       0 |    0 |     88 |     14 |      1 |            0 |
|           (U4)                                                   |                                                                            tdp_ram_w32 |         11 |         11 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1A                                                    |                                                                         sync_reset__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                                         sync_reset__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a14.U3                                             |                                                                     tdp_ram_w32_d16384 |         91 |         91 |       0 |    0 |     11 |     14 |      1 |            0 |
|             U0                                                   |                                                  tdp_ram_w32_d16384_blk_mem_gen_v8_4_2 |         91 |         91 |       0 |    0 |     11 |     14 |      1 |            0 |
|               inst_blk_mem_gen                                   |                                            tdp_ram_w32_d16384_blk_mem_gen_v8_4_2_synth |         91 |         91 |       0 |    0 |     11 |     14 |      1 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen             |                                                     tdp_ram_w32_d16384_blk_mem_gen_top |         91 |         91 |       0 |    0 |     11 |     14 |      1 |            0 |
|         U6                                                       |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__2 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U6)                                                   |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                        t_axi4_stream32_sfifo_d16_HD105 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U0                                                   |                                 t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_HD106 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                           t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_synth_HD107 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                     t_axi4_stream32_sfifo_d16_fifo_generator_top_HD108 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U8                                                       |                                                                      LUT_native_switch |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                                                       axis32_to_native |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U9)                                                   |                                                                       axis32_to_native |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                                        |                                                  axis_lut_core_a32_d32__parameterized1 |        369 |        367 |       0 |    2 |    361 |     31 |      2 |            0 |
|         (U31)                                                    |                                                  axis_lut_core_a32_d32__parameterized1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                    axil32_to_native__1 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    axil32_to_native__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                         sync_reset__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                                    native_to_axis32__8 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                  |                                                                    native_to_axis32__8 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                      |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__3 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U12)                                                  |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                        t_axi4_stream32_sfifo_d16_HD127 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U0                                                   |                                 t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_HD128 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                           t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_synth_HD129 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                     t_axi4_stream32_sfifo_d16_fifo_generator_top_HD130 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U13                                                      |                                                          axis32_tuser_merge__xdcDup__3 |         26 |         26 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U13)                                                  |                                                          axis32_tuser_merge__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                                fwft_sfifo_w8_d16_HD567 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|             U0                                                   |                                         fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD568 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                   fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth_HD569 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                             fwft_sfifo_w8_d16_fifo_generator_top_HD570 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U15                                                      |                                                                     axis32_tuser_merge |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                  |                                                                     axis32_tuser_merge |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                                fwft_sfifo_w8_d16_HD547 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|             U0                                                   |                                         fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD548 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                   fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth_HD549 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                             fwft_sfifo_w8_d16_fifo_generator_top_HD550 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U2                                                       |                                                                    axis32_to_native__1 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                    axis32_to_native__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__78 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                    native_to_axis32__9 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                    native_to_axis32__9 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                            tdp_ram_w32__parameterized1 |        194 |        194 |       0 |    0 |     94 |     29 |      0 |            0 |
|           (U4)                                                   |                                                            tdp_ram_w32__parameterized1 |         12 |         12 |       0 |    0 |     75 |      0 |      0 |            0 |
|           U1A                                                    |                                                                         sync_reset__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                                         sync_reset__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a15.U5                                             |                                                                     tdp_ram_w32_d32768 |        182 |        182 |       0 |    0 |     15 |     29 |      0 |            0 |
|             U0                                                   |                                                  tdp_ram_w32_d32768_blk_mem_gen_v8_4_2 |        182 |        182 |       0 |    0 |     15 |     29 |      0 |            0 |
|               inst_blk_mem_gen                                   |                                            tdp_ram_w32_d32768_blk_mem_gen_v8_4_2_synth |        182 |        182 |       0 |    0 |     15 |     29 |      0 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen             |                                                     tdp_ram_w32_d32768_blk_mem_gen_top |        182 |        182 |       0 |    0 |     15 |     29 |      0 |            0 |
|         U6                                                       |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__4 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U6)                                                   |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                        t_axi4_stream32_sfifo_d16_HD149 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U0                                                   |                                 t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_HD150 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                           t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_synth_HD151 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                     t_axi4_stream32_sfifo_d16_fifo_generator_top_HD152 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U8                                                       |                                                                   LUT_native_switch__1 |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                                                    axis32_to_native__2 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U9)                                                   |                                                                    axis32_to_native__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                     axis64_auto_sw_1_2 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U7)                                                     |                                                                     axis64_auto_sw_1_2 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_resetn__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.CORE_0                                         |                                                            calibration_core__xdcDup__1 |      25187 |      22289 |       0 | 2898 |  45410 |     22 |      6 |           93 |
|         (gen_cal_2ch.CORE_0)                                     |                                                            calibration_core__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                         FCC__xdcDup__1 |        807 |        686 |       0 |  121 |   1749 |      0 |      0 |            6 |
|           (U1)                                                   |                                                                         FCC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                              fp32_axis_mult__xdcDup__1 |        171 |        133 |       0 |   38 |    389 |      0 |      0 |            2 |
|             (U1)                                                 |                                                              fp32_axis_mult__xdcDup__1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD2710 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2711 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2712 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|           U14                                                    |                                                               param_sync_to_axis32__56 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U14)                                                |                                                               param_sync_to_axis32__56 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__125 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                              fp32_axis_mult__xdcDup__2 |        171 |        133 |       0 |   38 |    389 |      0 |      0 |            2 |
|             (U2)                                                 |                                                              fp32_axis_mult__xdcDup__2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD2789 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2790 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2791 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|           U3                                                     |                                                            native_fp32_mult__xdcDup__1 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD2868 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2869 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2870 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|           U7                                                     |                                                           native_fi32tofp32__xdcDup__1 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD5931 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD5932 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5933 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|           U8                                                     |                                                               param_sync_to_axis32__57 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U8)                                                 |                                                               param_sync_to_axis32__57 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__126 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                                             axis32_reg_wrap__xdcDup__1 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis32_reg_HD7165 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7166 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7166 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                  ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7167 |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U10                                                      |                                                                         axis32_hole__5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                      |                                                                         axis32_hole__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U13                                                      |                                                                       ddr_data_decoder |         19 |         19 |       0 |    0 |     91 |      0 |      0 |            0 |
|           (U13)                                                  |                                                                       ddr_data_decoder |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                                  ddr_data_decoder_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                     |                                                                   native_to_axis32__12 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U2)                                                 |                                                                   native_to_axis32__12 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__130 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                   native_to_axis32__13 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                   native_to_axis32__13 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__131 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                   native_to_axis32__14 |          2 |          2 |       0 |    0 |      9 |      0 |      0 |            0 |
|             (U4)                                                 |                                                                   native_to_axis32__14 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__132 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                     |                                                                   native_to_axis32__15 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                   native_to_axis32__15 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__133 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                                   native_to_axis32__16 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|             (U6)                                                 |                                                                   native_to_axis32__16 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__134 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                                       native_to_axis32 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U7)                                                 |                                                                       native_to_axis32 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__135 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |                                                                        native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             (U8)                                                 |                                                                        native_to_axis8 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                      |                                                           native_fi32tofp32__xdcDup__2 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|           U1                                                     |                                                              ip_axis_fi32tofp32_HD7036 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|             U0                                                   |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD7037 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|               i_synth                                            |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD7038 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD7038 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 FIX_TO_FLT_OP.SPD.OP                             |                                              ip_axis_fi32tofp32_fix_to_flt_conv_HD7039 |        150 |        148 |       0 |    2 |    224 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                               ip_axis_fi32tofp32_glb_ifx_master_HD7095 |         22 |          6 |       0 |   16 |     38 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                         ip_axis_fi32tofp32_xbip_pipe_v3_0_5_viv__parameterized0_HD7097 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                               ip_axis_fi32tofp32_axi_slave_2to1_HD7098 |         30 |         30 |       0 |    0 |     71 |      0 |      0 |            0 |
|         U15                                                      |                                                             axis16_reg_wrap__xdcDup__1 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                                                   ip_axis16_reg_HD7212 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|             inst                                                 |                   ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7213 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|               (inst)                                             |                   ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7213 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                  ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7214 |         15 |         15 |       0 |    0 |     40 |      0 |      0 |            0 |
|         U16                                                      |                                                               param_sync_to_axis32__58 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|           (U16)                                                  |                                                               param_sync_to_axis32__58 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__127 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                                      |                                                             axis16_reg_wrap__xdcDup__2 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                                   ip_axis16_reg_HD7215 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|             inst                                                 |                   ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7216 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|               (inst)                                             |                   ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7216 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                  ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7217 |         14 |         14 |       0 |    0 |     38 |      0 |      0 |            0 |
|         U18                                                      |                                                             axis16_reg_wrap__xdcDup__3 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                                   ip_axis16_reg_HD7218 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|             inst                                                 |                   ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7219 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|               (inst)                                             |                   ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7219 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                  ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7220 |         14 |         14 |       0 |    0 |     38 |      0 |      0 |            0 |
|         U19                                                      |                                                         t_axi4_stream8_fifo__xdcDup__1 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|           (U19)                                                  |                                                         t_axi4_stream8_fifo__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream8_sfifo_d2048_inst             |                                                      t_axi4_stream8_sfifo_d2048_HD7222 |         60 |         59 |       0 |    1 |     73 |      0 |      1 |            0 |
|             U0                                                   |                               t_axi4_stream8_sfifo_d2048_fifo_generator_v13_2_3_HD7223 |         60 |         59 |       0 |    1 |     73 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                         t_axi4_stream8_sfifo_d2048_fifo_generator_v13_2_3_synth_HD7224 |         60 |         59 |       0 |    1 |     73 |      0 |      1 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                   t_axi4_stream8_sfifo_d2048_fifo_generator_top_HD7225 |         60 |         59 |       0 |    1 |     73 |      0 |      1 |            0 |
|         U2                                                       |                                                                         FSU__xdcDup__1 |       3353 |       2934 |       0 |  419 |   6450 |      3 |      2 |           14 |
|           (U2)                                                   |                                                                         FSU__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                          fp32_axis_subtract__xdcDup__1 |        294 |        248 |       0 |   46 |    576 |      0 |      0 |            2 |
|             (U1)                                                 |                                                          fp32_axis_subtract__xdcDup__1 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD8291 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|               U0                                                 |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD8292 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|                 i_synth                                          |                                 ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD8293 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|           U11                                                    |                                                               param_sync_to_axis32__52 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U11)                                                |                                                               param_sync_to_axis32__52 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__121 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U12                                                    |                                                               param_sync_to_axis32__53 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U12)                                                |                                                               param_sync_to_axis32__53 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__122 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U14                                                    |                                                               fp32_axis_add__xdcDup__1 |        293 |        248 |       0 |   45 |    576 |      0 |      0 |            2 |
|             (U14)                                                |                                                               fp32_axis_add__xdcDup__1 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                ip_fp32_axis_add_HD9900 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|               U0                                                 |                                          ip_fp32_axis_add_floating_point_v7_1_7_HD9901 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|                 i_synth                                          |                                      ip_fp32_axis_add_floating_point_v7_1_7_viv_HD9902 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|           U15                                                    |                                                             axis_fi32tofp32__xdcDup__1 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD6126 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD6127 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD6128 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|           U16                                                    |                                             axis_fi32tofp32__parameterized1__xdcDup__1 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD5996 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD5997 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5998 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|           U17                                                    |                                                   param_sync_to_axis32__parameterized2 |         88 |         88 |       0 |    0 |    167 |      0 |      0 |            0 |
|             (U17)                                                |                                                   param_sync_to_axis32__parameterized2 |         88 |         88 |       0 |    0 |    165 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U18                                                    |                                                               fp32_axis_add__xdcDup__2 |        261 |        232 |       0 |   29 |    511 |      0 |      0 |            2 |
|             (U18)                                                |                                                               fp32_axis_add__xdcDup__2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_add_HD10014 |        261 |        232 |       0 |   29 |    508 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_add_floating_point_v7_1_7_HD10015 |        261 |        232 |       0 |   29 |    508 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_add_floating_point_v7_1_7_viv_HD10016 |        261 |        232 |       0 |   29 |    508 |      0 |      0 |            2 |
|           U19                                                    |                                                              fp32_axis_mult__xdcDup__3 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD2947 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2948 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2949 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U2                                                     |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__1 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U2)                                                 |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                    t_axi4_stream32_sfifo_d1024_HD10849 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD10850 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD10851 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U22                                                    |                                                              fp32_axis_mult__xdcDup__4 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD3026 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3027 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3028 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|           U24                                                    |                                                              fp32_axis_mult__xdcDup__5 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD3105 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3106 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3107 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U25                                                    |                                             axis_fi32tofp32__parameterized3__xdcDup__1 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD6061 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD6062 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD6063 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|           U3                                                     |                                                            fp32_axis_divide__xdcDup__1 |        913 |        802 |       0 |  111 |   1645 |      0 |      0 |            0 |
|             (U3)                                                 |                                                            fp32_axis_divide__xdcDup__1 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|             U1                                                   |                                                            ip_fp32_axis_divide_HD11956 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|               U0                                                 |                                      ip_fp32_axis_divide_floating_point_v7_1_7_HD11957 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|                 i_synth                                          |                                  ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD11958 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|           U4                                                     |                                                              fp32_axis_mult__xdcDup__6 |        175 |        135 |       0 |   40 |    402 |      0 |      0 |            2 |
|             (U4)                                                 |                                                              fp32_axis_mult__xdcDup__6 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD3184 |        174 |        134 |       0 |   40 |    398 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3185 |        174 |        134 |       0 |   40 |    398 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3186 |        174 |        134 |       0 |   40 |    398 |      0 |      0 |            2 |
|           U5                                                     |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__2 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U5)                                                 |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                    t_axi4_stream32_sfifo_d1024_HD10877 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD10878 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD10879 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U7                                                     |                                                               param_sync_to_axis32__54 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U7)                                                 |                                                               param_sync_to_axis32__54 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__123 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |                                                               param_sync_to_axis32__55 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U8)                                                 |                                                               param_sync_to_axis32__55 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__124 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__1 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U9)                                                 |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                     t_axi4_stream32_sfifo_d256_HD12728 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD12729 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                        t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD12730 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|         U20                                                      |                                                                         pixel_bpr_flag |          6 |          6 |       0 |    0 |     22 |      0 |      0 |            0 |
|           (U20)                                                  |                                                                         pixel_bpr_flag |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                         axis_sync_flow |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                      |                                                             axis_fp32tofi32__xdcDup__1 |        167 |        162 |       0 |    5 |    308 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                        axis_fp32tofi32round__xdcDup__1 |        167 |        162 |       0 |    5 |    308 |      0 |      0 |            0 |
|             U1                                                   |                                                             ip_axis_fp32tofi32_HD13729 |        167 |        162 |       0 |    5 |    308 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fp32tofi32_floating_point_v7_1_7_HD13730 |        167 |        162 |       0 |    5 |    308 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fp32tofi32_floating_point_v7_1_7_viv_HD13731 |        167 |        162 |       0 |    5 |    308 |      0 |      0 |            0 |
|         U23                                                      |                                                                         axis_fi32tou16 |         29 |         29 |       0 |    0 |     40 |      0 |      0 |            0 |
|           (U23)                                                  |                                                                         axis_fi32tou16 |         29 |         29 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                      |                                                                      pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                  |                                                                      pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__129 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                      |                                                                            axis32_hole |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                      |                                                              axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                              ip_axis32_fanout2_HD14012 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD14013 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD14014 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                      |                                                                          axis32_sw_3_1 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           (U28)                                                  |                                                                          axis32_sw_3_1 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                      |                                                             axis_fp32tofi32__xdcDup__2 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                        axis_fp32tofi32round__xdcDup__2 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|             U1                                                   |                                                             ip_axis_fp32tofi32_HD13793 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fp32tofi32_floating_point_v7_1_7_HD13794 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fp32tofi32_floating_point_v7_1_7_viv_HD13795 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|         U3                                                       |                                                                         NLC__xdcDup__1 |       6938 |       6098 |       0 |  840 |  13524 |     11 |      3 |           28 |
|           (U3)                                                   |                                                                         NLC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                          fp32_axis_subtract__xdcDup__2 |        280 |        240 |       0 |   40 |    549 |      0 |      0 |            2 |
|             (U1)                                                 |                                                          fp32_axis_subtract__xdcDup__2 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD8633 |        277 |        237 |       0 |   40 |    545 |      0 |      0 |            2 |
|               U0                                                 |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD8634 |        277 |        237 |       0 |   40 |    545 |      0 |      0 |            2 |
|                 i_synth                                          |                                 ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD8635 |        277 |        237 |       0 |   40 |    545 |      0 |      0 |            2 |
|           U10                                                    |                                                              fp32_axis_mult__xdcDup__7 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD3737 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3738 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3739 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U11                                                    |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__2 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U11)                                                |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                     t_axi4_stream32_sfifo_d256_HD12750 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD12751 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                        t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD12752 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U12                                                    |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__3 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U12)                                                |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                    t_axi4_stream32_sfifo_d1024_HD10905 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD10906 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD10907 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U13                                                    |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__3 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U13)                                                |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                     t_axi4_stream32_sfifo_d256_HD12772 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD12773 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                        t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD12774 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U14                                                    |                                                               param_sync_to_axis32__47 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U14)                                                |                                                               param_sync_to_axis32__47 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__116 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U15                                                    |                                                           axis_lut_X_to_ADD__xdcDup__1 |       2820 |       2526 |       0 |  294 |   5463 |      5 |      0 |           10 |
|             (U15)                                                |                                                           axis_lut_X_to_ADD__xdcDup__1 |          1 |          1 |       0 |    0 |     24 |      0 |      0 |            0 |
|             U1                                                   |                                                          fp32_axis_subtract__xdcDup__3 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                           ip_fp32_axis_subtract_HD8519 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD8520 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|             U10                                                  |                                                                          fi32_axis_min |         24 |         24 |       0 |    0 |     20 |      0 |      0 |            0 |
|               (U10)                                              |                                                                          fi32_axis_min |         24 |         24 |       0 |    0 |     18 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U11                                                  |                                                               param_sync_to_axis32__41 |         17 |         17 |       0 |    0 |     30 |      0 |      0 |            0 |
|               (U11)                                              |                                                               param_sync_to_axis32__41 |         17 |         17 |       0 |    0 |     28 |      0 |      0 |            0 |
|               U0                                                 |                                                                        sync_reset__110 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U12                                                  |                                                             axis32_reg_wrap__xdcDup__2 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7171 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7172 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U13                                                  |                                                               param_sync_to_axis32__42 |         25 |         25 |       0 |    0 |     54 |      0 |      0 |            0 |
|               (U13)                                              |                                                               param_sync_to_axis32__42 |         25 |         25 |       0 |    0 |     52 |      0 |      0 |            0 |
|               U0                                                 |                                                                        sync_reset__111 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U14                                                  |                                                             axis32_reg_wrap__xdcDup__3 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7174 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7175 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U15                                                  |                                                               param_sync_to_axis32__43 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U15)                                              |                                                               param_sync_to_axis32__43 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                        sync_reset__112 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U16                                                  |                                                               param_sync_to_axis32__44 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U16)                                              |                                                               param_sync_to_axis32__44 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                        sync_reset__113 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                  |                                                                          fi32_axis_max |         37 |         37 |       0 |    0 |     43 |      0 |      0 |            0 |
|               (U17)                                              |                                                                          fi32_axis_max |         37 |         37 |       0 |    0 |     41 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U18                                                  |                                                               param_sync_to_axis32__45 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U18)                                              |                                                               param_sync_to_axis32__45 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                        sync_reset__114 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U19                                                  |                                                               param_sync_to_axis32__46 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U19)                                              |                                                               param_sync_to_axis32__46 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                        sync_reset__115 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                             axis32_reg_wrap__xdcDup__4 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7177 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7178 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|             U20                                                  |                                                             axis32_reg_wrap__xdcDup__5 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7180 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7181 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U3                                                   |                                             axis_fp32tofi32__parameterized2__xdcDup__1 |       1360 |       1234 |       0 |  126 |   2340 |      5 |      0 |            2 |
|               floor_case_gen.U2                                  |                                                        axis_fp32tofi32floor__xdcDup__1 |       1360 |       1234 |       0 |  126 |   2340 |      5 |      0 |            2 |
|                 U1                                               |                                                              axis32_fanout2__xdcDup__2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U10                                              |                                             axis_fi32tofp32__parameterized5__xdcDup__1 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U11                                              |                                                        axis_fp32tofi32round__xdcDup__3 |        203 |        194 |       0 |    9 |    331 |      0 |      0 |            0 |
|                 U12                                              |                                             axis_fi32tofp32__parameterized7__xdcDup__1 |        163 |        138 |       0 |   25 |    274 |      0 |      0 |            0 |
|                 U13                                              |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__5 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U2                                               |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__1 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U3                                               |                                                        axis_fp32tofi32round__xdcDup__4 |        203 |        194 |       0 |    9 |    331 |      0 |      0 |            0 |
|                 U4                                               |                                                          fp32_axis_subtract__xdcDup__4 |        277 |        236 |       0 |   41 |    558 |      0 |      0 |            2 |
|                 U5                                               |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__6 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U6                                               |                                                       fp32_axis_greaterThan__xdcDup__1 |        120 |        111 |       0 |    9 |    233 |      0 |      0 |            0 |
|                 U7                                               |                                                              axis32_fanout2__xdcDup__3 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U8                                               |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__7 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U9                                               |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__8 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U4                                                   |                                                                      axis_sync_flow__7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U5                                                   |                                                              axis32_fanout2__xdcDup__4 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis32_fanout2_HD13988 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                             |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD13989 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                   |                                                               fp32_axis_add__xdcDup__3 |        261 |        228 |       0 |   33 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                               ip_fp32_axis_add_HD10128 |        261 |        228 |       0 |   33 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_add_floating_point_v7_1_7_HD10129 |        261 |        228 |       0 |   33 |    528 |      0 |      0 |            2 |
|             U7                                                   |                                                              fp32_axis_mult__xdcDup__8 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                               ip_fp32_axis_mult_HD3263 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3264 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U8                                                   |                                                              fp32_axis_mult__xdcDup__9 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                               ip_fp32_axis_mult_HD3342 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3343 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U9                                                   |                                             axis_fi32tofp32__parameterized5__xdcDup__2 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis_fi32tofp32_HD6451 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U0                                               |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD6452 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|           U16                                                    |                                                              axis32_fanout2__xdcDup__5 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis32_fanout2_HD13982 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD13983 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD13984 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                                             axis_fi32tofp32__parameterized7__xdcDup__2 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD6321 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD6322 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD6323 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                                             axis_fi32tofp32__parameterized7__xdcDup__3 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD6386 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD6387 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD6388 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                                               fp32_axis_add__xdcDup__4 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_add_HD10242 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_add_floating_point_v7_1_7_HD10243 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_add_floating_point_v7_1_7_viv_HD10244 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|           U22                                                    |                                                                    pixel_negative_flag |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|             (U22)                                                |                                                                    pixel_negative_flag |          4 |          4 |       0 |    0 |     84 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U23                                                    |                                                             fp32_axis_mult__xdcDup__10 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD3421 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3422 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3423 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|           U24                                                    |                                                               param_sync_to_axis32__48 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U24)                                                |                                                               param_sync_to_axis32__48 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__117 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U25                                                    |                                                               param_sync_to_axis32__49 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U25)                                                |                                                               param_sync_to_axis32__49 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__118 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U26                                                    |                                                             fp32_axis_mult__xdcDup__11 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD3500 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3501 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3502 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U27                                                    |                                                             fp32_axis_mult__xdcDup__12 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD3579 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3580 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3581 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U28                                                    |                                                               param_sync_to_axis32__50 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U28)                                                |                                                               param_sync_to_axis32__50 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__119 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U29                                                    |                                                               param_sync_to_axis32__51 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U29)                                                |                                                               param_sync_to_axis32__51 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__120 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                            fp32_axis_divide__xdcDup__2 |        914 |        803 |       0 |  111 |   1645 |      0 |      0 |            0 |
|             (U3)                                                 |                                                            fp32_axis_divide__xdcDup__2 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|             U1                                                   |                                                            ip_fp32_axis_divide_HD12189 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|               U0                                                 |                                      ip_fp32_axis_divide_floating_point_v7_1_7_HD12190 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|                 i_synth                                          |                                  ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD12191 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|           U30                                                    |                                                             axis32_reg_wrap__xdcDup__6 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis32_reg_HD7168 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|               inst                                               |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7169 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 (inst)                                           |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7169 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                  ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7170 |         27 |         27 |       0 |    0 |     86 |      0 |      0 |            0 |
|           U4                                                     |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__4 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U4)                                                 |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                    t_axi4_stream32_sfifo_d1024_HD10933 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD10934 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD10935 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U5                                                     |                                                              axis32_fanout2__xdcDup__6 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U5)                                                 |                                                              axis32_fanout2__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis32_fanout2_HD13985 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD13986 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD13987 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                          fp32_axis_subtract__xdcDup__5 |        293 |        247 |       0 |   46 |    576 |      0 |      0 |            2 |
|             (U6)                                                 |                                                          fp32_axis_subtract__xdcDup__5 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD8747 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|               U0                                                 |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD8748 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|                 i_synth                                          |                                 ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD8749 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|           U7                                                     |                                                               fp32_axis_add__xdcDup__5 |        291 |        245 |       0 |   46 |    576 |      0 |      0 |            2 |
|             (U7)                                                 |                                                               fp32_axis_add__xdcDup__5 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_add_HD10356 |        285 |        239 |       0 |   46 |    572 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_add_floating_point_v7_1_7_HD10357 |        285 |        239 |       0 |   46 |    572 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_add_floating_point_v7_1_7_viv_HD10358 |        285 |        239 |       0 |   46 |    572 |      0 |      0 |            2 |
|           U8                                                     |                                                             fp32_axis_mult__xdcDup__13 |        194 |        145 |       0 |   49 |    434 |      0 |      0 |            2 |
|             (U8)                                                 |                                                             fp32_axis_mult__xdcDup__13 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD3658 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3659 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3660 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|           U9                                                     |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__5 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|             (U9)                                                 |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                    t_axi4_stream32_sfifo_d1024_HD10961 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD10962 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD10963 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|           data_fifo                                              |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__6 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                    t_axi4_stream32_sfifo_d1024_HD10989 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD10990 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD10991 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           offset_fixtofp32                                       |                                             axis_fi32tofp32__parameterized3__xdcDup__2 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD6191 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD6192 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD6193 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|           range_fixtofp32                                        |                                             axis_fi32tofp32__parameterized3__xdcDup__3 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD6256 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD6257 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD6258 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|         U30                                                      |                                                         axis_fi32tou16__parameterized1 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                  |                                                         axis_fi32tou16__parameterized1 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                      |                                                                         pixel_bad_repl |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U31)                                                  |                                                                         pixel_bad_repl |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U32                                                      |                                                                         gh_edge_det__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U33                                                      |                                                                   param_sync_to_axis32 |         25 |         25 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U33)                                                  |                                                                   param_sync_to_axis32 |         25 |         25 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                      |                                                            native_fp32_mult__xdcDup__2 |        160 |        129 |       0 |   31 |    366 |      0 |      0 |            2 |
|           (U34)                                                  |                                                            native_fp32_mult__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                                     |                                                               ip_fp32_axis_mult_HD4448 |        159 |        128 |       0 |   31 |    362 |      0 |      0 |            2 |
|             U0                                                   |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD4449 |        159 |        128 |       0 |   31 |    362 |      0 |      0 |            2 |
|               i_synth                                            |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD4450 |        159 |        128 |       0 |   31 |    362 |      0 |      0 |            2 |
|                 (i_synth)                                        |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD4450 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                                ip_fp32_axis_mult_glb_ifx_master_HD4451 |         25 |          6 |       0 |   19 |     41 |      0 |      0 |            0 |
|                 MULT.OP                                          |                                                      ip_fp32_axis_mult_flt_mult_HD4453 |         74 |         62 |       0 |   12 |    177 |      0 |      0 |            2 |
|                 i_nd_to_rdy                                      |                          ip_fp32_axis_mult_xbip_pipe_v3_0_5_viv__parameterized0_HD4523 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                                ip_fp32_axis_mult_axi_slave_2to1_HD4524 |         59 |         59 |       0 |    0 |    135 |      0 |      0 |            0 |
|         U36                                                      |                                                             axis32_reg_wrap__xdcDup__7 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|           U1                                                     |                                                                   ip_axis32_reg_HD7198 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|             inst                                                 |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7199 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|               (inst)                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7199 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                  ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7200 |         27 |         27 |       0 |    0 |     86 |      0 |      0 |            0 |
|         U37                                                      |                                                                        double_sync__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                      |                                                                  pixel_saturation_flag |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U39)                                                  |                                                                  pixel_saturation_flag |         11 |         11 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                         RQC__xdcDup__1 |       5112 |       4471 |       0 |  641 |   9824 |      8 |      0 |           20 |
|           (U4)                                                   |                                                                         RQC__xdcDup__1 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                               param_sync_to_axis32__39 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U1)                                                 |                                                               param_sync_to_axis32__39 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__108 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                    |                                                               param_sync_to_axis32__40 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U10)                                                |                                                               param_sync_to_axis32__40 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__109 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U11                                                    |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__2 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             (U11)                                                |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                      t_axi4_stream32_sfifo_d64_HD14162 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U0                                                 |                               t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD14163 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                         t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD14164 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U13                                                    |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__3 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|             (U13)                                                |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                      t_axi4_stream32_sfifo_d64_HD14184 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U0                                                 |                               t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD14185 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                         t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD14186 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U14                                                    |                                                             axis32_reg_wrap__xdcDup__8 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis32_reg_HD7183 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7184 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7184 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                  ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7185 |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U15                                                    |                                           axis_lut_X_to_ADD__parameterized1__xdcDup__1 |       2818 |       2524 |       0 |  294 |   5426 |      5 |      0 |           10 |
|             (U15)                                                |                                           axis_lut_X_to_ADD__parameterized1__xdcDup__1 |          1 |          1 |       0 |    0 |     25 |      0 |      0 |            0 |
|             U1                                                   |                                                          fp32_axis_subtract__xdcDup__6 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                           ip_fp32_axis_subtract_HD8975 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD8976 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|             U10                                                  |                                                          fi32_axis_min__parameterized1 |         28 |         28 |       0 |    0 |     24 |      0 |      0 |            0 |
|               (U10)                                              |                                                          fi32_axis_min__parameterized1 |         28 |         28 |       0 |    0 |     22 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U11                                                  |                                                               param_sync_to_axis32__33 |         17 |         17 |       0 |    0 |     30 |      0 |      0 |            0 |
|               (U11)                                              |                                                               param_sync_to_axis32__33 |         17 |         17 |       0 |    0 |     28 |      0 |      0 |            0 |
|               U0                                                 |                                                                        sync_reset__102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U12                                                  |                                                             axis32_reg_wrap__xdcDup__9 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7195 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7196 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U13                                                  |                                                               param_sync_to_axis32__34 |         25 |         25 |       0 |    0 |     54 |      0 |      0 |            0 |
|               (U13)                                              |                                                               param_sync_to_axis32__34 |         25 |         25 |       0 |    0 |     52 |      0 |      0 |            0 |
|               U0                                                 |                                                                        sync_reset__103 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U14                                                  |                                                            axis32_reg_wrap__xdcDup__10 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7186 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7187 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U15                                                  |                                                               param_sync_to_axis32__35 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U15)                                              |                                                               param_sync_to_axis32__35 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                        sync_reset__104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U16                                                  |                                                               param_sync_to_axis32__36 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U16)                                              |                                                               param_sync_to_axis32__36 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                        sync_reset__105 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                  |                                                          fi32_axis_max__parameterized1 |         37 |         37 |       0 |    0 |     43 |      0 |      0 |            0 |
|               (U17)                                              |                                                          fi32_axis_max__parameterized1 |         37 |         37 |       0 |    0 |     41 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U18                                                  |                                                               param_sync_to_axis32__37 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U18)                                              |                                                               param_sync_to_axis32__37 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                        sync_reset__106 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U19                                                  |                                                               param_sync_to_axis32__38 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U19)                                              |                                                               param_sync_to_axis32__38 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                        sync_reset__107 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                            axis32_reg_wrap__xdcDup__11 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7189 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7190 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|             U20                                                  |                                                            axis32_reg_wrap__xdcDup__12 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7192 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7193 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U3                                                   |                                             axis_fp32tofi32__parameterized2__xdcDup__2 |       1358 |       1234 |       0 |  124 |   2340 |      5 |      0 |            2 |
|               floor_case_gen.U2                                  |                                                        axis_fp32tofi32floor__xdcDup__2 |       1358 |       1234 |       0 |  124 |   2340 |      5 |      0 |            2 |
|                 U1                                               |                                                              axis32_fanout2__xdcDup__7 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U10                                              |                                             axis_fi32tofp32__parameterized5__xdcDup__3 |        217 |        189 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U11                                              |                                                        axis_fp32tofi32round__xdcDup__5 |        202 |        194 |       0 |    8 |    331 |      0 |      0 |            0 |
|                 U12                                              |                                             axis_fi32tofp32__parameterized7__xdcDup__4 |        163 |        138 |       0 |   25 |    274 |      0 |      0 |            0 |
|                 U13                                              |                                        t_axi4_stream32_fifo__parameterized2__xdcDup__9 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U2                                               |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__4 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U3                                               |                                                        axis_fp32tofi32round__xdcDup__6 |        201 |        194 |       0 |    7 |    331 |      0 |      0 |            0 |
|                 U4                                               |                                                          fp32_axis_subtract__xdcDup__7 |        278 |        236 |       0 |   42 |    558 |      0 |      0 |            2 |
|                 U5                                               |                                       t_axi4_stream32_fifo__parameterized2__xdcDup__10 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U6                                               |                                                       fp32_axis_greaterThan__xdcDup__2 |        120 |        111 |       0 |    9 |    233 |      0 |      0 |            0 |
|                 U7                                               |                                                              axis32_fanout2__xdcDup__8 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U8                                               |                                       t_axi4_stream32_fifo__parameterized2__xdcDup__11 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U9                                               |                                       t_axi4_stream32_fifo__parameterized2__xdcDup__12 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U4                                                   |                                                                      axis_sync_flow__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U5                                                   |                                                              axis32_fanout2__xdcDup__9 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis32_fanout2_HD14003 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                             |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD14004 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                   |                                                               fp32_axis_add__xdcDup__6 |        261 |        227 |       0 |   34 |    516 |      0 |      0 |            2 |
|               U1                                                 |                                                               ip_fp32_axis_add_HD10470 |        261 |        227 |       0 |   34 |    516 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_add_floating_point_v7_1_7_HD10471 |        261 |        227 |       0 |   34 |    516 |      0 |      0 |            2 |
|             U7                                                   |                                                             fp32_axis_mult__xdcDup__14 |        165 |        128 |       0 |   37 |    370 |      0 |      0 |            2 |
|               U1                                                 |                                                               ip_fp32_axis_mult_HD3816 |        165 |        128 |       0 |   37 |    370 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3817 |        165 |        128 |       0 |   37 |    370 |      0 |      0 |            2 |
|             U8                                                   |                                                             fp32_axis_mult__xdcDup__15 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                               ip_fp32_axis_mult_HD3895 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3896 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U9                                                   |                                             axis_fi32tofp32__parameterized5__xdcDup__4 |        216 |        188 |       0 |   28 |    364 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis_fi32tofp32_HD6776 |        216 |        188 |       0 |   28 |    364 |      0 |      0 |            0 |
|                 U0                                               |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD6777 |        216 |        188 |       0 |   28 |    364 |      0 |      0 |            0 |
|           U16                                                    |                                                             axis32_fanout2__xdcDup__10 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis32_fanout2_HD13997 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD13998 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD13999 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                                             axis_fi32tofp32__parameterized7__xdcDup__5 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD6646 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD6647 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD6648 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                                             axis_fi32tofp32__parameterized7__xdcDup__6 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD6711 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD6712 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD6713 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                                            fp32_axis_sqroot__xdcDup__1 |        536 |        452 |       0 |   84 |    962 |      0 |      0 |            0 |
|             U1                                                   |                                                            ip_fp32_axis_sqroot_HD14322 |        536 |        452 |       0 |   84 |    962 |      0 |      0 |            0 |
|               U0                                                 |                                      ip_fp32_axis_sqroot_floating_point_v7_1_7_HD14323 |        536 |        452 |       0 |   84 |    962 |      0 |      0 |            0 |
|                 i_synth                                          |                                  ip_fp32_axis_sqroot_floating_point_v7_1_7_viv_HD14324 |        536 |        452 |       0 |   84 |    962 |      0 |      0 |            0 |
|           U25                                                    |                                                param_sync_to_axis32__parameterized2__4 |         56 |         56 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U25)                                                |                                                param_sync_to_axis32__parameterized2__4 |         56 |         56 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__128 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                             fp32_axis_mult__xdcDup__16 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD3974 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD3975 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3976 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U4                                                     |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__4 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                     t_axi4_stream32_sfifo_d256_HD12794 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD12795 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                        t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD12796 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U5                                                     |                                                             axis32_fanout2__xdcDup__11 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U5)                                                 |                                                             axis32_fanout2__xdcDup__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis32_fanout2_HD14000 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD14001 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD14002 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                          fp32_axis_subtract__xdcDup__8 |        287 |        244 |       0 |   43 |    552 |      0 |      0 |            2 |
|             (U6)                                                 |                                                          fp32_axis_subtract__xdcDup__8 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD9089 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|               U0                                                 |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD9090 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|                 i_synth                                          |                                 ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD9091 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|           U7                                                     |                                                             fp32_axis_mult__xdcDup__17 |        187 |        141 |       0 |   46 |    410 |      0 |      0 |            2 |
|             (U7)                                                 |                                                             fp32_axis_mult__xdcDup__17 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD4053 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD4054 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD4055 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|           U8                                                     |                                                               fp32_axis_add__xdcDup__7 |        286 |        243 |       0 |   43 |    552 |      0 |      0 |            2 |
|             (U8)                                                 |                                                               fp32_axis_add__xdcDup__7 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_add_HD10584 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_add_floating_point_v7_1_7_HD10585 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_add_floating_point_v7_1_7_viv_HD10586 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|           U9                                                     |                                                             fp32_axis_mult__xdcDup__18 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD4132 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD4133 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD4134 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|         U40                                                      |                                                                  pixel_saturation_repl |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                  |                                                                  pixel_saturation_repl |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                      |                                                             axis_fp32tofi32__xdcDup__3 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                        axis_fp32tofi32round__xdcDup__7 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                   |                                                             ip_axis_fp32tofi32_HD13857 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fp32tofi32_floating_point_v7_1_7_HD13858 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fp32tofi32_floating_point_v7_1_7_viv_HD13859 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U49                                                      |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__5 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                                      t_axi4_stream32_sfifo_d64_HD14206 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|             U0                                                   |                               t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD14207 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|               inst_fifo_gen                                      |                         t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD14208 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                   t_axi4_stream32_sfifo_d64_fifo_generator_top_HD14209 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|         U5                                                       |                                                                         CFF__xdcDup__1 |       1260 |       1137 |       0 |  123 |   2416 |      0 |      0 |            2 |
|           (U5)                                                   |                                                                         CFF__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U3                                                     |                                                               param_sync_to_axis32__31 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U3)                                                 |                                                               param_sync_to_axis32__31 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                            axis32_reg_wrap__xdcDup__13 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis32_reg_HD7162 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7163 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7163 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                  ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7164 |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U5                                                     |                                                               param_sync_to_axis32__32 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U5)                                                 |                                                               param_sync_to_axis32__32 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                          fp32_axis_subtract__xdcDup__9 |        269 |        235 |       0 |   34 |    531 |      0 |      0 |            2 |
|             (U6)                                                 |                                                          fp32_axis_subtract__xdcDup__9 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD8177 |        269 |        235 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U0                                                 |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD8178 |        269 |        235 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 i_synth                                          |                                 ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD8179 |        269 |        235 |       0 |   34 |    528 |      0 |      0 |            2 |
|           U9                                                     |                                                            fp32_axis_divide__xdcDup__3 |        878 |        789 |       0 |   89 |   1600 |      0 |      0 |            0 |
|             (U9)                                                 |                                                            fp32_axis_divide__xdcDup__3 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                            ip_fp32_axis_divide_HD11723 |        878 |        789 |       0 |   89 |   1596 |      0 |      0 |            0 |
|               U0                                                 |                                      ip_fp32_axis_divide_floating_point_v7_1_7_HD11724 |        878 |        789 |       0 |   89 |   1596 |      0 |      0 |            0 |
|                 i_synth                                          |                                  ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD11725 |        878 |        789 |       0 |   89 |   1596 |      0 |      0 |            0 |
|         U7                                                       |                                                             axis32_fanout2__xdcDup__12 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                              ip_axis32_fanout2_HD14015 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD14016 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD14017 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                             axis32_fanout2__xdcDup__13 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                              ip_axis32_fanout2_HD14018 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD14019 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD14020 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                            fp32_axis_divide__xdcDup__4 |        885 |        790 |       0 |   95 |   1612 |      0 |      0 |            0 |
|           (U9)                                                   |                                                            fp32_axis_divide__xdcDup__4 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                                     |                                                            ip_fp32_axis_divide_HD12422 |        885 |        790 |       0 |   95 |   1608 |      0 |      0 |            0 |
|             U0                                                   |                                      ip_fp32_axis_divide_floating_point_v7_1_7_HD12423 |        885 |        790 |       0 |   95 |   1608 |      0 |      0 |            0 |
|               i_synth                                            |                                  ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD12424 |        885 |        790 |       0 |   95 |   1608 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                  ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD12424 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 DIV_OP.SPD.OP                                    |                                                    ip_fp32_axis_divide_flt_div_HD12425 |        725 |        684 |       0 |   41 |   1365 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                             ip_fp32_axis_divide_glb_ifx_master_HD12649 |         53 |          8 |       0 |   45 |     52 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                       ip_fp32_axis_divide_xbip_pipe_v3_0_5_viv__parameterized0_HD12651 |          0 |          0 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                             ip_fp32_axis_divide_axi_slave_2to1_HD12652 |         97 |         97 |       0 |    0 |    153 |      0 |      0 |            0 |
|                 need_user_delay.user_pipe                        |                                                      ip_fp32_axis_divide_delay_HD12653 |          9 |          0 |       0 |    9 |      9 |      0 |      0 |            0 |
|         g1.U35                                                   |                                                             fi32_axis_power__xdcDup__1 |       1984 |       1787 |       0 |  197 |   2728 |      0 |      0 |            7 |
|           U2                                                     |                                                             fp32_axis_power__xdcDup__1 |       1812 |       1636 |       0 |  176 |   2420 |      0 |      0 |            7 |
|             U1                                                   |                                                               fp32_axis_log__xdcDup__1 |        770 |        698 |       0 |   72 |   1260 |      0 |      0 |            4 |
|               U1                                                 |                                                               ip_fp32_axis_log_HD15772 |        770 |        698 |       0 |   72 |   1260 |      0 |      0 |            4 |
|                 U0                                               |                                         ip_fp32_axis_log_floating_point_v7_1_7_HD15773 |        770 |        698 |       0 |   72 |   1260 |      0 |      0 |            4 |
|             U2                                                   |                                                             fp32_axis_mult__xdcDup__19 |        167 |        131 |       0 |   36 |    366 |      0 |      0 |            2 |
|               (U2)                                               |                                                             fp32_axis_mult__xdcDup__19 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                 |                                                               ip_fp32_axis_mult_HD4211 |        165 |        129 |       0 |   36 |    366 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD4212 |        165 |        129 |       0 |   36 |    366 |      0 |      0 |            2 |
|             U3                                                   |                                                               fp32_axis_exp__xdcDup__1 |        870 |        802 |       0 |   68 |    759 |      0 |      0 |            1 |
|               U1                                                 |                                                               ip_fp32_axis_exp_HD17281 |        870 |        802 |       0 |   68 |    759 |      0 |      0 |            1 |
|                 U0                                               |                                         ip_fp32_axis_exp_floating_point_v7_1_7_HD17282 |        870 |        802 |       0 |   68 |    759 |      0 |      0 |            1 |
|             U4                                                   |                                                                   sync_native2axis__15 |          5 |          5 |       0 |    0 |     35 |      0 |      0 |            0 |
|               (U4)                                               |                                                                   sync_native2axis__15 |          4 |          4 |       0 |    0 |     33 |      0 |      0 |            0 |
|               sync_resetn_inst                                   |                                                                        sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           g0.U1                                                  |                                             axis_fi32tofp32__parameterized9__xdcDup__1 |        172 |        151 |       0 |   21 |    308 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD6971 |        172 |        151 |       0 |   21 |    308 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD6972 |        172 |        151 |       0 |   21 |    308 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD6973 |        172 |        151 |       0 |   21 |    308 |      0 |      0 |            0 |
|         g5.U41                                                   |                                                             fp32_axis_power__xdcDup__2 |       1844 |       1645 |       0 |  199 |   2471 |      0 |      0 |            7 |
|           U1                                                     |                                                               fp32_axis_log__xdcDup__2 |        779 |        700 |       0 |   79 |   1275 |      0 |      0 |            4 |
|             U1                                                   |                                                               ip_fp32_axis_log_HD15976 |        779 |        700 |       0 |   79 |   1275 |      0 |      0 |            4 |
|               U0                                                 |                                         ip_fp32_axis_log_floating_point_v7_1_7_HD15977 |        779 |        700 |       0 |   79 |   1275 |      0 |      0 |            4 |
|                 i_synth                                          |                                     ip_fp32_axis_log_floating_point_v7_1_7_viv_HD15978 |        779 |        700 |       0 |   79 |   1275 |      0 |      0 |            4 |
|           U2                                                     |                                                             fp32_axis_mult__xdcDup__20 |        182 |        137 |       0 |   45 |    390 |      0 |      0 |            2 |
|             (U2)                                                 |                                                             fp32_axis_mult__xdcDup__20 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD4290 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD4291 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD4292 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|           U3                                                     |                                                               fp32_axis_exp__xdcDup__2 |        878 |        803 |       0 |   75 |    771 |      0 |      0 |            1 |
|             U1                                                   |                                                               ip_fp32_axis_exp_HD17429 |        878 |        803 |       0 |   75 |    771 |      0 |      0 |            1 |
|               U0                                                 |                                         ip_fp32_axis_exp_floating_point_v7_1_7_HD17430 |        878 |        803 |       0 |   75 |    771 |      0 |      0 |            1 |
|                 i_synth                                          |                                     ip_fp32_axis_exp_floating_point_v7_1_7_viv_HD17431 |        878 |        803 |       0 |   75 |    771 |      0 |      0 |            1 |
|           U4                                                     |                                                                   sync_native2axis__14 |          5 |          5 |       0 |    0 |     35 |      0 |      0 |            0 |
|             (U4)                                                 |                                                                   sync_native2axis__14 |          4 |          4 |       0 |    0 |     33 |      0 |      0 |            0 |
|             sync_resetn_inst                                     |                                                                        sync_resetn__24 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g5.U42                                                   |                                                             fp32_axis_power__xdcDup__3 |       1842 |       1644 |       0 |  198 |   2471 |      0 |      0 |            7 |
|           U1                                                     |                                                               fp32_axis_log__xdcDup__3 |        779 |        700 |       0 |   79 |   1275 |      0 |      0 |            4 |
|             U1                                                   |                                                               ip_fp32_axis_log_HD16180 |        779 |        700 |       0 |   79 |   1275 |      0 |      0 |            4 |
|               U0                                                 |                                         ip_fp32_axis_log_floating_point_v7_1_7_HD16181 |        779 |        700 |       0 |   79 |   1275 |      0 |      0 |            4 |
|                 i_synth                                          |                                     ip_fp32_axis_log_floating_point_v7_1_7_viv_HD16182 |        779 |        700 |       0 |   79 |   1275 |      0 |      0 |            4 |
|           U2                                                     |                                                             fp32_axis_mult__xdcDup__21 |        180 |        136 |       0 |   44 |    390 |      0 |      0 |            2 |
|             (U2)                                                 |                                                             fp32_axis_mult__xdcDup__21 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD4369 |        176 |        132 |       0 |   44 |    390 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD4370 |        176 |        132 |       0 |   44 |    390 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD4371 |        176 |        132 |       0 |   44 |    390 |      0 |      0 |            2 |
|           U3                                                     |                                                               fp32_axis_exp__xdcDup__3 |        878 |        803 |       0 |   75 |    771 |      0 |      0 |            1 |
|             U1                                                   |                                                               ip_fp32_axis_exp_HD17577 |        878 |        803 |       0 |   75 |    771 |      0 |      0 |            1 |
|               U0                                                 |                                         ip_fp32_axis_exp_floating_point_v7_1_7_HD17578 |        878 |        803 |       0 |   75 |    771 |      0 |      0 |            1 |
|                 i_synth                                          |                                     ip_fp32_axis_exp_floating_point_v7_1_7_viv_HD17579 |        878 |        803 |       0 |   75 |    771 |      0 |      0 |            1 |
|           U4                                                     |                                                                   sync_native2axis__13 |          5 |          5 |       0 |    0 |     35 |      0 |      0 |            0 |
|             (U4)                                                 |                                                                   sync_native2axis__13 |          4 |          4 |       0 |    0 |     33 |      0 |      0 |            0 |
|             sync_resetn_inst                                     |                                                                        sync_resetn__23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.CORE_1                                         |                                                                       calibration_core |      24966 |      22160 |       0 | 2806 |  45000 |     22 |      6 |           93 |
|         (gen_cal_2ch.CORE_1)                                     |                                                                       calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                                    FCC |        797 |        678 |       0 |  119 |   1709 |      0 |      0 |            6 |
|           (U1)                                                   |                                                                                    FCC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                             fp32_axis_mult__xdcDup__22 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|             U1                                                   |                                                                ip_fp32_axis_mult_HD893 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|               U0                                                 |                                          ip_fp32_axis_mult_floating_point_v7_1_7_HD894 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|                 i_synth                                          |                                      ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD895 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|           U14                                                    |                                                               param_sync_to_axis32__27 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U14)                                                |                                                               param_sync_to_axis32__27 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             fp32_axis_mult__xdcDup__23 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|             U1                                                   |                                                                ip_fp32_axis_mult_HD972 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|               U0                                                 |                                          ip_fp32_axis_mult_floating_point_v7_1_7_HD973 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|                 i_synth                                          |                                      ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD974 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|           U3                                                     |                                                            native_fp32_mult__xdcDup__3 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1051 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD1052 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1053 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|           U7                                                     |                                                           native_fi32tofp32__xdcDup__3 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD4761 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD4762 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4763 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|           U8                                                     |                                                               param_sync_to_axis32__28 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U8)                                                 |                                                               param_sync_to_axis32__28 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                                            axis32_reg_wrap__xdcDup__14 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis32_reg_HD7126 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7127 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7127 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                  ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7128 |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U10                                                      |                                                                         axis32_hole__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                      |                                                                         axis32_hole__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U13                                                      |                                                                    ddr_data_decoder__2 |         19 |         19 |       0 |    0 |     91 |      0 |      0 |            0 |
|           (U13)                                                  |                                                                    ddr_data_decoder__2 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                               ddr_data_decoder_core__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                     |                                                                    native_to_axis32__2 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U2)                                                 |                                                                    native_to_axis32__2 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                    native_to_axis32__3 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                    native_to_axis32__3 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                    native_to_axis32__4 |          2 |          2 |       0 |    0 |      9 |      0 |      0 |            0 |
|             (U4)                                                 |                                                                    native_to_axis32__4 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                     |                                                                    native_to_axis32__5 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                    native_to_axis32__5 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                                    native_to_axis32__6 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|             (U6)                                                 |                                                                    native_to_axis32__6 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                                    native_to_axis32__7 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U7)                                                 |                                                                    native_to_axis32__7 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |                                                                     native_to_axis8__2 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             (U8)                                                 |                                                                     native_to_axis8__2 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                         sync_reset__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                      |                                                                      native_fi32tofp32 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|           U1                                                     |                                                              ip_axis_fi32tofp32_HD5866 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|             U0                                                   |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD5867 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|               i_synth                                            |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5868 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5868 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 FIX_TO_FLT_OP.SPD.OP                             |                                              ip_axis_fi32tofp32_fix_to_flt_conv_HD5869 |        150 |        148 |       0 |    2 |    224 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                               ip_axis_fi32tofp32_glb_ifx_master_HD5925 |         22 |          6 |       0 |   16 |     38 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                         ip_axis_fi32tofp32_xbip_pipe_v3_0_5_viv__parameterized0_HD5927 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                               ip_axis_fi32tofp32_axi_slave_2to1_HD5928 |         30 |         30 |       0 |    0 |     71 |      0 |      0 |            0 |
|         U15                                                      |                                                             axis16_reg_wrap__xdcDup__4 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                                                   ip_axis16_reg_HD7206 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|             inst                                                 |                   ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7207 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|               (inst)                                             |                   ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7207 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                  ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7208 |         15 |         15 |       0 |    0 |     40 |      0 |      0 |            0 |
|         U16                                                      |                                                               param_sync_to_axis32__29 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|           (U16)                                                  |                                                               param_sync_to_axis32__29 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                                      |                                                             axis16_reg_wrap__xdcDup__5 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                                   ip_axis16_reg_HD7209 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|             inst                                                 |                   ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7210 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|               (inst)                                             |                   ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7210 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                  ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7211 |         14 |         14 |       0 |    0 |     38 |      0 |      0 |            0 |
|         U18                                                      |                                                                        axis16_reg_wrap |         14 |         14 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1                                                     |                                                                          ip_axis16_reg |         14 |         14 |       0 |    0 |     37 |      0 |      0 |            0 |
|             inst                                                 |                          ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice |         14 |         14 |       0 |    0 |     37 |      0 |      0 |            0 |
|               (inst)                                             |                          ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                         ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice |         13 |         13 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U19                                                      |                                                                    t_axi4_stream8_fifo |         62 |         61 |       0 |    1 |     73 |      0 |      1 |            0 |
|           (U19)                                                  |                                                                    t_axi4_stream8_fifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream8_sfifo_d2048_inst             |                                                             t_axi4_stream8_sfifo_d2048 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|             U0                                                   |                                      t_axi4_stream8_sfifo_d2048_fifo_generator_v13_2_3 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                t_axi4_stream8_sfifo_d2048_fifo_generator_v13_2_3_synth |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                          t_axi4_stream8_sfifo_d2048_fifo_generator_top |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|         U2                                                       |                                                                                    FSU |       3285 |       2894 |       0 |  391 |   6349 |      3 |      2 |           14 |
|           (U2)                                                   |                                                                                    FSU |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                         fp32_axis_subtract__xdcDup__10 |        283 |        241 |       0 |   42 |    560 |      0 |      0 |            2 |
|             (U1)                                                 |                                                         fp32_axis_subtract__xdcDup__10 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD7265 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|               U0                                                 |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD7266 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 i_synth                                          |                                 ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD7267 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|           U11                                                    |                                                               param_sync_to_axis32__23 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U11)                                                |                                                               param_sync_to_axis32__23 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U12                                                    |                                                               param_sync_to_axis32__24 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U12)                                                |                                                               param_sync_to_axis32__24 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U14                                                    |                                                               fp32_axis_add__xdcDup__8 |        278 |        237 |       0 |   41 |    560 |      0 |      0 |            2 |
|             (U14)                                                |                                                               fp32_axis_add__xdcDup__8 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                       ip_fp32_axis_add |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|               U0                                                 |                                                 ip_fp32_axis_add_floating_point_v7_1_7 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|                 i_synth                                          |                                             ip_fp32_axis_add_floating_point_v7_1_7_viv |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|           U15                                                    |                                                                        axis_fi32tofp32 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD4826 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD4827 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4828 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|           U16                                                    |                                                        axis_fi32tofp32__parameterized1 |        207 |        187 |       0 |   20 |    344 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD4891 |        207 |        187 |       0 |   20 |    344 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD4892 |        207 |        187 |       0 |   20 |    344 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4893 |        207 |        187 |       0 |   20 |    344 |      0 |      0 |            0 |
|           U17                                                    |                                                param_sync_to_axis32__parameterized2__3 |         86 |         86 |       0 |    0 |    165 |      0 |      0 |            0 |
|             (U17)                                                |                                                param_sync_to_axis32__parameterized2__3 |         86 |         86 |       0 |    0 |    163 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U18                                                    |                                                               fp32_axis_add__xdcDup__9 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|             U1                                                   |                                                                ip_fp32_axis_add_HD9216 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|               U0                                                 |                                          ip_fp32_axis_add_floating_point_v7_1_7_HD9217 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|                 i_synth                                          |                                      ip_fp32_axis_add_floating_point_v7_1_7_viv_HD9218 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|           U19                                                    |                                                             fp32_axis_mult__xdcDup__24 |        150 |        124 |       0 |   26 |    344 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1130 |        150 |        124 |       0 |   26 |    344 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD1131 |        150 |        124 |       0 |   26 |    344 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1132 |        150 |        124 |       0 |   26 |    344 |      0 |      0 |            2 |
|           U2                                                     |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__7 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U2)                                                 |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                            t_axi4_stream32_sfifo_d1024 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                                     t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                               t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U22                                                    |                                                             fp32_axis_mult__xdcDup__25 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1209 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD1210 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1211 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|           U24                                                    |                                                             fp32_axis_mult__xdcDup__26 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1288 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD1289 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1290 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|           U25                                                    |                                             axis_fi32tofp32__parameterized3__xdcDup__4 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD4956 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD4957 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4958 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|           U3                                                     |                                                            fp32_axis_divide__xdcDup__5 |        897 |        796 |       0 |  101 |   1621 |      0 |      0 |            0 |
|             (U3)                                                 |                                                            fp32_axis_divide__xdcDup__5 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                            ip_fp32_axis_divide_HD11024 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|               U0                                                 |                                      ip_fp32_axis_divide_floating_point_v7_1_7_HD11025 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|                 i_synth                                          |                                  ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD11026 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|           U4                                                     |                                                             fp32_axis_mult__xdcDup__27 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1367 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD1368 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1369 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|           U5                                                     |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__8 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U5)                                                 |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                    t_axi4_stream32_sfifo_d1024_HD10709 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD10710 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD10711 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U7                                                     |                                                               param_sync_to_axis32__25 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U7)                                                 |                                                               param_sync_to_axis32__25 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |                                                               param_sync_to_axis32__26 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U8)                                                 |                                                               param_sync_to_axis32__26 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__5 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U9)                                                 |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                             t_axi4_stream32_sfifo_d256 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                                      t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|         U20                                                      |                                                                      pixel_bpr_flag__2 |          6 |          6 |       0 |    0 |     22 |      0 |      0 |            0 |
|           (U20)                                                  |                                                                      pixel_bpr_flag__2 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                      axis_sync_flow__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                      |                                                             axis_fp32tofi32__xdcDup__4 |        167 |        162 |       0 |    5 |    305 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                        axis_fp32tofi32round__xdcDup__8 |        167 |        162 |       0 |    5 |    305 |      0 |      0 |            0 |
|             U1                                                   |                                                             ip_axis_fp32tofi32_HD13281 |        167 |        162 |       0 |    5 |    305 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fp32tofi32_floating_point_v7_1_7_HD13282 |        167 |        162 |       0 |    5 |    305 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fp32tofi32_floating_point_v7_1_7_viv_HD13283 |        167 |        162 |       0 |    5 |    305 |      0 |      0 |            0 |
|         U23                                                      |                                                                      axis_fi32tou16__2 |         28 |         28 |       0 |    0 |     38 |      0 |      0 |            0 |
|           (U23)                                                  |                                                                      axis_fi32tou16__2 |         28 |         28 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                      |                                                                      pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                  |                                                                      pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                      |                                                                         axis32_hole__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                      |                                                             axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                              ip_axis32_fanout2_HD13976 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD13977 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD13978 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                      |                                                                       axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           (U28)                                                  |                                                                       axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                                                         sync_reset__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                      |                                                             axis_fp32tofi32__xdcDup__5 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                        axis_fp32tofi32round__xdcDup__9 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|             U1                                                   |                                                             ip_axis_fp32tofi32_HD13345 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fp32tofi32_floating_point_v7_1_7_HD13346 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fp32tofi32_floating_point_v7_1_7_viv_HD13347 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|         U3                                                       |                                                                                    NLC |       6871 |       6062 |       0 |  809 |  13417 |     11 |      3 |           28 |
|           (U3)                                                   |                                                                                    NLC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                         fp32_axis_subtract__xdcDup__11 |        270 |        232 |       0 |   38 |    533 |      0 |      0 |            2 |
|             (U1)                                                 |                                                         fp32_axis_subtract__xdcDup__11 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD7607 |        268 |        230 |       0 |   38 |    533 |      0 |      0 |            2 |
|               U0                                                 |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD7608 |        268 |        230 |       0 |   38 |    533 |      0 |      0 |            2 |
|                 i_synth                                          |                                 ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD7609 |        268 |        230 |       0 |   38 |    533 |      0 |      0 |            2 |
|           U10                                                    |                                                             fp32_axis_mult__xdcDup__28 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1604 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD1605 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1606 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U11                                                    |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__6 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U11)                                                |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                     t_axi4_stream32_sfifo_d256_HD12662 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD12663 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                        t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD12664 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U12                                                    |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__9 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U12)                                                |                                        t_axi4_stream32_fifo__parameterized4__xdcDup__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                    t_axi4_stream32_sfifo_d1024_HD10821 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD10822 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD10823 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U13                                                    |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__7 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U13)                                                |                                        t_axi4_stream32_fifo__parameterized6__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                     t_axi4_stream32_sfifo_d256_HD12684 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD12685 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                        t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD12686 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U14                                                    |                                                               param_sync_to_axis32__18 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U14)                                                |                                                               param_sync_to_axis32__18 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U15                                                    |                                                                      axis_lut_X_to_ADD |       2814 |       2526 |       0 |  288 |   5453 |      5 |      0 |           10 |
|             (U15)                                                |                                                                      axis_lut_X_to_ADD |          0 |          0 |       0 |    0 |     24 |      0 |      0 |            0 |
|             U1                                                   |                                                         fp32_axis_subtract__xdcDup__12 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                           ip_fp32_axis_subtract_HD7493 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD7494 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|             U10                                                  |                                                                       fi32_axis_min__2 |         24 |         24 |       0 |    0 |     20 |      0 |      0 |            0 |
|               (U10)                                              |                                                                       fi32_axis_min__2 |         24 |         24 |       0 |    0 |     18 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U11                                                  |                                                               param_sync_to_axis32__12 |         17 |         17 |       0 |    0 |     29 |      0 |      0 |            0 |
|               (U11)                                              |                                                               param_sync_to_axis32__12 |         17 |         17 |       0 |    0 |     27 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U12                                                  |                                                            axis32_reg_wrap__xdcDup__15 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7132 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7133 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U13                                                  |                                                               param_sync_to_axis32__13 |         25 |         25 |       0 |    0 |     53 |      0 |      0 |            0 |
|               (U13)                                              |                                                               param_sync_to_axis32__13 |         25 |         25 |       0 |    0 |     51 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U14                                                  |                                                            axis32_reg_wrap__xdcDup__16 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7135 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7136 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U15                                                  |                                                               param_sync_to_axis32__14 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U15)                                              |                                                               param_sync_to_axis32__14 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U16                                                  |                                                               param_sync_to_axis32__15 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U16)                                              |                                                               param_sync_to_axis32__15 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                  |                                                                       fi32_axis_max__2 |         37 |         37 |       0 |    0 |     43 |      0 |      0 |            0 |
|               (U17)                                              |                                                                       fi32_axis_max__2 |         37 |         37 |       0 |    0 |     41 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U18                                                  |                                                               param_sync_to_axis32__16 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U18)                                              |                                                               param_sync_to_axis32__16 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U19                                                  |                                                               param_sync_to_axis32__17 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U19)                                              |                                                               param_sync_to_axis32__17 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                            axis32_reg_wrap__xdcDup__17 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7138 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7139 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|             U20                                                  |                                                            axis32_reg_wrap__xdcDup__18 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7141 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7142 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U3                                                   |                                             axis_fp32tofi32__parameterized2__xdcDup__3 |       1360 |       1236 |       0 |  124 |   2340 |      5 |      0 |            2 |
|               floor_case_gen.U2                                  |                                                        axis_fp32tofi32floor__xdcDup__3 |       1360 |       1236 |       0 |  124 |   2340 |      5 |      0 |            2 |
|                 U1                                               |                                                             axis32_fanout2__xdcDup__15 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U10                                              |                                             axis_fi32tofp32__parameterized5__xdcDup__5 |        217 |        189 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U11                                              |                                                       axis_fp32tofi32round__xdcDup__10 |        203 |        194 |       0 |    9 |    331 |      0 |      0 |            0 |
|                 U12                                              |                                             axis_fi32tofp32__parameterized7__xdcDup__7 |        163 |        138 |       0 |   25 |    274 |      0 |      0 |            0 |
|                 U13                                              |                                       t_axi4_stream32_fifo__parameterized2__xdcDup__13 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U2                                               |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__6 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U3                                               |                                                       axis_fp32tofi32round__xdcDup__11 |        201 |        194 |       0 |    7 |    331 |      0 |      0 |            0 |
|                 U4                                               |                                                         fp32_axis_subtract__xdcDup__13 |        279 |        238 |       0 |   41 |    558 |      0 |      0 |            2 |
|                 U5                                               |                                       t_axi4_stream32_fifo__parameterized2__xdcDup__14 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U6                                               |                                                       fp32_axis_greaterThan__xdcDup__3 |        121 |        112 |       0 |    9 |    233 |      0 |      0 |            0 |
|                 U7                                               |                                                             axis32_fanout2__xdcDup__16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U8                                               |                                       t_axi4_stream32_fifo__parameterized2__xdcDup__15 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U9                                               |                                       t_axi4_stream32_fifo__parameterized2__xdcDup__16 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U4                                                   |                                                                      axis_sync_flow__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U5                                                   |                                                             axis32_fanout2__xdcDup__17 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis32_fanout2_HD13949 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                             |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD13950 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                   |                                                              fp32_axis_add__xdcDup__10 |        259 |        228 |       0 |   31 |    524 |      0 |      0 |            2 |
|               U1                                                 |                                                                ip_fp32_axis_add_HD9330 |        259 |        228 |       0 |   31 |    524 |      0 |      0 |            2 |
|                 U0                                               |                                          ip_fp32_axis_add_floating_point_v7_1_7_HD9331 |        259 |        228 |       0 |   31 |    524 |      0 |      0 |            2 |
|             U7                                                   |                                                             fp32_axis_mult__xdcDup__29 |        165 |        129 |       0 |   36 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                               ip_fp32_axis_mult_HD1446 |        165 |        129 |       0 |   36 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD1447 |        165 |        129 |       0 |   36 |    382 |      0 |      0 |            2 |
|             U8                                                   |                                                             fp32_axis_mult__xdcDup__30 |        165 |        129 |       0 |   36 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                               ip_fp32_axis_mult_HD1525 |        165 |        129 |       0 |   36 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD1526 |        165 |        129 |       0 |   36 |    382 |      0 |      0 |            2 |
|             U9                                                   |                                             axis_fi32tofp32__parameterized5__xdcDup__6 |        217 |        189 |       0 |   28 |    376 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis_fi32tofp32_HD5281 |        217 |        189 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U0                                               |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD5282 |        217 |        189 |       0 |   28 |    376 |      0 |      0 |            0 |
|           U16                                                    |                                                             axis32_fanout2__xdcDup__18 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                   |                                                                      ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                                ip_axis32_fanout2_top_ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                        ip_axis32_fanout2_axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                                             axis_fi32tofp32__parameterized7__xdcDup__8 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD5151 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD5152 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5153 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                                             axis_fi32tofp32__parameterized7__xdcDup__9 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD5216 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD5217 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5218 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                                              fp32_axis_add__xdcDup__11 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|             U1                                                   |                                                                ip_fp32_axis_add_HD9444 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|               U0                                                 |                                          ip_fp32_axis_add_floating_point_v7_1_7_HD9445 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|                 i_synth                                          |                                      ip_fp32_axis_add_floating_point_v7_1_7_viv_HD9446 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|           U22                                                    |                                                                 pixel_negative_flag__2 |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|             (U22)                                                |                                                                 pixel_negative_flag__2 |          4 |          4 |       0 |    0 |     84 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U23                                                    |                                                             fp32_axis_mult__xdcDup__31 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1683 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD1684 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1685 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|           U24                                                    |                                                               param_sync_to_axis32__19 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U24)                                                |                                                               param_sync_to_axis32__19 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U25                                                    |                                                               param_sync_to_axis32__20 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U25)                                                |                                                               param_sync_to_axis32__20 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U26                                                    |                                                             fp32_axis_mult__xdcDup__32 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1762 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD1763 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1764 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U27                                                    |                                                             fp32_axis_mult__xdcDup__33 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1841 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD1842 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1843 |        152 |        124 |       0 |   28 |    348 |      0 |      0 |            2 |
|           U28                                                    |                                                               param_sync_to_axis32__21 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U28)                                                |                                                               param_sync_to_axis32__21 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U29                                                    |                                                               param_sync_to_axis32__22 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U29)                                                |                                                               param_sync_to_axis32__22 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                            fp32_axis_divide__xdcDup__6 |        897 |        796 |       0 |  101 |   1621 |      0 |      0 |            0 |
|             (U3)                                                 |                                                            fp32_axis_divide__xdcDup__6 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                            ip_fp32_axis_divide_HD11257 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|               U0                                                 |                                      ip_fp32_axis_divide_floating_point_v7_1_7_HD11258 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|                 i_synth                                          |                                  ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD11259 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|           U30                                                    |                                                            axis32_reg_wrap__xdcDup__19 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis32_reg_HD7129 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|               inst                                               |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7130 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 (inst)                                           |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7130 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                  ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7131 |         27 |         27 |       0 |    0 |     86 |      0 |      0 |            0 |
|           U4                                                     |                                       t_axi4_stream32_fifo__parameterized4__xdcDup__10 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U4)                                                 |                                       t_axi4_stream32_fifo__parameterized4__xdcDup__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                    t_axi4_stream32_sfifo_d1024_HD10765 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD10766 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD10767 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U5                                                     |                                                             axis32_fanout2__xdcDup__19 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U5)                                                 |                                                             axis32_fanout2__xdcDup__19 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis32_fanout2_HD13946 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD13947 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD13948 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                         fp32_axis_subtract__xdcDup__14 |        279 |        237 |       0 |   42 |    560 |      0 |      0 |            2 |
|             (U6)                                                 |                                                         fp32_axis_subtract__xdcDup__14 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD7721 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|               U0                                                 |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD7722 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 i_synth                                          |                                 ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD7723 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|           U7                                                     |                                                              fp32_axis_add__xdcDup__12 |        281 |        239 |       0 |   42 |    560 |      0 |      0 |            2 |
|             (U7)                                                 |                                                              fp32_axis_add__xdcDup__12 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                ip_fp32_axis_add_HD9558 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|               U0                                                 |                                          ip_fp32_axis_add_floating_point_v7_1_7_HD9559 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 i_synth                                          |                                      ip_fp32_axis_add_floating_point_v7_1_7_viv_HD9560 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|           U8                                                     |                                                             fp32_axis_mult__xdcDup__34 |        183 |        138 |       0 |   45 |    414 |      0 |      0 |            2 |
|             (U8)                                                 |                                                             fp32_axis_mult__xdcDup__34 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD1920 |        178 |        133 |       0 |   45 |    414 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD1921 |        178 |        133 |       0 |   45 |    414 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1922 |        178 |        133 |       0 |   45 |    414 |      0 |      0 |            2 |
|           U9                                                     |                                       t_axi4_stream32_fifo__parameterized4__xdcDup__11 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|             (U9)                                                 |                                       t_axi4_stream32_fifo__parameterized4__xdcDup__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                    t_axi4_stream32_sfifo_d1024_HD10793 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD10794 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD10795 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|           data_fifo                                              |                                                   t_axi4_stream32_fifo__parameterized4 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                    t_axi4_stream32_sfifo_d1024_HD10737 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                             t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD10738 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                       t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD10739 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           offset_fixtofp32                                       |                                             axis_fi32tofp32__parameterized3__xdcDup__5 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD5086 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD5087 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5088 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|           range_fixtofp32                                        |                                                        axis_fi32tofp32__parameterized3 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD5021 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD5022 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5023 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|         U30                                                      |                                                      axis_fi32tou16__parameterized1__2 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                  |                                                      axis_fi32tou16__parameterized1__2 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                      |                                                                      pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U31)                                                  |                                                                      pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U32                                                      |                                                                         gh_edge_det__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U33                                                      |                                                               param_sync_to_axis32__30 |         25 |         25 |       0 |    0 |     53 |      0 |      0 |            0 |
|           (U33)                                                  |                                                               param_sync_to_axis32__30 |         25 |         25 |       0 |    0 |     51 |      0 |      0 |            0 |
|           U0                                                     |                                                                          sync_reset__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                      |                                                                       native_fp32_mult |        150 |        124 |       0 |   26 |    346 |      0 |      0 |            2 |
|           U1                                                     |                                                               ip_fp32_axis_mult_HD2631 |        150 |        124 |       0 |   26 |    346 |      0 |      0 |            2 |
|             U0                                                   |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2632 |        150 |        124 |       0 |   26 |    346 |      0 |      0 |            2 |
|               i_synth                                            |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2633 |        150 |        124 |       0 |   26 |    346 |      0 |      0 |            2 |
|                 (i_synth)                                        |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2633 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                                ip_fp32_axis_mult_glb_ifx_master_HD2634 |         22 |          6 |       0 |   16 |     38 |      0 |      0 |            0 |
|                 MULT.OP                                          |                                                      ip_fp32_axis_mult_flt_mult_HD2636 |         68 |         58 |       0 |   10 |    164 |      0 |      0 |            2 |
|                 i_nd_to_rdy                                      |                          ip_fp32_axis_mult_xbip_pipe_v3_0_5_viv__parameterized0_HD2706 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                                ip_fp32_axis_mult_axi_slave_2to1_HD2707 |         59 |         59 |       0 |    0 |    135 |      0 |      0 |            0 |
|         U36                                                      |                                                            axis32_reg_wrap__xdcDup__20 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|           U1                                                     |                                                                   ip_axis32_reg_HD7159 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|             inst                                                 |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7160 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|               (inst)                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7160 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                  ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7161 |         27 |         27 |       0 |    0 |     86 |      0 |      0 |            0 |
|         U37                                                      |                                                                         double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                      |                                                               pixel_saturation_flag__2 |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U39)                                                  |                                                               pixel_saturation_flag__2 |         11 |         11 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                                                         sync_reset__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                                    RQC |       5088 |       4454 |       0 |  634 |   9755 |      8 |      0 |           20 |
|           (U4)                                                   |                                                                                    RQC |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                               param_sync_to_axis32__10 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U1)                                                 |                                                               param_sync_to_axis32__10 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__47 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                    |                                                               param_sync_to_axis32__11 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U10)                                                |                                                               param_sync_to_axis32__11 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U11                                                    |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__7 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|             (U11)                                                |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                      t_axi4_stream32_sfifo_d64_HD14052 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U0                                                 |                               t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD14053 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                         t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD14054 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U13                                                    |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__8 |         40 |         39 |       0 |    1 |     53 |      1 |      0 |            0 |
|             (U13)                                                |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                      t_axi4_stream32_sfifo_d64_HD14074 |         40 |         39 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U0                                                 |                               t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD14075 |         40 |         39 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                         t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD14076 |         40 |         39 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U14                                                    |                                                            axis32_reg_wrap__xdcDup__21 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis32_reg_HD7144 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7145 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7145 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                  ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD7146 |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U15                                                    |                                                      axis_lut_X_to_ADD__parameterized1 |       2821 |       2528 |       0 |  293 |   5416 |      5 |      0 |           10 |
|             (U15)                                                |                                                      axis_lut_X_to_ADD__parameterized1 |          0 |          0 |       0 |    0 |     25 |      0 |      0 |            0 |
|             U1                                                   |                                                         fp32_axis_subtract__xdcDup__15 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                           ip_fp32_axis_subtract_HD7949 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD7950 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|             U10                                                  |                                                       fi32_axis_min__parameterized1__2 |         28 |         28 |       0 |    0 |     24 |      0 |      0 |            0 |
|               (U10)                                              |                                                       fi32_axis_min__parameterized1__2 |         28 |         28 |       0 |    0 |     22 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U11                                                  |                                                                param_sync_to_axis32__4 |         17 |         17 |       0 |    0 |     29 |      0 |      0 |            0 |
|               (U11)                                              |                                                                param_sync_to_axis32__4 |         17 |         17 |       0 |    0 |     27 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U12                                                  |                                                            axis32_reg_wrap__xdcDup__22 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7147 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7148 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U13                                                  |                                                                param_sync_to_axis32__5 |         25 |         25 |       0 |    0 |     53 |      0 |      0 |            0 |
|               (U13)                                              |                                                                param_sync_to_axis32__5 |         25 |         25 |       0 |    0 |     51 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U14                                                  |                                                            axis32_reg_wrap__xdcDup__23 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7150 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7151 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U15                                                  |                                                                param_sync_to_axis32__6 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U15)                                              |                                                                param_sync_to_axis32__6 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U16                                                  |                                                                param_sync_to_axis32__7 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U16)                                              |                                                                param_sync_to_axis32__7 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                  |                                                       fi32_axis_max__parameterized1__2 |         37 |         37 |       0 |    0 |     43 |      0 |      0 |            0 |
|               (U17)                                              |                                                       fi32_axis_max__parameterized1__2 |         37 |         37 |       0 |    0 |     41 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U18                                                  |                                                                param_sync_to_axis32__8 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U18)                                              |                                                                param_sync_to_axis32__8 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__45 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U19                                                  |                                                                param_sync_to_axis32__9 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U19)                                              |                                                                param_sync_to_axis32__9 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                         sync_reset__46 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                            axis32_reg_wrap__xdcDup__24 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7153 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7154 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|             U20                                                  |                                                            axis32_reg_wrap__xdcDup__25 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|               U1                                                 |                                                                   ip_axis32_reg_HD7156 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 inst                                             |                   ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD7157 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U3                                                   |                                                        axis_fp32tofi32__parameterized2 |       1363 |       1238 |       0 |  125 |   2340 |      5 |      0 |            2 |
|               floor_case_gen.U2                                  |                                                                   axis_fp32tofi32floor |       1363 |       1238 |       0 |  125 |   2340 |      5 |      0 |            2 |
|                 U1                                               |                                                             axis32_fanout2__xdcDup__20 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U10                                              |                                             axis_fi32tofp32__parameterized5__xdcDup__7 |        217 |        189 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U11                                              |                                                       axis_fp32tofi32round__xdcDup__12 |        203 |        194 |       0 |    9 |    331 |      0 |      0 |            0 |
|                 U12                                              |                                            axis_fi32tofp32__parameterized7__xdcDup__10 |        163 |        138 |       0 |   25 |    274 |      0 |      0 |            0 |
|                 U13                                              |                                       t_axi4_stream32_fifo__parameterized2__xdcDup__17 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U2                                               |                                        t_axi4_stream32_fifo__parameterized8__xdcDup__9 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U3                                               |                                                       axis_fp32tofi32round__xdcDup__13 |        201 |        194 |       0 |    7 |    331 |      0 |      0 |            0 |
|                 U4                                               |                                                         fp32_axis_subtract__xdcDup__16 |        280 |        238 |       0 |   42 |    558 |      0 |      0 |            2 |
|                 U5                                               |                                       t_axi4_stream32_fifo__parameterized2__xdcDup__18 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U6                                               |                                                                  fp32_axis_greaterThan |        121 |        112 |       0 |    9 |    233 |      0 |      0 |            0 |
|                 U7                                               |                                                             axis32_fanout2__xdcDup__21 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U8                                               |                                       t_axi4_stream32_fifo__parameterized2__xdcDup__19 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U9                                               |                                                   t_axi4_stream32_fifo__parameterized2 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U4                                                   |                                                                      axis_sync_flow__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U5                                                   |                                                             axis32_fanout2__xdcDup__22 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis32_fanout2_HD13964 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                             |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD13965 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                   |                                                              fp32_axis_add__xdcDup__13 |        259 |        227 |       0 |   32 |    512 |      0 |      0 |            2 |
|               U1                                                 |                                                                ip_fp32_axis_add_HD9672 |        259 |        227 |       0 |   32 |    512 |      0 |      0 |            2 |
|                 U0                                               |                                          ip_fp32_axis_add_floating_point_v7_1_7_HD9673 |        259 |        227 |       0 |   32 |    512 |      0 |      0 |            2 |
|             U7                                                   |                                                             fp32_axis_mult__xdcDup__35 |        165 |        128 |       0 |   37 |    370 |      0 |      0 |            2 |
|               U1                                                 |                                                               ip_fp32_axis_mult_HD1999 |        165 |        128 |       0 |   37 |    370 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2000 |        165 |        128 |       0 |   37 |    370 |      0 |      0 |            2 |
|             U8                                                   |                                                             fp32_axis_mult__xdcDup__36 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                               ip_fp32_axis_mult_HD2078 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2079 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U9                                                   |                                                        axis_fi32tofp32__parameterized5 |        217 |        189 |       0 |   28 |    364 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis_fi32tofp32_HD5606 |        217 |        189 |       0 |   28 |    364 |      0 |      0 |            0 |
|                 U0                                               |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD5607 |        217 |        189 |       0 |   28 |    364 |      0 |      0 |            0 |
|           U16                                                    |                                                             axis32_fanout2__xdcDup__23 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis32_fanout2_HD13958 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD13959 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD13960 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                                            axis_fi32tofp32__parameterized7__xdcDup__11 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD5541 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD5542 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5543 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                                                        axis_fi32tofp32__parameterized7 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD5476 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD5477 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5478 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                                                       fp32_axis_sqroot |        534 |        452 |       0 |   82 |    959 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_fp32_axis_sqroot |        534 |        452 |       0 |   82 |    959 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_fp32_axis_sqroot_floating_point_v7_1_7 |        534 |        452 |       0 |   82 |    959 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_fp32_axis_sqroot_floating_point_v7_1_7_viv |        534 |        452 |       0 |   82 |    959 |      0 |      0 |            0 |
|           U25                                                    |                                                param_sync_to_axis32__parameterized2__2 |         55 |         55 |       0 |    0 |     40 |      0 |      0 |            0 |
|             (U25)                                                |                                                param_sync_to_axis32__parameterized2__2 |         55 |         55 |       0 |    0 |     38 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                             fp32_axis_mult__xdcDup__37 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD2157 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2158 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2159 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U4                                                     |                                                   t_axi4_stream32_fifo__parameterized6 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                     t_axi4_stream32_sfifo_d256_HD12706 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD12707 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                        t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD12708 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U5                                                     |                                                             axis32_fanout2__xdcDup__24 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U5)                                                 |                                                             axis32_fanout2__xdcDup__24 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis32_fanout2_HD13961 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD13962 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD13963 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                         fp32_axis_subtract__xdcDup__17 |        277 |        235 |       0 |   42 |    536 |      0 |      0 |            2 |
|             (U6)                                                 |                                                         fp32_axis_subtract__xdcDup__17 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                           ip_fp32_axis_subtract_HD8063 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|               U0                                                 |                                     ip_fp32_axis_subtract_floating_point_v7_1_7_HD8064 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|                 i_synth                                          |                                 ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD8065 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|           U7                                                     |                                                             fp32_axis_mult__xdcDup__38 |        182 |        137 |       0 |   45 |    390 |      0 |      0 |            2 |
|             (U7)                                                 |                                                             fp32_axis_mult__xdcDup__38 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD2236 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2237 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2238 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|           U8                                                     |                                                                          fp32_axis_add |        277 |        235 |       0 |   42 |    536 |      0 |      0 |            2 |
|             (U8)                                                 |                                                                          fp32_axis_add |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                ip_fp32_axis_add_HD9786 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|               U0                                                 |                                          ip_fp32_axis_add_floating_point_v7_1_7_HD9787 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|                 i_synth                                          |                                      ip_fp32_axis_add_floating_point_v7_1_7_viv_HD9788 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|           U9                                                     |                                                             fp32_axis_mult__xdcDup__39 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD2315 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2316 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2317 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|         U40                                                      |                                                               pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                  |                                                               pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                                                          sync_reset__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                      |                                                             axis_fp32tofi32__xdcDup__6 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                       axis_fp32tofi32round__xdcDup__14 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                   |                                                             ip_axis_fp32tofi32_HD13409 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|               U0                                                 |                                       ip_axis_fp32tofi32_floating_point_v7_1_7_HD13410 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 i_synth                                          |                                   ip_axis_fp32tofi32_floating_point_v7_1_7_viv_HD13411 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U49                                                      |                                                   t_axi4_stream32_fifo__parameterized8 |         37 |         36 |       0 |    1 |     53 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                                      t_axi4_stream32_sfifo_d64_HD14096 |         37 |         36 |       0 |    1 |     53 |      0 |      0 |            0 |
|             U0                                                   |                               t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD14097 |         37 |         36 |       0 |    1 |     53 |      0 |      0 |            0 |
|               inst_fifo_gen                                      |                         t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD14098 |         37 |         36 |       0 |    1 |     53 |      0 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                   t_axi4_stream32_sfifo_d64_fifo_generator_top_HD14099 |         37 |         36 |       0 |    1 |     53 |      0 |      0 |            0 |
|         U5                                                       |                                                                                    CFF |       1237 |       1124 |       0 |  113 |   2376 |      0 |      0 |            2 |
|           (U5)                                                   |                                                                                    CFF |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U3                                                     |                                                                param_sync_to_axis32__2 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                param_sync_to_axis32__2 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                        axis32_reg_wrap |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                          ip_axis32_reg |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                          ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                          ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                         ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U5                                                     |                                                                param_sync_to_axis32__3 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                param_sync_to_axis32__3 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                         sync_reset__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                                     fp32_axis_subtract |        262 |        228 |       0 |   34 |    516 |      0 |      0 |            2 |
|             U1                                                   |                                                                  ip_fp32_axis_subtract |        262 |        228 |       0 |   34 |    516 |      0 |      0 |            2 |
|               U0                                                 |                                            ip_fp32_axis_subtract_floating_point_v7_1_7 |        262 |        228 |       0 |   34 |    516 |      0 |      0 |            2 |
|                 i_synth                                          |                                        ip_fp32_axis_subtract_floating_point_v7_1_7_viv |        262 |        228 |       0 |   34 |    516 |      0 |      0 |            2 |
|           U9                                                     |                                                            fp32_axis_divide__xdcDup__7 |        862 |        783 |       0 |   79 |   1577 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_fp32_axis_divide |        862 |        783 |       0 |   79 |   1577 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_fp32_axis_divide_floating_point_v7_1_7 |        862 |        783 |       0 |   79 |   1577 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_fp32_axis_divide_floating_point_v7_1_7_viv |        862 |        783 |       0 |   79 |   1577 |      0 |      0 |            0 |
|         U7                                                       |                                                             axis32_fanout2__xdcDup__25 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                              ip_axis32_fanout2_HD13979 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD13980 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD13981 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                                         axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                              ip_axis32_fanout2_HD13973 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                        ip_axis32_fanout2_top_ip_axis32_fanout2_HD13974 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD13975 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                                       fp32_axis_divide |        869 |        784 |       0 |   85 |   1589 |      0 |      0 |            0 |
|           U1                                                     |                                                            ip_fp32_axis_divide_HD11490 |        869 |        784 |       0 |   85 |   1589 |      0 |      0 |            0 |
|             U0                                                   |                                      ip_fp32_axis_divide_floating_point_v7_1_7_HD11491 |        869 |        784 |       0 |   85 |   1589 |      0 |      0 |            0 |
|               i_synth                                            |                                  ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD11492 |        869 |        784 |       0 |   85 |   1589 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                  ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD11492 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 DIV_OP.SPD.OP                                    |                                                    ip_fp32_axis_divide_flt_div_HD11493 |        713 |        678 |       0 |   35 |   1350 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                             ip_fp32_axis_divide_glb_ifx_master_HD11717 |         49 |          8 |       0 |   41 |     48 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                       ip_fp32_axis_divide_xbip_pipe_v3_0_5_viv__parameterized0_HD11719 |          0 |          0 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                             ip_fp32_axis_divide_axi_slave_2to1_HD11720 |         97 |         97 |       0 |    0 |    153 |      0 |      0 |            0 |
|                 need_user_delay.user_pipe                        |                                                      ip_fp32_axis_divide_delay_HD11721 |          9 |          0 |       0 |    9 |      9 |      0 |      0 |            0 |
|         g1.U35                                                   |                                                                        fi32_axis_power |       1986 |       1787 |       0 |  199 |   2728 |      0 |      0 |            7 |
|           U2                                                     |                                                             fp32_axis_power__xdcDup__4 |       1812 |       1635 |       0 |  177 |   2420 |      0 |      0 |            7 |
|             U1                                                   |                                                               fp32_axis_log__xdcDup__4 |        770 |        698 |       0 |   72 |   1260 |      0 |      0 |            4 |
|               U1                                                 |                                                               ip_fp32_axis_log_HD15160 |        770 |        698 |       0 |   72 |   1260 |      0 |      0 |            4 |
|                 U0                                               |                                         ip_fp32_axis_log_floating_point_v7_1_7_HD15161 |        770 |        698 |       0 |   72 |   1260 |      0 |      0 |            4 |
|             U2                                                   |                                                             fp32_axis_mult__xdcDup__40 |        166 |        130 |       0 |   36 |    366 |      0 |      0 |            2 |
|               (U2)                                               |                                                             fp32_axis_mult__xdcDup__40 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                 |                                                               ip_fp32_axis_mult_HD2394 |        165 |        129 |       0 |   36 |    366 |      0 |      0 |            2 |
|                 U0                                               |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2395 |        165 |        129 |       0 |   36 |    366 |      0 |      0 |            2 |
|             U3                                                   |                                                               fp32_axis_exp__xdcDup__4 |        871 |        802 |       0 |   69 |    759 |      0 |      0 |            1 |
|               U1                                                 |                                                               ip_fp32_axis_exp_HD16837 |        871 |        802 |       0 |   69 |    759 |      0 |      0 |            1 |
|                 U0                                               |                                         ip_fp32_axis_exp_floating_point_v7_1_7_HD16838 |        871 |        802 |       0 |   69 |    759 |      0 |      0 |            1 |
|             U4                                                   |                                                                   sync_native2axis__12 |          5 |          5 |       0 |    0 |     35 |      0 |      0 |            0 |
|               (U4)                                               |                                                                   sync_native2axis__12 |          4 |          4 |       0 |    0 |     33 |      0 |      0 |            0 |
|               sync_resetn_inst                                   |                                                                        sync_resetn__15 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           g0.U1                                                  |                                             axis_fi32tofp32__parameterized9__xdcDup__2 |        174 |        152 |       0 |   22 |    308 |      0 |      0 |            0 |
|             U1                                                   |                                                              ip_axis_fi32tofp32_HD5801 |        174 |        152 |       0 |   22 |    308 |      0 |      0 |            0 |
|               U0                                                 |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD5802 |        174 |        152 |       0 |   22 |    308 |      0 |      0 |            0 |
|                 i_synth                                          |                                    ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5803 |        174 |        152 |       0 |   22 |    308 |      0 |      0 |            0 |
|         g5.U41                                                   |                                                             fp32_axis_power__xdcDup__5 |       1841 |       1643 |       0 |  198 |   2471 |      0 |      0 |            7 |
|           U1                                                     |                                                               fp32_axis_log__xdcDup__5 |        778 |        699 |       0 |   79 |   1275 |      0 |      0 |            4 |
|             U1                                                   |                                                               ip_fp32_axis_log_HD15364 |        778 |        699 |       0 |   79 |   1275 |      0 |      0 |            4 |
|               U0                                                 |                                         ip_fp32_axis_log_floating_point_v7_1_7_HD15365 |        778 |        699 |       0 |   79 |   1275 |      0 |      0 |            4 |
|                 i_synth                                          |                                     ip_fp32_axis_log_floating_point_v7_1_7_viv_HD15366 |        778 |        699 |       0 |   79 |   1275 |      0 |      0 |            4 |
|           U2                                                     |                                                             fp32_axis_mult__xdcDup__41 |        181 |        136 |       0 |   45 |    390 |      0 |      0 |            2 |
|             (U2)                                                 |                                                             fp32_axis_mult__xdcDup__41 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD2473 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2474 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2475 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|           U3                                                     |                                                               fp32_axis_exp__xdcDup__5 |        877 |        803 |       0 |   74 |    771 |      0 |      0 |            1 |
|             U1                                                   |                                                               ip_fp32_axis_exp_HD16985 |        877 |        803 |       0 |   74 |    771 |      0 |      0 |            1 |
|               U0                                                 |                                         ip_fp32_axis_exp_floating_point_v7_1_7_HD16986 |        877 |        803 |       0 |   74 |    771 |      0 |      0 |            1 |
|                 i_synth                                          |                                     ip_fp32_axis_exp_floating_point_v7_1_7_viv_HD16987 |        877 |        803 |       0 |   74 |    771 |      0 |      0 |            1 |
|           U4                                                     |                                                                   sync_native2axis__11 |          5 |          5 |       0 |    0 |     35 |      0 |      0 |            0 |
|             (U4)                                                 |                                                                   sync_native2axis__11 |          4 |          4 |       0 |    0 |     33 |      0 |      0 |            0 |
|             sync_resetn_inst                                     |                                                                        sync_resetn__20 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g5.U42                                                   |                                                             fp32_axis_power__xdcDup__6 |       1843 |       1644 |       0 |  199 |   2471 |      0 |      0 |            7 |
|           U1                                                     |                                                               fp32_axis_log__xdcDup__6 |        779 |        700 |       0 |   79 |   1275 |      0 |      0 |            4 |
|             U1                                                   |                                                               ip_fp32_axis_log_HD15568 |        779 |        700 |       0 |   79 |   1275 |      0 |      0 |            4 |
|               U0                                                 |                                         ip_fp32_axis_log_floating_point_v7_1_7_HD15569 |        779 |        700 |       0 |   79 |   1275 |      0 |      0 |            4 |
|                 i_synth                                          |                                     ip_fp32_axis_log_floating_point_v7_1_7_viv_HD15570 |        779 |        700 |       0 |   79 |   1275 |      0 |      0 |            4 |
|           U2                                                     |                                                             fp32_axis_mult__xdcDup__42 |        182 |        137 |       0 |   45 |    390 |      0 |      0 |            2 |
|             (U2)                                                 |                                                             fp32_axis_mult__xdcDup__42 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                               ip_fp32_axis_mult_HD2552 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|               U0                                                 |                                         ip_fp32_axis_mult_floating_point_v7_1_7_HD2553 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|                 i_synth                                          |                                     ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2554 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|           U3                                                     |                                                               fp32_axis_exp__xdcDup__6 |        877 |        802 |       0 |   75 |    771 |      0 |      0 |            1 |
|             U1                                                   |                                                               ip_fp32_axis_exp_HD17133 |        877 |        802 |       0 |   75 |    771 |      0 |      0 |            1 |
|               U0                                                 |                                         ip_fp32_axis_exp_floating_point_v7_1_7_HD17134 |        877 |        802 |       0 |   75 |    771 |      0 |      0 |            1 |
|                 i_synth                                          |                                     ip_fp32_axis_exp_floating_point_v7_1_7_viv_HD17135 |        877 |        802 |       0 |   75 |    771 |      0 |      0 |            1 |
|           U4                                                     |                                                                   sync_native2axis__10 |          5 |          5 |       0 |    0 |     35 |      0 |      0 |            0 |
|             (U4)                                                 |                                                                   sync_native2axis__10 |          4 |          4 |       0 |    0 |     33 |      0 |      0 |            0 |
|             sync_resetn_inst                                     |                                                                        sync_resetn__19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U16                                            |                                                                   axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                                    ip_axis128_split_axis64_top_ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             broadcaster_core                                     |                                  ip_axis128_split_axis64_axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U20                                            |                                                t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |         85 |         82 |       0 |    3 |    209 |      1 |      0 |            0 |
|         (gen_cal_2ch.U20)                                        |                                                t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr32_rd64_d1024.fwft_afifo_wr34_rd68_d1024_inst     |                                                     fwft_afifo_wr34_rd68_d1024_HD17726 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|           U0                                                     |                              fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3_HD17727 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                        fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3_synth_HD17728 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                  fwft_afifo_wr34_rd68_d1024_fifo_generator_top_HD17729 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|                 grf.rf                                           |                              fwft_afifo_wr34_rd68_d1024_fifo_generator_ramfifo_HD17730 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|       gen_cal_2ch.U23                                            |                                                       axis16_combine_axis32__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                       ip_axis16_combine_axis32_HD17758 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                   |                             ip_axis16_combine_axis32_axis_combiner_v1_1_16_top_HD17759 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U4                                             |                                                           t_axi4_stream_wr32_rd64_fifo |         84 |         81 |       0 |    3 |    209 |      1 |      0 |            0 |
|         (gen_cal_2ch.U4)                                         |                                                           t_axi4_stream_wr32_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr32_rd64_d1024.fwft_afifo_wr34_rd68_d1024_inst     |                                                             fwft_afifo_wr34_rd68_d1024 |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|           U0                                                     |                                      fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                          fwft_afifo_wr34_rd68_d1024_fifo_generator_top |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|                 grf.rf                                           |                                      fwft_afifo_wr34_rd68_d1024_fifo_generator_ramfifo |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|       gen_cal_2ch.U5                                             |                                                                    axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                 ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                                      ip_axis32_split_axis16_top_ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             broadcaster_core                                     |                                   ip_axis32_split_axis16_axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U6                                             |                                                                  axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                               ip_axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                   |                                     ip_axis16_combine_axis32_axis_combiner_v1_1_16_top |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U9                                             |                                                           t_axi4_stream_wr64_rd32_fifo |         49 |         46 |       0 |    3 |    123 |      1 |      0 |            0 |
|         (gen_cal_2ch.U9)                                         |                                                           t_axi4_stream_wr64_rd32_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr64_rd32_d16.fwft_afifo_wr68_rd34_d16_inst         |                                                               fwft_afifo_wr68_rd34_d16 |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|           U0                                                     |                                        fwft_afifo_wr68_rd34_d16_fifo_generator_v13_2_3 |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                  fwft_afifo_wr68_rd34_d16_fifo_generator_v13_2_3_synth |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                            fwft_afifo_wr68_rd34_d16_fifo_generator_top |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|                 grf.rf                                           |                                        fwft_afifo_wr68_rd34_d16_fifo_generator_ramfifo |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|     EHDRI                                                        |                                                                         EHDRI_toplevel |        161 |        161 |       0 |    0 |    265 |      0 |      1 |            0 |
|       (EHDRI)                                                    |                                                                         EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                        ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                       |                                                     ehdri_index_mem_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                       |                                               ehdri_index_mem_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen                 |                                                        ehdri_index_mem_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|               valid.cstr                                         |                                               ehdri_index_mem_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                                 |                                                 ehdri_index_mem_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U2                                                         |                                                                    axil32_to_native__4 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                    axil32_to_native__4 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         sync_reset_inst                                          |                                                                        sync_reset__173 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                             ehdri_ctrl |         98 |         98 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                             ehdri_ctrl |         98 |         98 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__161 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                               ehdri_SM |         60 |         60 |       0 |    0 |     76 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                               ehdri_SM |         60 |         60 |       0 |    0 |     72 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__160 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                        double_sync__45 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                                     |                                                                     exposure_time_ctrl |        180 |        180 |       0 |    0 |    338 |      0 |      0 |            0 |
|       (EXP_CTRL)                                                 |                                                                     exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                       exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                       exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__202 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                       exp_time_manager |        122 |        122 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                       exp_time_manager |        122 |        122 |       0 |    0 |    100 |      0 |      0 |            0 |
|         U1A                                                      |                                                                        sync_reset__201 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                        double_sync__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                                          |                                                                              PWM_GEN_1 |         25 |         25 |       0 |    0 |     49 |      0 |      0 |            0 |
|       pwm0                                                       |                                                                                 gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm_ctrl_inst                                              |                                                                               PWM_CTRL |          9 |          9 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (pwm_ctrl_inst)                                          |                                                                               PWM_CTRL |          9 |          9 |       0 |    0 |     22 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                        sync_resetn__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLAGGING                                                     |                                                                           flagging_top |        245 |        245 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (FLAGGING)                                                 |                                                                           flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                   flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                   flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                       |                                                                        sync_reset__188 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                            flagging_SM |        190 |        190 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                            flagging_SM |        189 |        189 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                       |                                                                        gh_edge_det__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                                                        double_sync__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__187 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                        double_sync__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                                        |                                                                             Flash_intf |        402 |        402 |       0 |    0 |    398 |      8 |      0 |            0 |
|       U1                                                         |                                                                             flash_ctrl |         59 |         59 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                                         |                                                                  axi_bram_ctrl_wrapper |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                                    |                                                                       ip_axi_bram_ctrl |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|           U0                                                     |                                                         ip_axi_bram_ctrl_axi_bram_ctrl |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|             (U0)                                                 |                                                         ip_axi_bram_ctrl_axi_bram_ctrl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             gext_inst.abcv4_0_ext_inst                           |                                                     ip_axi_bram_ctrl_axi_bram_ctrl_top |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|               GEN_AXI4.I_FULL_AXI                                |                                                              ip_axi_bram_ctrl_full_axi |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|                 (GEN_AXI4.I_FULL_AXI)                            |                                                              ip_axi_bram_ctrl_full_axi |          5 |          5 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 GEN_ARB.I_SNG_PORT                               |                                                          ip_axi_bram_ctrl_sng_port_arb |         19 |         19 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 I_RD_CHNL                                        |                                                               ip_axi_bram_ctrl_rd_chnl |        117 |        117 |       0 |    0 |    106 |      0 |      0 |            0 |
|                 I_WR_CHNL                                        |                                                               ip_axi_bram_ctrl_wr_chnl |         32 |         32 |       0 |    0 |     57 |      0 |      0 |            0 |
|       U4                                                         |                                                          blk_mem_gen_w32_d8192_wrapper |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                                     |                                                          blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                               |                                                               ip_blk_mem_gen_w32_d8192 |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                                     |                                            ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_4_2 |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|             inst_blk_mem_gen                                     |                                      ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_4_2_synth |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen               |                                               ip_blk_mem_gen_w32_d8192_blk_mem_gen_top |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|                 valid.cstr                                       |                                      ip_blk_mem_gen_w32_d8192_blk_mem_gen_generic_cstr |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                                         |                                                                           flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                                         |                                                                          flash_process |        125 |        125 |       0 |    0 |    146 |      0 |      0 |            0 |
|     GATING                                                       |                                                                             gating_top |        244 |        244 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (GATING)                                                   |                                                                             gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                                     gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                     gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                       |                                                                        sync_reset__191 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                              gating_SM |        189 |        189 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                              gating_SM |        188 |        188 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                       |                                                                        gh_edge_det__15 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                                                        double_sync__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__190 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                        double_sync__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                                       |                                                                          hder_inserter |       1728 |       1709 |       0 |   19 |   4051 |     12 |     16 |            0 |
|       (HEADER)                                                   |                                                                          hder_inserter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                                         |                                                                    hder_insert_mb_intf |        124 |        124 |       0 |    0 |    312 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                    hder_insert_mb_intf |         82 |         82 |       0 |    0 |    222 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__144 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue1                                                      |                                                                            err_sync__1 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue10                                                     |                                                                           err_sync__10 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                         gh_stretch__parameterized6__11 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                    gh_edge_det_XCD__10 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue11                                                     |                                                                               err_sync |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                             gh_stretch__parameterized6 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                        gh_edge_det_XCD |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue2                                                      |                                                                            err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                                      |                                                                            err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                                      |                                                                            err_sync__4 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__5 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__4 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                                      |                                                                            err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__6 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__5 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                                      |                                                                            err_sync__6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__7 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__6 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                                      |                                                                            err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__8 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__7 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                                      |                                                                            err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                          gh_stretch__parameterized6__9 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__8 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                                      |                                                                            err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                         gh_stretch__parameterized6__10 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                     gh_edge_det_XCD__9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U19                                                        |                                                                    axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    135 |      0 |      0 |            0 |
|         (U19)                                                    |                                                                    axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    133 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__143 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                             gh_stretch__parameterized4 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U2                                                         |                                                                  t_axi4_stream128_fifo |         85 |         83 |       0 |    2 |    183 |      5 |      1 |            0 |
|         (U2)                                                     |                                                                  t_axi4_stream128_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d1024.t_axi4_stream128_afifo_d1024_inst             |                                                           t_axi4_stream128_afifo_d1024 |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|           U0                                                     |                                    t_axi4_stream128_afifo_d1024_fifo_generator_v13_2_3 |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|             inst_fifo_gen                                        |                              t_axi4_stream128_afifo_d1024_fifo_generator_v13_2_3_synth |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                        t_axi4_stream128_afifo_d1024_fifo_generator_top |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|                 grf.rf                                           |                                    t_axi4_stream128_afifo_d1024_fifo_generator_ramfifo |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|       U20                                                        |                                                        t_axi4_lite32_w_fifo__xdcDup__1 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U20)                                                    |                                                        t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                      t_axi4_lite32_w_afifo_d16_HD17766 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD17767 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD17768 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                   t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD17769 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo_HD17770 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                   t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD17795 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0_HD17796 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                   t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD17821 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1_HD17822 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U22                                                        |                                                        t_axi4_lite32_w_fifo__xdcDup__2 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U22)                                                    |                                                        t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                      t_axi4_lite32_w_afifo_d16_HD17846 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD17847 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD17848 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                   t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD17849 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo_HD17850 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                   t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD17875 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0_HD17876 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                   t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD17901 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1_HD17902 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U24                                                        |                                                        t_axi4_lite32_w_fifo__xdcDup__3 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U24)                                                    |                                                        t_axi4_lite32_w_fifo__xdcDup__3 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                      t_axi4_lite32_w_afifo_d16_HD17926 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD17927 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD17928 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                   t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD17929 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo_HD17930 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                   t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD17955 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0_HD17956 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                   t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD17981 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1_HD17982 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U26                                                        |                                                        t_axi4_lite32_w_fifo__xdcDup__4 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U26)                                                    |                                                        t_axi4_lite32_w_fifo__xdcDup__4 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                      t_axi4_lite32_w_afifo_d16_HD18006 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD18007 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD18008 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                   t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD18009 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo_HD18010 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                   t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD18035 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0_HD18036 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                   t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD18061 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1_HD18062 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U28                                                        |                                                  t_axi4_stream128_fifo__parameterized1 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|         agen_d512.t_axi4_stream128_afifo_d512_inst               |                                                            t_axi4_stream128_afifo_d512 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|           U0                                                     |                                     t_axi4_stream128_afifo_d512_fifo_generator_v13_2_3 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|             inst_fifo_gen                                        |                               t_axi4_stream128_afifo_d512_fifo_generator_v13_2_3_synth |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                         t_axi4_stream128_afifo_d512_fifo_generator_top |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|                 grf.rf                                           |                                     t_axi4_stream128_afifo_d512_fifo_generator_ramfifo |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|       U3                                                         |                                                        t_axi4_lite32_w_fifo__xdcDup__5 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U3)                                                     |                                                        t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                      t_axi4_lite32_w_afifo_d16_HD18086 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD18087 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD18088 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                   t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD18089 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo_HD18090 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                   t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD18115 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0_HD18116 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                   t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD18141 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1_HD18142 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U4                                                         |                                                                  hder_insert_sequencer |        325 |        325 |       0 |    0 |    368 |      0 |      1 |            0 |
|         (U4)                                                     |                                                                  hder_insert_sequencer |        301 |        301 |       0 |    0 |    334 |      0 |      0 |            0 |
|         U1A                                                      |                                                                        sync_reset__142 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                        double_sync__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                        double_sync__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                fwft_sfifo_w8_d16_HD587 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|           U0                                                     |                                         fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD588 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|             inst_fifo_gen                                        |                                   fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth_HD589 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|               gconvfifo.rf                                       |                                             fwft_sfifo_w8_d16_fifo_generator_top_HD590 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 grf.rf                                           |                                         fwft_sfifo_w8_d16_fifo_generator_ramfifo_HD591 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|       U5                                                         |                                                                           hder_reorder |         82 |         82 |       0 |    0 |    303 |      4 |      0 |            0 |
|         (U5)                                                     |                                                                           hder_reorder |         82 |         82 |       0 |    0 |    301 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__141 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                    dp_ram_byte_w32_d64 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|           U0                                                     |                                                 dp_ram_byte_w32_d64_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|             inst_blk_mem_gen                                     |                                           dp_ram_byte_w32_d64_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen               |                                                    dp_ram_byte_w32_d64_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 valid.cstr                                       |                                           dp_ram_byte_w32_d64_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|       U6                                                         |                                                        t_axi4_lite32_w_fifo__xdcDup__6 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U6)                                                     |                                                        t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                      t_axi4_lite32_w_afifo_d16_HD18166 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD18167 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD18168 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                   t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD18169 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo_HD18170 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                   t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD18195 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0_HD18196 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                   t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD18221 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |               t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1_HD18222 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U7                                                         |                                                                   t_axi4_lite32_w_fifo |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U7)                                                     |                                                                   t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                              t_axi4_lite32_w_afifo_d16 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                                       t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                           t_axi4_lite32_w_afifo_d16_fifo_generator_top |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                                       t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                           t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |                       t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                           t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |                       t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|     ICU                                                          |                                                                           ICU_toplevel |        156 |        156 |       0 |    0 |    409 |      0 |      0 |            0 |
|       U1                                                         |                                                                               ICU_Ctrl |         23 |         23 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                               ICU_Ctrl |         22 |         22 |       0 |    0 |    126 |      0 |      0 |            0 |
|         U0A                                                      |                                                                        sync_resetn__44 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                                 ICU_SM |        133 |        133 |       0 |    0 |    281 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                                 ICU_SM |        132 |        132 |       0 |    0 |    279 |      0 |      0 |            0 |
|         U0A                                                      |                                                                        sync_resetn__43 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                                         |                                                                           expb_irig_v2 |        482 |        481 |       0 |    1 |    664 |      0 |      0 |            0 |
|       (IRIG)                                                     |                                                                           expb_irig_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                             irig_signal_conditioner_v2 |         69 |         69 |       0 |    0 |    129 |      0 |      0 |            0 |
|         (U1)                                                     |                                                             irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                          ad747x_driver |         18 |         18 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                          ad747x_driver |         18 |         18 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__218 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                      |                                                                  adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                                  |                                                                  adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                      |                                                                      adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                                  |                                                                      adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__216 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                       adc_sample_en_v2 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                       adc_sample_en_v2 |          9 |          9 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__215 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                adc_sample_averaging_v2 |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                adc_sample_averaging_v2 |         22 |         22 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__214 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                                  channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                                   |                                                                  channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__213 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                                           irig_mb_intf |         75 |         74 |       0 |    1 |    152 |      0 |      0 |            0 |
|         (U10)                                                    |                                                                           irig_mb_intf |         74 |         73 |       0 |    1 |    140 |      0 |      0 |            0 |
|         E1                                                       |                                                                        gh_edge_det__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                                                        double_sync__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S2                                                       |                                                                        double_sync__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S3                                                       |                                                                        double_sync__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S4                                                       |                                                                        double_sync__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__212 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                 irig_clock_detector_v2 |         37 |         37 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                 irig_clock_detector_v2 |         27 |         27 |       0 |    0 |     52 |      0 |      0 |            0 |
|         D1                                                       |                                                                            gh_debounce |         10 |         10 |       0 |    0 |     12 |      0 |      0 |            0 |
|         S1                                                       |                                                                        double_sync__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__211 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                 irig_alphab_decoder_v2 |        120 |        120 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                  irig_threshold_gen_v2 |         70 |         70 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                  irig_threshold_gen_v2 |         70 |         70 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__210 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                     irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                     irig_comparator_v2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__209 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                irig_alphab_detector_v2 |         31 |         31 |       0 |    0 |     30 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                irig_alphab_detector_v2 |         31 |         31 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__208 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                            irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                                   |                                                            irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__207 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                  irig_frame_decoder_v2 |        139 |        139 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                  irig_frame_decoder_v2 |        139 |        139 |       0 |    0 |    148 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__206 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                                                     irig_controller_v2 |         18 |         18 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U5)                                                     |                                                                     irig_controller_v2 |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__205 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                        double_sync__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                                               irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                                     |                                                               irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__204 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                      clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                                       |                                                      clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                                         |                                                                          irig_reset_v2 |         12 |         12 |       0 |    0 |     33 |      0 |      0 |            0 |
|         (U7)                                                     |                                                                          irig_reset_v2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                      clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                                          |                                                                            mgt_wrapper |       2925 |       2558 |       0 |  367 |   6383 |     11 |      0 |            0 |
|       (MGT)                                                      |                                                                            mgt_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       MGTS                                                       |                                                                              mgt_block |       2609 |       2254 |       0 |  355 |   5644 |      4 |      0 |            0 |
|         (MGTS)                                                   |                                                                              mgt_block |         10 |         10 |       0 |    0 |      1 |      0 |      0 |            0 |
|         CTRL                                                     |                                                                               MGT_CTRL |         88 |         88 |       0 |    0 |    297 |      0 |      0 |            0 |
|           (CTRL)                                                 |                                                                               MGT_CTRL |         87 |         87 |       0 |    0 |    143 |      0 |      0 |            0 |
|           core_sync                                              |                                                  double_sync_vector__parameterized1__1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           data_loopback_sync                                     |                                                                     double_sync_vector |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                                      |                                                                        double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                                      |                                                     double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                                       |                                                                        double_sync__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                               |                                                     double_sync_vector__parameterized1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           sync_resetn_inst                                       |                                                                        sync_resetn__34 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                                    |                                                     double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                                     |                                                                        double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                                     |                                                                               data_mgt |        625 |        571 |       0 |   54 |   1350 |      1 |      0 |            0 |
|           inst                                                   |                                                                 data_mgt_data_mgt_core |        625 |        571 |       0 |   54 |   1350 |      1 |      0 |            0 |
|             (inst)                                               |                                                                 data_mgt_data_mgt_core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             aurora_lane_0_i                                      |                                                          data_mgt_data_mgt_AURORA_LANE |         51 |         50 |       0 |    1 |    121 |      0 |      0 |            0 |
|               err_detect_i                                       |                                                           data_mgt_data_mgt_ERR_DETECT |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               lane_init_sm_i                                     |                                                         data_mgt_data_mgt_LANE_INIT_SM |         17 |         16 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 (lane_init_sm_i)                                 |                                                         data_mgt_data_mgt_LANE_INIT_SM |         12 |         11 |       0 |    1 |     15 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                          data_mgt_data_mgt_cdc_sync_35 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               sym_dec_i                                          |                                                              data_mgt_data_mgt_SYM_DEC |         24 |         24 |       0 |    0 |     31 |      0 |      0 |            0 |
|               sym_gen_i                                          |                                                              data_mgt_data_mgt_SYM_GEN |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|                 (sym_gen_i)                                      |                                                              data_mgt_data_mgt_SYM_GEN |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|                 u_pma_init_data_sync                             |                                                          data_mgt_data_mgt_rst_sync_34 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             axi_to_ll_data_i                                     |                                                            data_mgt_data_mgt_AXI_TO_LL |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             core_reset_logic_i                                   |                                                          data_mgt_data_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (core_reset_logic_i)                               |                                                          data_mgt_data_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               u_link_rst_sync                                    |                                                          data_mgt_data_mgt_rst_sync_31 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_pd_sync                                          |                                                          data_mgt_data_mgt_rst_sync_32 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_done_sync                                    |                                                          data_mgt_data_mgt_rst_sync_33 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             data_mgt_wrapper_i                                   |                                                              data_mgt_data_mgt_WRAPPER |        489 |        436 |       0 |   53 |   1035 |      1 |      0 |            0 |
|               (data_mgt_wrapper_i)                               |                                                              data_mgt_data_mgt_WRAPPER |         52 |         32 |       0 |   20 |    118 |      0 |      0 |            0 |
|               block_sync_sm_gtx0_i                               |                                                        data_mgt_data_mgt_BLOCK_SYNC_SM |         33 |         33 |       0 |    0 |     52 |      0 |      0 |            0 |
|               cbcc_gtx0_i                                        |                                     data_mgt_data_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         78 |         55 |       0 |   23 |    275 |      1 |      0 |            0 |
|                 (cbcc_gtx0_i)                                    |                                     data_mgt_data_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         76 |         54 |       0 |   22 |    262 |      1 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                          data_mgt_data_mgt_cdc_sync__parameterized1_28 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_wr_err_rd_clk                              |                                          data_mgt_data_mgt_cdc_sync__parameterized3_29 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_btf_sync                              |                                          data_mgt_data_mgt_rst_sync__parameterized0_30 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|               common_logic_cbcc_i                                |                                                    data_mgt_data_mgt_common_logic_cbcc |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               common_reset_cbcc_i                                |                                                    data_mgt_data_mgt_common_reset_cbcc |         12 |          7 |       0 |    5 |     57 |      0 |      0 |            0 |
|                 (common_reset_cbcc_i)                            |                                                    data_mgt_data_mgt_common_reset_cbcc |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 u_cdc_chan_bond_reset                            |                                          data_mgt_data_mgt_cdc_sync__parameterized1_20 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_fifo_reset_rd_clk                |                                          data_mgt_data_mgt_rst_sync__parameterized0_21 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_only_reset_rd_clk                |                                          data_mgt_data_mgt_rst_sync__parameterized0_22 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_fifo_reset_user_clk                   |                                             data_mgt_data_mgt_rst_sync__parameterized2 |          1 |          0 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_r_sync3                               |                                          data_mgt_data_mgt_rst_sync__parameterized0_23 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_reset_rd_clk                          |                                          data_mgt_data_mgt_rst_sync__parameterized0_24 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_rd_clk                  |                                             data_mgt_data_mgt_rst_sync__parameterized3 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_wr_clk                  |                                          data_mgt_data_mgt_rst_sync__parameterized3_25 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_wr_clk                          |                                          data_mgt_data_mgt_rst_sync__parameterized0_26 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_rst_cbcc_rd_clk                       |                                          data_mgt_data_mgt_rst_sync__parameterized0_27 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               data_mgt_multi_gt_i                                |                                                             data_mgt_data_mgt_MULTI_GT |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|                 data_mgt_gtx_inst                                |                                                                  data_mgt_data_mgt_GTX |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|               descrambler_64b66b_gtx0_i                          |                                                   data_mgt_data_mgt_DESCRAMBLER_64B66B |         27 |         27 |       0 |    0 |     90 |      0 |      0 |            0 |
|               rxresetfsm_i                                       |                                                       data_mgt_data_mgt_RX_STARTUP_FSM |        115 |        115 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (rxresetfsm_i)                                   |                                                       data_mgt_data_mgt_RX_STARTUP_FSM |         92 |         92 |       0 |    0 |     93 |      0 |      0 |            0 |
|                 u_rst_sync_mmcm_lock                             |                                          data_mgt_data_mgt_rst_sync__parameterized1_12 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                          data_mgt_data_mgt_rst_sync__parameterized1_13 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                          data_mgt_data_mgt_rst_sync__parameterized1_14 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_fsm_reset_done                     |                                          data_mgt_data_mgt_rst_sync__parameterized1_15 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_reset                              |                                                          data_mgt_data_mgt_rst_sync_16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rxresetdone                           |                                          data_mgt_data_mgt_rst_sync__parameterized1_17 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_system_reset                          |                                                          data_mgt_data_mgt_rst_sync_18 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                          data_mgt_data_mgt_rst_sync__parameterized1_19 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               scrambler_64b66b_gtx0_i                            |                                                     data_mgt_data_mgt_SCRAMBLER_64B66B |         40 |         40 |       0 |    0 |    122 |      0 |      0 |            0 |
|               txresetfsm_i                                       |                                                       data_mgt_data_mgt_TX_STARTUP_FSM |        114 |        114 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 (txresetfsm_i)                                   |                                                       data_mgt_data_mgt_TX_STARTUP_FSM |         86 |         86 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                             data_mgt_data_mgt_rst_sync__parameterized1 |         11 |         11 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                           data_mgt_data_mgt_rst_sync__parameterized1_7 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                           data_mgt_data_mgt_rst_sync__parameterized1_8 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_fsm_rst_done                       |                                           data_mgt_data_mgt_rst_sync__parameterized1_9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_seq_scram_rst                      |                                          data_mgt_data_mgt_rst_sync__parameterized1_10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_txresetdone                           |                                          data_mgt_data_mgt_rst_sync__parameterized1_11 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc__check_polarity                              |                                                             data_mgt_data_mgt_cdc_sync |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               u_cdc_gt_cplllock_i                                |                                             data_mgt_data_mgt_cdc_sync__parameterized1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_hard_err_init                                |                                           data_mgt_data_mgt_cdc_sync__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_rx_elastic_buferr                            |                                             data_mgt_data_mgt_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|               u_cdc_rxpolarity_                                  |                                             data_mgt_data_mgt_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncall_initclk_sync               |                                             data_mgt_data_mgt_rst_sync__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncprop_inrxclk_sync              |                                           data_mgt_data_mgt_rst_sync__parameterized0_2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_fsm_resetdone                           |                                           data_mgt_data_mgt_rst_sync__parameterized0_3 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_gtx_reset_comb                          |                                           data_mgt_data_mgt_rst_sync__parameterized0_4 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_reset_initclk                           |                                           data_mgt_data_mgt_rst_sync__parameterized0_5 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_txusrclk_gtx_reset_comb                 |                                           data_mgt_data_mgt_rst_sync__parameterized0_6 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             global_logic_i                                       |                                                         data_mgt_data_mgt_GLOBAL_LOGIC |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|               channel_bond_gen_i                                 |                                                     data_mgt_data_mgt_CHANNEL_BOND_GEN |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|               channel_err_detect_i                               |                                                   data_mgt_data_mgt_CHANNEL_ERR_DETECT |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               channel_init_sm_i                                  |                                                      data_mgt_data_mgt_CHANNEL_INIT_SM |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|             gt_reset_sync                                        |                                                             data_mgt_data_mgt_rst_sync |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             reset_pb_sync                                        |                                                           data_mgt_data_mgt_rst_sync_0 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             standard_cc_module_i                                 |                                                   data_mgt_data_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |     61 |      0 |      0 |            0 |
|             tx_ll_i                                              |                                                                data_mgt_data_mgt_TX_LL |         40 |         40 |       0 |    0 |     84 |      0 |      0 |            0 |
|               tx_ll_control_sm_i                                 |                                                     data_mgt_data_mgt_TX_LL_CONTROL_SM |         37 |         37 |       0 |    0 |     18 |      0 |      0 |            0 |
|               tx_ll_datapath_i                                   |                                                       data_mgt_data_mgt_TX_LL_DATAPATH |          3 |          3 |       0 |    0 |     66 |      0 |      0 |            0 |
|         DATA_CLOCK                                               |                                                                  data_mgt_clock_module |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                             data_mgt_CLOCK_MODULE_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                              |                                                             data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                        data_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                                         |                                                           data_mgt_SUPPORT_RESET_LOGIC |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                      data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|             (U1)                                                 |                                                      data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |     11 |      0 |      0 |            0 |
|             u_rst_sync_gt                                        |                                                               data_mgt_rst_sync_shared |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|         EXP                                                      |                                                                                exp_mgt |       1257 |       1011 |       0 |  246 |   2630 |      2 |      0 |            0 |
|           inst                                                   |                                                                   exp_mgt_exp_mgt_core |       1257 |       1011 |       0 |  246 |   2630 |      2 |      0 |            0 |
|             (inst)                                               |                                                                   exp_mgt_exp_mgt_core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             aurora_lane_0_i                                      |                                                            exp_mgt_exp_mgt_AURORA_LANE |         77 |         76 |       0 |    1 |    242 |      0 |      0 |            0 |
|               err_detect_i                                       |                                                          exp_mgt_exp_mgt_ERR_DETECT_48 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|               lane_init_sm_i                                     |                                                        exp_mgt_exp_mgt_LANE_INIT_SM_49 |         19 |         18 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 (lane_init_sm_i)                                 |                                                        exp_mgt_exp_mgt_LANE_INIT_SM_49 |         15 |         14 |       0 |    1 |     15 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                            exp_mgt_exp_mgt_cdc_sync_53 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|               sym_dec_i                                          |                                                             exp_mgt_exp_mgt_SYM_DEC_50 |         47 |         47 |       0 |    0 |    152 |      0 |      0 |            0 |
|               sym_gen_i                                          |                                                             exp_mgt_exp_mgt_SYM_GEN_51 |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|                 (sym_gen_i)                                      |                                                             exp_mgt_exp_mgt_SYM_GEN_51 |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|                 u_pma_init_data_sync                             |                                                            exp_mgt_exp_mgt_rst_sync_52 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             aurora_lane_1_i                                      |                                                          exp_mgt_exp_mgt_AURORA_LANE_0 |         83 |         82 |       0 |    1 |    239 |      0 |      0 |            0 |
|               err_detect_i                                       |                                                             exp_mgt_exp_mgt_ERR_DETECT |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               lane_init_sm_i                                     |                                                           exp_mgt_exp_mgt_LANE_INIT_SM |         17 |         16 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 (lane_init_sm_i)                                 |                                                           exp_mgt_exp_mgt_LANE_INIT_SM |         12 |         11 |       0 |    1 |     15 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                            exp_mgt_exp_mgt_cdc_sync_47 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               sym_dec_i                                          |                                                                exp_mgt_exp_mgt_SYM_DEC |         56 |         56 |       0 |    0 |    149 |      0 |      0 |            0 |
|               sym_gen_i                                          |                                                                exp_mgt_exp_mgt_SYM_GEN |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|                 (sym_gen_i)                                      |                                                                exp_mgt_exp_mgt_SYM_GEN |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|                 u_pma_init_data_sync                             |                                                            exp_mgt_exp_mgt_rst_sync_46 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             axi_to_ll_data_i                                     |                                                              exp_mgt_exp_mgt_AXI_TO_LL |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             core_reset_logic_i                                   |                                                            exp_mgt_exp_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (core_reset_logic_i)                               |                                                            exp_mgt_exp_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               u_link_rst_sync                                    |                                                            exp_mgt_exp_mgt_rst_sync_43 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_pd_sync                                          |                                                            exp_mgt_exp_mgt_rst_sync_44 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_done_sync                                    |                                                            exp_mgt_exp_mgt_rst_sync_45 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             exp_mgt_wrapper_i                                    |                                                                exp_mgt_exp_mgt_WRAPPER |        740 |        636 |       0 |  104 |   1727 |      2 |      0 |            0 |
|               (exp_mgt_wrapper_i)                                |                                                                exp_mgt_exp_mgt_WRAPPER |         68 |         31 |       0 |   37 |    201 |      0 |      0 |            0 |
|               block_sync_sm_gtx0_i                               |                                                          exp_mgt_exp_mgt_BLOCK_SYNC_SM |         29 |         29 |       0 |    0 |     52 |      0 |      0 |            0 |
|               block_sync_sm_gtx0_lane1_i                         |                                                        exp_mgt_exp_mgt_BLOCK_SYNC_SM_2 |         30 |         30 |       0 |    0 |     50 |      0 |      0 |            0 |
|               cbcc_gtx0_i                                        |                                       exp_mgt_exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         98 |         74 |       0 |   24 |    289 |      1 |      0 |            0 |
|                 (cbcc_gtx0_i)                                    |                                       exp_mgt_exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         82 |         59 |       0 |   23 |    265 |      1 |      0 |            0 |
|                 slave.slave                                      |                                                          exp_mgt_exp_mgt_CH_BOND_SLAVE |         14 |         14 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                            exp_mgt_exp_mgt_cdc_sync__parameterized1_40 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_wr_err_rd_clk                              |                                            exp_mgt_exp_mgt_cdc_sync__parameterized3_41 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_btf_sync                              |                                            exp_mgt_exp_mgt_rst_sync__parameterized0_42 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|               cbcc_gtx0_lane1_i                                  |                       exp_mgt_exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 |         99 |         75 |       0 |   24 |    301 |      1 |      0 |            0 |
|                 (cbcc_gtx0_lane1_i)                              |                       exp_mgt_exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 |         80 |         57 |       0 |   23 |    274 |      1 |      0 |            0 |
|                 master.master                                    |                                                         exp_mgt_exp_mgt_CH_BOND_MASTER |         16 |         16 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 u_cdc_overflow_flag_c                            |                                               exp_mgt_exp_mgt_cdc_sync__parameterized3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                            exp_mgt_exp_mgt_cdc_sync__parameterized1_36 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_wr_err_rd_clk                              |                                            exp_mgt_exp_mgt_cdc_sync__parameterized3_37 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_btf_sync                              |                                            exp_mgt_exp_mgt_rst_sync__parameterized0_38 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|               common_logic_cbcc_i                                |                                                      exp_mgt_exp_mgt_common_logic_cbcc |          6 |          6 |       0 |    0 |     10 |      0 |      0 |            0 |
|               common_reset_cbcc_i                                |                                                      exp_mgt_exp_mgt_common_reset_cbcc |         14 |          9 |       0 |    5 |     57 |      0 |      0 |            0 |
|                 (common_reset_cbcc_i)                            |                                                      exp_mgt_exp_mgt_common_reset_cbcc |          4 |          4 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 u_cdc_chan_bond_reset                            |                                            exp_mgt_exp_mgt_cdc_sync__parameterized1_28 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_fifo_reset_rd_clk                |                                            exp_mgt_exp_mgt_rst_sync__parameterized0_29 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_only_reset_rd_clk                |                                            exp_mgt_exp_mgt_rst_sync__parameterized0_30 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_fifo_reset_user_clk                   |                                               exp_mgt_exp_mgt_rst_sync__parameterized2 |          1 |          0 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_r_sync3                               |                                            exp_mgt_exp_mgt_rst_sync__parameterized0_31 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_reset_rd_clk                          |                                            exp_mgt_exp_mgt_rst_sync__parameterized0_32 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_rd_clk                  |                                               exp_mgt_exp_mgt_rst_sync__parameterized3 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_wr_clk                  |                                            exp_mgt_exp_mgt_rst_sync__parameterized3_33 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_wr_clk                          |                                            exp_mgt_exp_mgt_rst_sync__parameterized0_34 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_rst_cbcc_rd_clk                       |                                            exp_mgt_exp_mgt_rst_sync__parameterized0_35 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               descrambler_64b66b_gtx0_i                          |                                                     exp_mgt_exp_mgt_DESCRAMBLER_64B66B |         26 |         26 |       0 |    0 |     90 |      0 |      0 |            0 |
|               descrambler_64b66b_gtx0_lane1_i                    |                                                   exp_mgt_exp_mgt_DESCRAMBLER_64B66B_3 |         26 |         26 |       0 |    0 |     90 |      0 |      0 |            0 |
|               exp_mgt_multi_gt_i                                 |                                                               exp_mgt_exp_mgt_MULTI_GT |         24 |         10 |       0 |   14 |     34 |      0 |      0 |            0 |
|                 exp_mgt_gtx_inst                                 |                                                                    exp_mgt_exp_mgt_GTX |         14 |          7 |       0 |    7 |     17 |      0 |      0 |            0 |
|                 exp_mgt_gtx_inst_lane1                           |                                                                 exp_mgt_exp_mgt_GTX_27 |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|               rxresetfsm_i                                       |                                                         exp_mgt_exp_mgt_RX_STARTUP_FSM |        117 |        117 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (rxresetfsm_i)                                   |                                                         exp_mgt_exp_mgt_RX_STARTUP_FSM |         94 |         94 |       0 |    0 |     93 |      0 |      0 |            0 |
|                 u_rst_sync_mmcm_lock                             |                                            exp_mgt_exp_mgt_rst_sync__parameterized1_19 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                            exp_mgt_exp_mgt_rst_sync__parameterized1_20 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                            exp_mgt_exp_mgt_rst_sync__parameterized1_21 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_fsm_reset_done                     |                                            exp_mgt_exp_mgt_rst_sync__parameterized1_22 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_reset                              |                                                            exp_mgt_exp_mgt_rst_sync_23 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rxresetdone                           |                                            exp_mgt_exp_mgt_rst_sync__parameterized1_24 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_system_reset                          |                                                            exp_mgt_exp_mgt_rst_sync_25 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                            exp_mgt_exp_mgt_rst_sync__parameterized1_26 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               scrambler_64b66b_gtx0_i                            |                                                       exp_mgt_exp_mgt_SCRAMBLER_64B66B |         38 |         38 |       0 |    0 |    122 |      0 |      0 |            0 |
|               scrambler_64b66b_gtx0_lane1_i                      |                                                     exp_mgt_exp_mgt_SCRAMBLER_64B66B_4 |         40 |         40 |       0 |    0 |    122 |      0 |      0 |            0 |
|               txresetfsm_i                                       |                                                         exp_mgt_exp_mgt_TX_STARTUP_FSM |        113 |        113 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 (txresetfsm_i)                                   |                                                         exp_mgt_exp_mgt_TX_STARTUP_FSM |         86 |         86 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                               exp_mgt_exp_mgt_rst_sync__parameterized1 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                            exp_mgt_exp_mgt_rst_sync__parameterized1_14 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                            exp_mgt_exp_mgt_rst_sync__parameterized1_15 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_fsm_rst_done                       |                                            exp_mgt_exp_mgt_rst_sync__parameterized1_16 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_seq_scram_rst                      |                                            exp_mgt_exp_mgt_rst_sync__parameterized1_17 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_txresetdone                           |                                            exp_mgt_exp_mgt_rst_sync__parameterized1_18 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc__check_polarity                              |                                                               exp_mgt_exp_mgt_cdc_sync |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               u_cdc__lane1_check_polarity                        |                                                             exp_mgt_exp_mgt_cdc_sync_5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               u_cdc_gt_cplllock_i                                |                                               exp_mgt_exp_mgt_cdc_sync__parameterized1 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_gt_cplllock_lane1_i                          |                                             exp_mgt_exp_mgt_cdc_sync__parameterized1_6 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_hard_err_init                                |                                             exp_mgt_exp_mgt_cdc_sync__parameterized1_7 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_rx_elastic_buferr                            |                                               exp_mgt_exp_mgt_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|               u_cdc_rxpolarity_                                  |                                               exp_mgt_exp_mgt_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               u_cdc_rxpolarity__LANE1                            |                                             exp_mgt_exp_mgt_cdc_sync__parameterized2_8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncall_initclk_sync               |                                               exp_mgt_exp_mgt_rst_sync__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncprop_inrxclk_sync              |                                             exp_mgt_exp_mgt_rst_sync__parameterized0_9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_fsm_resetdone                           |                                            exp_mgt_exp_mgt_rst_sync__parameterized0_10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_gtx_reset_comb                          |                                            exp_mgt_exp_mgt_rst_sync__parameterized0_11 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_reset_initclk                           |                                            exp_mgt_exp_mgt_rst_sync__parameterized0_12 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_txusrclk_gtx_reset_comb                 |                                            exp_mgt_exp_mgt_rst_sync__parameterized0_13 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             global_logic_i                                       |                                                           exp_mgt_exp_mgt_GLOBAL_LOGIC |         48 |         48 |       0 |    0 |     40 |      0 |      0 |            0 |
|               channel_bond_gen_i                                 |                                                       exp_mgt_exp_mgt_CHANNEL_BOND_GEN |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|               channel_err_detect_i                               |                                                     exp_mgt_exp_mgt_CHANNEL_ERR_DETECT |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               channel_init_sm_i                                  |                                                        exp_mgt_exp_mgt_CHANNEL_INIT_SM |         42 |         42 |       0 |    0 |     33 |      0 |      0 |            0 |
|             gt_reset_sync                                        |                                                               exp_mgt_exp_mgt_rst_sync |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             reset_pb_sync                                        |                                                             exp_mgt_exp_mgt_rst_sync_1 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             rx_ll_i                                              |                                                                  exp_mgt_exp_mgt_RX_LL |        220 |         80 |       0 |  140 |    138 |      0 |      0 |            0 |
|               rx_ll_datapath_i                                   |                                                         exp_mgt_exp_mgt_RX_LL_DATAPATH |        220 |         80 |       0 |  140 |    138 |      0 |      0 |            0 |
|             standard_cc_module_i                                 |                                                     exp_mgt_exp_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |     61 |      0 |      0 |            0 |
|             tx_ll_i                                              |                                                                  exp_mgt_exp_mgt_TX_LL |         67 |         67 |       0 |    0 |    155 |      0 |      0 |            0 |
|               tx_ll_control_sm_i                                 |                                                       exp_mgt_exp_mgt_TX_LL_CONTROL_SM |         64 |         64 |       0 |    0 |     24 |      0 |      0 |            0 |
|               tx_ll_datapath_i                                   |                                                         exp_mgt_exp_mgt_TX_LL_DATAPATH |          3 |          3 |       0 |    0 |    131 |      0 |      0 |            0 |
|         EXP_COMMON                                               |                                                              exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                         exp_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         gen_mgt_2ch.VIDEO                                        |                                                                              video_mgt |        626 |        572 |       0 |   54 |   1350 |      1 |      0 |            0 |
|           inst                                                   |                                                               video_mgt_video_mgt_core |        626 |        572 |       0 |   54 |   1350 |      1 |      0 |            0 |
|             (inst)                                               |                                                               video_mgt_video_mgt_core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             aurora_lane_0_i                                      |                                                        video_mgt_video_mgt_AURORA_LANE |         51 |         50 |       0 |    1 |    121 |      0 |      0 |            0 |
|               err_detect_i                                       |                                                         video_mgt_video_mgt_ERR_DETECT |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               lane_init_sm_i                                     |                                                       video_mgt_video_mgt_LANE_INIT_SM |         17 |         16 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 (lane_init_sm_i)                                 |                                                       video_mgt_video_mgt_LANE_INIT_SM |         12 |         11 |       0 |    1 |     15 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                        video_mgt_video_mgt_cdc_sync_35 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               sym_dec_i                                          |                                                            video_mgt_video_mgt_SYM_DEC |         24 |         24 |       0 |    0 |     31 |      0 |      0 |            0 |
|               sym_gen_i                                          |                                                            video_mgt_video_mgt_SYM_GEN |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|                 (sym_gen_i)                                      |                                                            video_mgt_video_mgt_SYM_GEN |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|                 u_pma_init_data_sync                             |                                                        video_mgt_video_mgt_rst_sync_34 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             axi_to_ll_data_i                                     |                                                          video_mgt_video_mgt_AXI_TO_LL |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             core_reset_logic_i                                   |                                                        video_mgt_video_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (core_reset_logic_i)                               |                                                        video_mgt_video_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               u_link_rst_sync                                    |                                                        video_mgt_video_mgt_rst_sync_31 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_pd_sync                                          |                                                        video_mgt_video_mgt_rst_sync_32 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_done_sync                                    |                                                        video_mgt_video_mgt_rst_sync_33 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             global_logic_i                                       |                                                       video_mgt_video_mgt_GLOBAL_LOGIC |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|               channel_bond_gen_i                                 |                                                   video_mgt_video_mgt_CHANNEL_BOND_GEN |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|               channel_err_detect_i                               |                                                 video_mgt_video_mgt_CHANNEL_ERR_DETECT |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               channel_init_sm_i                                  |                                                    video_mgt_video_mgt_CHANNEL_INIT_SM |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|             gt_reset_sync                                        |                                                           video_mgt_video_mgt_rst_sync |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             reset_pb_sync                                        |                                                         video_mgt_video_mgt_rst_sync_0 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             standard_cc_module_i                                 |                                                 video_mgt_video_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |     61 |      0 |      0 |            0 |
|             tx_ll_i                                              |                                                              video_mgt_video_mgt_TX_LL |         40 |         40 |       0 |    0 |     84 |      0 |      0 |            0 |
|               tx_ll_control_sm_i                                 |                                                   video_mgt_video_mgt_TX_LL_CONTROL_SM |         37 |         37 |       0 |    0 |     18 |      0 |      0 |            0 |
|               tx_ll_datapath_i                                   |                                                     video_mgt_video_mgt_TX_LL_DATAPATH |          3 |          3 |       0 |    0 |     66 |      0 |      0 |            0 |
|             video_mgt_wrapper_i                                  |                                                            video_mgt_video_mgt_WRAPPER |        490 |        437 |       0 |   53 |   1035 |      1 |      0 |            0 |
|               (video_mgt_wrapper_i)                              |                                                            video_mgt_video_mgt_WRAPPER |         50 |         32 |       0 |   18 |    118 |      0 |      0 |            0 |
|               block_sync_sm_gtx0_i                               |                                                      video_mgt_video_mgt_BLOCK_SYNC_SM |         33 |         33 |       0 |    0 |     52 |      0 |      0 |            0 |
|               cbcc_gtx0_i                                        |                                   video_mgt_video_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         78 |         55 |       0 |   23 |    275 |      1 |      0 |            0 |
|                 (cbcc_gtx0_i)                                    |                                   video_mgt_video_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         76 |         54 |       0 |   22 |    262 |      1 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                        video_mgt_video_mgt_cdc_sync__parameterized1_28 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_wr_err_rd_clk                              |                                        video_mgt_video_mgt_cdc_sync__parameterized3_29 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_btf_sync                              |                                        video_mgt_video_mgt_rst_sync__parameterized0_30 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|               common_logic_cbcc_i                                |                                                  video_mgt_video_mgt_common_logic_cbcc |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               common_reset_cbcc_i                                |                                                  video_mgt_video_mgt_common_reset_cbcc |         12 |          7 |       0 |    5 |     57 |      0 |      0 |            0 |
|                 (common_reset_cbcc_i)                            |                                                  video_mgt_video_mgt_common_reset_cbcc |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 u_cdc_chan_bond_reset                            |                                        video_mgt_video_mgt_cdc_sync__parameterized1_20 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_fifo_reset_rd_clk                |                                        video_mgt_video_mgt_rst_sync__parameterized0_21 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_only_reset_rd_clk                |                                        video_mgt_video_mgt_rst_sync__parameterized0_22 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_fifo_reset_user_clk                   |                                           video_mgt_video_mgt_rst_sync__parameterized2 |          1 |          0 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_r_sync3                               |                                        video_mgt_video_mgt_rst_sync__parameterized0_23 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_reset_rd_clk                          |                                        video_mgt_video_mgt_rst_sync__parameterized0_24 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_rd_clk                  |                                           video_mgt_video_mgt_rst_sync__parameterized3 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_wr_clk                  |                                        video_mgt_video_mgt_rst_sync__parameterized3_25 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_wr_clk                          |                                        video_mgt_video_mgt_rst_sync__parameterized0_26 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_rst_cbcc_rd_clk                       |                                        video_mgt_video_mgt_rst_sync__parameterized0_27 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               descrambler_64b66b_gtx0_i                          |                                                 video_mgt_video_mgt_DESCRAMBLER_64B66B |         27 |         27 |       0 |    0 |     90 |      0 |      0 |            0 |
|               rxresetfsm_i                                       |                                                     video_mgt_video_mgt_RX_STARTUP_FSM |        115 |        115 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (rxresetfsm_i)                                   |                                                     video_mgt_video_mgt_RX_STARTUP_FSM |         92 |         92 |       0 |    0 |     93 |      0 |      0 |            0 |
|                 u_rst_sync_mmcm_lock                             |                                        video_mgt_video_mgt_rst_sync__parameterized1_12 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                        video_mgt_video_mgt_rst_sync__parameterized1_13 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                        video_mgt_video_mgt_rst_sync__parameterized1_14 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_fsm_reset_done                     |                                        video_mgt_video_mgt_rst_sync__parameterized1_15 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_reset                              |                                                        video_mgt_video_mgt_rst_sync_16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rxresetdone                           |                                        video_mgt_video_mgt_rst_sync__parameterized1_17 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_system_reset                          |                                                        video_mgt_video_mgt_rst_sync_18 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                        video_mgt_video_mgt_rst_sync__parameterized1_19 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               scrambler_64b66b_gtx0_i                            |                                                   video_mgt_video_mgt_SCRAMBLER_64B66B |         40 |         40 |       0 |    0 |    122 |      0 |      0 |            0 |
|               txresetfsm_i                                       |                                                     video_mgt_video_mgt_TX_STARTUP_FSM |        115 |        115 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 (txresetfsm_i)                                   |                                                     video_mgt_video_mgt_TX_STARTUP_FSM |         87 |         87 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                           video_mgt_video_mgt_rst_sync__parameterized1 |         11 |         11 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                         video_mgt_video_mgt_rst_sync__parameterized1_7 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                         video_mgt_video_mgt_rst_sync__parameterized1_8 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_fsm_rst_done                       |                                         video_mgt_video_mgt_rst_sync__parameterized1_9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_seq_scram_rst                      |                                        video_mgt_video_mgt_rst_sync__parameterized1_10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_txresetdone                           |                                        video_mgt_video_mgt_rst_sync__parameterized1_11 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc__check_polarity                              |                                                           video_mgt_video_mgt_cdc_sync |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               u_cdc_gt_cplllock_i                                |                                           video_mgt_video_mgt_cdc_sync__parameterized1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_hard_err_init                                |                                         video_mgt_video_mgt_cdc_sync__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_rx_elastic_buferr                            |                                           video_mgt_video_mgt_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|               u_cdc_rxpolarity_                                  |                                           video_mgt_video_mgt_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncall_initclk_sync               |                                           video_mgt_video_mgt_rst_sync__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncprop_inrxclk_sync              |                                         video_mgt_video_mgt_rst_sync__parameterized0_2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_fsm_resetdone                           |                                         video_mgt_video_mgt_rst_sync__parameterized0_3 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_gtx_reset_comb                          |                                         video_mgt_video_mgt_rst_sync__parameterized0_4 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_reset_initclk                           |                                         video_mgt_video_mgt_rst_sync__parameterized0_5 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_txusrclk_gtx_reset_comb                 |                                         video_mgt_video_mgt_rst_sync__parameterized0_6 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               video_mgt_multi_gt_i                               |                                                           video_mgt_video_mgt_MULTI_GT |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|                 video_mgt_gtx_inst                               |                                                                video_mgt_video_mgt_GTX |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|       U1                                                         |                                                                               mgt_init |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|       U3                                                         |                                                                      mgt_stream_merger |        247 |        238 |       0 |    9 |    615 |      4 |      0 |            0 |
|         (U3)                                                     |                                                                      mgt_stream_merger |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_FIFO                                                 |                                                         t_axi4_stream_wr128_rd128_fifo |         82 |         79 |       0 |    3 |    205 |      2 |      0 |            0 |
|           (EXP_FIFO)                                             |                                                         t_axi4_stream_wr128_rd128_fifo |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr128_rd128_d512.fwft_afifo_wr130_rd130_d512_inst |                                                            fwft_afifo_wr130_rd130_d512 |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|             U0                                                   |                                     fwft_afifo_wr130_rd130_d512_fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|               inst_fifo_gen                                      |                               fwft_afifo_wr130_rd130_d512_fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|                 gconvfifo.rf                                     |                                         fwft_afifo_wr130_rd130_d512_fifo_generator_top |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|         dont_merge_streams.DATA_FIFO                             |                                t_axi4_stream_wr64_rd64_fifo__parameterized2__xdcDup__1 |         81 |         78 |       0 |    3 |    205 |      1 |      0 |            0 |
|           (dont_merge_streams.DATA_FIFO)                         |                                t_axi4_stream_wr64_rd64_fifo__parameterized2__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr64_rd64_d512.fwft_afifo_wr66_rd66_d512_inst     |                                                      fwft_afifo_wr66_rd66_d512_HD18247 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|             U0                                                   |                               fwft_afifo_wr66_rd66_d512_fifo_generator_v13_2_3_HD18248 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                         fwft_afifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth_HD18249 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|                 gconvfifo.rf                                     |                                   fwft_afifo_wr66_rd66_d512_fifo_generator_top_HD18250 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|         dont_merge_streams.VIDEO_FIFO                            |                                           t_axi4_stream_wr64_rd64_fifo__parameterized2 |         82 |         79 |       0 |    3 |    205 |      1 |      0 |            0 |
|           (dont_merge_streams.VIDEO_FIFO)                        |                                           t_axi4_stream_wr64_rd64_fifo__parameterized2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr64_rd64_d512.fwft_afifo_wr66_rd66_d512_inst     |                                                              fwft_afifo_wr66_rd66_d512 |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|             U0                                                   |                                       fwft_afifo_wr66_rd66_d512_fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                                 fwft_afifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|                 gconvfifo.rf                                     |                                           fwft_afifo_wr66_rd66_d512_fifo_generator_top |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|       U4                                                         |                                                  t_axi4_stream128_fifo__parameterized3 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|         agen_d16.t_axi4_stream128_afifo_d16_inst                 |                                                             t_axi4_stream128_afifo_d16 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|           U0                                                     |                                      t_axi4_stream128_afifo_d16_fifo_generator_v13_2_3 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|             inst_fifo_gen                                        |                                t_axi4_stream128_afifo_d16_fifo_generator_v13_2_3_synth |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                          t_axi4_stream128_afifo_d16_fifo_generator_top |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|                 grf.rf                                           |                                      t_axi4_stream128_afifo_d16_fifo_generator_ramfifo |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|     SFW_INTF                                                     |                                                                                    SFW |        547 |        547 |       0 |    0 |    654 |      0 |      1 |            0 |
|       (SFW_INTF)                                                 |                                                                                    SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                         SFW_Processing |        273 |        273 |       0 |    0 |     59 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                         SFW_Processing |        272 |        272 |       0 |    0 |     55 |      0 |      0 |            0 |
|         doube_sync_gen                                           |                                                                        double_sync__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                                                        sync_resetn__48 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                                         trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                                         |                                                                             fw_decoder |        117 |        117 |       0 |    0 |    103 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                             fw_decoder |        116 |        116 |       0 |    0 |    101 |      0 |      0 |            0 |
|         reset_synchronize                                        |                                                                        sync_resetn__47 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                               SFW_Ctrl |         53 |         53 |       0 |    0 |    373 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                               SFW_Ctrl |         52 |         52 |       0 |    0 |    371 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                                                        sync_resetn__46 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                     axil32_addr_demux4 |         56 |         56 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                                                    axil32_to_native__5 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         (U5)                                                     |                                                                    axil32_to_native__5 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         sync_reset_inst                                          |                                                                        sync_reset__219 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                       sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                       |                                                    sdp_ram_w32_d128_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                       |                                              sdp_ram_w32_d128_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen                 |                                                       sdp_ram_w32_d128_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|               valid.cstr                                         |                                              sdp_ram_w32_d128_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                                 |                                                sdp_ram_w32_d128_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                                         |                                                                     SFW_ACQUISITION_SM |         43 |         43 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                     SFW_ACQUISITION_SM |         42 |         42 |       0 |    0 |    106 |      0 |      0 |            0 |
|         double_sync_gen                                          |                                                                        double_sync__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                                                        sync_resetn__45 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                             |                                                                        Startup_HW_Test |         17 |         17 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                                         |                                                                        Startup_HW_Test |         16 |         16 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                                         |                                                                        sync_resetn__49 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                                         |                                                                               trig_gen |       1739 |       1739 |       0 |    0 |   1739 |      0 |      0 |            0 |
|       (TRIG)                                                     |                                                                               trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                   trig_gen_mblaze_intf |        380 |        380 |       0 |    0 |    444 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                   trig_gen_mblaze_intf |        380 |        380 |       0 |    0 |    442 |      0 |      0 |            0 |
|         U2                                                       |                                                                        sync_reset__185 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                         trig_gen_ctler |        371 |        371 |       0 |    0 |    364 |      0 |      0 |            0 |
|         U1                                                       |                                                                          trig_delay__1 |        108 |        108 |       0 |    0 |    141 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                          trig_delay__1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                   delay_measurement__1 |         10 |         10 |       0 |    0 |     71 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                   delay_measurement__1 |          8 |          8 |       0 |    0 |     67 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__181 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                                        gh_edge_det__12 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U3                                                   |                                                                        gh_edge_det__13 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U3                                                     |                                                                        sync_reset__182 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                        min_max_ctrl__9 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U4)                                                 |                                                                        min_max_ctrl__9 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                  |                                                                        sync_reset__174 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                    trig_gen_ctler_core |        186 |        186 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                    trig_gen_ctler_core |        186 |        186 |       0 |    0 |    148 |      0 |      0 |            0 |
|           comp_sync_reset                                        |                                                                        sync_reset__180 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                        double_sync__47 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                          progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                          progr_clk_div |         77 |         77 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__179 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                                        double_sync__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                           trig_stamper |        146 |        146 |       0 |    0 |    239 |      0 |      0 |            0 |
|         U2                                                       |                                                                        sync_reset__178 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                     trig_stamper_ctler |        146 |        146 |       0 |    0 |    237 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                     trig_stamper_ctler |        141 |        141 |       0 |    0 |    225 |      0 |      0 |            0 |
|           E2                                                     |                                                                         gh_edge_det__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                                     |                                                                         gh_edge_det__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                                     |                                                                         gh_edge_det__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                                     |                                                                        gh_edge_det__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E6                                                     |                                                                        gh_edge_det__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                     |                                                                        double_sync__46 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                                                       trig_conditioner |         53 |         53 |       0 |    0 |     86 |      0 |      0 |            0 |
|         (U6)                                                     |                                                                       trig_conditioner |         53 |         53 |       0 |    0 |     84 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__177 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                        double_sync__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U11                                                     |                                                                        trig_period_8ch |        782 |        782 |       0 |    0 |    604 |      0 |      0 |            0 |
|         (g0.U11)                                                 |                                                                        trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                       |                                                                     period_duration__1 |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                     period_duration__1 |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__175 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                                        min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U10)                                                  |                                                                        min_max_ctrl__1 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__192 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                                        min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U11)                                                  |                                                                        min_max_ctrl__2 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__193 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                        sync_reset__176 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                        min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                        min_max_ctrl__3 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__194 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                                        min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                        min_max_ctrl__4 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                                                        min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U6)                                                   |                                                                        min_max_ctrl__5 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__196 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                                        min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U7)                                                   |                                                                        min_max_ctrl__6 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__197 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                                        min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U8)                                                   |                                                                        min_max_ctrl__7 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__198 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                                        min_max_ctrl__8 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U9)                                                   |                                                                        min_max_ctrl__8 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U11                                                          |                                                                  axil32_addr_demux4__1 |         90 |         90 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U2                                                           |                                                                      Buffering_wrapper |       2240 |       2189 |      48 |    3 |   3350 |     10 |      0 |           14 |
|       (U2)                                                       |                                                                      Buffering_wrapper |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U1                                                         |                                                                         axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                      ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                                                ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             broadcaster_core                                     |                                        ip_axis64_fanout2_axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                       axis64_sw_2_1__parameterized1__1 |        189 |        189 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U2)                                                     |                                                       axis64_sw_2_1__parameterized1__1 |         72 |         72 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__172 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                                               axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                                               axis64_img_boundaries__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__40 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                            |                                                               axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                        |                                                               axis64_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__39 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                               |                                                                          axis64_reg__6 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                           |                                                                          axis64_reg__6 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__171 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                               |                                                                          axis64_reg__5 |         37 |         37 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                           |                                                                          axis64_reg__5 |         37 |         37 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__170 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                            |                                                                          axis64_reg__4 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                        |                                                                          axis64_reg__4 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__169 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                                        |                                                                         axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                                    |                                                                         axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_resetn__33 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                          axis64_sw_2_1__parameterized1 |        189 |        189 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U3)                                                     |                                                          axis64_sw_2_1__parameterized1 |         72 |         72 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__154 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                                               axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                                               axis64_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__38 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                            |                                                                  axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                        |                                                                  axis64_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__32 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                               |                                                                          axis64_reg__2 |         37 |         37 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                           |                                                                          axis64_reg__2 |         37 |         37 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__163 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                               |                                                                          axis64_reg__3 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                           |                                                                          axis64_reg__3 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__164 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                            |                                                                             axis64_reg |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                        |                                                                             axis64_reg |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__145 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                              Buffering |       1724 |       1673 |      48 |    3 |   2263 |      6 |      0 |           14 |
|         (U4)                                                     |                                                                              Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         BUF_CTRL                                                 |                                                                         Buffering_Ctrl |         81 |         81 |       0 |    0 |    472 |      0 |      0 |            0 |
|           (BUF_CTRL)                                             |                                                                         Buffering_Ctrl |         70 |         70 |       0 |    0 |    443 |      0 |      0 |            0 |
|           U0A                                                    |                                                                        sync_resetn__31 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                                        double_sync__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                                                        double_sync__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                                                                              Pulse_gen |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1E                                                    |                                                                        double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3B                                                    |                                                                        double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3C                                                    |                                                                        double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3D                                                    |                                                                        double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3E                                                    |                                                                             sync_pulse |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U3F                                                    |                                                                             gh_stretch |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         FSM                                                      |                                                                          BUFFERING_FSM |       1243 |       1243 |       0 |    0 |    912 |      0 |      0 |           14 |
|           (FSM)                                                  |                                                                          BUFFERING_FSM |       1243 |       1243 |       0 |    0 |    908 |      0 |      0 |           14 |
|           WL_sync                                                |                                                                        double_sync__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst_sync_reset                                        |                                                                        sync_reset__153 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                                     axil32_to_native96 |         39 |         39 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U11)                                                  |                                                                     axil32_to_native96 |         39 |         39 |       0 |    0 |     52 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                        sync_reset__152 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U13                                                      |                                                                   t_axi4_stream64_fifo |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|           agen_d16.t_axi4_stream64_afifo_d16_inst                |                                                              t_axi4_stream64_afifo_d16 |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|             U0                                                   |                                       t_axi4_stream64_afifo_d16_fifo_generator_v13_2_3 |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|               inst_fifo_gen                                      |                                 t_axi4_stream64_afifo_d16_fifo_generator_v13_2_3_synth |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                           t_axi4_stream64_afifo_d16_fifo_generator_top |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|         U2                                                       |                                                                   axis128_hole_sync__1 |         91 |         91 |       0 |    0 |    336 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                   axis128_hole_sync__1 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__168 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                         axis128_reg__3 |         86 |         86 |       0 |    0 |    330 |      0 |      0 |            0 |
|             (U2)                                                 |                                                                         axis128_reg__3 |         86 |         86 |       0 |    0 |    328 |      0 |      0 |            0 |
|             U0                                                   |                                                                        sync_reset__167 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                          |                                                              axis128_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             (detect_eof.detect_frame_done0)                      |                                                              axis128_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_resetn__37 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                       buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           U0                                                     |                                                    buffer_table_ram_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|             inst_blk_mem_gen                                     |                                              buffer_table_ram_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen               |                                                       buffer_table_ram_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|                 valid.cstr                                       |                                              buffer_table_ram_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U5                                                       |                                                                        flow_controller |         80 |         80 |       0 |    0 |     94 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                        flow_controller |         79 |         79 |       0 |    0 |     88 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__28 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                                        double_sync__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                                                        double_sync__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                                      shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                                 axis128_hder_extractor |         30 |         30 |       0 |    0 |     31 |      0 |      0 |            0 |
|           (U8)                                                   |                                                                 axis128_hder_extractor |         30 |         30 |       0 |    0 |     29 |      0 |      0 |            0 |
|           r0                                                     |                                                                        sync_reset__149 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                  t_axi4_stream128_fifo__parameterized5 |         70 |         67 |       0 |    3 |    144 |      3 |      0 |            0 |
|           (U9)                                                   |                                                  t_axi4_stream128_fifo__parameterized5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d128.t_axi4_stream128_afifo_d128_inst             |                                                            t_axi4_stream128_afifo_d128 |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|             U0                                                   |                                     t_axi4_stream128_afifo_d128_fifo_generator_v13_2_3 |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|               inst_fifo_gen                                      |                               t_axi4_stream128_afifo_d128_fifo_generator_v13_2_3_synth |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                         t_axi4_stream128_afifo_d128_fifo_generator_top |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|       U5                                                         |                                                          t_axi4_stream_wr64_rd128_fifo |         30 |         30 |       0 |    0 |     30 |      2 |      0 |            0 |
|         (U5)                                                     |                                                          t_axi4_stream_wr64_rd128_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd128_d32.fwft_sfifo_wr66_rd132_d32_inst       |                                                              fwft_sfifo_wr66_rd132_d32 |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|           U0                                                     |                                       fwft_sfifo_wr66_rd132_d32_fifo_generator_v13_2_3 |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|             inst_fifo_gen                                        |                                 fwft_sfifo_wr66_rd132_d32_fifo_generator_v13_2_3_synth |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|               gconvfifo.rf                                       |                                           fwft_sfifo_wr66_rd132_d32_fifo_generator_top |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|                 grf.rf                                           |                                       fwft_sfifo_wr66_rd132_d32_fifo_generator_ramfifo |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|       U6                                                         |                                                          t_axi4_stream_wr128_rd64_fifo |         31 |         31 |       0 |    0 |     34 |      2 |      0 |            0 |
|         (U6)                                                     |                                                          t_axi4_stream_wr128_rd64_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr128_rd64_d32.fwft_sfifo_wr132_rd66_d32_inst       |                                                              fwft_sfifo_wr132_rd66_d32 |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|           U0                                                     |                                       fwft_sfifo_wr132_rd66_d32_fifo_generator_v13_2_3 |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|             inst_fifo_gen                                        |                                 fwft_sfifo_wr132_rd66_d32_fifo_generator_v13_2_3_synth |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|               gconvfifo.rf                                       |                                           fwft_sfifo_wr132_rd66_d32_fifo_generator_top |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|                 grf.rf                                           |                                       fwft_sfifo_wr132_rd66_d32_fifo_generator_ramfifo |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|       U7                                                         |                                                                            moi_handler |         26 |         26 |       0 |    0 |     31 |      0 |      0 |            0 |
|         U10                                                      |                                                                    moi_source_selector |          4 |          4 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U10)                                                  |                                                                    moi_source_selector |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__148 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                        double_sync__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                                                           moi_flag_gen |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U6)                                                   |                                                                           moi_flag_gen |         20 |         20 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__147 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                        double_sync__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                         gh_edge_det__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                         gh_edge_det__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                       axis64_hole_sync |         41 |         41 |       0 |    0 |    140 |      0 |      0 |            0 |
|         (U9)                                                     |                                                                       axis64_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__146 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                          axis64_reg__1 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                          axis64_reg__1 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__162 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U3                                                           |                                                                            axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U4                                                           |                                                                            FrameBuffer |        403 |        400 |       0 |    3 |    939 |      2 |      0 |            0 |
|       U7                                                         |                                                                        ext_buff_switch |        278 |        278 |       0 |    0 |    543 |      0 |      0 |            0 |
|         (U7)                                                     |                                                                        ext_buff_switch |        136 |        136 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                                       |                                                                        sync_resetn__41 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                        double_sync__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.U7                                            |                                                                 axis128_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.U7)                                        |                                                                 axis128_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__29 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen_t.U5                                             |                                                                         axis128_reg__2 |         70 |         70 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (reg_gen_t.U5)                                         |                                                                         axis128_reg__2 |         70 |         70 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__166 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen_t.U6                                             |                                                                            axis128_reg |         69 |         69 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (reg_gen_t.U6)                                         |                                                                            axis128_reg |         69 |         69 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__150 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                         |                                                                      axis128_hole_sync |         75 |         75 |       0 |    0 |    271 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                      axis128_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__151 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                         axis128_reg__1 |         70 |         70 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                         axis128_reg__1 |         70 |         70 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__165 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                                              axis128_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                                              axis128_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__36 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                        axis128_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U9)                                                     |                                                                        axis128_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_resetn__35 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g1.U3                                                      |                                          t_axi4_stream_wr128_rd64_fifo__parameterized1 |         48 |         45 |       0 |    3 |    122 |      2 |      0 |            0 |
|         (g1.U3)                                                  |                                          t_axi4_stream_wr128_rd64_fifo__parameterized1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_wr128_rd64_d16.fwft_afifo_wr132_rd66_d16_inst       |                                                              fwft_afifo_wr132_rd66_d16 |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|           U0                                                     |                                       fwft_afifo_wr132_rd66_d16_fifo_generator_v13_2_3 |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|             inst_fifo_gen                                        |                                 fwft_afifo_wr132_rd66_d16_fifo_generator_v13_2_3_synth |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|               gconvfifo.rf                                       |                                           fwft_afifo_wr132_rd66_d16_fifo_generator_top |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|                 grf.rf                                           |                                       fwft_afifo_wr132_rd66_d16_fifo_generator_ramfifo |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|     U6                                                           |                                                                             adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U7                                                           |                                                                        adc_readout_top |        415 |        387 |      12 |   16 |    683 |      0 |      0 |            1 |
|       (U7)                                                       |                                                                        adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                    adc_readout_mb_intf |         20 |         20 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                    adc_readout_mb_intf |         20 |         20 |       0 |    0 |    173 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__159 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                           |                                                                        double_sync__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                            adc_readout |        344 |        316 |      12 |   16 |    399 |      0 |      0 |            1 |
|         (U2)                                                     |                                                                            adc_readout |        318 |        302 |       0 |   16 |    369 |      0 |      0 |            1 |
|         U1                                                       |                                                                        sync_reset__158 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                                       |                                                                         gh_edge_det__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_INT                                                 |                                                                        double_sync__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                            |                                                                          data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                                   |                                                                       gh_fifo_async_sr |         25 |         13 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                               |                                                                        double_sync__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                          ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                                     |                                                          ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__157 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                          ad798x_driver |         19 |         19 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                          ad798x_driver |         19 |         19 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__156 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     USB                                                          |                                                                               USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   FPA                                                            |                                                                           calcium_intf |      15932 |      15158 |       0 |  774 |  21500 |    126 |      3 |           46 |
|     (FPA)                                                        |                                                                           calcium_intf |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U1                                                           |                                                                    fpa_trig_controller |        154 |        154 |       0 |    0 |    104 |      0 |      0 |            0 |
|       (U1)                                                       |                                                                    fpa_trig_controller |        154 |        154 |       0 |    0 |     94 |      0 |      0 |            0 |
|       U1A                                                        |                                                                        sync_reset__250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                        double_sync__71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                                        double_sync__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                                                        double_sync__73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1F                                                        |                                                                        double_sync__78 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                                          |                                                                        calcium_io_intf |         90 |         90 |       0 |    0 |     94 |      0 |      0 |            0 |
|       (U19)                                                      |                                                                        calcium_io_intf |         90 |         90 |       0 |    0 |     92 |      0 |      0 |            0 |
|       U1                                                         |                                                                        sync_reset__220 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                           |                                                                     fpa_intf_sequencer |         25 |         25 |       0 |    0 |     36 |      0 |      0 |            0 |
|       (U2)                                                       |                                                                     fpa_intf_sequencer |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U1A                                                        |                                                                        sync_reset__251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                        double_sync__79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                                        double_sync__80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                                                        double_sync__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U20                                                          |                                                                       calcium_services |        933 |        928 |       0 |    5 |    802 |      0 |      1 |            2 |
|       U1                                                         |                                                                     spi_mux_ctler_sadc |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                     spi_mux_ctler_sadc |          8 |          8 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__273 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                    adc_brd_switch_ctrl |        100 |        100 |       0 |    0 |    111 |      0 |      1 |            0 |
|         (U3)                                                     |                                                                    adc_brd_switch_ctrl |         21 |         21 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__272 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                            Clk_Divider |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U3                                                       |                                                                      LL8_ext_to_spi_tx |         65 |         65 |       0 |    0 |     69 |      0 |      1 |            0 |
|           (U3)                                                   |                                                                      LL8_ext_to_spi_tx |         38 |         38 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                              fwft_sfifo_w3_d16_HD18279 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                       fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD18280 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                 fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD18281 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                           fwft_sfifo_w3_d16_fifo_generator_top_HD18282 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U4                                                         |                                                                    monitoring_adc_ctrl |        415 |        412 |       0 |    3 |    245 |      0 |      0 |            2 |
|         (U4)                                                     |                                                                    monitoring_adc_ctrl |        251 |        251 |       0 |    0 |     99 |      0 |      0 |            2 |
|         U1                                                       |                                                                        sync_reset__270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                                          signal_filter |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                                       |                                                                         ads1118_driver |        111 |        110 |       0 |    1 |     99 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                         ads1118_driver |        111 |        110 |       0 |    1 |     97 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                                      |                                                                         Clk_Divider__1 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|         UcB                                                      |                                                            Clk_Divider__parameterized2 |         26 |         26 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U6                                                         |                                                                      ddc_brd_id_reader |        269 |        267 |       0 |    2 |    268 |      0 |      0 |            0 |
|         (U6)                                                     |                                                                      ddc_brd_id_reader |          3 |          3 |       0 |    0 |     24 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                                       signal_filter__1 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                                       |                                                                          brd_id_reader |        253 |        253 |       0 |    0 |    230 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                          brd_id_reader |        225 |        225 |       0 |    0 |    199 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__267 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                            Clk_Divider__parameterized4 |         28 |         28 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U7                                                         |                                                                        reset_extension |         11 |         11 |       0 |    0 |     32 |      0 |      0 |            0 |
|       U8                                                         |                                                                  calcium_services_ctrl |        130 |        130 |       0 |    0 |    138 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                  calcium_services_ctrl |        130 |        130 |       0 |    0 |    136 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U23                                                          |                                                                    frm_in_progress_gen |         14 |         14 |       0 |    0 |     16 |      0 |      0 |            0 |
|       (U23)                                                      |                                                                    frm_in_progress_gen |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|       U1                                                         |                                                                        sync_reset__231 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                        double_sync__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U24                                                          |                                                                 fpa_trig_precontroller |         33 |         33 |       0 |    0 |     54 |      0 |      0 |            0 |
|       (U24)                                                      |                                                                 fpa_trig_precontroller |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|       U0A                                                        |                                                          gh_stretch__parameterized8__1 |          9 |          9 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U0B                                                        |                                                             gh_stretch__parameterized8 |          9 |          9 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1A                                                        |                                                                        sync_reset__230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                        double_sync__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                                        double_sync__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                                                        double_sync__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1E                                                        |                                                            double_sync__parameterized4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U25                                                          |                                                                      axil32_addr_demux |        113 |        113 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U26                                                          |                                                                       calcium_clks_gen |       1116 |       1116 |       0 |    0 |   1505 |      0 |      0 |            0 |
|       (U26)                                                      |                                                                       calcium_clks_gen |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1A                                                        |                                                                     rst_conditioner__1 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U1A)                                                    |                                                                     rst_conditioner__1 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__246 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                     calciumD_clks_mmcm |       1099 |       1099 |       0 |    0 |   1486 |      0 |      0 |            0 |
|         inst                                                     |                                   calciumD_clks_mmcm_calciumD_clks_mmcm_axi_clk_config |       1099 |       1099 |       0 |    0 |   1486 |      0 |      0 |            0 |
|           (inst)                                                 |                                   calciumD_clks_mmcm_calciumD_clks_mmcm_axi_clk_config |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           AXI_LITE_IPIF_I                                        |                                    calciumD_clks_mmcm_calciumD_clks_mmcm_axi_lite_ipif |        156 |        156 |       0 |    0 |     71 |      0 |      0 |            0 |
|             I_SLAVE_ATTACHMENT                                   |                                 calciumD_clks_mmcm_calciumD_clks_mmcm_slave_attachment |        156 |        156 |       0 |    0 |     71 |      0 |      0 |            0 |
|               (I_SLAVE_ATTACHMENT)                               |                                 calciumD_clks_mmcm_calciumD_clks_mmcm_slave_attachment |         54 |         54 |       0 |    0 |     61 |      0 |      0 |            0 |
|               I_DECODER                                          |                                  calciumD_clks_mmcm_calciumD_clks_mmcm_address_decoder |        102 |        102 |       0 |    0 |     10 |      0 |      0 |            0 |
|           CLK_CORE_DRP_I                                         |                                      calciumD_clks_mmcm_calciumD_clks_mmcm_clk_wiz_drp |        935 |        935 |       0 |    0 |   1388 |      0 |      0 |            0 |
|             (CLK_CORE_DRP_I)                                     |                                      calciumD_clks_mmcm_calciumD_clks_mmcm_clk_wiz_drp |        326 |        326 |       0 |    0 |   1124 |      0 |      0 |            0 |
|             clk_inst                                             |                                          calciumD_clks_mmcm_calciumD_clks_mmcm_clk_wiz |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             mmcm_drp_inst                                        |                                         calciumD_clks_mmcm_calciumD_clks_mmcm_mmcm_drp |        608 |        608 |       0 |    0 |    264 |      0 |      0 |            0 |
|           SOFT_RESET_I                                           |                                       calciumD_clks_mmcm_calciumD_clks_mmcm_soft_reset |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|     U33                                                          |                                          t_axi4_stream_wr64_rd128_fifo__parameterized1 |         81 |         78 |       0 |    3 |    192 |      2 |      0 |            0 |
|       (U33)                                                      |                                          t_axi4_stream_wr64_rd128_fifo__parameterized1 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_wr64_rd128_d512.fwft_afifo_wr66_rd132_d512_inst       |                                                             fwft_afifo_wr66_rd132_d512 |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|         U0                                                       |                                      fwft_afifo_wr66_rd132_d512_fifo_generator_v13_2_3 |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|           inst_fifo_gen                                          |                                fwft_afifo_wr66_rd132_d512_fifo_generator_v13_2_3_synth |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|             gconvfifo.rf                                         |                                          fwft_afifo_wr66_rd132_d512_fifo_generator_top |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|               grf.rf                                             |                                      fwft_afifo_wr66_rd132_d512_fifo_generator_ramfifo |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|                 gntv_or_sync_fifo.gcx.clkx                       |                                                 fwft_afifo_wr66_rd132_d512_clk_x_pntrs |         28 |         28 |       0 |    0 |     96 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.rd                         |                                                    fwft_afifo_wr66_rd132_d512_rd_logic |         23 |         23 |       0 |    0 |     26 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.wr                         |                                                    fwft_afifo_wr66_rd132_d512_wr_logic |         13 |         13 |       0 |    0 |     29 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.mem                            |                                                      fwft_afifo_wr66_rd132_d512_memory |         10 |          7 |       0 |    3 |      8 |      2 |      0 |            0 |
|                 rstblk                                           |                                           fwft_afifo_wr66_rd132_d512_reset_blk_ramfifo |          4 |          4 |       0 |    0 |     32 |      0 |      0 |            0 |
|     U4                                                           |                                                                    calcium_mblaze_intf |        444 |        442 |       0 |    2 |   2088 |      0 |      0 |           11 |
|       (U4)                                                       |                                                                    calcium_mblaze_intf |        444 |        442 |       0 |    2 |   2084 |      0 |      0 |           11 |
|       U1                                                         |                                                                        sync_reset__252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                        double_sync__82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                           |                                                                      calcium_hw_driver |        928 |        926 |       0 |    2 |   1830 |      0 |      2 |            0 |
|       (U5)                                                       |                                                                      calcium_hw_driver |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                 calcium_int_signal_gen |        238 |        238 |       0 |    0 |    154 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                 calcium_int_signal_gen |        238 |        238 |       0 |    0 |    152 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__265 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                    calcium_prog_ctrler |        255 |        253 |       0 |    2 |    338 |      0 |      1 |            0 |
|         (U2)                                                     |                                                                    calcium_prog_ctrler |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                            Clk_Divider__parameterized6 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U2                                                       |                                                                       axil32_to_native |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                       axil32_to_native |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                        sync_reset__264 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                       calcium_prog_mem |         19 |         17 |       0 |    2 |     44 |      0 |      1 |            0 |
|           (U3)                                                   |                                                                       calcium_prog_mem |         11 |         11 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                                        sync_reset__263 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                      calciumD_prog_ram |          8 |          6 |       0 |    2 |     12 |      0 |      1 |            0 |
|             U0                                                   |                                                   calciumD_prog_ram_blk_mem_gen_v8_4_2 |          8 |          6 |       0 |    2 |     12 |      0 |      1 |            0 |
|               inst_blk_mem_gen                                   |                                             calciumD_prog_ram_blk_mem_gen_v8_4_2_synth |          8 |          6 |       0 |    2 |     12 |      0 |      1 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen             |                                                      calciumD_prog_ram_blk_mem_gen_top |          8 |          6 |       0 |    2 |     12 |      0 |      1 |            0 |
|         U4                                                       |                                                               calcium_prog_ctrler_core |        175 |        175 |       0 |    0 |    221 |      0 |      0 |            0 |
|           (U4)                                                   |                                                               calcium_prog_ctrler_core |        171 |        171 |       0 |    0 |    199 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                    |                                                                         gh_binary2gray |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2B                                                    |                                                     double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3A                                                    |                                                                        double_sync__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3B                                                    |                                                                            double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                                calcium_prog_spi_driver |         49 |         49 |       0 |    0 |     57 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                calcium_prog_spi_driver |         49 |         49 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                       fleG_prog_ctrler |        266 |        266 |       0 |    0 |    336 |      0 |      1 |            0 |
|         (U3)                                                     |                                                                       fleG_prog_ctrler |          7 |          7 |       0 |    0 |     11 |      0 |      0 |            0 |
|         U1                                                       |                                                                          ad5648_driver |         17 |         17 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                          ad5648_driver |         17 |         17 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__259 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                 fleg_prog_ctler_kernel |        154 |        154 |       0 |    0 |    176 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                 fleg_prog_ctler_kernel |        154 |        154 |       0 |    0 |    174 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                    fleG_dac_spi_feeder |         22 |         22 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                    fleG_dac_spi_feeder |         22 |         22 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                      LL8_ext_to_spi_tx__parameterized1 |         66 |         66 |       0 |    0 |     77 |      0 |      1 |            0 |
|           (U4)                                                   |                                                      LL8_ext_to_spi_tx__parameterized1 |         40 |         40 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                      fwft_sfifo_w3_d16 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                               fwft_sfifo_w3_d16_fifo_generator_v13_2_3 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                         fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                   fwft_sfifo_w3_d16_fifo_generator_top |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U4                                                         |                                                                  afpa_hw_driver_ctrler |        168 |        168 |       0 |    0 |   1002 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                  afpa_hw_driver_ctrler |        168 |        168 |       0 |    0 |    992 |      0 |      0 |            0 |
|         U1A                                                      |                                                                        sync_reset__255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                        double_sync__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                        double_sync__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                      |                                                                        double_sync__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1E                                                      |                                                                        double_sync__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U6                                                           |                                                                         fpa_status_gen |        673 |        673 |       0 |    0 |     75 |      0 |      0 |            0 |
|       (U6)                                                       |                                                                         fpa_status_gen |        673 |        673 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U1A                                                        |                                                                        sync_reset__253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                        sync_reset__254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                                        double_sync__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U7                                                           |                                                                    fpa_watchdog_module |        270 |        270 |       0 |    0 |    526 |      0 |      0 |            0 |
|       (U7)                                                       |                                                                    fpa_watchdog_module |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                        edge_counter__1 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                        edge_counter__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__242 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        double_sync__74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                                        edge_counter__2 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                    |                                                                        edge_counter__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        double_sync__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                        edge_counter__3 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                        edge_counter__3 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__244 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        double_sync__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                        |                                                                        double_sync__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                        |                                                                        double_sync__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                        edge_counter__4 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                        edge_counter__4 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        double_sync__77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                   fpa_data_cnt_min_max |         44 |         44 |       0 |    0 |    137 |      0 |      0 |            0 |
|         U1                                                       |                                                                           fpa_data_cnt |          4 |          4 |       0 |    0 |     41 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                           fpa_data_cnt |          4 |          4 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                       fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     96 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                       fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     94 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__227 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                                                           edge_counter |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U5)                                                     |                                                                           edge_counter |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__226 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        double_sync__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                             trig_delay |        106 |        106 |       0 |    0 |    141 |      0 |      0 |            0 |
|         (U7)                                                     |                                                                             trig_delay |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                      delay_measurement |          8 |          8 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                      delay_measurement |          6 |          6 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                        gh_edge_det__17 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U3                                                     |                                                                            gh_edge_det |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U3                                                       |                                                                        sync_reset__225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                           min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                           min_max_ctrl |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                         |                                                                            trig_period |        103 |        103 |       0 |    0 |    139 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                            trig_period |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                        period_duration |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                        period_duration |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                        sync_reset__223 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                       min_max_ctrl__10 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                       min_max_ctrl__10 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                        sync_reset__241 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U9                                                           |                                                                      calcium_data_ctrl |      11057 |      10295 |       0 |  762 |  14178 |    124 |      0 |           33 |
|       (U9)                                                       |                                                                      calcium_data_ctrl |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                   calcium_rx_data_fifo |        102 |         99 |       0 |    3 |    363 |      3 |      0 |            0 |
|         (U1)                                                     |                                                                   calcium_rx_data_fifo |         39 |         39 |       0 |    0 |    215 |      0 |      0 |            0 |
|         U1A                                                      |                                                                        rst_conditioner |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1A)                                                  |                                                                        rst_conditioner |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                        sync_reset__239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                        sync_reset__240 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                                        double_sync__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                              fwft_afifo_wr192_rd96_d16 |         47 |         44 |       0 |    3 |    123 |      3 |      0 |            0 |
|           U0                                                     |                                       fwft_afifo_wr192_rd96_d16_fifo_generator_v13_2_3 |         47 |         44 |       0 |    3 |    123 |      3 |      0 |            0 |
|             inst_fifo_gen                                        |                                 fwft_afifo_wr192_rd96_d16_fifo_generator_v13_2_3_synth |         47 |         44 |       0 |    3 |    123 |      3 |      0 |            0 |
|               gconvfifo.rf                                       |                                           fwft_afifo_wr192_rd96_d16_fifo_generator_top |         47 |         44 |       0 |    3 |    123 |      3 |      0 |            0 |
|                 grf.rf                                           |                                       fwft_afifo_wr192_rd96_d16_fifo_generator_ramfifo |         47 |         44 |       0 |    3 |    123 |      3 |      0 |            0 |
|       U2                                                         |                                                                  calcium_diag_data_gen |        233 |        233 |       0 |    0 |    224 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                  calcium_diag_data_gen |        138 |        138 |       0 |    0 |    144 |      0 |      0 |            0 |
|         U0                                                       |                                                                        sync_reset__238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                      fpa_diag_line_gen |         65 |         65 |       0 |    0 |     47 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                      fpa_diag_line_gen |         65 |         65 |       0 |    0 |     45 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                           Clk_Divider__parameterized10 |         29 |         29 |       0 |    0 |     30 |      0 |      0 |            0 |
|         genA.U1                                                  |                                                            Clk_Divider__parameterized8 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U3                                                         |                                                                       calcium_flow_mux |        103 |        103 |       0 |    0 |    100 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                       calcium_flow_mux |        103 |        103 |       0 |    0 |     98 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                calcium_data_dispatcher |         98 |         98 |       0 |    0 |    477 |      1 |      0 |            0 |
|         (U4)                                                     |                                                                calcium_data_dispatcher |         73 |         73 |       0 |    0 |    446 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                     fwft_sfifo_w72_d16 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|           U0                                                     |                                              fwft_sfifo_w72_d16_fifo_generator_v13_2_3 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                        fwft_sfifo_w72_d16_fifo_generator_v13_2_3_synth |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                                  fwft_sfifo_w72_d16_fifo_generator_top |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|                 grf.rf                                           |                                              fwft_sfifo_w72_d16_fifo_generator_ramfifo |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|       U5                                                         |                                                                         kpix_recombine |       1646 |       1646 |       0 |    0 |    695 |    120 |      0 |            5 |
|         U1                                                       |                                                                       kpix_dlypipeline |          0 |          0 |       0 |    0 |    188 |      0 |      0 |            0 |
|         U2                                                       |                                                                          kpix_bramaddr |         28 |         28 |       0 |    0 |     35 |      0 |      0 |            1 |
|         U3                                                       |                                                                          kpix_bramctrl |         29 |         29 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U4                                                       |                                                                       kpix_bramwrapper |       1403 |       1403 |       0 |    0 |     74 |    120 |      0 |            0 |
|           (U4)                                                   |                                                                       kpix_bramwrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           xpm_memory_sdpram_inst                                 |                                                                      xpm_memory_sdpram |       1403 |       1403 |       0 |    0 |     74 |    120 |      0 |            0 |
|             xpm_memory_base_inst                                 |                                                                        xpm_memory_base |       1403 |       1403 |       0 |    0 |     74 |    120 |      0 |            0 |
|         U5                                                       |                                                                         kpix_pixelbldr |        186 |        186 |       0 |    0 |    376 |      0 |      0 |            4 |
|         U9                                                       |                                                                        sync_reset__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                                                 calcium_quad_to_axis32 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U6)                                                     |                                                                 calcium_quad_to_axis32 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                        sync_reset__233 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                               calcium_data_compression |       8870 |       8111 |       0 |  759 |  12316 |      0 |      0 |           28 |
|         (U7)                                                     |                                                               calcium_data_compression |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         g0[1].U1                                                 |                                               calcium_data_compression_core__xdcDup__1 |       2195 |       2005 |       0 |  190 |   3041 |      0 |      0 |            7 |
|           (g0[1].U1)                                             |                                               calcium_data_compression_core__xdcDup__1 |         63 |         63 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                            sync_resetn |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                             fi32_axis_power__parameterized1__xdcDup__1 |       2132 |       1942 |       0 |  190 |   3031 |      0 |      0 |            7 |
|             U2                                                   |                                                             fp32_axis_power__xdcDup__7 |       1800 |       1633 |       0 |  167 |   2411 |      0 |      0 |            7 |
|               (U2)                                               |                                                             fp32_axis_power__xdcDup__7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                 |                                                               fp32_axis_log__xdcDup__7 |        763 |        695 |       0 |   68 |   1252 |      0 |      0 |            4 |
|                 U1                                               |                                                               ip_fp32_axis_log_HD14548 |        763 |        695 |       0 |   68 |   1252 |      0 |      0 |            4 |
|               U2                                                 |                                                             fp32_axis_mult__xdcDup__43 |        161 |        129 |       0 |   32 |    369 |      0 |      0 |            2 |
|                 (U2)                                             |                                                             fp32_axis_mult__xdcDup__43 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 U1                                               |                                                                ip_fp32_axis_mult_HD656 |        161 |        129 |       0 |   32 |    366 |      0 |      0 |            2 |
|               U3                                                 |                                                               fp32_axis_exp__xdcDup__7 |        871 |        804 |       0 |   67 |    755 |      0 |      0 |            1 |
|                 U1                                               |                                                               ip_fp32_axis_exp_HD16393 |        871 |        804 |       0 |   67 |    755 |      0 |      0 |            1 |
|               U4                                                 |                                                                       sync_native2axis |          4 |          4 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 (U4)                                             |                                                                       sync_native2axis |          4 |          4 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 sync_resetn_inst                                 |                                                                        sync_resetn__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             g0.U1                                                |                                             axis_fi32tofp32__parameterized9__xdcDup__3 |        170 |        151 |       0 |   19 |    318 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis_fi32tofp32_HD4566 |        170 |        151 |       0 |   19 |    318 |      0 |      0 |            0 |
|                 U0                                               |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD4567 |        170 |        151 |       0 |   19 |    318 |      0 |      0 |            0 |
|             g2.U3                                                |                                                             axis_fp32tofi32__xdcDup__7 |        163 |        159 |       0 |    4 |    302 |      0 |      0 |            0 |
|               round_case_gen.U2                                  |                                                       axis_fp32tofi32round__xdcDup__15 |        163 |        159 |       0 |    4 |    302 |      0 |      0 |            0 |
|                 U1                                               |                                                             ip_axis_fp32tofi32_HD12833 |        163 |        159 |       0 |    4 |    302 |      0 |      0 |            0 |
|         g0[1].U2                                                 |                                                      axis_fi32tou16__parameterized3__1 |         21 |         21 |       0 |    0 |     38 |      0 |      0 |            0 |
|           (g0[1].U2)                                             |                                                      axis_fi32tou16__parameterized3__1 |         21 |         21 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__247 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[2].U1                                                 |                                               calcium_data_compression_core__xdcDup__2 |       2198 |       2007 |       0 |  191 |   3041 |      0 |      0 |            7 |
|           (g0[2].U1)                                             |                                               calcium_data_compression_core__xdcDup__2 |         63 |         63 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                             fi32_axis_power__parameterized1__xdcDup__2 |       2135 |       1944 |       0 |  191 |   3031 |      0 |      0 |            7 |
|             U2                                                   |                                                             fp32_axis_power__xdcDup__8 |       1802 |       1634 |       0 |  168 |   2411 |      0 |      0 |            7 |
|               (U2)                                               |                                                             fp32_axis_power__xdcDup__8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                 |                                                               fp32_axis_log__xdcDup__8 |        763 |        695 |       0 |   68 |   1252 |      0 |      0 |            4 |
|                 U1                                               |                                                               ip_fp32_axis_log_HD14752 |        763 |        695 |       0 |   68 |   1252 |      0 |      0 |            4 |
|               U2                                                 |                                                             fp32_axis_mult__xdcDup__44 |        162 |        129 |       0 |   33 |    369 |      0 |      0 |            2 |
|                 (U2)                                             |                                                             fp32_axis_mult__xdcDup__44 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 U1                                               |                                                                ip_fp32_axis_mult_HD735 |        162 |        129 |       0 |   33 |    366 |      0 |      0 |            2 |
|               U3                                                 |                                                               fp32_axis_exp__xdcDup__8 |        871 |        804 |       0 |   67 |    755 |      0 |      0 |            1 |
|                 U1                                               |                                                               ip_fp32_axis_exp_HD16541 |        871 |        804 |       0 |   67 |    755 |      0 |      0 |            1 |
|               U4                                                 |                                                                   sync_native2axis__18 |          4 |          4 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 (U4)                                             |                                                                   sync_native2axis__18 |          4 |          4 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 sync_resetn_inst                                 |                                                                        sync_resetn__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             g0.U1                                                |                                             axis_fi32tofp32__parameterized9__xdcDup__4 |        170 |        151 |       0 |   19 |    318 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis_fi32tofp32_HD4631 |        170 |        151 |       0 |   19 |    318 |      0 |      0 |            0 |
|                 U0                                               |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD4632 |        170 |        151 |       0 |   19 |    318 |      0 |      0 |            0 |
|             g2.U3                                                |                                                             axis_fp32tofi32__xdcDup__8 |        163 |        159 |       0 |    4 |    302 |      0 |      0 |            0 |
|               round_case_gen.U2                                  |                                                       axis_fp32tofi32round__xdcDup__16 |        163 |        159 |       0 |    4 |    302 |      0 |      0 |            0 |
|                 U1                                               |                                                             ip_axis_fp32tofi32_HD12897 |        163 |        159 |       0 |    4 |    302 |      0 |      0 |            0 |
|         g0[2].U2                                                 |                                                      axis_fi32tou16__parameterized3__2 |         21 |         21 |       0 |    0 |     38 |      0 |      0 |            0 |
|           (g0[2].U2)                                             |                                                      axis_fi32tou16__parameterized3__2 |         21 |         21 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[3].U1                                                 |                                               calcium_data_compression_core__xdcDup__3 |       2196 |       2007 |       0 |  189 |   3041 |      0 |      0 |            7 |
|           (g0[3].U1)                                             |                                               calcium_data_compression_core__xdcDup__3 |         63 |         63 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                             fi32_axis_power__parameterized1__xdcDup__3 |       2133 |       1944 |       0 |  189 |   3031 |      0 |      0 |            7 |
|             U2                                                   |                                                             fp32_axis_power__xdcDup__9 |       1801 |       1634 |       0 |  167 |   2411 |      0 |      0 |            7 |
|               (U2)                                               |                                                             fp32_axis_power__xdcDup__9 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                 |                                                               fp32_axis_log__xdcDup__9 |        763 |        695 |       0 |   68 |   1252 |      0 |      0 |            4 |
|                 U1                                               |                                                               ip_fp32_axis_log_HD14956 |        763 |        695 |       0 |   68 |   1252 |      0 |      0 |            4 |
|               U2                                                 |                                                             fp32_axis_mult__xdcDup__45 |        161 |        129 |       0 |   32 |    369 |      0 |      0 |            2 |
|                 (U2)                                             |                                                             fp32_axis_mult__xdcDup__45 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 U1                                               |                                                                ip_fp32_axis_mult_HD814 |        161 |        129 |       0 |   32 |    366 |      0 |      0 |            2 |
|               U3                                                 |                                                               fp32_axis_exp__xdcDup__9 |        871 |        804 |       0 |   67 |    755 |      0 |      0 |            1 |
|                 U1                                               |                                                               ip_fp32_axis_exp_HD16689 |        871 |        804 |       0 |   67 |    755 |      0 |      0 |            1 |
|               U4                                                 |                                                                   sync_native2axis__17 |          4 |          4 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 (U4)                                             |                                                                   sync_native2axis__17 |          4 |          4 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 sync_resetn_inst                                 |                                                                        sync_resetn__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             g0.U1                                                |                                             axis_fi32tofp32__parameterized9__xdcDup__5 |        170 |        151 |       0 |   19 |    318 |      0 |      0 |            0 |
|               U1                                                 |                                                              ip_axis_fi32tofp32_HD4696 |        170 |        151 |       0 |   19 |    318 |      0 |      0 |            0 |
|                 U0                                               |                                        ip_axis_fi32tofp32_floating_point_v7_1_7_HD4697 |        170 |        151 |       0 |   19 |    318 |      0 |      0 |            0 |
|             g2.U3                                                |                                                             axis_fp32tofi32__xdcDup__9 |        162 |        159 |       0 |    3 |    302 |      0 |      0 |            0 |
|               round_case_gen.U2                                  |                                                       axis_fp32tofi32round__xdcDup__17 |        162 |        159 |       0 |    3 |    302 |      0 |      0 |            0 |
|                 U1                                               |                                                             ip_axis_fp32tofi32_HD12961 |        162 |        159 |       0 |    3 |    302 |      0 |      0 |            0 |
|         g0[3].U2                                                 |                                                      axis_fi32tou16__parameterized3__3 |         21 |         21 |       0 |    0 |     38 |      0 |      0 |            0 |
|           (g0[3].U2)                                             |                                                      axis_fi32tou16__parameterized3__3 |         21 |         21 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[4].U1                                                 |                                                          calcium_data_compression_core |       2194 |       2005 |       0 |  189 |   3041 |      0 |      0 |            7 |
|           (g0[4].U1)                                             |                                                          calcium_data_compression_core |         63 |         63 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_resetn__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                        fi32_axis_power__parameterized1 |       2131 |       1942 |       0 |  189 |   3031 |      0 |      0 |            7 |
|             U2                                                   |                                                                        fp32_axis_power |       1799 |       1633 |       0 |  166 |   2411 |      0 |      0 |            7 |
|               (U2)                                               |                                                                        fp32_axis_power |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                 |                                                                          fp32_axis_log |        762 |        694 |       0 |   68 |   1252 |      0 |      0 |            4 |
|                 U1                                               |                                                                       ip_fp32_axis_log |        762 |        694 |       0 |   68 |   1252 |      0 |      0 |            4 |
|               U2                                                 |                                                                         fp32_axis_mult |        160 |        129 |       0 |   31 |    369 |      0 |      0 |            2 |
|                 (U2)                                             |                                                                         fp32_axis_mult |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 U1                                               |                                                                      ip_fp32_axis_mult |        160 |        129 |       0 |   31 |    366 |      0 |      0 |            2 |
|               U3                                                 |                                                                          fp32_axis_exp |        871 |        804 |       0 |   67 |    755 |      0 |      0 |            1 |
|                 U1                                               |                                                                       ip_fp32_axis_exp |        871 |        804 |       0 |   67 |    755 |      0 |      0 |            1 |
|               U4                                                 |                                                                   sync_native2axis__16 |          4 |          4 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 (U4)                                             |                                                                   sync_native2axis__16 |          4 |          4 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 sync_resetn_inst                                 |                                                                        sync_resetn__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             g0.U1                                                |                                                        axis_fi32tofp32__parameterized9 |        170 |        151 |       0 |   19 |    318 |      0 |      0 |            0 |
|               U1                                                 |                                                                     ip_axis_fi32tofp32 |        170 |        151 |       0 |   19 |    318 |      0 |      0 |            0 |
|                 U0                                               |                                               ip_axis_fi32tofp32_floating_point_v7_1_7 |        170 |        151 |       0 |   19 |    318 |      0 |      0 |            0 |
|             g2.U3                                                |                                                                        axis_fp32tofi32 |        163 |        159 |       0 |    4 |    302 |      0 |      0 |            0 |
|               round_case_gen.U2                                  |                                                                   axis_fp32tofi32round |        163 |        159 |       0 |    4 |    302 |      0 |      0 |            0 |
|                 U1                                               |                                                                     ip_axis_fp32tofi32 |        163 |        159 |       0 |    4 |    302 |      0 |      0 |            0 |
|         g0[4].U2                                                 |                                                         axis_fi32tou16__parameterized3 |         21 |         21 |       0 |    0 |     38 |      0 |      0 |            0 |
|           (g0[4].U2)                                             |                                                         axis_fi32tou16__parameterized3 |         21 |         21 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                     |                                                                        sync_reset__232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                         |                                                                  axis16_combine_axis64 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                             |                                                                     nbits_receiver_nch |      16403 |      16403 |       0 |    0 |  19070 |      0 |      0 |            0 |
|     (U1)                                                         |                                                                     nbits_receiver_nch |        195 |        195 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U2                                                           |                                                               nbits_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U4                                                           |                                                                              dcm_reset |          9 |          9 |       0 |    0 |     26 |      0 |      0 |            0 |
|     g0[0].U7                                                     |                                                                     nbits_deserializer |       4053 |       4053 |       0 |    0 |   4761 |      0 |      0 |            0 |
|       (g0[0].U7)                                                 |                                                                     nbits_deserializer |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U10                                                        |                                                               iserdes_nbits_wrapper__1 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (U10)                                                    |                                                               iserdes_nbits_wrapper__1 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         iserdes_wrapper_inst                                     |                                                                     iserdes_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                               nbits_delay_validator__1 |       3698 |       3698 |       0 |    0 |   4333 |      0 |      0 |            0 |
|         U2                                                       |                                                          nbits_delay_validator_core__1 |         70 |         70 |       0 |    0 |     61 |      0 |      0 |            0 |
|           (U2)                                                   |                                                          nbits_delay_validator_core__1 |         70 |         70 |       0 |    0 |     59 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__386 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[0].U1                                                 |                                                            clink_signals_validator__51 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__51 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__51 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__385 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__51 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__51 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__384 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[10].U1                                                |                                                            clink_signals_validator__41 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__41 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__41 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__365 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__41 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__41 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__364 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[11].U1                                                |                                                            clink_signals_validator__40 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__40 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__40 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__363 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__40 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__40 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__362 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[12].U1                                                |                                                            clink_signals_validator__39 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__39 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__39 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__361 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__39 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__39 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__360 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[13].U1                                                |                                                            clink_signals_validator__38 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__38 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__38 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__359 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__38 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__38 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__358 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[14].U1                                                |                                                            clink_signals_validator__37 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__37 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__37 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__37 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__37 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__356 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[15].U1                                                |                                                            clink_signals_validator__36 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__36 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__36 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__355 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__36 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__36 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__354 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[16].U1                                                |                                                            clink_signals_validator__35 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__35 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__35 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__353 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__35 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__35 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__352 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[17].U1                                                |                                                            clink_signals_validator__34 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__34 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__34 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__351 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__34 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__34 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__350 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[18].U1                                                |                                                            clink_signals_validator__33 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__33 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__33 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__349 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__33 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__33 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__348 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[19].U1                                                |                                                            clink_signals_validator__32 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__32 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__32 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__347 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__32 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__32 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__346 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[1].U1                                                 |                                                            clink_signals_validator__50 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__50 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__50 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__383 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__50 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__50 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__382 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[20].U1                                                |                                                            clink_signals_validator__31 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__31 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__31 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__345 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__31 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__31 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__344 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[21].U1                                                |                                                            clink_signals_validator__30 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__30 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__30 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__343 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__30 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__30 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__342 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[22].U1                                                |                                                            clink_signals_validator__29 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__29 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__29 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__341 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__29 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__29 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__340 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[23].U1                                                |                                                            clink_signals_validator__28 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__28 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__28 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__339 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__28 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__28 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__338 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[2].U1                                                 |                                                            clink_signals_validator__49 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__49 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__49 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__381 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__49 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__49 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__380 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[3].U1                                                 |                                                            clink_signals_validator__48 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__48 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__48 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__379 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__48 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__48 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__378 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[4].U1                                                 |                                                            clink_signals_validator__47 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__47 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__47 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__377 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__47 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__47 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__376 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[5].U1                                                 |                                                            clink_signals_validator__46 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__46 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__46 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__375 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__46 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__46 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__374 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[6].U1                                                 |                                                            clink_signals_validator__45 |        149 |        149 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__45 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__45 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__373 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__45 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__45 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__372 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[7].U1                                                 |                                                            clink_signals_validator__44 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__44 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__44 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__371 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__44 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__44 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__370 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[8].U1                                                 |                                                            clink_signals_validator__43 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__43 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__43 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__369 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__43 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__43 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__368 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[9].U1                                                 |                                                            clink_signals_validator__42 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__42 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__42 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__367 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__42 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__42 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__366 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U13                                                        |                                                                   nbits_calibration__1 |        189 |        189 |       0 |    0 |    154 |      0 |      0 |            0 |
|         (U13)                                                    |                                                                   nbits_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                    nbits_delay_ctrl__1 |        173 |        173 |       0 |    0 |    133 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    nbits_delay_ctrl__1 |        173 |        173 |       0 |    0 |    131 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__326 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                  nbits_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                  nbits_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__325 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                        |                                                            clink_signals_validator__25 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                       |                                                                 high_duration_meas__25 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                 high_duration_meas__25 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__324 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                             clink_validator_ctrler__25 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                   |                                                             clink_validator_ctrler__25 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__323 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                                                      idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U7                                                         |                                                                      idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                                         |                                                               iserdes_nbits_wrapper__2 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (U8)                                                     |                                                               iserdes_nbits_wrapper__2 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         iserdes_wrapper_inst                                     |                                                                     iserdes_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     g0[1].U7                                                     |                                                     nbits_deserializer__parameterized1 |       4048 |       4048 |       0 |    0 |   4761 |      0 |      0 |            0 |
|       (g0[1].U7)                                                 |                                                     nbits_deserializer__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U10                                                        |                                                               iserdes_nbits_wrapper__3 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (U10)                                                    |                                                               iserdes_nbits_wrapper__3 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         iserdes_wrapper_inst                                     |                                                                     iserdes_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                               nbits_delay_validator__2 |       3694 |       3694 |       0 |    0 |   4333 |      0 |      0 |            0 |
|         U2                                                       |                                                          nbits_delay_validator_core__2 |         70 |         70 |       0 |    0 |     61 |      0 |      0 |            0 |
|           (U2)                                                   |                                                          nbits_delay_validator_core__2 |         70 |         70 |       0 |    0 |     59 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__435 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[0].U1                                                 |                                                            clink_signals_validator__75 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__75 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__75 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__434 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__75 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__75 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__433 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[10].U1                                                |                                                            clink_signals_validator__65 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__65 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__65 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__414 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__65 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__65 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__413 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[11].U1                                                |                                                            clink_signals_validator__64 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__64 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__64 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__412 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__64 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__64 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__411 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[12].U1                                                |                                                            clink_signals_validator__63 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__63 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__63 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__410 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__63 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__63 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__409 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[13].U1                                                |                                                            clink_signals_validator__62 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__62 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__62 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__408 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__62 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__62 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__407 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[14].U1                                                |                                                            clink_signals_validator__61 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__61 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__61 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__406 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__61 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__61 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__405 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[15].U1                                                |                                                            clink_signals_validator__60 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__60 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__60 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__404 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__60 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__60 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__403 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[16].U1                                                |                                                            clink_signals_validator__59 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__59 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__59 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__402 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__59 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__59 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__401 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[17].U1                                                |                                                            clink_signals_validator__58 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__58 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__58 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__400 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__58 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__58 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__399 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[18].U1                                                |                                                            clink_signals_validator__57 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__57 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__57 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__398 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__57 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__57 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__397 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[19].U1                                                |                                                            clink_signals_validator__56 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__56 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__56 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__396 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__56 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__56 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__395 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[1].U1                                                 |                                                            clink_signals_validator__74 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__74 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__74 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__432 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__74 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__74 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__431 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[20].U1                                                |                                                            clink_signals_validator__55 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__55 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__55 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__394 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__55 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__55 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__393 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[21].U1                                                |                                                            clink_signals_validator__54 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__54 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__54 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__392 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__54 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__54 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__391 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[22].U1                                                |                                                            clink_signals_validator__53 |        149 |        149 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__53 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__53 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__390 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__53 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__53 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__389 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[23].U1                                                |                                                            clink_signals_validator__52 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__52 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__52 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__388 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__52 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__52 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__387 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[2].U1                                                 |                                                            clink_signals_validator__73 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__73 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__73 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__430 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__73 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__73 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__429 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[3].U1                                                 |                                                            clink_signals_validator__72 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__72 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__72 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__428 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__72 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__72 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__427 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[4].U1                                                 |                                                            clink_signals_validator__71 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__71 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__71 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__426 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__71 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__71 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__425 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[5].U1                                                 |                                                            clink_signals_validator__70 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__70 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__70 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__424 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__70 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__70 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__423 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[6].U1                                                 |                                                            clink_signals_validator__69 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__69 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__69 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__422 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__69 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__69 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__421 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[7].U1                                                 |                                                            clink_signals_validator__68 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__68 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__68 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__420 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__68 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__68 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__419 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[8].U1                                                 |                                                            clink_signals_validator__67 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__67 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__67 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__418 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__67 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__67 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__417 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[9].U1                                                 |                                                            clink_signals_validator__66 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__66 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__66 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__416 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__66 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__66 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__415 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U13                                                        |                                                                   nbits_calibration__2 |        189 |        189 |       0 |    0 |    154 |      0 |      0 |            0 |
|         (U13)                                                    |                                                                   nbits_calibration__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                    nbits_delay_ctrl__2 |        173 |        173 |       0 |    0 |    133 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    nbits_delay_ctrl__2 |        173 |        173 |       0 |    0 |    131 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__330 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                  nbits_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                  nbits_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__329 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                        |                                                            clink_signals_validator__26 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                       |                                                                 high_duration_meas__26 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                 high_duration_meas__26 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__328 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                             clink_validator_ctrler__26 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                   |                                                             clink_validator_ctrler__26 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__327 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                                                      idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U7                                                         |                                                                      idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                                         |                                                               iserdes_nbits_wrapper__4 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (U8)                                                     |                                                               iserdes_nbits_wrapper__4 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         iserdes_wrapper_inst                                     |                                                                     iserdes_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     g0[2].U7                                                     |                                                     nbits_deserializer__parameterized3 |       4048 |       4048 |       0 |    0 |   4761 |      0 |      0 |            0 |
|       (g0[2].U7)                                                 |                                                     nbits_deserializer__parameterized3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U10                                                        |                                                               iserdes_nbits_wrapper__5 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (U10)                                                    |                                                               iserdes_nbits_wrapper__5 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         iserdes_wrapper_inst                                     |                                                                     iserdes_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                               nbits_delay_validator__3 |       3694 |       3694 |       0 |    0 |   4333 |      0 |      0 |            0 |
|         U2                                                       |                                                          nbits_delay_validator_core__3 |         70 |         70 |       0 |    0 |     61 |      0 |      0 |            0 |
|           (U2)                                                   |                                                          nbits_delay_validator_core__3 |         70 |         70 |       0 |    0 |     59 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__484 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[0].U1                                                 |                                                            clink_signals_validator__99 |        149 |        149 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__99 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__99 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__483 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__99 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__99 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__482 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[10].U1                                                |                                                            clink_signals_validator__89 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__89 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__89 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__463 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__89 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__89 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__462 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[11].U1                                                |                                                            clink_signals_validator__88 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__88 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__88 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__461 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__88 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__88 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__460 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[12].U1                                                |                                                            clink_signals_validator__87 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__87 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__87 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__459 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__87 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__87 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__458 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[13].U1                                                |                                                            clink_signals_validator__86 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__86 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__86 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__457 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__86 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__86 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__456 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[14].U1                                                |                                                            clink_signals_validator__85 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__85 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__85 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__455 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__85 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__85 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__454 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[15].U1                                                |                                                            clink_signals_validator__84 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__84 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__84 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__453 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__84 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__84 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__452 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[16].U1                                                |                                                            clink_signals_validator__83 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__83 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__83 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__451 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__83 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__83 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__450 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[17].U1                                                |                                                            clink_signals_validator__82 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__82 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__82 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__449 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__82 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__82 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__448 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[18].U1                                                |                                                            clink_signals_validator__81 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__81 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__81 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__447 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__81 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__81 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__446 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[19].U1                                                |                                                            clink_signals_validator__80 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__80 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__80 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__445 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__80 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__80 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__444 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[1].U1                                                 |                                                            clink_signals_validator__98 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__98 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__98 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__481 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__98 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__98 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__480 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[20].U1                                                |                                                            clink_signals_validator__79 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__79 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__79 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__443 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__79 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__79 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__442 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[21].U1                                                |                                                            clink_signals_validator__78 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__78 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__78 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__441 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__78 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__78 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__440 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[22].U1                                                |                                                            clink_signals_validator__77 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__77 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__77 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__439 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__77 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__77 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__438 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[23].U1                                                |                                                            clink_signals_validator__76 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__76 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__76 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__437 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__76 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__76 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__436 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[2].U1                                                 |                                                            clink_signals_validator__97 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__97 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__97 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__479 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__97 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__97 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__478 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[3].U1                                                 |                                                            clink_signals_validator__96 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__96 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__96 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__477 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__96 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__96 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__476 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[4].U1                                                 |                                                            clink_signals_validator__95 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__95 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__95 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__475 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__95 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__95 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__474 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[5].U1                                                 |                                                            clink_signals_validator__94 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__94 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__94 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__473 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__94 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__94 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__472 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[6].U1                                                 |                                                            clink_signals_validator__93 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__93 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__93 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__471 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__93 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__93 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__470 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[7].U1                                                 |                                                            clink_signals_validator__92 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__92 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__92 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__469 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__92 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__92 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__468 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[8].U1                                                 |                                                            clink_signals_validator__91 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__91 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__91 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__467 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__91 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__91 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__466 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[9].U1                                                 |                                                            clink_signals_validator__90 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__90 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__90 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__465 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__90 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__90 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__464 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U13                                                        |                                                                   nbits_calibration__3 |        190 |        190 |       0 |    0 |    154 |      0 |      0 |            0 |
|         (U13)                                                    |                                                                   nbits_calibration__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                    nbits_delay_ctrl__3 |        174 |        174 |       0 |    0 |    133 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    nbits_delay_ctrl__3 |        174 |        174 |       0 |    0 |    131 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__334 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                  nbits_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                  nbits_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__333 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                        |                                                            clink_signals_validator__27 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                       |                                                                 high_duration_meas__27 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                 high_duration_meas__27 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__332 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                             clink_validator_ctrler__27 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                   |                                                             clink_validator_ctrler__27 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__331 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                                                      idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U7                                                         |                                                                      idelay_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                                         |                                                               iserdes_nbits_wrapper__6 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (U8)                                                     |                                                               iserdes_nbits_wrapper__6 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         iserdes_wrapper_inst                                     |                                                                     iserdes_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     g0[3].U7                                                     |                                                     nbits_deserializer__parameterized5 |       4055 |       4055 |       0 |    0 |   4761 |      0 |      0 |            0 |
|       (g0[3].U7)                                                 |                                                     nbits_deserializer__parameterized5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U10                                                        |                                                               iserdes_nbits_wrapper__7 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (U10)                                                    |                                                               iserdes_nbits_wrapper__7 |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         iserdes_wrapper_inst                                     |                                                                     iserdes_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                                  nbits_delay_validator |       3699 |       3699 |       0 |    0 |   4333 |      0 |      0 |            0 |
|         U2                                                       |                                                             nbits_delay_validator_core |         70 |         70 |       0 |    0 |     61 |      0 |      0 |            0 |
|           (U2)                                                   |                                                             nbits_delay_validator_core |         70 |         70 |       0 |    0 |     59 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__322 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[0].U1                                                 |                                                             clink_signals_validator__1 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                  high_duration_meas__1 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                  high_duration_meas__1 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                              clink_validator_ctrler__1 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                              clink_validator_ctrler__1 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__276 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[10].U1                                                |                                                            clink_signals_validator__11 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__11 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__11 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__11 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__11 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__296 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[11].U1                                                |                                                            clink_signals_validator__12 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__12 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__12 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__299 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__12 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__12 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__298 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[12].U1                                                |                                                            clink_signals_validator__13 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__13 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__13 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__301 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__13 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__13 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__300 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[13].U1                                                |                                                            clink_signals_validator__14 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__14 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__14 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__303 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__14 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__14 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__302 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[14].U1                                                |                                                            clink_signals_validator__15 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__15 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__15 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__305 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__15 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__15 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__304 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[15].U1                                                |                                                            clink_signals_validator__16 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__16 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__16 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__307 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__16 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__16 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__306 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[16].U1                                                |                                                            clink_signals_validator__17 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__17 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__17 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__309 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__17 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__17 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__308 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[17].U1                                                |                                                            clink_signals_validator__18 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__18 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__18 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__311 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__18 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__18 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__310 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[18].U1                                                |                                                            clink_signals_validator__19 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__19 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__19 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__313 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__19 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__19 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__312 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[19].U1                                                |                                                            clink_signals_validator__20 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__20 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__20 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__315 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__20 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__20 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__314 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[1].U1                                                 |                                                             clink_signals_validator__2 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                  high_duration_meas__2 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                  high_duration_meas__2 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__279 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                              clink_validator_ctrler__2 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                              clink_validator_ctrler__2 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__278 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[20].U1                                                |                                                            clink_signals_validator__21 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__21 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__21 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__317 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__21 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__21 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__316 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[21].U1                                                |                                                            clink_signals_validator__22 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__22 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__22 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__319 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__22 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__22 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__318 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[22].U1                                                |                                                            clink_signals_validator__23 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__23 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__23 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__321 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__23 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__23 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__320 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[23].U1                                                |                                                            clink_signals_validator__24 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__24 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__24 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__24 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__24 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[2].U1                                                 |                                                             clink_signals_validator__3 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                  high_duration_meas__3 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                  high_duration_meas__3 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__281 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                              clink_validator_ctrler__3 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                              clink_validator_ctrler__3 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__280 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[3].U1                                                 |                                                             clink_signals_validator__4 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                  high_duration_meas__4 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                  high_duration_meas__4 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__283 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                              clink_validator_ctrler__4 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                              clink_validator_ctrler__4 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__282 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[4].U1                                                 |                                                             clink_signals_validator__5 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                  high_duration_meas__5 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                  high_duration_meas__5 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                              clink_validator_ctrler__5 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                              clink_validator_ctrler__5 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[5].U1                                                 |                                                             clink_signals_validator__6 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                  high_duration_meas__6 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                  high_duration_meas__6 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__287 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                              clink_validator_ctrler__6 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                              clink_validator_ctrler__6 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__286 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[6].U1                                                 |                                                             clink_signals_validator__7 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                  high_duration_meas__7 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                  high_duration_meas__7 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__289 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                              clink_validator_ctrler__7 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                              clink_validator_ctrler__7 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__288 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[7].U1                                                 |                                                             clink_signals_validator__8 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                  high_duration_meas__8 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                  high_duration_meas__8 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__291 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                              clink_validator_ctrler__8 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                              clink_validator_ctrler__8 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[8].U1                                                 |                                                             clink_signals_validator__9 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                  high_duration_meas__9 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                  high_duration_meas__9 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__293 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                              clink_validator_ctrler__9 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                              clink_validator_ctrler__9 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__292 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0[9].U1                                                 |                                                            clink_signals_validator__10 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                                                 high_duration_meas__10 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                 high_duration_meas__10 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__295 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                             clink_validator_ctrler__10 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|             (U2)                                                 |                                                             clink_validator_ctrler__10 |        146 |        146 |       0 |    0 |    158 |      0 |      0 |            0 |
|             U1                                                   |                                                                        sync_reset__294 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U13                                                        |                                                                      nbits_calibration |        190 |        190 |       0 |    0 |    154 |      0 |      0 |            0 |
|         (U13)                                                    |                                                                      nbits_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                       nbits_delay_ctrl |        174 |        174 |       0 |    0 |    133 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                       nbits_delay_ctrl |        174 |        174 |       0 |    0 |    131 |      0 |      0 |            0 |
|           U1                                                     |                                                                             sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                     nbits_bitslip_ctrl |         15 |         15 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                     nbits_bitslip_ctrl |         15 |         15 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__337 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                        |                                                                clink_signals_validator |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                       |                                                                     high_duration_meas |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                     high_duration_meas |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__336 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                 clink_validator_ctrler |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                 clink_validator_ctrler |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                     |                                                                        sync_reset__335 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                                                      idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U7                                                         |                                                                         idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                                         |                                                                  iserdes_nbits_wrapper |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                  iserdes_nbits_wrapper |          7 |          7 |       0 |    0 |     48 |      0 |      0 |            0 |
|         iserdes_wrapper_inst                                     |                                                                        iserdes_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
+------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


