,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/user_project_wrapper,user_project_wrapper,user_project_wrapper,Flow_completed,3h4m55s,0h9m15s,447.92963885429634,10.2784,223.96481942714817,0,1824.3,2302,0,0,0,0,0,0,0,18,0,-1,-1,905910,28122,0.0,0.0,0.0,-1.38,0.0,0.0,0.0,0.0,0.0,0.0,891048705,0.0,6.75,6.69,1.45,1.17,-1,2349,2967,926,1544,0,0,0,2302,79,2,20,21,159,53,68,404,668,668,11,7302,59790,0,67092,35.714285714285715,28.0,28,AREA 0,5,50,1,180,180,0.2,0.35,sky130_fd_sc_hd,0,4
