m255
K4
z2
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/Summer_2025/EDA/midterm
vDSP48A1
!s110 1754229197
!i10b 1
!s100 ;BF1@_AI[TClO0Jhi8AC=3
IQ11@4F?7e;OndNz^CQ1]M2
Z0 dE:/digital_design_course/DSP_Project/Spartan6-FPGA-DSP48A1
w1754229191
8E:/digital_design_course/DSP_Project/Spartan6-FPGA-DSP48A1/DSP48A1.V
FE:/digital_design_course/DSP_Project/Spartan6-FPGA-DSP48A1/DSP48A1.V
!i122 0
L0 1 144
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 OL;L;2021.1;73
r1
!s85 0
31
!s108 1754229197.000000
!s107 E:/digital_design_course/DSP_Project/Spartan6-FPGA-DSP48A1/DSP48A1.V|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/digital_design_course/DSP_Project/Spartan6-FPGA-DSP48A1/DSP48A1.V|
!i113 0
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z4 tCvgOpt 0
n@d@s@p48@a1
vReg_Mux
!s110 1754229200
!i10b 1
!s100 fd[bdQQgOf3e1V^@10MXe0
I9K=9RIJg32iAVchSWnN9G0
R0
w1754229040
8E:/digital_design_course/DSP_Project/Spartan6-FPGA-DSP48A1/Reg_Mux.V
FE:/digital_design_course/DSP_Project/Spartan6-FPGA-DSP48A1/Reg_Mux.V
!i122 1
L0 1 30
R1
R2
r1
!s85 0
31
!s108 1754229200.000000
!s107 E:/digital_design_course/DSP_Project/Spartan6-FPGA-DSP48A1/Reg_Mux.V|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/digital_design_course/DSP_Project/Spartan6-FPGA-DSP48A1/Reg_Mux.V|
!i113 0
R3
R4
n@reg_@mux
