
*** Running vivado
    with args -log top_vga_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga_basys3.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/utils_1/imports/synth_1/top_vga_basys3.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/utils_1/imports/synth_1/top_vga_basys3.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_vga_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16178
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.812 ; gain = 0.000 ; free physical = 7432 ; free virtual = 17823
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_vga_basys3' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/fpga/rtl/top_vga_basys3.sv:17]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (4#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (7#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'u_clk' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/fpga/rtl/top_vga_basys3.sv:46]
WARNING: [Synth 8-7023] instance 'u_clk' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/fpga/rtl/top_vga_basys3.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (8#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6157] synthesizing module 'top_vga' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv:17]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/vga_timing.sv:12]
WARNING: [Synth 8-3848] Net out\.rgb in module/entity vga_timing does not have driver. [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/vga_timing.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (9#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/vga_timing.sv:12]
INFO: [Synth 8-6157] synthesizing module 'draw_bg' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/draw_bg.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'draw_bg' (10#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/draw_bg.sv:13]
INFO: [Synth 8-6157] synthesizing module 'draw_rect' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_rect.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect' (11#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_rect.sv:1]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/MouseCtl.vhd:207]
INFO: [Synth 8-3491] module 'Ps2Interface' declared at '/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (12#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (13#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/MouseCtl.vhd:207]
WARNING: [Synth 8-7071] port 'zpos' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv:81]
WARNING: [Synth 8-7071] port 'middle' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv:81]
WARNING: [Synth 8-7071] port 'new_event' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv:81]
WARNING: [Synth 8-7071] port 'value' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv:81]
WARNING: [Synth 8-7071] port 'setx' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv:81]
WARNING: [Synth 8-7071] port 'sety' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv:81]
WARNING: [Synth 8-7023] instance 'u_mouse_ctl' of module 'MouseCtl' has 16 connections declared, but only 10 given [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv:81]
INFO: [Synth 8-6157] synthesizing module 'draw_mouse' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_mouse.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/delay.sv:1]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (14#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/delay.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/delay.sv:1]
	Parameter W bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (14#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/delay.sv:1]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/MouseDisplay.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (15#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/MouseDisplay.vhd:119]
WARNING: [Synth 8-7071] port 'enable_mouse_display_out' of module 'MouseDisplay' is unconnected for instance 'u_mouse_display' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_mouse.sv:38]
WARNING: [Synth 8-7023] instance 'u_mouse_display' of module 'MouseDisplay' has 9 connections declared, but only 8 given [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_mouse.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'draw_mouse' (16#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_mouse.sv:1]
INFO: [Synth 8-6157] synthesizing module 'image_rom' [/home/student/zschab/Downloads/image_rom.sv:16]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../rtl/rect/image_rom.data'; please make sure the file is added to project and has read permission, ignoring [/home/student/zschab/Downloads/image_rom.sv:35]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
WARNING: [Synth 8-3848] Net rom in module/entity image_rom does not have driver. [/home/student/zschab/Downloads/image_rom.sv:27]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'image_rom' (17#1) [/home/student/zschab/Downloads/image_rom.sv:16]
INFO: [Synth 8-6157] synthesizing module 'draw_rect_ctl' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:50]
WARNING: [Synth 8-87] always_comb on 'state_nxt_reg' did not result in combinational logic [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:42]
WARNING: [Synth 8-87] always_comb on 'xpos_nxt_reg' did not result in combinational logic [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:52]
WARNING: [Synth 8-87] always_comb on 'ypos_nxt_reg' did not result in combinational logic [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:53]
WARNING: [Synth 8-87] always_comb on 'vel_ver_nxt_reg' did not result in combinational logic [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:54]
WARNING: [Synth 8-87] always_comb on 'vel_hor_nxt_reg' did not result in combinational logic [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect_ctl' (18#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_vga' (19#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'top_vga_basys3' (20#1) [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/fpga/rtl/top_vga_basys3.sv:17]
WARNING: [Synth 8-7129] Port blank in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_in[11] in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_in[10] in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_in[9] in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_in[8] in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_in[7] in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_in[6] in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_in[5] in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_in[4] in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_in[3] in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_in[2] in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_in[1] in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_in[0] in module MouseDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[11] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[10] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[9] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[8] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[7] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[6] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[5] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[4] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[3] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[2] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[1] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[0] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[11] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[10] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[9] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[8] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[7] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[6] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[5] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[4] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[3] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[2] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[1] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[0] in module vga_timing is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.812 ; gain = 0.000 ; free physical = 8385 ; free virtual = 18784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.812 ; gain = 0.000 ; free physical = 8384 ; free virtual = 18785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.812 ; gain = 0.000 ; free physical = 8384 ; free virtual = 18785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.812 ; gain = 0.000 ; free physical = 8373 ; free virtual = 18773
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk/inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Finished Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
Finished Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/constrs_1/imports/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/constrs_1/imports/constraints/top_vga_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/constrs_1/imports/constraints/top_vga_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/constrs_1/imports/clk_wiz_0/clk_wiz_0.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/constrs_1/imports/clk_wiz_0/clk_wiz_0.xdc:56]
Finished Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/constrs_1/imports/clk_wiz_0/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/constrs_1/imports/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/constrs_1/imports/constraints/clk_wiz_0_late.xdc]
Finished Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/constrs_1/imports/constraints/clk_wiz_0_late.xdc]
Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'u_clk/inst'
Finished Parsing XDC File [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'u_clk/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 8214 ; free virtual = 18629
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 8214 ; free virtual = 18629
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8353 ; free virtual = 18768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8353 ; free virtual = 18768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_clk/inst. (constraint file  /home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8353 ; free virtual = 18768
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'draw_rect_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
WARNING: [Synth 8-327] inferring latch for variable 'rgb_nxt_reg' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/MouseDisplay.vhd:223]
WARNING: [Synth 8-327] inferring latch for variable 'xpos_nxt_reg' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_nxt_reg' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_nxt_reg' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:42]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    FALL |                              010 |                               01
                  BOUNCE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'draw_rect_ctl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_nxt_reg' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'ypos_nxt_reg' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'vel_hor_nxt_reg' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:55]
WARNING: [Synth 8-327] inferring latch for variable 'vel_ver_nxt_reg' [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8328 ; free virtual = 18748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 7     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 14    
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 48    
+---Muxes : 
	  37 Input   37 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 69    
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 18    
	   3 Input   12 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 16    
	   9 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	  37 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 2     
	  37 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 11    
	  17 Input    1 Bit        Muxes := 4     
	  37 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rgb_nxt3, operation Mode is: (C:0x2e9)+(A:0x7fe)*B.
DSP Report: operator rgb_nxt3 is absorbed into DSP rgb_nxt3.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt3.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (C:0x2bc)+(A:0x7fe)*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8302 ; free virtual = 18740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+-----------------------------+---------------+----------------+
|Module Name  | RTL Object                  | Depth x Width | Implemented As | 
+-------------+-----------------------------+---------------+----------------+
|MouseDisplay | mouserom[0]                 | 256x2         | LUT            | 
|draw_mouse   | u_mouse_display/mouserom[0] | 256x2         | LUT            | 
+-------------+-----------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|draw_bg     | (C:0x2e9)+(A:0x7fe)*B | 11     | 11     | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|draw_bg     | (C:0x2bc)+(A:0x7fe)*B | 11     | 11     | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8202 ; free virtual = 18648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8200 ; free virtual = 18646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8198 ; free virtual = 18643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8200 ; free virtual = 18645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8200 ; free virtual = 18645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8200 ; free virtual = 18645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8200 ; free virtual = 18645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8200 ; free virtual = 18646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8200 ; free virtual = 18646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_vga_basys3 | u_top_vga/u_draw_mouse/u_delay/sig_out_reg[3] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+---------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCE     |     2|
|3     |BUFH       |     2|
|4     |CARRY4     |    46|
|5     |LUT1       |    23|
|6     |LUT2       |   127|
|7     |LUT3       |    74|
|8     |LUT4       |    87|
|9     |LUT5       |    50|
|10    |LUT6       |    86|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |     2|
|13    |MUXF8      |     1|
|14    |ODDR       |     2|
|15    |SRL16E     |     2|
|16    |FDCE       |    75|
|17    |FDPE       |     4|
|18    |FDRE       |   277|
|19    |LD         |     1|
|20    |IBUF       |     2|
|21    |IOBUF      |     2|
|22    |OBUF       |    15|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8200 ; free virtual = 18646
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 8253 ; free virtual = 18698
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2781.723 ; gain = 63.910 ; free physical = 8253 ; free virtual = 18699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 8246 ; free virtual = 18693
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk/inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 8276 ; free virtual = 18724
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 1 instance 

Synth Design complete, checksum: faa892ec
INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 175 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2781.723 ; gain = 64.027 ; free physical = 8476 ; free virtual = 18924
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.runs/synth_1/top_vga_basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_synth.rpt -pb top_vga_basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 22 17:15:47 2024...
