Line number: 
[678, 689]
Comment: 
This block is a Register Transfer Level (RTL) schematic controlling the update of the `valid_bits_r` register. It is activated on either the positive edge of the reset signal or the clock. Upon reset, the `valid_bits_r` register is cleared ('d0). In the absence of a reset, if the cache state `c_state` is idle (CS_IDLE), the `valid_bits_r` register is updated with the most significant bit of the tag data from all ways of the cache, effectively gathering the valid status of each cache way into `valid_bits_r`.