{"sha": "aecb6197237d88797df2334cd20c89697a54c438", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YWVjYjYxOTcyMzdkODg3OTdkZjIzMzRjZDIwYzg5Njk3YTU0YzQzOA==", "commit": {"author": {"name": "Andreas Krebbel", "email": "Andreas.Krebbel@de.ibm.com", "date": "2011-10-04T07:27:01Z"}, "committer": {"name": "Andreas Krebbel", "email": "krebbel@gcc.gnu.org", "date": "2011-10-04T07:27:01Z"}, "message": "longlong.h (smul_ppmm, sdiv_qrnnd): Add underscores to the local variables.\n\n2011-10-04  Andreas Krebbel  <Andreas.Krebbel@de.ibm.com>\n\n\t* longlong.h (smul_ppmm, sdiv_qrnnd): Add underscores to the local\n\tvariables.  Fix second operand of DR.  Swap inputs for sdiv_qrnnd.\n\nFrom-SVN: r179491", "tree": {"sha": "e4620c9c3dcd7d54689a227943ece9be0a593448", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e4620c9c3dcd7d54689a227943ece9be0a593448"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/aecb6197237d88797df2334cd20c89697a54c438", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/aecb6197237d88797df2334cd20c89697a54c438", "html_url": "https://github.com/Rust-GCC/gccrs/commit/aecb6197237d88797df2334cd20c89697a54c438", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/aecb6197237d88797df2334cd20c89697a54c438/comments", "author": null, "committer": null, "parents": [{"sha": "26ac357939a10b5b5e27eaed1f88f141bc3e6c00", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/26ac357939a10b5b5e27eaed1f88f141bc3e6c00", "html_url": "https://github.com/Rust-GCC/gccrs/commit/26ac357939a10b5b5e27eaed1f88f141bc3e6c00"}], "stats": {"total": 30, "additions": 18, "deletions": 12}, "files": [{"sha": "f33228528141bf89186a23aaa0e6726e546dd649", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/aecb6197237d88797df2334cd20c89697a54c438/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/aecb6197237d88797df2334cd20c89697a54c438/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=aecb6197237d88797df2334cd20c89697a54c438", "patch": "@@ -1,3 +1,8 @@\n+2011-10-04  Andreas Krebbel  <Andreas.Krebbel@de.ibm.com>\n+\n+\t* longlong.h (smul_ppmm, sdiv_qrnnd): Add underscores to the local\n+\tvariables.  Fix second operand of DR.  Swap inputs for sdiv_qrnnd.\n+\n 2011-10-03  David S. Miller  <davem@davemloft.net>\n \n \t* config/sparc/sparc.md (fpack16_vis, fpackfix_vis, fpack32_vis): Make"}, {"sha": "30cc2e337f31393b218966ef5bf5b2ea401b45fa", "filename": "gcc/longlong.h", "status": "modified", "additions": 13, "deletions": 12, "changes": 25, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/aecb6197237d88797df2334cd20c89697a54c438/gcc%2Flonglong.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/aecb6197237d88797df2334cd20c89697a54c438/gcc%2Flonglong.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Flonglong.h?ref=aecb6197237d88797df2334cd20c89697a54c438", "patch": "@@ -365,23 +365,24 @@ UDItype __umulsidi3 (USItype, USItype);\n #else\n #define smul_ppmm(xh, xl, m0, m1) \\\n   do {                                                                  \\\n-    register SItype r0 __asm__ (\"0\");                                   \\\n-    register SItype r1 __asm__ (\"1\") = m0;                              \\\n+    register SItype __r0 __asm__ (\"0\");\t\t\t\t\t\\\n+    register SItype __r1 __asm__ (\"1\") = (m0);\t\t\t\t\\\n                                                                         \\\n     __asm__ (\"mr\\t%%r0,%3\"                                              \\\n-             : \"=r\" (r0), \"=r\" (r1)                                     \\\n-             : \"r\"  (r1),  \"r\" (m1));                                   \\\n-    (xh) = r0; (xl) = r1;                                               \\\n+             : \"=r\" (__r0), \"=r\" (__r1)\t\t\t\t\t\\\n+             : \"r\"  (__r1),  \"r\" (m1));\t\t\t\t\t\\\n+    (xh) = __r0; (xl) = __r1;\t\t\t\t\t\t\\\n   } while (0)\n+\n #define sdiv_qrnnd(q, r, n1, n0, d) \\\n-  do {\t\t\t\t\t\t\t\t\t\\\n-    register SItype r0 __asm__ (\"0\") = n0;                              \\\n-    register SItype r1 __asm__ (\"1\") = n1;                              \\\n+  do {                                                                  \\\n+    register SItype __r0 __asm__ (\"0\") = (n1);\t\t\t\t\\\n+    register SItype __r1 __asm__ (\"1\") = (n0);\t\t\t\t\\\n                                                                         \\\n-    __asm__ (\"dr\\t%%r0,%3\"\t\t\t\t\t\t\\\n-\t     : \"=r\" (r0), \"=r\" (r1)\t\t         \t\t\\\n-\t     : \"r\" (r0), \"r\" (r1), \"r\" (d));\t\t\t\t\\\n-    (q) = r0; (r) = r1;                  \t\t\t\t\\\n+    __asm__ (\"dr\\t%%r0,%4\"                                              \\\n+             : \"=r\" (__r0), \"=r\" (__r1)\t\t\t\t\t\\\n+             : \"r\" (__r0), \"r\" (__r1), \"r\" (d));\t\t\t\\\n+    (q) = __r1; (r) = __r0;\t\t\t\t\t\t\\\n   } while (0)\n #endif /* __zarch__ */\n #endif"}]}