$date
	Tue Jan 28 10:24:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problem1_TestBench $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & not_a $end
$var reg 1 ' not_b $end
$var reg 1 ( not_c $end
$var reg 1 ) not_d $end
$scope module fun1 $end
$var wire 1 " a $end
$var wire 1 & a_not $end
$var wire 1 # b $end
$var wire 1 ' b_not $end
$var wire 1 $ c $end
$var wire 1 ( c_not $end
$var wire 1 % d $end
$var wire 1 ) d_not $end
$var wire 1 * gnd $end
$var wire 1 ! out $end
$var wire 1 + vdd $end
$var wire 1 , w1 $end
$var wire 1 - w2 $end
$var wire 1 . w3 $end
$var wire 1 / w4 $end
$var wire 1 0 w5 $end
$var wire 1 1 w6 $end
$var wire 1 2 w7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
1/
1.
z-
1,
1+
0*
1)
1(
1'
1&
0%
0$
0#
0"
1!
$end
#1
0)
0!
1%
#2
z0
z1
z2
0(
1)
1!
0%
1$
#3
0)
1%
#4
01
1(
1)
1-
0'
0%
0$
z/
02
1#
#5
0)
0!
00
1%
#6
z1
0(
1)
1!
z0
0%
1$
#7
0)
1%
#8
1(
1)
z-
1'
0&
0%
0$
1/
02
0#
z,
z.
0!
00
01
1"
#9
0)
1%
#10
1!
z0
z1
z2
0(
1)
0%
1$
#11
0)
1%
#12
1(
1)
1-
0'
0%
0$
z/
1!
z0
01
02
1#
#13
0)
0!
00
1%
#14
0(
1)
1!
z0
0%
1$
#15
0)
0!
00
1%
