Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Feb 27 17:52:31 2019
| Host         : tayler-arch running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file board_timing_summary_routed.rpt -rpx board_timing_summary_routed.rpx
| Design       : board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
--------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.010       -0.010                      1                  311        0.178        0.000                      0                  311        2.000        0.000                       0                   133  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.010       -0.010                      1                  288        0.178        0.000                      0                  288        2.000        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.111        0.000                      0                   23        3.151        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.010ns,  Total Violation       -0.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 CORDIC/REGFILE/x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 2.224ns (44.734%)  route 2.748ns (55.266%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 9.773 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.542     5.063    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  CORDIC/REGFILE/x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  CORDIC/REGFILE/x_out_reg[4]/Q
                         net (fo=7, routed)           1.108     6.627    CORDIC/REGFILE/hex_digit_to_display_reg[3][4]
    SLICE_X47Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  CORDIC/REGFILE/y_out0_carry_i_17/O
                         net (fo=2, routed)           0.388     7.139    CORDIC/REGFILE/y_out0_carry_i_17_n_0
    SLICE_X49Y79         LUT3 (Prop_lut3_I2_O)        0.124     7.263 r  CORDIC/REGFILE/y_out0_carry_i_9/O
                         net (fo=4, routed)           0.705     7.968    CORDIC/CONTROLLER/index_reg[1]_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.092 r  CORDIC/CONTROLLER/y_out0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    CORDIC/ALU/index_reg[0][1]
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  CORDIC/ALU/y_out0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    CORDIC/ALU/y_out0__45_carry_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  CORDIC/ALU/y_out0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    CORDIC/ALU/y_out0__45_carry__0_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  CORDIC/ALU/y_out0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.859    CORDIC/ALU/y_out0__45_carry__1_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.182 r  CORDIC/ALU/y_out0__45_carry__2/O[1]
                         net (fo=1, routed)           0.546     9.728    CORDIC/ALU/y_out04_out[13]
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.306    10.034 r  CORDIC/ALU/y_out[13]_i_1/O
                         net (fo=1, routed)           0.000    10.034    CORDIC/REGFILE/z_out_reg[15]_1[13]
    SLICE_X47Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.432     9.773    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X47Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/C
                         clock pessimism              0.258    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X47Y84         FDRE (Setup_fdre_C_D)        0.029    10.025    CORDIC/REGFILE/y_out_reg[13]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 CORDIC/REGFILE/x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 2.135ns (43.056%)  route 2.824ns (56.944%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 9.776 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.542     5.063    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  CORDIC/REGFILE/x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  CORDIC/REGFILE/x_out_reg[4]/Q
                         net (fo=7, routed)           1.108     6.627    CORDIC/REGFILE/hex_digit_to_display_reg[3][4]
    SLICE_X47Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  CORDIC/REGFILE/y_out0_carry_i_17/O
                         net (fo=2, routed)           0.388     7.139    CORDIC/REGFILE/y_out0_carry_i_17_n_0
    SLICE_X49Y79         LUT3 (Prop_lut3_I2_O)        0.124     7.263 r  CORDIC/REGFILE/y_out0_carry_i_9/O
                         net (fo=4, routed)           0.705     7.968    CORDIC/CONTROLLER/index_reg[1]_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.092 r  CORDIC/CONTROLLER/y_out0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    CORDIC/ALU/index_reg[0][1]
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  CORDIC/ALU/y_out0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    CORDIC/ALU/y_out0__45_carry_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  CORDIC/ALU/y_out0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    CORDIC/ALU/y_out0__45_carry__0_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  CORDIC/ALU/y_out0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.859    CORDIC/ALU/y_out0__45_carry__1_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.098 r  CORDIC/ALU/y_out0__45_carry__2/O[2]
                         net (fo=1, routed)           0.622     9.720    CORDIC/ALU/y_out04_out[14]
    SLICE_X44Y88         LUT6 (Prop_lut6_I3_O)        0.301    10.021 r  CORDIC/ALU/y_out[14]_i_1/O
                         net (fo=1, routed)           0.000    10.021    CORDIC/REGFILE/z_out_reg[15]_1[14]
    SLICE_X44Y88         FDRE                                         r  CORDIC/REGFILE/y_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.435     9.776    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X44Y88         FDRE                                         r  CORDIC/REGFILE/y_out_reg[14]/C
                         clock pessimism              0.258    10.034    
                         clock uncertainty           -0.035     9.999    
    SLICE_X44Y88         FDRE (Setup_fdre_C_D)        0.032    10.031    CORDIC/REGFILE/y_out_reg[14]
  -------------------------------------------------------------------
                         required time                         10.031    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 CORDIC/REGFILE/x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.992ns (40.218%)  route 2.961ns (59.782%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 9.774 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.542     5.063    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  CORDIC/REGFILE/x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  CORDIC/REGFILE/x_out_reg[4]/Q
                         net (fo=7, routed)           1.108     6.627    CORDIC/REGFILE/hex_digit_to_display_reg[3][4]
    SLICE_X47Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  CORDIC/REGFILE/y_out0_carry_i_17/O
                         net (fo=2, routed)           0.388     7.139    CORDIC/REGFILE/y_out0_carry_i_17_n_0
    SLICE_X49Y79         LUT3 (Prop_lut3_I2_O)        0.124     7.263 r  CORDIC/REGFILE/y_out0_carry_i_9/O
                         net (fo=4, routed)           0.705     7.968    CORDIC/CONTROLLER/index_reg[1]_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.092 r  CORDIC/CONTROLLER/y_out0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    CORDIC/ALU/index_reg[0][1]
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  CORDIC/ALU/y_out0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    CORDIC/ALU/y_out0__45_carry_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  CORDIC/ALU/y_out0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    CORDIC/ALU/y_out0__45_carry__0_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.961 r  CORDIC/ALU/y_out0__45_carry__1/O[0]
                         net (fo=1, routed)           0.759     9.721    CORDIC/ALU/y_out04_out[8]
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.295    10.016 r  CORDIC/ALU/y_out[8]_i_1/O
                         net (fo=1, routed)           0.000    10.016    CORDIC/REGFILE/z_out_reg[15]_1[8]
    SLICE_X44Y86         FDRE                                         r  CORDIC/REGFILE/y_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.433     9.774    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  CORDIC/REGFILE/y_out_reg[8]/C
                         clock pessimism              0.258    10.032    
                         clock uncertainty           -0.035     9.997    
    SLICE_X44Y86         FDRE (Setup_fdre_C_D)        0.029    10.026    CORDIC/REGFILE/y_out_reg[8]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 CORDIC/REGFILE/x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.990ns (39.980%)  route 2.988ns (60.020%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 9.774 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.542     5.063    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  CORDIC/REGFILE/x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  CORDIC/REGFILE/x_out_reg[4]/Q
                         net (fo=7, routed)           1.108     6.627    CORDIC/REGFILE/hex_digit_to_display_reg[3][4]
    SLICE_X47Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  CORDIC/REGFILE/y_out0_carry_i_17/O
                         net (fo=2, routed)           0.388     7.139    CORDIC/REGFILE/y_out0_carry_i_17_n_0
    SLICE_X49Y79         LUT3 (Prop_lut3_I2_O)        0.124     7.263 r  CORDIC/REGFILE/y_out0_carry_i_9/O
                         net (fo=4, routed)           0.705     7.968    CORDIC/CONTROLLER/index_reg[1]_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.092 r  CORDIC/CONTROLLER/y_out0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    CORDIC/ALU/index_reg[0][1]
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  CORDIC/ALU/y_out0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    CORDIC/ALU/y_out0__45_carry_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.948 r  CORDIC/ALU/y_out0__45_carry__0/O[1]
                         net (fo=1, routed)           0.786     9.734    CORDIC/ALU/y_out04_out[5]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.306    10.040 r  CORDIC/ALU/y_out[5]_i_1/O
                         net (fo=1, routed)           0.000    10.040    CORDIC/REGFILE/z_out_reg[15]_1[5]
    SLICE_X42Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.433     9.774    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[5]/C
                         clock pessimism              0.272    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)        0.079    10.090    CORDIC/REGFILE/y_out_reg[5]
  -------------------------------------------------------------------
                         required time                         10.090    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 CORDIC/REGFILE/x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.127ns (43.322%)  route 2.783ns (56.678%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 9.774 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.542     5.063    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  CORDIC/REGFILE/x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  CORDIC/REGFILE/x_out_reg[4]/Q
                         net (fo=7, routed)           1.108     6.627    CORDIC/REGFILE/hex_digit_to_display_reg[3][4]
    SLICE_X47Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  CORDIC/REGFILE/y_out0_carry_i_17/O
                         net (fo=2, routed)           0.388     7.139    CORDIC/REGFILE/y_out0_carry_i_17_n_0
    SLICE_X49Y79         LUT3 (Prop_lut3_I2_O)        0.124     7.263 r  CORDIC/REGFILE/y_out0_carry_i_9/O
                         net (fo=4, routed)           0.669     7.932    CORDIC/REGFILE/y_out_reg[3]_3
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124     8.056 r  CORDIC/REGFILE/y_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.056    CORDIC/ALU/y_out_reg[3][1]
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.606 r  CORDIC/ALU/y_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.606    CORDIC/ALU/y_out0_carry_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  CORDIC/ALU/y_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.720    CORDIC/ALU/y_out0_carry__0_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  CORDIC/ALU/y_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.834    CORDIC/ALU/y_out0_carry__1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.056 r  CORDIC/ALU/y_out0_carry__2/O[0]
                         net (fo=1, routed)           0.617     9.674    CORDIC/ALU/y_out01_out[12]
    SLICE_X43Y87         LUT6 (Prop_lut6_I5_O)        0.299     9.973 r  CORDIC/ALU/y_out[12]_i_1/O
                         net (fo=1, routed)           0.000     9.973    CORDIC/REGFILE/z_out_reg[15]_1[12]
    SLICE_X43Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.433     9.774    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X43Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[12]/C
                         clock pessimism              0.272    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X43Y87         FDRE (Setup_fdre_C_D)        0.029    10.040    CORDIC/REGFILE/y_out_reg[12]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 CORDIC/REGFILE/x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 1.778ns (36.205%)  route 3.133ns (63.795%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 9.774 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.542     5.063    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  CORDIC/REGFILE/x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  CORDIC/REGFILE/x_out_reg[4]/Q
                         net (fo=7, routed)           1.108     6.627    CORDIC/REGFILE/hex_digit_to_display_reg[3][4]
    SLICE_X47Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  CORDIC/REGFILE/y_out0_carry_i_17/O
                         net (fo=2, routed)           0.388     7.139    CORDIC/REGFILE/y_out0_carry_i_17_n_0
    SLICE_X49Y79         LUT3 (Prop_lut3_I2_O)        0.124     7.263 r  CORDIC/REGFILE/y_out0_carry_i_9/O
                         net (fo=4, routed)           0.705     7.968    CORDIC/CONTROLLER/index_reg[1]_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.092 r  CORDIC/CONTROLLER/y_out0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    CORDIC/ALU/index_reg[0][1]
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.735 r  CORDIC/ALU/y_out0__45_carry/O[3]
                         net (fo=1, routed)           0.931     9.667    CORDIC/ALU/y_out04_out[3]
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.307     9.974 r  CORDIC/ALU/y_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.974    CORDIC/REGFILE/z_out_reg[15]_1[3]
    SLICE_X43Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.433     9.774    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X43Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[3]/C
                         clock pessimism              0.272    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X43Y87         FDRE (Setup_fdre_C_D)        0.031    10.042    CORDIC/REGFILE/y_out_reg[3]
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/x_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.827ns  (logic 0.583ns (31.907%)  route 1.244ns (68.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 9.778 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.882     9.399    CORDIC/REGFILE/AS[0]
    SLICE_X50Y85         FDRE                                         r  CORDIC/REGFILE/x_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.437     9.778    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X50Y85         FDRE                                         r  CORDIC/REGFILE/x_out_reg[10]/C
                         clock pessimism              0.258    10.036    
                         clock uncertainty           -0.035    10.001    
    SLICE_X50Y85         FDRE (Setup_fdre_C_R)       -0.524     9.477    CORDIC/REGFILE/x_out_reg[10]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/x_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.827ns  (logic 0.583ns (31.907%)  route 1.244ns (68.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 9.778 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.882     9.399    CORDIC/REGFILE/AS[0]
    SLICE_X50Y85         FDRE                                         r  CORDIC/REGFILE/x_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.437     9.778    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X50Y85         FDRE                                         r  CORDIC/REGFILE/x_out_reg[2]/C
                         clock pessimism              0.258    10.036    
                         clock uncertainty           -0.035    10.001    
    SLICE_X50Y85         FDRE (Setup_fdre_C_R)       -0.524     9.477    CORDIC/REGFILE/x_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 CORDIC/REGFILE/x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.100ns (43.089%)  route 2.774ns (56.911%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 9.774 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.542     5.063    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  CORDIC/REGFILE/x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  CORDIC/REGFILE/x_out_reg[4]/Q
                         net (fo=7, routed)           1.108     6.627    CORDIC/REGFILE/hex_digit_to_display_reg[3][4]
    SLICE_X47Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  CORDIC/REGFILE/y_out0_carry_i_17/O
                         net (fo=2, routed)           0.388     7.139    CORDIC/REGFILE/y_out0_carry_i_17_n_0
    SLICE_X49Y79         LUT3 (Prop_lut3_I2_O)        0.124     7.263 r  CORDIC/REGFILE/y_out0_carry_i_9/O
                         net (fo=4, routed)           0.705     7.968    CORDIC/CONTROLLER/index_reg[1]_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.092 r  CORDIC/CONTROLLER/y_out0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    CORDIC/ALU/index_reg[0][1]
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  CORDIC/ALU/y_out0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    CORDIC/ALU/y_out0__45_carry_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  CORDIC/ALU/y_out0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    CORDIC/ALU/y_out0__45_carry__0_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.057 r  CORDIC/ALU/y_out0__45_carry__1/O[3]
                         net (fo=1, routed)           0.572     9.629    CORDIC/ALU/y_out04_out[11]
    SLICE_X45Y85         LUT5 (Prop_lut5_I2_O)        0.307     9.936 r  CORDIC/ALU/y_out[11]_i_1/O
                         net (fo=1, routed)           0.000     9.936    CORDIC/REGFILE/z_out_reg[15]_1[11]
    SLICE_X45Y85         FDRE                                         r  CORDIC/REGFILE/y_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.433     9.774    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  CORDIC/REGFILE/y_out_reg[11]/C
                         clock pessimism              0.258    10.032    
                         clock uncertainty           -0.035     9.997    
    SLICE_X45Y85         FDRE (Setup_fdre_C_D)        0.031    10.028    CORDIC/REGFILE/y_out_reg[11]
  -------------------------------------------------------------------
                         required time                         10.028    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/x_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.916ns  (logic 0.583ns (30.424%)  route 1.333ns (69.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 9.773 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.971     9.488    CORDIC/REGFILE/AS[0]
    SLICE_X47Y84         FDRE                                         r  CORDIC/REGFILE/x_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.432     9.773    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X47Y84         FDRE                                         r  CORDIC/REGFILE/x_out_reg[9]/C
                         clock pessimism              0.272    10.045    
                         clock uncertainty           -0.035    10.010    
    SLICE_X47Y84         FDRE (Setup_fdre_C_R)       -0.429     9.581    CORDIC/REGFILE/x_out_reg[9]
  -------------------------------------------------------------------
                         required time                          9.581    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  0.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 RESET_DB/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/DFF2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.593%)  route 0.127ns (47.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    RESET_DB/DFF1/clk_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  RESET_DB/DFF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RESET_DB/DFF1/Q_reg/Q
                         net (fo=3, routed)           0.127     1.708    RESET_DB/DFF2/q1
    SLICE_X40Y86         FDRE                                         r  RESET_DB/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.826     1.953    RESET_DB/DFF2/clk_IBUF_BUFG
    SLICE_X40Y86         FDRE                                         r  RESET_DB/DFF2/Q_reg/C
                         clock pessimism             -0.498     1.455    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.075     1.530    RESET_DB/DFF2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.337ns  (logic 0.270ns (80.118%)  route 0.067ns (19.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 4.444 - 2.500 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 3.933 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.550     3.933    START_DB/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  START_DB/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.146     4.079 r  START_DB/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     4.146    START_DB/counter[0]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     4.270 r  START_DB/counter_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.270    START_DB/counter_reg[3]_i_1__0_n_6
    SLICE_X45Y73         FDRE                                         r  START_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.817     4.444    START_DB/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  START_DB/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.933    
    SLICE_X45Y73         FDRE (Hold_fdre_C_D)         0.112     4.045    START_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.045    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.363ns  (logic 0.296ns (81.542%)  route 0.067ns (18.458%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 4.449 - 2.500 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 3.938 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.555     3.938    RESET_DB/clk_IBUF_BUFG
    SLICE_X38Y82         FDRE                                         r  RESET_DB/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.167     4.105 r  RESET_DB/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     4.172    RESET_DB/counter[0]
    SLICE_X38Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     4.301 r  RESET_DB/counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.301    RESET_DB/counter_reg[3]_i_1_n_6
    SLICE_X38Y82         FDRE                                         r  RESET_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     4.449    RESET_DB/clk_IBUF_BUFG
    SLICE_X38Y82         FDRE                                         r  RESET_DB/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.938    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.138     4.076    RESET_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.076    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 HEX_DRIVER/digit_enable_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/anodes_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.468%)  route 0.125ns (35.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.560     1.443    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y88         FDCE                                         r  HEX_DRIVER/digit_enable_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.128     1.571 f  HEX_DRIVER/digit_enable_counter_reg[0]/Q
                         net (fo=18, routed)          0.125     1.696    HEX_DRIVER/digit_enable_counter[0]
    SLICE_X47Y89         LUT2 (Prop_lut2_I1_O)        0.099     1.795 r  HEX_DRIVER/anodes[2]_i_1/O
                         net (fo=1, routed)           0.000     1.795    HEX_DRIVER/anodes[2]_i_1_n_0
    SLICE_X47Y89         FDPE                                         r  HEX_DRIVER/anodes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.830     1.957    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X47Y89         FDPE                                         r  HEX_DRIVER/anodes_reg[2]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X47Y89         FDPE (Hold_fdpe_C_D)         0.091     1.550    HEX_DRIVER/anodes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 4.444 - 2.500 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 3.933 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.550     3.933    START_DB/clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  START_DB/counter_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.146     4.079 r  START_DB/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     4.187    START_DB/counter[15]
    SLICE_X45Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.295 r  START_DB/counter_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.295    START_DB/counter_reg[15]_i_1__0_n_4
    SLICE_X45Y76         FDRE                                         r  START_DB/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.817     4.444    START_DB/clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  START_DB/counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.933    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.112     4.045    START_DB/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.045    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 4.444 - 2.500 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 3.933 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.550     3.933    START_DB/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  START_DB/counter_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.146     4.079 r  START_DB/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     4.187    START_DB/counter[3]
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.295 r  START_DB/counter_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.295    START_DB/counter_reg[3]_i_1__0_n_4
    SLICE_X45Y73         FDRE                                         r  START_DB/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.817     4.444    START_DB/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  START_DB/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.933    
    SLICE_X45Y73         FDRE (Hold_fdre_C_D)         0.112     4.045    START_DB/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.045    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 4.443 - 2.500 ) 
    Source Clock Delay      (SCD):    1.432ns = ( 3.932 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.549     3.932    START_DB/clk_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  START_DB/counter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.146     4.078 r  START_DB/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     4.186    START_DB/counter[11]
    SLICE_X45Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.294 r  START_DB/counter_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.294    START_DB/counter_reg[11]_i_1__0_n_4
    SLICE_X45Y75         FDRE                                         r  START_DB/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.816     4.443    START_DB/clk_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  START_DB/counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.932    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.112     4.044    START_DB/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.044    
                         arrival time                           4.294    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 4.446 - 2.500 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 3.935 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.552     3.935    START_DB/clk_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  START_DB/counter_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.146     4.081 r  START_DB/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     4.189    START_DB/counter[19]
    SLICE_X45Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.297 r  START_DB/counter_reg[19]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.297    START_DB/counter_reg[19]_i_1__0_n_4
    SLICE_X45Y77         FDRE                                         r  START_DB/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.818     4.446    START_DB/clk_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  START_DB/counter_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.935    
    SLICE_X45Y77         FDRE (Hold_fdre_C_D)         0.112     4.047    START_DB/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.047    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 4.443 - 2.500 ) 
    Source Clock Delay      (SCD):    1.432ns = ( 3.932 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.549     3.932    START_DB/clk_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  START_DB/counter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.146     4.078 r  START_DB/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     4.186    START_DB/counter[7]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.294 r  START_DB/counter_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.294    START_DB/counter_reg[7]_i_1__0_n_4
    SLICE_X45Y74         FDRE                                         r  START_DB/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.816     4.443    START_DB/clk_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  START_DB/counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.932    
    SLICE_X45Y74         FDRE (Hold_fdre_C_D)         0.112     4.044    START_DB/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.044    
                         arrival time                           4.294    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 4.451 - 2.500 ) 
    Source Clock Delay      (SCD):    1.440ns = ( 3.940 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     3.940    RESET_DB/clk_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  RESET_DB/counter_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.167     4.107 r  RESET_DB/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     4.222    RESET_DB/counter[10]
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     4.332 r  RESET_DB/counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.332    RESET_DB/counter_reg[11]_i_1_n_5
    SLICE_X38Y84         FDRE                                         r  RESET_DB/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.823     4.451    RESET_DB/clk_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  RESET_DB/counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.940    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.138     4.078    RESET_DB/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.078    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X41Y86   CORDIC/REGFILE/x_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X45Y85   CORDIC/REGFILE/x_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X44Y86   CORDIC/REGFILE/x_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X47Y88   CORDIC/REGFILE/x_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X47Y85   CORDIC/REGFILE/x_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X42Y81   CORDIC/REGFILE/x_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X50Y85   CORDIC/REGFILE/x_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X46Y87   CORDIC/REGFILE/x_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X43Y80   CORDIC/REGFILE/x_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X45Y85   CORDIC/REGFILE/x_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X44Y86   CORDIC/REGFILE/x_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X47Y85   CORDIC/REGFILE/x_out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y81   CORDIC/REGFILE/x_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X46Y87   CORDIC/REGFILE/x_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X47Y85   CORDIC/REGFILE/x_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X44Y86   CORDIC/REGFILE/x_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X44Y86   CORDIC/REGFILE/x_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X45Y85   CORDIC/REGFILE/y_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y88   CORDIC/REGFILE/y_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X47Y88   CORDIC/REGFILE/x_out_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X50Y85   CORDIC/REGFILE/x_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y84   CORDIC/REGFILE/x_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X44Y88   CORDIC/REGFILE/y_out_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X47Y88   CORDIC/REGFILE/y_out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X47Y88   CORDIC/REGFILE/z_out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X44Y88   CORDIC/REGFILE/z_out_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X44Y88   CORDIC/REGFILE/z_out_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X45Y81   HEX_DRIVER/refresh_display_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X45Y81   HEX_DRIVER/refresh_display_counter_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.920ns  (logic 0.583ns (30.363%)  route 1.337ns (69.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 9.771 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.975     9.492    HEX_DRIVER/AS[0]
    SLICE_X45Y82         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.430     9.771    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y82         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[10]/C
                         clock pessimism              0.272    10.043    
                         clock uncertainty           -0.035    10.008    
    SLICE_X45Y82         FDCE (Recov_fdce_C_CLR)     -0.405     9.603    HEX_DRIVER/refresh_display_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.920ns  (logic 0.583ns (30.363%)  route 1.337ns (69.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 9.771 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.975     9.492    HEX_DRIVER/AS[0]
    SLICE_X45Y82         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.430     9.771    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y82         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[11]/C
                         clock pessimism              0.272    10.043    
                         clock uncertainty           -0.035    10.008    
    SLICE_X45Y82         FDCE (Recov_fdce_C_CLR)     -0.405     9.603    HEX_DRIVER/refresh_display_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.920ns  (logic 0.583ns (30.363%)  route 1.337ns (69.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 9.771 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.975     9.492    HEX_DRIVER/AS[0]
    SLICE_X45Y82         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.430     9.771    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y82         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[8]/C
                         clock pessimism              0.272    10.043    
                         clock uncertainty           -0.035    10.008    
    SLICE_X45Y82         FDCE (Recov_fdce_C_CLR)     -0.405     9.603    HEX_DRIVER/refresh_display_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.920ns  (logic 0.583ns (30.363%)  route 1.337ns (69.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 9.771 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.975     9.492    HEX_DRIVER/AS[0]
    SLICE_X45Y82         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.430     9.771    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y82         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[9]/C
                         clock pessimism              0.272    10.043    
                         clock uncertainty           -0.035    10.008    
    SLICE_X45Y82         FDCE (Recov_fdce_C_CLR)     -0.405     9.603    HEX_DRIVER/refresh_display_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.846ns  (logic 0.583ns (31.583%)  route 1.263ns (68.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.901     9.418    HEX_DRIVER/AS[0]
    SLICE_X45Y83         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.431     9.772    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y83         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[12]/C
                         clock pessimism              0.272    10.044    
                         clock uncertainty           -0.035    10.009    
    SLICE_X45Y83         FDCE (Recov_fdce_C_CLR)     -0.405     9.604    HEX_DRIVER/refresh_display_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.846ns  (logic 0.583ns (31.583%)  route 1.263ns (68.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.901     9.418    HEX_DRIVER/AS[0]
    SLICE_X45Y83         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.431     9.772    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y83         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[13]/C
                         clock pessimism              0.272    10.044    
                         clock uncertainty           -0.035    10.009    
    SLICE_X45Y83         FDCE (Recov_fdce_C_CLR)     -0.405     9.604    HEX_DRIVER/refresh_display_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.846ns  (logic 0.583ns (31.583%)  route 1.263ns (68.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.901     9.418    HEX_DRIVER/AS[0]
    SLICE_X45Y83         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.431     9.772    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y83         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[14]/C
                         clock pessimism              0.272    10.044    
                         clock uncertainty           -0.035    10.009    
    SLICE_X45Y83         FDCE (Recov_fdce_C_CLR)     -0.405     9.604    HEX_DRIVER/refresh_display_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.846ns  (logic 0.583ns (31.583%)  route 1.263ns (68.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.901     9.418    HEX_DRIVER/AS[0]
    SLICE_X45Y83         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.431     9.772    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y83         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[15]/C
                         clock pessimism              0.272    10.044    
                         clock uncertainty           -0.035    10.009    
    SLICE_X45Y83         FDCE (Recov_fdce_C_CLR)     -0.405     9.604    HEX_DRIVER/refresh_display_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.784ns  (logic 0.583ns (32.681%)  route 1.201ns (67.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 9.769 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.839     9.356    HEX_DRIVER/AS[0]
    SLICE_X45Y81         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.428     9.769    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y81         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[4]/C
                         clock pessimism              0.272    10.041    
                         clock uncertainty           -0.035    10.006    
    SLICE_X45Y81         FDCE (Recov_fdce_C_CLR)     -0.405     9.601    HEX_DRIVER/refresh_display_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@5.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.784ns  (logic 0.583ns (32.681%)  route 1.201ns (67.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 9.769 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 7.572 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     7.572    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.459     8.031 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.362     8.393    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.517 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.839     9.356    HEX_DRIVER/AS[0]
    SLICE_X45Y81         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.428     9.769    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y81         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[5]/C
                         clock pessimism              0.272    10.041    
                         clock uncertainty           -0.035    10.006    
    SLICE_X45Y81         FDCE (Recov_fdce_C_CLR)     -0.405     9.601    HEX_DRIVER/refresh_display_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  0.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.151ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/anodes_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.629ns  (logic 0.191ns (30.362%)  route 0.438ns (69.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns = ( 3.942 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.559     3.942    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.146     4.088 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.133     4.221    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.266 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.305     4.571    HEX_DRIVER/AS[0]
    SLICE_X46Y86         FDPE                                         f  HEX_DRIVER/anodes_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.826     1.954    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y86         FDPE                                         r  HEX_DRIVER/anodes_reg[1]/C
                         clock pessimism             -0.498     1.456    
                         clock uncertainty            0.035     1.492    
    SLICE_X46Y86         FDPE (Remov_fdpe_C_PRE)     -0.071     1.421    HEX_DRIVER/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           4.571    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/anodes_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.629ns  (logic 0.191ns (30.362%)  route 0.438ns (69.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns = ( 3.942 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.559     3.942    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.146     4.088 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.133     4.221    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.266 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.305     4.571    HEX_DRIVER/AS[0]
    SLICE_X46Y86         FDPE                                         f  HEX_DRIVER/anodes_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.826     1.954    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y86         FDPE                                         r  HEX_DRIVER/anodes_reg[3]/C
                         clock pessimism             -0.498     1.456    
                         clock uncertainty            0.035     1.492    
    SLICE_X46Y86         FDPE (Remov_fdpe_C_PRE)     -0.071     1.421    HEX_DRIVER/anodes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           4.571    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.159ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/anodes_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.617ns  (logic 0.191ns (30.974%)  route 0.426ns (69.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns = ( 3.942 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.559     3.942    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.146     4.088 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.133     4.221    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.266 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.293     4.559    HEX_DRIVER/AS[0]
    SLICE_X47Y89         FDPE                                         f  HEX_DRIVER/anodes_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.830     1.957    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X47Y89         FDPE                                         r  HEX_DRIVER/anodes_reg[2]/C
                         clock pessimism             -0.498     1.459    
                         clock uncertainty            0.035     1.495    
    SLICE_X47Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     1.400    HEX_DRIVER/anodes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           4.559    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.220ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.673ns  (logic 0.191ns (28.390%)  route 0.482ns (71.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns = ( 3.942 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.559     3.942    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.146     4.088 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.133     4.221    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.266 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.349     4.615    HEX_DRIVER/AS[0]
    SLICE_X45Y80         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.949    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y80         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[0]/C
                         clock pessimism             -0.498     1.451    
                         clock uncertainty            0.035     1.487    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.395    HEX_DRIVER/refresh_display_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           4.615    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.220ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.673ns  (logic 0.191ns (28.390%)  route 0.482ns (71.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns = ( 3.942 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.559     3.942    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.146     4.088 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.133     4.221    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.266 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.349     4.615    HEX_DRIVER/AS[0]
    SLICE_X45Y80         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.949    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y80         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[1]/C
                         clock pessimism             -0.498     1.451    
                         clock uncertainty            0.035     1.487    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.395    HEX_DRIVER/refresh_display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           4.615    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.220ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.673ns  (logic 0.191ns (28.390%)  route 0.482ns (71.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns = ( 3.942 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.559     3.942    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.146     4.088 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.133     4.221    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.266 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.349     4.615    HEX_DRIVER/AS[0]
    SLICE_X45Y80         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.949    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y80         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[2]/C
                         clock pessimism             -0.498     1.451    
                         clock uncertainty            0.035     1.487    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.395    HEX_DRIVER/refresh_display_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           4.615    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.220ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.673ns  (logic 0.191ns (28.390%)  route 0.482ns (71.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns = ( 3.942 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.559     3.942    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.146     4.088 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.133     4.221    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.266 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.349     4.615    HEX_DRIVER/AS[0]
    SLICE_X45Y80         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.822     1.949    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y80         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[3]/C
                         clock pessimism             -0.498     1.451    
                         clock uncertainty            0.035     1.487    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.395    HEX_DRIVER/refresh_display_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           4.615    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.222ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/digit_enable_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.682ns  (logic 0.191ns (28.004%)  route 0.491ns (71.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns = ( 3.942 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.559     3.942    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.146     4.088 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.133     4.221    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.266 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.358     4.624    HEX_DRIVER/AS[0]
    SLICE_X45Y88         FDCE                                         f  HEX_DRIVER/digit_enable_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.830     1.957    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y88         FDCE                                         r  HEX_DRIVER/digit_enable_counter_reg[0]/C
                         clock pessimism             -0.498     1.459    
                         clock uncertainty            0.035     1.495    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    HEX_DRIVER/digit_enable_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           4.624    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/digit_enable_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.682ns  (logic 0.191ns (28.004%)  route 0.491ns (71.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns = ( 3.942 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.559     3.942    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.146     4.088 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.133     4.221    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.266 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.358     4.624    HEX_DRIVER/AS[0]
    SLICE_X45Y88         FDCE                                         f  HEX_DRIVER/digit_enable_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.830     1.957    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y88         FDCE                                         r  HEX_DRIVER/digit_enable_counter_reg[1]/C
                         clock pessimism             -0.498     1.459    
                         clock uncertainty            0.035     1.495    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    HEX_DRIVER/digit_enable_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           4.624    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.679ns  (logic 0.191ns (28.136%)  route 0.488ns (71.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns = ( 3.942 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.559     3.942    RESET_DB/clk_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.146     4.088 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.133     4.221    RESET_DB/reset_db_n
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.266 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.355     4.621    HEX_DRIVER/AS[0]
    SLICE_X45Y84         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.826     1.953    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X45Y84         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[16]/C
                         clock pessimism             -0.498     1.455    
                         clock uncertainty            0.035     1.491    
    SLICE_X45Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.399    HEX_DRIVER/refresh_display_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           4.621    
  -------------------------------------------------------------------
                         slack                                  3.222    





