// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_48u_1u_Slice_Slice_ap_int_2_2u_Recast_Binary_ap_uint_1_ap_uint_96_ap_uint_2_ThresholdsActivation_128u_1u_2u_ap_int_13_ap_int_2_1_less_equal_ap_int_13_ap_resource_lut_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TDATA,
        in0_V_TVALID,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        out_V_TREADY,
        weights_V_TDATA,
        weights_V_TVALID,
        weights_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [95:0] in0_V_TDATA;
input   in0_V_TVALID;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input   out_V_TREADY;
input  [47:0] weights_V_TDATA;
input   weights_V_TVALID;
output   weights_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] threshs_m_thresholds_V_0_0_address0;
reg    threshs_m_thresholds_V_0_0_ce0;
wire   [12:0] threshs_m_thresholds_V_0_0_q0;
wire   [6:0] threshs_m_thresholds_V_0_1_address0;
reg    threshs_m_thresholds_V_0_1_ce0;
wire   [12:0] threshs_m_thresholds_V_0_1_q0;
reg    in0_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_557_p2;
wire   [0:0] icmp_ln252_fu_566_p2;
reg    out_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln289_reg_3444;
reg    weights_V_TDATA_blk_n;
reg   [21:0] i_reg_451;
wire   [21:0] i_1_fu_551_p2;
reg    ap_predicate_op76_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] trunc_ln256_fu_706_p1;
wire   [12:0] accu_V_0_0_fu_3154_p2;
reg   [12:0] accu_V_0_0_reg_3438;
wire   [0:0] icmp_ln289_fu_3166_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [95:0] ap_phi_mux_inElem_phi_fu_465_p50;
wire   [95:0] ap_phi_reg_pp0_iter0_inElem_reg_462;
wire   [95:0] tmp_fu_651_p26;
wire   [63:0] idxprom2_i_fu_3185_p1;
reg   [12:0] accu_V_0_0_1_fu_298;
reg   [31:0] sf_fu_302;
wire   [31:0] sf_1_fu_3160_p2;
reg   [95:0] inputBuf_V_23_fu_306;
reg   [95:0] inputBuf_V_23_1_fu_310;
reg   [95:0] inputBuf_V_23_2_fu_314;
reg   [95:0] inputBuf_V_23_3_fu_318;
reg   [95:0] inputBuf_V_23_4_fu_322;
reg   [95:0] inputBuf_V_23_5_fu_326;
reg   [95:0] inputBuf_V_23_6_fu_330;
reg   [95:0] inputBuf_V_23_7_fu_334;
reg   [95:0] inputBuf_V_23_8_fu_338;
reg   [95:0] inputBuf_V_23_9_fu_342;
reg   [95:0] inputBuf_V_23_10_fu_346;
reg   [95:0] inputBuf_V_23_11_fu_350;
reg   [95:0] inputBuf_V_23_12_fu_354;
reg   [95:0] inputBuf_V_23_13_fu_358;
reg   [95:0] inputBuf_V_23_14_fu_362;
reg   [95:0] inputBuf_V_23_15_fu_366;
reg   [95:0] inputBuf_V_23_16_fu_370;
reg   [95:0] inputBuf_V_23_17_fu_374;
reg   [95:0] inputBuf_V_23_18_fu_378;
reg   [95:0] inputBuf_V_23_19_fu_382;
reg   [95:0] inputBuf_V_23_20_fu_386;
reg   [95:0] inputBuf_V_23_21_fu_390;
reg   [95:0] inputBuf_V_23_22_fu_394;
reg   [95:0] inputBuf_V_23_23_fu_398;
reg   [31:0] nf_1_fu_402;
wire   [31:0] nf_2_fu_3203_p3;
reg    ap_block_pp0_stage0_01001;
wire   [4:0] tmp_fu_651_p25;
wire   [0:0] icmp_ln271_fu_836_p2;
wire   [1:0] trunc_ln674_1_fu_1230_p1;
wire  signed [2:0] rhs_0_fu_1234_p1;
wire   [0:0] trunc_ln674_fu_850_p1;
wire   [2:0] sub_ln1347_fu_1238_p2;
wire   [2:0] select_ln89_fu_1244_p3;
wire   [1:0] arg_V_read_assign_1_fu_1256_p4;
wire  signed [2:0] rhs_1_fu_1266_p1;
wire   [0:0] wgt_m_val_1_M_elems_V_fu_854_p3;
wire   [2:0] sub_ln1347_1_fu_1270_p2;
wire   [2:0] select_ln89_1_fu_1276_p3;
wire   [1:0] arg_V_read_assign_2_fu_1288_p4;
wire  signed [2:0] rhs_2_fu_1298_p1;
wire   [0:0] wgt_m_val_2_M_elems_V_fu_862_p3;
wire   [2:0] sub_ln1347_2_fu_1302_p2;
wire   [2:0] select_ln89_2_fu_1308_p3;
wire   [1:0] arg_V_read_assign_3_fu_1320_p4;
wire  signed [2:0] rhs_3_fu_1330_p1;
wire   [0:0] wgt_m_val_3_M_elems_V_fu_870_p3;
wire   [2:0] sub_ln1347_3_fu_1334_p2;
wire   [2:0] select_ln89_3_fu_1340_p3;
wire   [1:0] arg_V_read_assign_4_fu_1352_p4;
wire  signed [2:0] rhs_4_fu_1362_p1;
wire   [0:0] wgt_m_val_4_M_elems_V_fu_878_p3;
wire   [2:0] sub_ln1347_4_fu_1366_p2;
wire   [2:0] select_ln89_4_fu_1372_p3;
wire   [1:0] arg_V_read_assign_5_fu_1384_p4;
wire  signed [2:0] rhs_5_fu_1394_p1;
wire   [0:0] wgt_m_val_5_M_elems_V_fu_886_p3;
wire   [2:0] sub_ln1347_5_fu_1398_p2;
wire   [2:0] select_ln89_5_fu_1404_p3;
wire   [1:0] arg_V_read_assign_6_fu_1416_p4;
wire  signed [2:0] rhs_6_fu_1426_p1;
wire   [0:0] wgt_m_val_6_M_elems_V_fu_894_p3;
wire   [2:0] sub_ln1347_6_fu_1430_p2;
wire   [2:0] select_ln89_6_fu_1436_p3;
wire   [1:0] arg_V_read_assign_7_fu_1448_p4;
wire  signed [2:0] rhs_7_fu_1458_p1;
wire   [0:0] wgt_m_val_7_M_elems_V_fu_902_p3;
wire   [2:0] sub_ln1347_7_fu_1462_p2;
wire   [2:0] select_ln89_7_fu_1468_p3;
wire   [1:0] arg_V_read_assign_8_fu_1480_p4;
wire  signed [2:0] rhs_8_fu_1490_p1;
wire   [0:0] wgt_m_val_8_M_elems_V_fu_910_p3;
wire   [2:0] sub_ln1347_8_fu_1494_p2;
wire   [2:0] select_ln89_8_fu_1500_p3;
wire   [1:0] arg_V_read_assign_9_fu_1512_p4;
wire  signed [2:0] rhs_9_fu_1522_p1;
wire   [0:0] wgt_m_val_9_M_elems_V_fu_918_p3;
wire   [2:0] sub_ln1347_9_fu_1526_p2;
wire   [2:0] select_ln89_9_fu_1532_p3;
wire   [1:0] arg_V_read_assign_s_fu_1544_p4;
wire  signed [2:0] rhs_10_fu_1554_p1;
wire   [0:0] wgt_m_val_10_M_elems_V_fu_926_p3;
wire   [2:0] sub_ln1347_10_fu_1558_p2;
wire   [2:0] select_ln89_10_fu_1564_p3;
wire   [1:0] arg_V_read_assign_10_fu_1576_p4;
wire  signed [2:0] rhs_11_fu_1586_p1;
wire   [0:0] wgt_m_val_11_M_elems_V_fu_934_p3;
wire   [2:0] sub_ln1347_11_fu_1590_p2;
wire   [2:0] select_ln89_11_fu_1596_p3;
wire   [1:0] arg_V_read_assign_11_fu_1608_p4;
wire  signed [2:0] rhs_12_fu_1618_p1;
wire   [0:0] wgt_m_val_12_M_elems_V_fu_942_p3;
wire   [2:0] sub_ln1347_12_fu_1622_p2;
wire   [2:0] select_ln89_12_fu_1628_p3;
wire   [1:0] arg_V_read_assign_12_fu_1640_p4;
wire  signed [2:0] rhs_13_fu_1650_p1;
wire   [0:0] wgt_m_val_13_M_elems_V_fu_950_p3;
wire   [2:0] sub_ln1347_13_fu_1654_p2;
wire   [2:0] select_ln89_13_fu_1660_p3;
wire   [1:0] arg_V_read_assign_13_fu_1672_p4;
wire  signed [2:0] rhs_14_fu_1682_p1;
wire   [0:0] wgt_m_val_14_M_elems_V_fu_958_p3;
wire   [2:0] sub_ln1347_14_fu_1686_p2;
wire   [2:0] select_ln89_14_fu_1692_p3;
wire   [1:0] arg_V_read_assign_14_fu_1704_p4;
wire  signed [2:0] rhs_15_fu_1714_p1;
wire   [0:0] wgt_m_val_15_M_elems_V_fu_966_p3;
wire   [2:0] sub_ln1347_15_fu_1718_p2;
wire   [2:0] select_ln89_15_fu_1724_p3;
wire   [1:0] arg_V_read_assign_15_fu_1736_p4;
wire  signed [2:0] rhs_16_fu_1746_p1;
wire   [0:0] wgt_m_val_16_M_elems_V_fu_974_p3;
wire   [2:0] sub_ln1347_16_fu_1750_p2;
wire   [2:0] select_ln89_16_fu_1756_p3;
wire   [1:0] arg_V_read_assign_16_fu_1768_p4;
wire  signed [2:0] rhs_17_fu_1778_p1;
wire   [0:0] wgt_m_val_17_M_elems_V_fu_982_p3;
wire   [2:0] sub_ln1347_17_fu_1782_p2;
wire   [2:0] select_ln89_17_fu_1788_p3;
wire   [1:0] arg_V_read_assign_17_fu_1800_p4;
wire  signed [2:0] rhs_18_fu_1810_p1;
wire   [0:0] wgt_m_val_18_M_elems_V_fu_990_p3;
wire   [2:0] sub_ln1347_18_fu_1814_p2;
wire   [2:0] select_ln89_18_fu_1820_p3;
wire   [1:0] arg_V_read_assign_18_fu_1832_p4;
wire  signed [2:0] rhs_19_fu_1842_p1;
wire   [0:0] wgt_m_val_19_M_elems_V_fu_998_p3;
wire   [2:0] sub_ln1347_19_fu_1846_p2;
wire   [2:0] select_ln89_19_fu_1852_p3;
wire   [1:0] arg_V_read_assign_19_fu_1864_p4;
wire  signed [2:0] rhs_20_fu_1874_p1;
wire   [0:0] wgt_m_val_20_M_elems_V_fu_1006_p3;
wire   [2:0] sub_ln1347_20_fu_1878_p2;
wire   [2:0] select_ln89_20_fu_1884_p3;
wire   [1:0] arg_V_read_assign_20_fu_1896_p4;
wire  signed [2:0] rhs_21_fu_1906_p1;
wire   [0:0] wgt_m_val_21_M_elems_V_fu_1014_p3;
wire   [2:0] sub_ln1347_21_fu_1910_p2;
wire   [2:0] select_ln89_21_fu_1916_p3;
wire   [1:0] arg_V_read_assign_21_fu_1928_p4;
wire  signed [2:0] rhs_22_fu_1938_p1;
wire   [0:0] wgt_m_val_22_M_elems_V_fu_1022_p3;
wire   [2:0] sub_ln1347_22_fu_1942_p2;
wire   [2:0] select_ln89_22_fu_1948_p3;
wire   [1:0] arg_V_read_assign_22_fu_1960_p4;
wire  signed [2:0] rhs_23_fu_1970_p1;
wire   [0:0] wgt_m_val_23_M_elems_V_fu_1030_p3;
wire   [2:0] sub_ln1347_23_fu_1974_p2;
wire   [2:0] select_ln89_23_fu_1980_p3;
wire   [1:0] arg_V_read_assign_23_fu_1992_p4;
wire  signed [2:0] rhs_24_fu_2002_p1;
wire   [0:0] wgt_m_val_24_M_elems_V_fu_1038_p3;
wire   [2:0] sub_ln1347_24_fu_2006_p2;
wire   [2:0] select_ln89_24_fu_2012_p3;
wire   [1:0] arg_V_read_assign_24_fu_2024_p4;
wire  signed [2:0] rhs_25_fu_2034_p1;
wire   [0:0] wgt_m_val_25_M_elems_V_fu_1046_p3;
wire   [2:0] sub_ln1347_25_fu_2038_p2;
wire   [2:0] select_ln89_25_fu_2044_p3;
wire   [1:0] arg_V_read_assign_25_fu_2056_p4;
wire  signed [2:0] rhs_26_fu_2066_p1;
wire   [0:0] wgt_m_val_26_M_elems_V_fu_1054_p3;
wire   [2:0] sub_ln1347_26_fu_2070_p2;
wire   [2:0] select_ln89_26_fu_2076_p3;
wire   [1:0] arg_V_read_assign_26_fu_2088_p4;
wire  signed [2:0] rhs_27_fu_2098_p1;
wire   [0:0] wgt_m_val_27_M_elems_V_fu_1062_p3;
wire   [2:0] sub_ln1347_27_fu_2102_p2;
wire   [2:0] select_ln89_27_fu_2108_p3;
wire   [1:0] arg_V_read_assign_27_fu_2120_p4;
wire  signed [2:0] rhs_28_fu_2130_p1;
wire   [0:0] wgt_m_val_28_M_elems_V_fu_1070_p3;
wire   [2:0] sub_ln1347_28_fu_2134_p2;
wire   [2:0] select_ln89_28_fu_2140_p3;
wire   [1:0] arg_V_read_assign_28_fu_2152_p4;
wire  signed [2:0] rhs_29_fu_2162_p1;
wire   [0:0] wgt_m_val_29_M_elems_V_fu_1078_p3;
wire   [2:0] sub_ln1347_29_fu_2166_p2;
wire   [2:0] select_ln89_29_fu_2172_p3;
wire   [1:0] arg_V_read_assign_29_fu_2184_p4;
wire  signed [2:0] rhs_30_fu_2194_p1;
wire   [0:0] wgt_m_val_30_M_elems_V_fu_1086_p3;
wire   [2:0] sub_ln1347_30_fu_2198_p2;
wire   [2:0] select_ln89_30_fu_2204_p3;
wire   [1:0] arg_V_read_assign_30_fu_2216_p4;
wire  signed [2:0] rhs_31_fu_2226_p1;
wire   [0:0] wgt_m_val_31_M_elems_V_fu_1094_p3;
wire   [2:0] sub_ln1347_31_fu_2230_p2;
wire   [2:0] select_ln89_31_fu_2236_p3;
wire   [1:0] arg_V_read_assign_31_fu_2248_p4;
wire  signed [2:0] rhs_32_fu_2258_p1;
wire   [0:0] wgt_m_val_32_M_elems_V_fu_1102_p3;
wire   [2:0] sub_ln1347_32_fu_2262_p2;
wire   [2:0] select_ln89_32_fu_2268_p3;
wire   [1:0] arg_V_read_assign_32_fu_2280_p4;
wire  signed [2:0] rhs_33_fu_2290_p1;
wire   [0:0] wgt_m_val_33_M_elems_V_fu_1110_p3;
wire   [2:0] sub_ln1347_33_fu_2294_p2;
wire   [2:0] select_ln89_33_fu_2300_p3;
wire   [1:0] arg_V_read_assign_33_fu_2312_p4;
wire  signed [2:0] rhs_34_fu_2322_p1;
wire   [0:0] wgt_m_val_34_M_elems_V_fu_1118_p3;
wire   [2:0] sub_ln1347_34_fu_2326_p2;
wire   [2:0] select_ln89_34_fu_2332_p3;
wire   [1:0] arg_V_read_assign_34_fu_2344_p4;
wire  signed [2:0] rhs_35_fu_2354_p1;
wire   [0:0] wgt_m_val_35_M_elems_V_fu_1126_p3;
wire   [2:0] sub_ln1347_35_fu_2358_p2;
wire   [2:0] select_ln89_35_fu_2364_p3;
wire   [1:0] arg_V_read_assign_35_fu_2376_p4;
wire  signed [2:0] rhs_36_fu_2386_p1;
wire   [0:0] wgt_m_val_36_M_elems_V_fu_1134_p3;
wire   [2:0] sub_ln1347_36_fu_2390_p2;
wire   [2:0] select_ln89_36_fu_2396_p3;
wire   [1:0] arg_V_read_assign_36_fu_2408_p4;
wire  signed [2:0] rhs_37_fu_2418_p1;
wire   [0:0] wgt_m_val_37_M_elems_V_fu_1142_p3;
wire   [2:0] sub_ln1347_37_fu_2422_p2;
wire   [2:0] select_ln89_37_fu_2428_p3;
wire   [1:0] arg_V_read_assign_37_fu_2440_p4;
wire  signed [2:0] rhs_38_fu_2450_p1;
wire   [0:0] wgt_m_val_38_M_elems_V_fu_1150_p3;
wire   [2:0] sub_ln1347_38_fu_2454_p2;
wire   [2:0] select_ln89_38_fu_2460_p3;
wire   [1:0] arg_V_read_assign_38_fu_2472_p4;
wire  signed [2:0] rhs_39_fu_2482_p1;
wire   [0:0] wgt_m_val_39_M_elems_V_fu_1158_p3;
wire   [2:0] sub_ln1347_39_fu_2486_p2;
wire   [2:0] select_ln89_39_fu_2492_p3;
wire   [1:0] arg_V_read_assign_39_fu_2504_p4;
wire  signed [2:0] rhs_40_fu_2514_p1;
wire   [0:0] wgt_m_val_40_M_elems_V_fu_1166_p3;
wire   [2:0] sub_ln1347_40_fu_2518_p2;
wire   [2:0] select_ln89_40_fu_2524_p3;
wire   [1:0] arg_V_read_assign_40_fu_2536_p4;
wire  signed [2:0] rhs_41_fu_2546_p1;
wire   [0:0] wgt_m_val_41_M_elems_V_fu_1174_p3;
wire   [2:0] sub_ln1347_41_fu_2550_p2;
wire   [2:0] select_ln89_41_fu_2556_p3;
wire   [1:0] arg_V_read_assign_41_fu_2568_p4;
wire  signed [2:0] rhs_42_fu_2578_p1;
wire   [0:0] wgt_m_val_42_M_elems_V_fu_1182_p3;
wire   [2:0] sub_ln1347_42_fu_2582_p2;
wire   [2:0] select_ln89_42_fu_2588_p3;
wire   [1:0] arg_V_read_assign_42_fu_2600_p4;
wire  signed [2:0] rhs_43_fu_2610_p1;
wire   [0:0] wgt_m_val_43_M_elems_V_fu_1190_p3;
wire   [2:0] sub_ln1347_43_fu_2614_p2;
wire   [2:0] select_ln89_43_fu_2620_p3;
wire   [1:0] arg_V_read_assign_43_fu_2632_p4;
wire  signed [2:0] rhs_44_fu_2642_p1;
wire   [0:0] wgt_m_val_44_M_elems_V_fu_1198_p3;
wire   [2:0] sub_ln1347_44_fu_2646_p2;
wire   [2:0] select_ln89_44_fu_2652_p3;
wire   [1:0] arg_V_read_assign_44_fu_2664_p4;
wire  signed [2:0] rhs_45_fu_2674_p1;
wire   [0:0] wgt_m_val_45_M_elems_V_fu_1206_p3;
wire   [2:0] sub_ln1347_45_fu_2678_p2;
wire   [2:0] select_ln89_45_fu_2684_p3;
wire   [1:0] arg_V_read_assign_45_fu_2696_p4;
wire  signed [2:0] rhs_46_fu_2706_p1;
wire   [0:0] wgt_m_val_46_M_elems_V_fu_1214_p3;
wire   [2:0] sub_ln1347_46_fu_2710_p2;
wire   [2:0] select_ln89_46_fu_2716_p3;
wire   [1:0] arg_V_read_assign_46_fu_2728_p4;
wire  signed [2:0] rhs_47_fu_2738_p1;
wire   [0:0] wgt_m_val_47_M_elems_V_fu_1222_p3;
wire   [2:0] sub_ln1347_47_fu_2742_p2;
wire   [2:0] select_ln89_47_fu_2748_p3;
wire  signed [3:0] sext_ln674_45_fu_2692_p1;
wire  signed [3:0] sext_ln674_46_fu_2724_p1;
wire   [3:0] add_ln691_fu_2760_p2;
wire  signed [12:0] sext_ln691_1_fu_2766_p1;
wire   [12:0] select_ln271_fu_842_p3;
wire  signed [3:0] sext_ln674_41_fu_2564_p1;
wire  signed [3:0] sext_ln674_43_fu_2628_p1;
wire   [3:0] add_ln691_2_fu_2776_p2;
wire  signed [3:0] sext_ln674_44_fu_2660_p1;
wire   [3:0] add_ln691_3_fu_2782_p2;
wire  signed [12:0] sext_ln691_2_fu_2788_p1;
wire   [12:0] add_ln691_1_fu_2770_p2;
wire  signed [3:0] sext_ln674_35_fu_2372_p1;
wire  signed [3:0] sext_ln674_37_fu_2436_p1;
wire   [3:0] add_ln691_5_fu_2798_p2;
wire  signed [3:0] sext_ln674_42_fu_2596_p1;
wire   [3:0] add_ln691_6_fu_2804_p2;
wire  signed [3:0] sext_ln674_38_fu_2468_p1;
wire  signed [3:0] sext_ln674_40_fu_2532_p1;
wire   [3:0] add_ln691_7_fu_2814_p2;
wire  signed [3:0] sext_ln674_36_fu_2404_p1;
wire   [3:0] add_ln691_8_fu_2820_p2;
wire  signed [4:0] sext_ln691_4_fu_2826_p1;
wire  signed [4:0] sext_ln691_3_fu_2810_p1;
wire   [4:0] add_ln691_9_fu_2830_p2;
wire  signed [12:0] sext_ln691_5_fu_2836_p1;
wire   [12:0] add_ln691_4_fu_2792_p2;
wire  signed [3:0] sext_ln674_23_fu_1988_p1;
wire  signed [3:0] sext_ln674_25_fu_2052_p1;
wire   [3:0] add_ln691_11_fu_2846_p2;
wire  signed [3:0] sext_ln674_39_fu_2500_p1;
wire   [3:0] add_ln691_12_fu_2852_p2;
wire  signed [3:0] sext_ln674_26_fu_2084_p1;
wire  signed [3:0] sext_ln674_28_fu_2148_p1;
wire   [3:0] add_ln691_13_fu_2862_p2;
wire  signed [3:0] sext_ln674_24_fu_2020_p1;
wire   [3:0] add_ln691_14_fu_2868_p2;
wire  signed [4:0] sext_ln691_7_fu_2874_p1;
wire  signed [4:0] sext_ln691_6_fu_2858_p1;
wire   [4:0] add_ln691_15_fu_2878_p2;
wire  signed [3:0] sext_ln674_29_fu_2180_p1;
wire  signed [3:0] sext_ln674_31_fu_2244_p1;
wire   [3:0] add_ln691_16_fu_2888_p2;
wire  signed [3:0] sext_ln674_27_fu_2116_p1;
wire   [3:0] add_ln691_17_fu_2894_p2;
wire  signed [3:0] sext_ln674_32_fu_2276_p1;
wire  signed [3:0] sext_ln674_34_fu_2340_p1;
wire   [3:0] add_ln691_18_fu_2904_p2;
wire  signed [3:0] sext_ln674_30_fu_2212_p1;
wire   [3:0] add_ln691_19_fu_2910_p2;
wire  signed [4:0] sext_ln691_10_fu_2916_p1;
wire  signed [4:0] sext_ln691_9_fu_2900_p1;
wire   [4:0] add_ln691_20_fu_2920_p2;
wire  signed [5:0] sext_ln691_11_fu_2926_p1;
wire  signed [5:0] sext_ln691_8_fu_2884_p1;
wire   [5:0] add_ln691_21_fu_2930_p2;
wire  signed [12:0] sext_ln691_12_fu_2936_p1;
wire   [12:0] add_ln691_10_fu_2840_p2;
wire  signed [3:0] sext_ln674_1_fu_1284_p1;
wire  signed [3:0] sext_ln674_fu_1252_p1;
wire   [3:0] add_ln691_23_fu_2946_p2;
wire  signed [3:0] sext_ln674_33_fu_2308_p1;
wire   [3:0] add_ln691_24_fu_2952_p2;
wire  signed [3:0] sext_ln674_4_fu_1380_p1;
wire  signed [3:0] sext_ln674_3_fu_1348_p1;
wire   [3:0] add_ln691_25_fu_2962_p2;
wire  signed [3:0] sext_ln674_2_fu_1316_p1;
wire   [3:0] add_ln691_26_fu_2968_p2;
wire  signed [4:0] sext_ln691_14_fu_2974_p1;
wire  signed [4:0] sext_ln691_13_fu_2958_p1;
wire   [4:0] add_ln691_27_fu_2978_p2;
wire  signed [3:0] sext_ln674_7_fu_1476_p1;
wire  signed [3:0] sext_ln674_6_fu_1444_p1;
wire   [3:0] add_ln691_28_fu_2988_p2;
wire  signed [3:0] sext_ln674_5_fu_1412_p1;
wire   [3:0] add_ln691_29_fu_2994_p2;
wire  signed [3:0] sext_ln674_10_fu_1572_p1;
wire  signed [3:0] sext_ln674_9_fu_1540_p1;
wire   [3:0] add_ln691_30_fu_3004_p2;
wire  signed [3:0] sext_ln674_8_fu_1508_p1;
wire   [3:0] add_ln691_31_fu_3010_p2;
wire  signed [4:0] sext_ln691_17_fu_3016_p1;
wire  signed [4:0] sext_ln691_16_fu_3000_p1;
wire   [4:0] add_ln691_32_fu_3020_p2;
wire  signed [5:0] sext_ln691_18_fu_3026_p1;
wire  signed [5:0] sext_ln691_15_fu_2984_p1;
wire   [5:0] add_ln691_33_fu_3030_p2;
wire  signed [3:0] sext_ln674_13_fu_1668_p1;
wire  signed [3:0] sext_ln674_12_fu_1636_p1;
wire   [3:0] add_ln691_34_fu_3040_p2;
wire  signed [3:0] sext_ln674_11_fu_1604_p1;
wire   [3:0] add_ln691_35_fu_3046_p2;
wire  signed [3:0] sext_ln674_16_fu_1764_p1;
wire  signed [3:0] sext_ln674_15_fu_1732_p1;
wire   [3:0] add_ln691_36_fu_3056_p2;
wire  signed [3:0] sext_ln674_14_fu_1700_p1;
wire   [3:0] add_ln691_37_fu_3062_p2;
wire  signed [4:0] sext_ln691_21_fu_3068_p1;
wire  signed [4:0] sext_ln691_20_fu_3052_p1;
wire   [4:0] add_ln691_38_fu_3072_p2;
wire  signed [3:0] sext_ln674_19_fu_1860_p1;
wire  signed [3:0] sext_ln674_18_fu_1828_p1;
wire   [3:0] add_ln691_39_fu_3082_p2;
wire  signed [3:0] sext_ln674_17_fu_1796_p1;
wire   [3:0] add_ln691_40_fu_3088_p2;
wire  signed [3:0] sext_ln674_20_fu_1892_p1;
wire  signed [3:0] sext_ln674_22_fu_1956_p1;
wire   [3:0] add_ln691_41_fu_3098_p2;
wire  signed [3:0] sext_ln674_21_fu_1924_p1;
wire  signed [3:0] sext_ln691_fu_2756_p1;
wire   [3:0] add_ln691_42_fu_3108_p2;
wire  signed [4:0] sext_ln691_25_fu_3114_p1;
wire  signed [4:0] sext_ln691_24_fu_3104_p1;
wire   [4:0] add_ln691_43_fu_3118_p2;
wire  signed [4:0] sext_ln691_23_fu_3094_p1;
wire   [4:0] add_ln691_44_fu_3124_p2;
wire  signed [5:0] sext_ln691_26_fu_3130_p1;
wire  signed [5:0] sext_ln691_22_fu_3078_p1;
wire   [5:0] add_ln691_45_fu_3134_p2;
wire  signed [6:0] sext_ln691_27_fu_3140_p1;
wire  signed [6:0] sext_ln691_19_fu_3036_p1;
wire   [6:0] add_ln691_46_fu_3144_p2;
wire  signed [12:0] sext_ln691_28_fu_3150_p1;
wire   [12:0] add_ln691_22_fu_2940_p2;
wire   [31:0] nf_fu_3191_p2;
wire   [0:0] icmp_ln301_fu_3197_p2;
wire   [0:0] result_V_fu_3216_p2;
wire   [0:0] icmp_ln890_fu_3229_p2;
wire   [0:0] xor_ln890_fu_3234_p2;
wire   [1:0] select_ln183_fu_3221_p3;
wire   [1:0] zext_ln691_fu_3240_p1;
wire   [1:0] result_V_2_fu_3244_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_48u_1u_Slice_Slice_ap_int_2_2ubkb #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_0_0_address0),
    .ce0(threshs_m_thresholds_V_0_0_ce0),
    .q0(threshs_m_thresholds_V_0_0_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_48u_1u_Slice_Slice_ap_int_2_2ucud #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_0_1_address0),
    .ce0(threshs_m_thresholds_V_0_1_ce0),
    .q0(threshs_m_thresholds_V_0_1_q0)
);

StreamingFCLayer_Batch_3_mux_245_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 96 ),
    .din1_WIDTH( 96 ),
    .din2_WIDTH( 96 ),
    .din3_WIDTH( 96 ),
    .din4_WIDTH( 96 ),
    .din5_WIDTH( 96 ),
    .din6_WIDTH( 96 ),
    .din7_WIDTH( 96 ),
    .din8_WIDTH( 96 ),
    .din9_WIDTH( 96 ),
    .din10_WIDTH( 96 ),
    .din11_WIDTH( 96 ),
    .din12_WIDTH( 96 ),
    .din13_WIDTH( 96 ),
    .din14_WIDTH( 96 ),
    .din15_WIDTH( 96 ),
    .din16_WIDTH( 96 ),
    .din17_WIDTH( 96 ),
    .din18_WIDTH( 96 ),
    .din19_WIDTH( 96 ),
    .din20_WIDTH( 96 ),
    .din21_WIDTH( 96 ),
    .din22_WIDTH( 96 ),
    .din23_WIDTH( 96 ),
    .din24_WIDTH( 5 ),
    .dout_WIDTH( 96 ))
mux_245_96_1_1_U1(
    .din0(inputBuf_V_23_fu_306),
    .din1(inputBuf_V_23_1_fu_310),
    .din2(inputBuf_V_23_2_fu_314),
    .din3(inputBuf_V_23_3_fu_318),
    .din4(inputBuf_V_23_4_fu_322),
    .din5(inputBuf_V_23_5_fu_326),
    .din6(inputBuf_V_23_6_fu_330),
    .din7(inputBuf_V_23_7_fu_334),
    .din8(inputBuf_V_23_8_fu_338),
    .din9(inputBuf_V_23_9_fu_342),
    .din10(inputBuf_V_23_10_fu_346),
    .din11(inputBuf_V_23_11_fu_350),
    .din12(inputBuf_V_23_12_fu_354),
    .din13(inputBuf_V_23_13_fu_358),
    .din14(inputBuf_V_23_14_fu_362),
    .din15(inputBuf_V_23_15_fu_366),
    .din16(inputBuf_V_23_16_fu_370),
    .din17(inputBuf_V_23_17_fu_374),
    .din18(inputBuf_V_23_18_fu_378),
    .din19(inputBuf_V_23_19_fu_382),
    .din20(inputBuf_V_23_20_fu_386),
    .din21(inputBuf_V_23_21_fu_390),
    .din22(inputBuf_V_23_22_fu_394),
    .din23(inputBuf_V_23_23_fu_398),
    .din24(tmp_fu_651_p25),
    .dout(tmp_fu_651_p26)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_451 <= i_1_fu_551_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_451 <= 22'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_1_fu_402 <= 32'd0;
    end else if (((icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_fu_3166_p2 == 1'd1))) begin
        nf_1_fu_402 <= nf_2_fu_3203_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_fu_3166_p2 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_fu_302 <= 32'd0;
    end else if (((icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_fu_3166_p2 == 1'd0))) begin
        sf_fu_302 <= sf_1_fu_3160_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accu_V_0_0_1_fu_298 <= accu_V_0_0_fu_3154_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accu_V_0_0_reg_3438 <= accu_V_0_0_fu_3154_p2;
        icmp_ln289_reg_3444 <= icmp_ln289_fu_3166_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd10))) begin
        inputBuf_V_23_10_fu_346 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd11))) begin
        inputBuf_V_23_11_fu_350 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd12))) begin
        inputBuf_V_23_12_fu_354 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd13))) begin
        inputBuf_V_23_13_fu_358 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd14))) begin
        inputBuf_V_23_14_fu_362 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd15))) begin
        inputBuf_V_23_15_fu_366 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd16))) begin
        inputBuf_V_23_16_fu_370 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd17))) begin
        inputBuf_V_23_17_fu_374 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd18))) begin
        inputBuf_V_23_18_fu_378 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd19))) begin
        inputBuf_V_23_19_fu_382 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd1))) begin
        inputBuf_V_23_1_fu_310 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd20))) begin
        inputBuf_V_23_20_fu_386 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd21))) begin
        inputBuf_V_23_21_fu_390 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd22))) begin
        inputBuf_V_23_22_fu_394 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln256_fu_706_p1 == 5'd22) & ~(trunc_ln256_fu_706_p1 == 5'd21) & ~(trunc_ln256_fu_706_p1 == 5'd20) & ~(trunc_ln256_fu_706_p1 == 5'd19) & ~(trunc_ln256_fu_706_p1 == 5'd18) & ~(trunc_ln256_fu_706_p1 == 5'd17) & ~(trunc_ln256_fu_706_p1 == 5'd16) & ~(trunc_ln256_fu_706_p1 == 5'd15) & ~(trunc_ln256_fu_706_p1 == 5'd14) & ~(trunc_ln256_fu_706_p1 == 5'd13) & ~(trunc_ln256_fu_706_p1 == 5'd12) & ~(trunc_ln256_fu_706_p1 == 5'd11) & ~(trunc_ln256_fu_706_p1 == 5'd10) & ~(trunc_ln256_fu_706_p1 == 5'd9) & ~(trunc_ln256_fu_706_p1 == 5'd8) & ~(trunc_ln256_fu_706_p1 == 5'd7) & ~(trunc_ln256_fu_706_p1 == 5'd6) & ~(trunc_ln256_fu_706_p1 == 5'd5) & ~(trunc_ln256_fu_706_p1 == 5'd4) & ~(trunc_ln256_fu_706_p1 == 5'd3) & ~(trunc_ln256_fu_706_p1 == 5'd2) & ~(trunc_ln256_fu_706_p1 == 5'd1) & ~(trunc_ln256_fu_706_p1 == 5'd0) & (icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_V_23_23_fu_398 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd2))) begin
        inputBuf_V_23_2_fu_314 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd3))) begin
        inputBuf_V_23_3_fu_318 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd4))) begin
        inputBuf_V_23_4_fu_322 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd5))) begin
        inputBuf_V_23_5_fu_326 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd6))) begin
        inputBuf_V_23_6_fu_330 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd7))) begin
        inputBuf_V_23_7_fu_334 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd8))) begin
        inputBuf_V_23_8_fu_338 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd9))) begin
        inputBuf_V_23_9_fu_342 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_706_p1 == 5'd0))) begin
        inputBuf_V_23_fu_306 <= in0_V_TDATA;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_557_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_566_p2 == 1'd0) & (icmp_ln248_fu_557_p2 == 1'd0))) begin
        ap_phi_mux_inElem_phi_fu_465_p50 = tmp_fu_651_p26;
    end else if ((((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd22)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd21)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd20)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd19)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd18)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd17)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd16)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd15)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd14)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd13)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd12)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd11)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd10)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd9)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd8)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd7)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd6)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd5)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd4)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd3)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd2)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd1)) | ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (trunc_ln256_fu_706_p1 == 5'd0)) | (~(trunc_ln256_fu_706_p1 == 5'd22) & ~(trunc_ln256_fu_706_p1 == 5'd21) & ~(trunc_ln256_fu_706_p1 == 5'd20) & ~(trunc_ln256_fu_706_p1 == 5'd19) & ~(trunc_ln256_fu_706_p1 == 5'd18) & ~(trunc_ln256_fu_706_p1 == 5'd17) & ~(trunc_ln256_fu_706_p1 == 5'd16) & ~(trunc_ln256_fu_706_p1 == 5'd15) & ~(trunc_ln256_fu_706_p1 == 5'd14) & ~(trunc_ln256_fu_706_p1 == 5'd13) & ~(trunc_ln256_fu_706_p1 == 5'd12) & ~(trunc_ln256_fu_706_p1 == 5'd11) & ~(trunc_ln256_fu_706_p1 == 5'd10) & ~(trunc_ln256_fu_706_p1 == 5'd9) & ~(trunc_ln256_fu_706_p1 == 5'd8) & ~(trunc_ln256_fu_706_p1 == 5'd7) & ~(trunc_ln256_fu_706_p1 == 5'd6) & ~(trunc_ln256_fu_706_p1 == 5'd5) & ~(trunc_ln256_fu_706_p1 == 5'd4) & ~(trunc_ln256_fu_706_p1 == 5'd3) & ~(trunc_ln256_fu_706_p1 == 5'd2) & ~(trunc_ln256_fu_706_p1 == 5'd1) & ~(trunc_ln256_fu_706_p1 == 5'd0) & (icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0)))) begin
        ap_phi_mux_inElem_phi_fu_465_p50 = in0_V_TDATA;
    end else begin
        ap_phi_mux_inElem_phi_fu_465_p50 = ap_phi_reg_pp0_iter0_inElem_reg_462;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op76_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_3444 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_3444 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_0_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_0_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_557_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln248_fu_557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln248_fu_557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_V_0_0_fu_3154_p2 = ($signed(sext_ln691_28_fu_3150_p1) + $signed(add_ln691_22_fu_2940_p2));

assign add_ln691_10_fu_2840_p2 = ($signed(sext_ln691_5_fu_2836_p1) + $signed(add_ln691_4_fu_2792_p2));

assign add_ln691_11_fu_2846_p2 = ($signed(sext_ln674_23_fu_1988_p1) + $signed(sext_ln674_25_fu_2052_p1));

assign add_ln691_12_fu_2852_p2 = ($signed(add_ln691_11_fu_2846_p2) + $signed(sext_ln674_39_fu_2500_p1));

assign add_ln691_13_fu_2862_p2 = ($signed(sext_ln674_26_fu_2084_p1) + $signed(sext_ln674_28_fu_2148_p1));

assign add_ln691_14_fu_2868_p2 = ($signed(add_ln691_13_fu_2862_p2) + $signed(sext_ln674_24_fu_2020_p1));

assign add_ln691_15_fu_2878_p2 = ($signed(sext_ln691_7_fu_2874_p1) + $signed(sext_ln691_6_fu_2858_p1));

assign add_ln691_16_fu_2888_p2 = ($signed(sext_ln674_29_fu_2180_p1) + $signed(sext_ln674_31_fu_2244_p1));

assign add_ln691_17_fu_2894_p2 = ($signed(add_ln691_16_fu_2888_p2) + $signed(sext_ln674_27_fu_2116_p1));

assign add_ln691_18_fu_2904_p2 = ($signed(sext_ln674_32_fu_2276_p1) + $signed(sext_ln674_34_fu_2340_p1));

assign add_ln691_19_fu_2910_p2 = ($signed(add_ln691_18_fu_2904_p2) + $signed(sext_ln674_30_fu_2212_p1));

assign add_ln691_1_fu_2770_p2 = ($signed(sext_ln691_1_fu_2766_p1) + $signed(select_ln271_fu_842_p3));

assign add_ln691_20_fu_2920_p2 = ($signed(sext_ln691_10_fu_2916_p1) + $signed(sext_ln691_9_fu_2900_p1));

assign add_ln691_21_fu_2930_p2 = ($signed(sext_ln691_11_fu_2926_p1) + $signed(sext_ln691_8_fu_2884_p1));

assign add_ln691_22_fu_2940_p2 = ($signed(sext_ln691_12_fu_2936_p1) + $signed(add_ln691_10_fu_2840_p2));

assign add_ln691_23_fu_2946_p2 = ($signed(sext_ln674_1_fu_1284_p1) + $signed(sext_ln674_fu_1252_p1));

assign add_ln691_24_fu_2952_p2 = ($signed(add_ln691_23_fu_2946_p2) + $signed(sext_ln674_33_fu_2308_p1));

assign add_ln691_25_fu_2962_p2 = ($signed(sext_ln674_4_fu_1380_p1) + $signed(sext_ln674_3_fu_1348_p1));

assign add_ln691_26_fu_2968_p2 = ($signed(add_ln691_25_fu_2962_p2) + $signed(sext_ln674_2_fu_1316_p1));

assign add_ln691_27_fu_2978_p2 = ($signed(sext_ln691_14_fu_2974_p1) + $signed(sext_ln691_13_fu_2958_p1));

assign add_ln691_28_fu_2988_p2 = ($signed(sext_ln674_7_fu_1476_p1) + $signed(sext_ln674_6_fu_1444_p1));

assign add_ln691_29_fu_2994_p2 = ($signed(add_ln691_28_fu_2988_p2) + $signed(sext_ln674_5_fu_1412_p1));

assign add_ln691_2_fu_2776_p2 = ($signed(sext_ln674_41_fu_2564_p1) + $signed(sext_ln674_43_fu_2628_p1));

assign add_ln691_30_fu_3004_p2 = ($signed(sext_ln674_10_fu_1572_p1) + $signed(sext_ln674_9_fu_1540_p1));

assign add_ln691_31_fu_3010_p2 = ($signed(add_ln691_30_fu_3004_p2) + $signed(sext_ln674_8_fu_1508_p1));

assign add_ln691_32_fu_3020_p2 = ($signed(sext_ln691_17_fu_3016_p1) + $signed(sext_ln691_16_fu_3000_p1));

assign add_ln691_33_fu_3030_p2 = ($signed(sext_ln691_18_fu_3026_p1) + $signed(sext_ln691_15_fu_2984_p1));

assign add_ln691_34_fu_3040_p2 = ($signed(sext_ln674_13_fu_1668_p1) + $signed(sext_ln674_12_fu_1636_p1));

assign add_ln691_35_fu_3046_p2 = ($signed(add_ln691_34_fu_3040_p2) + $signed(sext_ln674_11_fu_1604_p1));

assign add_ln691_36_fu_3056_p2 = ($signed(sext_ln674_16_fu_1764_p1) + $signed(sext_ln674_15_fu_1732_p1));

assign add_ln691_37_fu_3062_p2 = ($signed(add_ln691_36_fu_3056_p2) + $signed(sext_ln674_14_fu_1700_p1));

assign add_ln691_38_fu_3072_p2 = ($signed(sext_ln691_21_fu_3068_p1) + $signed(sext_ln691_20_fu_3052_p1));

assign add_ln691_39_fu_3082_p2 = ($signed(sext_ln674_19_fu_1860_p1) + $signed(sext_ln674_18_fu_1828_p1));

assign add_ln691_3_fu_2782_p2 = ($signed(add_ln691_2_fu_2776_p2) + $signed(sext_ln674_44_fu_2660_p1));

assign add_ln691_40_fu_3088_p2 = ($signed(add_ln691_39_fu_3082_p2) + $signed(sext_ln674_17_fu_1796_p1));

assign add_ln691_41_fu_3098_p2 = ($signed(sext_ln674_20_fu_1892_p1) + $signed(sext_ln674_22_fu_1956_p1));

assign add_ln691_42_fu_3108_p2 = ($signed(sext_ln674_21_fu_1924_p1) + $signed(sext_ln691_fu_2756_p1));

assign add_ln691_43_fu_3118_p2 = ($signed(sext_ln691_25_fu_3114_p1) + $signed(sext_ln691_24_fu_3104_p1));

assign add_ln691_44_fu_3124_p2 = ($signed(add_ln691_43_fu_3118_p2) + $signed(sext_ln691_23_fu_3094_p1));

assign add_ln691_45_fu_3134_p2 = ($signed(sext_ln691_26_fu_3130_p1) + $signed(sext_ln691_22_fu_3078_p1));

assign add_ln691_46_fu_3144_p2 = ($signed(sext_ln691_27_fu_3140_p1) + $signed(sext_ln691_19_fu_3036_p1));

assign add_ln691_4_fu_2792_p2 = ($signed(sext_ln691_2_fu_2788_p1) + $signed(add_ln691_1_fu_2770_p2));

assign add_ln691_5_fu_2798_p2 = ($signed(sext_ln674_35_fu_2372_p1) + $signed(sext_ln674_37_fu_2436_p1));

assign add_ln691_6_fu_2804_p2 = ($signed(add_ln691_5_fu_2798_p2) + $signed(sext_ln674_42_fu_2596_p1));

assign add_ln691_7_fu_2814_p2 = ($signed(sext_ln674_38_fu_2468_p1) + $signed(sext_ln674_40_fu_2532_p1));

assign add_ln691_8_fu_2820_p2 = ($signed(add_ln691_7_fu_2814_p2) + $signed(sext_ln674_36_fu_2404_p1));

assign add_ln691_9_fu_2830_p2 = ($signed(sext_ln691_4_fu_2826_p1) + $signed(sext_ln691_3_fu_2810_p1));

assign add_ln691_fu_2760_p2 = ($signed(sext_ln674_45_fu_2692_p1) + $signed(sext_ln674_46_fu_2724_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln289_reg_3444 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (out_V_TREADY == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op76_read_state2 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((icmp_ln248_fu_557_p2 == 1'd0) & (weights_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((icmp_ln289_reg_3444 == 1'd1) & (out_V_TREADY == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op76_read_state2 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((icmp_ln248_fu_557_p2 == 1'd0) & (weights_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((icmp_ln289_reg_3444 == 1'd1) & (out_V_TREADY == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op76_read_state2 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((icmp_ln248_fu_557_p2 == 1'd0) & (weights_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((ap_predicate_op76_read_state2 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((icmp_ln248_fu_557_p2 == 1'd0) & (weights_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = ((icmp_ln289_reg_3444 == 1'd1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln289_reg_3444 == 1'd1) & (out_V_TREADY == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_inElem_reg_462 = 'bx;

always @ (*) begin
    ap_predicate_op76_read_state2 = ((icmp_ln252_fu_566_p2 == 1'd1) & (icmp_ln248_fu_557_p2 == 1'd0));
end

assign arg_V_read_assign_10_fu_1576_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[23:22]}};

assign arg_V_read_assign_11_fu_1608_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[25:24]}};

assign arg_V_read_assign_12_fu_1640_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[27:26]}};

assign arg_V_read_assign_13_fu_1672_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[29:28]}};

assign arg_V_read_assign_14_fu_1704_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[31:30]}};

assign arg_V_read_assign_15_fu_1736_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[33:32]}};

assign arg_V_read_assign_16_fu_1768_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[35:34]}};

assign arg_V_read_assign_17_fu_1800_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[37:36]}};

assign arg_V_read_assign_18_fu_1832_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[39:38]}};

assign arg_V_read_assign_19_fu_1864_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[41:40]}};

assign arg_V_read_assign_1_fu_1256_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[3:2]}};

assign arg_V_read_assign_20_fu_1896_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[43:42]}};

assign arg_V_read_assign_21_fu_1928_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[45:44]}};

assign arg_V_read_assign_22_fu_1960_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[47:46]}};

assign arg_V_read_assign_23_fu_1992_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[49:48]}};

assign arg_V_read_assign_24_fu_2024_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[51:50]}};

assign arg_V_read_assign_25_fu_2056_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[53:52]}};

assign arg_V_read_assign_26_fu_2088_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[55:54]}};

assign arg_V_read_assign_27_fu_2120_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[57:56]}};

assign arg_V_read_assign_28_fu_2152_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[59:58]}};

assign arg_V_read_assign_29_fu_2184_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[61:60]}};

assign arg_V_read_assign_2_fu_1288_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[5:4]}};

assign arg_V_read_assign_30_fu_2216_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[63:62]}};

assign arg_V_read_assign_31_fu_2248_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[65:64]}};

assign arg_V_read_assign_32_fu_2280_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[67:66]}};

assign arg_V_read_assign_33_fu_2312_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[69:68]}};

assign arg_V_read_assign_34_fu_2344_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[71:70]}};

assign arg_V_read_assign_35_fu_2376_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[73:72]}};

assign arg_V_read_assign_36_fu_2408_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[75:74]}};

assign arg_V_read_assign_37_fu_2440_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[77:76]}};

assign arg_V_read_assign_38_fu_2472_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[79:78]}};

assign arg_V_read_assign_39_fu_2504_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[81:80]}};

assign arg_V_read_assign_3_fu_1320_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[7:6]}};

assign arg_V_read_assign_40_fu_2536_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[83:82]}};

assign arg_V_read_assign_41_fu_2568_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[85:84]}};

assign arg_V_read_assign_42_fu_2600_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[87:86]}};

assign arg_V_read_assign_43_fu_2632_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[89:88]}};

assign arg_V_read_assign_44_fu_2664_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[91:90]}};

assign arg_V_read_assign_45_fu_2696_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[93:92]}};

assign arg_V_read_assign_46_fu_2728_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[95:94]}};

assign arg_V_read_assign_4_fu_1352_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[9:8]}};

assign arg_V_read_assign_5_fu_1384_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[11:10]}};

assign arg_V_read_assign_6_fu_1416_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[13:12]}};

assign arg_V_read_assign_7_fu_1448_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[15:14]}};

assign arg_V_read_assign_8_fu_1480_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[17:16]}};

assign arg_V_read_assign_9_fu_1512_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[19:18]}};

assign arg_V_read_assign_s_fu_1544_p4 = {{ap_phi_mux_inElem_phi_fu_465_p50[21:20]}};

assign i_1_fu_551_p2 = (i_reg_451 + 22'd1);

assign icmp_ln248_fu_557_p2 = ((i_reg_451 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_566_p2 = ((nf_1_fu_402 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_836_p2 = ((sf_fu_302 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_3166_p2 = ((sf_1_fu_3160_p2 == 32'd24) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_3197_p2 = ((nf_fu_3191_p2 == 32'd128) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_3229_p2 = (($signed(accu_V_0_0_reg_3438) < $signed(threshs_m_thresholds_V_0_1_q0)) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_3185_p1 = nf_1_fu_402;

assign nf_2_fu_3203_p3 = ((icmp_ln301_fu_3197_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_3191_p2);

assign nf_fu_3191_p2 = (nf_1_fu_402 + 32'd1);

assign out_V_TDATA = result_V_2_fu_3244_p2;

assign result_V_2_fu_3244_p2 = (select_ln183_fu_3221_p3 + zext_ln691_fu_3240_p1);

assign result_V_fu_3216_p2 = (($signed(threshs_m_thresholds_V_0_0_q0) > $signed(accu_V_0_0_reg_3438)) ? 1'b1 : 1'b0);

assign rhs_0_fu_1234_p1 = $signed(trunc_ln674_1_fu_1230_p1);

assign rhs_10_fu_1554_p1 = $signed(arg_V_read_assign_s_fu_1544_p4);

assign rhs_11_fu_1586_p1 = $signed(arg_V_read_assign_10_fu_1576_p4);

assign rhs_12_fu_1618_p1 = $signed(arg_V_read_assign_11_fu_1608_p4);

assign rhs_13_fu_1650_p1 = $signed(arg_V_read_assign_12_fu_1640_p4);

assign rhs_14_fu_1682_p1 = $signed(arg_V_read_assign_13_fu_1672_p4);

assign rhs_15_fu_1714_p1 = $signed(arg_V_read_assign_14_fu_1704_p4);

assign rhs_16_fu_1746_p1 = $signed(arg_V_read_assign_15_fu_1736_p4);

assign rhs_17_fu_1778_p1 = $signed(arg_V_read_assign_16_fu_1768_p4);

assign rhs_18_fu_1810_p1 = $signed(arg_V_read_assign_17_fu_1800_p4);

assign rhs_19_fu_1842_p1 = $signed(arg_V_read_assign_18_fu_1832_p4);

assign rhs_1_fu_1266_p1 = $signed(arg_V_read_assign_1_fu_1256_p4);

assign rhs_20_fu_1874_p1 = $signed(arg_V_read_assign_19_fu_1864_p4);

assign rhs_21_fu_1906_p1 = $signed(arg_V_read_assign_20_fu_1896_p4);

assign rhs_22_fu_1938_p1 = $signed(arg_V_read_assign_21_fu_1928_p4);

assign rhs_23_fu_1970_p1 = $signed(arg_V_read_assign_22_fu_1960_p4);

assign rhs_24_fu_2002_p1 = $signed(arg_V_read_assign_23_fu_1992_p4);

assign rhs_25_fu_2034_p1 = $signed(arg_V_read_assign_24_fu_2024_p4);

assign rhs_26_fu_2066_p1 = $signed(arg_V_read_assign_25_fu_2056_p4);

assign rhs_27_fu_2098_p1 = $signed(arg_V_read_assign_26_fu_2088_p4);

assign rhs_28_fu_2130_p1 = $signed(arg_V_read_assign_27_fu_2120_p4);

assign rhs_29_fu_2162_p1 = $signed(arg_V_read_assign_28_fu_2152_p4);

assign rhs_2_fu_1298_p1 = $signed(arg_V_read_assign_2_fu_1288_p4);

assign rhs_30_fu_2194_p1 = $signed(arg_V_read_assign_29_fu_2184_p4);

assign rhs_31_fu_2226_p1 = $signed(arg_V_read_assign_30_fu_2216_p4);

assign rhs_32_fu_2258_p1 = $signed(arg_V_read_assign_31_fu_2248_p4);

assign rhs_33_fu_2290_p1 = $signed(arg_V_read_assign_32_fu_2280_p4);

assign rhs_34_fu_2322_p1 = $signed(arg_V_read_assign_33_fu_2312_p4);

assign rhs_35_fu_2354_p1 = $signed(arg_V_read_assign_34_fu_2344_p4);

assign rhs_36_fu_2386_p1 = $signed(arg_V_read_assign_35_fu_2376_p4);

assign rhs_37_fu_2418_p1 = $signed(arg_V_read_assign_36_fu_2408_p4);

assign rhs_38_fu_2450_p1 = $signed(arg_V_read_assign_37_fu_2440_p4);

assign rhs_39_fu_2482_p1 = $signed(arg_V_read_assign_38_fu_2472_p4);

assign rhs_3_fu_1330_p1 = $signed(arg_V_read_assign_3_fu_1320_p4);

assign rhs_40_fu_2514_p1 = $signed(arg_V_read_assign_39_fu_2504_p4);

assign rhs_41_fu_2546_p1 = $signed(arg_V_read_assign_40_fu_2536_p4);

assign rhs_42_fu_2578_p1 = $signed(arg_V_read_assign_41_fu_2568_p4);

assign rhs_43_fu_2610_p1 = $signed(arg_V_read_assign_42_fu_2600_p4);

assign rhs_44_fu_2642_p1 = $signed(arg_V_read_assign_43_fu_2632_p4);

assign rhs_45_fu_2674_p1 = $signed(arg_V_read_assign_44_fu_2664_p4);

assign rhs_46_fu_2706_p1 = $signed(arg_V_read_assign_45_fu_2696_p4);

assign rhs_47_fu_2738_p1 = $signed(arg_V_read_assign_46_fu_2728_p4);

assign rhs_4_fu_1362_p1 = $signed(arg_V_read_assign_4_fu_1352_p4);

assign rhs_5_fu_1394_p1 = $signed(arg_V_read_assign_5_fu_1384_p4);

assign rhs_6_fu_1426_p1 = $signed(arg_V_read_assign_6_fu_1416_p4);

assign rhs_7_fu_1458_p1 = $signed(arg_V_read_assign_7_fu_1448_p4);

assign rhs_8_fu_1490_p1 = $signed(arg_V_read_assign_8_fu_1480_p4);

assign rhs_9_fu_1522_p1 = $signed(arg_V_read_assign_9_fu_1512_p4);

assign select_ln183_fu_3221_p3 = ((result_V_fu_3216_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln271_fu_842_p3 = ((icmp_ln271_fu_836_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_0_1_fu_298);

assign select_ln89_10_fu_1564_p3 = ((wgt_m_val_10_M_elems_V_fu_926_p3[0:0] == 1'b1) ? rhs_10_fu_1554_p1 : sub_ln1347_10_fu_1558_p2);

assign select_ln89_11_fu_1596_p3 = ((wgt_m_val_11_M_elems_V_fu_934_p3[0:0] == 1'b1) ? rhs_11_fu_1586_p1 : sub_ln1347_11_fu_1590_p2);

assign select_ln89_12_fu_1628_p3 = ((wgt_m_val_12_M_elems_V_fu_942_p3[0:0] == 1'b1) ? rhs_12_fu_1618_p1 : sub_ln1347_12_fu_1622_p2);

assign select_ln89_13_fu_1660_p3 = ((wgt_m_val_13_M_elems_V_fu_950_p3[0:0] == 1'b1) ? rhs_13_fu_1650_p1 : sub_ln1347_13_fu_1654_p2);

assign select_ln89_14_fu_1692_p3 = ((wgt_m_val_14_M_elems_V_fu_958_p3[0:0] == 1'b1) ? rhs_14_fu_1682_p1 : sub_ln1347_14_fu_1686_p2);

assign select_ln89_15_fu_1724_p3 = ((wgt_m_val_15_M_elems_V_fu_966_p3[0:0] == 1'b1) ? rhs_15_fu_1714_p1 : sub_ln1347_15_fu_1718_p2);

assign select_ln89_16_fu_1756_p3 = ((wgt_m_val_16_M_elems_V_fu_974_p3[0:0] == 1'b1) ? rhs_16_fu_1746_p1 : sub_ln1347_16_fu_1750_p2);

assign select_ln89_17_fu_1788_p3 = ((wgt_m_val_17_M_elems_V_fu_982_p3[0:0] == 1'b1) ? rhs_17_fu_1778_p1 : sub_ln1347_17_fu_1782_p2);

assign select_ln89_18_fu_1820_p3 = ((wgt_m_val_18_M_elems_V_fu_990_p3[0:0] == 1'b1) ? rhs_18_fu_1810_p1 : sub_ln1347_18_fu_1814_p2);

assign select_ln89_19_fu_1852_p3 = ((wgt_m_val_19_M_elems_V_fu_998_p3[0:0] == 1'b1) ? rhs_19_fu_1842_p1 : sub_ln1347_19_fu_1846_p2);

assign select_ln89_1_fu_1276_p3 = ((wgt_m_val_1_M_elems_V_fu_854_p3[0:0] == 1'b1) ? rhs_1_fu_1266_p1 : sub_ln1347_1_fu_1270_p2);

assign select_ln89_20_fu_1884_p3 = ((wgt_m_val_20_M_elems_V_fu_1006_p3[0:0] == 1'b1) ? rhs_20_fu_1874_p1 : sub_ln1347_20_fu_1878_p2);

assign select_ln89_21_fu_1916_p3 = ((wgt_m_val_21_M_elems_V_fu_1014_p3[0:0] == 1'b1) ? rhs_21_fu_1906_p1 : sub_ln1347_21_fu_1910_p2);

assign select_ln89_22_fu_1948_p3 = ((wgt_m_val_22_M_elems_V_fu_1022_p3[0:0] == 1'b1) ? rhs_22_fu_1938_p1 : sub_ln1347_22_fu_1942_p2);

assign select_ln89_23_fu_1980_p3 = ((wgt_m_val_23_M_elems_V_fu_1030_p3[0:0] == 1'b1) ? rhs_23_fu_1970_p1 : sub_ln1347_23_fu_1974_p2);

assign select_ln89_24_fu_2012_p3 = ((wgt_m_val_24_M_elems_V_fu_1038_p3[0:0] == 1'b1) ? rhs_24_fu_2002_p1 : sub_ln1347_24_fu_2006_p2);

assign select_ln89_25_fu_2044_p3 = ((wgt_m_val_25_M_elems_V_fu_1046_p3[0:0] == 1'b1) ? rhs_25_fu_2034_p1 : sub_ln1347_25_fu_2038_p2);

assign select_ln89_26_fu_2076_p3 = ((wgt_m_val_26_M_elems_V_fu_1054_p3[0:0] == 1'b1) ? rhs_26_fu_2066_p1 : sub_ln1347_26_fu_2070_p2);

assign select_ln89_27_fu_2108_p3 = ((wgt_m_val_27_M_elems_V_fu_1062_p3[0:0] == 1'b1) ? rhs_27_fu_2098_p1 : sub_ln1347_27_fu_2102_p2);

assign select_ln89_28_fu_2140_p3 = ((wgt_m_val_28_M_elems_V_fu_1070_p3[0:0] == 1'b1) ? rhs_28_fu_2130_p1 : sub_ln1347_28_fu_2134_p2);

assign select_ln89_29_fu_2172_p3 = ((wgt_m_val_29_M_elems_V_fu_1078_p3[0:0] == 1'b1) ? rhs_29_fu_2162_p1 : sub_ln1347_29_fu_2166_p2);

assign select_ln89_2_fu_1308_p3 = ((wgt_m_val_2_M_elems_V_fu_862_p3[0:0] == 1'b1) ? rhs_2_fu_1298_p1 : sub_ln1347_2_fu_1302_p2);

assign select_ln89_30_fu_2204_p3 = ((wgt_m_val_30_M_elems_V_fu_1086_p3[0:0] == 1'b1) ? rhs_30_fu_2194_p1 : sub_ln1347_30_fu_2198_p2);

assign select_ln89_31_fu_2236_p3 = ((wgt_m_val_31_M_elems_V_fu_1094_p3[0:0] == 1'b1) ? rhs_31_fu_2226_p1 : sub_ln1347_31_fu_2230_p2);

assign select_ln89_32_fu_2268_p3 = ((wgt_m_val_32_M_elems_V_fu_1102_p3[0:0] == 1'b1) ? rhs_32_fu_2258_p1 : sub_ln1347_32_fu_2262_p2);

assign select_ln89_33_fu_2300_p3 = ((wgt_m_val_33_M_elems_V_fu_1110_p3[0:0] == 1'b1) ? rhs_33_fu_2290_p1 : sub_ln1347_33_fu_2294_p2);

assign select_ln89_34_fu_2332_p3 = ((wgt_m_val_34_M_elems_V_fu_1118_p3[0:0] == 1'b1) ? rhs_34_fu_2322_p1 : sub_ln1347_34_fu_2326_p2);

assign select_ln89_35_fu_2364_p3 = ((wgt_m_val_35_M_elems_V_fu_1126_p3[0:0] == 1'b1) ? rhs_35_fu_2354_p1 : sub_ln1347_35_fu_2358_p2);

assign select_ln89_36_fu_2396_p3 = ((wgt_m_val_36_M_elems_V_fu_1134_p3[0:0] == 1'b1) ? rhs_36_fu_2386_p1 : sub_ln1347_36_fu_2390_p2);

assign select_ln89_37_fu_2428_p3 = ((wgt_m_val_37_M_elems_V_fu_1142_p3[0:0] == 1'b1) ? rhs_37_fu_2418_p1 : sub_ln1347_37_fu_2422_p2);

assign select_ln89_38_fu_2460_p3 = ((wgt_m_val_38_M_elems_V_fu_1150_p3[0:0] == 1'b1) ? rhs_38_fu_2450_p1 : sub_ln1347_38_fu_2454_p2);

assign select_ln89_39_fu_2492_p3 = ((wgt_m_val_39_M_elems_V_fu_1158_p3[0:0] == 1'b1) ? rhs_39_fu_2482_p1 : sub_ln1347_39_fu_2486_p2);

assign select_ln89_3_fu_1340_p3 = ((wgt_m_val_3_M_elems_V_fu_870_p3[0:0] == 1'b1) ? rhs_3_fu_1330_p1 : sub_ln1347_3_fu_1334_p2);

assign select_ln89_40_fu_2524_p3 = ((wgt_m_val_40_M_elems_V_fu_1166_p3[0:0] == 1'b1) ? rhs_40_fu_2514_p1 : sub_ln1347_40_fu_2518_p2);

assign select_ln89_41_fu_2556_p3 = ((wgt_m_val_41_M_elems_V_fu_1174_p3[0:0] == 1'b1) ? rhs_41_fu_2546_p1 : sub_ln1347_41_fu_2550_p2);

assign select_ln89_42_fu_2588_p3 = ((wgt_m_val_42_M_elems_V_fu_1182_p3[0:0] == 1'b1) ? rhs_42_fu_2578_p1 : sub_ln1347_42_fu_2582_p2);

assign select_ln89_43_fu_2620_p3 = ((wgt_m_val_43_M_elems_V_fu_1190_p3[0:0] == 1'b1) ? rhs_43_fu_2610_p1 : sub_ln1347_43_fu_2614_p2);

assign select_ln89_44_fu_2652_p3 = ((wgt_m_val_44_M_elems_V_fu_1198_p3[0:0] == 1'b1) ? rhs_44_fu_2642_p1 : sub_ln1347_44_fu_2646_p2);

assign select_ln89_45_fu_2684_p3 = ((wgt_m_val_45_M_elems_V_fu_1206_p3[0:0] == 1'b1) ? rhs_45_fu_2674_p1 : sub_ln1347_45_fu_2678_p2);

assign select_ln89_46_fu_2716_p3 = ((wgt_m_val_46_M_elems_V_fu_1214_p3[0:0] == 1'b1) ? rhs_46_fu_2706_p1 : sub_ln1347_46_fu_2710_p2);

assign select_ln89_47_fu_2748_p3 = ((wgt_m_val_47_M_elems_V_fu_1222_p3[0:0] == 1'b1) ? rhs_47_fu_2738_p1 : sub_ln1347_47_fu_2742_p2);

assign select_ln89_4_fu_1372_p3 = ((wgt_m_val_4_M_elems_V_fu_878_p3[0:0] == 1'b1) ? rhs_4_fu_1362_p1 : sub_ln1347_4_fu_1366_p2);

assign select_ln89_5_fu_1404_p3 = ((wgt_m_val_5_M_elems_V_fu_886_p3[0:0] == 1'b1) ? rhs_5_fu_1394_p1 : sub_ln1347_5_fu_1398_p2);

assign select_ln89_6_fu_1436_p3 = ((wgt_m_val_6_M_elems_V_fu_894_p3[0:0] == 1'b1) ? rhs_6_fu_1426_p1 : sub_ln1347_6_fu_1430_p2);

assign select_ln89_7_fu_1468_p3 = ((wgt_m_val_7_M_elems_V_fu_902_p3[0:0] == 1'b1) ? rhs_7_fu_1458_p1 : sub_ln1347_7_fu_1462_p2);

assign select_ln89_8_fu_1500_p3 = ((wgt_m_val_8_M_elems_V_fu_910_p3[0:0] == 1'b1) ? rhs_8_fu_1490_p1 : sub_ln1347_8_fu_1494_p2);

assign select_ln89_9_fu_1532_p3 = ((wgt_m_val_9_M_elems_V_fu_918_p3[0:0] == 1'b1) ? rhs_9_fu_1522_p1 : sub_ln1347_9_fu_1526_p2);

assign select_ln89_fu_1244_p3 = ((trunc_ln674_fu_850_p1[0:0] == 1'b1) ? rhs_0_fu_1234_p1 : sub_ln1347_fu_1238_p2);

assign sext_ln674_10_fu_1572_p1 = $signed(select_ln89_10_fu_1564_p3);

assign sext_ln674_11_fu_1604_p1 = $signed(select_ln89_11_fu_1596_p3);

assign sext_ln674_12_fu_1636_p1 = $signed(select_ln89_12_fu_1628_p3);

assign sext_ln674_13_fu_1668_p1 = $signed(select_ln89_13_fu_1660_p3);

assign sext_ln674_14_fu_1700_p1 = $signed(select_ln89_14_fu_1692_p3);

assign sext_ln674_15_fu_1732_p1 = $signed(select_ln89_15_fu_1724_p3);

assign sext_ln674_16_fu_1764_p1 = $signed(select_ln89_16_fu_1756_p3);

assign sext_ln674_17_fu_1796_p1 = $signed(select_ln89_17_fu_1788_p3);

assign sext_ln674_18_fu_1828_p1 = $signed(select_ln89_18_fu_1820_p3);

assign sext_ln674_19_fu_1860_p1 = $signed(select_ln89_19_fu_1852_p3);

assign sext_ln674_1_fu_1284_p1 = $signed(select_ln89_1_fu_1276_p3);

assign sext_ln674_20_fu_1892_p1 = $signed(select_ln89_20_fu_1884_p3);

assign sext_ln674_21_fu_1924_p1 = $signed(select_ln89_21_fu_1916_p3);

assign sext_ln674_22_fu_1956_p1 = $signed(select_ln89_22_fu_1948_p3);

assign sext_ln674_23_fu_1988_p1 = $signed(select_ln89_23_fu_1980_p3);

assign sext_ln674_24_fu_2020_p1 = $signed(select_ln89_24_fu_2012_p3);

assign sext_ln674_25_fu_2052_p1 = $signed(select_ln89_25_fu_2044_p3);

assign sext_ln674_26_fu_2084_p1 = $signed(select_ln89_26_fu_2076_p3);

assign sext_ln674_27_fu_2116_p1 = $signed(select_ln89_27_fu_2108_p3);

assign sext_ln674_28_fu_2148_p1 = $signed(select_ln89_28_fu_2140_p3);

assign sext_ln674_29_fu_2180_p1 = $signed(select_ln89_29_fu_2172_p3);

assign sext_ln674_2_fu_1316_p1 = $signed(select_ln89_2_fu_1308_p3);

assign sext_ln674_30_fu_2212_p1 = $signed(select_ln89_30_fu_2204_p3);

assign sext_ln674_31_fu_2244_p1 = $signed(select_ln89_31_fu_2236_p3);

assign sext_ln674_32_fu_2276_p1 = $signed(select_ln89_32_fu_2268_p3);

assign sext_ln674_33_fu_2308_p1 = $signed(select_ln89_33_fu_2300_p3);

assign sext_ln674_34_fu_2340_p1 = $signed(select_ln89_34_fu_2332_p3);

assign sext_ln674_35_fu_2372_p1 = $signed(select_ln89_35_fu_2364_p3);

assign sext_ln674_36_fu_2404_p1 = $signed(select_ln89_36_fu_2396_p3);

assign sext_ln674_37_fu_2436_p1 = $signed(select_ln89_37_fu_2428_p3);

assign sext_ln674_38_fu_2468_p1 = $signed(select_ln89_38_fu_2460_p3);

assign sext_ln674_39_fu_2500_p1 = $signed(select_ln89_39_fu_2492_p3);

assign sext_ln674_3_fu_1348_p1 = $signed(select_ln89_3_fu_1340_p3);

assign sext_ln674_40_fu_2532_p1 = $signed(select_ln89_40_fu_2524_p3);

assign sext_ln674_41_fu_2564_p1 = $signed(select_ln89_41_fu_2556_p3);

assign sext_ln674_42_fu_2596_p1 = $signed(select_ln89_42_fu_2588_p3);

assign sext_ln674_43_fu_2628_p1 = $signed(select_ln89_43_fu_2620_p3);

assign sext_ln674_44_fu_2660_p1 = $signed(select_ln89_44_fu_2652_p3);

assign sext_ln674_45_fu_2692_p1 = $signed(select_ln89_45_fu_2684_p3);

assign sext_ln674_46_fu_2724_p1 = $signed(select_ln89_46_fu_2716_p3);

assign sext_ln674_4_fu_1380_p1 = $signed(select_ln89_4_fu_1372_p3);

assign sext_ln674_5_fu_1412_p1 = $signed(select_ln89_5_fu_1404_p3);

assign sext_ln674_6_fu_1444_p1 = $signed(select_ln89_6_fu_1436_p3);

assign sext_ln674_7_fu_1476_p1 = $signed(select_ln89_7_fu_1468_p3);

assign sext_ln674_8_fu_1508_p1 = $signed(select_ln89_8_fu_1500_p3);

assign sext_ln674_9_fu_1540_p1 = $signed(select_ln89_9_fu_1532_p3);

assign sext_ln674_fu_1252_p1 = $signed(select_ln89_fu_1244_p3);

assign sext_ln691_10_fu_2916_p1 = $signed(add_ln691_19_fu_2910_p2);

assign sext_ln691_11_fu_2926_p1 = $signed(add_ln691_20_fu_2920_p2);

assign sext_ln691_12_fu_2936_p1 = $signed(add_ln691_21_fu_2930_p2);

assign sext_ln691_13_fu_2958_p1 = $signed(add_ln691_24_fu_2952_p2);

assign sext_ln691_14_fu_2974_p1 = $signed(add_ln691_26_fu_2968_p2);

assign sext_ln691_15_fu_2984_p1 = $signed(add_ln691_27_fu_2978_p2);

assign sext_ln691_16_fu_3000_p1 = $signed(add_ln691_29_fu_2994_p2);

assign sext_ln691_17_fu_3016_p1 = $signed(add_ln691_31_fu_3010_p2);

assign sext_ln691_18_fu_3026_p1 = $signed(add_ln691_32_fu_3020_p2);

assign sext_ln691_19_fu_3036_p1 = $signed(add_ln691_33_fu_3030_p2);

assign sext_ln691_1_fu_2766_p1 = $signed(add_ln691_fu_2760_p2);

assign sext_ln691_20_fu_3052_p1 = $signed(add_ln691_35_fu_3046_p2);

assign sext_ln691_21_fu_3068_p1 = $signed(add_ln691_37_fu_3062_p2);

assign sext_ln691_22_fu_3078_p1 = $signed(add_ln691_38_fu_3072_p2);

assign sext_ln691_23_fu_3094_p1 = $signed(add_ln691_40_fu_3088_p2);

assign sext_ln691_24_fu_3104_p1 = $signed(add_ln691_41_fu_3098_p2);

assign sext_ln691_25_fu_3114_p1 = $signed(add_ln691_42_fu_3108_p2);

assign sext_ln691_26_fu_3130_p1 = $signed(add_ln691_44_fu_3124_p2);

assign sext_ln691_27_fu_3140_p1 = $signed(add_ln691_45_fu_3134_p2);

assign sext_ln691_28_fu_3150_p1 = $signed(add_ln691_46_fu_3144_p2);

assign sext_ln691_2_fu_2788_p1 = $signed(add_ln691_3_fu_2782_p2);

assign sext_ln691_3_fu_2810_p1 = $signed(add_ln691_6_fu_2804_p2);

assign sext_ln691_4_fu_2826_p1 = $signed(add_ln691_8_fu_2820_p2);

assign sext_ln691_5_fu_2836_p1 = $signed(add_ln691_9_fu_2830_p2);

assign sext_ln691_6_fu_2858_p1 = $signed(add_ln691_12_fu_2852_p2);

assign sext_ln691_7_fu_2874_p1 = $signed(add_ln691_14_fu_2868_p2);

assign sext_ln691_8_fu_2884_p1 = $signed(add_ln691_15_fu_2878_p2);

assign sext_ln691_9_fu_2900_p1 = $signed(add_ln691_17_fu_2894_p2);

assign sext_ln691_fu_2756_p1 = $signed(select_ln89_47_fu_2748_p3);

assign sf_1_fu_3160_p2 = (sf_fu_302 + 32'd1);

assign sub_ln1347_10_fu_1558_p2 = ($signed(3'd0) - $signed(rhs_10_fu_1554_p1));

assign sub_ln1347_11_fu_1590_p2 = ($signed(3'd0) - $signed(rhs_11_fu_1586_p1));

assign sub_ln1347_12_fu_1622_p2 = ($signed(3'd0) - $signed(rhs_12_fu_1618_p1));

assign sub_ln1347_13_fu_1654_p2 = ($signed(3'd0) - $signed(rhs_13_fu_1650_p1));

assign sub_ln1347_14_fu_1686_p2 = ($signed(3'd0) - $signed(rhs_14_fu_1682_p1));

assign sub_ln1347_15_fu_1718_p2 = ($signed(3'd0) - $signed(rhs_15_fu_1714_p1));

assign sub_ln1347_16_fu_1750_p2 = ($signed(3'd0) - $signed(rhs_16_fu_1746_p1));

assign sub_ln1347_17_fu_1782_p2 = ($signed(3'd0) - $signed(rhs_17_fu_1778_p1));

assign sub_ln1347_18_fu_1814_p2 = ($signed(3'd0) - $signed(rhs_18_fu_1810_p1));

assign sub_ln1347_19_fu_1846_p2 = ($signed(3'd0) - $signed(rhs_19_fu_1842_p1));

assign sub_ln1347_1_fu_1270_p2 = ($signed(3'd0) - $signed(rhs_1_fu_1266_p1));

assign sub_ln1347_20_fu_1878_p2 = ($signed(3'd0) - $signed(rhs_20_fu_1874_p1));

assign sub_ln1347_21_fu_1910_p2 = ($signed(3'd0) - $signed(rhs_21_fu_1906_p1));

assign sub_ln1347_22_fu_1942_p2 = ($signed(3'd0) - $signed(rhs_22_fu_1938_p1));

assign sub_ln1347_23_fu_1974_p2 = ($signed(3'd0) - $signed(rhs_23_fu_1970_p1));

assign sub_ln1347_24_fu_2006_p2 = ($signed(3'd0) - $signed(rhs_24_fu_2002_p1));

assign sub_ln1347_25_fu_2038_p2 = ($signed(3'd0) - $signed(rhs_25_fu_2034_p1));

assign sub_ln1347_26_fu_2070_p2 = ($signed(3'd0) - $signed(rhs_26_fu_2066_p1));

assign sub_ln1347_27_fu_2102_p2 = ($signed(3'd0) - $signed(rhs_27_fu_2098_p1));

assign sub_ln1347_28_fu_2134_p2 = ($signed(3'd0) - $signed(rhs_28_fu_2130_p1));

assign sub_ln1347_29_fu_2166_p2 = ($signed(3'd0) - $signed(rhs_29_fu_2162_p1));

assign sub_ln1347_2_fu_1302_p2 = ($signed(3'd0) - $signed(rhs_2_fu_1298_p1));

assign sub_ln1347_30_fu_2198_p2 = ($signed(3'd0) - $signed(rhs_30_fu_2194_p1));

assign sub_ln1347_31_fu_2230_p2 = ($signed(3'd0) - $signed(rhs_31_fu_2226_p1));

assign sub_ln1347_32_fu_2262_p2 = ($signed(3'd0) - $signed(rhs_32_fu_2258_p1));

assign sub_ln1347_33_fu_2294_p2 = ($signed(3'd0) - $signed(rhs_33_fu_2290_p1));

assign sub_ln1347_34_fu_2326_p2 = ($signed(3'd0) - $signed(rhs_34_fu_2322_p1));

assign sub_ln1347_35_fu_2358_p2 = ($signed(3'd0) - $signed(rhs_35_fu_2354_p1));

assign sub_ln1347_36_fu_2390_p2 = ($signed(3'd0) - $signed(rhs_36_fu_2386_p1));

assign sub_ln1347_37_fu_2422_p2 = ($signed(3'd0) - $signed(rhs_37_fu_2418_p1));

assign sub_ln1347_38_fu_2454_p2 = ($signed(3'd0) - $signed(rhs_38_fu_2450_p1));

assign sub_ln1347_39_fu_2486_p2 = ($signed(3'd0) - $signed(rhs_39_fu_2482_p1));

assign sub_ln1347_3_fu_1334_p2 = ($signed(3'd0) - $signed(rhs_3_fu_1330_p1));

assign sub_ln1347_40_fu_2518_p2 = ($signed(3'd0) - $signed(rhs_40_fu_2514_p1));

assign sub_ln1347_41_fu_2550_p2 = ($signed(3'd0) - $signed(rhs_41_fu_2546_p1));

assign sub_ln1347_42_fu_2582_p2 = ($signed(3'd0) - $signed(rhs_42_fu_2578_p1));

assign sub_ln1347_43_fu_2614_p2 = ($signed(3'd0) - $signed(rhs_43_fu_2610_p1));

assign sub_ln1347_44_fu_2646_p2 = ($signed(3'd0) - $signed(rhs_44_fu_2642_p1));

assign sub_ln1347_45_fu_2678_p2 = ($signed(3'd0) - $signed(rhs_45_fu_2674_p1));

assign sub_ln1347_46_fu_2710_p2 = ($signed(3'd0) - $signed(rhs_46_fu_2706_p1));

assign sub_ln1347_47_fu_2742_p2 = ($signed(3'd0) - $signed(rhs_47_fu_2738_p1));

assign sub_ln1347_4_fu_1366_p2 = ($signed(3'd0) - $signed(rhs_4_fu_1362_p1));

assign sub_ln1347_5_fu_1398_p2 = ($signed(3'd0) - $signed(rhs_5_fu_1394_p1));

assign sub_ln1347_6_fu_1430_p2 = ($signed(3'd0) - $signed(rhs_6_fu_1426_p1));

assign sub_ln1347_7_fu_1462_p2 = ($signed(3'd0) - $signed(rhs_7_fu_1458_p1));

assign sub_ln1347_8_fu_1494_p2 = ($signed(3'd0) - $signed(rhs_8_fu_1490_p1));

assign sub_ln1347_9_fu_1526_p2 = ($signed(3'd0) - $signed(rhs_9_fu_1522_p1));

assign sub_ln1347_fu_1238_p2 = ($signed(3'd0) - $signed(rhs_0_fu_1234_p1));

assign threshs_m_thresholds_V_0_0_address0 = idxprom2_i_fu_3185_p1;

assign threshs_m_thresholds_V_0_1_address0 = idxprom2_i_fu_3185_p1;

assign tmp_fu_651_p25 = sf_fu_302[4:0];

assign trunc_ln256_fu_706_p1 = sf_fu_302[4:0];

assign trunc_ln674_1_fu_1230_p1 = ap_phi_mux_inElem_phi_fu_465_p50[1:0];

assign trunc_ln674_fu_850_p1 = weights_V_TDATA[0:0];

assign wgt_m_val_10_M_elems_V_fu_926_p3 = weights_V_TDATA[32'd10];

assign wgt_m_val_11_M_elems_V_fu_934_p3 = weights_V_TDATA[32'd11];

assign wgt_m_val_12_M_elems_V_fu_942_p3 = weights_V_TDATA[32'd12];

assign wgt_m_val_13_M_elems_V_fu_950_p3 = weights_V_TDATA[32'd13];

assign wgt_m_val_14_M_elems_V_fu_958_p3 = weights_V_TDATA[32'd14];

assign wgt_m_val_15_M_elems_V_fu_966_p3 = weights_V_TDATA[32'd15];

assign wgt_m_val_16_M_elems_V_fu_974_p3 = weights_V_TDATA[32'd16];

assign wgt_m_val_17_M_elems_V_fu_982_p3 = weights_V_TDATA[32'd17];

assign wgt_m_val_18_M_elems_V_fu_990_p3 = weights_V_TDATA[32'd18];

assign wgt_m_val_19_M_elems_V_fu_998_p3 = weights_V_TDATA[32'd19];

assign wgt_m_val_1_M_elems_V_fu_854_p3 = weights_V_TDATA[32'd1];

assign wgt_m_val_20_M_elems_V_fu_1006_p3 = weights_V_TDATA[32'd20];

assign wgt_m_val_21_M_elems_V_fu_1014_p3 = weights_V_TDATA[32'd21];

assign wgt_m_val_22_M_elems_V_fu_1022_p3 = weights_V_TDATA[32'd22];

assign wgt_m_val_23_M_elems_V_fu_1030_p3 = weights_V_TDATA[32'd23];

assign wgt_m_val_24_M_elems_V_fu_1038_p3 = weights_V_TDATA[32'd24];

assign wgt_m_val_25_M_elems_V_fu_1046_p3 = weights_V_TDATA[32'd25];

assign wgt_m_val_26_M_elems_V_fu_1054_p3 = weights_V_TDATA[32'd26];

assign wgt_m_val_27_M_elems_V_fu_1062_p3 = weights_V_TDATA[32'd27];

assign wgt_m_val_28_M_elems_V_fu_1070_p3 = weights_V_TDATA[32'd28];

assign wgt_m_val_29_M_elems_V_fu_1078_p3 = weights_V_TDATA[32'd29];

assign wgt_m_val_2_M_elems_V_fu_862_p3 = weights_V_TDATA[32'd2];

assign wgt_m_val_30_M_elems_V_fu_1086_p3 = weights_V_TDATA[32'd30];

assign wgt_m_val_31_M_elems_V_fu_1094_p3 = weights_V_TDATA[32'd31];

assign wgt_m_val_32_M_elems_V_fu_1102_p3 = weights_V_TDATA[32'd32];

assign wgt_m_val_33_M_elems_V_fu_1110_p3 = weights_V_TDATA[32'd33];

assign wgt_m_val_34_M_elems_V_fu_1118_p3 = weights_V_TDATA[32'd34];

assign wgt_m_val_35_M_elems_V_fu_1126_p3 = weights_V_TDATA[32'd35];

assign wgt_m_val_36_M_elems_V_fu_1134_p3 = weights_V_TDATA[32'd36];

assign wgt_m_val_37_M_elems_V_fu_1142_p3 = weights_V_TDATA[32'd37];

assign wgt_m_val_38_M_elems_V_fu_1150_p3 = weights_V_TDATA[32'd38];

assign wgt_m_val_39_M_elems_V_fu_1158_p3 = weights_V_TDATA[32'd39];

assign wgt_m_val_3_M_elems_V_fu_870_p3 = weights_V_TDATA[32'd3];

assign wgt_m_val_40_M_elems_V_fu_1166_p3 = weights_V_TDATA[32'd40];

assign wgt_m_val_41_M_elems_V_fu_1174_p3 = weights_V_TDATA[32'd41];

assign wgt_m_val_42_M_elems_V_fu_1182_p3 = weights_V_TDATA[32'd42];

assign wgt_m_val_43_M_elems_V_fu_1190_p3 = weights_V_TDATA[32'd43];

assign wgt_m_val_44_M_elems_V_fu_1198_p3 = weights_V_TDATA[32'd44];

assign wgt_m_val_45_M_elems_V_fu_1206_p3 = weights_V_TDATA[32'd45];

assign wgt_m_val_46_M_elems_V_fu_1214_p3 = weights_V_TDATA[32'd46];

assign wgt_m_val_47_M_elems_V_fu_1222_p3 = weights_V_TDATA[32'd47];

assign wgt_m_val_4_M_elems_V_fu_878_p3 = weights_V_TDATA[32'd4];

assign wgt_m_val_5_M_elems_V_fu_886_p3 = weights_V_TDATA[32'd5];

assign wgt_m_val_6_M_elems_V_fu_894_p3 = weights_V_TDATA[32'd6];

assign wgt_m_val_7_M_elems_V_fu_902_p3 = weights_V_TDATA[32'd7];

assign wgt_m_val_8_M_elems_V_fu_910_p3 = weights_V_TDATA[32'd8];

assign wgt_m_val_9_M_elems_V_fu_918_p3 = weights_V_TDATA[32'd9];

assign xor_ln890_fu_3234_p2 = (icmp_ln890_fu_3229_p2 ^ 1'd1);

assign zext_ln691_fu_3240_p1 = xor_ln890_fu_3234_p2;

endmodule //StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_48u_1u_Slice_Slice_ap_int_2_2u_Recast_Binary_ap_uint_1_ap_uint_96_ap_uint_2_ThresholdsActivation_128u_1u_2u_ap_int_13_ap_int_2_1_less_equal_ap_int_13_ap_resource_lut_s
