// Seed: 1566235264
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  always @(1'b0 or posedge 1 - 1'h0) begin
    id_2 <= 1 & id_2;
    if (1) begin
      id_2 <= id_2;
    end
  end
  reg id_2;
  type_6(
      id_3, 1
  );
  type_7 id_4 (
      .id_0(1),
      .id_1(1'b0 - id_3),
      .id_2(id_2)
  );
endmodule
