# Reduced-Instruction-Set-RISC-V-

Project contains a single cycle RISC-V architecture with reduced instruciton set. The implementation follows the architecture as described below.

![](Images/IM03.png)

Implemented intructions are:

![](Images/IM02.png)

Moreover, there is also a multiplication instruction that is computed in a single cycle. Its achieved by a booth multiplier

![](Images/IM01.png)

