-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity on_structure_corner is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (31 downto 0);
    y : IN STD_LOGIC_VECTOR (31 downto 0);
    scenario_nr_struct : IN STD_LOGIC_VECTOR (31 downto 0);
    scenario_structure_c_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    scenario_structure_c_ce0 : OUT STD_LOGIC;
    scenario_structure_c_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of on_structure_corner is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv34_1 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000001";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv34_2 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000010";
    constant ap_const_lv34_3 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000011";
    constant ap_const_lv34_4 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000100";
    constant ap_const_lv34_5 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000101";
    constant ap_const_lv34_6 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000110";
    constant ap_const_lv34_7 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_fu_175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_312 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_7_fu_180_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_7_reg_316 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_s_fu_186_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_s_reg_321 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal scenario_structure_c_20_reg_342 : STD_LOGIC_VECTOR (6 downto 0);
    signal scenario_structure_c_21_reg_347 : STD_LOGIC_VECTOR (6 downto 0);
    signal scenario_structure_c_22_reg_352 : STD_LOGIC_VECTOR (6 downto 0);
    signal scenario_structure_c_23_reg_357 : STD_LOGIC_VECTOR (6 downto 0);
    signal scenario_structure_c_24_reg_362 : STD_LOGIC_VECTOR (6 downto 0);
    signal scenario_structure_c_25_reg_367 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_reg_372 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_145_reg_376 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_146_reg_380 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_147_reg_384 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_148_reg_388 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_149_reg_392 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_150_reg_396 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal i_reg_122 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal p_0_phi_fu_140_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_reg_133 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_268_fu_194_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_270_fu_204_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_272_fu_218_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_274_fu_232_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_276_fu_246_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_278_fu_260_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_280_fu_274_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_282_fu_288_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_cast_fu_171_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_269_fu_199_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_271_fu_213_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_273_fu_227_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_275_fu_241_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_277_fu_255_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_279_fu_269_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_281_fu_283_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv4_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_state10) and ((tmp_reg_312 = ap_const_lv1_0) or (not((ap_const_lv1_0 = tmp_144_reg_372)) and not((ap_const_lv1_0 = tmp_145_reg_376))) or (not((ap_const_lv1_0 = tmp_146_reg_380)) and not((ap_const_lv1_0 = tmp_147_reg_384))) or (not((ap_const_lv1_0 = tmp_148_reg_388)) and not((ap_const_lv1_0 = tmp_149_reg_392))) or (not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396)))))) then 
                    ap_return_preg <= p_0_phi_fu_140_p10;
                end if; 
            end if;
        end if;
    end process;


    i_reg_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10) and (((ap_const_lv1_0 = tmp_144_reg_372) and (ap_const_lv1_0 = tmp_146_reg_380) and (ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_150_reg_396)) or ((ap_const_lv1_0 = tmp_144_reg_372) and (ap_const_lv1_0 = tmp_146_reg_380) and (ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = grp_fu_162_p2)) or ((ap_const_lv1_0 = tmp_144_reg_372) and (ap_const_lv1_0 = tmp_146_reg_380) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_150_reg_396) and (ap_const_lv1_0 = tmp_149_reg_392)) or ((ap_const_lv1_0 = tmp_144_reg_372) and (ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_150_reg_396) and (ap_const_lv1_0 = tmp_147_reg_384)) or ((ap_const_lv1_0 = tmp_146_reg_380) and (ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_150_reg_396) and (ap_const_lv1_0 = tmp_145_reg_376)) or ((ap_const_lv1_0 = tmp_144_reg_372) and (ap_const_lv1_0 = tmp_146_reg_380) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = grp_fu_162_p2) and (ap_const_lv1_0 = tmp_149_reg_392)) or ((ap_const_lv1_0 = tmp_144_reg_372) and (ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = grp_fu_162_p2) and (ap_const_lv1_0 = tmp_147_reg_384)) or ((ap_const_lv1_0 = tmp_144_reg_372) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_150_reg_396) and (ap_const_lv1_0 = tmp_149_reg_392) and (ap_const_lv1_0 = tmp_147_reg_384)) or ((ap_const_lv1_0 = tmp_146_reg_380) and (ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = grp_fu_162_p2) and (ap_const_lv1_0 = tmp_145_reg_376)) or ((ap_const_lv1_0 = tmp_146_reg_380) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_150_reg_396) and (ap_const_lv1_0 = tmp_149_reg_392) and (ap_const_lv1_0 = tmp_145_reg_376)) or ((ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_150_reg_396) and (ap_const_lv1_0 = tmp_147_reg_384) and (ap_const_lv1_0 = tmp_145_reg_376)) or ((ap_const_lv1_0 = tmp_144_reg_372) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = grp_fu_162_p2) and (ap_const_lv1_0 = tmp_149_reg_392) and (ap_const_lv1_0 = tmp_147_reg_384)) or ((ap_const_lv1_0 = tmp_146_reg_380) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = grp_fu_162_p2) and (ap_const_lv1_0 = tmp_149_reg_392) and (ap_const_lv1_0 = tmp_145_reg_376)) or ((ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = grp_fu_162_p2) and (ap_const_lv1_0 = tmp_147_reg_384) and (ap_const_lv1_0 = tmp_145_reg_376)) or (not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_150_reg_396) and (ap_const_lv1_0 = tmp_149_reg_392) and (ap_const_lv1_0 = tmp_147_reg_384) and (ap_const_lv1_0 = tmp_145_reg_376)) or (not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = grp_fu_162_p2) and (ap_const_lv1_0 = tmp_149_reg_392) and (ap_const_lv1_0 = tmp_147_reg_384) and (ap_const_lv1_0 = tmp_145_reg_376))))) then 
                i_reg_122 <= i_7_reg_316;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_122 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    p_0_reg_133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10) and (((ap_const_lv1_0 = tmp_144_reg_372) and (ap_const_lv1_0 = tmp_146_reg_380) and (ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or ((ap_const_lv1_0 = tmp_144_reg_372) and (ap_const_lv1_0 = tmp_146_reg_380) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_149_reg_392) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or ((ap_const_lv1_0 = tmp_144_reg_372) and (ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_147_reg_384) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or ((ap_const_lv1_0 = tmp_146_reg_380) and (ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_145_reg_376) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or ((ap_const_lv1_0 = tmp_144_reg_372) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_149_reg_392) and (ap_const_lv1_0 = tmp_147_reg_384) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or ((ap_const_lv1_0 = tmp_146_reg_380) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_149_reg_392) and (ap_const_lv1_0 = tmp_145_reg_376) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or ((ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_147_reg_384) and (ap_const_lv1_0 = tmp_145_reg_376) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or (not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_149_reg_392) and (ap_const_lv1_0 = tmp_147_reg_384) and (ap_const_lv1_0 = tmp_145_reg_376) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396)))))) then 
                p_0_reg_133 <= ap_const_lv4_8;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state8) and not((ap_const_lv1_0 = tmp_148_reg_388)) and not((ap_const_lv1_0 = grp_fu_162_p2)))) then 
                p_0_reg_133 <= ap_const_lv4_7;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state6) and not((ap_const_lv1_0 = tmp_146_reg_380)) and not((ap_const_lv1_0 = grp_fu_162_p2)))) then 
                p_0_reg_133 <= ap_const_lv4_6;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state4) and not((ap_const_lv1_0 = tmp_144_reg_372)) and not((ap_const_lv1_0 = grp_fu_162_p2)))) then 
                p_0_reg_133 <= ap_const_lv4_5;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and (tmp_fu_175_p2 = ap_const_lv1_0))) then 
                p_0_reg_133 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then
                i_7_reg_316 <= i_7_fu_180_p2;
                tmp_reg_312 <= tmp_fu_175_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then
                    scenario_structure_c_20_reg_342(6 downto 3) <= tmp_272_fu_218_p3(7 - 1 downto 0)(6 downto 3);
                    scenario_structure_c_21_reg_347(6 downto 3) <= tmp_274_fu_232_p3(7 - 1 downto 0)(6 downto 3);
                    scenario_structure_c_22_reg_352(6 downto 3) <= tmp_276_fu_246_p3(7 - 1 downto 0)(6 downto 3);
                    scenario_structure_c_23_reg_357(6 downto 3) <= tmp_278_fu_260_p3(7 - 1 downto 0)(6 downto 3);
                    scenario_structure_c_24_reg_362(6 downto 3) <= tmp_280_fu_274_p3(7 - 1 downto 0)(6 downto 3);
                    scenario_structure_c_25_reg_367(6 downto 3) <= tmp_282_fu_288_p3(7 - 1 downto 0)(6 downto 3);
                tmp_144_reg_372 <= grp_fu_157_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state4) and not((ap_const_lv1_0 = tmp_144_reg_372)))) then
                tmp_145_reg_376 <= grp_fu_162_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state5))) then
                tmp_146_reg_380 <= grp_fu_157_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state6) and not((ap_const_lv1_0 = tmp_146_reg_380)))) then
                tmp_147_reg_384 <= grp_fu_162_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then
                tmp_148_reg_388 <= grp_fu_157_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state8) and not((ap_const_lv1_0 = tmp_148_reg_388)))) then
                tmp_149_reg_392 <= grp_fu_162_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then
                tmp_150_reg_396 <= grp_fu_157_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_fu_175_p2 = ap_const_lv1_0)))) then
                    tmp_s_reg_321(33 downto 3) <= tmp_s_fu_186_p3(33 downto 3);
            end if;
        end if;
    end process;
    tmp_s_reg_321(2 downto 0) <= "000";
    scenario_structure_c_20_reg_342(2 downto 0) <= "010";
    scenario_structure_c_21_reg_347(2 downto 0) <= "011";
    scenario_structure_c_22_reg_352(2 downto 0) <= "100";
    scenario_structure_c_23_reg_357(2 downto 0) <= "101";
    scenario_structure_c_24_reg_362(2 downto 0) <= "110";
    scenario_structure_c_25_reg_367(2 downto 0) <= "111";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_fu_175_p2, tmp_reg_312, tmp_144_reg_372, grp_fu_162_p2, tmp_145_reg_376, tmp_146_reg_380, tmp_147_reg_384, tmp_148_reg_388, tmp_149_reg_392, tmp_150_reg_396)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((tmp_fu_175_p2 = ap_const_lv1_0)) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if ((not((ap_const_lv1_0 = tmp_144_reg_372)) and not((ap_const_lv1_0 = grp_fu_162_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if ((not((ap_const_lv1_0 = tmp_146_reg_380)) and not((ap_const_lv1_0 = grp_fu_162_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if ((not((ap_const_lv1_0 = tmp_148_reg_388)) and not((ap_const_lv1_0 = grp_fu_162_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((tmp_reg_312 = ap_const_lv1_0) or (not((ap_const_lv1_0 = tmp_144_reg_372)) and not((ap_const_lv1_0 = tmp_145_reg_376))) or (not((ap_const_lv1_0 = tmp_146_reg_380)) and not((ap_const_lv1_0 = tmp_147_reg_384))) or (not((ap_const_lv1_0 = tmp_148_reg_388)) and not((ap_const_lv1_0 = tmp_149_reg_392))) or (not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9 downto 9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8 downto 8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_reg_312, tmp_144_reg_372, grp_fu_162_p2, tmp_145_reg_376, tmp_146_reg_380, tmp_147_reg_384, tmp_148_reg_388, tmp_149_reg_392, tmp_150_reg_396, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1)) or ((ap_const_lv1_1 = ap_CS_fsm_state10) and ((tmp_reg_312 = ap_const_lv1_0) or (not((ap_const_lv1_0 = tmp_144_reg_372)) and not((ap_const_lv1_0 = tmp_145_reg_376))) or (not((ap_const_lv1_0 = tmp_146_reg_380)) and not((ap_const_lv1_0 = tmp_147_reg_384))) or (not((ap_const_lv1_0 = tmp_148_reg_388)) and not((ap_const_lv1_0 = tmp_149_reg_392))) or (not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(tmp_reg_312, tmp_144_reg_372, grp_fu_162_p2, tmp_145_reg_376, tmp_146_reg_380, tmp_147_reg_384, tmp_148_reg_388, tmp_149_reg_392, tmp_150_reg_396, ap_CS_fsm_state10)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state10) and ((tmp_reg_312 = ap_const_lv1_0) or (not((ap_const_lv1_0 = tmp_144_reg_372)) and not((ap_const_lv1_0 = tmp_145_reg_376))) or (not((ap_const_lv1_0 = tmp_146_reg_380)) and not((ap_const_lv1_0 = tmp_147_reg_384))) or (not((ap_const_lv1_0 = tmp_148_reg_388)) and not((ap_const_lv1_0 = tmp_149_reg_392))) or (not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396)))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(tmp_reg_312, tmp_144_reg_372, grp_fu_162_p2, tmp_145_reg_376, tmp_146_reg_380, tmp_147_reg_384, tmp_148_reg_388, tmp_149_reg_392, tmp_150_reg_396, ap_CS_fsm_state10, p_0_phi_fu_140_p10, ap_return_preg)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state10) and ((tmp_reg_312 = ap_const_lv1_0) or (not((ap_const_lv1_0 = tmp_144_reg_372)) and not((ap_const_lv1_0 = tmp_145_reg_376))) or (not((ap_const_lv1_0 = tmp_146_reg_380)) and not((ap_const_lv1_0 = tmp_147_reg_384))) or (not((ap_const_lv1_0 = tmp_148_reg_388)) and not((ap_const_lv1_0 = tmp_149_reg_392))) or (not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396)))))) then 
            ap_return <= p_0_phi_fu_140_p10;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    grp_fu_157_p2 <= "1" when (scenario_structure_c_q0 = x) else "0";
    grp_fu_162_p2 <= "1" when (scenario_structure_c_q0 = y) else "0";
    i_7_fu_180_p2 <= std_logic_vector(unsigned(i_reg_122) + unsigned(ap_const_lv31_1));
    i_cast_fu_171_p1 <= std_logic_vector(resize(unsigned(i_reg_122),32));

    p_0_phi_fu_140_p10_assign_proc : process(tmp_reg_312, tmp_144_reg_372, grp_fu_162_p2, tmp_145_reg_376, tmp_146_reg_380, tmp_147_reg_384, tmp_148_reg_388, tmp_149_reg_392, tmp_150_reg_396, ap_CS_fsm_state10, p_0_reg_133)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state10) and (((ap_const_lv1_0 = tmp_144_reg_372) and (ap_const_lv1_0 = tmp_146_reg_380) and (ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or ((ap_const_lv1_0 = tmp_144_reg_372) and (ap_const_lv1_0 = tmp_146_reg_380) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_149_reg_392) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or ((ap_const_lv1_0 = tmp_144_reg_372) and (ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_147_reg_384) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or ((ap_const_lv1_0 = tmp_146_reg_380) and (ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_145_reg_376) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or ((ap_const_lv1_0 = tmp_144_reg_372) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_149_reg_392) and (ap_const_lv1_0 = tmp_147_reg_384) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or ((ap_const_lv1_0 = tmp_146_reg_380) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_149_reg_392) and (ap_const_lv1_0 = tmp_145_reg_376) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or ((ap_const_lv1_0 = tmp_148_reg_388) and not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_147_reg_384) and (ap_const_lv1_0 = tmp_145_reg_376) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396))) or (not((tmp_reg_312 = ap_const_lv1_0)) and (ap_const_lv1_0 = tmp_149_reg_392) and (ap_const_lv1_0 = tmp_147_reg_384) and (ap_const_lv1_0 = tmp_145_reg_376) and not((ap_const_lv1_0 = grp_fu_162_p2)) and not((ap_const_lv1_0 = tmp_150_reg_396)))))) then 
            p_0_phi_fu_140_p10 <= ap_const_lv4_8;
        else 
            p_0_phi_fu_140_p10 <= p_0_reg_133;
        end if; 
    end process;


    scenario_structure_c_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, scenario_structure_c_20_reg_342, scenario_structure_c_21_reg_347, scenario_structure_c_22_reg_352, scenario_structure_c_23_reg_357, scenario_structure_c_24_reg_362, scenario_structure_c_25_reg_367, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, tmp_268_fu_194_p1, tmp_270_fu_204_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
            scenario_structure_c_address0 <= scenario_structure_c_25_reg_367;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state8))) then 
            scenario_structure_c_address0 <= scenario_structure_c_24_reg_362;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
            scenario_structure_c_address0 <= scenario_structure_c_23_reg_357;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state6))) then 
            scenario_structure_c_address0 <= scenario_structure_c_22_reg_352;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state5))) then 
            scenario_structure_c_address0 <= scenario_structure_c_21_reg_347;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            scenario_structure_c_address0 <= scenario_structure_c_20_reg_342;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            scenario_structure_c_address0 <= tmp_270_fu_204_p3(7 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            scenario_structure_c_address0 <= tmp_268_fu_194_p1(7 - 1 downto 0);
        else 
            scenario_structure_c_address0 <= "XXXXXXX";
        end if; 
    end process;


    scenario_structure_c_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state2)) or ((ap_const_lv1_1 = ap_CS_fsm_state3)) or ((ap_const_lv1_1 = ap_CS_fsm_state4)) or ((ap_const_lv1_1 = ap_CS_fsm_state5)) or ((ap_const_lv1_1 = ap_CS_fsm_state6)) or ((ap_const_lv1_1 = ap_CS_fsm_state7)) or ((ap_const_lv1_1 = ap_CS_fsm_state8)) or ((ap_const_lv1_1 = ap_CS_fsm_state9)))) then 
            scenario_structure_c_ce0 <= ap_const_logic_1;
        else 
            scenario_structure_c_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_268_fu_194_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_186_p3),64));
    tmp_269_fu_199_p2 <= (tmp_s_reg_321 or ap_const_lv34_1);
    tmp_270_fu_204_p3 <= (ap_const_lv30_0 & tmp_269_fu_199_p2);
    tmp_271_fu_213_p2 <= (tmp_s_reg_321 or ap_const_lv34_2);
    tmp_272_fu_218_p3 <= (ap_const_lv30_0 & tmp_271_fu_213_p2);
    tmp_273_fu_227_p2 <= (tmp_s_reg_321 or ap_const_lv34_3);
    tmp_274_fu_232_p3 <= (ap_const_lv30_0 & tmp_273_fu_227_p2);
    tmp_275_fu_241_p2 <= (tmp_s_reg_321 or ap_const_lv34_4);
    tmp_276_fu_246_p3 <= (ap_const_lv30_0 & tmp_275_fu_241_p2);
    tmp_277_fu_255_p2 <= (tmp_s_reg_321 or ap_const_lv34_5);
    tmp_278_fu_260_p3 <= (ap_const_lv30_0 & tmp_277_fu_255_p2);
    tmp_279_fu_269_p2 <= (tmp_s_reg_321 or ap_const_lv34_6);
    tmp_280_fu_274_p3 <= (ap_const_lv30_0 & tmp_279_fu_269_p2);
    tmp_281_fu_283_p2 <= (tmp_s_reg_321 or ap_const_lv34_7);
    tmp_282_fu_288_p3 <= (ap_const_lv30_0 & tmp_281_fu_283_p2);
    tmp_fu_175_p2 <= "1" when (signed(i_cast_fu_171_p1) < signed(scenario_nr_struct)) else "0";
    tmp_s_fu_186_p3 <= (i_reg_122 & ap_const_lv3_0);
end behav;
