# ayush-yadav-projects
Collection of Verilog, RTL, and embedded systems projects built during my undergrad at IIT BHU.”
