

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Mon Feb 19 20:25:16 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol1_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.814 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      161|      705|  1.610 us|  7.050 us|  162|  706|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      160|      704|   20 ~ 88|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 120
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 89 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 90 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 2 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 89 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 121 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 122 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X1"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X2"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %D"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 135 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/kp_502_7.cpp:8]   --->   Operation 136 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 137 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i_1" [./source/kp_502_7.cpp:8]   --->   Operation 138 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.21ns)   --->   "%icmp_ln8 = icmp_eq  i4 %i_1, i4 8" [./source/kp_502_7.cpp:8]   --->   Operation 139 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 140 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 1" [./source/kp_502_7.cpp:8]   --->   Operation 141 'add' 'add_ln8' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split, void" [./source/kp_502_7.cpp:8]   --->   Operation 142 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:10]   --->   Operation 143 'getelementptr' 'A_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (1.75ns)   --->   "%A_load = load i3 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 144 'load' 'A_load' <Predicate = (!icmp_ln8)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [./source/kp_502_7.cpp:35]   --->   Operation 145 'ret' 'ret_ln35' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 146 [1/2] (1.75ns)   --->   "%A_load = load i3 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 146 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 8.56>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%temp_A = bitcast i64 %A_load" [./source/kp_502_7.cpp:10]   --->   Operation 147 'bitcast' 'temp_A' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [5/5] (8.56ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 148 'dmul' 'mul3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.56>
ST_5 : Operation 149 [4/5] (8.56ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 149 'dmul' 'mul3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.56>
ST_6 : Operation 150 [3/5] (8.56ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 150 'dmul' 'mul3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.56>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:9]   --->   Operation 151 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [2/2] (1.75ns)   --->   "%B_load = load i3 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 152 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 153 [2/5] (8.56ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 153 'dmul' 'mul3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i64 %C, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:13]   --->   Operation 154 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [2/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 155 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 8.56>
ST_8 : Operation 156 [1/2] (1.75ns)   --->   "%B_load = load i3 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 156 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 157 [1/5] (8.56ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 157 'dmul' 'mul3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 158 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 8.56>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%temp_B = bitcast i64 %B_load" [./source/kp_502_7.cpp:9]   --->   Operation 159 'bitcast' 'temp_B' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [5/5] (8.56ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 160 'dmul' 'mul' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 161 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [5/5] (8.56ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 162 'dmul' 'mul6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.56>
ST_10 : Operation 163 [4/5] (8.56ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 163 'dmul' 'mul' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [4/5] (8.56ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 164 'dmul' 'mul6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.56>
ST_11 : Operation 165 [3/5] (8.56ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 165 'dmul' 'mul' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [3/5] (8.56ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 166 'dmul' 'mul6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.56>
ST_12 : Operation 167 [2/5] (8.56ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 167 'dmul' 'mul' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [2/5] (8.56ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 168 'dmul' 'mul6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.56>
ST_13 : Operation 169 [1/5] (8.56ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 169 'dmul' 'mul' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/5] (8.56ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 170 'dmul' 'mul6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 171 [5/5] (7.05ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 171 'dsub' 'x_assign' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 172 [4/5] (7.05ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 172 'dsub' 'x_assign' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 173 [3/5] (7.05ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 173 'dsub' 'x_assign' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 174 [2/5] (7.05ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 174 'dsub' 'x_assign' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.81>
ST_18 : Operation 175 [1/5] (7.05ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 175 'dsub' 'x_assign' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i64 %x_assign" [./source/kp_502_7.cpp:13]   --->   Operation 176 'bitcast' 'bitcast_ln13_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i64 %D, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:13]   --->   Operation 177 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (1.75ns)   --->   "%store_ln13 = store i64 %bitcast_ln13_1, i3 %D_addr" [./source/kp_502_7.cpp:13]   --->   Operation 178 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_1, i32 52, i32 62" [./source/kp_502_7.cpp:16]   --->   Operation 179 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %bitcast_ln13_1" [./source/kp_502_7.cpp:16]   --->   Operation 180 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (1.52ns)   --->   "%icmp_ln16 = icmp_ne  i11 %tmp, i11 2047" [./source/kp_502_7.cpp:16]   --->   Operation 181 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%X1_addr = getelementptr i64 %X1, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:32]   --->   Operation 182 'getelementptr' 'X1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%X2_addr = getelementptr i64 %X2, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:33]   --->   Operation 183 'getelementptr' 'X2_addr' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 4.48>
ST_19 : Operation 184 [1/1] (2.34ns)   --->   "%icmp_ln16_1 = icmp_eq  i52 %trunc_ln16, i52 0" [./source/kp_502_7.cpp:16]   --->   Operation 184 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 185 [1/1] (0.80ns)   --->   "%or_ln16 = or i1 %icmp_ln16_1, i1 %icmp_ln16" [./source/kp_502_7.cpp:16]   --->   Operation 185 'or' 'or_ln16' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [2/2] (4.48ns)   --->   "%tmp_1 = fcmp_olt  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 186 'dcmp' 'tmp_1' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.56>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:8]   --->   Operation 187 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/2] (4.48ns)   --->   "%tmp_1 = fcmp_olt  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 188 'dcmp' 'tmp_1' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 189 [1/1] (0.80ns)   --->   "%and_ln16 = and i1 %or_ln16, i1 %tmp_1" [./source/kp_502_7.cpp:16]   --->   Operation 189 'and' 'and_ln16' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16, void, void" [./source/kp_502_7.cpp:16]   --->   Operation 190 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [5/5] (8.56ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 191 'dmul' 'mul1' <Predicate = (!and_ln16)> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [1/1] (1.75ns)   --->   "%store_ln18 = store i64 9221120237041090560, i3 %X1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 192 'store' 'store_ln18' <Predicate = (and_ln16)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_20 : Operation 193 [1/1] (1.75ns)   --->   "%store_ln19 = store i64 9221120237041090560, i3 %X2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 193 'store' 'store_ln19' <Predicate = (and_ln16)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [./source/kp_502_7.cpp:20]   --->   Operation 194 'br' 'br_ln20' <Predicate = (and_ln16)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.56>
ST_21 : Operation 195 [4/5] (8.56ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 195 'dmul' 'mul1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.56>
ST_22 : Operation 196 [3/5] (8.56ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 196 'dmul' 'mul1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.56>
ST_23 : Operation 197 [2/2] (4.48ns)   --->   "%tmp_3 = fcmp_oeq  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 197 'dcmp' 'tmp_3' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 198 [2/5] (8.56ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 198 'dmul' 'mul1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.56>
ST_24 : Operation 199 [1/2] (4.48ns)   --->   "%tmp_3 = fcmp_oeq  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 199 'dcmp' 'tmp_3' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 200 [1/1] (0.80ns)   --->   "%and_ln21 = and i1 %or_ln16, i1 %tmp_3" [./source/kp_502_7.cpp:21]   --->   Operation 200 'and' 'and_ln21' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 201 [1/1] (0.80ns)   --->   "%xor_ln23 = xor i64 %B_load, i64 9223372036854775808" [./source/kp_502_7.cpp:23]   --->   Operation 201 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %xor_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 202 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 203 [1/5] (8.56ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 203 'dmul' 'mul1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21, void, void" [./source/kp_502_7.cpp:21]   --->   Operation 204 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 205 [30/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 205 'dsqrt' 'temp_D' <Predicate = (!and_ln21)> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.62>
ST_25 : Operation 206 [29/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 206 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.62>
ST_26 : Operation 207 [28/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 207 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.62>
ST_27 : Operation 208 [27/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 208 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.62>
ST_28 : Operation 209 [26/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 209 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.62>
ST_29 : Operation 210 [25/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 210 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.62>
ST_30 : Operation 211 [24/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 211 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.62>
ST_31 : Operation 212 [23/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 212 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.62>
ST_32 : Operation 213 [22/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 213 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.62>
ST_33 : Operation 214 [21/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 214 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.62>
ST_34 : Operation 215 [20/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 215 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.62>
ST_35 : Operation 216 [19/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 216 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.62>
ST_36 : Operation 217 [18/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 217 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.62>
ST_37 : Operation 218 [17/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 218 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.62>
ST_38 : Operation 219 [16/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 219 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.62>
ST_39 : Operation 220 [15/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 220 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.62>
ST_40 : Operation 221 [14/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 221 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.62>
ST_41 : Operation 222 [13/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 222 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.62>
ST_42 : Operation 223 [12/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 223 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.62>
ST_43 : Operation 224 [11/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 224 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.62>
ST_44 : Operation 225 [10/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 225 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.62>
ST_45 : Operation 226 [9/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 226 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.62>
ST_46 : Operation 227 [8/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 227 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.62>
ST_47 : Operation 228 [7/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 228 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.62>
ST_48 : Operation 229 [6/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 229 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.62>
ST_49 : Operation 230 [5/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 230 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.62>
ST_50 : Operation 231 [4/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 231 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.62>
ST_51 : Operation 232 [3/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 232 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.62>
ST_52 : Operation 233 [2/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 233 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.62>
ST_53 : Operation 234 [1/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 234 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.05>
ST_54 : Operation 235 [5/5] (7.05ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 235 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 236 [5/5] (7.05ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 236 'dsub' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.05>
ST_55 : Operation 237 [4/5] (7.05ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 237 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 238 [4/5] (7.05ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 238 'dsub' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.05>
ST_56 : Operation 239 [3/5] (7.05ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 239 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 240 [3/5] (7.05ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 240 'dsub' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.05>
ST_57 : Operation 241 [2/5] (7.05ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 241 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 242 [2/5] (7.05ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 242 'dsub' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.05>
ST_58 : Operation 243 [1/5] (7.05ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 243 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 244 [1/5] (7.05ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 244 'dsub' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.77>
ST_59 : Operation 245 [31/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 245 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 246 [31/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 246 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.77>
ST_60 : Operation 247 [30/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 247 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 248 [30/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 248 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.77>
ST_61 : Operation 249 [29/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 249 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 250 [29/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 250 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.77>
ST_62 : Operation 251 [28/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 251 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 252 [28/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 252 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.77>
ST_63 : Operation 253 [27/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 253 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 254 [27/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 254 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.77>
ST_64 : Operation 255 [26/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 255 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 256 [26/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 256 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.77>
ST_65 : Operation 257 [25/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 257 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 258 [25/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 258 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.77>
ST_66 : Operation 259 [24/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 259 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 260 [24/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 260 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.77>
ST_67 : Operation 261 [23/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 261 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 262 [23/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 262 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.77>
ST_68 : Operation 263 [22/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 263 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 264 [22/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 264 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.77>
ST_69 : Operation 265 [21/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 265 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 266 [21/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 266 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.77>
ST_70 : Operation 267 [20/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 267 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 268 [20/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 268 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.77>
ST_71 : Operation 269 [19/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 269 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 270 [19/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 270 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.77>
ST_72 : Operation 271 [18/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 271 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 272 [18/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 272 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.77>
ST_73 : Operation 273 [17/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 273 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 274 [17/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 274 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.77>
ST_74 : Operation 275 [16/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 275 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 276 [16/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 276 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.77>
ST_75 : Operation 277 [15/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 277 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 278 [15/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 278 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.77>
ST_76 : Operation 279 [14/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 279 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 280 [14/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 280 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.77>
ST_77 : Operation 281 [13/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 281 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 282 [13/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 282 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.77>
ST_78 : Operation 283 [12/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 283 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 284 [12/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 284 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.77>
ST_79 : Operation 285 [11/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 285 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 286 [11/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 286 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.77>
ST_80 : Operation 287 [10/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 287 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 288 [10/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 288 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.77>
ST_81 : Operation 289 [9/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 289 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 290 [9/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 290 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.77>
ST_82 : Operation 291 [8/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 291 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 292 [8/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 292 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.77>
ST_83 : Operation 293 [7/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 293 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 294 [7/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 294 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.77>
ST_84 : Operation 295 [6/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 295 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 296 [6/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 296 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.77>
ST_85 : Operation 297 [5/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 297 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 298 [5/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 298 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.77>
ST_86 : Operation 299 [4/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 299 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 300 [4/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 300 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.77>
ST_87 : Operation 301 [3/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 301 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 302 [3/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 302 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.77>
ST_88 : Operation 303 [2/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 303 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 304 [2/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 304 'ddiv' 'div2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 8.52>
ST_89 : Operation 305 [1/31] (6.77ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 305 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i64 %div1" [./source/kp_502_7.cpp:32]   --->   Operation 306 'bitcast' 'bitcast_ln32' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 0.00>
ST_89 : Operation 307 [1/1] (1.75ns)   --->   "%store_ln32 = store i64 %bitcast_ln32, i3 %X1_addr" [./source/kp_502_7.cpp:32]   --->   Operation 307 'store' 'store_ln32' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_89 : Operation 308 [1/31] (6.77ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 308 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %div2" [./source/kp_502_7.cpp:33]   --->   Operation 309 'bitcast' 'bitcast_ln33' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 0.00>
ST_89 : Operation 310 [1/1] (1.75ns)   --->   "%store_ln33 = store i64 %bitcast_ln33, i3 %X2_addr" [./source/kp_502_7.cpp:33]   --->   Operation 310 'store' 'store_ln33' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_89 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [./source/kp_502_7.cpp:34]   --->   Operation 311 'br' 'br_ln34' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 0.00>
ST_89 : Operation 312 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 312 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_89 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 313 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 90 <SV = 24> <Delay = 6.77>
ST_90 : Operation 314 [31/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 314 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 25> <Delay = 6.77>
ST_91 : Operation 315 [30/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 315 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 26> <Delay = 6.77>
ST_92 : Operation 316 [29/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 316 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 27> <Delay = 6.77>
ST_93 : Operation 317 [28/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 317 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 28> <Delay = 6.77>
ST_94 : Operation 318 [27/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 318 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 29> <Delay = 6.77>
ST_95 : Operation 319 [26/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 319 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 30> <Delay = 6.77>
ST_96 : Operation 320 [25/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 320 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 31> <Delay = 6.77>
ST_97 : Operation 321 [24/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 321 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 32> <Delay = 6.77>
ST_98 : Operation 322 [23/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 322 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 33> <Delay = 6.77>
ST_99 : Operation 323 [22/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 323 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 34> <Delay = 6.77>
ST_100 : Operation 324 [21/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 324 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 35> <Delay = 6.77>
ST_101 : Operation 325 [20/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 325 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 36> <Delay = 6.77>
ST_102 : Operation 326 [19/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 326 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 37> <Delay = 6.77>
ST_103 : Operation 327 [18/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 327 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 38> <Delay = 6.77>
ST_104 : Operation 328 [17/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 328 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 39> <Delay = 6.77>
ST_105 : Operation 329 [16/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 329 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 40> <Delay = 6.77>
ST_106 : Operation 330 [15/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 330 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 41> <Delay = 6.77>
ST_107 : Operation 331 [14/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 331 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 42> <Delay = 6.77>
ST_108 : Operation 332 [13/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 332 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 43> <Delay = 6.77>
ST_109 : Operation 333 [12/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 333 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 44> <Delay = 6.77>
ST_110 : Operation 334 [11/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 334 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 45> <Delay = 6.77>
ST_111 : Operation 335 [10/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 335 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 46> <Delay = 6.77>
ST_112 : Operation 336 [9/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 336 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 47> <Delay = 6.77>
ST_113 : Operation 337 [8/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 337 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 48> <Delay = 6.77>
ST_114 : Operation 338 [7/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 338 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 49> <Delay = 6.77>
ST_115 : Operation 339 [6/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 339 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 50> <Delay = 6.77>
ST_116 : Operation 340 [5/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 340 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 51> <Delay = 6.77>
ST_117 : Operation 341 [4/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 341 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 52> <Delay = 6.77>
ST_118 : Operation 342 [3/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 342 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 53> <Delay = 6.77>
ST_119 : Operation 343 [2/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 343 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 54> <Delay = 8.52>
ST_120 : Operation 344 [1/31] (6.77ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 344 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 345 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %div" [./source/kp_502_7.cpp:23]   --->   Operation 345 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 346 [1/1] (1.75ns)   --->   "%store_ln23 = store i64 %bitcast_ln23, i3 %X1_addr" [./source/kp_502_7.cpp:23]   --->   Operation 346 'store' 'store_ln23' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_120 : Operation 347 [1/1] (1.75ns)   --->   "%store_ln24 = store i64 %bitcast_ln23, i3 %X2_addr" [./source/kp_502_7.cpp:24]   --->   Operation 347 'store' 'store_ln24' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_120 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [./source/kp_502_7.cpp:25]   --->   Operation 348 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln8', ./source/kp_502_7.cpp:8) of constant 0 on local variable 'i' [21]  (1.32 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'load' operation ('i', ./source/kp_502_7.cpp:8) on local variable 'i' [24]  (0 ns)
	'getelementptr' operation ('A_addr', ./source/kp_502_7.cpp:10) [35]  (0 ns)
	'load' operation ('A_load', ./source/kp_502_7.cpp:10) on array 'A' [36]  (1.75 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'load' operation ('A_load', ./source/kp_502_7.cpp:10) on array 'A' [36]  (1.75 ns)

 <State 4>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [39]  (8.57 ns)

 <State 5>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [39]  (8.57 ns)

 <State 6>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [39]  (8.57 ns)

 <State 7>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [39]  (8.57 ns)

 <State 8>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [39]  (8.57 ns)

 <State 9>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [38]  (8.57 ns)

 <State 10>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [38]  (8.57 ns)

 <State 11>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [38]  (8.57 ns)

 <State 12>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [38]  (8.57 ns)

 <State 13>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [38]  (8.57 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [44]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [44]  (7.06 ns)

 <State 16>: 7.06ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [44]  (7.06 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [44]  (7.06 ns)

 <State 18>: 8.81ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [44]  (7.06 ns)
	'store' operation ('store_ln13', ./source/kp_502_7.cpp:13) of variable 'bitcast_ln13_1', ./source/kp_502_7.cpp:13 on array 'D' [47]  (1.75 ns)

 <State 19>: 4.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_1', ./source/kp_502_7.cpp:16) [53]  (4.48 ns)

 <State 20>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:23) [63]  (8.57 ns)

 <State 21>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:23) [63]  (8.57 ns)

 <State 22>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:23) [63]  (8.57 ns)

 <State 23>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:23) [63]  (8.57 ns)

 <State 24>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:23) [63]  (8.57 ns)

 <State 25>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 26>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 27>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 28>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 29>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 30>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 31>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 32>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 33>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 34>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 35>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 36>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 37>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 38>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 39>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 40>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 41>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 42>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 43>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 44>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 45>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 46>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 47>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 48>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 49>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 50>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 51>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 52>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 53>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [66]  (7.62 ns)

 <State 54>: 7.06ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [67]  (7.06 ns)

 <State 55>: 7.06ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [67]  (7.06 ns)

 <State 56>: 7.06ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [67]  (7.06 ns)

 <State 57>: 7.06ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [67]  (7.06 ns)

 <State 58>: 7.06ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [67]  (7.06 ns)

 <State 59>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 60>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 61>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 62>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 63>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 64>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 65>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 66>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 67>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 68>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 69>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 70>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 71>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 72>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 73>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 74>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 75>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 76>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 77>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 78>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 79>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 80>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 81>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 82>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 83>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 84>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 85>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 86>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 87>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 88>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)

 <State 89>: 8.52ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [68]  (6.77 ns)
	'store' operation ('store_ln32', ./source/kp_502_7.cpp:32) of variable 'bitcast_ln32', ./source/kp_502_7.cpp:32 on array 'X1' [70]  (1.75 ns)

 <State 90>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 91>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 92>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 93>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 94>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 95>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 96>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 97>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 98>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 99>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 100>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 101>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 102>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 103>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 104>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 105>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 106>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 107>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 108>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 109>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 110>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 111>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 112>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 113>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 114>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 115>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 116>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 117>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 118>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 119>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)

 <State 120>: 8.52ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [77]  (6.77 ns)
	'store' operation ('store_ln23', ./source/kp_502_7.cpp:23) of variable 'bitcast_ln23', ./source/kp_502_7.cpp:23 on array 'X1' [79]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
