Implementation;Generate Bitstream||(null)||Please refer to the log file for details||m2s010_som_generateBitstream.log;liberoaction://open_report/file/m2s010_som_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:m2s010_som
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||m2s010_som_exportBitstream.log;liberoaction://open_report/file/m2s010_som_exportBitstream.log||(null);(null)
HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:m2s010_som
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(50);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/50||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(51);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/51||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(52);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/52||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(53);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/53||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process||m2s010_som.srr(55);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/55||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process||m2s010_som.srr(56);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/56||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process||m2s010_som.srr(57);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/57||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(58);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/58||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(59);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/59||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process||m2s010_som.srr(60);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/60||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(61);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/61||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process||m2s010_som.srr(62);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/62||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(63);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/63||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process||m2s010_som.srr(64);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/64||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(65);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/65||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process||m2s010_som.srr(66);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/66||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(67);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/67||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(68);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/68||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(69);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/69||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_2(12 downto 0)  ||m2s010_som.srr(71);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/71||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_2(12 downto 0)  ||m2s010_som.srr(72);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/72||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_2(12 downto 0)  ||m2s010_som.srr(73);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/73||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_2(12 downto 0)  ||m2s010_som.srr(74);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/74||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_rcosc_2  ||m2s010_som.srr(75);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/75||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_rcosc_2  ||m2s010_som.srr(76);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/76||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_rcosc_2  ||m2s010_som.srr(77);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/77||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_rcosc_2  ||m2s010_som.srr(78);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/78||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_q1_2  ||m2s010_som.srr(79);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/79||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_q1_2  ||m2s010_som.srr(80);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/80||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_q1_2  ||m2s010_som.srr(81);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/81||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_q1_2  ||m2s010_som.srr(82);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/82||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_3  ||m2s010_som.srr(83);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/83||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_3  ||m2s010_som.srr(84);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/84||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_3  ||m2s010_som.srr(85);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/85||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_3  ||m2s010_som.srr(86);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/86||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||m2s010_som.srr(104);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/104||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process||m2s010_som.srr(105);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/105||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven ||m2s010_som.srr(106);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/106||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0].||m2s010_som.srr(129);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\synthesis\m2s010_som.srr'/linenumber/129||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c_TxCol\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis||(null)||Please refer to the log file for details about 374 Warning(s)||m2s010_som.srr;liberoaction://open_report/file/m2s010_som.srr||(null);(null)
Implementation;Compile;RootName:m2s010_som
Implementation;Compile||(null)||Please refer to the log file for details about 8 Info(s)||m2s010_som_compile_log.log;liberoaction://open_report/file/m2s010_som_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:m2s010_som
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||m2s010_som_layout_log.log;liberoaction://open_report/file/m2s010_som_layout_log.log||(null);(null)
