@book{hpc_part1,
title={Structuring and Design Methodology for Parallel Computations},
series={Course notes of High Performance Computing in Computer Science and Networking, University of Pisa},
author={M. Vanneschi},
year={2012},
publisher={}
}                  

@book{hpc_part2,
title={Parallel Architectures},
series={Course notes of High Performance Computing in Computer Science and Networking, University of Pisa},
author={M. Vanneschi},
year={2012},
publisher={}
}               

@article{cole2004bringing,
  title={Bringing skeletons out of the closet: a pragmatic manifesto for skeletal parallel programming},
  author={Cole, Murray},
  journal={Parallel computing},
  volume={30},
  number={3},
  pages={389--406},
  year={2004},
  publisher={Elsevier}
}                  

@book{mattson2004patterns,
  title={Patterns for parallel programming},
  author={Mattson, Timothy G and Sanders, Beverly A and Massingill, Berna L},
  year={2004},
  publisher={Addison-Wesley Professional}
}                  

@misc{tileracorporation,
author={Tilera Corporation},
title={TilePro Processor Family, \url{http://www.tilera.com/products/processors/TILEPro\_Family}},
year={2012},
url={http://www.tilera.com/products/processors/TILEPro_Family}
}
                  

@inproceedings{buono2013parallel,
  title={Parallel Patterns for General Purpose Many-Core},
  author={Buono, Daniele and Danelutto, Marco and Lametti, Silvia and Torquati, Massimo},
  booktitle={Parallel, Distributed and Network-Based Processing (PDP), 2013 21st Euromicro International Conference on},
  pages={131--139},
  year={2013},
  organization={IEEE}
}                  

@article{gonzalez2010survey,
  title={A survey of algorithmic skeleton frameworks: high-level structured parallel programming enablers},
  author={Gonz{\'a}lez-V{\'e}lez, Horacio and Leyton, Mario},
  journal={Software: Practice and Experience},
  volume={40},
  number={12},
  pages={1135--1160},
  year={2010},
  publisher={Wiley Online Library}
}                  

@inproceedings{evalFineGrainSynchMech,
author={T. De Matteis, F. Luporini, G. Mencagli and M. Vanneschi},
title={Evaluation of Architectural Supports for Fine-Grained Synchronization Mechanisms},
booktitle={11th IASTED International Conference on Parallel Distributed Computing and Networks, Innsbruck, Austria},
year={2013}
}
                  
@book{vanneschi2009architettura,
  title={Architettura degli elaboratori},
  author={Vanneschi, M.},
  isbn={9788884926609},
  series={Didattica e ricerca: Manuali},
  url={http://books.google.it/books?id=ky1uQgAACAAJ},
  year={2009},
  publisher={Plus}
}

@article{4378780, 
author={Wentzlaff, D. and Griffin, P. and Hoffmann, H. and Liewei Bao and Edwards, B. and Ramey, C. and Mattina, M. and Chyi-Chang Miao and Brown, J.F. and Agarwal, A.}, 
journal={Micro, IEEE}, 
title={On-Chip Interconnection Architecture of the Tile Processor}, 
year={2007}, 
volume={27}, 
number={5}, 
pages={15-31}, 
keywords={computer architecture;multiprocessor interconnection networks;network-on-chip;2D mesh network;C-based ILIB interconnection library;onchip interconnection architecture;tile processor;Bandwidth;Communication networks;Computer architecture;Hardware;Mesh networks;Multicore processing;Multiprocessor interconnection networks;Network-on-a-chip;Registers;Tiles;MIMD processors;mesh networks;multicore architectures;on-chip interconnection networks;parallel architectures}, 
doi={10.1109/MM.2007.4378780}, 
ISSN={0272-1732},}

@manual{ug101,
author={Tilera},
title={UG101 - Tile Processor User Architecture Manual}
}

@manual{ug120,
author={Tilera},
title={UG120 - Tile Processor Architecture Overview for the Tilepro Series}
}

@manual{ug205,
author={Tilera},
title={UG205 - Programming the Tile Processor}
}