{"vcs1":{"timestamp_begin":1731484434.107518783, "rt":1.81, "ut":0.61, "st":0.22}}
{"vcselab":{"timestamp_begin":1731484436.017167967, "rt":0.94, "ut":0.30, "st":0.12}}
{"link":{"timestamp_begin":1731484437.025952564, "rt":0.33, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731484433.588529016}
{"VCS_COMP_START_TIME": 1731484433.588529016}
{"VCS_COMP_END_TIME": 1731484439.368535116}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331552}}
{"stitch_vcselab": {"peak_mem": 231548}}
