
---------- Begin Simulation Statistics ----------
final_tick                                22355459375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     41                       # Simulator instruction rate (inst/s)
host_mem_usage                                6893636                       # Number of bytes of host memory used
host_op_rate                                       45                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6961.94                       # Real time elapsed on the host
host_tick_rate                                3151711                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      287907                       # Number of instructions simulated
sim_ops                                        314842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021942                       # Number of seconds simulated
sim_ticks                                 21942026875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.669400                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    6833                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                10732                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                124                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1562                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9219                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1020                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1495                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              475                       # Number of indirect misses.
system.cpu.branchPred.lookups                   17335                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2952                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          438                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       85200                       # Number of instructions committed
system.cpu.committedOps                         94692                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.927054                       # CPI: cycles per instruction
system.cpu.discardedOps                          4260                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              56737                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             24293                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            10513                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          207574                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.254644                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      105                       # number of quiesce instructions executed
system.cpu.numCycles                           334585                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       105                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   56508     59.68%     59.68% # Class of committed instruction
system.cpu.op_class_0::IntMult                    278      0.29%     59.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::MemRead                  22872     24.15%     84.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 15034     15.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    94692                       # Class of committed instruction
system.cpu.quiesceCycles                     34772658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          127011                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           91                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           366                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               13998                       # Transaction distribution
system.membus.trans_dist::ReadResp              14251                       # Transaction distribution
system.membus.trans_dist::WriteReq              20826                       # Transaction distribution
system.membus.trans_dist::WriteResp             20826                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict               68                       # Transaction distribution
system.membus.trans_dist::ReadExReq                32                       # Transaction distribution
system.membus.trans_dist::ReadExResp               32                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            26                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           88                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        67166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        67166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  70294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         8081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2148712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      2148712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2171321                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35236                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000568                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023818                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35216     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35236                       # Request fanout histogram
system.membus.reqLayer6.occupancy           119513875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             2506000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              468765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              494500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1688695                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          102296775                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1139500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2986780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       746695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3733475                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       746695                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2986780                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3733475                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3733475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3733475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7466949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112128                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112128                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       101430                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       101430                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1974                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       180226                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       266242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       427116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         2841                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2883588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4259844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6804609                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          571815375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.6                       # Network utilization (%)
system.acctest.local_bus.numRequests           488720                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1083                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.02                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    512434137                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    439350000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8960339                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14933898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4480170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5973559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34347966                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5973559                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4480170                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10453729                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8960339                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14933898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10453729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10453729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44801695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4480170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10453729                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14933898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4480170                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1540423                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6020592                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4480170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14933898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1540423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20954491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        13871                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        13871                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        19712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        19712                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        47106                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        67166                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       460124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1507332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      2148712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        42145                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        42145    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        42145                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    127849375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     89043000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45448928                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11075512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2011582989                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11947119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47788475                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2071318582                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44801695                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44864224                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89665919                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2056384684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56811342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47788475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2160984501                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293764                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3801092                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2031620                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3342340                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       573441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       620545                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        63489                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       391169                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     26881017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    104537471                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     38828136                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2986780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    173233404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     59735594                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     92590352                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    152325946                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     26881017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    164273065                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    131418488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2986780                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    325559350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          227                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          247                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       662108                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        58336                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         720444                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       662108                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       662108                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       662108                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        58336                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        720444                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       655364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             889576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1262080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        10241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19720                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9022867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     29867979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1540423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            110838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40542107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          23334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11947119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     38828136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5973559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       746695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57518843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          23334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     20969986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     68696115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5973559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       746695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1540423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           110838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             98060950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     23504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370161750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          217                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          217                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33088                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20459                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13909                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19720                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13909                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1248                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    483856075                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               847628575                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34915.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61165.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       122                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12886                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18382                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13906                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19720                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    392                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.216193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.304196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.313671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           93      4.01%      4.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           58      2.50%      6.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30      1.29%      7.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      1.25%      9.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           59      2.54%     11.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      1.08%     12.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      1.42%     14.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           57      2.45%     16.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1938     83.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2322                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.792627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    283.077627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            205     94.47%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.46%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.46%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.92%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            6      2.76%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            2      0.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           217                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      90.935484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.662560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    239.338296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            182     83.87%     83.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      5.99%     89.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.92%     90.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.46%     91.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.92%     92.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.92%     93.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.46%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.46%     94.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      2.30%     96.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      3.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           217                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 886912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1262912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  889576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1262080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        40.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        57.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21941805500                       # Total gap between requests
system.mem_ctrls.avgGap                     652466.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       652228                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       850880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9022867.446469664574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 29725057.020284961909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1540422.869434663327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 105003.973111759304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110837.527173523718                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11947118.718493502587                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 38778550.625578887761                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5973559.359246751294                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 746694.919905843912                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        10241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           38                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            8                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    178216825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    635809840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31529855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2072055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8963144250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29159481625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 328294609125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  26165660000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21095898375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57489.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     62084.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59490.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54527.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1120393031.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7119014.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  24661554.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  12776201.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82405853.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         1147213.125000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         799696.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            25207875                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       27423936.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210049232.399983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     40142084.062500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     387893207.400005                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       692663245.537515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         31.567879                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20349227875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1186920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    407448375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 210                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     206980520.238095                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    499428146.701296                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          105    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1229625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       622504750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21732954625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        33186                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            33186                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        33186                       # number of overall hits
system.cpu.icache.overall_hits::total           33186                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          227                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            227                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          227                       # number of overall misses
system.cpu.icache.overall_misses::total           227                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9851250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9851250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9851250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9851250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        33413                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        33413                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        33413                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        33413                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006794                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006794                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006794                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006794                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43397.577093                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43397.577093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43397.577093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43397.577093                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          227                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9495750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9495750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9495750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9495750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006794                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006794                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006794                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006794                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41831.497797                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41831.497797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41831.497797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41831.497797                       # average overall mshr miss latency
system.cpu.icache.replacements                     62                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        33186                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           33186                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          227                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           227                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9851250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9851250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        33413                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        33413                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006794                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006794                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43397.577093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43397.577093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9495750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9495750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006794                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006794                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41831.497797                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41831.497797                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.082115                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               35159                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            567.080645                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.082115                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.703285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.703285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             67053                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            67053                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        37333                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37333                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37333                       # number of overall hits
system.cpu.dcache.overall_hits::total           37333                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           73                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             73                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           73                       # number of overall misses
system.cpu.dcache.overall_misses::total            73                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5353125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5353125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5353125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5353125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        37406                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        37406                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        37406                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        37406                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001952                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001952                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001952                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001952                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73330.479452                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73330.479452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73330.479452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73330.479452                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           15                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           58                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           58                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1241                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1241                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4160625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4160625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4160625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4160625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      2759250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      2759250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001551                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001551                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001551                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71734.913793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71734.913793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71734.913793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71734.913793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2223.408541                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2223.408541                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     14                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        23499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           23499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           26                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            26                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1268750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1268750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48798.076923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48798.076923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          127                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          127                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1230625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1230625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      2759250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      2759250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47331.730769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47331.730769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21726.377953                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21726.377953                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           47                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4084375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4084375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86901.595745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86901.595745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1114                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1114                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2930000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2930000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91562.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91562.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.782513                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 471                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                14                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.642857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.782513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499575                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.499575                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            149682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           149682                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22355459375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22355996250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     41                       # Simulator instruction rate (inst/s)
host_mem_usage                                6893636                       # Number of bytes of host memory used
host_op_rate                                       45                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6962.05                       # Real time elapsed on the host
host_tick_rate                                3151740                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      288248                       # Number of instructions simulated
sim_ops                                        315264                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021943                       # Number of seconds simulated
sim_ticks                                 21942563750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.423223                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    6844                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                10791                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                125                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1575                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9234                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1020                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1495                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              475                       # Number of indirect misses.
system.cpu.branchPred.lookups                   17433                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2980                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          438                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       85541                       # Number of instructions committed
system.cpu.committedOps                         95114                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.921441                       # CPI: cycles per instruction
system.cpu.discardedOps                          4301                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              57032                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             24413                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            10546                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          207914                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.255008                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      105                       # number of quiesce instructions executed
system.cpu.numCycles                           335444                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       105                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   56752     59.67%     59.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                    278      0.29%     59.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     59.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                  22973     24.15%     84.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 15110     15.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    95114                       # Class of committed instruction
system.cpu.quiesceCycles                     34772658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          127530                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           94                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           374                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               13998                       # Transaction distribution
system.membus.trans_dist::ReadResp              14256                       # Transaction distribution
system.membus.trans_dist::WriteReq              20826                       # Transaction distribution
system.membus.trans_dist::WriteResp             20826                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict               69                       # Transaction distribution
system.membus.trans_dist::ReadExReq                32                       # Transaction distribution
system.membus.trans_dist::ReadExResp               32                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            28                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        67166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        67166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  70306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         8273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2148712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      2148712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2171705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35242                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000596                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024404                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35221     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35242                       # Request fanout histogram
system.membus.reqLayer6.occupancy           119522375                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             2506000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              474093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              494500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1700195                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          102296775                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1154500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2986707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       746677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3733383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       746677                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2986707                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3733383                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3733383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3733383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7466767                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112128                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112128                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       101430                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       101430                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1974                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       180226                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       266242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       427116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         2841                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2883588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4259844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6804609                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          571815375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.6                       # Network utilization (%)
system.acctest.local_bus.numRequests           488720                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1083                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.02                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    512434137                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    439350000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8960120                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14933533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4480060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5973413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34347126                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5973413                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4480060                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10453473                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8960120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14933533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10453473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10453473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44800599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4480060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10453473                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14933533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4480060                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1540385                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6020445                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4480060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14933533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1540385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20953978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        13871                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        13871                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        19712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        19712                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        47106                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        67166                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       460124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1507332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      2148712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        42145                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        42145    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        42145                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    127849375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     89043000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45448928                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11075512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2011533771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11946826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47787306                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2071267903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44800599                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44863126                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89663725                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2056334370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56809952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47787306                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2160931628                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293764                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3801092                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2031620                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3342340                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       573441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       620545                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        63489                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       391169                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     26880359                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    104534913                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     38827186                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2986707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    173229165                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     59734132                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     92588087                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    152322219                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     26880359                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    164269045                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    131415273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2986707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    325551384                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14720                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14720                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          230                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          251                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       670842                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        61251                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         732093                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       670842                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       670842                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       670842                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        61251                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        732093                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       655364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             889640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1262144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        10241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19721                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9022647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     29867248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1540385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            113752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40544032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          26250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11946826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     38827186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5973413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       746677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57520352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          26250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     20969473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     68694434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5973413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       746677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1540385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           113752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             98064384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     23504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        37.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370161750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          217                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          217                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33091                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20459                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13910                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19721                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13910                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19721                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1248                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    483874075                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               847672825                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34914.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61164.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       122                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12886                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18382                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13907                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19721                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    392                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.216193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.304196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.313671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           93      4.01%      4.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           58      2.50%      6.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30      1.29%      7.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      1.25%      9.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           59      2.54%     11.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      1.08%     12.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      1.42%     14.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           57      2.45%     16.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1938     83.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2322                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.792627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    283.077627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            205     94.47%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.46%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.46%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.92%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            6      2.76%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            2      0.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           217                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      90.935484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.662560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    239.338296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            182     83.87%     83.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      5.99%     89.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.92%     90.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.46%     91.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.92%     92.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.92%     93.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.46%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.46%     94.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      2.30%     96.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      3.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           217                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 886976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1262912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  889640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1262144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        40.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        57.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21943073125                       # Total gap between requests
system.mem_ctrls.avgGap                     652465.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       652228                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       850880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9022646.681384256110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 29724329.728790234774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1540385.179466551635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 107918.109614698042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110834.815279960152                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11946826.404913600534                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 38777601.819659747183                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5973413.202456800267                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 746676.650307100033                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        10241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           39                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            9                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    178216825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    635809840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31529855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2116305                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8963144250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29159481625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 328294609125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  26165660000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21095898375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57489.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     62084.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59490.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54264.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 995904916.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7119014.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  24661554.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  12776201.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82405853.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         1147706.550000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         799696.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        25209693.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       27423936.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210049232.399983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     40156578.900000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     387893207.400005                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       692680052.550015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         31.567872                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20349227875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1186920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    407985250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 210                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     206980520.238095                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    499428146.701296                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          105    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1229625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       623041625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21732954625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        33317                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            33317                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        33317                       # number of overall hits
system.cpu.icache.overall_hits::total           33317                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          230                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            230                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          230                       # number of overall misses
system.cpu.icache.overall_misses::total           230                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9983125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9983125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9983125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9983125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        33547                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        33547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        33547                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        33547                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006856                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006856                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006856                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006856                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43404.891304                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43404.891304                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43404.891304                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43404.891304                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          230                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9623875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9623875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9623875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9623875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006856                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006856                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006856                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006856                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41842.934783                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41842.934783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41842.934783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41842.934783                       # average overall mshr miss latency
system.cpu.icache.replacements                     62                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        33317                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           33317                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          230                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           230                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9983125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9983125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        33547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        33547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43404.891304                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43404.891304                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9623875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9623875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41842.934783                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41842.934783                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.082390                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              143475                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               434                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            330.587558                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.082390                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.703286                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.703286                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             67324                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            67324                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        37521                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37521                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37521                       # number of overall hits
system.cpu.dcache.overall_hits::total           37521                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           75                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             75                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           75                       # number of overall misses
system.cpu.dcache.overall_misses::total            75                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5476875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5476875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5476875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5476875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        37596                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        37596                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        37596                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        37596                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001995                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001995                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001995                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001995                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        73025                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        73025                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        73025                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        73025                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           15                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           60                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           60                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1241                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1241                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4281000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4281000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      2759250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      2759250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001596                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001596                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001596                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001596                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        71350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        71350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        71350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        71350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2223.408541                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2223.408541                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     16                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        23611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           23611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           28                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1392500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1392500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23639                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23639                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49732.142857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49732.142857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          127                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          127                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1351000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1351000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      2759250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      2759250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        48250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        48250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21726.377953                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21726.377953                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           47                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4084375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4084375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86901.595745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86901.595745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1114                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1114                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2930000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2930000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91562.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91562.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.782665                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               40920                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.194245                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.782665                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499576                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.499576                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            150444                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           150444                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22355996250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
