{"vcs1":{"timestamp_begin":1682265846.566319363, "rt":0.90, "ut":0.23, "st":0.28}}
{"vcselab":{"timestamp_begin":1682265847.500425302, "rt":1.08, "ut":0.21, "st":0.26}}
{"link":{"timestamp_begin":1682265848.609250785, "rt":1.38, "ut":0.05, "st":1.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682265846.277164663}
{"VCS_COMP_START_TIME": 1682265846.277164663}
{"VCS_COMP_END_TIME": 1682265850.483401200}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340888}}
{"stitch_vcselab": {"peak_mem": 238988}}
