settings:
    lib_name:           gf180mcu_osu_sc_gp9t3v3_tt_sdffrq
    results_dir: cells/sdffrq/libs
    omit_on_failure:    true # If a cell fails, CharLib will exclude it from the results & continue with the other cells
    units:
        pulling_resistance: kOhm
    named_nodes:
        vdd:
            name: VDD
            voltage: 3.3
        vss:
            name: VSS
            voltage: 0
    cell_defaults:
        models:
            - models/sm141064.ngspice typical # This syntax tells CharLib to use the '.lib file section' syntax for this model
            - models/design.ngspice
        #slews: [0.015, 0.04, 0.08, 0.2, 0.4]
        #loads: [0.06, 0.18, 0.42, 0.6, 1.2]
        
        slews: [0.08, 0.2, 0.4]
        loads: [0.42, 0.6, 1.2]
        
        setup_time_range: [0.1, 1]
        hold_time_range: [0.1, 1]
        simulation_timestep: 0.01
cells:
   d_flip_flop_r:
        netlist:    cells/sdffrq/spice/d_flip_flop_r.spice
        area:       90
        clock:      posedge CLK
        reset:      posedge R
        inputs:     [D]
        outputs:    [Q]
  
        functions:  [Q<=D]
   mux_2x1:
        netlist:    cells/sdffrq/spice/mux_2x1.spice
        area:       30
        inputs:     [A, B, S]
        outputs:    [OUT]
        functions:  [OUT=(A&!S) | (B&S)]
  #  sdffrq:
  #     netlist:    cells/sdffrq/spice/sdffrq.spice
  #      area:       121
  #      clock:      posedge CLK
  #      reset:      posedge R
  #      inputs:     [D, SI, SE]
   #     outputs:    [Q]
  #      functions:  [Q<=(D&!SE) | (SI&SE)]

