INFO: [VRFC 10-163] Analyzing VHDL file "D:/SBU/1/VHDL/Project/Code/CannyEdgeDetection/CannyEdgeDetection.srcs/sim_1/new/tb_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'canny_tb'
