0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Andreea/Desktop/lab08_skel/alu.v,1607983803,verilog,,C:/Users/Andreea/Desktop/lab08_skel/state_machine.v,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,alu,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/bus_interface_unit.v,1607983803,verilog,,C:/Users/Andreea/Desktop/lab08_skel/sram.v,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,bus_interface_unit,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/control_unit.v,1607990137,verilog,,C:/Users/Andreea/Desktop/lab08_skel/rom.v,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,control_unit,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/cpu.v,1607990164,verilog,,C:/Users/Andreea/Desktop/lab08_skel/register_file.v,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,cpu,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/cpu_test.v,1607983803,verilog,,,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,cpu_test,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/decode_unit.v,1607984078,verilog,,C:/Users/Andreea/Desktop/lab08_skel/alu.v,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,decode_unit,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/defines.vh,1607984127,verilog,,,,,,,,,,,,
C:/Users/Andreea/Desktop/lab08_skel/gpio.v,1607990180,verilog,,C:/Users/Andreea/Desktop/lab08_skel/signal_generation_unit.v,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,io_sram,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/gpio_unit.v,1607983803,verilog,,C:/Users/Andreea/Desktop/lab08_skel/timer_unit.v,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,gpio_unit,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/nexys_top.v,1607990202,verilog,,C:/Users/Andreea/Desktop/lab08_skel/gpio_unit.v,,nexys_top,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Andreea/Desktop/lab08_skel/reg_file_interface_unit.v,1607983803,verilog,,C:/Users/Andreea/Desktop/lab08_skel/bus_interface_unit.v,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,reg_file_interface_unit,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/register_file.v,1607983803,verilog,,C:/Users/Andreea/Desktop/lab08_skel/control_unit.v,,dual_port_sram,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/rom.v,1607990217,verilog,,C:/Users/Andreea/Desktop/lab08_skel/decode_unit.v,,rom,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/signal_generation_unit.v,1607983803,verilog,,C:/Users/Andreea/Desktop/lab08_skel/nexys_top.v,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,signal_generation_unit,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/sram.v,1607983803,verilog,,C:/Users/Andreea/Desktop/lab08_skel/gpio.v,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,sram,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/state_machine.v,1607983803,verilog,,C:/Users/Andreea/Desktop/lab08_skel/reg_file_interface_unit.v,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,state_machine,,,../../../../../,,,,,
C:/Users/Andreea/Desktop/lab08_skel/timer_unit.v,1608055416,verilog,,C:/Users/Andreea/Desktop/lab08_skel/cpu_test.v,C:/Users/Andreea/Desktop/lab08_skel/defines.vh,timer_unit,,,../../../../../,,,,,
