<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 11.4 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/11.1/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e
200 -xml system.twx system.ncd system.pcf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vsx95t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.66 2009-11-16, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr" dlyHyperLnks="t" ><twItemLimit>200</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO        TIMEGRP &quot;RAMS&quot; 10 ns; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twErrRpt><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;epb_cs_n_IBUF&quot; MAXDELAY = 4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.801</twMaxNetDel></twConstHead></twConst><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk&quot; PERIOD = 3.6364 ns HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk&quot; PERIOD = 3.6364 ns HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk&quot; PERIOD = 3.6364 ns HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="10"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk&quot; PERIOD = 3.6364 ns HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;chan_550_adc_mkid/chan_550_adc_mkid/dcm_clk&quot; derived from  NET &quot;chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk&quot; PERIOD = 3.6364 ns HIGH        50%;  duty cycle corrected to 3.636 nS  HIGH 1.818 nS  </twConstName><twItemCnt>130758</twItemCnt><twErrCntSetup>16</twErrCntSetup><twErrCntEndPt>16</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>85796</twEndPtCnt><twPathErrCnt>16</twPathErrCnt><twMinPer>3.783</twMinPer></twConstHead><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.147</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.169</twTotPathDel><twClkSkew dest = "1.633" src = "1.212">-0.421</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBU3</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">3.074</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>3.074</twRouteDel><twTotDel>4.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.147</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.169</twTotPathDel><twClkSkew dest = "1.633" src = "1.212">-0.421</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBU1</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">3.074</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>3.074</twRouteDel><twTotDel>4.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.142</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.169</twTotPathDel><twClkSkew dest = "1.638" src = "1.212">-0.426</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBL1</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">3.074</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>3.074</twRouteDel><twTotDel>4.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.142</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.169</twTotPathDel><twClkSkew dest = "1.638" src = "1.212">-0.426</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBL0</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">3.074</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>3.074</twRouteDel><twTotDel>4.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.142</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.169</twTotPathDel><twClkSkew dest = "1.638" src = "1.212">-0.426</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBL3</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">3.074</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>3.074</twRouteDel><twTotDel>4.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.142</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.169</twTotPathDel><twClkSkew dest = "1.638" src = "1.212">-0.426</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBL2</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">3.074</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>3.074</twRouteDel><twTotDel>4.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.128</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.150</twTotPathDel><twClkSkew dest = "1.633" src = "1.212">-0.421</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBU2</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">3.055</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>3.055</twRouteDel><twTotDel>4.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.128</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.150</twTotPathDel><twClkSkew dest = "1.633" src = "1.212">-0.421</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBU0</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">3.055</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>3.055</twRouteDel><twTotDel>4.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.061</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.083</twTotPathDel><twClkSkew dest = "1.633" src = "1.212">-0.421</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.988</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.988</twRouteDel><twTotDel>4.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.061</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.083</twTotPathDel><twClkSkew dest = "1.633" src = "1.212">-0.421</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.988</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.988</twRouteDel><twTotDel>4.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.056</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.083</twTotPathDel><twClkSkew dest = "1.638" src = "1.212">-0.426</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.988</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.988</twRouteDel><twTotDel>4.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.056</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.083</twTotPathDel><twClkSkew dest = "1.638" src = "1.212">-0.426</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.988</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.988</twRouteDel><twTotDel>4.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.037</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.059</twTotPathDel><twClkSkew dest = "1.633" src = "1.212">-0.421</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.964</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.964</twRouteDel><twTotDel>4.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.032</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.059</twTotPathDel><twClkSkew dest = "1.638" src = "1.212">-0.426</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.964</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.964</twRouteDel><twTotDel>4.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.024</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.046</twTotPathDel><twClkSkew dest = "1.633" src = "1.212">-0.421</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.951</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.951</twRouteDel><twTotDel>4.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.019</twSlack><twSrc BELType="FF">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>4.046</twTotPathDel><twClkSkew dest = "1.638" src = "1.212">-0.426</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.951</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.951</twRouteDel><twTotDel>4.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="44"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;chan_550_adc_mkid/chan_550_adc_mkid/dcm_clk&quot; derived from
 NET &quot;chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk&quot; PERIOD = 3.6364 ns HIGH        50%;
 duty cycle corrected to 3.636 nS  HIGH 1.818 nS 
</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dly_clk_n = PERIOD TIMEGRP &quot;dly_clk_n&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.600</twMinPer></twConstHead><twPinLimitRpt anchorID="46"><twPinLimitBanner>Component Switching Limit Checks: TS_dly_clk_n = PERIOD TIMEGRP &quot;dly_clk_n&quot; 200 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="47" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_epb_clk = PERIOD TIMEGRP &quot;epb_clk&quot; 88 MHz HIGH 50%;</twConstName><twItemCnt>382709</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10701</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.317</twMinPer></twConstHead><twPinLimitRpt anchorID="48"><twPinLimitBanner>Component Switching Limit Checks: TS_epb_clk = PERIOD TIMEGRP &quot;epb_clk&quot; 88 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="49" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>432</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>432</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.981</twMaxDel></twConstHead></twConst><twConst anchorID="50" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>144</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>144</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.006</twMaxDel></twConstHead></twConst><twConst anchorID="51" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; 10 ns;</twConstName><twItemCnt>311</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>311</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.715</twMaxDel></twConstHead></twConst><twConst anchorID="52" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; 10 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="53" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot; 10 ns;</twConstName><twItemCnt>45</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>45</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.257</twMaxDel></twConstHead></twConst><twConst anchorID="54" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot; 10 ns;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.773</twMaxDel></twConstHead></twConst><twConst anchorID="55" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.346</twMaxDel></twConstHead></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_p&quot; 3.636 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_p&quot; 3.636 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_n&quot; 3.636 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_n&quot; 3.636 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk = PERIOD TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_mem_clk&quot;         TS_dly_clk_n * 1.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.221</twMinPer></twConstHead><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk = PERIOD TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_mem_clk&quot;
        TS_dly_clk_n * 1.5 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk = PERIOD TIMEGRP         &quot;chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk&quot; TS_adcmkid1_DRDY_I_p         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk = PERIOD TIMEGRP
        &quot;chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk&quot; TS_adcmkid1_DRDY_I_p
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="64" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk_0 = PERIOD TIMEGRP         &quot;chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk_0&quot; TS_adcmkid1_DRDY_I_n         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: TS_chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk_0 = PERIOD TIMEGRP
        &quot;chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk_0&quot; TS_adcmkid1_DRDY_I_n
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="66" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;</twConstName><twItemCnt>10851</twItemCnt><twErrCntSetup>5</twErrCntSetup><twErrCntEndPt>5</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5528</twEndPtCnt><twPathErrCnt>5</twPathErrCnt><twMinPer>4.304</twMinPer></twConstHead><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.971</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0</twDest><twTotPathDel>3.731</twTotPathDel><twClkSkew dest = "3.215" src = "3.599">0.384</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.118" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.189</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_div</twSrcClk><twPathDel><twSite>SLICE_X52Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_DRAM_LUT_dram_phy_ready</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>chan_550_DRAM_LUT_dram_phy_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_DRAM_LUT_dram_phy_ready</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.ctrl_opb_attach_inst/Sl_DBus_reg&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>opb0_Sl_DBus&lt;95&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/mult18/comp0.core_instance0/blk00000003/sig00000066</twComp><twBEL>opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/conv_phase_51c38c315b/lpf_fir_i_6ce900f028/mult3_p_net(15)</twComp><twBEL>opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000104</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>opb0/OPB_rdDBus&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg&lt;1&gt;</twComp><twBEL>opb0/opb0/OPB_DBus_I/Y_31_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>chan_550_avgIQ_bram_ramblk_portb_BRAM_Dout&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg&lt;3&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>2.892</twRouteDel><twTotDel>3.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.024</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.237</twTotPathDel><twClkSkew dest = "1.417" src = "1.474">0.057</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/act_addr_r&lt;3&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y7.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y7.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>3.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.024</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.237</twTotPathDel><twClkSkew dest = "1.417" src = "1.474">0.057</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/act_addr_r&lt;3&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y7.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y7.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>3.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.020</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.237</twTotPathDel><twClkSkew dest = "1.421" src = "1.474">0.053</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/act_addr_r&lt;3&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y7.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y7.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>3.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.015</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.232</twTotPathDel><twClkSkew dest = "1.421" src = "1.474">0.053</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/act_addr_r&lt;3&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y7.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y7.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>2.064</twRouteDel><twTotDel>3.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD
        TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int&quot;
        TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="78" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE         0.833 ns HIGH 50%;</twConstName><twItemCnt>729</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>708</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMinPer>4.227</twMinPer></twConstHead><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.894</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>4.455</twTotPathDel><twClkSkew dest = "1.847" src = "1.556">-0.291</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X69Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r&lt;3&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.571</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y26.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/dm_out</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.571</twRouteDel><twTotDel>4.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.746</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_0</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>4.314</twTotPathDel><twClkSkew dest = "1.854" src = "1.556">-0.298</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_0</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X69Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r&lt;3&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.430</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y34.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/dm_out</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.430</twRouteDel><twTotDel>4.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="83"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD
        TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int&quot;
        TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE
        0.833 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="84" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5         HIGH 50%;</twConstName><twItemCnt>13513</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4248</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.650</twMinPer></twConstHead><twPinLimitRpt anchorID="85"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD
        TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int&quot;
        TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConstRollupTable uID="3" anchorID="86"><twConstRollup name="chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk" fullName="NET &quot;chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk&quot; PERIOD = 3.6364 ns HIGH         50%;" type="origin" depth="0" requirement="3.636" prefType="period" actual="3.000" actualRollup="3.783" errors="0" errorRollup="16" items="0" itemsRollup="130758"/><twConstRollup name="chan_550_adc_mkid/chan_550_adc_mkid/dcm_clk" fullName="PERIOD analysis for net &quot;chan_550_adc_mkid/chan_550_adc_mkid/dcm_clk&quot; derived from  NET &quot;chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk&quot; PERIOD = 3.6364 ns HIGH        50%;  duty cycle corrected to 3.636 nS  HIGH 1.818 nS  " type="child" depth="1" requirement="3.636" prefType="period" actual="3.783" actualRollup="N/A" errors="16" errorRollup="0" items="130758" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="87"><twConstRollup name="TS_dly_clk_n" fullName="TS_dly_clk_n = PERIOD TIMEGRP &quot;dly_clk_n&quot; 200 MHz HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="3.600" actualRollup="6.456" errors="0" errorRollup="7" items="0" itemsRollup="25093"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk = PERIOD TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_mem_clk&quot;         TS_dly_clk_n * 1.5 HIGH 50%;" type="child" depth="1" requirement="3.333" prefType="period" actual="2.221" actualRollup="4.304" errors="0" errorRollup="7" items="0" itemsRollup="25093"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;" type="child" depth="2" requirement="3.333" prefType="period" actual="4.304" actualRollup="N/A" errors="5" errorRollup="0" items="10851" itemsRollup="0"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE         0.833 ns HIGH 50%;" type="child" depth="2" requirement="3.333" prefType="period" actual="4.227" actualRollup="N/A" errors="2" errorRollup="0" items="729" itemsRollup="0"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5         HIGH 50%;" type="child" depth="2" requirement="6.667" prefType="period" actual="6.650" actualRollup="N/A" errors="0" errorRollup="0" items="13513" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="13" anchorID="88"><twConstRollup name="TS_adcmkid1_DRDY_I_p" fullName="TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_p&quot; 3.636 ns HIGH 50%;" type="origin" depth="0" requirement="3.636" prefType="period" actual="3.000" actualRollup="2.222" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk" fullName="TS_chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk = PERIOD TIMEGRP         &quot;chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk&quot; TS_adcmkid1_DRDY_I_p         HIGH 50%;" type="child" depth="1" requirement="3.636" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="14" anchorID="89"><twConstRollup name="TS_adcmkid1_DRDY_I_n" fullName="TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_n&quot; 3.636 ns HIGH 50%;" type="origin" depth="0" requirement="3.636" prefType="period" actual="3.000" actualRollup="2.222" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk_0" fullName="TS_chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk_0 = PERIOD TIMEGRP         &quot;chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk_0&quot; TS_adcmkid1_DRDY_I_n         HIGH 50%;" type="child" depth="1" requirement="3.636" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="90">3</twUnmetConstCnt><twWarn anchorID="91">WARNING:Timing - DCM chan_550_adc_mkid/chan_550_adc_mkid/CLK_DCM does not have a CLKIN_PERIOD attribute (the period of the DCM input clock).DCM jitter will not be included in timing analysis when this attribute is not defined. For more information, please refer to the appropriate architectural handbook</twWarn><twDataSheet anchorID="92" twNameLen="17"><twClk2SUList anchorID="93" twDestWidth="17"><twDest>adcmkid1_DRDY_I_n</twDest><twClk2SU><twSrc>adcmkid1_DRDY_I_n</twSrc><twRiseRise>3.783</twRiseRise></twClk2SU><twClk2SU><twSrc>adcmkid1_DRDY_I_p</twSrc><twRiseRise>3.783</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="94" twDestWidth="17"><twDest>adcmkid1_DRDY_I_p</twDest><twClk2SU><twSrc>adcmkid1_DRDY_I_n</twSrc><twRiseRise>3.783</twRiseRise></twClk2SU><twClk2SU><twSrc>adcmkid1_DRDY_I_p</twSrc><twRiseRise>3.783</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="95" twDestWidth="9"><twDest>dly_clk_n</twDest><twClk2SU><twSrc>dly_clk_n</twSrc><twRiseRise>7.715</twRiseRise><twFallRise>1.525</twFallRise><twRiseFall>2.407</twRiseFall><twFallFall>3.271</twFallFall></twClk2SU><twClk2SU><twSrc>dly_clk_p</twSrc><twRiseRise>7.715</twRiseRise><twFallRise>1.525</twFallRise><twRiseFall>2.407</twRiseFall><twFallFall>3.271</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="96" twDestWidth="9"><twDest>dly_clk_p</twDest><twClk2SU><twSrc>dly_clk_n</twSrc><twRiseRise>7.715</twRiseRise><twFallRise>1.525</twFallRise><twRiseFall>2.407</twRiseFall><twFallFall>3.271</twFallFall></twClk2SU><twClk2SU><twSrc>dly_clk_p</twSrc><twRiseRise>7.715</twRiseRise><twFallRise>1.525</twFallRise><twRiseFall>2.407</twRiseFall><twFallFall>3.271</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="97" twDestWidth="10"><twDest>epb_clk_in</twDest><twClk2SU><twSrc>epb_clk_in</twSrc><twRiseRise>11.317</twRiseRise><twRiseFall>4.030</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twErrRpt></twBody><twSum anchorID="98"><twErrCnt>23</twErrCnt><twScore>4158</twScore><twSetupScore>4158</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>539502</twPathCnt><twNetCnt>1</twNetCnt><twConnCnt>123917</twConnCnt></twConstCov><twStats anchorID="99"><twMinPer>11.317</twMinPer><twMaxFreq>88.363</twMaxFreq><twMaxFromToDel>7.715</twMaxFromToDel><twMaxNetDel>1.801</twMaxNetDel></twStats></twSum><twFoot><twTimestamp>Tue Jul 24 11:52:09 2012 </twTimestamp></twFoot><twClientInfo anchorID="100"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1710 MB

Total REAL time to Trace completion: 1 mins 54 secs 
Total CPU time to Trace completion: 1 mins 54 secs 
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
