verilog xil_defaultlib --include "../../../../IP_proj.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../IP_proj.srcs/sources_1/bd/system/ipshared/00a3/hdl" --include "../../../../IP_proj.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0_1/sim_tlm" --include "../../../../IP_proj.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0_1" \
"../../../bd/system/ip/system_zynq_ultra_ps_e_0_0_1/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/system/ipshared/b954/src/lab3_user_logic.v" \
"../../../bd/system/ipshared/b954/hdl/myip_v1_0_S_AXI.v" \
"../../../bd/system/ipshared/b954/hdl/myip_v1_0.v" \
"../../../bd/system/ip/system_myip_0_0_1/sim/system_myip_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_auto_ds_0_1/sim/system_auto_ds_0.v" \
"../../../bd/system/ip/system_auto_pc_0_1/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_ds_1_1/sim/system_auto_ds_1.v" \
"../../../bd/system/ip/system_auto_pc_1_1/sim/system_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
