.model shiftregister_leakage_2
.inputs net1_1 net2_1 net4_1 vcc gnd
.outputs out_ramp_adc

# Ramp_ADC*
.subckt ramp_fe in[0]=net8_1 out=out_ramp_adc #ramp_fe_fg[0] =0&ramp_pfetinput[0] =3e-9&c4_ota_bias[0] =2e-6&c4_ota_p_bias[0] =2e-6&c4_ota_n_bias[0] =0.8e-6&speech_peakotabias[0] =2e-6&c4_ota_bias[1] =2e-6&c4_ota_p_bias[1] =500e-9&c4_ota_n_bias[1] =500e-9&ramp_pfetinput[1] =0.4e-9

#GND_DIG 8
.subckt tgate in[0]=vcc in[1]=gnd out=gnd_dig

# Shift register 16inputs 1output
.subckt sftreg in[0]=net1_1 in[1]=gnd_dig in[2]=gnd_dig in[3]=gnd_dig in[4]=gnd_dig in[5]=gnd_dig in[6]=gnd_dig in[7]=gnd_dig in[8]=gnd_dig in[9]=gnd_dig in[10]=gnd_dig in[11]=gnd_dig in[12]=gnd_dig in[13]=gnd_dig in[14]=gnd_dig in[15]=gnd_dig in[16]=net2_1 in[17]=gnd_dig in[18]=net4_1 out[0]=net8_1 #sftreg_fg =0

.end
