|processor_top_shell
FPGA_GlobalClock => FPGA_GlobalClock.IN2
NCLR => NCLR.IN1
ONCE_CPU_EN => ONCE_CPU_EN.IN1
ALWAYS_CPU_EN => ALWAYS_CPU_EN.IN1
HEX5[0] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX5
HEX5[1] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX5
HEX5[2] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX5
HEX5[3] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX5
HEX5[4] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX5
HEX5[5] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX5
HEX5[6] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX5
HEX4[0] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX4
HEX4[1] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX4
HEX4[2] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX4
HEX4[3] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX4
HEX4[4] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX4
HEX4[5] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX4
HEX4[6] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX4
HEX3[0] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX3
HEX3[1] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX3
HEX3[2] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX3
HEX3[3] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX3
HEX3[4] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX3
HEX3[5] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX3
HEX3[6] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX3
HEX2[0] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX2
HEX2[1] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX2
HEX2[2] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX2
HEX2[3] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX2
HEX2[4] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX2
HEX2[5] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX2
HEX2[6] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX2
HEX1[0] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX1
HEX1[1] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX1
HEX1[2] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX1
HEX1[3] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX1
HEX1[4] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX1
HEX1[5] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX1
HEX1[6] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX1
HEX0[0] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX0
HEX0[1] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX0
HEX0[2] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX0
HEX0[3] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX0
HEX0[4] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX0
HEX0[5] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX0
HEX0[6] << Soft_core_CPU_wrapper_top:CPU_wrapper.HEX0
LED9_6[0] << CPU_main:CPU_main_0.FLAG_OUT
LED9_6[1] << CPU_main:CPU_main_0.FLAG_OUT
LED9_6[2] << CPU_main:CPU_main_0.FLAG_OUT
LED9_6[3] << CPU_main:CPU_main_0.FLAG_OUT


|processor_top_shell|LogisimTickGenerator:LogisimTickGenerator_0
FPGAClock => s_tick_reg.CLK
FPGAClock => s_count_reg[0].CLK
FPGAClock => s_count_reg[1].CLK
FPGAClock => s_count_reg[2].CLK
FPGAClock => s_count_reg[3].CLK
FPGAClock => s_count_reg[4].CLK
FPGAClock => s_count_reg[5].CLK
FPGAClock => s_count_reg[6].CLK
FPGAClock => s_count_reg[7].CLK
FPGAClock => s_count_reg[8].CLK
FPGAClock => s_count_reg[9].CLK
FPGAClock => s_count_reg[10].CLK
FPGAClock => s_count_reg[11].CLK
FPGAClock => s_count_reg[12].CLK
FPGAClock => s_count_reg[13].CLK
FPGAClock => s_count_reg[14].CLK
FPGAClock => s_count_reg[15].CLK
FPGAClock => s_count_reg[16].CLK
FPGAClock => s_count_reg[17].CLK
FPGAClock => s_count_reg[18].CLK
FPGAClock => s_count_reg[19].CLK
FPGAClock => s_count_reg[20].CLK
FPGAClock => s_count_reg[21].CLK
FPGAClock => s_count_reg[22].CLK
FPGAClock => s_count_reg[23].CLK
FPGAClock => s_count_reg[24].CLK
FPGAClock => s_count_reg[25].CLK
FPGATick <= s_tick_reg.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|LogisimClockComponent:CLOCKGEN_0
ClockTick => s_output_regs.IN1
ClockTick => s_output_regs.IN1
ClockTick => always1.IN1
ClockTick => s_counter_reg[0].ENA
GlobalClock => s_counter_reg[0].CLK
GlobalClock => s_derived_clock_reg.CLK
GlobalClock => s_output_regs[0].CLK
GlobalClock => s_output_regs[1].CLK
GlobalClock => s_output_regs[2].CLK
GlobalClock => s_output_regs[3].CLK
GlobalClock => ClockBus[4].DATAIN
ClockBus[0] <= s_output_regs[0].DB_MAX_OUTPUT_PORT_TYPE
ClockBus[1] <= s_output_regs[1].DB_MAX_OUTPUT_PORT_TYPE
ClockBus[2] <= s_output_regs[2].DB_MAX_OUTPUT_PORT_TYPE
ClockBus[3] <= s_output_regs[3].DB_MAX_OUTPUT_PORT_TYPE
ClockBus[4] <= GlobalClock.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper
NCLR => NCLR.IN1
DOUT => DOUT.IN1
ALWAYS_CPU_EN => ALWAYS_CPU_EN.IN1
ONCE_CPU_EN => ONCE_CPU_EN.IN1
processor_result[0] => processor_result[0].IN1
processor_result[1] => processor_result[1].IN1
processor_result[2] => processor_result[2].IN1
processor_result[3] => processor_result[3].IN1
processor_result[4] => processor_result[4].IN1
processor_result[5] => processor_result[5].IN1
processor_result[6] => processor_result[6].IN1
processor_result[7] => processor_result[7].IN1
PC_rail[0] => Add0.IN16
PC_rail[1] => Add0.IN15
PC_rail[2] => Add0.IN14
PC_rail[3] => Add0.IN13
PC_rail[4] => Add0.IN12
PC_rail[5] => Add0.IN11
PC_rail[6] => Add0.IN10
PC_rail[7] => Add0.IN9
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => LOGISIM_CLOCK_TREE_0[1].IN1
LOGISIM_CLOCK_TREE_0[2] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => LOGISIM_CLOCK_TREE_0[4].IN2
HEX5[0] <= hex27seg:PC_display1.port1
HEX5[1] <= hex27seg:PC_display1.port1
HEX5[2] <= hex27seg:PC_display1.port1
HEX5[3] <= hex27seg:PC_display1.port1
HEX5[4] <= hex27seg:PC_display1.port1
HEX5[5] <= hex27seg:PC_display1.port1
HEX5[6] <= hex27seg:PC_display1.port1
HEX4[0] <= hex27seg:PC_display0.port1
HEX4[1] <= hex27seg:PC_display0.port1
HEX4[2] <= hex27seg:PC_display0.port1
HEX4[3] <= hex27seg:PC_display0.port1
HEX4[4] <= hex27seg:PC_display0.port1
HEX4[5] <= hex27seg:PC_display0.port1
HEX4[6] <= hex27seg:PC_display0.port1
HEX3[0] <= hex27seg:SEG3.port1
HEX3[1] <= hex27seg:SEG3.port1
HEX3[2] <= hex27seg:SEG3.port1
HEX3[3] <= hex27seg:SEG3.port1
HEX3[4] <= hex27seg:SEG3.port1
HEX3[5] <= hex27seg:SEG3.port1
HEX3[6] <= hex27seg:SEG3.port1
HEX2[0] <= hex27seg:SEG2.port1
HEX2[1] <= hex27seg:SEG2.port1
HEX2[2] <= hex27seg:SEG2.port1
HEX2[3] <= hex27seg:SEG2.port1
HEX2[4] <= hex27seg:SEG2.port1
HEX2[5] <= hex27seg:SEG2.port1
HEX2[6] <= hex27seg:SEG2.port1
HEX1[0] <= hex27seg:SEG1.port1
HEX1[1] <= hex27seg:SEG1.port1
HEX1[2] <= hex27seg:SEG1.port1
HEX1[3] <= hex27seg:SEG1.port1
HEX1[4] <= hex27seg:SEG1.port1
HEX1[5] <= hex27seg:SEG1.port1
HEX1[6] <= hex27seg:SEG1.port1
HEX0[0] <= hex27seg:SEG0.port1
HEX0[1] <= hex27seg:SEG0.port1
HEX0[2] <= hex27seg:SEG0.port1
HEX0[3] <= hex27seg:SEG0.port1
HEX0[4] <= hex27seg:SEG0.port1
HEX0[5] <= hex27seg:SEG0.port1
HEX0[6] <= hex27seg:SEG0.port1
CPU_EN <= CPU_EN.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:PC_display1
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:PC_display0
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:SEG3
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:SEG2
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:SEG1
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:SEG0
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|pluse_gen_extra_delay:pluse_gen_extra_delay
clock => load~reg0.CLK
clock => state~3.DATAIN
trigger => state.DATAB
trigger => Selector1.IN1
trigger => Selector0.IN1
load <= load~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|Soft_core_CPU_output_display:CPU_output_display
NCLR => NUM_BUFF1[0]~reg0.ACLR
NCLR => NUM_BUFF1[1]~reg0.ACLR
NCLR => NUM_BUFF1[2]~reg0.ACLR
NCLR => NUM_BUFF1[3]~reg0.ACLR
NCLR => NUM_BUFF1[4]~reg0.ACLR
NCLR => NUM_BUFF1[5]~reg0.ACLR
NCLR => NUM_BUFF1[6]~reg0.ACLR
NCLR => NUM_BUFF1[7]~reg0.ACLR
NCLR => NUM_BUFF0[0]~reg0.ACLR
NCLR => NUM_BUFF0[1]~reg0.ACLR
NCLR => NUM_BUFF0[2]~reg0.ACLR
NCLR => NUM_BUFF0[3]~reg0.ACLR
NCLR => NUM_BUFF0[4]~reg0.ACLR
NCLR => NUM_BUFF0[5]~reg0.ACLR
NCLR => NUM_BUFF0[6]~reg0.ACLR
NCLR => NUM_BUFF0[7]~reg0.ACLR
NCLR => state~7.DATAIN
DOUT_pulse => NUM_BUFF1.OUTPUTSELECT
DOUT_pulse => NUM_BUFF1.OUTPUTSELECT
DOUT_pulse => NUM_BUFF1.OUTPUTSELECT
DOUT_pulse => NUM_BUFF1.OUTPUTSELECT
DOUT_pulse => NUM_BUFF1.OUTPUTSELECT
DOUT_pulse => NUM_BUFF1.OUTPUTSELECT
DOUT_pulse => NUM_BUFF1.OUTPUTSELECT
DOUT_pulse => NUM_BUFF1.OUTPUTSELECT
DOUT_pulse => state.OUTPUTSELECT
DOUT_pulse => state.OUTPUTSELECT
DOUT_pulse => state.OUTPUTSELECT
DOUT_pulse => state.OUTPUTSELECT
DOUT_pulse => NUM_BUFF0.OUTPUTSELECT
DOUT_pulse => NUM_BUFF0.OUTPUTSELECT
DOUT_pulse => NUM_BUFF0.OUTPUTSELECT
DOUT_pulse => NUM_BUFF0.OUTPUTSELECT
DOUT_pulse => NUM_BUFF0.OUTPUTSELECT
DOUT_pulse => NUM_BUFF0.OUTPUTSELECT
DOUT_pulse => NUM_BUFF0.OUTPUTSELECT
DOUT_pulse => NUM_BUFF0.OUTPUTSELECT
DOUT_pulse => state.OUTPUTSELECT
DOUT_pulse => state.OUTPUTSELECT
CPU_EN_pulse => state.OUTPUTSELECT
CPU_EN_pulse => state.OUTPUTSELECT
CPU_EN_pulse => state.OUTPUTSELECT
CPU_EN_pulse => state.OUTPUTSELECT
CPU_OUTPUT_VAL[0] => NUM_BUFF1.DATAB
CPU_OUTPUT_VAL[0] => NUM_BUFF0.DATAB
CPU_OUTPUT_VAL[1] => NUM_BUFF1.DATAB
CPU_OUTPUT_VAL[1] => NUM_BUFF0.DATAB
CPU_OUTPUT_VAL[2] => NUM_BUFF1.DATAB
CPU_OUTPUT_VAL[2] => NUM_BUFF0.DATAB
CPU_OUTPUT_VAL[3] => NUM_BUFF1.DATAB
CPU_OUTPUT_VAL[3] => NUM_BUFF0.DATAB
CPU_OUTPUT_VAL[4] => NUM_BUFF1.DATAB
CPU_OUTPUT_VAL[4] => NUM_BUFF0.DATAB
CPU_OUTPUT_VAL[5] => NUM_BUFF1.DATAB
CPU_OUTPUT_VAL[5] => NUM_BUFF0.DATAB
CPU_OUTPUT_VAL[6] => NUM_BUFF1.DATAB
CPU_OUTPUT_VAL[6] => NUM_BUFF0.DATAB
CPU_OUTPUT_VAL[7] => NUM_BUFF1.DATAB
CPU_OUTPUT_VAL[7] => NUM_BUFF0.DATAB
CLK => NUM_BUFF1[0]~reg0.CLK
CLK => NUM_BUFF1[1]~reg0.CLK
CLK => NUM_BUFF1[2]~reg0.CLK
CLK => NUM_BUFF1[3]~reg0.CLK
CLK => NUM_BUFF1[4]~reg0.CLK
CLK => NUM_BUFF1[5]~reg0.CLK
CLK => NUM_BUFF1[6]~reg0.CLK
CLK => NUM_BUFF1[7]~reg0.CLK
CLK => NUM_BUFF0[0]~reg0.CLK
CLK => NUM_BUFF0[1]~reg0.CLK
CLK => NUM_BUFF0[2]~reg0.CLK
CLK => NUM_BUFF0[3]~reg0.CLK
CLK => NUM_BUFF0[4]~reg0.CLK
CLK => NUM_BUFF0[5]~reg0.CLK
CLK => NUM_BUFF0[6]~reg0.CLK
CLK => NUM_BUFF0[7]~reg0.CLK
CLK => state~5.DATAIN
NUM_BUFF1[0] <= NUM_BUFF1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF1[1] <= NUM_BUFF1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF1[2] <= NUM_BUFF1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF1[3] <= NUM_BUFF1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF1[4] <= NUM_BUFF1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF1[5] <= NUM_BUFF1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF1[6] <= NUM_BUFF1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF1[7] <= NUM_BUFF1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF0[0] <= NUM_BUFF0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF0[1] <= NUM_BUFF0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF0[2] <= NUM_BUFF0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF0[3] <= NUM_BUFF0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF0[4] <= NUM_BUFF0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF0[5] <= NUM_BUFF0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF0[6] <= NUM_BUFF0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NUM_BUFF0[7] <= NUM_BUFF0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|CPU_EN_GEN:CPU_EN_GENERATOR
ALWAYS_CPU_EN => CPU_EN_OUT.OUTPUTSELECT
ONCE_CPU_EN => ONCE_CPU_EN.IN1
CLK => N_CPU_CLK.IN1
CPU_EN_OUT <= CPU_EN_OUT.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|CPU_EN_GEN:CPU_EN_GENERATOR|pluse_gen:ONCE_CPU_EN_pulse_gen
clock => load~reg0.CLK
clock => state~1.DATAIN
trigger => load.DATAB
trigger => Selector0.IN1
trigger => state.00.DATAIN
load <= load~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0
ASYN_CLR => s_LOGISIM_NET_7.IN4
CPU_EN => s_LOGISIM_NET_23.IN1
LOGISIM_CLOCK_TREE_0[0] => LOGISIM_CLOCK_TREE_0[0].IN11
LOGISIM_CLOCK_TREE_0[1] => LOGISIM_CLOCK_TREE_0[1].IN6
LOGISIM_CLOCK_TREE_0[2] => LOGISIM_CLOCK_TREE_0[2].IN6
LOGISIM_CLOCK_TREE_0[3] => LOGISIM_CLOCK_TREE_0[3].IN6
LOGISIM_CLOCK_TREE_0[4] => LOGISIM_CLOCK_TREE_0[4].IN6
DOUT <= s_LOGISIM_NET_9.DB_MAX_OUTPUT_PORT_TYPE
FLAG_OUT[0] <= PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1.FLAG_OUT
FLAG_OUT[1] <= PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1.FLAG_OUT
FLAG_OUT[2] <= PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1.FLAG_OUT
FLAG_OUT[3] <= PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1.FLAG_OUT
OUT_RESULT[0] <= Multiplexer_bus_2:MUX_3.MuxOut
OUT_RESULT[1] <= Multiplexer_bus_2:MUX_3.MuxOut
OUT_RESULT[2] <= Multiplexer_bus_2:MUX_3.MuxOut
OUT_RESULT[3] <= Multiplexer_bus_2:MUX_3.MuxOut
OUT_RESULT[4] <= Multiplexer_bus_2:MUX_3.MuxOut
OUT_RESULT[5] <= Multiplexer_bus_2:MUX_3.MuxOut
OUT_RESULT[6] <= Multiplexer_bus_2:MUX_3.MuxOut
OUT_RESULT[7] <= Multiplexer_bus_2:MUX_3.MuxOut
PC_OUT[0] <= s_LOGISIM_BUS_21[0].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[1] <= s_LOGISIM_BUS_21[1].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[2] <= s_LOGISIM_BUS_21[2].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[3] <= s_LOGISIM_BUS_21[3].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[4] <= s_LOGISIM_BUS_21[4].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[5] <= s_LOGISIM_BUS_21[5].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[6] <= s_LOGISIM_BUS_21[6].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[7] <= s_LOGISIM_BUS_21[7].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_1
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => s_selected_vector.DATAA
MuxIn_0[1] => s_selected_vector.DATAA
MuxIn_0[2] => s_selected_vector.DATAA
MuxIn_0[3] => s_selected_vector.DATAA
MuxIn_0[4] => s_selected_vector.DATAA
MuxIn_0[5] => s_selected_vector.DATAA
MuxIn_0[6] => s_selected_vector.DATAA
MuxIn_0[7] => s_selected_vector.DATAA
MuxIn_0[8] => s_selected_vector.DATAA
MuxIn_0[9] => s_selected_vector.DATAA
MuxIn_0[10] => s_selected_vector.DATAA
MuxIn_0[11] => s_selected_vector.DATAA
MuxIn_0[12] => s_selected_vector.DATAA
MuxIn_0[13] => s_selected_vector.DATAA
MuxIn_0[14] => s_selected_vector.DATAA
MuxIn_0[15] => s_selected_vector.DATAA
MuxIn_0[16] => s_selected_vector.DATAA
MuxIn_0[17] => s_selected_vector.DATAA
MuxIn_0[18] => s_selected_vector.DATAA
MuxIn_0[19] => s_selected_vector.DATAA
MuxIn_0[20] => s_selected_vector.DATAA
MuxIn_0[21] => s_selected_vector.DATAA
MuxIn_0[22] => s_selected_vector.DATAA
MuxIn_0[23] => s_selected_vector.DATAA
MuxIn_0[24] => s_selected_vector.DATAA
MuxIn_0[25] => s_selected_vector.DATAA
MuxIn_0[26] => s_selected_vector.DATAA
MuxIn_0[27] => s_selected_vector.DATAA
MuxIn_0[28] => s_selected_vector.DATAA
MuxIn_0[29] => s_selected_vector.DATAA
MuxIn_0[30] => s_selected_vector.DATAA
MuxIn_0[31] => s_selected_vector.DATAA
MuxIn_1[0] => s_selected_vector.DATAB
MuxIn_1[1] => s_selected_vector.DATAB
MuxIn_1[2] => s_selected_vector.DATAB
MuxIn_1[3] => s_selected_vector.DATAB
MuxIn_1[4] => s_selected_vector.DATAB
MuxIn_1[5] => s_selected_vector.DATAB
MuxIn_1[6] => s_selected_vector.DATAB
MuxIn_1[7] => s_selected_vector.DATAB
MuxIn_1[8] => s_selected_vector.DATAB
MuxIn_1[9] => s_selected_vector.DATAB
MuxIn_1[10] => s_selected_vector.DATAB
MuxIn_1[11] => s_selected_vector.DATAB
MuxIn_1[12] => s_selected_vector.DATAB
MuxIn_1[13] => s_selected_vector.DATAB
MuxIn_1[14] => s_selected_vector.DATAB
MuxIn_1[15] => s_selected_vector.DATAB
MuxIn_1[16] => s_selected_vector.DATAB
MuxIn_1[17] => s_selected_vector.DATAB
MuxIn_1[18] => s_selected_vector.DATAB
MuxIn_1[19] => s_selected_vector.DATAB
MuxIn_1[20] => s_selected_vector.DATAB
MuxIn_1[21] => s_selected_vector.DATAB
MuxIn_1[22] => s_selected_vector.DATAB
MuxIn_1[23] => s_selected_vector.DATAB
MuxIn_1[24] => s_selected_vector.DATAB
MuxIn_1[25] => s_selected_vector.DATAB
MuxIn_1[26] => s_selected_vector.DATAB
MuxIn_1[27] => s_selected_vector.DATAB
MuxIn_1[28] => s_selected_vector.DATAB
MuxIn_1[29] => s_selected_vector.DATAB
MuxIn_1[30] => s_selected_vector.DATAB
MuxIn_1[31] => s_selected_vector.DATAB
Sel => Decoder0.IN0
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[8] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[9] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[10] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[11] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[12] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[13] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[14] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[15] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[16] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[17] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[18] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[19] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[20] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[21] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[22] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[23] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[24] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[25] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[26] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[27] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[28] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[29] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[30] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[31] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|Adder:ADDER2C_1
CarryIn => _.DATAB
DataA[0] => _.DATAD
DataA[1] => _.DATAD
DataA[2] => _.DATAD
DataA[3] => _.DATAD
DataA[4] => _.DATAD
DataA[5] => _.DATAD
DataA[6] => _.DATAD
DataA[7] => _.DATAD
DataA[8] => _.DATAD
DataA[9] => _.DATAD
DataA[10] => _.DATAD
DataA[11] => _.DATAD
DataA[12] => _.DATAD
DataA[13] => _.DATAD
DataA[14] => _.DATAD
DataA[15] => _.DATAD
DataA[16] => _.DATAD
DataA[17] => _.DATAD
DataA[18] => _.DATAD
DataA[19] => _.DATAD
DataA[20] => _.DATAD
DataA[21] => _.DATAD
DataA[22] => _.DATAD
DataA[23] => _.DATAD
DataA[24] => _.DATAD
DataA[25] => _.DATAD
DataA[26] => _.DATAD
DataA[27] => _.DATAD
DataA[28] => _.DATAD
DataA[29] => _.DATAD
DataA[30] => _.DATAD
DataA[31] => _.DATAD
DataB[0] => _.DATAC
DataB[1] => _.DATAC
DataB[2] => _.DATAC
DataB[3] => _.DATAC
DataB[4] => _.DATAC
DataB[5] => _.DATAC
DataB[6] => _.DATAC
DataB[7] => _.DATAC
DataB[8] => _.DATAC
DataB[9] => _.DATAC
DataB[10] => _.DATAC
DataB[11] => _.DATAC
DataB[12] => _.DATAC
DataB[13] => _.DATAC
DataB[14] => _.DATAC
DataB[15] => _.DATAC
DataB[16] => _.DATAC
DataB[17] => _.DATAC
DataB[18] => _.DATAC
DataB[19] => _.DATAC
DataB[20] => _.DATAC
DataB[21] => _.DATAC
DataB[22] => _.DATAC
DataB[23] => _.DATAC
DataB[24] => _.DATAC
DataB[25] => _.DATAC
DataB[26] => _.DATAC
DataB[27] => _.DATAC
DataB[28] => _.DATAC
DataB[29] => _.DATAC
DataB[30] => _.DATAC
DataB[31] => _.DATAC
CarryOut <= _.SUM_OUT
Result[0] <= _.SUM_OUT
Result[1] <= _.SUM_OUT
Result[2] <= _.SUM_OUT
Result[3] <= _.SUM_OUT
Result[4] <= _.SUM_OUT
Result[5] <= _.SUM_OUT
Result[6] <= _.SUM_OUT
Result[7] <= _.SUM_OUT
Result[8] <= _.SUM_OUT
Result[9] <= _.SUM_OUT
Result[10] <= _.SUM_OUT
Result[11] <= _.SUM_OUT
Result[12] <= _.SUM_OUT
Result[13] <= _.SUM_OUT
Result[14] <= _.SUM_OUT
Result[15] <= _.SUM_OUT
Result[16] <= _.SUM_OUT
Result[17] <= _.SUM_OUT
Result[18] <= _.SUM_OUT
Result[19] <= _.SUM_OUT
Result[20] <= _.SUM_OUT
Result[21] <= _.SUM_OUT
Result[22] <= _.SUM_OUT
Result[23] <= _.SUM_OUT
Result[24] <= _.SUM_OUT
Result[25] <= _.SUM_OUT
Result[26] <= _.SUM_OUT
Result[27] <= _.SUM_OUT
Result[28] <= _.SUM_OUT
Result[29] <= _.SUM_OUT
Result[30] <= _.SUM_OUT
Result[31] <= _.SUM_OUT


|processor_top_shell|CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_2
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => s_selected_vector.DATAA
MuxIn_0[1] => s_selected_vector.DATAA
MuxIn_0[2] => s_selected_vector.DATAA
MuxIn_0[3] => s_selected_vector.DATAA
MuxIn_0[4] => s_selected_vector.DATAA
MuxIn_0[5] => s_selected_vector.DATAA
MuxIn_0[6] => s_selected_vector.DATAA
MuxIn_0[7] => s_selected_vector.DATAA
MuxIn_0[8] => s_selected_vector.DATAA
MuxIn_0[9] => s_selected_vector.DATAA
MuxIn_0[10] => s_selected_vector.DATAA
MuxIn_0[11] => s_selected_vector.DATAA
MuxIn_0[12] => s_selected_vector.DATAA
MuxIn_0[13] => s_selected_vector.DATAA
MuxIn_0[14] => s_selected_vector.DATAA
MuxIn_0[15] => s_selected_vector.DATAA
MuxIn_0[16] => s_selected_vector.DATAA
MuxIn_0[17] => s_selected_vector.DATAA
MuxIn_0[18] => s_selected_vector.DATAA
MuxIn_0[19] => s_selected_vector.DATAA
MuxIn_0[20] => s_selected_vector.DATAA
MuxIn_0[21] => s_selected_vector.DATAA
MuxIn_0[22] => s_selected_vector.DATAA
MuxIn_0[23] => s_selected_vector.DATAA
MuxIn_0[24] => s_selected_vector.DATAA
MuxIn_0[25] => s_selected_vector.DATAA
MuxIn_0[26] => s_selected_vector.DATAA
MuxIn_0[27] => s_selected_vector.DATAA
MuxIn_0[28] => s_selected_vector.DATAA
MuxIn_0[29] => s_selected_vector.DATAA
MuxIn_0[30] => s_selected_vector.DATAA
MuxIn_0[31] => s_selected_vector.DATAA
MuxIn_1[0] => s_selected_vector.DATAB
MuxIn_1[1] => s_selected_vector.DATAB
MuxIn_1[2] => s_selected_vector.DATAB
MuxIn_1[3] => s_selected_vector.DATAB
MuxIn_1[4] => s_selected_vector.DATAB
MuxIn_1[5] => s_selected_vector.DATAB
MuxIn_1[6] => s_selected_vector.DATAB
MuxIn_1[7] => s_selected_vector.DATAB
MuxIn_1[8] => s_selected_vector.DATAB
MuxIn_1[9] => s_selected_vector.DATAB
MuxIn_1[10] => s_selected_vector.DATAB
MuxIn_1[11] => s_selected_vector.DATAB
MuxIn_1[12] => s_selected_vector.DATAB
MuxIn_1[13] => s_selected_vector.DATAB
MuxIn_1[14] => s_selected_vector.DATAB
MuxIn_1[15] => s_selected_vector.DATAB
MuxIn_1[16] => s_selected_vector.DATAB
MuxIn_1[17] => s_selected_vector.DATAB
MuxIn_1[18] => s_selected_vector.DATAB
MuxIn_1[19] => s_selected_vector.DATAB
MuxIn_1[20] => s_selected_vector.DATAB
MuxIn_1[21] => s_selected_vector.DATAB
MuxIn_1[22] => s_selected_vector.DATAB
MuxIn_1[23] => s_selected_vector.DATAB
MuxIn_1[24] => s_selected_vector.DATAB
MuxIn_1[25] => s_selected_vector.DATAB
MuxIn_1[26] => s_selected_vector.DATAB
MuxIn_1[27] => s_selected_vector.DATAB
MuxIn_1[28] => s_selected_vector.DATAB
MuxIn_1[29] => s_selected_vector.DATAB
MuxIn_1[30] => s_selected_vector.DATAB
MuxIn_1[31] => s_selected_vector.DATAB
Sel => Decoder0.IN0
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[8] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[9] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[10] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[11] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[12] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[13] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[14] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[15] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[16] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[17] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[18] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[19] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[20] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[21] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[22] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[23] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[24] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[25] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[26] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[27] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[28] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[29] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[30] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[31] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_3
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => s_selected_vector.DATAA
MuxIn_0[1] => s_selected_vector.DATAA
MuxIn_0[2] => s_selected_vector.DATAA
MuxIn_0[3] => s_selected_vector.DATAA
MuxIn_0[4] => s_selected_vector.DATAA
MuxIn_0[5] => s_selected_vector.DATAA
MuxIn_0[6] => s_selected_vector.DATAA
MuxIn_0[7] => s_selected_vector.DATAA
MuxIn_1[0] => s_selected_vector.DATAB
MuxIn_1[1] => s_selected_vector.DATAB
MuxIn_1[2] => s_selected_vector.DATAB
MuxIn_1[3] => s_selected_vector.DATAB
MuxIn_1[4] => s_selected_vector.DATAB
MuxIn_1[5] => s_selected_vector.DATAB
MuxIn_1[6] => s_selected_vector.DATAB
MuxIn_1[7] => s_selected_vector.DATAB
Sel => Decoder0.IN0
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|NAND_GATE_4_INPUTS:GATE_1
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|Multiplexer_bus_4:MUX_4
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => Mux31.IN0
MuxIn_0[1] => Mux30.IN0
MuxIn_0[2] => Mux29.IN0
MuxIn_0[3] => Mux28.IN0
MuxIn_0[4] => Mux27.IN0
MuxIn_0[5] => Mux26.IN0
MuxIn_0[6] => Mux25.IN0
MuxIn_0[7] => Mux24.IN0
MuxIn_0[8] => Mux23.IN0
MuxIn_0[9] => Mux22.IN0
MuxIn_0[10] => Mux21.IN0
MuxIn_0[11] => Mux20.IN0
MuxIn_0[12] => Mux19.IN0
MuxIn_0[13] => Mux18.IN0
MuxIn_0[14] => Mux17.IN0
MuxIn_0[15] => Mux16.IN0
MuxIn_0[16] => Mux15.IN0
MuxIn_0[17] => Mux14.IN0
MuxIn_0[18] => Mux13.IN0
MuxIn_0[19] => Mux12.IN0
MuxIn_0[20] => Mux11.IN0
MuxIn_0[21] => Mux10.IN0
MuxIn_0[22] => Mux9.IN0
MuxIn_0[23] => Mux8.IN0
MuxIn_0[24] => Mux7.IN0
MuxIn_0[25] => Mux6.IN0
MuxIn_0[26] => Mux5.IN0
MuxIn_0[27] => Mux4.IN0
MuxIn_0[28] => Mux3.IN0
MuxIn_0[29] => Mux2.IN0
MuxIn_0[30] => Mux1.IN0
MuxIn_0[31] => Mux0.IN0
MuxIn_1[0] => Mux31.IN1
MuxIn_1[1] => Mux30.IN1
MuxIn_1[2] => Mux29.IN1
MuxIn_1[3] => Mux28.IN1
MuxIn_1[4] => Mux27.IN1
MuxIn_1[5] => Mux26.IN1
MuxIn_1[6] => Mux25.IN1
MuxIn_1[7] => Mux24.IN1
MuxIn_1[8] => Mux23.IN1
MuxIn_1[9] => Mux22.IN1
MuxIn_1[10] => Mux21.IN1
MuxIn_1[11] => Mux20.IN1
MuxIn_1[12] => Mux19.IN1
MuxIn_1[13] => Mux18.IN1
MuxIn_1[14] => Mux17.IN1
MuxIn_1[15] => Mux16.IN1
MuxIn_1[16] => Mux15.IN1
MuxIn_1[17] => Mux14.IN1
MuxIn_1[18] => Mux13.IN1
MuxIn_1[19] => Mux12.IN1
MuxIn_1[20] => Mux11.IN1
MuxIn_1[21] => Mux10.IN1
MuxIn_1[22] => Mux9.IN1
MuxIn_1[23] => Mux8.IN1
MuxIn_1[24] => Mux7.IN1
MuxIn_1[25] => Mux6.IN1
MuxIn_1[26] => Mux5.IN1
MuxIn_1[27] => Mux4.IN1
MuxIn_1[28] => Mux3.IN1
MuxIn_1[29] => Mux2.IN1
MuxIn_1[30] => Mux1.IN1
MuxIn_1[31] => Mux0.IN1
MuxIn_2[0] => Mux31.IN2
MuxIn_2[1] => Mux30.IN2
MuxIn_2[2] => Mux29.IN2
MuxIn_2[3] => Mux28.IN2
MuxIn_2[4] => Mux27.IN2
MuxIn_2[5] => Mux26.IN2
MuxIn_2[6] => Mux25.IN2
MuxIn_2[7] => Mux24.IN2
MuxIn_2[8] => Mux23.IN2
MuxIn_2[9] => Mux22.IN2
MuxIn_2[10] => Mux21.IN2
MuxIn_2[11] => Mux20.IN2
MuxIn_2[12] => Mux19.IN2
MuxIn_2[13] => Mux18.IN2
MuxIn_2[14] => Mux17.IN2
MuxIn_2[15] => Mux16.IN2
MuxIn_2[16] => Mux15.IN2
MuxIn_2[17] => Mux14.IN2
MuxIn_2[18] => Mux13.IN2
MuxIn_2[19] => Mux12.IN2
MuxIn_2[20] => Mux11.IN2
MuxIn_2[21] => Mux10.IN2
MuxIn_2[22] => Mux9.IN2
MuxIn_2[23] => Mux8.IN2
MuxIn_2[24] => Mux7.IN2
MuxIn_2[25] => Mux6.IN2
MuxIn_2[26] => Mux5.IN2
MuxIn_2[27] => Mux4.IN2
MuxIn_2[28] => Mux3.IN2
MuxIn_2[29] => Mux2.IN2
MuxIn_2[30] => Mux1.IN2
MuxIn_2[31] => Mux0.IN2
MuxIn_3[0] => Mux31.IN3
MuxIn_3[1] => Mux30.IN3
MuxIn_3[2] => Mux29.IN3
MuxIn_3[3] => Mux28.IN3
MuxIn_3[4] => Mux27.IN3
MuxIn_3[5] => Mux26.IN3
MuxIn_3[6] => Mux25.IN3
MuxIn_3[7] => Mux24.IN3
MuxIn_3[8] => Mux23.IN3
MuxIn_3[9] => Mux22.IN3
MuxIn_3[10] => Mux21.IN3
MuxIn_3[11] => Mux20.IN3
MuxIn_3[12] => Mux19.IN3
MuxIn_3[13] => Mux18.IN3
MuxIn_3[14] => Mux17.IN3
MuxIn_3[15] => Mux16.IN3
MuxIn_3[16] => Mux15.IN3
MuxIn_3[17] => Mux14.IN3
MuxIn_3[18] => Mux13.IN3
MuxIn_3[19] => Mux12.IN3
MuxIn_3[20] => Mux11.IN3
MuxIn_3[21] => Mux10.IN3
MuxIn_3[22] => Mux9.IN3
MuxIn_3[23] => Mux8.IN3
MuxIn_3[24] => Mux7.IN3
MuxIn_3[25] => Mux6.IN3
MuxIn_3[26] => Mux5.IN3
MuxIn_3[27] => Mux4.IN3
MuxIn_3[28] => Mux3.IN3
MuxIn_3[29] => Mux2.IN3
MuxIn_3[30] => Mux1.IN3
MuxIn_3[31] => Mux0.IN3
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[0] => Mux4.IN5
Sel[0] => Mux5.IN5
Sel[0] => Mux6.IN5
Sel[0] => Mux7.IN5
Sel[0] => Mux8.IN5
Sel[0] => Mux9.IN5
Sel[0] => Mux10.IN5
Sel[0] => Mux11.IN5
Sel[0] => Mux12.IN5
Sel[0] => Mux13.IN5
Sel[0] => Mux14.IN5
Sel[0] => Mux15.IN5
Sel[0] => Mux16.IN5
Sel[0] => Mux17.IN5
Sel[0] => Mux18.IN5
Sel[0] => Mux19.IN5
Sel[0] => Mux20.IN5
Sel[0] => Mux21.IN5
Sel[0] => Mux22.IN5
Sel[0] => Mux23.IN5
Sel[0] => Mux24.IN5
Sel[0] => Mux25.IN5
Sel[0] => Mux26.IN5
Sel[0] => Mux27.IN5
Sel[0] => Mux28.IN5
Sel[0] => Mux29.IN5
Sel[0] => Mux30.IN5
Sel[0] => Mux31.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Sel[1] => Mux4.IN4
Sel[1] => Mux5.IN4
Sel[1] => Mux6.IN4
Sel[1] => Mux7.IN4
Sel[1] => Mux8.IN4
Sel[1] => Mux9.IN4
Sel[1] => Mux10.IN4
Sel[1] => Mux11.IN4
Sel[1] => Mux12.IN4
Sel[1] => Mux13.IN4
Sel[1] => Mux14.IN4
Sel[1] => Mux15.IN4
Sel[1] => Mux16.IN4
Sel[1] => Mux17.IN4
Sel[1] => Mux18.IN4
Sel[1] => Mux19.IN4
Sel[1] => Mux20.IN4
Sel[1] => Mux21.IN4
Sel[1] => Mux22.IN4
Sel[1] => Mux23.IN4
Sel[1] => Mux24.IN4
Sel[1] => Mux25.IN4
Sel[1] => Mux26.IN4
Sel[1] => Mux27.IN4
Sel[1] => Mux28.IN4
Sel[1] => Mux29.IN4
Sel[1] => Mux30.IN4
Sel[1] => Mux31.IN4
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[8] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[9] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[10] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[11] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[12] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[13] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[14] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[15] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[16] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[17] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[18] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[19] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[20] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[21] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[22] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[23] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[24] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[25] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[26] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[27] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[28] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[29] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[30] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[31] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1
ALU_CTRL_BUS[0] => s_LOGISIM_BUS_14[0].IN2
ALU_CTRL_BUS[1] => s_LOGISIM_BUS_14[1].IN2
ALU_CTRL_BUS[2] => s_LOGISIM_BUS_14[2].IN2
ALU_CTRL_BUS[3] => s_LOGISIM_BUS_7[0].IN3
ALU_CTRL_BUS[4] => s_LOGISIM_BUS_7[1].IN3
ALU_CTRL_BUS[5] => s_LOGISIM_BUS_22[5].IN2
ALU_CTRL_BUS[6] => s_LOGISIM_BUS_22[6].IN1
ALU_CTRL_BUS[7] => s_LOGISIM_BUS_22[7].IN1
ALU_CTRL_BUS[8] => s_LOGISIM_BUS_22[8].IN1
LOGISIM_CLOCK_TREE_0[0] => LOGISIM_CLOCK_TREE_0[0].IN3
LOGISIM_CLOCK_TREE_0[1] => LOGISIM_CLOCK_TREE_0[1].IN3
LOGISIM_CLOCK_TREE_0[2] => LOGISIM_CLOCK_TREE_0[2].IN3
LOGISIM_CLOCK_TREE_0[3] => LOGISIM_CLOCK_TREE_0[3].IN3
LOGISIM_CLOCK_TREE_0[4] => LOGISIM_CLOCK_TREE_0[4].IN3
OP0_A_BUS[0] => s_LOGISIM_BUS_5[0].IN6
OP0_A_BUS[1] => s_LOGISIM_BUS_5[1].IN6
OP0_A_BUS[2] => s_LOGISIM_BUS_5[2].IN6
OP0_A_BUS[3] => s_LOGISIM_BUS_5[3].IN6
OP0_A_BUS[4] => s_LOGISIM_BUS_5[4].IN6
OP0_A_BUS[5] => s_LOGISIM_BUS_5[5].IN6
OP0_A_BUS[6] => s_LOGISIM_BUS_5[6].IN6
OP0_A_BUS[7] => s_LOGISIM_BUS_5[7].IN6
OP0_A_BUS[8] => s_LOGISIM_BUS_5[8].IN6
OP0_A_BUS[9] => s_LOGISIM_BUS_5[9].IN6
OP0_A_BUS[10] => s_LOGISIM_BUS_5[10].IN6
OP0_A_BUS[11] => s_LOGISIM_BUS_5[11].IN6
OP0_A_BUS[12] => s_LOGISIM_BUS_5[12].IN6
OP0_A_BUS[13] => s_LOGISIM_BUS_5[13].IN6
OP0_A_BUS[14] => s_LOGISIM_BUS_5[14].IN6
OP0_A_BUS[15] => s_LOGISIM_BUS_5[15].IN6
OP0_A_BUS[16] => s_LOGISIM_BUS_5[16].IN6
OP0_A_BUS[17] => s_LOGISIM_BUS_5[17].IN6
OP0_A_BUS[18] => s_LOGISIM_BUS_5[18].IN6
OP0_A_BUS[19] => s_LOGISIM_BUS_5[19].IN6
OP0_A_BUS[20] => s_LOGISIM_BUS_5[20].IN6
OP0_A_BUS[21] => s_LOGISIM_BUS_5[21].IN6
OP0_A_BUS[22] => s_LOGISIM_BUS_5[22].IN6
OP0_A_BUS[23] => s_LOGISIM_BUS_5[23].IN6
OP0_A_BUS[24] => s_LOGISIM_BUS_5[24].IN6
OP0_A_BUS[25] => s_LOGISIM_BUS_5[25].IN6
OP0_A_BUS[26] => s_LOGISIM_BUS_5[26].IN6
OP0_A_BUS[27] => s_LOGISIM_BUS_5[27].IN6
OP0_A_BUS[28] => s_LOGISIM_BUS_5[28].IN6
OP0_A_BUS[29] => s_LOGISIM_BUS_5[29].IN6
OP0_A_BUS[30] => s_LOGISIM_BUS_5[30].IN6
OP0_A_BUS[31] => s_LOGISIM_BUS_5[31].IN6
OP1_B_BUS[0] => s_LOGISIM_BUS_0[0].IN8
OP1_B_BUS[1] => s_LOGISIM_BUS_0[1].IN8
OP1_B_BUS[2] => s_LOGISIM_BUS_0[2].IN8
OP1_B_BUS[3] => s_LOGISIM_BUS_0[3].IN8
OP1_B_BUS[4] => s_LOGISIM_BUS_0[4].IN8
OP1_B_BUS[5] => s_LOGISIM_BUS_0[5].IN6
OP1_B_BUS[6] => s_LOGISIM_BUS_0[6].IN6
OP1_B_BUS[7] => s_LOGISIM_BUS_0[7].IN6
OP1_B_BUS[8] => s_LOGISIM_BUS_0[8].IN6
OP1_B_BUS[9] => s_LOGISIM_BUS_0[9].IN6
OP1_B_BUS[10] => s_LOGISIM_BUS_0[10].IN6
OP1_B_BUS[11] => s_LOGISIM_BUS_0[11].IN6
OP1_B_BUS[12] => s_LOGISIM_BUS_0[12].IN6
OP1_B_BUS[13] => s_LOGISIM_BUS_0[13].IN6
OP1_B_BUS[14] => s_LOGISIM_BUS_0[14].IN6
OP1_B_BUS[15] => s_LOGISIM_BUS_0[15].IN6
OP1_B_BUS[16] => s_LOGISIM_BUS_0[16].IN6
OP1_B_BUS[17] => s_LOGISIM_BUS_0[17].IN6
OP1_B_BUS[18] => s_LOGISIM_BUS_0[18].IN6
OP1_B_BUS[19] => s_LOGISIM_BUS_0[19].IN6
OP1_B_BUS[20] => s_LOGISIM_BUS_0[20].IN6
OP1_B_BUS[21] => s_LOGISIM_BUS_0[21].IN6
OP1_B_BUS[22] => s_LOGISIM_BUS_0[22].IN6
OP1_B_BUS[23] => s_LOGISIM_BUS_0[23].IN6
OP1_B_BUS[24] => s_LOGISIM_BUS_0[24].IN6
OP1_B_BUS[25] => s_LOGISIM_BUS_0[25].IN6
OP1_B_BUS[26] => s_LOGISIM_BUS_0[26].IN6
OP1_B_BUS[27] => s_LOGISIM_BUS_0[27].IN6
OP1_B_BUS[28] => s_LOGISIM_BUS_0[28].IN6
OP1_B_BUS[29] => s_LOGISIM_BUS_0[29].IN6
OP1_B_BUS[30] => s_LOGISIM_BUS_0[30].IN6
OP1_B_BUS[31] => s_LOGISIM_BUS_0[31].IN6
FLAG[0] <= ALU_ADDER:ALU_ADDER_1.V
FLAG[1] <= Multiplexer_2:MUX_3.MuxOut
FLAG[2] <= Comparator:Comparator_1.A_EQ_B
FLAG[3] <= Comparator:Comparator_1.A_LT_B
RESULT[0] <= s_LOGISIM_BUS_6[0].DB_MAX_OUTPUT_PORT_TYPE
RESULT[1] <= s_LOGISIM_BUS_6[1].DB_MAX_OUTPUT_PORT_TYPE
RESULT[2] <= s_LOGISIM_BUS_6[2].DB_MAX_OUTPUT_PORT_TYPE
RESULT[3] <= s_LOGISIM_BUS_6[3].DB_MAX_OUTPUT_PORT_TYPE
RESULT[4] <= s_LOGISIM_BUS_6[4].DB_MAX_OUTPUT_PORT_TYPE
RESULT[5] <= s_LOGISIM_BUS_6[5].DB_MAX_OUTPUT_PORT_TYPE
RESULT[6] <= s_LOGISIM_BUS_6[6].DB_MAX_OUTPUT_PORT_TYPE
RESULT[7] <= s_LOGISIM_BUS_6[7].DB_MAX_OUTPUT_PORT_TYPE
RESULT[8] <= s_LOGISIM_BUS_6[8].DB_MAX_OUTPUT_PORT_TYPE
RESULT[9] <= s_LOGISIM_BUS_6[9].DB_MAX_OUTPUT_PORT_TYPE
RESULT[10] <= s_LOGISIM_BUS_6[10].DB_MAX_OUTPUT_PORT_TYPE
RESULT[11] <= s_LOGISIM_BUS_6[11].DB_MAX_OUTPUT_PORT_TYPE
RESULT[12] <= s_LOGISIM_BUS_6[12].DB_MAX_OUTPUT_PORT_TYPE
RESULT[13] <= s_LOGISIM_BUS_6[13].DB_MAX_OUTPUT_PORT_TYPE
RESULT[14] <= s_LOGISIM_BUS_6[14].DB_MAX_OUTPUT_PORT_TYPE
RESULT[15] <= s_LOGISIM_BUS_6[15].DB_MAX_OUTPUT_PORT_TYPE
RESULT[16] <= s_LOGISIM_BUS_6[16].DB_MAX_OUTPUT_PORT_TYPE
RESULT[17] <= s_LOGISIM_BUS_6[17].DB_MAX_OUTPUT_PORT_TYPE
RESULT[18] <= s_LOGISIM_BUS_6[18].DB_MAX_OUTPUT_PORT_TYPE
RESULT[19] <= s_LOGISIM_BUS_6[19].DB_MAX_OUTPUT_PORT_TYPE
RESULT[20] <= s_LOGISIM_BUS_6[20].DB_MAX_OUTPUT_PORT_TYPE
RESULT[21] <= s_LOGISIM_BUS_6[21].DB_MAX_OUTPUT_PORT_TYPE
RESULT[22] <= s_LOGISIM_BUS_6[22].DB_MAX_OUTPUT_PORT_TYPE
RESULT[23] <= s_LOGISIM_BUS_6[23].DB_MAX_OUTPUT_PORT_TYPE
RESULT[24] <= s_LOGISIM_BUS_6[24].DB_MAX_OUTPUT_PORT_TYPE
RESULT[25] <= s_LOGISIM_BUS_6[25].DB_MAX_OUTPUT_PORT_TYPE
RESULT[26] <= s_LOGISIM_BUS_6[26].DB_MAX_OUTPUT_PORT_TYPE
RESULT[27] <= s_LOGISIM_BUS_6[27].DB_MAX_OUTPUT_PORT_TYPE
RESULT[28] <= s_LOGISIM_BUS_6[28].DB_MAX_OUTPUT_PORT_TYPE
RESULT[29] <= s_LOGISIM_BUS_6[29].DB_MAX_OUTPUT_PORT_TYPE
RESULT[30] <= s_LOGISIM_BUS_6[30].DB_MAX_OUTPUT_PORT_TYPE
RESULT[31] <= s_LOGISIM_BUS_6[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_bus_8:MUX_1
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => Mux31.IN0
MuxIn_0[1] => Mux30.IN0
MuxIn_0[2] => Mux29.IN0
MuxIn_0[3] => Mux28.IN0
MuxIn_0[4] => Mux27.IN0
MuxIn_0[5] => Mux26.IN0
MuxIn_0[6] => Mux25.IN0
MuxIn_0[7] => Mux24.IN0
MuxIn_0[8] => Mux23.IN0
MuxIn_0[9] => Mux22.IN0
MuxIn_0[10] => Mux21.IN0
MuxIn_0[11] => Mux20.IN0
MuxIn_0[12] => Mux19.IN0
MuxIn_0[13] => Mux18.IN0
MuxIn_0[14] => Mux17.IN0
MuxIn_0[15] => Mux16.IN0
MuxIn_0[16] => Mux15.IN0
MuxIn_0[17] => Mux14.IN0
MuxIn_0[18] => Mux13.IN0
MuxIn_0[19] => Mux12.IN0
MuxIn_0[20] => Mux11.IN0
MuxIn_0[21] => Mux10.IN0
MuxIn_0[22] => Mux9.IN0
MuxIn_0[23] => Mux8.IN0
MuxIn_0[24] => Mux7.IN0
MuxIn_0[25] => Mux6.IN0
MuxIn_0[26] => Mux5.IN0
MuxIn_0[27] => Mux4.IN0
MuxIn_0[28] => Mux3.IN0
MuxIn_0[29] => Mux2.IN0
MuxIn_0[30] => Mux1.IN0
MuxIn_0[31] => Mux0.IN0
MuxIn_1[0] => Mux31.IN1
MuxIn_1[1] => Mux30.IN1
MuxIn_1[2] => Mux29.IN1
MuxIn_1[3] => Mux28.IN1
MuxIn_1[4] => Mux27.IN1
MuxIn_1[5] => Mux26.IN1
MuxIn_1[6] => Mux25.IN1
MuxIn_1[7] => Mux24.IN1
MuxIn_1[8] => Mux23.IN1
MuxIn_1[9] => Mux22.IN1
MuxIn_1[10] => Mux21.IN1
MuxIn_1[11] => Mux20.IN1
MuxIn_1[12] => Mux19.IN1
MuxIn_1[13] => Mux18.IN1
MuxIn_1[14] => Mux17.IN1
MuxIn_1[15] => Mux16.IN1
MuxIn_1[16] => Mux15.IN1
MuxIn_1[17] => Mux14.IN1
MuxIn_1[18] => Mux13.IN1
MuxIn_1[19] => Mux12.IN1
MuxIn_1[20] => Mux11.IN1
MuxIn_1[21] => Mux10.IN1
MuxIn_1[22] => Mux9.IN1
MuxIn_1[23] => Mux8.IN1
MuxIn_1[24] => Mux7.IN1
MuxIn_1[25] => Mux6.IN1
MuxIn_1[26] => Mux5.IN1
MuxIn_1[27] => Mux4.IN1
MuxIn_1[28] => Mux3.IN1
MuxIn_1[29] => Mux2.IN1
MuxIn_1[30] => Mux1.IN1
MuxIn_1[31] => Mux0.IN1
MuxIn_2[0] => Mux31.IN2
MuxIn_2[1] => Mux30.IN2
MuxIn_2[2] => Mux29.IN2
MuxIn_2[3] => Mux28.IN2
MuxIn_2[4] => Mux27.IN2
MuxIn_2[5] => Mux26.IN2
MuxIn_2[6] => Mux25.IN2
MuxIn_2[7] => Mux24.IN2
MuxIn_2[8] => Mux23.IN2
MuxIn_2[9] => Mux22.IN2
MuxIn_2[10] => Mux21.IN2
MuxIn_2[11] => Mux20.IN2
MuxIn_2[12] => Mux19.IN2
MuxIn_2[13] => Mux18.IN2
MuxIn_2[14] => Mux17.IN2
MuxIn_2[15] => Mux16.IN2
MuxIn_2[16] => Mux15.IN2
MuxIn_2[17] => Mux14.IN2
MuxIn_2[18] => Mux13.IN2
MuxIn_2[19] => Mux12.IN2
MuxIn_2[20] => Mux11.IN2
MuxIn_2[21] => Mux10.IN2
MuxIn_2[22] => Mux9.IN2
MuxIn_2[23] => Mux8.IN2
MuxIn_2[24] => Mux7.IN2
MuxIn_2[25] => Mux6.IN2
MuxIn_2[26] => Mux5.IN2
MuxIn_2[27] => Mux4.IN2
MuxIn_2[28] => Mux3.IN2
MuxIn_2[29] => Mux2.IN2
MuxIn_2[30] => Mux1.IN2
MuxIn_2[31] => Mux0.IN2
MuxIn_3[0] => Mux31.IN3
MuxIn_3[1] => Mux30.IN3
MuxIn_3[2] => Mux29.IN3
MuxIn_3[3] => Mux28.IN3
MuxIn_3[4] => Mux27.IN3
MuxIn_3[5] => Mux26.IN3
MuxIn_3[6] => Mux25.IN3
MuxIn_3[7] => Mux24.IN3
MuxIn_3[8] => Mux23.IN3
MuxIn_3[9] => Mux22.IN3
MuxIn_3[10] => Mux21.IN3
MuxIn_3[11] => Mux20.IN3
MuxIn_3[12] => Mux19.IN3
MuxIn_3[13] => Mux18.IN3
MuxIn_3[14] => Mux17.IN3
MuxIn_3[15] => Mux16.IN3
MuxIn_3[16] => Mux15.IN3
MuxIn_3[17] => Mux14.IN3
MuxIn_3[18] => Mux13.IN3
MuxIn_3[19] => Mux12.IN3
MuxIn_3[20] => Mux11.IN3
MuxIn_3[21] => Mux10.IN3
MuxIn_3[22] => Mux9.IN3
MuxIn_3[23] => Mux8.IN3
MuxIn_3[24] => Mux7.IN3
MuxIn_3[25] => Mux6.IN3
MuxIn_3[26] => Mux5.IN3
MuxIn_3[27] => Mux4.IN3
MuxIn_3[28] => Mux3.IN3
MuxIn_3[29] => Mux2.IN3
MuxIn_3[30] => Mux1.IN3
MuxIn_3[31] => Mux0.IN3
MuxIn_4[0] => Mux31.IN4
MuxIn_4[1] => Mux30.IN4
MuxIn_4[2] => Mux29.IN4
MuxIn_4[3] => Mux28.IN4
MuxIn_4[4] => Mux27.IN4
MuxIn_4[5] => Mux26.IN4
MuxIn_4[6] => Mux25.IN4
MuxIn_4[7] => Mux24.IN4
MuxIn_4[8] => Mux23.IN4
MuxIn_4[9] => Mux22.IN4
MuxIn_4[10] => Mux21.IN4
MuxIn_4[11] => Mux20.IN4
MuxIn_4[12] => Mux19.IN4
MuxIn_4[13] => Mux18.IN4
MuxIn_4[14] => Mux17.IN4
MuxIn_4[15] => Mux16.IN4
MuxIn_4[16] => Mux15.IN4
MuxIn_4[17] => Mux14.IN4
MuxIn_4[18] => Mux13.IN4
MuxIn_4[19] => Mux12.IN4
MuxIn_4[20] => Mux11.IN4
MuxIn_4[21] => Mux10.IN4
MuxIn_4[22] => Mux9.IN4
MuxIn_4[23] => Mux8.IN4
MuxIn_4[24] => Mux7.IN4
MuxIn_4[25] => Mux6.IN4
MuxIn_4[26] => Mux5.IN4
MuxIn_4[27] => Mux4.IN4
MuxIn_4[28] => Mux3.IN4
MuxIn_4[29] => Mux2.IN4
MuxIn_4[30] => Mux1.IN4
MuxIn_4[31] => Mux0.IN4
MuxIn_5[0] => Mux31.IN5
MuxIn_5[1] => Mux30.IN5
MuxIn_5[2] => Mux29.IN5
MuxIn_5[3] => Mux28.IN5
MuxIn_5[4] => Mux27.IN5
MuxIn_5[5] => Mux26.IN5
MuxIn_5[6] => Mux25.IN5
MuxIn_5[7] => Mux24.IN5
MuxIn_5[8] => Mux23.IN5
MuxIn_5[9] => Mux22.IN5
MuxIn_5[10] => Mux21.IN5
MuxIn_5[11] => Mux20.IN5
MuxIn_5[12] => Mux19.IN5
MuxIn_5[13] => Mux18.IN5
MuxIn_5[14] => Mux17.IN5
MuxIn_5[15] => Mux16.IN5
MuxIn_5[16] => Mux15.IN5
MuxIn_5[17] => Mux14.IN5
MuxIn_5[18] => Mux13.IN5
MuxIn_5[19] => Mux12.IN5
MuxIn_5[20] => Mux11.IN5
MuxIn_5[21] => Mux10.IN5
MuxIn_5[22] => Mux9.IN5
MuxIn_5[23] => Mux8.IN5
MuxIn_5[24] => Mux7.IN5
MuxIn_5[25] => Mux6.IN5
MuxIn_5[26] => Mux5.IN5
MuxIn_5[27] => Mux4.IN5
MuxIn_5[28] => Mux3.IN5
MuxIn_5[29] => Mux2.IN5
MuxIn_5[30] => Mux1.IN5
MuxIn_5[31] => Mux0.IN5
MuxIn_6[0] => Mux31.IN6
MuxIn_6[1] => Mux30.IN6
MuxIn_6[2] => Mux29.IN6
MuxIn_6[3] => Mux28.IN6
MuxIn_6[4] => Mux27.IN6
MuxIn_6[5] => Mux26.IN6
MuxIn_6[6] => Mux25.IN6
MuxIn_6[7] => Mux24.IN6
MuxIn_6[8] => Mux23.IN6
MuxIn_6[9] => Mux22.IN6
MuxIn_6[10] => Mux21.IN6
MuxIn_6[11] => Mux20.IN6
MuxIn_6[12] => Mux19.IN6
MuxIn_6[13] => Mux18.IN6
MuxIn_6[14] => Mux17.IN6
MuxIn_6[15] => Mux16.IN6
MuxIn_6[16] => Mux15.IN6
MuxIn_6[17] => Mux14.IN6
MuxIn_6[18] => Mux13.IN6
MuxIn_6[19] => Mux12.IN6
MuxIn_6[20] => Mux11.IN6
MuxIn_6[21] => Mux10.IN6
MuxIn_6[22] => Mux9.IN6
MuxIn_6[23] => Mux8.IN6
MuxIn_6[24] => Mux7.IN6
MuxIn_6[25] => Mux6.IN6
MuxIn_6[26] => Mux5.IN6
MuxIn_6[27] => Mux4.IN6
MuxIn_6[28] => Mux3.IN6
MuxIn_6[29] => Mux2.IN6
MuxIn_6[30] => Mux1.IN6
MuxIn_6[31] => Mux0.IN6
MuxIn_7[0] => Mux31.IN7
MuxIn_7[1] => Mux30.IN7
MuxIn_7[2] => Mux29.IN7
MuxIn_7[3] => Mux28.IN7
MuxIn_7[4] => Mux27.IN7
MuxIn_7[5] => Mux26.IN7
MuxIn_7[6] => Mux25.IN7
MuxIn_7[7] => Mux24.IN7
MuxIn_7[8] => Mux23.IN7
MuxIn_7[9] => Mux22.IN7
MuxIn_7[10] => Mux21.IN7
MuxIn_7[11] => Mux20.IN7
MuxIn_7[12] => Mux19.IN7
MuxIn_7[13] => Mux18.IN7
MuxIn_7[14] => Mux17.IN7
MuxIn_7[15] => Mux16.IN7
MuxIn_7[16] => Mux15.IN7
MuxIn_7[17] => Mux14.IN7
MuxIn_7[18] => Mux13.IN7
MuxIn_7[19] => Mux12.IN7
MuxIn_7[20] => Mux11.IN7
MuxIn_7[21] => Mux10.IN7
MuxIn_7[22] => Mux9.IN7
MuxIn_7[23] => Mux8.IN7
MuxIn_7[24] => Mux7.IN7
MuxIn_7[25] => Mux6.IN7
MuxIn_7[26] => Mux5.IN7
MuxIn_7[27] => Mux4.IN7
MuxIn_7[28] => Mux3.IN7
MuxIn_7[29] => Mux2.IN7
MuxIn_7[30] => Mux1.IN7
MuxIn_7[31] => Mux0.IN7
Sel[0] => Mux0.IN10
Sel[0] => Mux1.IN10
Sel[0] => Mux2.IN10
Sel[0] => Mux3.IN10
Sel[0] => Mux4.IN10
Sel[0] => Mux5.IN10
Sel[0] => Mux6.IN10
Sel[0] => Mux7.IN10
Sel[0] => Mux8.IN10
Sel[0] => Mux9.IN10
Sel[0] => Mux10.IN10
Sel[0] => Mux11.IN10
Sel[0] => Mux12.IN10
Sel[0] => Mux13.IN10
Sel[0] => Mux14.IN10
Sel[0] => Mux15.IN10
Sel[0] => Mux16.IN10
Sel[0] => Mux17.IN10
Sel[0] => Mux18.IN10
Sel[0] => Mux19.IN10
Sel[0] => Mux20.IN10
Sel[0] => Mux21.IN10
Sel[0] => Mux22.IN10
Sel[0] => Mux23.IN10
Sel[0] => Mux24.IN10
Sel[0] => Mux25.IN10
Sel[0] => Mux26.IN10
Sel[0] => Mux27.IN10
Sel[0] => Mux28.IN10
Sel[0] => Mux29.IN10
Sel[0] => Mux30.IN10
Sel[0] => Mux31.IN10
Sel[1] => Mux0.IN9
Sel[1] => Mux1.IN9
Sel[1] => Mux2.IN9
Sel[1] => Mux3.IN9
Sel[1] => Mux4.IN9
Sel[1] => Mux5.IN9
Sel[1] => Mux6.IN9
Sel[1] => Mux7.IN9
Sel[1] => Mux8.IN9
Sel[1] => Mux9.IN9
Sel[1] => Mux10.IN9
Sel[1] => Mux11.IN9
Sel[1] => Mux12.IN9
Sel[1] => Mux13.IN9
Sel[1] => Mux14.IN9
Sel[1] => Mux15.IN9
Sel[1] => Mux16.IN9
Sel[1] => Mux17.IN9
Sel[1] => Mux18.IN9
Sel[1] => Mux19.IN9
Sel[1] => Mux20.IN9
Sel[1] => Mux21.IN9
Sel[1] => Mux22.IN9
Sel[1] => Mux23.IN9
Sel[1] => Mux24.IN9
Sel[1] => Mux25.IN9
Sel[1] => Mux26.IN9
Sel[1] => Mux27.IN9
Sel[1] => Mux28.IN9
Sel[1] => Mux29.IN9
Sel[1] => Mux30.IN9
Sel[1] => Mux31.IN9
Sel[2] => Mux0.IN8
Sel[2] => Mux1.IN8
Sel[2] => Mux2.IN8
Sel[2] => Mux3.IN8
Sel[2] => Mux4.IN8
Sel[2] => Mux5.IN8
Sel[2] => Mux6.IN8
Sel[2] => Mux7.IN8
Sel[2] => Mux8.IN8
Sel[2] => Mux9.IN8
Sel[2] => Mux10.IN8
Sel[2] => Mux11.IN8
Sel[2] => Mux12.IN8
Sel[2] => Mux13.IN8
Sel[2] => Mux14.IN8
Sel[2] => Mux15.IN8
Sel[2] => Mux16.IN8
Sel[2] => Mux17.IN8
Sel[2] => Mux18.IN8
Sel[2] => Mux19.IN8
Sel[2] => Mux20.IN8
Sel[2] => Mux21.IN8
Sel[2] => Mux22.IN8
Sel[2] => Mux23.IN8
Sel[2] => Mux24.IN8
Sel[2] => Mux25.IN8
Sel[2] => Mux26.IN8
Sel[2] => Mux27.IN8
Sel[2] => Mux28.IN8
Sel[2] => Mux29.IN8
Sel[2] => Mux30.IN8
Sel[2] => Mux31.IN8
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[8] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[9] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[10] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[11] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[12] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[13] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[14] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[15] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[16] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[17] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[18] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[19] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[20] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[21] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[22] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[23] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[24] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[25] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[26] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[27] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[28] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[29] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[30] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[31] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|Comparator:Comparator_1
DataA[0] => LessThan0.IN32
DataA[0] => LessThan1.IN32
DataA[0] => Equal0.IN31
DataA[1] => LessThan0.IN31
DataA[1] => LessThan1.IN31
DataA[1] => Equal0.IN30
DataA[2] => LessThan0.IN30
DataA[2] => LessThan1.IN30
DataA[2] => Equal0.IN29
DataA[3] => LessThan0.IN29
DataA[3] => LessThan1.IN29
DataA[3] => Equal0.IN28
DataA[4] => LessThan0.IN28
DataA[4] => LessThan1.IN28
DataA[4] => Equal0.IN27
DataA[5] => LessThan0.IN27
DataA[5] => LessThan1.IN27
DataA[5] => Equal0.IN26
DataA[6] => LessThan0.IN26
DataA[6] => LessThan1.IN26
DataA[6] => Equal0.IN25
DataA[7] => LessThan0.IN25
DataA[7] => LessThan1.IN25
DataA[7] => Equal0.IN24
DataA[8] => LessThan0.IN24
DataA[8] => LessThan1.IN24
DataA[8] => Equal0.IN23
DataA[9] => LessThan0.IN23
DataA[9] => LessThan1.IN23
DataA[9] => Equal0.IN22
DataA[10] => LessThan0.IN22
DataA[10] => LessThan1.IN22
DataA[10] => Equal0.IN21
DataA[11] => LessThan0.IN21
DataA[11] => LessThan1.IN21
DataA[11] => Equal0.IN20
DataA[12] => LessThan0.IN20
DataA[12] => LessThan1.IN20
DataA[12] => Equal0.IN19
DataA[13] => LessThan0.IN19
DataA[13] => LessThan1.IN19
DataA[13] => Equal0.IN18
DataA[14] => LessThan0.IN18
DataA[14] => LessThan1.IN18
DataA[14] => Equal0.IN17
DataA[15] => LessThan0.IN17
DataA[15] => LessThan1.IN17
DataA[15] => Equal0.IN16
DataA[16] => LessThan0.IN16
DataA[16] => LessThan1.IN16
DataA[16] => Equal0.IN15
DataA[17] => LessThan0.IN15
DataA[17] => LessThan1.IN15
DataA[17] => Equal0.IN14
DataA[18] => LessThan0.IN14
DataA[18] => LessThan1.IN14
DataA[18] => Equal0.IN13
DataA[19] => LessThan0.IN13
DataA[19] => LessThan1.IN13
DataA[19] => Equal0.IN12
DataA[20] => LessThan0.IN12
DataA[20] => LessThan1.IN12
DataA[20] => Equal0.IN11
DataA[21] => LessThan0.IN11
DataA[21] => LessThan1.IN11
DataA[21] => Equal0.IN10
DataA[22] => LessThan0.IN10
DataA[22] => LessThan1.IN10
DataA[22] => Equal0.IN9
DataA[23] => LessThan0.IN9
DataA[23] => LessThan1.IN9
DataA[23] => Equal0.IN8
DataA[24] => LessThan0.IN8
DataA[24] => LessThan1.IN8
DataA[24] => Equal0.IN7
DataA[25] => LessThan0.IN7
DataA[25] => LessThan1.IN7
DataA[25] => Equal0.IN6
DataA[26] => LessThan0.IN6
DataA[26] => LessThan1.IN6
DataA[26] => Equal0.IN5
DataA[27] => LessThan0.IN5
DataA[27] => LessThan1.IN5
DataA[27] => Equal0.IN4
DataA[28] => LessThan0.IN4
DataA[28] => LessThan1.IN4
DataA[28] => Equal0.IN3
DataA[29] => LessThan0.IN3
DataA[29] => LessThan1.IN3
DataA[29] => Equal0.IN2
DataA[30] => LessThan0.IN2
DataA[30] => LessThan1.IN2
DataA[30] => Equal0.IN1
DataA[31] => LessThan0.IN1
DataA[31] => LessThan1.IN1
DataA[31] => Equal0.IN0
DataB[0] => LessThan0.IN64
DataB[0] => LessThan1.IN64
DataB[0] => Equal0.IN63
DataB[1] => LessThan0.IN63
DataB[1] => LessThan1.IN63
DataB[1] => Equal0.IN62
DataB[2] => LessThan0.IN62
DataB[2] => LessThan1.IN62
DataB[2] => Equal0.IN61
DataB[3] => LessThan0.IN61
DataB[3] => LessThan1.IN61
DataB[3] => Equal0.IN60
DataB[4] => LessThan0.IN60
DataB[4] => LessThan1.IN60
DataB[4] => Equal0.IN59
DataB[5] => LessThan0.IN59
DataB[5] => LessThan1.IN59
DataB[5] => Equal0.IN58
DataB[6] => LessThan0.IN58
DataB[6] => LessThan1.IN58
DataB[6] => Equal0.IN57
DataB[7] => LessThan0.IN57
DataB[7] => LessThan1.IN57
DataB[7] => Equal0.IN56
DataB[8] => LessThan0.IN56
DataB[8] => LessThan1.IN56
DataB[8] => Equal0.IN55
DataB[9] => LessThan0.IN55
DataB[9] => LessThan1.IN55
DataB[9] => Equal0.IN54
DataB[10] => LessThan0.IN54
DataB[10] => LessThan1.IN54
DataB[10] => Equal0.IN53
DataB[11] => LessThan0.IN53
DataB[11] => LessThan1.IN53
DataB[11] => Equal0.IN52
DataB[12] => LessThan0.IN52
DataB[12] => LessThan1.IN52
DataB[12] => Equal0.IN51
DataB[13] => LessThan0.IN51
DataB[13] => LessThan1.IN51
DataB[13] => Equal0.IN50
DataB[14] => LessThan0.IN50
DataB[14] => LessThan1.IN50
DataB[14] => Equal0.IN49
DataB[15] => LessThan0.IN49
DataB[15] => LessThan1.IN49
DataB[15] => Equal0.IN48
DataB[16] => LessThan0.IN48
DataB[16] => LessThan1.IN48
DataB[16] => Equal0.IN47
DataB[17] => LessThan0.IN47
DataB[17] => LessThan1.IN47
DataB[17] => Equal0.IN46
DataB[18] => LessThan0.IN46
DataB[18] => LessThan1.IN46
DataB[18] => Equal0.IN45
DataB[19] => LessThan0.IN45
DataB[19] => LessThan1.IN45
DataB[19] => Equal0.IN44
DataB[20] => LessThan0.IN44
DataB[20] => LessThan1.IN44
DataB[20] => Equal0.IN43
DataB[21] => LessThan0.IN43
DataB[21] => LessThan1.IN43
DataB[21] => Equal0.IN42
DataB[22] => LessThan0.IN42
DataB[22] => LessThan1.IN42
DataB[22] => Equal0.IN41
DataB[23] => LessThan0.IN41
DataB[23] => LessThan1.IN41
DataB[23] => Equal0.IN40
DataB[24] => LessThan0.IN40
DataB[24] => LessThan1.IN40
DataB[24] => Equal0.IN39
DataB[25] => LessThan0.IN39
DataB[25] => LessThan1.IN39
DataB[25] => Equal0.IN38
DataB[26] => LessThan0.IN38
DataB[26] => LessThan1.IN38
DataB[26] => Equal0.IN37
DataB[27] => LessThan0.IN37
DataB[27] => LessThan1.IN37
DataB[27] => Equal0.IN36
DataB[28] => LessThan0.IN36
DataB[28] => LessThan1.IN36
DataB[28] => Equal0.IN35
DataB[29] => LessThan0.IN35
DataB[29] => LessThan1.IN35
DataB[29] => Equal0.IN34
DataB[30] => LessThan0.IN34
DataB[30] => LessThan1.IN34
DataB[30] => Equal0.IN33
DataB[31] => LessThan0.IN33
DataB[31] => LessThan1.IN33
DataB[31] => Equal0.IN32
A_EQ_B <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
A_GT_B <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
A_LT_B <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|AND_GATE_BUS:GATE_1
Input_1[0] => Result.IN0
Input_1[1] => Result.IN0
Input_1[2] => Result.IN0
Input_1[3] => Result.IN0
Input_1[4] => Result.IN0
Input_1[5] => Result.IN0
Input_1[6] => Result.IN0
Input_1[7] => Result.IN0
Input_1[8] => Result.IN0
Input_1[9] => Result.IN0
Input_1[10] => Result.IN0
Input_1[11] => Result.IN0
Input_1[12] => Result.IN0
Input_1[13] => Result.IN0
Input_1[14] => Result.IN0
Input_1[15] => Result.IN0
Input_1[16] => Result.IN0
Input_1[17] => Result.IN0
Input_1[18] => Result.IN0
Input_1[19] => Result.IN0
Input_1[20] => Result.IN0
Input_1[21] => Result.IN0
Input_1[22] => Result.IN0
Input_1[23] => Result.IN0
Input_1[24] => Result.IN0
Input_1[25] => Result.IN0
Input_1[26] => Result.IN0
Input_1[27] => Result.IN0
Input_1[28] => Result.IN0
Input_1[29] => Result.IN0
Input_1[30] => Result.IN0
Input_1[31] => Result.IN0
Input_2[0] => Result.IN1
Input_2[1] => Result.IN1
Input_2[2] => Result.IN1
Input_2[3] => Result.IN1
Input_2[4] => Result.IN1
Input_2[5] => Result.IN1
Input_2[6] => Result.IN1
Input_2[7] => Result.IN1
Input_2[8] => Result.IN1
Input_2[9] => Result.IN1
Input_2[10] => Result.IN1
Input_2[11] => Result.IN1
Input_2[12] => Result.IN1
Input_2[13] => Result.IN1
Input_2[14] => Result.IN1
Input_2[15] => Result.IN1
Input_2[16] => Result.IN1
Input_2[17] => Result.IN1
Input_2[18] => Result.IN1
Input_2[19] => Result.IN1
Input_2[20] => Result.IN1
Input_2[21] => Result.IN1
Input_2[22] => Result.IN1
Input_2[23] => Result.IN1
Input_2[24] => Result.IN1
Input_2[25] => Result.IN1
Input_2[26] => Result.IN1
Input_2[27] => Result.IN1
Input_2[28] => Result.IN1
Input_2[29] => Result.IN1
Input_2[30] => Result.IN1
Input_2[31] => Result.IN1
Result[0] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|XOR_GATE_BUS_ONEHOT:GATE_2
Input_1[0] => Result.IN0
Input_1[0] => Result.IN0
Input_1[1] => Result.IN0
Input_1[1] => Result.IN0
Input_1[2] => Result.IN0
Input_1[2] => Result.IN0
Input_1[3] => Result.IN0
Input_1[3] => Result.IN0
Input_1[4] => Result.IN0
Input_1[4] => Result.IN0
Input_1[5] => Result.IN0
Input_1[5] => Result.IN0
Input_1[6] => Result.IN0
Input_1[6] => Result.IN0
Input_1[7] => Result.IN0
Input_1[7] => Result.IN0
Input_1[8] => Result.IN0
Input_1[8] => Result.IN0
Input_1[9] => Result.IN0
Input_1[9] => Result.IN0
Input_1[10] => Result.IN0
Input_1[10] => Result.IN0
Input_1[11] => Result.IN0
Input_1[11] => Result.IN0
Input_1[12] => Result.IN0
Input_1[12] => Result.IN0
Input_1[13] => Result.IN0
Input_1[13] => Result.IN0
Input_1[14] => Result.IN0
Input_1[14] => Result.IN0
Input_1[15] => Result.IN0
Input_1[15] => Result.IN0
Input_1[16] => Result.IN0
Input_1[16] => Result.IN0
Input_1[17] => Result.IN0
Input_1[17] => Result.IN0
Input_1[18] => Result.IN0
Input_1[18] => Result.IN0
Input_1[19] => Result.IN0
Input_1[19] => Result.IN0
Input_1[20] => Result.IN0
Input_1[20] => Result.IN0
Input_1[21] => Result.IN0
Input_1[21] => Result.IN0
Input_1[22] => Result.IN0
Input_1[22] => Result.IN0
Input_1[23] => Result.IN0
Input_1[23] => Result.IN0
Input_1[24] => Result.IN0
Input_1[24] => Result.IN0
Input_1[25] => Result.IN0
Input_1[25] => Result.IN0
Input_1[26] => Result.IN0
Input_1[26] => Result.IN0
Input_1[27] => Result.IN0
Input_1[27] => Result.IN0
Input_1[28] => Result.IN0
Input_1[28] => Result.IN0
Input_1[29] => Result.IN0
Input_1[29] => Result.IN0
Input_1[30] => Result.IN0
Input_1[30] => Result.IN0
Input_1[31] => Result.IN0
Input_1[31] => Result.IN0
Input_2[0] => Result.IN1
Input_2[0] => Result.IN1
Input_2[1] => Result.IN1
Input_2[1] => Result.IN1
Input_2[2] => Result.IN1
Input_2[2] => Result.IN1
Input_2[3] => Result.IN1
Input_2[3] => Result.IN1
Input_2[4] => Result.IN1
Input_2[4] => Result.IN1
Input_2[5] => Result.IN1
Input_2[5] => Result.IN1
Input_2[6] => Result.IN1
Input_2[6] => Result.IN1
Input_2[7] => Result.IN1
Input_2[7] => Result.IN1
Input_2[8] => Result.IN1
Input_2[8] => Result.IN1
Input_2[9] => Result.IN1
Input_2[9] => Result.IN1
Input_2[10] => Result.IN1
Input_2[10] => Result.IN1
Input_2[11] => Result.IN1
Input_2[11] => Result.IN1
Input_2[12] => Result.IN1
Input_2[12] => Result.IN1
Input_2[13] => Result.IN1
Input_2[13] => Result.IN1
Input_2[14] => Result.IN1
Input_2[14] => Result.IN1
Input_2[15] => Result.IN1
Input_2[15] => Result.IN1
Input_2[16] => Result.IN1
Input_2[16] => Result.IN1
Input_2[17] => Result.IN1
Input_2[17] => Result.IN1
Input_2[18] => Result.IN1
Input_2[18] => Result.IN1
Input_2[19] => Result.IN1
Input_2[19] => Result.IN1
Input_2[20] => Result.IN1
Input_2[20] => Result.IN1
Input_2[21] => Result.IN1
Input_2[21] => Result.IN1
Input_2[22] => Result.IN1
Input_2[22] => Result.IN1
Input_2[23] => Result.IN1
Input_2[23] => Result.IN1
Input_2[24] => Result.IN1
Input_2[24] => Result.IN1
Input_2[25] => Result.IN1
Input_2[25] => Result.IN1
Input_2[26] => Result.IN1
Input_2[26] => Result.IN1
Input_2[27] => Result.IN1
Input_2[27] => Result.IN1
Input_2[28] => Result.IN1
Input_2[28] => Result.IN1
Input_2[29] => Result.IN1
Input_2[29] => Result.IN1
Input_2[30] => Result.IN1
Input_2[30] => Result.IN1
Input_2[31] => Result.IN1
Input_2[31] => Result.IN1
Result[0] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_bus_2:MUX_2
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => s_selected_vector.DATAA
MuxIn_0[1] => s_selected_vector.DATAA
MuxIn_0[2] => s_selected_vector.DATAA
MuxIn_0[3] => s_selected_vector.DATAA
MuxIn_0[4] => s_selected_vector.DATAA
MuxIn_0[5] => s_selected_vector.DATAA
MuxIn_0[6] => s_selected_vector.DATAA
MuxIn_0[7] => s_selected_vector.DATAA
MuxIn_0[8] => s_selected_vector.DATAA
MuxIn_0[9] => s_selected_vector.DATAA
MuxIn_0[10] => s_selected_vector.DATAA
MuxIn_0[11] => s_selected_vector.DATAA
MuxIn_0[12] => s_selected_vector.DATAA
MuxIn_0[13] => s_selected_vector.DATAA
MuxIn_0[14] => s_selected_vector.DATAA
MuxIn_0[15] => s_selected_vector.DATAA
MuxIn_0[16] => s_selected_vector.DATAA
MuxIn_0[17] => s_selected_vector.DATAA
MuxIn_0[18] => s_selected_vector.DATAA
MuxIn_0[19] => s_selected_vector.DATAA
MuxIn_0[20] => s_selected_vector.DATAA
MuxIn_0[21] => s_selected_vector.DATAA
MuxIn_0[22] => s_selected_vector.DATAA
MuxIn_0[23] => s_selected_vector.DATAA
MuxIn_0[24] => s_selected_vector.DATAA
MuxIn_0[25] => s_selected_vector.DATAA
MuxIn_0[26] => s_selected_vector.DATAA
MuxIn_0[27] => s_selected_vector.DATAA
MuxIn_0[28] => s_selected_vector.DATAA
MuxIn_0[29] => s_selected_vector.DATAA
MuxIn_0[30] => s_selected_vector.DATAA
MuxIn_0[31] => s_selected_vector.DATAA
MuxIn_1[0] => s_selected_vector.DATAB
MuxIn_1[1] => s_selected_vector.DATAB
MuxIn_1[2] => s_selected_vector.DATAB
MuxIn_1[3] => s_selected_vector.DATAB
MuxIn_1[4] => s_selected_vector.DATAB
MuxIn_1[5] => s_selected_vector.DATAB
MuxIn_1[6] => s_selected_vector.DATAB
MuxIn_1[7] => s_selected_vector.DATAB
MuxIn_1[8] => s_selected_vector.DATAB
MuxIn_1[9] => s_selected_vector.DATAB
MuxIn_1[10] => s_selected_vector.DATAB
MuxIn_1[11] => s_selected_vector.DATAB
MuxIn_1[12] => s_selected_vector.DATAB
MuxIn_1[13] => s_selected_vector.DATAB
MuxIn_1[14] => s_selected_vector.DATAB
MuxIn_1[15] => s_selected_vector.DATAB
MuxIn_1[16] => s_selected_vector.DATAB
MuxIn_1[17] => s_selected_vector.DATAB
MuxIn_1[18] => s_selected_vector.DATAB
MuxIn_1[19] => s_selected_vector.DATAB
MuxIn_1[20] => s_selected_vector.DATAB
MuxIn_1[21] => s_selected_vector.DATAB
MuxIn_1[22] => s_selected_vector.DATAB
MuxIn_1[23] => s_selected_vector.DATAB
MuxIn_1[24] => s_selected_vector.DATAB
MuxIn_1[25] => s_selected_vector.DATAB
MuxIn_1[26] => s_selected_vector.DATAB
MuxIn_1[27] => s_selected_vector.DATAB
MuxIn_1[28] => s_selected_vector.DATAB
MuxIn_1[29] => s_selected_vector.DATAB
MuxIn_1[30] => s_selected_vector.DATAB
MuxIn_1[31] => s_selected_vector.DATAB
Sel => Decoder0.IN0
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[8] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[9] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[10] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[11] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[12] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[13] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[14] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[15] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[16] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[17] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[18] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[19] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[20] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[21] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[22] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[23] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[24] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[25] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[26] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[27] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[28] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[29] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[30] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[31] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|OR_GATE_BUS:GATE_3
Input_1[0] => Result.IN0
Input_1[1] => Result.IN0
Input_1[2] => Result.IN0
Input_1[3] => Result.IN0
Input_1[4] => Result.IN0
Input_1[5] => Result.IN0
Input_1[6] => Result.IN0
Input_1[7] => Result.IN0
Input_1[8] => Result.IN0
Input_1[9] => Result.IN0
Input_1[10] => Result.IN0
Input_1[11] => Result.IN0
Input_1[12] => Result.IN0
Input_1[13] => Result.IN0
Input_1[14] => Result.IN0
Input_1[15] => Result.IN0
Input_1[16] => Result.IN0
Input_1[17] => Result.IN0
Input_1[18] => Result.IN0
Input_1[19] => Result.IN0
Input_1[20] => Result.IN0
Input_1[21] => Result.IN0
Input_1[22] => Result.IN0
Input_1[23] => Result.IN0
Input_1[24] => Result.IN0
Input_1[25] => Result.IN0
Input_1[26] => Result.IN0
Input_1[27] => Result.IN0
Input_1[28] => Result.IN0
Input_1[29] => Result.IN0
Input_1[30] => Result.IN0
Input_1[31] => Result.IN0
Input_2[0] => Result.IN1
Input_2[1] => Result.IN1
Input_2[2] => Result.IN1
Input_2[3] => Result.IN1
Input_2[4] => Result.IN1
Input_2[5] => Result.IN1
Input_2[6] => Result.IN1
Input_2[7] => Result.IN1
Input_2[8] => Result.IN1
Input_2[9] => Result.IN1
Input_2[10] => Result.IN1
Input_2[11] => Result.IN1
Input_2[12] => Result.IN1
Input_2[13] => Result.IN1
Input_2[14] => Result.IN1
Input_2[15] => Result.IN1
Input_2[16] => Result.IN1
Input_2[17] => Result.IN1
Input_2[18] => Result.IN1
Input_2[19] => Result.IN1
Input_2[20] => Result.IN1
Input_2[21] => Result.IN1
Input_2[22] => Result.IN1
Input_2[23] => Result.IN1
Input_2[24] => Result.IN1
Input_2[25] => Result.IN1
Input_2[26] => Result.IN1
Input_2[27] => Result.IN1
Input_2[28] => Result.IN1
Input_2[29] => Result.IN1
Input_2[30] => Result.IN1
Input_2[31] => Result.IN1
Result[0] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_2:MUX_3
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0 => s_selected_vector.DATAA
MuxIn_1 => s_selected_vector.DATAB
Sel => Decoder0.IN0
MuxOut <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|NOT_GATE_BUS:GATE_4
Input_1[0] => Result[0].DATAIN
Input_1[1] => Result[1].DATAIN
Input_1[2] => Result[2].DATAIN
Input_1[3] => Result[3].DATAIN
Input_1[4] => Result[4].DATAIN
Input_1[5] => Result[5].DATAIN
Input_1[6] => Result[6].DATAIN
Input_1[7] => Result[7].DATAIN
Input_1[8] => Result[8].DATAIN
Input_1[9] => Result[9].DATAIN
Input_1[10] => Result[10].DATAIN
Input_1[11] => Result[11].DATAIN
Input_1[12] => Result[12].DATAIN
Input_1[13] => Result[13].DATAIN
Input_1[14] => Result[14].DATAIN
Input_1[15] => Result[15].DATAIN
Input_1[16] => Result[16].DATAIN
Input_1[17] => Result[17].DATAIN
Input_1[18] => Result[18].DATAIN
Input_1[19] => Result[19].DATAIN
Input_1[20] => Result[20].DATAIN
Input_1[21] => Result[21].DATAIN
Input_1[22] => Result[22].DATAIN
Input_1[23] => Result[23].DATAIN
Input_1[24] => Result[24].DATAIN
Input_1[25] => Result[25].DATAIN
Input_1[26] => Result[26].DATAIN
Input_1[27] => Result[27].DATAIN
Input_1[28] => Result[28].DATAIN
Input_1[29] => Result[29].DATAIN
Input_1[30] => Result[30].DATAIN
Input_1[31] => Result[31].DATAIN
Result[0] <= Input_1[0].DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Input_1[1].DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Input_1[2].DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Input_1[3].DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Input_1[4].DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Input_1[5].DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Input_1[6].DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Input_1[7].DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Input_1[8].DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Input_1[9].DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Input_1[10].DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Input_1[11].DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Input_1[12].DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Input_1[13].DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Input_1[14].DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Input_1[15].DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Input_1[16].DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Input_1[17].DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Input_1[18].DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Input_1[19].DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Input_1[20].DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Input_1[21].DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Input_1[22].DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Input_1[23].DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Input_1[24].DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Input_1[25].DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Input_1[26].DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Input_1[27].DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Input_1[28].DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Input_1[29].DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Input_1[30].DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Input_1[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|AND_GATE_5_INPUTS:GATE_5
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1
CIN => s_LOGISIM_BUS_6[31].IN1
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[2] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => ~NO_FANOUT~
OP_IN[0] => s_LOGISIM_BUS_1[0].IN3
OP_IN[1] => s_LOGISIM_BUS_1[1].IN4
OP_IN[2] => s_LOGISIM_BUS_1[2].IN4
OP_IN[3] => s_LOGISIM_BUS_1[3].IN4
OP_IN[4] => s_LOGISIM_BUS_1[4].IN4
OP_IN[5] => s_LOGISIM_BUS_1[5].IN4
OP_IN[6] => s_LOGISIM_BUS_1[6].IN4
OP_IN[7] => s_LOGISIM_BUS_1[7].IN4
OP_IN[8] => s_LOGISIM_BUS_1[8].IN4
OP_IN[9] => s_LOGISIM_BUS_1[9].IN4
OP_IN[10] => s_LOGISIM_BUS_1[10].IN4
OP_IN[11] => s_LOGISIM_BUS_1[11].IN4
OP_IN[12] => s_LOGISIM_BUS_1[12].IN4
OP_IN[13] => s_LOGISIM_BUS_1[13].IN4
OP_IN[14] => s_LOGISIM_BUS_1[14].IN4
OP_IN[15] => s_LOGISIM_BUS_1[15].IN4
OP_IN[16] => s_LOGISIM_BUS_1[16].IN4
OP_IN[17] => s_LOGISIM_BUS_1[17].IN4
OP_IN[18] => s_LOGISIM_BUS_1[18].IN4
OP_IN[19] => s_LOGISIM_BUS_1[19].IN4
OP_IN[20] => s_LOGISIM_BUS_1[20].IN4
OP_IN[21] => s_LOGISIM_BUS_1[21].IN4
OP_IN[22] => s_LOGISIM_BUS_1[22].IN4
OP_IN[23] => s_LOGISIM_BUS_1[23].IN4
OP_IN[24] => s_LOGISIM_BUS_1[24].IN4
OP_IN[25] => s_LOGISIM_BUS_1[25].IN4
OP_IN[26] => s_LOGISIM_BUS_1[26].IN4
OP_IN[27] => s_LOGISIM_BUS_1[27].IN4
OP_IN[28] => s_LOGISIM_BUS_1[28].IN4
OP_IN[29] => s_LOGISIM_BUS_1[29].IN4
OP_IN[30] => s_LOGISIM_BUS_1[30].IN4
OP_IN[31] => s_LOGISIM_BUS_1[31].IN4
SHIFT_DISTANCE[0] => s_LOGISIM_BUS_3[0].IN3
SHIFT_DISTANCE[1] => s_LOGISIM_BUS_3[1].IN3
SHIFT_DISTANCE[2] => s_LOGISIM_BUS_3[2].IN3
SHIFT_DISTANCE[3] => s_LOGISIM_BUS_3[3].IN3
SHIFT_DISTANCE[4] => s_LOGISIM_BUS_3[4].IN3
SHIFT_FUNC_SEL[0] => s_LOGISIM_BUS_2[0].IN1
SHIFT_FUNC_SEL[1] => s_LOGISIM_BUS_2[1].IN1
COUT <= s_LOGISIM_BUS_1[0].DB_MAX_OUTPUT_PORT_TYPE
RESULT[0] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[1] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[2] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[3] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[4] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[5] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[6] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[7] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[8] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[9] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[10] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[11] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[12] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[13] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[14] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[15] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[16] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[17] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[18] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[19] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[20] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[21] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[22] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[23] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[24] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[25] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[26] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[27] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[28] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[29] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[30] <= Multiplexer_bus_4:MUX_1.MuxOut
RESULT[31] <= Multiplexer_bus_4:MUX_1.MuxOut


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1
DataA[0] => s_stage_0_result[31].DATAA
DataA[0] => s_stage_1_shiftin[0].DATAB
DataA[1] => s_stage_1_shiftin[1].DATAB
DataA[1] => s_stage_1_shiftin[0].DATAA
DataA[2] => s_stage_0_result[2].DATAB
DataA[2] => s_stage_1_shiftin[1].DATAA
DataA[3] => s_stage_0_result[3].DATAB
DataA[3] => s_stage_0_result[2].DATAA
DataA[4] => s_stage_0_result[4].DATAB
DataA[4] => s_stage_0_result[3].DATAA
DataA[5] => s_stage_0_result[5].DATAB
DataA[5] => s_stage_0_result[4].DATAA
DataA[6] => s_stage_0_result[6].DATAB
DataA[6] => s_stage_0_result[5].DATAA
DataA[7] => s_stage_0_result[7].DATAB
DataA[7] => s_stage_0_result[6].DATAA
DataA[8] => s_stage_0_result[8].DATAB
DataA[8] => s_stage_0_result[7].DATAA
DataA[9] => s_stage_0_result[9].DATAB
DataA[9] => s_stage_0_result[8].DATAA
DataA[10] => s_stage_0_result[10].DATAB
DataA[10] => s_stage_0_result[9].DATAA
DataA[11] => s_stage_0_result[11].DATAB
DataA[11] => s_stage_0_result[10].DATAA
DataA[12] => s_stage_0_result[12].DATAB
DataA[12] => s_stage_0_result[11].DATAA
DataA[13] => s_stage_0_result[13].DATAB
DataA[13] => s_stage_0_result[12].DATAA
DataA[14] => s_stage_0_result[14].DATAB
DataA[14] => s_stage_0_result[13].DATAA
DataA[15] => s_stage_0_result[15].DATAB
DataA[15] => s_stage_0_result[14].DATAA
DataA[16] => s_stage_0_result[16].DATAB
DataA[16] => s_stage_0_result[15].DATAA
DataA[17] => s_stage_0_result[17].DATAB
DataA[17] => s_stage_0_result[16].DATAA
DataA[18] => s_stage_0_result[18].DATAB
DataA[18] => s_stage_0_result[17].DATAA
DataA[19] => s_stage_0_result[19].DATAB
DataA[19] => s_stage_0_result[18].DATAA
DataA[20] => s_stage_0_result[20].DATAB
DataA[20] => s_stage_0_result[19].DATAA
DataA[21] => s_stage_0_result[21].DATAB
DataA[21] => s_stage_0_result[20].DATAA
DataA[22] => s_stage_0_result[22].DATAB
DataA[22] => s_stage_0_result[21].DATAA
DataA[23] => s_stage_0_result[23].DATAB
DataA[23] => s_stage_0_result[22].DATAA
DataA[24] => s_stage_0_result[24].DATAB
DataA[24] => s_stage_0_result[23].DATAA
DataA[25] => s_stage_0_result[25].DATAB
DataA[25] => s_stage_0_result[24].DATAA
DataA[26] => s_stage_0_result[26].DATAB
DataA[26] => s_stage_0_result[25].DATAA
DataA[27] => s_stage_0_result[27].DATAB
DataA[27] => s_stage_0_result[26].DATAA
DataA[28] => s_stage_0_result[28].DATAB
DataA[28] => s_stage_0_result[27].DATAA
DataA[29] => s_stage_0_result[29].DATAB
DataA[29] => s_stage_0_result[28].DATAA
DataA[30] => s_stage_0_result[30].DATAB
DataA[30] => s_stage_0_result[29].DATAA
DataA[31] => s_stage_0_result[31].DATAB
DataA[31] => s_stage_0_result[30].DATAA
ShiftAmount[0] => Equal0.IN31
ShiftAmount[1] => Equal0.IN30
ShiftAmount[1] => s_stage_1_result[31].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[30].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[29].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[28].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[27].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[26].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[25].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[24].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[23].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[22].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[21].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[20].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[19].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[18].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[17].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[16].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[15].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[14].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[13].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[12].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[11].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[10].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[9].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[8].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[7].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[6].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[5].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[4].OUTPUTSELECT
ShiftAmount[1] => s_stage_2_shiftin[3].OUTPUTSELECT
ShiftAmount[1] => s_stage_2_shiftin[2].OUTPUTSELECT
ShiftAmount[1] => s_stage_2_shiftin[1].OUTPUTSELECT
ShiftAmount[1] => s_stage_2_shiftin[0].OUTPUTSELECT
ShiftAmount[2] => Equal0.IN29
ShiftAmount[2] => s_stage_2_result[31].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[30].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[29].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[28].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[27].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[26].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[25].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[24].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[23].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[22].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[21].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[20].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[19].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[18].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[17].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[16].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[15].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[14].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[13].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[12].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[11].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[10].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[9].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[8].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[7].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[6].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[5].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[4].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[3].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[2].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[1].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[0].OUTPUTSELECT
ShiftAmount[3] => Equal0.IN28
ShiftAmount[3] => s_stage_3_result[31].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[30].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[29].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[28].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[27].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[26].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[25].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[24].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[23].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[22].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[21].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[20].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[19].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[18].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[17].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[16].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[15].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[14].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[13].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[12].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[11].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[10].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[9].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[8].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[7].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[6].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[5].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[4].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[3].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[2].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[1].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[0].OUTPUTSELECT
ShiftAmount[4] => Equal0.IN27
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
Result[0] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2
DataA[0] => s_stage_0_result[0].DATAB
DataA[1] => s_stage_0_result[1].DATAB
DataA[1] => s_stage_0_result[0].DATAA
DataA[2] => s_stage_0_result[2].DATAB
DataA[2] => s_stage_0_result[1].DATAA
DataA[3] => s_stage_0_result[3].DATAB
DataA[3] => s_stage_0_result[2].DATAA
DataA[4] => s_stage_0_result[4].DATAB
DataA[4] => s_stage_0_result[3].DATAA
DataA[5] => s_stage_0_result[5].DATAB
DataA[5] => s_stage_0_result[4].DATAA
DataA[6] => s_stage_0_result[6].DATAB
DataA[6] => s_stage_0_result[5].DATAA
DataA[7] => s_stage_0_result[7].DATAB
DataA[7] => s_stage_0_result[6].DATAA
DataA[8] => s_stage_0_result[8].DATAB
DataA[8] => s_stage_0_result[7].DATAA
DataA[9] => s_stage_0_result[9].DATAB
DataA[9] => s_stage_0_result[8].DATAA
DataA[10] => s_stage_0_result[10].DATAB
DataA[10] => s_stage_0_result[9].DATAA
DataA[11] => s_stage_0_result[11].DATAB
DataA[11] => s_stage_0_result[10].DATAA
DataA[12] => s_stage_0_result[12].DATAB
DataA[12] => s_stage_0_result[11].DATAA
DataA[13] => s_stage_0_result[13].DATAB
DataA[13] => s_stage_0_result[12].DATAA
DataA[14] => s_stage_0_result[14].DATAB
DataA[14] => s_stage_0_result[13].DATAA
DataA[15] => s_stage_0_result[15].DATAB
DataA[15] => s_stage_0_result[14].DATAA
DataA[16] => s_stage_0_result[16].DATAB
DataA[16] => s_stage_0_result[15].DATAA
DataA[17] => s_stage_0_result[17].DATAB
DataA[17] => s_stage_0_result[16].DATAA
DataA[18] => s_stage_0_result[18].DATAB
DataA[18] => s_stage_0_result[17].DATAA
DataA[19] => s_stage_0_result[19].DATAB
DataA[19] => s_stage_0_result[18].DATAA
DataA[20] => s_stage_0_result[20].DATAB
DataA[20] => s_stage_0_result[19].DATAA
DataA[21] => s_stage_0_result[21].DATAB
DataA[21] => s_stage_0_result[20].DATAA
DataA[22] => s_stage_0_result[22].DATAB
DataA[22] => s_stage_0_result[21].DATAA
DataA[23] => s_stage_0_result[23].DATAB
DataA[23] => s_stage_0_result[22].DATAA
DataA[24] => s_stage_0_result[24].DATAB
DataA[24] => s_stage_0_result[23].DATAA
DataA[25] => s_stage_0_result[25].DATAB
DataA[25] => s_stage_0_result[24].DATAA
DataA[26] => s_stage_0_result[26].DATAB
DataA[26] => s_stage_0_result[25].DATAA
DataA[27] => s_stage_0_result[27].DATAB
DataA[27] => s_stage_0_result[26].DATAA
DataA[28] => s_stage_0_result[28].DATAB
DataA[28] => s_stage_0_result[27].DATAA
DataA[29] => s_stage_0_result[29].DATAB
DataA[29] => s_stage_0_result[28].DATAA
DataA[30] => s_stage_0_result[30].DATAB
DataA[30] => s_stage_0_result[29].DATAA
DataA[31] => s_stage_0_result[30].DATAA
DataA[31] => s_stage_1_result[29].DATAA
DataA[31] => s_stage_1_result[30].DATAA
DataA[31] => s_stage_2_result[27].DATAA
DataA[31] => s_stage_2_result[30].DATAA
DataA[31] => s_stage_2_result[29].DATAA
DataA[31] => s_stage_2_result[28].DATAA
DataA[31] => s_stage_3_result[23].DATAA
DataA[31] => s_stage_3_result[30].DATAA
DataA[31] => s_stage_3_result[29].DATAA
DataA[31] => s_stage_3_result[28].DATAA
DataA[31] => s_stage_3_result[27].DATAA
DataA[31] => s_stage_3_result[26].DATAA
DataA[31] => s_stage_3_result[25].DATAA
DataA[31] => s_stage_3_result[24].DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => s_stage_4_result.DATAA
DataA[31] => Result[31].DATAIN
ShiftAmount[0] => Equal0.IN31
ShiftAmount[1] => Equal0.IN30
ShiftAmount[1] => s_stage_1_result[30].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[29].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[28].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[27].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[26].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[25].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[24].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[23].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[22].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[21].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[20].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[19].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[18].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[17].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[16].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[15].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[14].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[13].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[12].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[11].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[10].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[9].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[8].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[7].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[6].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[5].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[4].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[3].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[2].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[1].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[0].OUTPUTSELECT
ShiftAmount[2] => Equal0.IN29
ShiftAmount[2] => s_stage_2_result[30].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[29].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[28].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[27].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[26].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[25].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[24].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[23].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[22].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[21].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[20].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[19].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[18].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[17].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[16].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[15].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[14].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[13].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[12].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[11].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[10].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[9].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[8].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[7].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[6].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[5].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[4].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[3].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[2].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[1].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[0].OUTPUTSELECT
ShiftAmount[3] => Equal0.IN28
ShiftAmount[3] => s_stage_3_result[30].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[29].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[28].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[27].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[26].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[25].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[24].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[23].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[22].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[21].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[20].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[19].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[18].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[17].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[16].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[15].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[14].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[13].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[12].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[11].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[10].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[9].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[8].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[7].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[6].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[5].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[4].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[3].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[2].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[1].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[0].OUTPUTSELECT
ShiftAmount[4] => Equal0.IN27
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
Result[0] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= DataA[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Multiplexer_bus_4:MUX_1
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => Mux31.IN0
MuxIn_0[1] => Mux30.IN0
MuxIn_0[2] => Mux29.IN0
MuxIn_0[3] => Mux28.IN0
MuxIn_0[4] => Mux27.IN0
MuxIn_0[5] => Mux26.IN0
MuxIn_0[6] => Mux25.IN0
MuxIn_0[7] => Mux24.IN0
MuxIn_0[8] => Mux23.IN0
MuxIn_0[9] => Mux22.IN0
MuxIn_0[10] => Mux21.IN0
MuxIn_0[11] => Mux20.IN0
MuxIn_0[12] => Mux19.IN0
MuxIn_0[13] => Mux18.IN0
MuxIn_0[14] => Mux17.IN0
MuxIn_0[15] => Mux16.IN0
MuxIn_0[16] => Mux15.IN0
MuxIn_0[17] => Mux14.IN0
MuxIn_0[18] => Mux13.IN0
MuxIn_0[19] => Mux12.IN0
MuxIn_0[20] => Mux11.IN0
MuxIn_0[21] => Mux10.IN0
MuxIn_0[22] => Mux9.IN0
MuxIn_0[23] => Mux8.IN0
MuxIn_0[24] => Mux7.IN0
MuxIn_0[25] => Mux6.IN0
MuxIn_0[26] => Mux5.IN0
MuxIn_0[27] => Mux4.IN0
MuxIn_0[28] => Mux3.IN0
MuxIn_0[29] => Mux2.IN0
MuxIn_0[30] => Mux1.IN0
MuxIn_0[31] => Mux0.IN0
MuxIn_1[0] => Mux31.IN1
MuxIn_1[1] => Mux30.IN1
MuxIn_1[2] => Mux29.IN1
MuxIn_1[3] => Mux28.IN1
MuxIn_1[4] => Mux27.IN1
MuxIn_1[5] => Mux26.IN1
MuxIn_1[6] => Mux25.IN1
MuxIn_1[7] => Mux24.IN1
MuxIn_1[8] => Mux23.IN1
MuxIn_1[9] => Mux22.IN1
MuxIn_1[10] => Mux21.IN1
MuxIn_1[11] => Mux20.IN1
MuxIn_1[12] => Mux19.IN1
MuxIn_1[13] => Mux18.IN1
MuxIn_1[14] => Mux17.IN1
MuxIn_1[15] => Mux16.IN1
MuxIn_1[16] => Mux15.IN1
MuxIn_1[17] => Mux14.IN1
MuxIn_1[18] => Mux13.IN1
MuxIn_1[19] => Mux12.IN1
MuxIn_1[20] => Mux11.IN1
MuxIn_1[21] => Mux10.IN1
MuxIn_1[22] => Mux9.IN1
MuxIn_1[23] => Mux8.IN1
MuxIn_1[24] => Mux7.IN1
MuxIn_1[25] => Mux6.IN1
MuxIn_1[26] => Mux5.IN1
MuxIn_1[27] => Mux4.IN1
MuxIn_1[28] => Mux3.IN1
MuxIn_1[29] => Mux2.IN1
MuxIn_1[30] => Mux1.IN1
MuxIn_1[31] => Mux0.IN1
MuxIn_2[0] => Mux31.IN2
MuxIn_2[1] => Mux30.IN2
MuxIn_2[2] => Mux29.IN2
MuxIn_2[3] => Mux28.IN2
MuxIn_2[4] => Mux27.IN2
MuxIn_2[5] => Mux26.IN2
MuxIn_2[6] => Mux25.IN2
MuxIn_2[7] => Mux24.IN2
MuxIn_2[8] => Mux23.IN2
MuxIn_2[9] => Mux22.IN2
MuxIn_2[10] => Mux21.IN2
MuxIn_2[11] => Mux20.IN2
MuxIn_2[12] => Mux19.IN2
MuxIn_2[13] => Mux18.IN2
MuxIn_2[14] => Mux17.IN2
MuxIn_2[15] => Mux16.IN2
MuxIn_2[16] => Mux15.IN2
MuxIn_2[17] => Mux14.IN2
MuxIn_2[18] => Mux13.IN2
MuxIn_2[19] => Mux12.IN2
MuxIn_2[20] => Mux11.IN2
MuxIn_2[21] => Mux10.IN2
MuxIn_2[22] => Mux9.IN2
MuxIn_2[23] => Mux8.IN2
MuxIn_2[24] => Mux7.IN2
MuxIn_2[25] => Mux6.IN2
MuxIn_2[26] => Mux5.IN2
MuxIn_2[27] => Mux4.IN2
MuxIn_2[28] => Mux3.IN2
MuxIn_2[29] => Mux2.IN2
MuxIn_2[30] => Mux1.IN2
MuxIn_2[31] => Mux0.IN2
MuxIn_3[0] => Mux31.IN3
MuxIn_3[1] => Mux30.IN3
MuxIn_3[2] => Mux29.IN3
MuxIn_3[3] => Mux28.IN3
MuxIn_3[4] => Mux27.IN3
MuxIn_3[5] => Mux26.IN3
MuxIn_3[6] => Mux25.IN3
MuxIn_3[7] => Mux24.IN3
MuxIn_3[8] => Mux23.IN3
MuxIn_3[9] => Mux22.IN3
MuxIn_3[10] => Mux21.IN3
MuxIn_3[11] => Mux20.IN3
MuxIn_3[12] => Mux19.IN3
MuxIn_3[13] => Mux18.IN3
MuxIn_3[14] => Mux17.IN3
MuxIn_3[15] => Mux16.IN3
MuxIn_3[16] => Mux15.IN3
MuxIn_3[17] => Mux14.IN3
MuxIn_3[18] => Mux13.IN3
MuxIn_3[19] => Mux12.IN3
MuxIn_3[20] => Mux11.IN3
MuxIn_3[21] => Mux10.IN3
MuxIn_3[22] => Mux9.IN3
MuxIn_3[23] => Mux8.IN3
MuxIn_3[24] => Mux7.IN3
MuxIn_3[25] => Mux6.IN3
MuxIn_3[26] => Mux5.IN3
MuxIn_3[27] => Mux4.IN3
MuxIn_3[28] => Mux3.IN3
MuxIn_3[29] => Mux2.IN3
MuxIn_3[30] => Mux1.IN3
MuxIn_3[31] => Mux0.IN3
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[0] => Mux4.IN5
Sel[0] => Mux5.IN5
Sel[0] => Mux6.IN5
Sel[0] => Mux7.IN5
Sel[0] => Mux8.IN5
Sel[0] => Mux9.IN5
Sel[0] => Mux10.IN5
Sel[0] => Mux11.IN5
Sel[0] => Mux12.IN5
Sel[0] => Mux13.IN5
Sel[0] => Mux14.IN5
Sel[0] => Mux15.IN5
Sel[0] => Mux16.IN5
Sel[0] => Mux17.IN5
Sel[0] => Mux18.IN5
Sel[0] => Mux19.IN5
Sel[0] => Mux20.IN5
Sel[0] => Mux21.IN5
Sel[0] => Mux22.IN5
Sel[0] => Mux23.IN5
Sel[0] => Mux24.IN5
Sel[0] => Mux25.IN5
Sel[0] => Mux26.IN5
Sel[0] => Mux27.IN5
Sel[0] => Mux28.IN5
Sel[0] => Mux29.IN5
Sel[0] => Mux30.IN5
Sel[0] => Mux31.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Sel[1] => Mux4.IN4
Sel[1] => Mux5.IN4
Sel[1] => Mux6.IN4
Sel[1] => Mux7.IN4
Sel[1] => Mux8.IN4
Sel[1] => Mux9.IN4
Sel[1] => Mux10.IN4
Sel[1] => Mux11.IN4
Sel[1] => Mux12.IN4
Sel[1] => Mux13.IN4
Sel[1] => Mux14.IN4
Sel[1] => Mux15.IN4
Sel[1] => Mux16.IN4
Sel[1] => Mux17.IN4
Sel[1] => Mux18.IN4
Sel[1] => Mux19.IN4
Sel[1] => Mux20.IN4
Sel[1] => Mux21.IN4
Sel[1] => Mux22.IN4
Sel[1] => Mux23.IN4
Sel[1] => Mux24.IN4
Sel[1] => Mux25.IN4
Sel[1] => Mux26.IN4
Sel[1] => Mux27.IN4
Sel[1] => Mux28.IN4
Sel[1] => Mux29.IN4
Sel[1] => Mux30.IN4
Sel[1] => Mux31.IN4
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[8] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[9] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[10] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[11] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[12] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[13] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[14] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[15] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[16] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[17] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[18] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[19] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[20] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[21] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[22] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[23] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[24] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[25] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[26] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[27] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[28] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[29] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[30] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[31] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_3
DataA[0] => s_stage_0_result[0].DATAB
DataA[1] => s_stage_0_result[1].DATAB
DataA[1] => s_stage_0_result[0].DATAA
DataA[2] => s_stage_0_result[2].DATAB
DataA[2] => s_stage_0_result[1].DATAA
DataA[3] => s_stage_0_result[3].DATAB
DataA[3] => s_stage_0_result[2].DATAA
DataA[4] => s_stage_0_result[4].DATAB
DataA[4] => s_stage_0_result[3].DATAA
DataA[5] => s_stage_0_result[5].DATAB
DataA[5] => s_stage_0_result[4].DATAA
DataA[6] => s_stage_0_result[6].DATAB
DataA[6] => s_stage_0_result[5].DATAA
DataA[7] => s_stage_0_result[7].DATAB
DataA[7] => s_stage_0_result[6].DATAA
DataA[8] => s_stage_0_result[8].DATAB
DataA[8] => s_stage_0_result[7].DATAA
DataA[9] => s_stage_0_result[9].DATAB
DataA[9] => s_stage_0_result[8].DATAA
DataA[10] => s_stage_0_result[10].DATAB
DataA[10] => s_stage_0_result[9].DATAA
DataA[11] => s_stage_0_result[11].DATAB
DataA[11] => s_stage_0_result[10].DATAA
DataA[12] => s_stage_0_result[12].DATAB
DataA[12] => s_stage_0_result[11].DATAA
DataA[13] => s_stage_0_result[13].DATAB
DataA[13] => s_stage_0_result[12].DATAA
DataA[14] => s_stage_0_result[14].DATAB
DataA[14] => s_stage_0_result[13].DATAA
DataA[15] => s_stage_0_result[15].DATAB
DataA[15] => s_stage_0_result[14].DATAA
DataA[16] => s_stage_0_result[16].DATAB
DataA[16] => s_stage_0_result[15].DATAA
DataA[17] => s_stage_0_result[17].DATAB
DataA[17] => s_stage_0_result[16].DATAA
DataA[18] => s_stage_0_result[18].DATAB
DataA[18] => s_stage_0_result[17].DATAA
DataA[19] => s_stage_0_result[19].DATAB
DataA[19] => s_stage_0_result[18].DATAA
DataA[20] => s_stage_0_result[20].DATAB
DataA[20] => s_stage_0_result[19].DATAA
DataA[21] => s_stage_0_result[21].DATAB
DataA[21] => s_stage_0_result[20].DATAA
DataA[22] => s_stage_0_result[22].DATAB
DataA[22] => s_stage_0_result[21].DATAA
DataA[23] => s_stage_0_result[23].DATAB
DataA[23] => s_stage_0_result[22].DATAA
DataA[24] => s_stage_0_result[24].DATAB
DataA[24] => s_stage_0_result[23].DATAA
DataA[25] => s_stage_0_result[25].DATAB
DataA[25] => s_stage_0_result[24].DATAA
DataA[26] => s_stage_0_result[26].DATAB
DataA[26] => s_stage_0_result[25].DATAA
DataA[27] => s_stage_0_result[27].DATAB
DataA[27] => s_stage_0_result[26].DATAA
DataA[28] => s_stage_0_result[28].DATAB
DataA[28] => s_stage_0_result[27].DATAA
DataA[29] => s_stage_0_result[29].DATAB
DataA[29] => s_stage_0_result[28].DATAA
DataA[30] => s_stage_0_result[30].DATAB
DataA[30] => s_stage_0_result[29].DATAA
DataA[31] => s_stage_0_result[31].DATAB
DataA[31] => s_stage_0_result[30].DATAA
ShiftAmount[0] => Equal0.IN31
ShiftAmount[1] => Equal0.IN30
ShiftAmount[1] => s_stage_1_result[31].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[30].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[29].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[28].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[27].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[26].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[25].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[24].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[23].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[22].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[21].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[20].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[19].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[18].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[17].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[16].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[15].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[14].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[13].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[12].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[11].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[10].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[9].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[8].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[7].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[6].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[5].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[4].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[3].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[2].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[1].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[0].OUTPUTSELECT
ShiftAmount[2] => Equal0.IN29
ShiftAmount[2] => s_stage_2_result[31].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[30].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[29].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[28].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[27].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[26].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[25].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[24].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[23].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[22].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[21].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[20].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[19].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[18].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[17].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[16].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[15].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[14].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[13].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[12].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[11].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[10].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[9].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[8].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[7].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[6].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[5].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[4].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[3].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[2].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[1].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[0].OUTPUTSELECT
ShiftAmount[3] => Equal0.IN28
ShiftAmount[3] => s_stage_3_result[31].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[30].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[29].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[28].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[27].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[26].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[25].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[24].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[23].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[22].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[21].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[20].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[19].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[18].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[17].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[16].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[15].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[14].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[13].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[12].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[11].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[10].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[9].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[8].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[7].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[6].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[5].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[4].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[3].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[2].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[1].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[0].OUTPUTSELECT
ShiftAmount[4] => Equal0.IN27
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
Result[0] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1
Cin => s_LOGISIM_NET_15.IN2
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[2] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => ~NO_FANOUT~
OP0[0] => s_LOGISIM_BUS_3[0].IN2
OP0[1] => s_LOGISIM_BUS_3[1].IN2
OP0[2] => s_LOGISIM_BUS_3[2].IN2
OP0[3] => s_LOGISIM_BUS_3[3].IN2
OP0[4] => s_LOGISIM_BUS_3[4].IN2
OP0[5] => s_LOGISIM_BUS_3[5].IN2
OP0[6] => s_LOGISIM_BUS_3[6].IN2
OP0[7] => s_LOGISIM_BUS_3[7].IN2
OP0[8] => s_LOGISIM_BUS_3[8].IN2
OP0[9] => s_LOGISIM_BUS_3[9].IN2
OP0[10] => s_LOGISIM_BUS_3[10].IN2
OP0[11] => s_LOGISIM_BUS_3[11].IN2
OP0[12] => s_LOGISIM_BUS_3[12].IN2
OP0[13] => s_LOGISIM_BUS_3[13].IN2
OP0[14] => s_LOGISIM_BUS_3[14].IN2
OP0[15] => s_LOGISIM_BUS_3[15].IN2
OP0[16] => s_LOGISIM_BUS_3[16].IN2
OP0[17] => s_LOGISIM_BUS_3[17].IN2
OP0[18] => s_LOGISIM_BUS_3[18].IN2
OP0[19] => s_LOGISIM_BUS_3[19].IN2
OP0[20] => s_LOGISIM_BUS_3[20].IN2
OP0[21] => s_LOGISIM_BUS_3[21].IN2
OP0[22] => s_LOGISIM_BUS_3[22].IN2
OP0[23] => s_LOGISIM_BUS_3[23].IN2
OP0[24] => s_LOGISIM_BUS_3[24].IN2
OP0[25] => s_LOGISIM_BUS_3[25].IN2
OP0[26] => s_LOGISIM_BUS_3[26].IN2
OP0[27] => s_LOGISIM_BUS_3[27].IN2
OP0[28] => s_LOGISIM_BUS_3[28].IN2
OP0[29] => s_LOGISIM_BUS_3[29].IN2
OP0[30] => s_LOGISIM_BUS_3[30].IN2
OP0[31] => s_LOGISIM_BUS_3[31].IN2
OP1[0] => s_LOGISIM_BUS_7[0].IN2
OP1[1] => s_LOGISIM_BUS_7[1].IN2
OP1[2] => s_LOGISIM_BUS_7[2].IN2
OP1[3] => s_LOGISIM_BUS_7[3].IN2
OP1[4] => s_LOGISIM_BUS_7[4].IN2
OP1[5] => s_LOGISIM_BUS_7[5].IN2
OP1[6] => s_LOGISIM_BUS_7[6].IN2
OP1[7] => s_LOGISIM_BUS_7[7].IN2
OP1[8] => s_LOGISIM_BUS_7[8].IN2
OP1[9] => s_LOGISIM_BUS_7[9].IN2
OP1[10] => s_LOGISIM_BUS_7[10].IN2
OP1[11] => s_LOGISIM_BUS_7[11].IN2
OP1[12] => s_LOGISIM_BUS_7[12].IN2
OP1[13] => s_LOGISIM_BUS_7[13].IN2
OP1[14] => s_LOGISIM_BUS_7[14].IN2
OP1[15] => s_LOGISIM_BUS_7[15].IN2
OP1[16] => s_LOGISIM_BUS_7[16].IN2
OP1[17] => s_LOGISIM_BUS_7[17].IN2
OP1[18] => s_LOGISIM_BUS_7[18].IN2
OP1[19] => s_LOGISIM_BUS_7[19].IN2
OP1[20] => s_LOGISIM_BUS_7[20].IN2
OP1[21] => s_LOGISIM_BUS_7[21].IN2
OP1[22] => s_LOGISIM_BUS_7[22].IN2
OP1[23] => s_LOGISIM_BUS_7[23].IN2
OP1[24] => s_LOGISIM_BUS_7[24].IN2
OP1[25] => s_LOGISIM_BUS_7[25].IN2
OP1[26] => s_LOGISIM_BUS_7[26].IN2
OP1[27] => s_LOGISIM_BUS_7[27].IN2
OP1[28] => s_LOGISIM_BUS_7[28].IN2
OP1[29] => s_LOGISIM_BUS_7[29].IN2
OP1[30] => s_LOGISIM_BUS_7[30].IN2
OP1[31] => s_LOGISIM_BUS_7[31].IN2
RSB => s_LOGISIM_NET_10.IN2
SUB => s_LOGISIM_NET_9.IN2
Cout <= s_LOGISIM_NET_5.DB_MAX_OUTPUT_PORT_TYPE
RESULT[0] <= Adder:ADDER2C_2.Result
RESULT[1] <= Adder:ADDER2C_2.Result
RESULT[2] <= Adder:ADDER2C_2.Result
RESULT[3] <= Adder:ADDER2C_2.Result
RESULT[4] <= Adder:ADDER2C_2.Result
RESULT[5] <= Adder:ADDER2C_2.Result
RESULT[6] <= Adder:ADDER2C_2.Result
RESULT[7] <= Adder:ADDER2C_2.Result
RESULT[8] <= Adder:ADDER2C_2.Result
RESULT[9] <= Adder:ADDER2C_2.Result
RESULT[10] <= Adder:ADDER2C_2.Result
RESULT[11] <= Adder:ADDER2C_2.Result
RESULT[12] <= Adder:ADDER2C_2.Result
RESULT[13] <= Adder:ADDER2C_2.Result
RESULT[14] <= Adder:ADDER2C_2.Result
RESULT[15] <= Adder:ADDER2C_2.Result
RESULT[16] <= Adder:ADDER2C_2.Result
RESULT[17] <= Adder:ADDER2C_2.Result
RESULT[18] <= Adder:ADDER2C_2.Result
RESULT[19] <= Adder:ADDER2C_2.Result
RESULT[20] <= Adder:ADDER2C_2.Result
RESULT[21] <= Adder:ADDER2C_2.Result
RESULT[22] <= Adder:ADDER2C_2.Result
RESULT[23] <= Adder:ADDER2C_2.Result
RESULT[24] <= Adder:ADDER2C_2.Result
RESULT[25] <= Adder:ADDER2C_2.Result
RESULT[26] <= Adder:ADDER2C_2.Result
RESULT[27] <= Adder:ADDER2C_2.Result
RESULT[28] <= Adder:ADDER2C_2.Result
RESULT[29] <= Adder:ADDER2C_2.Result
RESULT[30] <= Adder:ADDER2C_2.Result
RESULT[31] <= FullAdder:ADDER2C_1.Result
V <= XOR_GATE_ONEHOT:GATE_1.Result


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|XOR_GATE_ONEHOT:GATE_1
Input_1 => Result.IN0
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|NOT_GATE_BUS:GATE_2
Input_1[0] => Result[0].DATAIN
Input_1[1] => Result[1].DATAIN
Input_1[2] => Result[2].DATAIN
Input_1[3] => Result[3].DATAIN
Input_1[4] => Result[4].DATAIN
Input_1[5] => Result[5].DATAIN
Input_1[6] => Result[6].DATAIN
Input_1[7] => Result[7].DATAIN
Input_1[8] => Result[8].DATAIN
Input_1[9] => Result[9].DATAIN
Input_1[10] => Result[10].DATAIN
Input_1[11] => Result[11].DATAIN
Input_1[12] => Result[12].DATAIN
Input_1[13] => Result[13].DATAIN
Input_1[14] => Result[14].DATAIN
Input_1[15] => Result[15].DATAIN
Input_1[16] => Result[16].DATAIN
Input_1[17] => Result[17].DATAIN
Input_1[18] => Result[18].DATAIN
Input_1[19] => Result[19].DATAIN
Input_1[20] => Result[20].DATAIN
Input_1[21] => Result[21].DATAIN
Input_1[22] => Result[22].DATAIN
Input_1[23] => Result[23].DATAIN
Input_1[24] => Result[24].DATAIN
Input_1[25] => Result[25].DATAIN
Input_1[26] => Result[26].DATAIN
Input_1[27] => Result[27].DATAIN
Input_1[28] => Result[28].DATAIN
Input_1[29] => Result[29].DATAIN
Input_1[30] => Result[30].DATAIN
Input_1[31] => Result[31].DATAIN
Result[0] <= Input_1[0].DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Input_1[1].DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Input_1[2].DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Input_1[3].DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Input_1[4].DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Input_1[5].DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Input_1[6].DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Input_1[7].DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Input_1[8].DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Input_1[9].DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Input_1[10].DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Input_1[11].DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Input_1[12].DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Input_1[13].DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Input_1[14].DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Input_1[15].DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Input_1[16].DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Input_1[17].DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Input_1[18].DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Input_1[19].DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Input_1[20].DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Input_1[21].DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Input_1[22].DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Input_1[23].DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Input_1[24].DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Input_1[25].DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Input_1[26].DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Input_1[27].DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Input_1[28].DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Input_1[29].DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Input_1[30].DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Input_1[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|NOT_GATE:GATE_3
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|NOT_GATE_BUS:GATE_4
Input_1[0] => Result[0].DATAIN
Input_1[1] => Result[1].DATAIN
Input_1[2] => Result[2].DATAIN
Input_1[3] => Result[3].DATAIN
Input_1[4] => Result[4].DATAIN
Input_1[5] => Result[5].DATAIN
Input_1[6] => Result[6].DATAIN
Input_1[7] => Result[7].DATAIN
Input_1[8] => Result[8].DATAIN
Input_1[9] => Result[9].DATAIN
Input_1[10] => Result[10].DATAIN
Input_1[11] => Result[11].DATAIN
Input_1[12] => Result[12].DATAIN
Input_1[13] => Result[13].DATAIN
Input_1[14] => Result[14].DATAIN
Input_1[15] => Result[15].DATAIN
Input_1[16] => Result[16].DATAIN
Input_1[17] => Result[17].DATAIN
Input_1[18] => Result[18].DATAIN
Input_1[19] => Result[19].DATAIN
Input_1[20] => Result[20].DATAIN
Input_1[21] => Result[21].DATAIN
Input_1[22] => Result[22].DATAIN
Input_1[23] => Result[23].DATAIN
Input_1[24] => Result[24].DATAIN
Input_1[25] => Result[25].DATAIN
Input_1[26] => Result[26].DATAIN
Input_1[27] => Result[27].DATAIN
Input_1[28] => Result[28].DATAIN
Input_1[29] => Result[29].DATAIN
Input_1[30] => Result[30].DATAIN
Input_1[31] => Result[31].DATAIN
Result[0] <= Input_1[0].DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Input_1[1].DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Input_1[2].DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Input_1[3].DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Input_1[4].DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Input_1[5].DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Input_1[6].DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Input_1[7].DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Input_1[8].DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Input_1[9].DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Input_1[10].DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Input_1[11].DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Input_1[12].DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Input_1[13].DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Input_1[14].DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Input_1[15].DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Input_1[16].DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Input_1[17].DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Input_1[18].DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Input_1[19].DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Input_1[20].DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Input_1[21].DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Input_1[22].DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Input_1[23].DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Input_1[24].DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Input_1[25].DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Input_1[26].DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Input_1[27].DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Input_1[28].DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Input_1[29].DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Input_1[30].DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Input_1[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|FullAdder:ADDER2C_1
CarryIn => Add1.IN4
DataA => Add0.IN1
DataB => Add0.IN2
CarryOut <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Result <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_bus_2:MUX_1
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => s_selected_vector.DATAA
MuxIn_0[1] => s_selected_vector.DATAA
MuxIn_0[2] => s_selected_vector.DATAA
MuxIn_0[3] => s_selected_vector.DATAA
MuxIn_0[4] => s_selected_vector.DATAA
MuxIn_0[5] => s_selected_vector.DATAA
MuxIn_0[6] => s_selected_vector.DATAA
MuxIn_0[7] => s_selected_vector.DATAA
MuxIn_0[8] => s_selected_vector.DATAA
MuxIn_0[9] => s_selected_vector.DATAA
MuxIn_0[10] => s_selected_vector.DATAA
MuxIn_0[11] => s_selected_vector.DATAA
MuxIn_0[12] => s_selected_vector.DATAA
MuxIn_0[13] => s_selected_vector.DATAA
MuxIn_0[14] => s_selected_vector.DATAA
MuxIn_0[15] => s_selected_vector.DATAA
MuxIn_0[16] => s_selected_vector.DATAA
MuxIn_0[17] => s_selected_vector.DATAA
MuxIn_0[18] => s_selected_vector.DATAA
MuxIn_0[19] => s_selected_vector.DATAA
MuxIn_0[20] => s_selected_vector.DATAA
MuxIn_0[21] => s_selected_vector.DATAA
MuxIn_0[22] => s_selected_vector.DATAA
MuxIn_0[23] => s_selected_vector.DATAA
MuxIn_0[24] => s_selected_vector.DATAA
MuxIn_0[25] => s_selected_vector.DATAA
MuxIn_0[26] => s_selected_vector.DATAA
MuxIn_0[27] => s_selected_vector.DATAA
MuxIn_0[28] => s_selected_vector.DATAA
MuxIn_0[29] => s_selected_vector.DATAA
MuxIn_0[30] => s_selected_vector.DATAA
MuxIn_0[31] => s_selected_vector.DATAA
MuxIn_1[0] => s_selected_vector.DATAB
MuxIn_1[1] => s_selected_vector.DATAB
MuxIn_1[2] => s_selected_vector.DATAB
MuxIn_1[3] => s_selected_vector.DATAB
MuxIn_1[4] => s_selected_vector.DATAB
MuxIn_1[5] => s_selected_vector.DATAB
MuxIn_1[6] => s_selected_vector.DATAB
MuxIn_1[7] => s_selected_vector.DATAB
MuxIn_1[8] => s_selected_vector.DATAB
MuxIn_1[9] => s_selected_vector.DATAB
MuxIn_1[10] => s_selected_vector.DATAB
MuxIn_1[11] => s_selected_vector.DATAB
MuxIn_1[12] => s_selected_vector.DATAB
MuxIn_1[13] => s_selected_vector.DATAB
MuxIn_1[14] => s_selected_vector.DATAB
MuxIn_1[15] => s_selected_vector.DATAB
MuxIn_1[16] => s_selected_vector.DATAB
MuxIn_1[17] => s_selected_vector.DATAB
MuxIn_1[18] => s_selected_vector.DATAB
MuxIn_1[19] => s_selected_vector.DATAB
MuxIn_1[20] => s_selected_vector.DATAB
MuxIn_1[21] => s_selected_vector.DATAB
MuxIn_1[22] => s_selected_vector.DATAB
MuxIn_1[23] => s_selected_vector.DATAB
MuxIn_1[24] => s_selected_vector.DATAB
MuxIn_1[25] => s_selected_vector.DATAB
MuxIn_1[26] => s_selected_vector.DATAB
MuxIn_1[27] => s_selected_vector.DATAB
MuxIn_1[28] => s_selected_vector.DATAB
MuxIn_1[29] => s_selected_vector.DATAB
MuxIn_1[30] => s_selected_vector.DATAB
MuxIn_1[31] => s_selected_vector.DATAB
Sel => Decoder0.IN0
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[8] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[9] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[10] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[11] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[12] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[13] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[14] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[15] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[16] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[17] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[18] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[19] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[20] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[21] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[22] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[23] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[24] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[25] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[26] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[27] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[28] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[29] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[30] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[31] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_bus_2:MUX_2
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => s_selected_vector.DATAA
MuxIn_0[1] => s_selected_vector.DATAA
MuxIn_0[2] => s_selected_vector.DATAA
MuxIn_0[3] => s_selected_vector.DATAA
MuxIn_0[4] => s_selected_vector.DATAA
MuxIn_0[5] => s_selected_vector.DATAA
MuxIn_0[6] => s_selected_vector.DATAA
MuxIn_0[7] => s_selected_vector.DATAA
MuxIn_0[8] => s_selected_vector.DATAA
MuxIn_0[9] => s_selected_vector.DATAA
MuxIn_0[10] => s_selected_vector.DATAA
MuxIn_0[11] => s_selected_vector.DATAA
MuxIn_0[12] => s_selected_vector.DATAA
MuxIn_0[13] => s_selected_vector.DATAA
MuxIn_0[14] => s_selected_vector.DATAA
MuxIn_0[15] => s_selected_vector.DATAA
MuxIn_0[16] => s_selected_vector.DATAA
MuxIn_0[17] => s_selected_vector.DATAA
MuxIn_0[18] => s_selected_vector.DATAA
MuxIn_0[19] => s_selected_vector.DATAA
MuxIn_0[20] => s_selected_vector.DATAA
MuxIn_0[21] => s_selected_vector.DATAA
MuxIn_0[22] => s_selected_vector.DATAA
MuxIn_0[23] => s_selected_vector.DATAA
MuxIn_0[24] => s_selected_vector.DATAA
MuxIn_0[25] => s_selected_vector.DATAA
MuxIn_0[26] => s_selected_vector.DATAA
MuxIn_0[27] => s_selected_vector.DATAA
MuxIn_0[28] => s_selected_vector.DATAA
MuxIn_0[29] => s_selected_vector.DATAA
MuxIn_0[30] => s_selected_vector.DATAA
MuxIn_0[31] => s_selected_vector.DATAA
MuxIn_1[0] => s_selected_vector.DATAB
MuxIn_1[1] => s_selected_vector.DATAB
MuxIn_1[2] => s_selected_vector.DATAB
MuxIn_1[3] => s_selected_vector.DATAB
MuxIn_1[4] => s_selected_vector.DATAB
MuxIn_1[5] => s_selected_vector.DATAB
MuxIn_1[6] => s_selected_vector.DATAB
MuxIn_1[7] => s_selected_vector.DATAB
MuxIn_1[8] => s_selected_vector.DATAB
MuxIn_1[9] => s_selected_vector.DATAB
MuxIn_1[10] => s_selected_vector.DATAB
MuxIn_1[11] => s_selected_vector.DATAB
MuxIn_1[12] => s_selected_vector.DATAB
MuxIn_1[13] => s_selected_vector.DATAB
MuxIn_1[14] => s_selected_vector.DATAB
MuxIn_1[15] => s_selected_vector.DATAB
MuxIn_1[16] => s_selected_vector.DATAB
MuxIn_1[17] => s_selected_vector.DATAB
MuxIn_1[18] => s_selected_vector.DATAB
MuxIn_1[19] => s_selected_vector.DATAB
MuxIn_1[20] => s_selected_vector.DATAB
MuxIn_1[21] => s_selected_vector.DATAB
MuxIn_1[22] => s_selected_vector.DATAB
MuxIn_1[23] => s_selected_vector.DATAB
MuxIn_1[24] => s_selected_vector.DATAB
MuxIn_1[25] => s_selected_vector.DATAB
MuxIn_1[26] => s_selected_vector.DATAB
MuxIn_1[27] => s_selected_vector.DATAB
MuxIn_1[28] => s_selected_vector.DATAB
MuxIn_1[29] => s_selected_vector.DATAB
MuxIn_1[30] => s_selected_vector.DATAB
MuxIn_1[31] => s_selected_vector.DATAB
Sel => Decoder0.IN0
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[8] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[9] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[10] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[11] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[12] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[13] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[14] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[15] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[16] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[17] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[18] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[19] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[20] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[21] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[22] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[23] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[24] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[25] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[26] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[27] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[28] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[29] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[30] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[31] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_2:MUX_3
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0 => s_selected_vector.DATAA
MuxIn_1 => s_selected_vector.DATAB
Sel => Decoder0.IN0
MuxOut <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Adder:ADDER2C_2
CarryIn => _.DATAB
DataA[0] => _.DATAD
DataA[1] => _.DATAD
DataA[2] => _.DATAD
DataA[3] => _.DATAD
DataA[4] => _.DATAD
DataA[5] => _.DATAD
DataA[6] => _.DATAD
DataA[7] => _.DATAD
DataA[8] => _.DATAD
DataA[9] => _.DATAD
DataA[10] => _.DATAD
DataA[11] => _.DATAD
DataA[12] => _.DATAD
DataA[13] => _.DATAD
DataA[14] => _.DATAD
DataA[15] => _.DATAD
DataA[16] => _.DATAD
DataA[17] => _.DATAD
DataA[18] => _.DATAD
DataA[19] => _.DATAD
DataA[20] => _.DATAD
DataA[21] => _.DATAD
DataA[22] => _.DATAD
DataA[23] => _.DATAD
DataA[24] => _.DATAD
DataA[25] => _.DATAD
DataA[26] => _.DATAD
DataA[27] => _.DATAD
DataA[28] => _.DATAD
DataA[29] => _.DATAD
DataA[30] => _.DATAD
DataB[0] => _.DATAC
DataB[1] => _.DATAC
DataB[2] => _.DATAC
DataB[3] => _.DATAC
DataB[4] => _.DATAC
DataB[5] => _.DATAC
DataB[6] => _.DATAC
DataB[7] => _.DATAC
DataB[8] => _.DATAC
DataB[9] => _.DATAC
DataB[10] => _.DATAC
DataB[11] => _.DATAC
DataB[12] => _.DATAC
DataB[13] => _.DATAC
DataB[14] => _.DATAC
DataB[15] => _.DATAC
DataB[16] => _.DATAC
DataB[17] => _.DATAC
DataB[18] => _.DATAC
DataB[19] => _.DATAC
DataB[20] => _.DATAC
DataB[21] => _.DATAC
DataB[22] => _.DATAC
DataB[23] => _.DATAC
DataB[24] => _.DATAC
DataB[25] => _.DATAC
DataB[26] => _.DATAC
DataB[27] => _.DATAC
DataB[28] => _.DATAC
DataB[29] => _.DATAC
DataB[30] => _.DATAC
CarryOut <= _.SUM_OUT
Result[0] <= _.SUM_OUT
Result[1] <= _.SUM_OUT
Result[2] <= _.SUM_OUT
Result[3] <= _.SUM_OUT
Result[4] <= _.SUM_OUT
Result[5] <= _.SUM_OUT
Result[6] <= _.SUM_OUT
Result[7] <= _.SUM_OUT
Result[8] <= _.SUM_OUT
Result[9] <= _.SUM_OUT
Result[10] <= _.SUM_OUT
Result[11] <= _.SUM_OUT
Result[12] <= _.SUM_OUT
Result[13] <= _.SUM_OUT
Result[14] <= _.SUM_OUT
Result[15] <= _.SUM_OUT
Result[16] <= _.SUM_OUT
Result[17] <= _.SUM_OUT
Result[18] <= _.SUM_OUT
Result[19] <= _.SUM_OUT
Result[20] <= _.SUM_OUT
Result[21] <= _.SUM_OUT
Result[22] <= _.SUM_OUT
Result[23] <= _.SUM_OUT
Result[24] <= _.SUM_OUT
Result[25] <= _.SUM_OUT
Result[26] <= _.SUM_OUT
Result[27] <= _.SUM_OUT
Result[28] <= _.SUM_OUT
Result[29] <= _.SUM_OUT
Result[30] <= _.SUM_OUT


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|OR_GATE:GATE_5
Input_1 => Result.IN0
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[2] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => ~NO_FANOUT~
OP_IN[0] => s_LOGISIM_BUS_0[0].IN2
OP_IN[1] => s_LOGISIM_BUS_0[1].IN2
OP_IN[2] => s_LOGISIM_BUS_0[2].IN2
OP_IN[3] => s_LOGISIM_BUS_0[3].IN2
OP_IN[4] => s_LOGISIM_BUS_0[4].IN2
OP_IN[5] => s_LOGISIM_BUS_0[5].IN2
OP_IN[6] => s_LOGISIM_BUS_0[6].IN2
OP_IN[7] => s_LOGISIM_BUS_0[7].IN2
OP_IN[8] => s_LOGISIM_BUS_0[8].IN2
OP_IN[9] => s_LOGISIM_BUS_0[9].IN2
OP_IN[10] => s_LOGISIM_BUS_0[10].IN2
OP_IN[11] => s_LOGISIM_BUS_0[11].IN2
OP_IN[12] => s_LOGISIM_BUS_0[12].IN2
OP_IN[13] => s_LOGISIM_BUS_0[13].IN2
OP_IN[14] => s_LOGISIM_BUS_0[14].IN2
OP_IN[15] => s_LOGISIM_BUS_0[15].IN2
OP_IN[16] => s_LOGISIM_BUS_0[16].IN2
OP_IN[17] => s_LOGISIM_BUS_0[17].IN2
OP_IN[18] => s_LOGISIM_BUS_0[18].IN2
OP_IN[19] => s_LOGISIM_BUS_0[19].IN2
OP_IN[20] => s_LOGISIM_BUS_0[20].IN2
OP_IN[21] => s_LOGISIM_BUS_0[21].IN2
OP_IN[22] => s_LOGISIM_BUS_0[22].IN2
OP_IN[23] => s_LOGISIM_BUS_0[23].IN2
OP_IN[24] => s_LOGISIM_BUS_0[24].IN2
OP_IN[25] => s_LOGISIM_BUS_0[25].IN2
OP_IN[26] => s_LOGISIM_BUS_0[26].IN2
OP_IN[27] => s_LOGISIM_BUS_0[27].IN2
OP_IN[28] => s_LOGISIM_BUS_0[28].IN2
OP_IN[29] => s_LOGISIM_BUS_0[29].IN2
OP_IN[30] => s_LOGISIM_BUS_0[30].IN2
OP_IN[31] => s_LOGISIM_BUS_0[31].IN2
SHIFT_DISTANCE[0] => s_LOGISIM_BUS_6[0].IN2
SHIFT_DISTANCE[1] => s_LOGISIM_BUS_6[1].IN2
SHIFT_DISTANCE[2] => s_LOGISIM_BUS_6[2].IN2
SHIFT_DISTANCE[3] => s_LOGISIM_BUS_6[3].IN2
SHIFT_DISTANCE[4] => s_LOGISIM_BUS_6[4].IN2
SHIFT_FUNC_SEL[0] => ~NO_FANOUT~
SHIFT_FUNC_SEL[1] => s_LOGISIM_BUS_1[1].IN1
RESULT[0] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[1] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[2] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[3] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[4] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[5] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[6] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[7] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[8] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[9] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[10] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[11] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[12] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[13] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[14] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[15] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[16] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[17] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[18] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[19] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[20] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[21] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[22] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[23] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[24] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[25] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[26] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[27] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[28] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[29] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[30] <= Multiplexer_bus_2:MUX_1.MuxOut
RESULT[31] <= Multiplexer_bus_2:MUX_1.MuxOut


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1
DataA[0] => s_stage_0_result[1].DATAA
DataA[0] => s_stage_0_result[0].DATAB
DataA[1] => s_stage_0_result[2].DATAA
DataA[1] => s_stage_0_result[1].DATAB
DataA[2] => s_stage_0_result[3].DATAA
DataA[2] => s_stage_0_result[2].DATAB
DataA[3] => s_stage_0_result[4].DATAA
DataA[3] => s_stage_0_result[3].DATAB
DataA[4] => s_stage_0_result[5].DATAA
DataA[4] => s_stage_0_result[4].DATAB
DataA[5] => s_stage_0_result[6].DATAA
DataA[5] => s_stage_0_result[5].DATAB
DataA[6] => s_stage_0_result[7].DATAA
DataA[6] => s_stage_0_result[6].DATAB
DataA[7] => s_stage_0_result[8].DATAA
DataA[7] => s_stage_0_result[7].DATAB
DataA[8] => s_stage_0_result[9].DATAA
DataA[8] => s_stage_0_result[8].DATAB
DataA[9] => s_stage_0_result[10].DATAA
DataA[9] => s_stage_0_result[9].DATAB
DataA[10] => s_stage_0_result[11].DATAA
DataA[10] => s_stage_0_result[10].DATAB
DataA[11] => s_stage_0_result[12].DATAA
DataA[11] => s_stage_0_result[11].DATAB
DataA[12] => s_stage_0_result[13].DATAA
DataA[12] => s_stage_0_result[12].DATAB
DataA[13] => s_stage_0_result[14].DATAA
DataA[13] => s_stage_0_result[13].DATAB
DataA[14] => s_stage_0_result[15].DATAA
DataA[14] => s_stage_0_result[14].DATAB
DataA[15] => s_stage_0_result[16].DATAA
DataA[15] => s_stage_0_result[15].DATAB
DataA[16] => s_stage_0_result[17].DATAA
DataA[16] => s_stage_0_result[16].DATAB
DataA[17] => s_stage_0_result[18].DATAA
DataA[17] => s_stage_0_result[17].DATAB
DataA[18] => s_stage_0_result[19].DATAA
DataA[18] => s_stage_0_result[18].DATAB
DataA[19] => s_stage_0_result[20].DATAA
DataA[19] => s_stage_0_result[19].DATAB
DataA[20] => s_stage_0_result[21].DATAA
DataA[20] => s_stage_0_result[20].DATAB
DataA[21] => s_stage_0_result[22].DATAA
DataA[21] => s_stage_0_result[21].DATAB
DataA[22] => s_stage_0_result[23].DATAA
DataA[22] => s_stage_0_result[22].DATAB
DataA[23] => s_stage_0_result[24].DATAA
DataA[23] => s_stage_0_result[23].DATAB
DataA[24] => s_stage_0_result[25].DATAA
DataA[24] => s_stage_0_result[24].DATAB
DataA[25] => s_stage_0_result[26].DATAA
DataA[25] => s_stage_0_result[25].DATAB
DataA[26] => s_stage_0_result[27].DATAA
DataA[26] => s_stage_0_result[26].DATAB
DataA[27] => s_stage_0_result[28].DATAA
DataA[27] => s_stage_0_result[27].DATAB
DataA[28] => s_stage_0_result[29].DATAA
DataA[28] => s_stage_0_result[28].DATAB
DataA[29] => s_stage_1_shiftin[0].DATAA
DataA[29] => s_stage_0_result[29].DATAB
DataA[30] => s_stage_1_shiftin[1].DATAA
DataA[30] => s_stage_1_shiftin[0].DATAB
DataA[31] => s_stage_0_result[0].DATAA
DataA[31] => s_stage_1_shiftin[1].DATAB
ShiftAmount[0] => Equal0.IN31
ShiftAmount[1] => Equal0.IN30
ShiftAmount[1] => s_stage_2_shiftin[3].OUTPUTSELECT
ShiftAmount[1] => s_stage_2_shiftin[2].OUTPUTSELECT
ShiftAmount[1] => s_stage_2_shiftin[1].OUTPUTSELECT
ShiftAmount[1] => s_stage_2_shiftin[0].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[27].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[26].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[25].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[24].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[23].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[22].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[21].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[20].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[19].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[18].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[17].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[16].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[15].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[14].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[13].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[12].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[11].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[10].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[9].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[8].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[7].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[6].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[5].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[4].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[3].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[2].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[1].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[0].OUTPUTSELECT
ShiftAmount[2] => Equal0.IN29
ShiftAmount[2] => s_stage_3_shiftin[7].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[6].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[5].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[4].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[3].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[2].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[1].OUTPUTSELECT
ShiftAmount[2] => s_stage_3_shiftin[0].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[23].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[22].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[21].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[20].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[19].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[18].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[17].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[16].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[15].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[14].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[13].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[12].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[11].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[10].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[9].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[8].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[7].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[6].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[5].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[4].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[3].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[2].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[1].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[0].OUTPUTSELECT
ShiftAmount[3] => Equal0.IN28
ShiftAmount[3] => s_stage_4_shiftin[15].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[14].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[13].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[12].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[11].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[10].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[9].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[8].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[7].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[6].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[5].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[4].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[3].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[2].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[1].OUTPUTSELECT
ShiftAmount[3] => s_stage_4_shiftin[0].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[15].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[14].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[13].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[12].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[11].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[10].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[9].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[8].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[7].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[6].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[5].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[4].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[3].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[2].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[1].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[0].OUTPUTSELECT
ShiftAmount[4] => Equal0.IN27
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
Result[0] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2
DataA[0] => s_stage_0_result[1].DATAA
DataA[0] => s_stage_0_result[0].DATAB
DataA[1] => s_stage_0_result[2].DATAA
DataA[1] => s_stage_0_result[1].DATAB
DataA[2] => s_stage_0_result[3].DATAA
DataA[2] => s_stage_0_result[2].DATAB
DataA[3] => s_stage_0_result[4].DATAA
DataA[3] => s_stage_0_result[3].DATAB
DataA[4] => s_stage_0_result[5].DATAA
DataA[4] => s_stage_0_result[4].DATAB
DataA[5] => s_stage_0_result[6].DATAA
DataA[5] => s_stage_0_result[5].DATAB
DataA[6] => s_stage_0_result[7].DATAA
DataA[6] => s_stage_0_result[6].DATAB
DataA[7] => s_stage_0_result[8].DATAA
DataA[7] => s_stage_0_result[7].DATAB
DataA[8] => s_stage_0_result[9].DATAA
DataA[8] => s_stage_0_result[8].DATAB
DataA[9] => s_stage_0_result[10].DATAA
DataA[9] => s_stage_0_result[9].DATAB
DataA[10] => s_stage_0_result[11].DATAA
DataA[10] => s_stage_0_result[10].DATAB
DataA[11] => s_stage_0_result[12].DATAA
DataA[11] => s_stage_0_result[11].DATAB
DataA[12] => s_stage_0_result[13].DATAA
DataA[12] => s_stage_0_result[12].DATAB
DataA[13] => s_stage_0_result[14].DATAA
DataA[13] => s_stage_0_result[13].DATAB
DataA[14] => s_stage_0_result[15].DATAA
DataA[14] => s_stage_0_result[14].DATAB
DataA[15] => s_stage_0_result[16].DATAA
DataA[15] => s_stage_0_result[15].DATAB
DataA[16] => s_stage_0_result[17].DATAA
DataA[16] => s_stage_0_result[16].DATAB
DataA[17] => s_stage_0_result[18].DATAA
DataA[17] => s_stage_0_result[17].DATAB
DataA[18] => s_stage_0_result[19].DATAA
DataA[18] => s_stage_0_result[18].DATAB
DataA[19] => s_stage_0_result[20].DATAA
DataA[19] => s_stage_0_result[19].DATAB
DataA[20] => s_stage_0_result[21].DATAA
DataA[20] => s_stage_0_result[20].DATAB
DataA[21] => s_stage_0_result[22].DATAA
DataA[21] => s_stage_0_result[21].DATAB
DataA[22] => s_stage_0_result[23].DATAA
DataA[22] => s_stage_0_result[22].DATAB
DataA[23] => s_stage_0_result[24].DATAA
DataA[23] => s_stage_0_result[23].DATAB
DataA[24] => s_stage_0_result[25].DATAA
DataA[24] => s_stage_0_result[24].DATAB
DataA[25] => s_stage_0_result[26].DATAA
DataA[25] => s_stage_0_result[25].DATAB
DataA[26] => s_stage_0_result[27].DATAA
DataA[26] => s_stage_0_result[26].DATAB
DataA[27] => s_stage_0_result[28].DATAA
DataA[27] => s_stage_0_result[27].DATAB
DataA[28] => s_stage_0_result[29].DATAA
DataA[28] => s_stage_0_result[28].DATAB
DataA[29] => s_stage_0_result[30].DATAA
DataA[29] => s_stage_0_result[29].DATAB
DataA[30] => s_stage_0_result[31].DATAA
DataA[30] => s_stage_0_result[30].DATAB
DataA[31] => s_stage_0_result[31].DATAB
ShiftAmount[0] => Equal0.IN31
ShiftAmount[1] => Equal0.IN30
ShiftAmount[1] => s_stage_1_result[31].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[30].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[29].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[28].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[27].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[26].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[25].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[24].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[23].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[22].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[21].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[20].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[19].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[18].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[17].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[16].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[15].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[14].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[13].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[12].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[11].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[10].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[9].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[8].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[7].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[6].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[5].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[4].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[3].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[2].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[1].OUTPUTSELECT
ShiftAmount[1] => s_stage_1_result[0].OUTPUTSELECT
ShiftAmount[2] => Equal0.IN29
ShiftAmount[2] => s_stage_2_result[31].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[30].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[29].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[28].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[27].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[26].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[25].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[24].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[23].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[22].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[21].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[20].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[19].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[18].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[17].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[16].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[15].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[14].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[13].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[12].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[11].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[10].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[9].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[8].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[7].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[6].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[5].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[4].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[3].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[2].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[1].OUTPUTSELECT
ShiftAmount[2] => s_stage_2_result[0].OUTPUTSELECT
ShiftAmount[3] => Equal0.IN28
ShiftAmount[3] => s_stage_3_result[31].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[30].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[29].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[28].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[27].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[26].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[25].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[24].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[23].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[22].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[21].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[20].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[19].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[18].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[17].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[16].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[15].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[14].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[13].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[12].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[11].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[10].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[9].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[8].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[7].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[6].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[5].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[4].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[3].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[2].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[1].OUTPUTSELECT
ShiftAmount[3] => s_stage_3_result[0].OUTPUTSELECT
ShiftAmount[4] => Equal0.IN27
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
ShiftAmount[4] => s_stage_4_result.OUTPUTSELECT
Result[0] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= s_stage_4_result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Multiplexer_bus_2:MUX_1
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => s_selected_vector.DATAA
MuxIn_0[1] => s_selected_vector.DATAA
MuxIn_0[2] => s_selected_vector.DATAA
MuxIn_0[3] => s_selected_vector.DATAA
MuxIn_0[4] => s_selected_vector.DATAA
MuxIn_0[5] => s_selected_vector.DATAA
MuxIn_0[6] => s_selected_vector.DATAA
MuxIn_0[7] => s_selected_vector.DATAA
MuxIn_0[8] => s_selected_vector.DATAA
MuxIn_0[9] => s_selected_vector.DATAA
MuxIn_0[10] => s_selected_vector.DATAA
MuxIn_0[11] => s_selected_vector.DATAA
MuxIn_0[12] => s_selected_vector.DATAA
MuxIn_0[13] => s_selected_vector.DATAA
MuxIn_0[14] => s_selected_vector.DATAA
MuxIn_0[15] => s_selected_vector.DATAA
MuxIn_0[16] => s_selected_vector.DATAA
MuxIn_0[17] => s_selected_vector.DATAA
MuxIn_0[18] => s_selected_vector.DATAA
MuxIn_0[19] => s_selected_vector.DATAA
MuxIn_0[20] => s_selected_vector.DATAA
MuxIn_0[21] => s_selected_vector.DATAA
MuxIn_0[22] => s_selected_vector.DATAA
MuxIn_0[23] => s_selected_vector.DATAA
MuxIn_0[24] => s_selected_vector.DATAA
MuxIn_0[25] => s_selected_vector.DATAA
MuxIn_0[26] => s_selected_vector.DATAA
MuxIn_0[27] => s_selected_vector.DATAA
MuxIn_0[28] => s_selected_vector.DATAA
MuxIn_0[29] => s_selected_vector.DATAA
MuxIn_0[30] => s_selected_vector.DATAA
MuxIn_0[31] => s_selected_vector.DATAA
MuxIn_1[0] => s_selected_vector.DATAB
MuxIn_1[1] => s_selected_vector.DATAB
MuxIn_1[2] => s_selected_vector.DATAB
MuxIn_1[3] => s_selected_vector.DATAB
MuxIn_1[4] => s_selected_vector.DATAB
MuxIn_1[5] => s_selected_vector.DATAB
MuxIn_1[6] => s_selected_vector.DATAB
MuxIn_1[7] => s_selected_vector.DATAB
MuxIn_1[8] => s_selected_vector.DATAB
MuxIn_1[9] => s_selected_vector.DATAB
MuxIn_1[10] => s_selected_vector.DATAB
MuxIn_1[11] => s_selected_vector.DATAB
MuxIn_1[12] => s_selected_vector.DATAB
MuxIn_1[13] => s_selected_vector.DATAB
MuxIn_1[14] => s_selected_vector.DATAB
MuxIn_1[15] => s_selected_vector.DATAB
MuxIn_1[16] => s_selected_vector.DATAB
MuxIn_1[17] => s_selected_vector.DATAB
MuxIn_1[18] => s_selected_vector.DATAB
MuxIn_1[19] => s_selected_vector.DATAB
MuxIn_1[20] => s_selected_vector.DATAB
MuxIn_1[21] => s_selected_vector.DATAB
MuxIn_1[22] => s_selected_vector.DATAB
MuxIn_1[23] => s_selected_vector.DATAB
MuxIn_1[24] => s_selected_vector.DATAB
MuxIn_1[25] => s_selected_vector.DATAB
MuxIn_1[26] => s_selected_vector.DATAB
MuxIn_1[27] => s_selected_vector.DATAB
MuxIn_1[28] => s_selected_vector.DATAB
MuxIn_1[29] => s_selected_vector.DATAB
MuxIn_1[30] => s_selected_vector.DATAB
MuxIn_1[31] => s_selected_vector.DATAB
Sel => Decoder0.IN0
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[8] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[9] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[10] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[11] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[12] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[13] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[14] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[15] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[16] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[17] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[18] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[19] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[20] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[21] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[22] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[23] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[24] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[25] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[26] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[27] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[28] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[29] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[30] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[31] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1
ASYS_CLR => s_LOGISIM_NET_9.IN2
CLK => s_LOGISIM_NET_2.IN2
CPU_EN => s_LOGISIM_NET_13.IN2
INSTRUCTION[0] => s_LOGISIM_BUS_1[0].IN2
INSTRUCTION[1] => s_LOGISIM_BUS_1[1].IN2
INSTRUCTION[2] => s_LOGISIM_BUS_1[2].IN2
INSTRUCTION[3] => s_LOGISIM_BUS_1[3].IN2
INSTRUCTION[4] => s_LOGISIM_BUS_1[4].IN2
INSTRUCTION[5] => s_LOGISIM_BUS_1[5].IN2
INSTRUCTION[6] => s_LOGISIM_BUS_1[6].IN2
INSTRUCTION[7] => s_LOGISIM_BUS_1[7].IN2
INSTRUCTION[8] => s_LOGISIM_BUS_1[8].IN2
INSTRUCTION[9] => s_LOGISIM_BUS_1[9].IN2
INSTRUCTION[10] => s_LOGISIM_BUS_1[10].IN2
INSTRUCTION[11] => s_LOGISIM_BUS_1[11].IN2
INSTRUCTION[12] => s_LOGISIM_BUS_1[12].IN2
INSTRUCTION[13] => s_LOGISIM_BUS_1[13].IN2
INSTRUCTION[14] => s_LOGISIM_BUS_1[14].IN2
INSTRUCTION[15] => s_LOGISIM_BUS_1[15].IN2
INSTRUCTION[16] => s_LOGISIM_BUS_1[16].IN2
INSTRUCTION[17] => s_LOGISIM_BUS_1[17].IN2
INSTRUCTION[18] => s_LOGISIM_BUS_1[18].IN2
INSTRUCTION[19] => s_LOGISIM_BUS_1[19].IN2
INSTRUCTION[20] => s_LOGISIM_BUS_1[20].IN2
INSTRUCTION[21] => s_LOGISIM_BUS_1[21].IN2
INSTRUCTION[22] => s_LOGISIM_BUS_1[22].IN2
INSTRUCTION[23] => s_LOGISIM_BUS_1[23].IN2
INSTRUCTION[24] => s_LOGISIM_BUS_1[24].IN2
INSTRUCTION[25] => s_LOGISIM_BUS_1[25].IN2
INSTRUCTION[26] => s_LOGISIM_BUS_1[26].IN2
INSTRUCTION[27] => s_LOGISIM_BUS_1[27].IN2
INSTRUCTION[28] => s_LOGISIM_BUS_1[28].IN3
INSTRUCTION[29] => s_LOGISIM_BUS_1[29].IN3
INSTRUCTION[30] => s_LOGISIM_BUS_1[30].IN3
INSTRUCTION[31] => s_LOGISIM_BUS_1[31].IN3
LOGISIM_CLOCK_TREE_0[0] => LOGISIM_CLOCK_TREE_0[0].IN5
LOGISIM_CLOCK_TREE_0[1] => LOGISIM_CLOCK_TREE_0[1].IN5
LOGISIM_CLOCK_TREE_0[2] => LOGISIM_CLOCK_TREE_0[2].IN5
LOGISIM_CLOCK_TREE_0[3] => LOGISIM_CLOCK_TREE_0[3].IN5
LOGISIM_CLOCK_TREE_0[4] => LOGISIM_CLOCK_TREE_0[4].IN5
RESULT_FLAG[0] => s_LOGISIM_BUS_4[0].IN1
RESULT_FLAG[1] => s_LOGISIM_BUS_4[1].IN1
RESULT_FLAG[2] => s_LOGISIM_BUS_4[2].IN1
RESULT_FLAG[3] => s_LOGISIM_BUS_4[3].IN1
ALU_CTRL[0] <= CTRL_DECODER:CTRL_DECODER_1.ALU_CTRL
ALU_CTRL[1] <= CTRL_DECODER:CTRL_DECODER_1.ALU_CTRL
ALU_CTRL[2] <= CTRL_DECODER:CTRL_DECODER_1.ALU_CTRL
ALU_CTRL[3] <= CTRL_DECODER:CTRL_DECODER_1.ALU_CTRL
ALU_CTRL[4] <= CTRL_DECODER:CTRL_DECODER_1.ALU_CTRL
ALU_CTRL[5] <= CTRL_DECODER:CTRL_DECODER_1.ALU_CTRL
ALU_CTRL[6] <= CTRL_DECODER:CTRL_DECODER_1.ALU_CTRL
ALU_CTRL[7] <= CTRL_DECODER:CTRL_DECODER_1.ALU_CTRL
ALU_CTRL[8] <= CTRL_DECODER:CTRL_DECODER_1.ALU_CTRL
B_BUS_SRC_SEL[0] <= CTRL_DECODER:CTRL_DECODER_1.B_BUS_SRC_SEL
B_BUS_SRC_SEL[1] <= CTRL_DECODER:CTRL_DECODER_1.B_BUS_SRC_SEL
DOUT <= CTRL_DECODER:CTRL_DECODER_1.DOUT
FLAG_OUT[0] <= s_LOGISIM_BUS_5[0].DB_MAX_OUTPUT_PORT_TYPE
FLAG_OUT[1] <= s_LOGISIM_BUS_5[1].DB_MAX_OUTPUT_PORT_TYPE
FLAG_OUT[2] <= s_LOGISIM_BUS_5[2].DB_MAX_OUTPUT_PORT_TYPE
FLAG_OUT[3] <= s_LOGISIM_BUS_5[3].DB_MAX_OUTPUT_PORT_TYPE
OP0_REG_OUT_SEL[0] <= CTRL_DECODER:CTRL_DECODER_1.OP0_REG_OUT_SEL
OP0_REG_OUT_SEL[1] <= CTRL_DECODER:CTRL_DECODER_1.OP0_REG_OUT_SEL
OP0_REG_OUT_SEL[2] <= CTRL_DECODER:CTRL_DECODER_1.OP0_REG_OUT_SEL
OP0_REG_OUT_SEL[3] <= CTRL_DECODER:CTRL_DECODER_1.OP0_REG_OUT_SEL
OP1_REG_OUT_SEL[0] <= CTRL_DECODER:CTRL_DECODER_1.OP1_REG_OUT_SEL
OP1_REG_OUT_SEL[1] <= CTRL_DECODER:CTRL_DECODER_1.OP1_REG_OUT_SEL
OP1_REG_OUT_SEL[2] <= CTRL_DECODER:CTRL_DECODER_1.OP1_REG_OUT_SEL
OP1_REG_OUT_SEL[3] <= CTRL_DECODER:CTRL_DECODER_1.OP1_REG_OUT_SEL
PC_REG_EN <= PC_RAM_DECODER:PC_RAM_DECODER_1.PC_REG_EN
PC_SRC_SEL <= PC_RAM_DECODER:PC_RAM_DECODER_1.PC_SRC_SEL
RAM_INT_CTRL[0] <= PC_RAM_DECODER:PC_RAM_DECODER_1.RAM_INT_CTRL
RAM_INT_CTRL[1] <= PC_RAM_DECODER:PC_RAM_DECODER_1.RAM_INT_CTRL
RAM_INT_CTRL[2] <= PC_RAM_DECODER:PC_RAM_DECODER_1.RAM_INT_CTRL
RAM_INT_CTRL[3] <= PC_RAM_DECODER:PC_RAM_DECODER_1.RAM_INT_CTRL
REG_IN_BUS_SRC_SEL <= CTRL_DECODER:CTRL_DECODER_1.REG_INPUT_SRC_SEL
REG_RD_SEL[0] <= CTRL_DECODER:CTRL_DECODER_1.RD_OUT
REG_RD_SEL[1] <= CTRL_DECODER:CTRL_DECODER_1.RD_OUT
REG_RD_SEL[2] <= CTRL_DECODER:CTRL_DECODER_1.RD_OUT
REG_RD_SEL[3] <= CTRL_DECODER:CTRL_DECODER_1.RD_OUT
ROM_CLKEN <= PC_RAM_DECODER:PC_RAM_DECODER_1.ROM_CLKEN


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1
CPU_EN => s_LOGISIM_NET_19.IN1
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[2] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => ~NO_FANOUT~
STATE[0] => s_LOGISIM_BUS_21[0].IN5
STATE[1] => s_LOGISIM_BUS_21[1].IN5
STATE[2] => s_LOGISIM_BUS_21[2].IN7
STATE[3] => s_LOGISIM_BUS_21[3].IN7
PC_REG_EN <= AND_GATE_3_INPUTS:GATE_4.Result
PC_SRC_SEL <= AND_GATE_4_INPUTS:GATE_14.Result
RAM_INT_CTRL[0] <= AND_GATE_4_INPUTS:GATE_23.Result
RAM_INT_CTRL[1] <= AND_GATE_4_INPUTS:GATE_3.Result
RAM_INT_CTRL[2] <= AND_GATE_3_INPUTS:GATE_21.Result
RAM_INT_CTRL[3] <= AND_GATE:GATE_7.Result
ROM_CLKEN <= AND_GATE_5_INPUTS:GATE_6.Result


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_1
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_2
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_3
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_3_INPUTS:GATE_4
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_5
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_5_INPUTS:GATE_6
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE:GATE_7
Input_1 => Result.IN0
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_8
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_9
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_10
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_11
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_12
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_13
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_14
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_15
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_16
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_17
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_18
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_19
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_20
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_3_INPUTS:GATE_21
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|NOT_GATE:GATE_22
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_23
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1
CONDITION_IN[0] => s_LOGISIM_BUS_13[0].IN18
CONDITION_IN[1] => s_LOGISIM_BUS_13[1].IN16
CONDITION_IN[2] => s_LOGISIM_BUS_13[2].IN15
CONDITION_IN[3] => s_LOGISIM_BUS_13[3].IN15
FLAG_IN[0] => s_LOGISIM_BUS_53[0].IN8
FLAG_IN[1] => s_LOGISIM_BUS_53[1].IN4
FLAG_IN[2] => s_LOGISIM_BUS_53[2].IN7
FLAG_IN[3] => s_LOGISIM_BUS_53[3].IN8
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[2] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => ~NO_FANOUT~
CONDITION_MATCHED <= OR_GATE_18_INPUTS:GATE_19.Result


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_1
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_2
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_3
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_4
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_5
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_6
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_7
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_8
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_9
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_10
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_11
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_12
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_13
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_14
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_15
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_16
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_17
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_18
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|OR_GATE_18_INPUTS:GATE_19
Input_1 => Result.IN0
Input_10 => Result.IN1
Input_11 => Result.IN1
Input_12 => Result.IN1
Input_13 => Result.IN1
Input_14 => Result.IN1
Input_15 => Result.IN1
Input_16 => Result.IN1
Input_17 => Result.IN1
Input_18 => Result.IN1
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_20
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_21
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_22
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_23
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_24
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_25
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_26
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_27
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_28
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_29
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_30
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_31
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_32
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_33
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_34
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_35
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_36
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_37
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_38
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_39
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_40
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_41
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_42
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_43
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_44
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_45
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_46
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_4_INPUTS:GATE_47
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_48
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_49
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_50
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_51
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_52
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_53
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_54
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_55
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_56
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_57
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_58
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_59
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_60
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_4_INPUTS:GATE_61
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_62
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_63
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_4_INPUTS:GATE_64
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_65
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|NOT_GATE:GATE_66
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1
C_FLAG => s_LOGISIM_NET_19.IN3
INST[0] => ~NO_FANOUT~
INST[1] => ~NO_FANOUT~
INST[2] => ~NO_FANOUT~
INST[3] => ~NO_FANOUT~
INST[4] => ~NO_FANOUT~
INST[5] => ~NO_FANOUT~
INST[6] => ~NO_FANOUT~
INST[7] => ~NO_FANOUT~
INST[8] => ~NO_FANOUT~
INST[9] => s_LOGISIM_BUS_272[9].IN1
INST[10] => s_LOGISIM_BUS_272[10].IN1
INST[11] => s_LOGISIM_BUS_272[11].IN1
INST[12] => s_LOGISIM_BUS_272[12].IN1
INST[13] => s_LOGISIM_BUS_272[13].IN1
INST[14] => s_LOGISIM_BUS_272[14].IN1
INST[15] => s_LOGISIM_BUS_272[15].IN1
INST[16] => s_LOGISIM_BUS_272[16].IN1
INST[17] => s_LOGISIM_BUS_272[17].IN1
INST[18] => s_LOGISIM_BUS_272[18].IN1
INST[19] => s_LOGISIM_BUS_272[19].IN1
INST[20] => s_LOGISIM_BUS_272[20].IN1
INST[21] => s_LOGISIM_BUS_272[21].IN5
INST[22] => s_LOGISIM_BUS_272[22].IN20
INST[23] => s_LOGISIM_BUS_272[23].IN28
INST[24] => s_LOGISIM_BUS_272[24].IN33
INST[25] => s_LOGISIM_BUS_272[25].IN33
INST[26] => s_LOGISIM_BUS_272[26].IN38
INST[27] => s_LOGISIM_BUS_272[27].IN2
INST[28] => ~NO_FANOUT~
INST[29] => ~NO_FANOUT~
INST[30] => ~NO_FANOUT~
INST[31] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[2] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => ~NO_FANOUT~
STATE[0] => s_LOGISIM_BUS_253[0].IN39
STATE[1] => s_LOGISIM_BUS_253[1].IN46
STATE[2] => s_LOGISIM_BUS_253[2].IN45
STATE[3] => s_LOGISIM_BUS_253[3].IN41
ALU_CTRL[0] <= OR_GATE_9_INPUTS:GATE_137.Result
ALU_CTRL[1] <= OR_GATE_9_INPUTS:GATE_227.Result
ALU_CTRL[2] <= OR_GATE_6_INPUTS:GATE_243.Result
ALU_CTRL[3] <= OR_GATE:GATE_41.Result
ALU_CTRL[4] <= OR_GATE:GATE_48.Result
ALU_CTRL[5] <= OR_GATE_3_INPUTS:GATE_100.Result
ALU_CTRL[6] <= AND_GATE_8_INPUTS:GATE_155.Result
ALU_CTRL[7] <= AND_GATE_8_INPUTS:GATE_62.Result
ALU_CTRL[8] <= AND_GATE_9_INPUTS:GATE_158.Result
B_BUS_SRC_SEL[0] <= OR_GATE:GATE_157.Result
B_BUS_SRC_SEL[1] <= AND_GATE_9_INPUTS:GATE_125.Result
DOUT <= AND_GATE_4_INPUTS:GATE_58.Result
FLAG_REG_CTRL[0] <= OR_GATE:GATE_233.Result
FLAG_REG_CTRL[1] <= OR_GATE_4_INPUTS:GATE_185.Result
FLAG_REG_CTRL[2] <= OR_GATE_3_INPUTS:GATE_146.Result
OP0_REG_OUT_SEL[0] <= s_LOGISIM_BUS_272[17].DB_MAX_OUTPUT_PORT_TYPE
OP0_REG_OUT_SEL[1] <= s_LOGISIM_BUS_272[18].DB_MAX_OUTPUT_PORT_TYPE
OP0_REG_OUT_SEL[2] <= s_LOGISIM_BUS_272[19].DB_MAX_OUTPUT_PORT_TYPE
OP0_REG_OUT_SEL[3] <= s_LOGISIM_BUS_272[20].DB_MAX_OUTPUT_PORT_TYPE
OP1_REG_OUT_SEL[0] <= Multiplexer_bus_4:MUX_2.MuxOut
OP1_REG_OUT_SEL[1] <= Multiplexer_bus_4:MUX_2.MuxOut
OP1_REG_OUT_SEL[2] <= Multiplexer_bus_4:MUX_2.MuxOut
OP1_REG_OUT_SEL[3] <= Multiplexer_bus_4:MUX_2.MuxOut
RD_OUT[0] <= Multiplexer_bus_4:MUX_1.MuxOut
RD_OUT[1] <= Multiplexer_bus_4:MUX_1.MuxOut
RD_OUT[2] <= Multiplexer_bus_4:MUX_1.MuxOut
RD_OUT[3] <= Multiplexer_bus_4:MUX_1.MuxOut
REG_INPUT_SRC_SEL <= AND_GATE_4_INPUTS:GATE_203.Result


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_1
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_2
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_3
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_4
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_5
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_6
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_7_INPUTS:GATE_7
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_8
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_9
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_10
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_11
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_12
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_13
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_14
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_15
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_3_INPUTS:GATE_16
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_6_INPUTS:GATE_17
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_18
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_19
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_20
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_21
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_22
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_23
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_24
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_25
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NAND_GATE_5_INPUTS:GATE_26
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_27
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_28
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_29
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_30
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_1
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => Mux3.IN0
MuxIn_0[1] => Mux2.IN0
MuxIn_0[2] => Mux1.IN0
MuxIn_0[3] => Mux0.IN0
MuxIn_1[0] => Mux3.IN1
MuxIn_1[1] => Mux2.IN1
MuxIn_1[2] => Mux1.IN1
MuxIn_1[3] => Mux0.IN1
MuxIn_2[0] => Mux3.IN2
MuxIn_2[1] => Mux2.IN2
MuxIn_2[2] => Mux1.IN2
MuxIn_2[3] => Mux0.IN2
MuxIn_3[0] => Mux3.IN3
MuxIn_3[1] => Mux2.IN3
MuxIn_3[2] => Mux1.IN3
MuxIn_3[3] => Mux0.IN3
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_5_INPUTS:GATE_31
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_32
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_33
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_34
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_35
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_36
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_37
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_38
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_39
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_40
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_41
Input_1 => Result.IN0
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_42
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_43
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_44
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_45
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_46
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_47
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_48
Input_1 => Result.IN0
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_49
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_50
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_51
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_52
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_53
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_54
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_55
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_56
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_57
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_58
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE:GATE_59
Input_1 => Result.IN0
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_60
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_61
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_62
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_63
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_64
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_65
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_66
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_67
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_68
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_69
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_70
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_71
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_72
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_73
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_74
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_75
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_76
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_77
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_78
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_79
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_80
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_81
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_82
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_83
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_84
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_85
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_86
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_87
Input_1 => Result.IN0
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_88
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_89
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_90
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_91
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_92
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_93
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_94
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_95
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_96
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_97
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_98
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_99
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_3_INPUTS:GATE_100
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_101
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_102
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_103
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_104
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_105
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_106
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_107
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_108
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_109
Input_1 => Result.IN0
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_110
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_111
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_112
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_113
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NAND_GATE_3_INPUTS:GATE_114
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_115
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_116
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_117
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_118
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_119
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_120
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_121
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_122
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_123
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_124
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_125
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_126
Input_1 => Result.IN0
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_127
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_128
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_129
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_130
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_10_INPUTS:GATE_131
Input_1 => Result.IN0
Input_10 => Result.IN1
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_132
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_3_INPUTS:GATE_133
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_134
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_135
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_136
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_9_INPUTS:GATE_137
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_138
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_139
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_140
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_141
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_6_INPUTS:GATE_142
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_143
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_144
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_145
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_3_INPUTS:GATE_146
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_147
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_10_INPUTS:GATE_148
Input_1 => Result.IN0
Input_10 => Result.IN1
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_149
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_3_INPUTS:GATE_150
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_151
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_152
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_153
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_154
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_155
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_156
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_157
Input_1 => Result.IN0
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_158
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_159
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_160
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_5_INPUTS:GATE_161
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_162
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_163
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE:GATE_164
Input_1 => Result.IN0
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE:GATE_165
Input_1 => Result.IN0
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_166
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_167
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_168
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_169
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_170
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_171
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_172
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_173
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_174
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_175
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_176
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_6_INPUTS:GATE_177
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_178
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_179
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_180
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_181
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_182
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_5_INPUTS:GATE_183
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_184
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_4_INPUTS:GATE_185
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_186
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_187
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_188
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_189
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_190
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_191
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_192
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_193
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_194
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_195
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_196
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_197
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_198
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_199
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_200
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_201
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_202
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_203
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_204
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_205
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_206
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_207
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_208
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_209
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_210
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_211
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_212
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_213
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_214
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_215
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_216
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_217
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_218
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_219
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_220
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_221
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_222
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_223
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_224
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_225
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_226
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_9_INPUTS:GATE_227
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_228
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_229
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_2
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => Mux3.IN0
MuxIn_0[1] => Mux2.IN0
MuxIn_0[2] => Mux1.IN0
MuxIn_0[3] => Mux0.IN0
MuxIn_1[0] => Mux3.IN1
MuxIn_1[1] => Mux2.IN1
MuxIn_1[2] => Mux1.IN1
MuxIn_1[3] => Mux0.IN1
MuxIn_2[0] => Mux3.IN2
MuxIn_2[1] => Mux2.IN2
MuxIn_2[2] => Mux1.IN2
MuxIn_2[3] => Mux0.IN2
MuxIn_3[0] => Mux3.IN3
MuxIn_3[1] => Mux2.IN3
MuxIn_3[2] => Mux1.IN3
MuxIn_3[3] => Mux0.IN3
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_230
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_231
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_232
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_233
Input_1 => Result.IN0
Input_2 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_5_INPUTS:GATE_234
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_235
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_236
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_237
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_238
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_239
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_240
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_241
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_242
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_6_INPUTS:GATE_243
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_244
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_245
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_246
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_247
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_248
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_249
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_250
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_251
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_252
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_253
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_254
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_255
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NOT_GATE:GATE_256
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1
CLK => ~NO_FANOUT~
CLR_FLAG => s_LOGISIM_NET_6.IN4
FLAG_EN_CTRL[0] => s_LOGISIM_BUS_10[0].IN2
FLAG_EN_CTRL[1] => s_LOGISIM_BUS_10[1].IN1
FLAG_EN_CTRL[2] => s_LOGISIM_BUS_10[2].IN1
FLAG_IN[0] => s_LOGISIM_BUS_15[0].IN1
FLAG_IN[1] => s_LOGISIM_BUS_15[1].IN1
FLAG_IN[2] => s_LOGISIM_BUS_15[2].IN1
FLAG_IN[3] => s_LOGISIM_BUS_15[3].IN1
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[2] => LOGISIM_CLOCK_TREE_0[2].IN4
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => LOGISIM_CLOCK_TREE_0[4].IN4
FLAG_OUT[0] <= REGISTER_FLIP_FLOP:REGISTER_FILE_4.Q
FLAG_OUT[1] <= REGISTER_FLIP_FLOP:REGISTER_FILE_2.Q
FLAG_OUT[2] <= REGISTER_FLIP_FLOP:REGISTER_FILE_3.Q
FLAG_OUT[3] <= REGISTER_FLIP_FLOP:REGISTER_FILE_1.Q


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1
Clock => s_state_reg[0].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
Reset => s_state_reg[0].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_2
Clock => s_state_reg[0].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
Reset => s_state_reg[0].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_3
Clock => s_state_reg[0].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
Reset => s_state_reg[0].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_4
Clock => s_state_reg[0].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
Reset => s_state_reg[0].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1
CLK => ~NO_FANOUT~
COND_MATCHED => s_LOGISIM_NET_13.IN14
CPU_EN => s_LOGISIM_NET_43.IN1
INSTRUCTION[0] => ~NO_FANOUT~
INSTRUCTION[1] => ~NO_FANOUT~
INSTRUCTION[2] => ~NO_FANOUT~
INSTRUCTION[3] => ~NO_FANOUT~
INSTRUCTION[4] => ~NO_FANOUT~
INSTRUCTION[5] => ~NO_FANOUT~
INSTRUCTION[6] => ~NO_FANOUT~
INSTRUCTION[7] => ~NO_FANOUT~
INSTRUCTION[8] => ~NO_FANOUT~
INSTRUCTION[9] => ~NO_FANOUT~
INSTRUCTION[10] => ~NO_FANOUT~
INSTRUCTION[11] => ~NO_FANOUT~
INSTRUCTION[12] => ~NO_FANOUT~
INSTRUCTION[13] => ~NO_FANOUT~
INSTRUCTION[14] => ~NO_FANOUT~
INSTRUCTION[15] => ~NO_FANOUT~
INSTRUCTION[16] => ~NO_FANOUT~
INSTRUCTION[17] => ~NO_FANOUT~
INSTRUCTION[18] => ~NO_FANOUT~
INSTRUCTION[19] => ~NO_FANOUT~
INSTRUCTION[20] => ~NO_FANOUT~
INSTRUCTION[21] => ~NO_FANOUT~
INSTRUCTION[22] => s_LOGISIM_BUS_59[22].IN5
INSTRUCTION[23] => s_LOGISIM_BUS_59[23].IN6
INSTRUCTION[24] => s_LOGISIM_BUS_59[24].IN7
INSTRUCTION[25] => s_LOGISIM_BUS_59[25].IN8
INSTRUCTION[26] => s_LOGISIM_BUS_59[26].IN7
INSTRUCTION[27] => ~NO_FANOUT~
INSTRUCTION[28] => ~NO_FANOUT~
INSTRUCTION[29] => ~NO_FANOUT~
INSTRUCTION[30] => ~NO_FANOUT~
INSTRUCTION[31] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[2] => LOGISIM_CLOCK_TREE_0[2].IN1
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => LOGISIM_CLOCK_TREE_0[4].IN1
STATE_CLR => s_LOGISIM_NET_25.IN1
STATE[0] <= s_LOGISIM_BUS_11[0].DB_MAX_OUTPUT_PORT_TYPE
STATE[1] <= s_LOGISIM_BUS_11[1].DB_MAX_OUTPUT_PORT_TYPE
STATE[2] <= s_LOGISIM_BUS_11[2].DB_MAX_OUTPUT_PORT_TYPE
STATE[3] <= s_LOGISIM_BUS_11[3].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_7_INPUTS:GATE_1
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_2
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_3
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_4
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_5
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_6
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_7
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_9_INPUTS:GATE_8
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_9
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_3_INPUTS:GATE_10
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_11
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_12
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_13
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_14
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_15
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_16
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_17
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_6_INPUTS:GATE_18
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_7_INPUTS:GATE_19
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_20
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_21
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_9_INPUTS:GATE_22
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_23
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_24
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_25
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_26
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_27
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_28
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_7_INPUTS:GATE_29
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_30
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_31
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_10_INPUTS:GATE_32
Input_1 => Result.IN0
Input_10 => Result.IN1
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_33
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_5_INPUTS:GATE_34
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_35
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_36
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_37
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_38
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_9_INPUTS:GATE_39
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_5_INPUTS:GATE_40
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_41
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_42
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_43
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_10_INPUTS:GATE_44
Input_1 => Result.IN0
Input_10 => Result.IN1
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_45
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_4_INPUTS:GATE_46
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_47
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_48
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_49
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_50
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_51
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_52
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_53
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_54
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_55
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_56
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_57
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_5_INPUTS:GATE_58
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_59
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_60
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_61
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_62
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_63
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_64
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_65
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_66
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_67
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_68
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_69
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_70
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_71
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_72
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_73
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_74
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_75
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_76
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_9_INPUTS:GATE_77
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Input_5 => Result.IN1
Input_6 => Result.IN1
Input_7 => Result.IN1
Input_8 => Result.IN1
Input_9 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_78
Input_1 => Result.IN0
Input_2 => Result.IN1
Input_3 => Result.IN1
Input_4 => Result.IN1
Result <= Result.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_79
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_80
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_81
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|NOT_GATE:GATE_82
Input_1 => Result.DATAIN
Result <= Input_1.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1
CLK => s_LOGISIM_NET_6.IN1
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[2] => LOGISIM_CLOCK_TREE_0[2].IN16
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => LOGISIM_CLOCK_TREE_0[4].IN16
OP0_REG_OUT_SEL[0] => s_LOGISIM_BUS_29[0].IN1
OP0_REG_OUT_SEL[1] => s_LOGISIM_BUS_29[1].IN1
OP0_REG_OUT_SEL[2] => s_LOGISIM_BUS_29[2].IN1
OP0_REG_OUT_SEL[3] => s_LOGISIM_BUS_29[3].IN1
OP1_REG_OUT_SEL[0] => s_LOGISIM_BUS_8[0].IN1
OP1_REG_OUT_SEL[1] => s_LOGISIM_BUS_8[1].IN1
OP1_REG_OUT_SEL[2] => s_LOGISIM_BUS_8[2].IN1
OP1_REG_OUT_SEL[3] => s_LOGISIM_BUS_8[3].IN1
PC_ACLR => s_LOGISIM_NET_37.IN1
PC_IN_BUS[0] => s_LOGISIM_BUS_28[0].IN1
PC_IN_BUS[1] => s_LOGISIM_BUS_28[1].IN1
PC_IN_BUS[2] => s_LOGISIM_BUS_28[2].IN1
PC_IN_BUS[3] => s_LOGISIM_BUS_28[3].IN1
PC_IN_BUS[4] => s_LOGISIM_BUS_28[4].IN1
PC_IN_BUS[5] => s_LOGISIM_BUS_28[5].IN1
PC_IN_BUS[6] => s_LOGISIM_BUS_28[6].IN1
PC_IN_BUS[7] => s_LOGISIM_BUS_28[7].IN1
PC_IN_BUS[8] => s_LOGISIM_BUS_28[8].IN1
PC_IN_BUS[9] => s_LOGISIM_BUS_28[9].IN1
PC_IN_BUS[10] => s_LOGISIM_BUS_28[10].IN1
PC_IN_BUS[11] => s_LOGISIM_BUS_28[11].IN1
PC_IN_BUS[12] => s_LOGISIM_BUS_28[12].IN1
PC_IN_BUS[13] => s_LOGISIM_BUS_28[13].IN1
PC_IN_BUS[14] => s_LOGISIM_BUS_28[14].IN1
PC_IN_BUS[15] => s_LOGISIM_BUS_28[15].IN1
PC_IN_BUS[16] => s_LOGISIM_BUS_28[16].IN1
PC_IN_BUS[17] => s_LOGISIM_BUS_28[17].IN1
PC_IN_BUS[18] => s_LOGISIM_BUS_28[18].IN1
PC_IN_BUS[19] => s_LOGISIM_BUS_28[19].IN1
PC_IN_BUS[20] => s_LOGISIM_BUS_28[20].IN1
PC_IN_BUS[21] => s_LOGISIM_BUS_28[21].IN1
PC_IN_BUS[22] => s_LOGISIM_BUS_28[22].IN1
PC_IN_BUS[23] => s_LOGISIM_BUS_28[23].IN1
PC_IN_BUS[24] => s_LOGISIM_BUS_28[24].IN1
PC_IN_BUS[25] => s_LOGISIM_BUS_28[25].IN1
PC_IN_BUS[26] => s_LOGISIM_BUS_28[26].IN1
PC_IN_BUS[27] => s_LOGISIM_BUS_28[27].IN1
PC_IN_BUS[28] => s_LOGISIM_BUS_28[28].IN1
PC_IN_BUS[29] => s_LOGISIM_BUS_28[29].IN1
PC_IN_BUS[30] => s_LOGISIM_BUS_28[30].IN1
PC_IN_BUS[31] => s_LOGISIM_BUS_28[31].IN1
PC_REG_EN => s_LOGISIM_NET_31.IN1
REG_ACLR => s_LOGISIM_NET_10.IN14
REG_INPUT_BUS[0] => s_LOGISIM_BUS_12[0].IN15
REG_INPUT_BUS[1] => s_LOGISIM_BUS_12[1].IN15
REG_INPUT_BUS[2] => s_LOGISIM_BUS_12[2].IN15
REG_INPUT_BUS[3] => s_LOGISIM_BUS_12[3].IN15
REG_INPUT_BUS[4] => s_LOGISIM_BUS_12[4].IN15
REG_INPUT_BUS[5] => s_LOGISIM_BUS_12[5].IN15
REG_INPUT_BUS[6] => s_LOGISIM_BUS_12[6].IN15
REG_INPUT_BUS[7] => s_LOGISIM_BUS_12[7].IN15
REG_INPUT_BUS[8] => s_LOGISIM_BUS_12[8].IN15
REG_INPUT_BUS[9] => s_LOGISIM_BUS_12[9].IN15
REG_INPUT_BUS[10] => s_LOGISIM_BUS_12[10].IN15
REG_INPUT_BUS[11] => s_LOGISIM_BUS_12[11].IN15
REG_INPUT_BUS[12] => s_LOGISIM_BUS_12[12].IN15
REG_INPUT_BUS[13] => s_LOGISIM_BUS_12[13].IN15
REG_INPUT_BUS[14] => s_LOGISIM_BUS_12[14].IN15
REG_INPUT_BUS[15] => s_LOGISIM_BUS_12[15].IN15
REG_INPUT_BUS[16] => s_LOGISIM_BUS_12[16].IN15
REG_INPUT_BUS[17] => s_LOGISIM_BUS_12[17].IN15
REG_INPUT_BUS[18] => s_LOGISIM_BUS_12[18].IN15
REG_INPUT_BUS[19] => s_LOGISIM_BUS_12[19].IN15
REG_INPUT_BUS[20] => s_LOGISIM_BUS_12[20].IN15
REG_INPUT_BUS[21] => s_LOGISIM_BUS_12[21].IN15
REG_INPUT_BUS[22] => s_LOGISIM_BUS_12[22].IN15
REG_INPUT_BUS[23] => s_LOGISIM_BUS_12[23].IN15
REG_INPUT_BUS[24] => s_LOGISIM_BUS_12[24].IN15
REG_INPUT_BUS[25] => s_LOGISIM_BUS_12[25].IN15
REG_INPUT_BUS[26] => s_LOGISIM_BUS_12[26].IN15
REG_INPUT_BUS[27] => s_LOGISIM_BUS_12[27].IN15
REG_INPUT_BUS[28] => s_LOGISIM_BUS_12[28].IN15
REG_INPUT_BUS[29] => s_LOGISIM_BUS_12[29].IN15
REG_INPUT_BUS[30] => s_LOGISIM_BUS_12[30].IN15
REG_INPUT_BUS[31] => s_LOGISIM_BUS_12[31].IN15
REG_WR_SEL[0] => s_LOGISIM_BUS_5[0].IN1
REG_WR_SEL[1] => s_LOGISIM_BUS_5[1].IN1
REG_WR_SEL[2] => s_LOGISIM_BUS_5[2].IN1
REG_WR_SEL[3] => s_LOGISIM_BUS_5[3].IN1
OP0_OUT_BUS[0] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[1] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[2] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[3] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[4] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[5] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[6] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[7] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[8] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[9] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[10] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[11] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[12] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[13] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[14] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[15] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[16] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[17] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[18] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[19] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[20] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[21] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[22] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[23] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[24] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[25] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[26] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[27] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[28] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[29] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[30] <= Multiplexer_bus_16:MUX_1.MuxOut
OP0_OUT_BUS[31] <= Multiplexer_bus_16:MUX_1.MuxOut
OP1_OUT_BUS[0] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[1] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[2] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[3] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[4] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[5] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[6] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[7] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[8] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[9] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[10] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[11] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[12] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[13] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[14] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[15] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[16] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[17] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[18] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[19] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[20] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[21] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[22] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[23] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[24] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[25] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[26] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[27] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[28] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[29] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[30] <= Multiplexer_bus_16:MUX_2.MuxOut
OP1_OUT_BUS[31] <= Multiplexer_bus_16:MUX_2.MuxOut
PC_BUS[0] <= s_LOGISIM_BUS_20[0].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[1] <= s_LOGISIM_BUS_20[1].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[2] <= s_LOGISIM_BUS_20[2].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[3] <= s_LOGISIM_BUS_20[3].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[4] <= s_LOGISIM_BUS_20[4].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[5] <= s_LOGISIM_BUS_20[5].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[6] <= s_LOGISIM_BUS_20[6].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[7] <= s_LOGISIM_BUS_20[7].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[8] <= s_LOGISIM_BUS_20[8].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[9] <= s_LOGISIM_BUS_20[9].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[10] <= s_LOGISIM_BUS_20[10].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[11] <= s_LOGISIM_BUS_20[11].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[12] <= s_LOGISIM_BUS_20[12].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[13] <= s_LOGISIM_BUS_20[13].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[14] <= s_LOGISIM_BUS_20[14].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[15] <= s_LOGISIM_BUS_20[15].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[16] <= s_LOGISIM_BUS_20[16].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[17] <= s_LOGISIM_BUS_20[17].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[18] <= s_LOGISIM_BUS_20[18].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[19] <= s_LOGISIM_BUS_20[19].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[20] <= s_LOGISIM_BUS_20[20].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[21] <= s_LOGISIM_BUS_20[21].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[22] <= s_LOGISIM_BUS_20[22].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[23] <= s_LOGISIM_BUS_20[23].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[24] <= s_LOGISIM_BUS_20[24].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[25] <= s_LOGISIM_BUS_20[25].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[26] <= s_LOGISIM_BUS_20[26].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[27] <= s_LOGISIM_BUS_20[27].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[28] <= s_LOGISIM_BUS_20[28].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[29] <= s_LOGISIM_BUS_20[29].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[30] <= s_LOGISIM_BUS_20[30].DB_MAX_OUTPUT_PORT_TYPE
PC_BUS[31] <= s_LOGISIM_BUS_20[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_2
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_3
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_4
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_5
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_6
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_7
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_8
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_9
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_10
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Decoder_16:DECODER_1
Enable => DecoderOut_0.IN1
Enable => DecoderOut_1.IN1
Enable => DecoderOut_2.IN1
Enable => DecoderOut_3.IN1
Enable => DecoderOut_4.IN1
Enable => DecoderOut_5.IN1
Enable => DecoderOut_6.IN1
Enable => DecoderOut_7.IN1
Enable => DecoderOut_8.IN1
Enable => DecoderOut_9.IN1
Enable => DecoderOut_10.IN1
Enable => DecoderOut_11.IN1
Enable => DecoderOut_12.IN1
Enable => DecoderOut_13.IN1
Enable => DecoderOut_14.IN1
Enable => DecoderOut_15.IN1
Sel[0] => Equal0.IN3
Sel[0] => Equal1.IN0
Sel[0] => Equal2.IN3
Sel[0] => Equal3.IN1
Sel[0] => Equal4.IN3
Sel[0] => Equal5.IN1
Sel[0] => Equal6.IN3
Sel[0] => Equal7.IN2
Sel[0] => Equal8.IN3
Sel[0] => Equal9.IN1
Sel[0] => Equal10.IN3
Sel[0] => Equal11.IN2
Sel[0] => Equal12.IN3
Sel[0] => Equal13.IN2
Sel[0] => Equal14.IN3
Sel[0] => Equal15.IN3
Sel[1] => Equal0.IN2
Sel[1] => Equal1.IN3
Sel[1] => Equal2.IN0
Sel[1] => Equal3.IN0
Sel[1] => Equal4.IN2
Sel[1] => Equal5.IN3
Sel[1] => Equal6.IN1
Sel[1] => Equal7.IN1
Sel[1] => Equal8.IN2
Sel[1] => Equal9.IN3
Sel[1] => Equal10.IN1
Sel[1] => Equal11.IN1
Sel[1] => Equal12.IN2
Sel[1] => Equal13.IN3
Sel[1] => Equal14.IN2
Sel[1] => Equal15.IN2
Sel[2] => Equal0.IN1
Sel[2] => Equal1.IN2
Sel[2] => Equal2.IN2
Sel[2] => Equal3.IN3
Sel[2] => Equal4.IN0
Sel[2] => Equal5.IN0
Sel[2] => Equal6.IN0
Sel[2] => Equal7.IN0
Sel[2] => Equal8.IN1
Sel[2] => Equal9.IN2
Sel[2] => Equal10.IN2
Sel[2] => Equal11.IN3
Sel[2] => Equal12.IN1
Sel[2] => Equal13.IN1
Sel[2] => Equal14.IN1
Sel[2] => Equal15.IN1
Sel[3] => Equal0.IN0
Sel[3] => Equal1.IN1
Sel[3] => Equal2.IN1
Sel[3] => Equal3.IN2
Sel[3] => Equal4.IN1
Sel[3] => Equal5.IN2
Sel[3] => Equal6.IN2
Sel[3] => Equal7.IN3
Sel[3] => Equal8.IN0
Sel[3] => Equal9.IN0
Sel[3] => Equal10.IN0
Sel[3] => Equal11.IN0
Sel[3] => Equal12.IN0
Sel[3] => Equal13.IN0
Sel[3] => Equal14.IN0
Sel[3] => Equal15.IN0
DecoderOut_0 <= DecoderOut_0.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_1 <= DecoderOut_1.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_10 <= DecoderOut_10.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_11 <= DecoderOut_11.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_12 <= DecoderOut_12.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_13 <= DecoderOut_13.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_14 <= DecoderOut_14.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_15 <= DecoderOut_15.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_2 <= DecoderOut_2.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_3 <= DecoderOut_3.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_4 <= DecoderOut_4.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_5 <= DecoderOut_5.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_6 <= DecoderOut_6.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_7 <= DecoderOut_7.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_8 <= DecoderOut_8.DB_MAX_OUTPUT_PORT_TYPE
DecoderOut_9 <= DecoderOut_9.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_1
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => Mux31.IN0
MuxIn_0[1] => Mux30.IN0
MuxIn_0[2] => Mux29.IN0
MuxIn_0[3] => Mux28.IN0
MuxIn_0[4] => Mux27.IN0
MuxIn_0[5] => Mux26.IN0
MuxIn_0[6] => Mux25.IN0
MuxIn_0[7] => Mux24.IN0
MuxIn_0[8] => Mux23.IN0
MuxIn_0[9] => Mux22.IN0
MuxIn_0[10] => Mux21.IN0
MuxIn_0[11] => Mux20.IN0
MuxIn_0[12] => Mux19.IN0
MuxIn_0[13] => Mux18.IN0
MuxIn_0[14] => Mux17.IN0
MuxIn_0[15] => Mux16.IN0
MuxIn_0[16] => Mux15.IN0
MuxIn_0[17] => Mux14.IN0
MuxIn_0[18] => Mux13.IN0
MuxIn_0[19] => Mux12.IN0
MuxIn_0[20] => Mux11.IN0
MuxIn_0[21] => Mux10.IN0
MuxIn_0[22] => Mux9.IN0
MuxIn_0[23] => Mux8.IN0
MuxIn_0[24] => Mux7.IN0
MuxIn_0[25] => Mux6.IN0
MuxIn_0[26] => Mux5.IN0
MuxIn_0[27] => Mux4.IN0
MuxIn_0[28] => Mux3.IN0
MuxIn_0[29] => Mux2.IN0
MuxIn_0[30] => Mux1.IN0
MuxIn_0[31] => Mux0.IN0
MuxIn_1[0] => Mux31.IN1
MuxIn_1[1] => Mux30.IN1
MuxIn_1[2] => Mux29.IN1
MuxIn_1[3] => Mux28.IN1
MuxIn_1[4] => Mux27.IN1
MuxIn_1[5] => Mux26.IN1
MuxIn_1[6] => Mux25.IN1
MuxIn_1[7] => Mux24.IN1
MuxIn_1[8] => Mux23.IN1
MuxIn_1[9] => Mux22.IN1
MuxIn_1[10] => Mux21.IN1
MuxIn_1[11] => Mux20.IN1
MuxIn_1[12] => Mux19.IN1
MuxIn_1[13] => Mux18.IN1
MuxIn_1[14] => Mux17.IN1
MuxIn_1[15] => Mux16.IN1
MuxIn_1[16] => Mux15.IN1
MuxIn_1[17] => Mux14.IN1
MuxIn_1[18] => Mux13.IN1
MuxIn_1[19] => Mux12.IN1
MuxIn_1[20] => Mux11.IN1
MuxIn_1[21] => Mux10.IN1
MuxIn_1[22] => Mux9.IN1
MuxIn_1[23] => Mux8.IN1
MuxIn_1[24] => Mux7.IN1
MuxIn_1[25] => Mux6.IN1
MuxIn_1[26] => Mux5.IN1
MuxIn_1[27] => Mux4.IN1
MuxIn_1[28] => Mux3.IN1
MuxIn_1[29] => Mux2.IN1
MuxIn_1[30] => Mux1.IN1
MuxIn_1[31] => Mux0.IN1
MuxIn_10[0] => Mux31.IN2
MuxIn_10[1] => Mux30.IN2
MuxIn_10[2] => Mux29.IN2
MuxIn_10[3] => Mux28.IN2
MuxIn_10[4] => Mux27.IN2
MuxIn_10[5] => Mux26.IN2
MuxIn_10[6] => Mux25.IN2
MuxIn_10[7] => Mux24.IN2
MuxIn_10[8] => Mux23.IN2
MuxIn_10[9] => Mux22.IN2
MuxIn_10[10] => Mux21.IN2
MuxIn_10[11] => Mux20.IN2
MuxIn_10[12] => Mux19.IN2
MuxIn_10[13] => Mux18.IN2
MuxIn_10[14] => Mux17.IN2
MuxIn_10[15] => Mux16.IN2
MuxIn_10[16] => Mux15.IN2
MuxIn_10[17] => Mux14.IN2
MuxIn_10[18] => Mux13.IN2
MuxIn_10[19] => Mux12.IN2
MuxIn_10[20] => Mux11.IN2
MuxIn_10[21] => Mux10.IN2
MuxIn_10[22] => Mux9.IN2
MuxIn_10[23] => Mux8.IN2
MuxIn_10[24] => Mux7.IN2
MuxIn_10[25] => Mux6.IN2
MuxIn_10[26] => Mux5.IN2
MuxIn_10[27] => Mux4.IN2
MuxIn_10[28] => Mux3.IN2
MuxIn_10[29] => Mux2.IN2
MuxIn_10[30] => Mux1.IN2
MuxIn_10[31] => Mux0.IN2
MuxIn_11[0] => Mux31.IN3
MuxIn_11[1] => Mux30.IN3
MuxIn_11[2] => Mux29.IN3
MuxIn_11[3] => Mux28.IN3
MuxIn_11[4] => Mux27.IN3
MuxIn_11[5] => Mux26.IN3
MuxIn_11[6] => Mux25.IN3
MuxIn_11[7] => Mux24.IN3
MuxIn_11[8] => Mux23.IN3
MuxIn_11[9] => Mux22.IN3
MuxIn_11[10] => Mux21.IN3
MuxIn_11[11] => Mux20.IN3
MuxIn_11[12] => Mux19.IN3
MuxIn_11[13] => Mux18.IN3
MuxIn_11[14] => Mux17.IN3
MuxIn_11[15] => Mux16.IN3
MuxIn_11[16] => Mux15.IN3
MuxIn_11[17] => Mux14.IN3
MuxIn_11[18] => Mux13.IN3
MuxIn_11[19] => Mux12.IN3
MuxIn_11[20] => Mux11.IN3
MuxIn_11[21] => Mux10.IN3
MuxIn_11[22] => Mux9.IN3
MuxIn_11[23] => Mux8.IN3
MuxIn_11[24] => Mux7.IN3
MuxIn_11[25] => Mux6.IN3
MuxIn_11[26] => Mux5.IN3
MuxIn_11[27] => Mux4.IN3
MuxIn_11[28] => Mux3.IN3
MuxIn_11[29] => Mux2.IN3
MuxIn_11[30] => Mux1.IN3
MuxIn_11[31] => Mux0.IN3
MuxIn_12[0] => Mux31.IN4
MuxIn_12[1] => Mux30.IN4
MuxIn_12[2] => Mux29.IN4
MuxIn_12[3] => Mux28.IN4
MuxIn_12[4] => Mux27.IN4
MuxIn_12[5] => Mux26.IN4
MuxIn_12[6] => Mux25.IN4
MuxIn_12[7] => Mux24.IN4
MuxIn_12[8] => Mux23.IN4
MuxIn_12[9] => Mux22.IN4
MuxIn_12[10] => Mux21.IN4
MuxIn_12[11] => Mux20.IN4
MuxIn_12[12] => Mux19.IN4
MuxIn_12[13] => Mux18.IN4
MuxIn_12[14] => Mux17.IN4
MuxIn_12[15] => Mux16.IN4
MuxIn_12[16] => Mux15.IN4
MuxIn_12[17] => Mux14.IN4
MuxIn_12[18] => Mux13.IN4
MuxIn_12[19] => Mux12.IN4
MuxIn_12[20] => Mux11.IN4
MuxIn_12[21] => Mux10.IN4
MuxIn_12[22] => Mux9.IN4
MuxIn_12[23] => Mux8.IN4
MuxIn_12[24] => Mux7.IN4
MuxIn_12[25] => Mux6.IN4
MuxIn_12[26] => Mux5.IN4
MuxIn_12[27] => Mux4.IN4
MuxIn_12[28] => Mux3.IN4
MuxIn_12[29] => Mux2.IN4
MuxIn_12[30] => Mux1.IN4
MuxIn_12[31] => Mux0.IN4
MuxIn_13[0] => Mux31.IN5
MuxIn_13[1] => Mux30.IN5
MuxIn_13[2] => Mux29.IN5
MuxIn_13[3] => Mux28.IN5
MuxIn_13[4] => Mux27.IN5
MuxIn_13[5] => Mux26.IN5
MuxIn_13[6] => Mux25.IN5
MuxIn_13[7] => Mux24.IN5
MuxIn_13[8] => Mux23.IN5
MuxIn_13[9] => Mux22.IN5
MuxIn_13[10] => Mux21.IN5
MuxIn_13[11] => Mux20.IN5
MuxIn_13[12] => Mux19.IN5
MuxIn_13[13] => Mux18.IN5
MuxIn_13[14] => Mux17.IN5
MuxIn_13[15] => Mux16.IN5
MuxIn_13[16] => Mux15.IN5
MuxIn_13[17] => Mux14.IN5
MuxIn_13[18] => Mux13.IN5
MuxIn_13[19] => Mux12.IN5
MuxIn_13[20] => Mux11.IN5
MuxIn_13[21] => Mux10.IN5
MuxIn_13[22] => Mux9.IN5
MuxIn_13[23] => Mux8.IN5
MuxIn_13[24] => Mux7.IN5
MuxIn_13[25] => Mux6.IN5
MuxIn_13[26] => Mux5.IN5
MuxIn_13[27] => Mux4.IN5
MuxIn_13[28] => Mux3.IN5
MuxIn_13[29] => Mux2.IN5
MuxIn_13[30] => Mux1.IN5
MuxIn_13[31] => Mux0.IN5
MuxIn_14[0] => Mux31.IN6
MuxIn_14[1] => Mux30.IN6
MuxIn_14[2] => Mux29.IN6
MuxIn_14[3] => Mux28.IN6
MuxIn_14[4] => Mux27.IN6
MuxIn_14[5] => Mux26.IN6
MuxIn_14[6] => Mux25.IN6
MuxIn_14[7] => Mux24.IN6
MuxIn_14[8] => Mux23.IN6
MuxIn_14[9] => Mux22.IN6
MuxIn_14[10] => Mux21.IN6
MuxIn_14[11] => Mux20.IN6
MuxIn_14[12] => Mux19.IN6
MuxIn_14[13] => Mux18.IN6
MuxIn_14[14] => Mux17.IN6
MuxIn_14[15] => Mux16.IN6
MuxIn_14[16] => Mux15.IN6
MuxIn_14[17] => Mux14.IN6
MuxIn_14[18] => Mux13.IN6
MuxIn_14[19] => Mux12.IN6
MuxIn_14[20] => Mux11.IN6
MuxIn_14[21] => Mux10.IN6
MuxIn_14[22] => Mux9.IN6
MuxIn_14[23] => Mux8.IN6
MuxIn_14[24] => Mux7.IN6
MuxIn_14[25] => Mux6.IN6
MuxIn_14[26] => Mux5.IN6
MuxIn_14[27] => Mux4.IN6
MuxIn_14[28] => Mux3.IN6
MuxIn_14[29] => Mux2.IN6
MuxIn_14[30] => Mux1.IN6
MuxIn_14[31] => Mux0.IN6
MuxIn_15[0] => Mux31.IN7
MuxIn_15[1] => Mux30.IN7
MuxIn_15[2] => Mux29.IN7
MuxIn_15[3] => Mux28.IN7
MuxIn_15[4] => Mux27.IN7
MuxIn_15[5] => Mux26.IN7
MuxIn_15[6] => Mux25.IN7
MuxIn_15[7] => Mux24.IN7
MuxIn_15[8] => Mux23.IN7
MuxIn_15[9] => Mux22.IN7
MuxIn_15[10] => Mux21.IN7
MuxIn_15[11] => Mux20.IN7
MuxIn_15[12] => Mux19.IN7
MuxIn_15[13] => Mux18.IN7
MuxIn_15[14] => Mux17.IN7
MuxIn_15[15] => Mux16.IN7
MuxIn_15[16] => Mux15.IN7
MuxIn_15[17] => Mux14.IN7
MuxIn_15[18] => Mux13.IN7
MuxIn_15[19] => Mux12.IN7
MuxIn_15[20] => Mux11.IN7
MuxIn_15[21] => Mux10.IN7
MuxIn_15[22] => Mux9.IN7
MuxIn_15[23] => Mux8.IN7
MuxIn_15[24] => Mux7.IN7
MuxIn_15[25] => Mux6.IN7
MuxIn_15[26] => Mux5.IN7
MuxIn_15[27] => Mux4.IN7
MuxIn_15[28] => Mux3.IN7
MuxIn_15[29] => Mux2.IN7
MuxIn_15[30] => Mux1.IN7
MuxIn_15[31] => Mux0.IN7
MuxIn_2[0] => Mux31.IN8
MuxIn_2[1] => Mux30.IN8
MuxIn_2[2] => Mux29.IN8
MuxIn_2[3] => Mux28.IN8
MuxIn_2[4] => Mux27.IN8
MuxIn_2[5] => Mux26.IN8
MuxIn_2[6] => Mux25.IN8
MuxIn_2[7] => Mux24.IN8
MuxIn_2[8] => Mux23.IN8
MuxIn_2[9] => Mux22.IN8
MuxIn_2[10] => Mux21.IN8
MuxIn_2[11] => Mux20.IN8
MuxIn_2[12] => Mux19.IN8
MuxIn_2[13] => Mux18.IN8
MuxIn_2[14] => Mux17.IN8
MuxIn_2[15] => Mux16.IN8
MuxIn_2[16] => Mux15.IN8
MuxIn_2[17] => Mux14.IN8
MuxIn_2[18] => Mux13.IN8
MuxIn_2[19] => Mux12.IN8
MuxIn_2[20] => Mux11.IN8
MuxIn_2[21] => Mux10.IN8
MuxIn_2[22] => Mux9.IN8
MuxIn_2[23] => Mux8.IN8
MuxIn_2[24] => Mux7.IN8
MuxIn_2[25] => Mux6.IN8
MuxIn_2[26] => Mux5.IN8
MuxIn_2[27] => Mux4.IN8
MuxIn_2[28] => Mux3.IN8
MuxIn_2[29] => Mux2.IN8
MuxIn_2[30] => Mux1.IN8
MuxIn_2[31] => Mux0.IN8
MuxIn_3[0] => Mux31.IN9
MuxIn_3[1] => Mux30.IN9
MuxIn_3[2] => Mux29.IN9
MuxIn_3[3] => Mux28.IN9
MuxIn_3[4] => Mux27.IN9
MuxIn_3[5] => Mux26.IN9
MuxIn_3[6] => Mux25.IN9
MuxIn_3[7] => Mux24.IN9
MuxIn_3[8] => Mux23.IN9
MuxIn_3[9] => Mux22.IN9
MuxIn_3[10] => Mux21.IN9
MuxIn_3[11] => Mux20.IN9
MuxIn_3[12] => Mux19.IN9
MuxIn_3[13] => Mux18.IN9
MuxIn_3[14] => Mux17.IN9
MuxIn_3[15] => Mux16.IN9
MuxIn_3[16] => Mux15.IN9
MuxIn_3[17] => Mux14.IN9
MuxIn_3[18] => Mux13.IN9
MuxIn_3[19] => Mux12.IN9
MuxIn_3[20] => Mux11.IN9
MuxIn_3[21] => Mux10.IN9
MuxIn_3[22] => Mux9.IN9
MuxIn_3[23] => Mux8.IN9
MuxIn_3[24] => Mux7.IN9
MuxIn_3[25] => Mux6.IN9
MuxIn_3[26] => Mux5.IN9
MuxIn_3[27] => Mux4.IN9
MuxIn_3[28] => Mux3.IN9
MuxIn_3[29] => Mux2.IN9
MuxIn_3[30] => Mux1.IN9
MuxIn_3[31] => Mux0.IN9
MuxIn_4[0] => Mux31.IN10
MuxIn_4[1] => Mux30.IN10
MuxIn_4[2] => Mux29.IN10
MuxIn_4[3] => Mux28.IN10
MuxIn_4[4] => Mux27.IN10
MuxIn_4[5] => Mux26.IN10
MuxIn_4[6] => Mux25.IN10
MuxIn_4[7] => Mux24.IN10
MuxIn_4[8] => Mux23.IN10
MuxIn_4[9] => Mux22.IN10
MuxIn_4[10] => Mux21.IN10
MuxIn_4[11] => Mux20.IN10
MuxIn_4[12] => Mux19.IN10
MuxIn_4[13] => Mux18.IN10
MuxIn_4[14] => Mux17.IN10
MuxIn_4[15] => Mux16.IN10
MuxIn_4[16] => Mux15.IN10
MuxIn_4[17] => Mux14.IN10
MuxIn_4[18] => Mux13.IN10
MuxIn_4[19] => Mux12.IN10
MuxIn_4[20] => Mux11.IN10
MuxIn_4[21] => Mux10.IN10
MuxIn_4[22] => Mux9.IN10
MuxIn_4[23] => Mux8.IN10
MuxIn_4[24] => Mux7.IN10
MuxIn_4[25] => Mux6.IN10
MuxIn_4[26] => Mux5.IN10
MuxIn_4[27] => Mux4.IN10
MuxIn_4[28] => Mux3.IN10
MuxIn_4[29] => Mux2.IN10
MuxIn_4[30] => Mux1.IN10
MuxIn_4[31] => Mux0.IN10
MuxIn_5[0] => Mux31.IN11
MuxIn_5[1] => Mux30.IN11
MuxIn_5[2] => Mux29.IN11
MuxIn_5[3] => Mux28.IN11
MuxIn_5[4] => Mux27.IN11
MuxIn_5[5] => Mux26.IN11
MuxIn_5[6] => Mux25.IN11
MuxIn_5[7] => Mux24.IN11
MuxIn_5[8] => Mux23.IN11
MuxIn_5[9] => Mux22.IN11
MuxIn_5[10] => Mux21.IN11
MuxIn_5[11] => Mux20.IN11
MuxIn_5[12] => Mux19.IN11
MuxIn_5[13] => Mux18.IN11
MuxIn_5[14] => Mux17.IN11
MuxIn_5[15] => Mux16.IN11
MuxIn_5[16] => Mux15.IN11
MuxIn_5[17] => Mux14.IN11
MuxIn_5[18] => Mux13.IN11
MuxIn_5[19] => Mux12.IN11
MuxIn_5[20] => Mux11.IN11
MuxIn_5[21] => Mux10.IN11
MuxIn_5[22] => Mux9.IN11
MuxIn_5[23] => Mux8.IN11
MuxIn_5[24] => Mux7.IN11
MuxIn_5[25] => Mux6.IN11
MuxIn_5[26] => Mux5.IN11
MuxIn_5[27] => Mux4.IN11
MuxIn_5[28] => Mux3.IN11
MuxIn_5[29] => Mux2.IN11
MuxIn_5[30] => Mux1.IN11
MuxIn_5[31] => Mux0.IN11
MuxIn_6[0] => Mux31.IN12
MuxIn_6[1] => Mux30.IN12
MuxIn_6[2] => Mux29.IN12
MuxIn_6[3] => Mux28.IN12
MuxIn_6[4] => Mux27.IN12
MuxIn_6[5] => Mux26.IN12
MuxIn_6[6] => Mux25.IN12
MuxIn_6[7] => Mux24.IN12
MuxIn_6[8] => Mux23.IN12
MuxIn_6[9] => Mux22.IN12
MuxIn_6[10] => Mux21.IN12
MuxIn_6[11] => Mux20.IN12
MuxIn_6[12] => Mux19.IN12
MuxIn_6[13] => Mux18.IN12
MuxIn_6[14] => Mux17.IN12
MuxIn_6[15] => Mux16.IN12
MuxIn_6[16] => Mux15.IN12
MuxIn_6[17] => Mux14.IN12
MuxIn_6[18] => Mux13.IN12
MuxIn_6[19] => Mux12.IN12
MuxIn_6[20] => Mux11.IN12
MuxIn_6[21] => Mux10.IN12
MuxIn_6[22] => Mux9.IN12
MuxIn_6[23] => Mux8.IN12
MuxIn_6[24] => Mux7.IN12
MuxIn_6[25] => Mux6.IN12
MuxIn_6[26] => Mux5.IN12
MuxIn_6[27] => Mux4.IN12
MuxIn_6[28] => Mux3.IN12
MuxIn_6[29] => Mux2.IN12
MuxIn_6[30] => Mux1.IN12
MuxIn_6[31] => Mux0.IN12
MuxIn_7[0] => Mux31.IN13
MuxIn_7[1] => Mux30.IN13
MuxIn_7[2] => Mux29.IN13
MuxIn_7[3] => Mux28.IN13
MuxIn_7[4] => Mux27.IN13
MuxIn_7[5] => Mux26.IN13
MuxIn_7[6] => Mux25.IN13
MuxIn_7[7] => Mux24.IN13
MuxIn_7[8] => Mux23.IN13
MuxIn_7[9] => Mux22.IN13
MuxIn_7[10] => Mux21.IN13
MuxIn_7[11] => Mux20.IN13
MuxIn_7[12] => Mux19.IN13
MuxIn_7[13] => Mux18.IN13
MuxIn_7[14] => Mux17.IN13
MuxIn_7[15] => Mux16.IN13
MuxIn_7[16] => Mux15.IN13
MuxIn_7[17] => Mux14.IN13
MuxIn_7[18] => Mux13.IN13
MuxIn_7[19] => Mux12.IN13
MuxIn_7[20] => Mux11.IN13
MuxIn_7[21] => Mux10.IN13
MuxIn_7[22] => Mux9.IN13
MuxIn_7[23] => Mux8.IN13
MuxIn_7[24] => Mux7.IN13
MuxIn_7[25] => Mux6.IN13
MuxIn_7[26] => Mux5.IN13
MuxIn_7[27] => Mux4.IN13
MuxIn_7[28] => Mux3.IN13
MuxIn_7[29] => Mux2.IN13
MuxIn_7[30] => Mux1.IN13
MuxIn_7[31] => Mux0.IN13
MuxIn_8[0] => Mux31.IN14
MuxIn_8[1] => Mux30.IN14
MuxIn_8[2] => Mux29.IN14
MuxIn_8[3] => Mux28.IN14
MuxIn_8[4] => Mux27.IN14
MuxIn_8[5] => Mux26.IN14
MuxIn_8[6] => Mux25.IN14
MuxIn_8[7] => Mux24.IN14
MuxIn_8[8] => Mux23.IN14
MuxIn_8[9] => Mux22.IN14
MuxIn_8[10] => Mux21.IN14
MuxIn_8[11] => Mux20.IN14
MuxIn_8[12] => Mux19.IN14
MuxIn_8[13] => Mux18.IN14
MuxIn_8[14] => Mux17.IN14
MuxIn_8[15] => Mux16.IN14
MuxIn_8[16] => Mux15.IN14
MuxIn_8[17] => Mux14.IN14
MuxIn_8[18] => Mux13.IN14
MuxIn_8[19] => Mux12.IN14
MuxIn_8[20] => Mux11.IN14
MuxIn_8[21] => Mux10.IN14
MuxIn_8[22] => Mux9.IN14
MuxIn_8[23] => Mux8.IN14
MuxIn_8[24] => Mux7.IN14
MuxIn_8[25] => Mux6.IN14
MuxIn_8[26] => Mux5.IN14
MuxIn_8[27] => Mux4.IN14
MuxIn_8[28] => Mux3.IN14
MuxIn_8[29] => Mux2.IN14
MuxIn_8[30] => Mux1.IN14
MuxIn_8[31] => Mux0.IN14
MuxIn_9[0] => Mux31.IN15
MuxIn_9[1] => Mux30.IN15
MuxIn_9[2] => Mux29.IN15
MuxIn_9[3] => Mux28.IN15
MuxIn_9[4] => Mux27.IN15
MuxIn_9[5] => Mux26.IN15
MuxIn_9[6] => Mux25.IN15
MuxIn_9[7] => Mux24.IN15
MuxIn_9[8] => Mux23.IN15
MuxIn_9[9] => Mux22.IN15
MuxIn_9[10] => Mux21.IN15
MuxIn_9[11] => Mux20.IN15
MuxIn_9[12] => Mux19.IN15
MuxIn_9[13] => Mux18.IN15
MuxIn_9[14] => Mux17.IN15
MuxIn_9[15] => Mux16.IN15
MuxIn_9[16] => Mux15.IN15
MuxIn_9[17] => Mux14.IN15
MuxIn_9[18] => Mux13.IN15
MuxIn_9[19] => Mux12.IN15
MuxIn_9[20] => Mux11.IN15
MuxIn_9[21] => Mux10.IN15
MuxIn_9[22] => Mux9.IN15
MuxIn_9[23] => Mux8.IN15
MuxIn_9[24] => Mux7.IN15
MuxIn_9[25] => Mux6.IN15
MuxIn_9[26] => Mux5.IN15
MuxIn_9[27] => Mux4.IN15
MuxIn_9[28] => Mux3.IN15
MuxIn_9[29] => Mux2.IN15
MuxIn_9[30] => Mux1.IN15
MuxIn_9[31] => Mux0.IN15
Sel[0] => Mux0.IN19
Sel[0] => Mux1.IN19
Sel[0] => Mux2.IN19
Sel[0] => Mux3.IN19
Sel[0] => Mux4.IN19
Sel[0] => Mux5.IN19
Sel[0] => Mux6.IN19
Sel[0] => Mux7.IN19
Sel[0] => Mux8.IN19
Sel[0] => Mux9.IN19
Sel[0] => Mux10.IN19
Sel[0] => Mux11.IN19
Sel[0] => Mux12.IN19
Sel[0] => Mux13.IN19
Sel[0] => Mux14.IN19
Sel[0] => Mux15.IN19
Sel[0] => Mux16.IN19
Sel[0] => Mux17.IN19
Sel[0] => Mux18.IN19
Sel[0] => Mux19.IN19
Sel[0] => Mux20.IN19
Sel[0] => Mux21.IN19
Sel[0] => Mux22.IN19
Sel[0] => Mux23.IN19
Sel[0] => Mux24.IN19
Sel[0] => Mux25.IN19
Sel[0] => Mux26.IN19
Sel[0] => Mux27.IN19
Sel[0] => Mux28.IN19
Sel[0] => Mux29.IN19
Sel[0] => Mux30.IN19
Sel[0] => Mux31.IN19
Sel[1] => Mux0.IN18
Sel[1] => Mux1.IN18
Sel[1] => Mux2.IN18
Sel[1] => Mux3.IN18
Sel[1] => Mux4.IN18
Sel[1] => Mux5.IN18
Sel[1] => Mux6.IN18
Sel[1] => Mux7.IN18
Sel[1] => Mux8.IN18
Sel[1] => Mux9.IN18
Sel[1] => Mux10.IN18
Sel[1] => Mux11.IN18
Sel[1] => Mux12.IN18
Sel[1] => Mux13.IN18
Sel[1] => Mux14.IN18
Sel[1] => Mux15.IN18
Sel[1] => Mux16.IN18
Sel[1] => Mux17.IN18
Sel[1] => Mux18.IN18
Sel[1] => Mux19.IN18
Sel[1] => Mux20.IN18
Sel[1] => Mux21.IN18
Sel[1] => Mux22.IN18
Sel[1] => Mux23.IN18
Sel[1] => Mux24.IN18
Sel[1] => Mux25.IN18
Sel[1] => Mux26.IN18
Sel[1] => Mux27.IN18
Sel[1] => Mux28.IN18
Sel[1] => Mux29.IN18
Sel[1] => Mux30.IN18
Sel[1] => Mux31.IN18
Sel[2] => Mux0.IN17
Sel[2] => Mux1.IN17
Sel[2] => Mux2.IN17
Sel[2] => Mux3.IN17
Sel[2] => Mux4.IN17
Sel[2] => Mux5.IN17
Sel[2] => Mux6.IN17
Sel[2] => Mux7.IN17
Sel[2] => Mux8.IN17
Sel[2] => Mux9.IN17
Sel[2] => Mux10.IN17
Sel[2] => Mux11.IN17
Sel[2] => Mux12.IN17
Sel[2] => Mux13.IN17
Sel[2] => Mux14.IN17
Sel[2] => Mux15.IN17
Sel[2] => Mux16.IN17
Sel[2] => Mux17.IN17
Sel[2] => Mux18.IN17
Sel[2] => Mux19.IN17
Sel[2] => Mux20.IN17
Sel[2] => Mux21.IN17
Sel[2] => Mux22.IN17
Sel[2] => Mux23.IN17
Sel[2] => Mux24.IN17
Sel[2] => Mux25.IN17
Sel[2] => Mux26.IN17
Sel[2] => Mux27.IN17
Sel[2] => Mux28.IN17
Sel[2] => Mux29.IN17
Sel[2] => Mux30.IN17
Sel[2] => Mux31.IN17
Sel[3] => Mux0.IN16
Sel[3] => Mux1.IN16
Sel[3] => Mux2.IN16
Sel[3] => Mux3.IN16
Sel[3] => Mux4.IN16
Sel[3] => Mux5.IN16
Sel[3] => Mux6.IN16
Sel[3] => Mux7.IN16
Sel[3] => Mux8.IN16
Sel[3] => Mux9.IN16
Sel[3] => Mux10.IN16
Sel[3] => Mux11.IN16
Sel[3] => Mux12.IN16
Sel[3] => Mux13.IN16
Sel[3] => Mux14.IN16
Sel[3] => Mux15.IN16
Sel[3] => Mux16.IN16
Sel[3] => Mux17.IN16
Sel[3] => Mux18.IN16
Sel[3] => Mux19.IN16
Sel[3] => Mux20.IN16
Sel[3] => Mux21.IN16
Sel[3] => Mux22.IN16
Sel[3] => Mux23.IN16
Sel[3] => Mux24.IN16
Sel[3] => Mux25.IN16
Sel[3] => Mux26.IN16
Sel[3] => Mux27.IN16
Sel[3] => Mux28.IN16
Sel[3] => Mux29.IN16
Sel[3] => Mux30.IN16
Sel[3] => Mux31.IN16
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[8] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[9] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[10] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[11] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[12] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[13] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[14] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[15] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[16] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[17] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[18] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[19] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[20] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[21] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[22] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[23] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[24] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[25] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[26] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[27] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[28] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[29] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[30] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[31] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_11
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_12
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_13
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_2
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => Mux31.IN0
MuxIn_0[1] => Mux30.IN0
MuxIn_0[2] => Mux29.IN0
MuxIn_0[3] => Mux28.IN0
MuxIn_0[4] => Mux27.IN0
MuxIn_0[5] => Mux26.IN0
MuxIn_0[6] => Mux25.IN0
MuxIn_0[7] => Mux24.IN0
MuxIn_0[8] => Mux23.IN0
MuxIn_0[9] => Mux22.IN0
MuxIn_0[10] => Mux21.IN0
MuxIn_0[11] => Mux20.IN0
MuxIn_0[12] => Mux19.IN0
MuxIn_0[13] => Mux18.IN0
MuxIn_0[14] => Mux17.IN0
MuxIn_0[15] => Mux16.IN0
MuxIn_0[16] => Mux15.IN0
MuxIn_0[17] => Mux14.IN0
MuxIn_0[18] => Mux13.IN0
MuxIn_0[19] => Mux12.IN0
MuxIn_0[20] => Mux11.IN0
MuxIn_0[21] => Mux10.IN0
MuxIn_0[22] => Mux9.IN0
MuxIn_0[23] => Mux8.IN0
MuxIn_0[24] => Mux7.IN0
MuxIn_0[25] => Mux6.IN0
MuxIn_0[26] => Mux5.IN0
MuxIn_0[27] => Mux4.IN0
MuxIn_0[28] => Mux3.IN0
MuxIn_0[29] => Mux2.IN0
MuxIn_0[30] => Mux1.IN0
MuxIn_0[31] => Mux0.IN0
MuxIn_1[0] => Mux31.IN1
MuxIn_1[1] => Mux30.IN1
MuxIn_1[2] => Mux29.IN1
MuxIn_1[3] => Mux28.IN1
MuxIn_1[4] => Mux27.IN1
MuxIn_1[5] => Mux26.IN1
MuxIn_1[6] => Mux25.IN1
MuxIn_1[7] => Mux24.IN1
MuxIn_1[8] => Mux23.IN1
MuxIn_1[9] => Mux22.IN1
MuxIn_1[10] => Mux21.IN1
MuxIn_1[11] => Mux20.IN1
MuxIn_1[12] => Mux19.IN1
MuxIn_1[13] => Mux18.IN1
MuxIn_1[14] => Mux17.IN1
MuxIn_1[15] => Mux16.IN1
MuxIn_1[16] => Mux15.IN1
MuxIn_1[17] => Mux14.IN1
MuxIn_1[18] => Mux13.IN1
MuxIn_1[19] => Mux12.IN1
MuxIn_1[20] => Mux11.IN1
MuxIn_1[21] => Mux10.IN1
MuxIn_1[22] => Mux9.IN1
MuxIn_1[23] => Mux8.IN1
MuxIn_1[24] => Mux7.IN1
MuxIn_1[25] => Mux6.IN1
MuxIn_1[26] => Mux5.IN1
MuxIn_1[27] => Mux4.IN1
MuxIn_1[28] => Mux3.IN1
MuxIn_1[29] => Mux2.IN1
MuxIn_1[30] => Mux1.IN1
MuxIn_1[31] => Mux0.IN1
MuxIn_10[0] => Mux31.IN2
MuxIn_10[1] => Mux30.IN2
MuxIn_10[2] => Mux29.IN2
MuxIn_10[3] => Mux28.IN2
MuxIn_10[4] => Mux27.IN2
MuxIn_10[5] => Mux26.IN2
MuxIn_10[6] => Mux25.IN2
MuxIn_10[7] => Mux24.IN2
MuxIn_10[8] => Mux23.IN2
MuxIn_10[9] => Mux22.IN2
MuxIn_10[10] => Mux21.IN2
MuxIn_10[11] => Mux20.IN2
MuxIn_10[12] => Mux19.IN2
MuxIn_10[13] => Mux18.IN2
MuxIn_10[14] => Mux17.IN2
MuxIn_10[15] => Mux16.IN2
MuxIn_10[16] => Mux15.IN2
MuxIn_10[17] => Mux14.IN2
MuxIn_10[18] => Mux13.IN2
MuxIn_10[19] => Mux12.IN2
MuxIn_10[20] => Mux11.IN2
MuxIn_10[21] => Mux10.IN2
MuxIn_10[22] => Mux9.IN2
MuxIn_10[23] => Mux8.IN2
MuxIn_10[24] => Mux7.IN2
MuxIn_10[25] => Mux6.IN2
MuxIn_10[26] => Mux5.IN2
MuxIn_10[27] => Mux4.IN2
MuxIn_10[28] => Mux3.IN2
MuxIn_10[29] => Mux2.IN2
MuxIn_10[30] => Mux1.IN2
MuxIn_10[31] => Mux0.IN2
MuxIn_11[0] => Mux31.IN3
MuxIn_11[1] => Mux30.IN3
MuxIn_11[2] => Mux29.IN3
MuxIn_11[3] => Mux28.IN3
MuxIn_11[4] => Mux27.IN3
MuxIn_11[5] => Mux26.IN3
MuxIn_11[6] => Mux25.IN3
MuxIn_11[7] => Mux24.IN3
MuxIn_11[8] => Mux23.IN3
MuxIn_11[9] => Mux22.IN3
MuxIn_11[10] => Mux21.IN3
MuxIn_11[11] => Mux20.IN3
MuxIn_11[12] => Mux19.IN3
MuxIn_11[13] => Mux18.IN3
MuxIn_11[14] => Mux17.IN3
MuxIn_11[15] => Mux16.IN3
MuxIn_11[16] => Mux15.IN3
MuxIn_11[17] => Mux14.IN3
MuxIn_11[18] => Mux13.IN3
MuxIn_11[19] => Mux12.IN3
MuxIn_11[20] => Mux11.IN3
MuxIn_11[21] => Mux10.IN3
MuxIn_11[22] => Mux9.IN3
MuxIn_11[23] => Mux8.IN3
MuxIn_11[24] => Mux7.IN3
MuxIn_11[25] => Mux6.IN3
MuxIn_11[26] => Mux5.IN3
MuxIn_11[27] => Mux4.IN3
MuxIn_11[28] => Mux3.IN3
MuxIn_11[29] => Mux2.IN3
MuxIn_11[30] => Mux1.IN3
MuxIn_11[31] => Mux0.IN3
MuxIn_12[0] => Mux31.IN4
MuxIn_12[1] => Mux30.IN4
MuxIn_12[2] => Mux29.IN4
MuxIn_12[3] => Mux28.IN4
MuxIn_12[4] => Mux27.IN4
MuxIn_12[5] => Mux26.IN4
MuxIn_12[6] => Mux25.IN4
MuxIn_12[7] => Mux24.IN4
MuxIn_12[8] => Mux23.IN4
MuxIn_12[9] => Mux22.IN4
MuxIn_12[10] => Mux21.IN4
MuxIn_12[11] => Mux20.IN4
MuxIn_12[12] => Mux19.IN4
MuxIn_12[13] => Mux18.IN4
MuxIn_12[14] => Mux17.IN4
MuxIn_12[15] => Mux16.IN4
MuxIn_12[16] => Mux15.IN4
MuxIn_12[17] => Mux14.IN4
MuxIn_12[18] => Mux13.IN4
MuxIn_12[19] => Mux12.IN4
MuxIn_12[20] => Mux11.IN4
MuxIn_12[21] => Mux10.IN4
MuxIn_12[22] => Mux9.IN4
MuxIn_12[23] => Mux8.IN4
MuxIn_12[24] => Mux7.IN4
MuxIn_12[25] => Mux6.IN4
MuxIn_12[26] => Mux5.IN4
MuxIn_12[27] => Mux4.IN4
MuxIn_12[28] => Mux3.IN4
MuxIn_12[29] => Mux2.IN4
MuxIn_12[30] => Mux1.IN4
MuxIn_12[31] => Mux0.IN4
MuxIn_13[0] => Mux31.IN5
MuxIn_13[1] => Mux30.IN5
MuxIn_13[2] => Mux29.IN5
MuxIn_13[3] => Mux28.IN5
MuxIn_13[4] => Mux27.IN5
MuxIn_13[5] => Mux26.IN5
MuxIn_13[6] => Mux25.IN5
MuxIn_13[7] => Mux24.IN5
MuxIn_13[8] => Mux23.IN5
MuxIn_13[9] => Mux22.IN5
MuxIn_13[10] => Mux21.IN5
MuxIn_13[11] => Mux20.IN5
MuxIn_13[12] => Mux19.IN5
MuxIn_13[13] => Mux18.IN5
MuxIn_13[14] => Mux17.IN5
MuxIn_13[15] => Mux16.IN5
MuxIn_13[16] => Mux15.IN5
MuxIn_13[17] => Mux14.IN5
MuxIn_13[18] => Mux13.IN5
MuxIn_13[19] => Mux12.IN5
MuxIn_13[20] => Mux11.IN5
MuxIn_13[21] => Mux10.IN5
MuxIn_13[22] => Mux9.IN5
MuxIn_13[23] => Mux8.IN5
MuxIn_13[24] => Mux7.IN5
MuxIn_13[25] => Mux6.IN5
MuxIn_13[26] => Mux5.IN5
MuxIn_13[27] => Mux4.IN5
MuxIn_13[28] => Mux3.IN5
MuxIn_13[29] => Mux2.IN5
MuxIn_13[30] => Mux1.IN5
MuxIn_13[31] => Mux0.IN5
MuxIn_14[0] => Mux31.IN6
MuxIn_14[1] => Mux30.IN6
MuxIn_14[2] => Mux29.IN6
MuxIn_14[3] => Mux28.IN6
MuxIn_14[4] => Mux27.IN6
MuxIn_14[5] => Mux26.IN6
MuxIn_14[6] => Mux25.IN6
MuxIn_14[7] => Mux24.IN6
MuxIn_14[8] => Mux23.IN6
MuxIn_14[9] => Mux22.IN6
MuxIn_14[10] => Mux21.IN6
MuxIn_14[11] => Mux20.IN6
MuxIn_14[12] => Mux19.IN6
MuxIn_14[13] => Mux18.IN6
MuxIn_14[14] => Mux17.IN6
MuxIn_14[15] => Mux16.IN6
MuxIn_14[16] => Mux15.IN6
MuxIn_14[17] => Mux14.IN6
MuxIn_14[18] => Mux13.IN6
MuxIn_14[19] => Mux12.IN6
MuxIn_14[20] => Mux11.IN6
MuxIn_14[21] => Mux10.IN6
MuxIn_14[22] => Mux9.IN6
MuxIn_14[23] => Mux8.IN6
MuxIn_14[24] => Mux7.IN6
MuxIn_14[25] => Mux6.IN6
MuxIn_14[26] => Mux5.IN6
MuxIn_14[27] => Mux4.IN6
MuxIn_14[28] => Mux3.IN6
MuxIn_14[29] => Mux2.IN6
MuxIn_14[30] => Mux1.IN6
MuxIn_14[31] => Mux0.IN6
MuxIn_15[0] => Mux31.IN7
MuxIn_15[1] => Mux30.IN7
MuxIn_15[2] => Mux29.IN7
MuxIn_15[3] => Mux28.IN7
MuxIn_15[4] => Mux27.IN7
MuxIn_15[5] => Mux26.IN7
MuxIn_15[6] => Mux25.IN7
MuxIn_15[7] => Mux24.IN7
MuxIn_15[8] => Mux23.IN7
MuxIn_15[9] => Mux22.IN7
MuxIn_15[10] => Mux21.IN7
MuxIn_15[11] => Mux20.IN7
MuxIn_15[12] => Mux19.IN7
MuxIn_15[13] => Mux18.IN7
MuxIn_15[14] => Mux17.IN7
MuxIn_15[15] => Mux16.IN7
MuxIn_15[16] => Mux15.IN7
MuxIn_15[17] => Mux14.IN7
MuxIn_15[18] => Mux13.IN7
MuxIn_15[19] => Mux12.IN7
MuxIn_15[20] => Mux11.IN7
MuxIn_15[21] => Mux10.IN7
MuxIn_15[22] => Mux9.IN7
MuxIn_15[23] => Mux8.IN7
MuxIn_15[24] => Mux7.IN7
MuxIn_15[25] => Mux6.IN7
MuxIn_15[26] => Mux5.IN7
MuxIn_15[27] => Mux4.IN7
MuxIn_15[28] => Mux3.IN7
MuxIn_15[29] => Mux2.IN7
MuxIn_15[30] => Mux1.IN7
MuxIn_15[31] => Mux0.IN7
MuxIn_2[0] => Mux31.IN8
MuxIn_2[1] => Mux30.IN8
MuxIn_2[2] => Mux29.IN8
MuxIn_2[3] => Mux28.IN8
MuxIn_2[4] => Mux27.IN8
MuxIn_2[5] => Mux26.IN8
MuxIn_2[6] => Mux25.IN8
MuxIn_2[7] => Mux24.IN8
MuxIn_2[8] => Mux23.IN8
MuxIn_2[9] => Mux22.IN8
MuxIn_2[10] => Mux21.IN8
MuxIn_2[11] => Mux20.IN8
MuxIn_2[12] => Mux19.IN8
MuxIn_2[13] => Mux18.IN8
MuxIn_2[14] => Mux17.IN8
MuxIn_2[15] => Mux16.IN8
MuxIn_2[16] => Mux15.IN8
MuxIn_2[17] => Mux14.IN8
MuxIn_2[18] => Mux13.IN8
MuxIn_2[19] => Mux12.IN8
MuxIn_2[20] => Mux11.IN8
MuxIn_2[21] => Mux10.IN8
MuxIn_2[22] => Mux9.IN8
MuxIn_2[23] => Mux8.IN8
MuxIn_2[24] => Mux7.IN8
MuxIn_2[25] => Mux6.IN8
MuxIn_2[26] => Mux5.IN8
MuxIn_2[27] => Mux4.IN8
MuxIn_2[28] => Mux3.IN8
MuxIn_2[29] => Mux2.IN8
MuxIn_2[30] => Mux1.IN8
MuxIn_2[31] => Mux0.IN8
MuxIn_3[0] => Mux31.IN9
MuxIn_3[1] => Mux30.IN9
MuxIn_3[2] => Mux29.IN9
MuxIn_3[3] => Mux28.IN9
MuxIn_3[4] => Mux27.IN9
MuxIn_3[5] => Mux26.IN9
MuxIn_3[6] => Mux25.IN9
MuxIn_3[7] => Mux24.IN9
MuxIn_3[8] => Mux23.IN9
MuxIn_3[9] => Mux22.IN9
MuxIn_3[10] => Mux21.IN9
MuxIn_3[11] => Mux20.IN9
MuxIn_3[12] => Mux19.IN9
MuxIn_3[13] => Mux18.IN9
MuxIn_3[14] => Mux17.IN9
MuxIn_3[15] => Mux16.IN9
MuxIn_3[16] => Mux15.IN9
MuxIn_3[17] => Mux14.IN9
MuxIn_3[18] => Mux13.IN9
MuxIn_3[19] => Mux12.IN9
MuxIn_3[20] => Mux11.IN9
MuxIn_3[21] => Mux10.IN9
MuxIn_3[22] => Mux9.IN9
MuxIn_3[23] => Mux8.IN9
MuxIn_3[24] => Mux7.IN9
MuxIn_3[25] => Mux6.IN9
MuxIn_3[26] => Mux5.IN9
MuxIn_3[27] => Mux4.IN9
MuxIn_3[28] => Mux3.IN9
MuxIn_3[29] => Mux2.IN9
MuxIn_3[30] => Mux1.IN9
MuxIn_3[31] => Mux0.IN9
MuxIn_4[0] => Mux31.IN10
MuxIn_4[1] => Mux30.IN10
MuxIn_4[2] => Mux29.IN10
MuxIn_4[3] => Mux28.IN10
MuxIn_4[4] => Mux27.IN10
MuxIn_4[5] => Mux26.IN10
MuxIn_4[6] => Mux25.IN10
MuxIn_4[7] => Mux24.IN10
MuxIn_4[8] => Mux23.IN10
MuxIn_4[9] => Mux22.IN10
MuxIn_4[10] => Mux21.IN10
MuxIn_4[11] => Mux20.IN10
MuxIn_4[12] => Mux19.IN10
MuxIn_4[13] => Mux18.IN10
MuxIn_4[14] => Mux17.IN10
MuxIn_4[15] => Mux16.IN10
MuxIn_4[16] => Mux15.IN10
MuxIn_4[17] => Mux14.IN10
MuxIn_4[18] => Mux13.IN10
MuxIn_4[19] => Mux12.IN10
MuxIn_4[20] => Mux11.IN10
MuxIn_4[21] => Mux10.IN10
MuxIn_4[22] => Mux9.IN10
MuxIn_4[23] => Mux8.IN10
MuxIn_4[24] => Mux7.IN10
MuxIn_4[25] => Mux6.IN10
MuxIn_4[26] => Mux5.IN10
MuxIn_4[27] => Mux4.IN10
MuxIn_4[28] => Mux3.IN10
MuxIn_4[29] => Mux2.IN10
MuxIn_4[30] => Mux1.IN10
MuxIn_4[31] => Mux0.IN10
MuxIn_5[0] => Mux31.IN11
MuxIn_5[1] => Mux30.IN11
MuxIn_5[2] => Mux29.IN11
MuxIn_5[3] => Mux28.IN11
MuxIn_5[4] => Mux27.IN11
MuxIn_5[5] => Mux26.IN11
MuxIn_5[6] => Mux25.IN11
MuxIn_5[7] => Mux24.IN11
MuxIn_5[8] => Mux23.IN11
MuxIn_5[9] => Mux22.IN11
MuxIn_5[10] => Mux21.IN11
MuxIn_5[11] => Mux20.IN11
MuxIn_5[12] => Mux19.IN11
MuxIn_5[13] => Mux18.IN11
MuxIn_5[14] => Mux17.IN11
MuxIn_5[15] => Mux16.IN11
MuxIn_5[16] => Mux15.IN11
MuxIn_5[17] => Mux14.IN11
MuxIn_5[18] => Mux13.IN11
MuxIn_5[19] => Mux12.IN11
MuxIn_5[20] => Mux11.IN11
MuxIn_5[21] => Mux10.IN11
MuxIn_5[22] => Mux9.IN11
MuxIn_5[23] => Mux8.IN11
MuxIn_5[24] => Mux7.IN11
MuxIn_5[25] => Mux6.IN11
MuxIn_5[26] => Mux5.IN11
MuxIn_5[27] => Mux4.IN11
MuxIn_5[28] => Mux3.IN11
MuxIn_5[29] => Mux2.IN11
MuxIn_5[30] => Mux1.IN11
MuxIn_5[31] => Mux0.IN11
MuxIn_6[0] => Mux31.IN12
MuxIn_6[1] => Mux30.IN12
MuxIn_6[2] => Mux29.IN12
MuxIn_6[3] => Mux28.IN12
MuxIn_6[4] => Mux27.IN12
MuxIn_6[5] => Mux26.IN12
MuxIn_6[6] => Mux25.IN12
MuxIn_6[7] => Mux24.IN12
MuxIn_6[8] => Mux23.IN12
MuxIn_6[9] => Mux22.IN12
MuxIn_6[10] => Mux21.IN12
MuxIn_6[11] => Mux20.IN12
MuxIn_6[12] => Mux19.IN12
MuxIn_6[13] => Mux18.IN12
MuxIn_6[14] => Mux17.IN12
MuxIn_6[15] => Mux16.IN12
MuxIn_6[16] => Mux15.IN12
MuxIn_6[17] => Mux14.IN12
MuxIn_6[18] => Mux13.IN12
MuxIn_6[19] => Mux12.IN12
MuxIn_6[20] => Mux11.IN12
MuxIn_6[21] => Mux10.IN12
MuxIn_6[22] => Mux9.IN12
MuxIn_6[23] => Mux8.IN12
MuxIn_6[24] => Mux7.IN12
MuxIn_6[25] => Mux6.IN12
MuxIn_6[26] => Mux5.IN12
MuxIn_6[27] => Mux4.IN12
MuxIn_6[28] => Mux3.IN12
MuxIn_6[29] => Mux2.IN12
MuxIn_6[30] => Mux1.IN12
MuxIn_6[31] => Mux0.IN12
MuxIn_7[0] => Mux31.IN13
MuxIn_7[1] => Mux30.IN13
MuxIn_7[2] => Mux29.IN13
MuxIn_7[3] => Mux28.IN13
MuxIn_7[4] => Mux27.IN13
MuxIn_7[5] => Mux26.IN13
MuxIn_7[6] => Mux25.IN13
MuxIn_7[7] => Mux24.IN13
MuxIn_7[8] => Mux23.IN13
MuxIn_7[9] => Mux22.IN13
MuxIn_7[10] => Mux21.IN13
MuxIn_7[11] => Mux20.IN13
MuxIn_7[12] => Mux19.IN13
MuxIn_7[13] => Mux18.IN13
MuxIn_7[14] => Mux17.IN13
MuxIn_7[15] => Mux16.IN13
MuxIn_7[16] => Mux15.IN13
MuxIn_7[17] => Mux14.IN13
MuxIn_7[18] => Mux13.IN13
MuxIn_7[19] => Mux12.IN13
MuxIn_7[20] => Mux11.IN13
MuxIn_7[21] => Mux10.IN13
MuxIn_7[22] => Mux9.IN13
MuxIn_7[23] => Mux8.IN13
MuxIn_7[24] => Mux7.IN13
MuxIn_7[25] => Mux6.IN13
MuxIn_7[26] => Mux5.IN13
MuxIn_7[27] => Mux4.IN13
MuxIn_7[28] => Mux3.IN13
MuxIn_7[29] => Mux2.IN13
MuxIn_7[30] => Mux1.IN13
MuxIn_7[31] => Mux0.IN13
MuxIn_8[0] => Mux31.IN14
MuxIn_8[1] => Mux30.IN14
MuxIn_8[2] => Mux29.IN14
MuxIn_8[3] => Mux28.IN14
MuxIn_8[4] => Mux27.IN14
MuxIn_8[5] => Mux26.IN14
MuxIn_8[6] => Mux25.IN14
MuxIn_8[7] => Mux24.IN14
MuxIn_8[8] => Mux23.IN14
MuxIn_8[9] => Mux22.IN14
MuxIn_8[10] => Mux21.IN14
MuxIn_8[11] => Mux20.IN14
MuxIn_8[12] => Mux19.IN14
MuxIn_8[13] => Mux18.IN14
MuxIn_8[14] => Mux17.IN14
MuxIn_8[15] => Mux16.IN14
MuxIn_8[16] => Mux15.IN14
MuxIn_8[17] => Mux14.IN14
MuxIn_8[18] => Mux13.IN14
MuxIn_8[19] => Mux12.IN14
MuxIn_8[20] => Mux11.IN14
MuxIn_8[21] => Mux10.IN14
MuxIn_8[22] => Mux9.IN14
MuxIn_8[23] => Mux8.IN14
MuxIn_8[24] => Mux7.IN14
MuxIn_8[25] => Mux6.IN14
MuxIn_8[26] => Mux5.IN14
MuxIn_8[27] => Mux4.IN14
MuxIn_8[28] => Mux3.IN14
MuxIn_8[29] => Mux2.IN14
MuxIn_8[30] => Mux1.IN14
MuxIn_8[31] => Mux0.IN14
MuxIn_9[0] => Mux31.IN15
MuxIn_9[1] => Mux30.IN15
MuxIn_9[2] => Mux29.IN15
MuxIn_9[3] => Mux28.IN15
MuxIn_9[4] => Mux27.IN15
MuxIn_9[5] => Mux26.IN15
MuxIn_9[6] => Mux25.IN15
MuxIn_9[7] => Mux24.IN15
MuxIn_9[8] => Mux23.IN15
MuxIn_9[9] => Mux22.IN15
MuxIn_9[10] => Mux21.IN15
MuxIn_9[11] => Mux20.IN15
MuxIn_9[12] => Mux19.IN15
MuxIn_9[13] => Mux18.IN15
MuxIn_9[14] => Mux17.IN15
MuxIn_9[15] => Mux16.IN15
MuxIn_9[16] => Mux15.IN15
MuxIn_9[17] => Mux14.IN15
MuxIn_9[18] => Mux13.IN15
MuxIn_9[19] => Mux12.IN15
MuxIn_9[20] => Mux11.IN15
MuxIn_9[21] => Mux10.IN15
MuxIn_9[22] => Mux9.IN15
MuxIn_9[23] => Mux8.IN15
MuxIn_9[24] => Mux7.IN15
MuxIn_9[25] => Mux6.IN15
MuxIn_9[26] => Mux5.IN15
MuxIn_9[27] => Mux4.IN15
MuxIn_9[28] => Mux3.IN15
MuxIn_9[29] => Mux2.IN15
MuxIn_9[30] => Mux1.IN15
MuxIn_9[31] => Mux0.IN15
Sel[0] => Mux0.IN19
Sel[0] => Mux1.IN19
Sel[0] => Mux2.IN19
Sel[0] => Mux3.IN19
Sel[0] => Mux4.IN19
Sel[0] => Mux5.IN19
Sel[0] => Mux6.IN19
Sel[0] => Mux7.IN19
Sel[0] => Mux8.IN19
Sel[0] => Mux9.IN19
Sel[0] => Mux10.IN19
Sel[0] => Mux11.IN19
Sel[0] => Mux12.IN19
Sel[0] => Mux13.IN19
Sel[0] => Mux14.IN19
Sel[0] => Mux15.IN19
Sel[0] => Mux16.IN19
Sel[0] => Mux17.IN19
Sel[0] => Mux18.IN19
Sel[0] => Mux19.IN19
Sel[0] => Mux20.IN19
Sel[0] => Mux21.IN19
Sel[0] => Mux22.IN19
Sel[0] => Mux23.IN19
Sel[0] => Mux24.IN19
Sel[0] => Mux25.IN19
Sel[0] => Mux26.IN19
Sel[0] => Mux27.IN19
Sel[0] => Mux28.IN19
Sel[0] => Mux29.IN19
Sel[0] => Mux30.IN19
Sel[0] => Mux31.IN19
Sel[1] => Mux0.IN18
Sel[1] => Mux1.IN18
Sel[1] => Mux2.IN18
Sel[1] => Mux3.IN18
Sel[1] => Mux4.IN18
Sel[1] => Mux5.IN18
Sel[1] => Mux6.IN18
Sel[1] => Mux7.IN18
Sel[1] => Mux8.IN18
Sel[1] => Mux9.IN18
Sel[1] => Mux10.IN18
Sel[1] => Mux11.IN18
Sel[1] => Mux12.IN18
Sel[1] => Mux13.IN18
Sel[1] => Mux14.IN18
Sel[1] => Mux15.IN18
Sel[1] => Mux16.IN18
Sel[1] => Mux17.IN18
Sel[1] => Mux18.IN18
Sel[1] => Mux19.IN18
Sel[1] => Mux20.IN18
Sel[1] => Mux21.IN18
Sel[1] => Mux22.IN18
Sel[1] => Mux23.IN18
Sel[1] => Mux24.IN18
Sel[1] => Mux25.IN18
Sel[1] => Mux26.IN18
Sel[1] => Mux27.IN18
Sel[1] => Mux28.IN18
Sel[1] => Mux29.IN18
Sel[1] => Mux30.IN18
Sel[1] => Mux31.IN18
Sel[2] => Mux0.IN17
Sel[2] => Mux1.IN17
Sel[2] => Mux2.IN17
Sel[2] => Mux3.IN17
Sel[2] => Mux4.IN17
Sel[2] => Mux5.IN17
Sel[2] => Mux6.IN17
Sel[2] => Mux7.IN17
Sel[2] => Mux8.IN17
Sel[2] => Mux9.IN17
Sel[2] => Mux10.IN17
Sel[2] => Mux11.IN17
Sel[2] => Mux12.IN17
Sel[2] => Mux13.IN17
Sel[2] => Mux14.IN17
Sel[2] => Mux15.IN17
Sel[2] => Mux16.IN17
Sel[2] => Mux17.IN17
Sel[2] => Mux18.IN17
Sel[2] => Mux19.IN17
Sel[2] => Mux20.IN17
Sel[2] => Mux21.IN17
Sel[2] => Mux22.IN17
Sel[2] => Mux23.IN17
Sel[2] => Mux24.IN17
Sel[2] => Mux25.IN17
Sel[2] => Mux26.IN17
Sel[2] => Mux27.IN17
Sel[2] => Mux28.IN17
Sel[2] => Mux29.IN17
Sel[2] => Mux30.IN17
Sel[2] => Mux31.IN17
Sel[3] => Mux0.IN16
Sel[3] => Mux1.IN16
Sel[3] => Mux2.IN16
Sel[3] => Mux3.IN16
Sel[3] => Mux4.IN16
Sel[3] => Mux5.IN16
Sel[3] => Mux6.IN16
Sel[3] => Mux7.IN16
Sel[3] => Mux8.IN16
Sel[3] => Mux9.IN16
Sel[3] => Mux10.IN16
Sel[3] => Mux11.IN16
Sel[3] => Mux12.IN16
Sel[3] => Mux13.IN16
Sel[3] => Mux14.IN16
Sel[3] => Mux15.IN16
Sel[3] => Mux16.IN16
Sel[3] => Mux17.IN16
Sel[3] => Mux18.IN16
Sel[3] => Mux19.IN16
Sel[3] => Mux20.IN16
Sel[3] => Mux21.IN16
Sel[3] => Mux22.IN16
Sel[3] => Mux23.IN16
Sel[3] => Mux24.IN16
Sel[3] => Mux25.IN16
Sel[3] => Mux26.IN16
Sel[3] => Mux27.IN16
Sel[3] => Mux28.IN16
Sel[3] => Mux29.IN16
Sel[3] => Mux30.IN16
Sel[3] => Mux31.IN16
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[8] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[9] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[10] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[11] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[12] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[13] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[14] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[15] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[16] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[17] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[18] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[19] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[20] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[21] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[22] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[23] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[24] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[25] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[26] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[27] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[28] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[29] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[30] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[31] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_14
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_15
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_16
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
Clock => s_state_reg[10].CLK
Clock => s_state_reg[11].CLK
Clock => s_state_reg[12].CLK
Clock => s_state_reg[13].CLK
Clock => s_state_reg[14].CLK
Clock => s_state_reg[15].CLK
Clock => s_state_reg[16].CLK
Clock => s_state_reg[17].CLK
Clock => s_state_reg[18].CLK
Clock => s_state_reg[19].CLK
Clock => s_state_reg[20].CLK
Clock => s_state_reg[21].CLK
Clock => s_state_reg[22].CLK
Clock => s_state_reg[23].CLK
Clock => s_state_reg[24].CLK
Clock => s_state_reg[25].CLK
Clock => s_state_reg[26].CLK
Clock => s_state_reg[27].CLK
Clock => s_state_reg[28].CLK
Clock => s_state_reg[29].CLK
Clock => s_state_reg[30].CLK
Clock => s_state_reg[31].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
D[10] => s_state_reg[10].DATAIN
D[11] => s_state_reg[11].DATAIN
D[12] => s_state_reg[12].DATAIN
D[13] => s_state_reg[13].DATAIN
D[14] => s_state_reg[14].DATAIN
D[15] => s_state_reg[15].DATAIN
D[16] => s_state_reg[16].DATAIN
D[17] => s_state_reg[17].DATAIN
D[18] => s_state_reg[18].DATAIN
D[19] => s_state_reg[19].DATAIN
D[20] => s_state_reg[20].DATAIN
D[21] => s_state_reg[21].DATAIN
D[22] => s_state_reg[22].DATAIN
D[23] => s_state_reg[23].DATAIN
D[24] => s_state_reg[24].DATAIN
D[25] => s_state_reg[25].DATAIN
D[26] => s_state_reg[26].DATAIN
D[27] => s_state_reg[27].DATAIN
D[28] => s_state_reg[28].DATAIN
D[29] => s_state_reg[29].DATAIN
D[30] => s_state_reg[30].DATAIN
D[31] => s_state_reg[31].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Reset => s_state_reg[10].ACLR
Reset => s_state_reg[11].ACLR
Reset => s_state_reg[12].ACLR
Reset => s_state_reg[13].ACLR
Reset => s_state_reg[14].ACLR
Reset => s_state_reg[15].ACLR
Reset => s_state_reg[16].ACLR
Reset => s_state_reg[17].ACLR
Reset => s_state_reg[18].ACLR
Reset => s_state_reg[19].ACLR
Reset => s_state_reg[20].ACLR
Reset => s_state_reg[21].ACLR
Reset => s_state_reg[22].ACLR
Reset => s_state_reg[23].ACLR
Reset => s_state_reg[24].ACLR
Reset => s_state_reg[25].ACLR
Reset => s_state_reg[26].ACLR
Reset => s_state_reg[27].ACLR
Reset => s_state_reg[28].ACLR
Reset => s_state_reg[29].ACLR
Reset => s_state_reg[30].ACLR
Reset => s_state_reg[31].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= s_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= s_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= s_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= s_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= s_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= s_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= s_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= s_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= s_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= s_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= s_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= s_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= s_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= s_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= s_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= s_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= s_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= s_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= s_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= s_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= s_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= s_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1
ADDR_IN[0] => s_LOGISIM_BUS_0[0].IN1
ADDR_IN[1] => s_LOGISIM_BUS_0[1].IN1
ADDR_IN[2] => s_LOGISIM_BUS_0[2].IN1
ADDR_IN[3] => s_LOGISIM_BUS_0[3].IN1
ADDR_IN[4] => s_LOGISIM_BUS_0[4].IN1
ADDR_IN[5] => s_LOGISIM_BUS_0[5].IN1
ADDR_IN[6] => s_LOGISIM_BUS_0[6].IN1
ADDR_IN[7] => s_LOGISIM_BUS_0[7].IN1
ADDR_IN[8] => s_LOGISIM_BUS_0[8].IN1
ADDR_IN[9] => s_LOGISIM_BUS_0[9].IN1
CLK => s_LOGISIM_NET_1.IN1
CLKEN => s_LOGISIM_NET_2.IN1
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[2] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => ~NO_FANOUT~
DATA_OUT[0] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[1] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[2] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[3] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[4] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[5] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[6] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[7] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[8] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[9] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[10] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[11] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[12] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[13] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[14] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[15] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[16] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[17] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[18] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[19] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[20] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[21] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[22] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[23] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[24] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[25] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[26] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[27] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[28] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[29] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[30] <= ROM_CPU:ROM_CPU_1.q
DATA_OUT[31] <= ROM_CPU:ROM_CPU_1.q


|processor_top_shell|CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|processor_top_shell|CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_06h1:auto_generated.address_a[0]
address_a[1] => altsyncram_06h1:auto_generated.address_a[1]
address_a[2] => altsyncram_06h1:auto_generated.address_a[2]
address_a[3] => altsyncram_06h1:auto_generated.address_a[3]
address_a[4] => altsyncram_06h1:auto_generated.address_a[4]
address_a[5] => altsyncram_06h1:auto_generated.address_a[5]
address_a[6] => altsyncram_06h1:auto_generated.address_a[6]
address_a[7] => altsyncram_06h1:auto_generated.address_a[7]
address_a[8] => altsyncram_06h1:auto_generated.address_a[8]
address_a[9] => altsyncram_06h1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_06h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_06h1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_06h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_06h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_06h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_06h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_06h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_06h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_06h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_06h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_06h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_06h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_06h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_06h1:auto_generated.q_a[11]
q_a[12] <= altsyncram_06h1:auto_generated.q_a[12]
q_a[13] <= altsyncram_06h1:auto_generated.q_a[13]
q_a[14] <= altsyncram_06h1:auto_generated.q_a[14]
q_a[15] <= altsyncram_06h1:auto_generated.q_a[15]
q_a[16] <= altsyncram_06h1:auto_generated.q_a[16]
q_a[17] <= altsyncram_06h1:auto_generated.q_a[17]
q_a[18] <= altsyncram_06h1:auto_generated.q_a[18]
q_a[19] <= altsyncram_06h1:auto_generated.q_a[19]
q_a[20] <= altsyncram_06h1:auto_generated.q_a[20]
q_a[21] <= altsyncram_06h1:auto_generated.q_a[21]
q_a[22] <= altsyncram_06h1:auto_generated.q_a[22]
q_a[23] <= altsyncram_06h1:auto_generated.q_a[23]
q_a[24] <= altsyncram_06h1:auto_generated.q_a[24]
q_a[25] <= altsyncram_06h1:auto_generated.q_a[25]
q_a[26] <= altsyncram_06h1:auto_generated.q_a[26]
q_a[27] <= altsyncram_06h1:auto_generated.q_a[27]
q_a[28] <= altsyncram_06h1:auto_generated.q_a[28]
q_a[29] <= altsyncram_06h1:auto_generated.q_a[29]
q_a[30] <= altsyncram_06h1:auto_generated.q_a[30]
q_a[31] <= altsyncram_06h1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor_top_shell|CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|processor_top_shell|CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1
ACLR => s_LOGISIM_NET_1.IN1
ADDR_IN[0] => s_LOGISIM_BUS_2[0].IN2
ADDR_IN[1] => s_LOGISIM_BUS_2[1].IN2
ADDR_IN[2] => s_LOGISIM_BUS_2[2].IN2
ADDR_IN[3] => s_LOGISIM_BUS_2[3].IN2
ADDR_IN[4] => s_LOGISIM_BUS_2[4].IN2
ADDR_IN[5] => s_LOGISIM_BUS_2[5].IN2
ADDR_IN[6] => s_LOGISIM_BUS_2[6].IN2
ADDR_IN[7] => s_LOGISIM_BUS_2[7].IN2
ADDR_IN[8] => s_LOGISIM_BUS_2[8].IN2
ADDR_IN[9] => s_LOGISIM_BUS_2[9].IN2
CLK => s_LOGISIM_NET_3.IN1
DATA_IN[0] => s_LOGISIM_BUS_0[0].IN1
DATA_IN[1] => s_LOGISIM_BUS_0[1].IN1
DATA_IN[2] => s_LOGISIM_BUS_0[2].IN1
DATA_IN[3] => s_LOGISIM_BUS_0[3].IN1
DATA_IN[4] => s_LOGISIM_BUS_0[4].IN1
DATA_IN[5] => s_LOGISIM_BUS_0[5].IN1
DATA_IN[6] => s_LOGISIM_BUS_0[6].IN1
DATA_IN[7] => s_LOGISIM_BUS_0[7].IN1
DATA_IN[8] => s_LOGISIM_BUS_0[8].IN1
DATA_IN[9] => s_LOGISIM_BUS_0[9].IN1
DATA_IN[10] => s_LOGISIM_BUS_0[10].IN1
DATA_IN[11] => s_LOGISIM_BUS_0[11].IN1
DATA_IN[12] => s_LOGISIM_BUS_0[12].IN1
DATA_IN[13] => s_LOGISIM_BUS_0[13].IN1
DATA_IN[14] => s_LOGISIM_BUS_0[14].IN1
DATA_IN[15] => s_LOGISIM_BUS_0[15].IN1
DATA_IN[16] => s_LOGISIM_BUS_0[16].IN1
DATA_IN[17] => s_LOGISIM_BUS_0[17].IN1
DATA_IN[18] => s_LOGISIM_BUS_0[18].IN1
DATA_IN[19] => s_LOGISIM_BUS_0[19].IN1
DATA_IN[20] => s_LOGISIM_BUS_0[20].IN1
DATA_IN[21] => s_LOGISIM_BUS_0[21].IN1
DATA_IN[22] => s_LOGISIM_BUS_0[22].IN1
DATA_IN[23] => s_LOGISIM_BUS_0[23].IN1
DATA_IN[24] => s_LOGISIM_BUS_0[24].IN1
DATA_IN[25] => s_LOGISIM_BUS_0[25].IN1
DATA_IN[26] => s_LOGISIM_BUS_0[26].IN1
DATA_IN[27] => s_LOGISIM_BUS_0[27].IN1
DATA_IN[28] => s_LOGISIM_BUS_0[28].IN1
DATA_IN[29] => s_LOGISIM_BUS_0[29].IN1
DATA_IN[30] => s_LOGISIM_BUS_0[30].IN1
DATA_IN[31] => s_LOGISIM_BUS_0[31].IN1
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[2] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => ~NO_FANOUT~
RAM_WREN => s_LOGISIM_NET_5.IN1
DATA_OUT[0] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[1] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[2] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[3] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[4] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[5] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[6] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[7] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[8] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[9] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[10] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[11] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[12] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[13] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[14] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[15] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[16] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[17] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[18] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[19] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[20] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[21] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[22] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[23] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[24] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[25] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[26] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[27] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[28] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[29] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[30] <= RAM_CPU:RAM_CPU_1.q
DATA_OUT[31] <= RAM_CPU:RAM_CPU_1.q


|processor_top_shell|CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|processor_top_shell|CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component
wren_a => altsyncram_3dv1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3dv1:auto_generated.data_a[0]
data_a[1] => altsyncram_3dv1:auto_generated.data_a[1]
data_a[2] => altsyncram_3dv1:auto_generated.data_a[2]
data_a[3] => altsyncram_3dv1:auto_generated.data_a[3]
data_a[4] => altsyncram_3dv1:auto_generated.data_a[4]
data_a[5] => altsyncram_3dv1:auto_generated.data_a[5]
data_a[6] => altsyncram_3dv1:auto_generated.data_a[6]
data_a[7] => altsyncram_3dv1:auto_generated.data_a[7]
data_a[8] => altsyncram_3dv1:auto_generated.data_a[8]
data_a[9] => altsyncram_3dv1:auto_generated.data_a[9]
data_a[10] => altsyncram_3dv1:auto_generated.data_a[10]
data_a[11] => altsyncram_3dv1:auto_generated.data_a[11]
data_a[12] => altsyncram_3dv1:auto_generated.data_a[12]
data_a[13] => altsyncram_3dv1:auto_generated.data_a[13]
data_a[14] => altsyncram_3dv1:auto_generated.data_a[14]
data_a[15] => altsyncram_3dv1:auto_generated.data_a[15]
data_a[16] => altsyncram_3dv1:auto_generated.data_a[16]
data_a[17] => altsyncram_3dv1:auto_generated.data_a[17]
data_a[18] => altsyncram_3dv1:auto_generated.data_a[18]
data_a[19] => altsyncram_3dv1:auto_generated.data_a[19]
data_a[20] => altsyncram_3dv1:auto_generated.data_a[20]
data_a[21] => altsyncram_3dv1:auto_generated.data_a[21]
data_a[22] => altsyncram_3dv1:auto_generated.data_a[22]
data_a[23] => altsyncram_3dv1:auto_generated.data_a[23]
data_a[24] => altsyncram_3dv1:auto_generated.data_a[24]
data_a[25] => altsyncram_3dv1:auto_generated.data_a[25]
data_a[26] => altsyncram_3dv1:auto_generated.data_a[26]
data_a[27] => altsyncram_3dv1:auto_generated.data_a[27]
data_a[28] => altsyncram_3dv1:auto_generated.data_a[28]
data_a[29] => altsyncram_3dv1:auto_generated.data_a[29]
data_a[30] => altsyncram_3dv1:auto_generated.data_a[30]
data_a[31] => altsyncram_3dv1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_3dv1:auto_generated.address_a[0]
address_a[1] => altsyncram_3dv1:auto_generated.address_a[1]
address_a[2] => altsyncram_3dv1:auto_generated.address_a[2]
address_a[3] => altsyncram_3dv1:auto_generated.address_a[3]
address_a[4] => altsyncram_3dv1:auto_generated.address_a[4]
address_a[5] => altsyncram_3dv1:auto_generated.address_a[5]
address_a[6] => altsyncram_3dv1:auto_generated.address_a[6]
address_a[7] => altsyncram_3dv1:auto_generated.address_a[7]
address_a[8] => altsyncram_3dv1:auto_generated.address_a[8]
address_a[9] => altsyncram_3dv1:auto_generated.address_a[9]
address_b[0] => altsyncram_3dv1:auto_generated.address_b[0]
address_b[1] => altsyncram_3dv1:auto_generated.address_b[1]
address_b[2] => altsyncram_3dv1:auto_generated.address_b[2]
address_b[3] => altsyncram_3dv1:auto_generated.address_b[3]
address_b[4] => altsyncram_3dv1:auto_generated.address_b[4]
address_b[5] => altsyncram_3dv1:auto_generated.address_b[5]
address_b[6] => altsyncram_3dv1:auto_generated.address_b[6]
address_b[7] => altsyncram_3dv1:auto_generated.address_b[7]
address_b[8] => altsyncram_3dv1:auto_generated.address_b[8]
address_b[9] => altsyncram_3dv1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3dv1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_3dv1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_3dv1:auto_generated.q_b[0]
q_b[1] <= altsyncram_3dv1:auto_generated.q_b[1]
q_b[2] <= altsyncram_3dv1:auto_generated.q_b[2]
q_b[3] <= altsyncram_3dv1:auto_generated.q_b[3]
q_b[4] <= altsyncram_3dv1:auto_generated.q_b[4]
q_b[5] <= altsyncram_3dv1:auto_generated.q_b[5]
q_b[6] <= altsyncram_3dv1:auto_generated.q_b[6]
q_b[7] <= altsyncram_3dv1:auto_generated.q_b[7]
q_b[8] <= altsyncram_3dv1:auto_generated.q_b[8]
q_b[9] <= altsyncram_3dv1:auto_generated.q_b[9]
q_b[10] <= altsyncram_3dv1:auto_generated.q_b[10]
q_b[11] <= altsyncram_3dv1:auto_generated.q_b[11]
q_b[12] <= altsyncram_3dv1:auto_generated.q_b[12]
q_b[13] <= altsyncram_3dv1:auto_generated.q_b[13]
q_b[14] <= altsyncram_3dv1:auto_generated.q_b[14]
q_b[15] <= altsyncram_3dv1:auto_generated.q_b[15]
q_b[16] <= altsyncram_3dv1:auto_generated.q_b[16]
q_b[17] <= altsyncram_3dv1:auto_generated.q_b[17]
q_b[18] <= altsyncram_3dv1:auto_generated.q_b[18]
q_b[19] <= altsyncram_3dv1:auto_generated.q_b[19]
q_b[20] <= altsyncram_3dv1:auto_generated.q_b[20]
q_b[21] <= altsyncram_3dv1:auto_generated.q_b[21]
q_b[22] <= altsyncram_3dv1:auto_generated.q_b[22]
q_b[23] <= altsyncram_3dv1:auto_generated.q_b[23]
q_b[24] <= altsyncram_3dv1:auto_generated.q_b[24]
q_b[25] <= altsyncram_3dv1:auto_generated.q_b[25]
q_b[26] <= altsyncram_3dv1:auto_generated.q_b[26]
q_b[27] <= altsyncram_3dv1:auto_generated.q_b[27]
q_b[28] <= altsyncram_3dv1:auto_generated.q_b[28]
q_b[29] <= altsyncram_3dv1:auto_generated.q_b[29]
q_b[30] <= altsyncram_3dv1:auto_generated.q_b[30]
q_b[31] <= altsyncram_3dv1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor_top_shell|CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component|altsyncram_3dv1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|processor_top_shell|CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1
ADDR_IN[0] => s_LOGISIM_BUS_2[0].IN2
ADDR_IN[1] => s_LOGISIM_BUS_2[1].IN2
ADDR_IN[2] => s_LOGISIM_BUS_2[2].IN2
ADDR_IN[3] => s_LOGISIM_BUS_2[3].IN2
ADDR_IN[4] => s_LOGISIM_BUS_2[4].IN2
ADDR_IN[5] => s_LOGISIM_BUS_2[5].IN2
ADDR_IN[6] => s_LOGISIM_BUS_2[6].IN2
ADDR_IN[7] => s_LOGISIM_BUS_2[7].IN2
ADDR_IN[8] => s_LOGISIM_BUS_2[8].IN2
ADDR_IN[9] => s_LOGISIM_BUS_2[9].IN2
CLK => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[0] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[1] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[2] => LOGISIM_CLOCK_TREE_0[2].IN1
LOGISIM_CLOCK_TREE_0[3] => ~NO_FANOUT~
LOGISIM_CLOCK_TREE_0[4] => LOGISIM_CLOCK_TREE_0[4].IN1
RAM_INT_CTRL[0] => RAM_WREN.DATAIN
RAM_INT_CTRL[1] => s_LOGISIM_BUS_9[1].IN1
RAM_INT_CTRL[2] => s_LOGISIM_BUS_9[2].IN1
RAM_INT_CTRL[3] => s_LOGISIM_BUS_9[3].IN1
ADDR_OUT[0] <= Multiplexer_bus_2:MUX_1.MuxOut
ADDR_OUT[1] <= Multiplexer_bus_2:MUX_1.MuxOut
ADDR_OUT[2] <= Multiplexer_bus_2:MUX_1.MuxOut
ADDR_OUT[3] <= Multiplexer_bus_2:MUX_1.MuxOut
ADDR_OUT[4] <= Multiplexer_bus_2:MUX_1.MuxOut
ADDR_OUT[5] <= Multiplexer_bus_2:MUX_1.MuxOut
ADDR_OUT[6] <= Multiplexer_bus_2:MUX_1.MuxOut
ADDR_OUT[7] <= Multiplexer_bus_2:MUX_1.MuxOut
ADDR_OUT[8] <= Multiplexer_bus_2:MUX_1.MuxOut
ADDR_OUT[9] <= Multiplexer_bus_2:MUX_1.MuxOut
RAM_WREN <= RAM_INT_CTRL[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1
Clock => s_state_reg[0].CLK
Clock => s_state_reg[1].CLK
Clock => s_state_reg[2].CLK
Clock => s_state_reg[3].CLK
Clock => s_state_reg[4].CLK
Clock => s_state_reg[5].CLK
Clock => s_state_reg[6].CLK
Clock => s_state_reg[7].CLK
Clock => s_state_reg[8].CLK
Clock => s_state_reg[9].CLK
ClockEnable => always0.IN0
D[0] => s_state_reg[0].DATAIN
D[1] => s_state_reg[1].DATAIN
D[2] => s_state_reg[2].DATAIN
D[3] => s_state_reg[3].DATAIN
D[4] => s_state_reg[4].DATAIN
D[5] => s_state_reg[5].DATAIN
D[6] => s_state_reg[6].DATAIN
D[7] => s_state_reg[7].DATAIN
D[8] => s_state_reg[8].DATAIN
D[9] => s_state_reg[9].DATAIN
Reset => s_state_reg[0].ACLR
Reset => s_state_reg[1].ACLR
Reset => s_state_reg[2].ACLR
Reset => s_state_reg[3].ACLR
Reset => s_state_reg[4].ACLR
Reset => s_state_reg[5].ACLR
Reset => s_state_reg[6].ACLR
Reset => s_state_reg[7].ACLR
Reset => s_state_reg[8].ACLR
Reset => s_state_reg[9].ACLR
Tick => always0.IN1
Q[0] <= s_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= s_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= s_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= s_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= s_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= s_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= s_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= s_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= s_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= s_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE


|processor_top_shell|CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|Multiplexer_bus_2:MUX_1
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
Enable => s_selected_vector.OUTPUTSELECT
MuxIn_0[0] => s_selected_vector.DATAA
MuxIn_0[1] => s_selected_vector.DATAA
MuxIn_0[2] => s_selected_vector.DATAA
MuxIn_0[3] => s_selected_vector.DATAA
MuxIn_0[4] => s_selected_vector.DATAA
MuxIn_0[5] => s_selected_vector.DATAA
MuxIn_0[6] => s_selected_vector.DATAA
MuxIn_0[7] => s_selected_vector.DATAA
MuxIn_0[8] => s_selected_vector.DATAA
MuxIn_0[9] => s_selected_vector.DATAA
MuxIn_1[0] => s_selected_vector.DATAB
MuxIn_1[1] => s_selected_vector.DATAB
MuxIn_1[2] => s_selected_vector.DATAB
MuxIn_1[3] => s_selected_vector.DATAB
MuxIn_1[4] => s_selected_vector.DATAB
MuxIn_1[5] => s_selected_vector.DATAB
MuxIn_1[6] => s_selected_vector.DATAB
MuxIn_1[7] => s_selected_vector.DATAB
MuxIn_1[8] => s_selected_vector.DATAB
MuxIn_1[9] => s_selected_vector.DATAB
Sel => Decoder0.IN0
MuxOut[0] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[8] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[9] <= s_selected_vector.DB_MAX_OUTPUT_PORT_TYPE


