question,A,B,C,D,E,answer,explanation
"<p><p>Referring to the GAL diagram, which is the correct logic function?</p>
<p><img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_02200.gif""/></p></p>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0220a.gif""/>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0220b.gif""/>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0220c.gif""/>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0220d.gif""/>",,A,
<p>The output of an exclusive-NOR gate is 1. Which input combination is correct?</p>,"A = 1, B = 0","A = 0, B = 1","A = 0, B = 0",none of the above,,C,
"<p><p>The Boolean SOP expression obtained from the truth table below is ________.</p>
<p><img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_00900.gif""/></p></p>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0090a.gif""/>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0090b.gif""/>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0090c.gif""/>",None of these,,C,
"<p>The 8-input XOR circuit shown has an output of Y = 1. Which input combination below (ordered A – H) is correct? <p><img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_00500.gif""/> </p></p>",10111100,10111000,11100111,00011101,,A,
"<p><p>Implementing the expression AB + CDE using NAND logic, we get:</p>
<p><img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_01300.gif""/></p></p>",(A),(B),(C),(D),,A,
"<p>Before an SOP implementation, the expression <img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_00700.gif""/> would require a total of how many gates?</p>",1,2,4,5,,D,
"<p><p>The following waveform pattern is for a(n) ________.</p>
<p><img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_02300.gif""/></p></p>",2-input AND gate,2-input OR gate,Exclusive-OR gate,None of the above,,B,
"<p><p>Implementing the expression <img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_01601.gif""/> with NOR logic, we get:</p>
<p><img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_01602.gif""/></p></p>",(A),(B),(C),(D),,A,
<p>A 4-variable AND-OR-Invert circuit produces a 0 at its Y output. Which combination of inputs is correct?</p>,"<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0040a.gif""/>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0040b.gif""/>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0040c.gif""/>",none of the above,,C,
"<p><p>The following waveform pattern is for a(n) ________.</p>
<p><img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_02500.gif""/></p></p>",2-input AND gate,2-input OR gate,Exclusive-OR gate,None of the above,,C,
"<p>To implement the expression <img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_01800.gif""/>, it takes one OR gate and ________.</p>",three AND gates and three inverters,three AND gates and four inverters,three AND gates,one AND gate,,A,
<p>One positive pulse with t<sub>w</sub> = 75 µs is applied to one of the inputs of an exclusive-OR circuit. A second positive pulse with t<sub>w</sub> = 15 µs is applied to the other input beginning 20 µs after the leading edge of the first pulse. Which statement describes the output in relation to the inputs?</p>,"The exclusive-OR output is a 20 <img src=""/_files/images/digital-electronics/digital-fundamentals/mu.gif""/>s pulse followed by a 40 <img src=""/_files/images/digital-electronics/digital-fundamentals/mu.gif""/>s pulse, with a separation of 15 <img src=""/_files/images/digital-electronics/digital-fundamentals/mu.gif""/>s between the pulses.","The exclusive-OR output is a 20 <img src=""/_files/images/digital-electronics/digital-fundamentals/mu.gif""/>s pulse followed by a 15 <img src=""/_files/images/digital-electronics/digital-fundamentals/mu.gif""/>s pulse, with a separation of 40 <img src=""/_files/images/digital-electronics/digital-fundamentals/mu.gif""/>s between the pulses.","The exclusive-OR output is a 15 <img src=""/_files/images/digital-electronics/digital-fundamentals/mu.gif""/>s pulse followed by a 40 <img src=""/_files/images/digital-electronics/digital-fundamentals/mu.gif""/>s pulse.","*The exclusive-OR output is a 20 <img src=""/_files/images/digital-electronics/digital-fundamentals/mu.gif""/>s pulse followed by a 15 <img src=""/_files/images/digital-electronics/digital-fundamentals/mu.gif""/>s pulse, followed by a 40 <img src=""/_files/images/digital-electronics/digital-fundamentals/mu.gif""/>s pulse.",,D,
"<p>How many AND gates are required to implement the Boolean expression, <img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_01000.gif""/>?</p>",1,2,3,4,,C,
"<p>How many NOT gates are required to implement the Boolean expression, <img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_00800.gif""/>?</p>",1,2,4,5,,B,
<p>The inverter can be produced with how many NAND gates?</p>,1,2,3,4,,A,
<p>A 4-variable AND-OR circuit produces a 0 at its Y output. Which combination of inputs is correct?</p>,"A = 0, B = 0, C = 1, D = 1","A = 1, B = 1, C = 0, D = 0","A = 1, B = 1, C = 1, D = 1","A = 1, B = 0, C = 1, D = 0",,D,
<p>A 4-variable AND-OR circuit produces a 1 at its Y output. Which combination of inputs is correct?</p>,"A = 0, B = 0, C = 0, D = 0","A = 0, B = 1, C = 1, D = 0","A = 1, B = 1, C = 0, D = 0","A = 1, B = 0, C = 0, D = 0",,C,
"<p><p>Implementing the expression <img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_01501.gif""/> using NAND logic, we get: </p>
<p><img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_01502.gif""/></p></p>",(A),(B),(C),(D),,D,
"<p><p>Implementing the expression <img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_01402.gif""/> using NAND logic, we get:</p>
<p><img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_01400.gif""/></p></p>",(A),(B),(C),(D),,B,
"<p><p>The following waveform pattern is for a(n) ________.</p>
<p><img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_02400.gif""/></p></p>",2-input AND gate,2-input OR gate,Exclusive-OR gate,None of the above,,A,
"<p>Implementation of the Boolean expression <img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_01100.gif""/> results in ________.</p>","three AND gates, one OR gate","three AND gates, one NOT gate, one OR gate","three AND gates, one NOT gate, three OR gates","three AND gates, three OR gates",,B,
"<p>One possible output expression for an AND-OR-Invert circuit having one AND gate with inputs A, B, and C and one AND gate with inputs D and E is ________.</p>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0190a.gif""/>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0190b.gif""/>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0190c.gif""/>","<img src=""/_files/images/digital-electronics/digital-fundamentals/mca5_0190d.gif""/>",,C,
<p>How many 2-input NOR gates does it take to produce a 2-input NAND gate?</p>,1,2,3,4,,D,
"<p>A logic circuit with an output <img src=""/_files/images/digital-electronics/digital-fundamentals/mcq5_01700.gif""/> consists of ________.</p>","two AND gates, two OR gates, two inverters","three AND gates, two OR gates, one inverter","two AND gates, one OR gate, two inverters","two AND gates, one OR gate",,C,
