library ieee;
use ieee.std_logic_1164.all;

entity clock_divider is
	port (clock: in STD_Logic;
			reset: in std_logic;
			divided_clock: out std_logic);
end clock_divider;

architecture divide of clock_divider is

signal clk_counter: integer;
signal clk_toggle: std_logic;

begin 

process(reset, clock)
begin
	if reset = '1' then
		clk_counter <= 0;
		divided_clock <= '0';
	else
		if (clock'event and clock ='1')then
			if(clk_counter = 25000) then
				clk_toggle <= not clk_toggle;
				clk_counter <= 0;
			else				
				clk_counter <= clk_counter + 1;
			end if;
			divided_clock <= clk_toggle;
		end if;
	end if;
end process;

end divide;