INFO: [VRFC 10-2263] Analyzing Verilog file "G:/verilog_projects/random_tests/random_tests.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/verilog_projects/random_tests/random_tests.srcs/sim_1/new/Alu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_sim
WARNING: [VRFC 10-2096] empty statement in sequential block [G:/verilog_projects/random_tests/random_tests.srcs/sim_1/new/Alu_sim.v:39]
