
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002006                       # Number of seconds simulated
sim_ticks                                  2006490500                       # Number of ticks simulated
final_tick                                 2006490500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73121                       # Simulator instruction rate (inst/s)
host_op_rate                                   155152                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39181967                       # Simulator tick rate (ticks/s)
host_mem_usage                                2214344                       # Number of bytes of host memory used
host_seconds                                    51.21                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             31296                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             61312                       # Number of bytes read from this memory
system.physmem.bytes_read::total                92608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        31296                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           31296                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                489                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                958                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1447                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             15597383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             30556835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46154218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        15597383                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           15597383                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            15597383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            30556835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46154218                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        944.212451                       # Cycle average of tags in use
system.l2.total_refs                               11                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1025                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.010732                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            18.223720                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             436.484595                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             489.504136                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.001112                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.026641                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.029877                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.057630                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    3                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    6                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       9                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               25                       # number of Writeback hits
system.l2.Writeback_hits::total                    25                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     6                       # number of demand (read+write) hits
system.l2.demand_hits::total                        9                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data                    6                       # number of overall hits
system.l2.overall_hits::total                       9                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                489                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                514                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1003                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              444                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 444                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 489                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 958                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1447                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                489                       # number of overall misses
system.l2.overall_misses::cpu.data                958                       # number of overall misses
system.l2.overall_misses::total                  1447                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     26154500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     28815500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        54970000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23693500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23693500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      26154500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      52509000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         78663500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     26154500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     52509000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        78663500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              492                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1012                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           25                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                25                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               444                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               492                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               964                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1456                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              492                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              964                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1456                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.993902                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.988462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.991107                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.993902                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.993776                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993819                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.993902                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.993776                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993819                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53485.685072                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 56061.284047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54805.583250                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53363.738739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53363.738739                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53485.685072                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54811.064718                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54363.165169                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53485.685072                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54811.064718                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54363.165169                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           489                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           514                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1003                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            444                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1447                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1447                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     20211000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     22536500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42747500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     18280000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18280000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     20211000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     40816500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     61027500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     20211000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     40816500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     61027500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.993902                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.988462                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.991107                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.993902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.993776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993819                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.993902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.993776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993819                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41331.288344                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43845.330739                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42619.641077                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41171.171171                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41171.171171                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41331.288344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42605.949896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42175.190048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41331.288344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42605.949896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42175.190048                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1474780                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1474780                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            127746                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               898384                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  872986                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.172924                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          4012982                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             994992                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6355143                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1474780                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             872986                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2134932                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  493066                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 493789                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           285                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    952307                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 14110                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3989266                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.089511                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.443100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1886128     47.28%     47.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   248955      6.24%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   103942      2.61%     56.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    72140      1.81%     57.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   177965      4.46%     62.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    95248      2.39%     64.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   274305      6.88%     71.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   226971      5.69%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   903612     22.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3989266                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.367502                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.583646                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1280721                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                348755                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1861662                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                132896                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 365232                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11533015                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 365232                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1406595                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   53522                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          20903                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1869554                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                273460                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11353221                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    26                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   2188                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                232394                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            12661359                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              28699026                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         26579709                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2119317                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3383412                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1357                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1356                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    819454                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               978182                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              952661                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             28531                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9766                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10364988                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1398                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9745938                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             21462                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2388762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3765993                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             56                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3989266                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.443040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.251098                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1232419     30.89%     30.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              554752     13.91%     44.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              353910      8.87%     53.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              495475     12.42%     66.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              439533     11.02%     77.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              384256      9.63%     86.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              406565     10.19%     96.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              100709      2.52%     99.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               21647      0.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3989266                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   55190     43.72%     43.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 31189     24.71%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17976     14.24%     82.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21889     17.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            216814      2.22%      2.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7412052     76.05%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              239889      2.46%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               952652      9.77%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              924531      9.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9745938                       # Type of FU issued
system.cpu.iq.rate                           2.428602                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      126244                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012953                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22338748                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12048113                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8539882                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1290100                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             707083                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       622203                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8993392                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  661976                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            64479                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       244104                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1176                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       194258                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1135                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           104                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 365232                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   17511                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2189                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10366386                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             30824                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                978182                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               952661                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1354                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1075                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             49                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          37638                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        99195                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               136833                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9265714                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                861750                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            480224                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1708831                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1061924                       # Number of branches executed
system.cpu.iew.exec_stores                     847081                       # Number of stores executed
system.cpu.iew.exec_rate                     2.308935                       # Inst execution rate
system.cpu.iew.wb_sent                        9243091                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9162085                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6290101                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9783954                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.283111                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.642900                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2421134                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            127763                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3624034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.192379                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.563668                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1414753     39.04%     39.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       491969     13.58%     52.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       381729     10.53%     63.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       473497     13.07%     76.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       279649      7.72%     83.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       119492      3.30%     87.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        60613      1.67%     88.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        29051      0.80%     89.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       373281     10.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3624034                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                373281                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     13617144                       # The number of ROB reads
system.cpu.rob.rob_writes                    21099158                       # The number of ROB writes
system.cpu.timesIdled                             315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               1.071707                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.071707                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.933091                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.933091                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17806451                       # number of integer regfile reads
system.cpu.int_regfile_writes                10222326                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    793852                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   229740                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3752480                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                438.456339                       # Cycle average of tags in use
system.cpu.icache.total_refs                   951633                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    491                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                1938.152749                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     438.456339                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.428180                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.428180                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       951633                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          951633                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        951633                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           951633                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       951633                       # number of overall hits
system.cpu.icache.overall_hits::total          951633                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          674                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           674                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          674                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            674                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          674                       # number of overall misses
system.cpu.icache.overall_misses::total           674                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     35017999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35017999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     35017999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35017999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     35017999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35017999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       952307                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       952307                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       952307                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       952307                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       952307                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       952307                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000708                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000708                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000708                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000708                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000708                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51955.488131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51955.488131                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51955.488131                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51955.488131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51955.488131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51955.488131                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          128                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          182                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          492                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          492                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          492                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          492                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     26676999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26676999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     26676999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26676999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     26676999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26676999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000517                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000517                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000517                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000517                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000517                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000517                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54221.542683                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54221.542683                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54221.542683                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54221.542683                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54221.542683                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54221.542683                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                     86                       # number of replacements
system.cpu.dcache.tagsinuse                853.951516                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1552838                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    964                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1610.827801                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     853.951516                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.833937                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.833937                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       794330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          794330                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758508                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758508                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1552838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1552838                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1552838                       # number of overall hits
system.cpu.dcache.overall_hits::total         1552838                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3111                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          446                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3557                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3557                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3557                       # number of overall misses
system.cpu.dcache.overall_misses::total          3557                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    135862000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    135862000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     25112000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25112000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    160974000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    160974000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    160974000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    160974000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       797441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       797441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1556395                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1556395                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1556395                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1556395                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003901                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000588                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000588                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002285                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002285                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002285                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43671.488267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43671.488267                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56304.932735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56304.932735                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45255.552432                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45255.552432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45255.552432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45255.552432                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          371                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.916667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu.dcache.writebacks::total                25                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2591                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2591                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2593                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2593                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          520                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          520                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          444                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          444                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          964                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          964                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     29399000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29399000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     24137500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24137500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     53536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     53536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     53536500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     53536500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000619                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000619                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56536.538462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56536.538462                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54363.738739                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54363.738739                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55535.788382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55535.788382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55535.788382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55535.788382                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
