{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765982740219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765982740219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 17 22:45:40 2025 " "Processing started: Wed Dec 17 22:45:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765982740219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765982740219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VMC -c VMC " "Command: quartus_map --read_settings_files=on --write_settings_files=off VMC -c VMC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765982740219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765982740531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765982740531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/ClockDivider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765982747698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765982747698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vmc.v 1 1 " "Found 1 design units, including 1 entities, in source file vmc.v" { { "Info" "ISGN_ENTITY_NAME" "1 VMC " "Found entity 1: VMC" {  } { { "VMC.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765982747698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765982747698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vmc.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_vmc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_VMC " "Found entity 1: tb_VMC" {  } { { "tb_VMC.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/tb_VMC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765982747703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765982747703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vmc_de10.v 1 1 " "Found 1 design units, including 1 entities, in source file vmc_de10.v" { { "Info" "ISGN_ENTITY_NAME" "1 VMC_DE10 " "Found entity 1: VMC_DE10" {  } { { "VMC_DE10.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765982747703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765982747703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VMC_DE10 " "Elaborating entity \"VMC_DE10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765982747735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:clk_div_inst " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:clk_div_inst\"" {  } { { "VMC_DE10.v" "clk_div_inst" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765982747739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ClockDivider.v(25) " "Verilog HDL assignment warning at ClockDivider.v(25): truncated value with size 32 to match size of target (25)" {  } { { "ClockDivider.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/ClockDivider.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765982747739 "|VMC_DE10|ClockDivider:clk_div_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VMC VMC:vmc_inst " "Elaborating entity \"VMC\" for hierarchy \"VMC:vmc_inst\"" {  } { { "VMC_DE10.v" "vmc_inst" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765982747739 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VMC.v(139) " "Verilog HDL Case Statement information at VMC.v(139): all case item expressions in this case statement are onehot" {  } { { "VMC.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 139 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765982747739 "|VMC"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1765982747739 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VMC:vmc_inst\|state.S_SELECT VMC:vmc_inst\|state.S_SELECT~_emulated VMC:vmc_inst\|state.S_SELECT~1 " "Register \"VMC:vmc_inst\|state.S_SELECT\" is converted into an equivalent circuit using register \"VMC:vmc_inst\|state.S_SELECT~_emulated\" and latch \"VMC:vmc_inst\|state.S_SELECT~1\"" {  } { { "VMC.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765982748114 "|VMC_DE10|VMC:vmc_inst|state.S_SELECT"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VMC:vmc_inst\|C1 VMC:vmc_inst\|C1~_emulated VMC:vmc_inst\|C1~1 " "Register \"VMC:vmc_inst\|C1\" is converted into an equivalent circuit using register \"VMC:vmc_inst\|C1~_emulated\" and latch \"VMC:vmc_inst\|C1~1\"" {  } { { "VMC.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765982748114 "|VMC_DE10|VMC:vmc_inst|C1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VMC:vmc_inst\|DISPENSE VMC:vmc_inst\|DISPENSE~_emulated VMC:vmc_inst\|DISPENSE~1 " "Register \"VMC:vmc_inst\|DISPENSE\" is converted into an equivalent circuit using register \"VMC:vmc_inst\|DISPENSE~_emulated\" and latch \"VMC:vmc_inst\|DISPENSE~1\"" {  } { { "VMC.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765982748114 "|VMC_DE10|VMC:vmc_inst|DISPENSE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VMC:vmc_inst\|state.S_DISPENSE_ITEM VMC:vmc_inst\|state.S_DISPENSE_ITEM~_emulated VMC:vmc_inst\|state.S_DISPENSE_ITEM~1 " "Register \"VMC:vmc_inst\|state.S_DISPENSE_ITEM\" is converted into an equivalent circuit using register \"VMC:vmc_inst\|state.S_DISPENSE_ITEM~_emulated\" and latch \"VMC:vmc_inst\|state.S_DISPENSE_ITEM~1\"" {  } { { "VMC.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765982748114 "|VMC_DE10|VMC:vmc_inst|state.S_DISPENSE_ITEM"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VMC:vmc_inst\|state.S_CALC_CHANGE VMC:vmc_inst\|state.S_CALC_CHANGE~_emulated VMC:vmc_inst\|state.S_CALC_CHANGE~1 " "Register \"VMC:vmc_inst\|state.S_CALC_CHANGE\" is converted into an equivalent circuit using register \"VMC:vmc_inst\|state.S_CALC_CHANGE~_emulated\" and latch \"VMC:vmc_inst\|state.S_CALC_CHANGE~1\"" {  } { { "VMC.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765982748114 "|VMC_DE10|VMC:vmc_inst|state.S_CALC_CHANGE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VMC:vmc_inst\|state.S_REFUND VMC:vmc_inst\|state.S_REFUND~_emulated VMC:vmc_inst\|state.S_REFUND~1 " "Register \"VMC:vmc_inst\|state.S_REFUND\" is converted into an equivalent circuit using register \"VMC:vmc_inst\|state.S_REFUND~_emulated\" and latch \"VMC:vmc_inst\|state.S_REFUND~1\"" {  } { { "VMC.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765982748114 "|VMC_DE10|VMC:vmc_inst|state.S_REFUND"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VMC:vmc_inst\|state.S_PAY VMC:vmc_inst\|state.S_PAY~_emulated VMC:vmc_inst\|state.S_PAY~1 " "Register \"VMC:vmc_inst\|state.S_PAY\" is converted into an equivalent circuit using register \"VMC:vmc_inst\|state.S_PAY~_emulated\" and latch \"VMC:vmc_inst\|state.S_PAY~1\"" {  } { { "VMC.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765982748114 "|VMC_DE10|VMC:vmc_inst|state.S_PAY"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VMC:vmc_inst\|state.S_OUT_CHANGE VMC:vmc_inst\|state.S_OUT_CHANGE~_emulated VMC:vmc_inst\|state.S_OUT_CHANGE~1 " "Register \"VMC:vmc_inst\|state.S_OUT_CHANGE\" is converted into an equivalent circuit using register \"VMC:vmc_inst\|state.S_OUT_CHANGE~_emulated\" and latch \"VMC:vmc_inst\|state.S_OUT_CHANGE~1\"" {  } { { "VMC.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765982748114 "|VMC_DE10|VMC:vmc_inst|state.S_OUT_CHANGE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VMC:vmc_inst\|state.S_IDLE VMC:vmc_inst\|state.S_IDLE~_emulated VMC:vmc_inst\|state.S_IDLE~1 " "Register \"VMC:vmc_inst\|state.S_IDLE\" is converted into an equivalent circuit using register \"VMC:vmc_inst\|state.S_IDLE~_emulated\" and latch \"VMC:vmc_inst\|state.S_IDLE~1\"" {  } { { "VMC.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765982748114 "|VMC_DE10|VMC:vmc_inst|state.S_IDLE"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1765982748114 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765982748168 "|VMC_DE10|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765982748168 "|VMC_DE10|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765982748168 "|VMC_DE10|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765982748168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765982748218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765982748679 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765982748679 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "VMC_DE10.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765982748738 "|VMC_DE10|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "VMC_DE10.v" "" { Text "C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765982748738 "|VMC_DE10|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765982748738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "272 " "Implemented 272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765982748738 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765982748738 ""} { "Info" "ICUT_CUT_TM_LCELLS" "251 " "Implemented 251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765982748738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765982748738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765982748771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 17 22:45:48 2025 " "Processing ended: Wed Dec 17 22:45:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765982748771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765982748771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765982748771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765982748771 ""}
