Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar 21 18:04:59 2024
| Host         : ysxAshore running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    64 |
|    Minimum number of control sets                        |    64 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   140 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    64 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             994 |          262 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             216 |           61 |
| Yes          | No                    | No                     |            1033 |          451 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             633 |          240 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |               Enable Signal               |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step0_sample                    | u_confreg/count20_in                    |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step1_sample                    | u_confreg/count20_in                    |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_if_stage/if_pc[31]_i_1_n_0          | cpu/u_if_stage/if_pc[5]_i_1_n_0         |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                           | u_confreg/state_count0                  |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[41]_3        |                                         |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[41]_1        | cpu/u_mem_stage/cpu_resetn_reg          |                3 |              4 |         1.33 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[34]_3        |                                         |                2 |              4 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/p_0_in_0                        | u_confreg/count20_in                    |                4 |              6 |         1.50 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_valid_reg_2           |                                         |                4 |              8 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   |                                           | cpu/u_exe_stage/u_div/tmp_r[32]_i_1_n_0 |                3 |              8 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_valid_reg_3           |                                         |                3 |              8 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[59]_6[0]     | u_confreg/count20_in                    |                5 |              8 |         1.60 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[44]_5[0]     |                                         |                2 |             10 |         5.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[44]_6[0]     |                                         |                3 |             12 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[46]_1[0]     | u_confreg/count20_in                    |                6 |             12 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_id_stage/ena                        |                                         |                6 |             13 |         2.17 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[44]_2[0]     |                                         |               10 |             19 |         1.90 |
|  pll.clk_pll/inst/cpu_clk   |                                           | u_confreg/step1_count0                  |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                           | u_confreg/key_count0                    |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                           | u_confreg/step0_count0                  |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[44]_1[0]     |                                         |                8 |             20 |         2.50 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[45]_0[0]     |                                         |                7 |             20 |         2.86 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[47]_0[0]     |                                         |               15 |             26 |         1.73 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[50]_0[0]     |                                         |               12 |             26 |         2.17 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_if_stage/if_pc[31]_i_1_n_0          |                                         |               13 |             28 |         2.15 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[44]_4[0]     |                                         |                9 |             31 |         3.44 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_csr/csr_tval[31]_i_1_n_0            |                                         |               13 |             31 |         2.38 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[45]_1[0]     |                                         |               15 |             31 |         2.07 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/u_div/UnsignS[31]_i_1_n_0 |                                         |               11 |             31 |         2.82 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[43]_1[0]     |                                         |               16 |             32 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[44]_0[0]     | u_confreg/count20_in                    |               10 |             32 |         3.20 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[41]_2[0]     |                                         |               16 |             32 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[59]_3[0]     | u_confreg/count20_in                    |               15 |             32 |         2.13 |
|  pll.clk_pll/inst/timer_clk |                                           | u_confreg/count20_in                    |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/E[0]                      |                                         |               14 |             32 |         2.29 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[43]_3[0]     |                                         |               16 |             32 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/u_div/UnsignR[31]_i_1_n_0 |                                         |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[43]_2[0]     |                                         |               16 |             32 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[46]_0[0]     | u_confreg/count20_in                    |               17 |             32 |         1.88 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[34]_0        | u_confreg/count20_in                    |               12 |             32 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/E[0]                      | u_confreg/count20_in                    |               12 |             32 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/cpu_resetn_reg[0]         |                                         |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[181]_1[0]    | u_confreg/count20_in                    |               10 |             32 |         3.20 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[181]_3[0]    | u_confreg/count20_in                    |               12 |             32 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[181]_2[0]    | u_confreg/count20_in                    |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[59]_1[0]     | u_confreg/count20_in                    |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_data_reg[43]_0[0]     |                                         |               25 |             32 |         1.28 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[59]_2[0]     | u_confreg/count20_in                    |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[59]_4[0]     | u_confreg/count20_in                    |               13 |             32 |         2.46 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[59]_5[0]     | u_confreg/count20_in                    |               12 |             32 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/u_div/p_1_in              | cpu/u_exe_stage/u_div/tmp_r[32]_i_1_n_0 |                9 |             33 |         3.67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[59]_8[0]     | u_confreg/count20_in                    |               10 |             34 |         3.40 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[59]_7[0]     | u_confreg/count20_in                    |               12 |             34 |         2.83 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/mem_to_id_bus[38]         |                                         |               16 |             38 |         2.38 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[34]_1[0]     | u_confreg/count20_in                    |               21 |             48 |         2.29 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_exe_stage/exe_data_reg[34]_2[0]     | u_confreg/count20_in                    |               23 |             64 |         2.78 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_if_stage/E[0]                       |                                         |               33 |             65 |         1.97 |
|  pll.clk_pll/inst/timer_clk |                                           |                                         |               19 |             67 |         3.53 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_wb_stage/wb_to_id_bus[0]            |                                         |               11 |             88 |         8.00 |
|  pll.clk_pll/inst/cpu_clk   |                                           |                                         |               35 |            111 |         3.17 |
|  pll.clk_pll/inst/cpu_clk   |                                           | u_confreg/count20_in                    |               34 |            112 |         3.29 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/exe_to_mem_valid          |                                         |               61 |            163 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_mem_stage/exe_data0                 |                                         |               85 |            189 |         2.22 |
|  cpu_resetn_BUFG            |                                           |                                         |              208 |            816 |         3.92 |
+-----------------------------+-------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


