INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab5/Lab5_PartA/Lab5_PartA.srcs/sources_1/new/loadreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab5/Lab5_PartA/Lab5_PartA.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab5/Lab5_PartA/Lab5_PartA.srcs/sources_1/new/cla.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab5/Lab5_PartA/Lab5_PartA.srcs/sources_1/new/rca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab5/Lab5_PartA/Lab5_PartA.srcs/sim_1/new/tb_adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adders
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab5/Lab5_PartA/Lab5_PartA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
