Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id DB8A7135110
	for <lists+qemu-devel@lfdr.de>; Thu,  9 Jan 2020 02:53:46 +0100 (CET)
Received: from localhost ([::1]:53092 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1ipN17-0005et-U7
	for lists+qemu-devel@lfdr.de; Wed, 08 Jan 2020 20:53:45 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:44030)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <dgibson@ozlabs.org>) id 1ipMzF-0004bL-IE
 for qemu-devel@nongnu.org; Wed, 08 Jan 2020 20:51:52 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <dgibson@ozlabs.org>) id 1ipMzA-0000nK-4t
 for qemu-devel@nongnu.org; Wed, 08 Jan 2020 20:51:49 -0500
Received: from bilbo.ozlabs.org ([2401:3900:2:1::2]:44729 helo=ozlabs.org)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
 id 1ipMz9-0000bv-BL; Wed, 08 Jan 2020 20:51:43 -0500
Received: by ozlabs.org (Postfix, from userid 1007)
 id 47tTcV4qTZz9sRm; Thu,  9 Jan 2020 12:51:38 +1100 (AEDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
 d=gibson.dropbear.id.au; s=201602; t=1578534698;
 bh=DnZ2cGPCYwu+GujFFz4KwbnX6QbVrRRx2ioeQ4/fwco=;
 h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
 b=HwJnhgA/AzrTLSAFlTjLojUEra+YOV9izfRNo9VEgV04uP/KAP9BV+uEziu1isv4M
 YEDzeIwebBUq8bPH0uV4yfkO4n8U3Ae5iT9qXjkwCj9GsqkkWd/9PX/Anx4lJoG2ZW
 C7JnV8pxi45QqfBFp360A9jiBHIdZI/2yPY8THhs=
Date: Thu, 9 Jan 2020 12:45:21 +1100
From: David Gibson <david@gibson.dropbear.id.au>
To: =?iso-8859-1?Q?C=E9dric?= Le Goater <clg@kaod.org>
Subject: Re: [PATCH 5/7] target/ppc: Add privileged message send facilities
Message-ID: <20200109014521.GJ8586@umbus.fritz.box>
References: <20191128134700.16091-1-clg@kaod.org>
 <20191128134700.16091-6-clg@kaod.org>
 <20191217040048.GM6242@umbus.fritz.box>
 <8f906ec1-bc56-3e14-640a-572c862f4bea@kaod.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
 protocol="application/pgp-signature"; boundary="so9zsI5B81VjUb/o"
Content-Disposition: inline
In-Reply-To: <8f906ec1-bc56-3e14-640a-572c862f4bea@kaod.org>
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2401:3900:2:1::2
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-ppc@nongnu.org, Greg Kurz <groug@kaod.org>,
 Suraj Jitindar Singh <sjitindarsingh@gmail.com>, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>


--so9zsI5B81VjUb/o
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Wed, Jan 08, 2020 at 04:32:19PM +0100, C=E9dric Le Goater wrote:
> On 12/17/19 5:00 AM, David Gibson wrote:
> > On Thu, Nov 28, 2019 at 02:46:58PM +0100, C=E9dric Le Goater wrote:
> >> From: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
> >>
> >> Privileged message send facilities exist on POWER8 processors and
> >> later and include a register and instructions which can be used to
> >> generate, observe/modify the state of and clear privileged doorbell
> >> exceptions as described below.
> >=20
> > So, it's probably worth noting somewhere here that the "privileged
> > doorbell" instructions, being supervisor privileged than the existing
> > doorbell instructions which are hypervisor privileged.
>=20
> Sure. I will add a sentence on the topic.=20
>=20
> >> The Directed Privileged Doorbell Exception State (DPDES) register
> >> reflects the state of pending privileged doorbell exceptions and can
> >> also be used to modify that state. The register can be used to read
> >> and modify the state of privileged doorbell exceptions for all threads
> >> of a subprocessor and thus is a shared facility for that subprocessor.
> >> The register can be read/written by the hypervisor and read by the
> >> supervisor if enabled in the HFSCR, otherwise a hypervisor facility
> >> unavailable exception is generated.
> >>
> >> The privileged message send and clear instructions (msgsndp & msgclrp)
> >> are used to generate and clear the presence of a directed privileged
> >> doorbell exception, respectively. The msgsndp instruction can be used
> >> to target any thread of the current subprocessor, msgclrp acts on the
> >> thread issuing the instruction. These instructions are privileged, but
> >> will generate a hypervisor facility unavailable exception if not
> >> enabled in the HFSCR and executed in privileged non-hypervisor
> >> state. The HV facility unavailable exception will be addressed in
> >> other patch.
> >>
> >> Add and implement this register and instructions by reading or
> >> modifying the pending interrupt state of the cpu.
> >>
> >> Note that TCG only supports one thread per core and so we only need to
> >> worry about the cpu making the access.
> >>
> >> Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
> >> [clg: - introduced a book3s_msgsnd_common() helper to reduce code
> >>       	duplication
> >>       - modified book3s_dbell2irq()
> >>       - moved out the support for hypervisor facility unavailable
> >>       	exception
> >>       - modified commit log to add a statement on the HV FU exception
> >>       - checkpatch fixes
> >>       - compile fixes for the ppc-softmmu and linux-user targets ]
> >> Signed-off-by: C=E9dric Le Goater <clg@kaod.org>
> >>
> >> Signed-off-by: C=E9dric Le Goater <clg@kaod.org>
> >=20
> > Double signoff?
>=20
> I don't know why git-am added an extra one :/ I hope this is gone.
>=20
> >> ---
> >>  target/ppc/helper.h             |  4 +++
> >>  target/ppc/excp_helper.c        | 43 ++++++++++++++++++++++++++++-----
> >>  target/ppc/misc_helper.c        | 22 +++++++++++++++++
> >>  target/ppc/translate.c          | 26 ++++++++++++++++++++
> >>  target/ppc/translate_init.inc.c | 20 ++++++++++++---
> >>  5 files changed, 105 insertions(+), 10 deletions(-)
> >>
> >> diff --git a/target/ppc/helper.h b/target/ppc/helper.h
> >> index cd0dfe383a2a..76518a1df6f0 100644
> >> --- a/target/ppc/helper.h
> >> +++ b/target/ppc/helper.h
> >> @@ -657,6 +657,10 @@ DEF_HELPER_FLAGS_1(load_601_rtcu, TCG_CALL_NO_RWG=
, tl, env)
> >>  DEF_HELPER_FLAGS_1(load_purr, TCG_CALL_NO_RWG, tl, env)
> >>  DEF_HELPER_FLAGS_2(store_purr, TCG_CALL_NO_RWG, void, env, tl)
> >>  DEF_HELPER_2(store_ptcr, void, env, tl)
> >> +DEF_HELPER_FLAGS_1(load_dpdes, TCG_CALL_NO_RWG, tl, env)
> >> +DEF_HELPER_FLAGS_2(store_dpdes, TCG_CALL_NO_RWG, void, env, tl)
> >> +DEF_HELPER_1(book3s_msgsndp, void, tl)
> >> +DEF_HELPER_2(book3s_msgclrp, void, env, tl)
> >>  #endif
> >>  DEF_HELPER_2(store_sdr1, void, env, tl)
> >>  DEF_HELPER_2(store_pidr, void, env, tl)
> >> diff --git a/target/ppc/excp_helper.c b/target/ppc/excp_helper.c
> >> index 50b004d00d1e..5a247945e97f 100644
> >> --- a/target/ppc/excp_helper.c
> >> +++ b/target/ppc/excp_helper.c
> >> @@ -898,7 +898,11 @@ static void ppc_hw_interrupt(CPUPPCState *env)
> >>          }
> >>          if (env->pending_interrupts & (1 << PPC_INTERRUPT_DOORBELL)) {
> >>              env->pending_interrupts &=3D ~(1 << PPC_INTERRUPT_DOORBEL=
L);
> >> -            powerpc_excp(cpu, env->excp_model, POWERPC_EXCP_DOORI);
> >> +            if (env->insns_flags & PPC_SEGMENT_64B) {
> >> +                powerpc_excp(cpu, env->excp_model, POWERPC_EXCP_SDOOR=
);
> >> +            } else {
> >> +                powerpc_excp(cpu, env->excp_model, POWERPC_EXCP_DOORI=
);
> >> +            }
> >>              return;
> >>          }
> >>          if (env->pending_interrupts & (1 << PPC_INTERRUPT_HDOORBELL))=
 {
> >> @@ -1219,7 +1223,7 @@ void helper_msgsnd(target_ulong rb)
> >>  }
> >> =20
> >>  /* Server Processor Control */
> >> -static int book3s_dbell2irq(target_ulong rb)
> >> +static int book3s_dbell2irq(target_ulong rb, bool hv_dbell)
> >>  {
> >>      int msg =3D rb & DBELL_TYPE_MASK;
> >> =20
> >> @@ -1228,12 +1232,16 @@ static int book3s_dbell2irq(target_ulong rb)
> >>       * message type is 5. All other types are reserved and the
> >>       * instruction is a no-op
> >>       */
> >> -    return msg =3D=3D DBELL_TYPE_DBELL_SERVER ? PPC_INTERRUPT_HDOORBE=
LL : -1;
> >> +    if (msg =3D=3D DBELL_TYPE_DBELL_SERVER) {
> >> +        return hv_dbell ? PPC_INTERRUPT_HDOORBELL : PPC_INTERRUPT_DOO=
RBELL;
> >> +    }
> >> +
> >> +    return -1;
> >>  }
> >> =20
> >>  void helper_book3s_msgclr(CPUPPCState *env, target_ulong rb)
> >>  {
> >> -    int irq =3D book3s_dbell2irq(rb);
> >> +    int irq =3D book3s_dbell2irq(rb, 1);
> >=20
> > true/false are preferred to 0/1 for bool types.
>=20
> yes or a define ?

Sorry, I don't understand the question.  The second argument to
book3s_dbell2irq() is a 'bool' type, so the parameter should be 'true'
rather than '1'.

>=20
> >> =20
> >>      if (irq < 0) {
> >>          return;
> >> @@ -1242,9 +1250,9 @@ void helper_book3s_msgclr(CPUPPCState *env, targ=
et_ulong rb)
> >>      env->pending_interrupts &=3D ~(1 << irq);
> >>  }
> >> =20
> >> -void helper_book3s_msgsnd(target_ulong rb)
> >> +static void book3s_msgsnd_common(target_ulong rb, bool hv_dbell)
> >>  {
> >> -    int irq =3D book3s_dbell2irq(rb);
> >> +    int irq =3D book3s_dbell2irq(rb, hv_dbell);
> >>      int pir =3D rb & DBELL_PROCIDTAG_MASK;
>=20
> btw, this mask is wrong for msgsndp().=20

Ok..

> >>      CPUState *cs;
> >> =20
> >> @@ -1265,6 +1273,29 @@ void helper_book3s_msgsnd(target_ulong rb)
> >>      }
> >>      qemu_mutex_unlock_iothread();
> >>  }
> >> +
> >> +void helper_book3s_msgsnd(target_ulong rb)
> >> +{
> >=20
> > As noted you only need to worry about a single thread here.  But
> > shouldn't you validate or mask the target against that? =20
>=20
> The mask is applied in  book3s_msgsnd_common() but I am going to
> change that, as the TAG bit fields have different sizes.
>=20
> > I don't know
> > what the hardware behaviour is if you give a bad target here: does it
> > ignore it, or trap?
>=20
> bad targets are no-ops. Just like for msgsnd().

Ok.

> >> +    book3s_msgsnd_common(rb, 1);
> >> +}
> >> +
> >> +#if defined(TARGET_PPC64)
> >> +void helper_book3s_msgclrp(CPUPPCState *env, target_ulong rb)
> >> +{
> >> +    int irq =3D book3s_dbell2irq(rb, 0);
> >> +
> >> +    if (irq < 0) {
> >> +        return;
> >> +    }
> >> +
> >> +    env->pending_interrupts &=3D ~(1 << irq);
> >> +}
> >> +
> >> +void helper_book3s_msgsndp(target_ulong rb)
> >> +{
> >> +    book3s_msgsnd_common(rb, 0);
> >> +}
> >> +#endif
> >>  #endif
> >> =20
> >>  void ppc_cpu_do_unaligned_access(CPUState *cs, vaddr vaddr,
> >> diff --git a/target/ppc/misc_helper.c b/target/ppc/misc_helper.c
> >> index 2318f3ab45b2..a0e7bd9c32d3 100644
> >> --- a/target/ppc/misc_helper.c
> >> +++ b/target/ppc/misc_helper.c
> >> @@ -105,6 +105,28 @@ void helper_store_pcr(CPUPPCState *env, target_ul=
ong value)
> >> =20
> >>      env->spr[SPR_PCR] =3D value & pcc->pcr_mask;
> >>  }
> >> +
> >> +target_ulong helper_load_dpdes(CPUPPCState *env)
> >> +{
> >> +    if (env->pending_interrupts & (1 << PPC_INTERRUPT_DOORBELL)) {
> >> +        return 1;
> >> +    }
> >> +    return 0;
> >> +}
> >> +
> >> +void helper_store_dpdes(CPUPPCState *env, target_ulong val)
> >> +{
> >> +    PowerPCCPU *cpu =3D env_archcpu(env);
> >> +    CPUState *cs =3D CPU(cpu);
> >> +
> >> +    if (val) {
> >=20
> > Likewise, shouldn't val be masked or validated, rather than treating
> > any non-zero value as setting the interrupt for this thread?
>=20
> This is a bit wrong indeed. each bit number corresponds to a HW thread=20
> of a core. DPDES being a shared register.=20
>=20
> The current implementation is fine for SMT=3D1 but we should add a=20
> warning for DPDES values modifying bits other than bit 63.
>=20
> Thanks,
>=20
> C.
>   =20
> >=20
> >> +        /* Only one cpu for now */
> >> +        env->pending_interrupts |=3D 1 << PPC_INTERRUPT_DOORBELL;
> >> +        cpu_interrupt(cs, CPU_INTERRUPT_HARD);
> >> +    } else {
> >> +        env->pending_interrupts &=3D ~(1 << PPC_INTERRUPT_DOORBELL);
> >> +    }
> >> +}
> >>  #endif /* defined(TARGET_PPC64) */
> >> =20
> >>  void helper_store_pidr(CPUPPCState *env, target_ulong val)
> >> diff --git a/target/ppc/translate.c b/target/ppc/translate.c
> >> index f5fe5d06118a..ba759ab2bb0f 100644
> >> --- a/target/ppc/translate.c
> >> +++ b/target/ppc/translate.c
> >> @@ -6645,6 +6645,28 @@ static void gen_msgsnd(DisasContext *ctx)
> >>  #endif /* defined(CONFIG_USER_ONLY) */
> >>  }
> >> =20
> >> +#if defined(TARGET_PPC64)
> >> +static void gen_msgclrp(DisasContext *ctx)
> >> +{
> >> +#if defined(CONFIG_USER_ONLY)
> >> +    GEN_PRIV;
> >> +#else
> >> +    CHK_SV;
> >> +    gen_helper_book3s_msgclrp(cpu_env, cpu_gpr[rB(ctx->opcode)]);
> >> +#endif /* defined(CONFIG_USER_ONLY) */
> >> +}
> >> +
> >> +static void gen_msgsndp(DisasContext *ctx)
> >> +{
> >> +#if defined(CONFIG_USER_ONLY)
> >> +    GEN_PRIV;
> >> +#else
> >> +    CHK_SV;
> >> +    gen_helper_book3s_msgsndp(cpu_gpr[rB(ctx->opcode)]);
> >> +#endif /* defined(CONFIG_USER_ONLY) */
> >> +}
> >> +#endif
> >> +
> >>  static void gen_msgsync(DisasContext *ctx)
> >>  {
> >>  #if defined(CONFIG_USER_ONLY)
> >> @@ -7187,6 +7209,10 @@ GEN_HANDLER(vmladduhm, 0x04, 0x11, 0xFF, 0x0000=
0000, PPC_ALTIVEC),
> >>  GEN_HANDLER_E(maddhd_maddhdu, 0x04, 0x18, 0xFF, 0x00000000, PPC_NONE,
> >>                PPC2_ISA300),
> >>  GEN_HANDLER_E(maddld, 0x04, 0x19, 0xFF, 0x00000000, PPC_NONE, PPC2_IS=
A300),
> >> +GEN_HANDLER2_E(msgsndp, "msgsndp", 0x1F, 0x0E, 0x04, 0x03ff0001,
> >> +               PPC_NONE, PPC2_ISA207S),
> >> +GEN_HANDLER2_E(msgclrp, "msgclrp", 0x1F, 0x0E, 0x05, 0x03ff0001,
> >> +               PPC_NONE, PPC2_ISA207S),
> >>  #endif
> >> =20
> >>  #undef GEN_INT_ARITH_ADD
> >> diff --git a/target/ppc/translate_init.inc.c b/target/ppc/translate_in=
it.inc.c
> >> index 9815df6f77c8..7c74a763ba66 100644
> >> --- a/target/ppc/translate_init.inc.c
> >> +++ b/target/ppc/translate_init.inc.c
> >> @@ -464,6 +464,17 @@ static void spr_write_pcr(DisasContext *ctx, int =
sprn, int gprn)
> >>  {
> >>      gen_helper_store_pcr(cpu_env, cpu_gpr[gprn]);
> >>  }
> >> +
> >> +/* DPDES */
> >> +static void spr_read_dpdes(DisasContext *ctx, int gprn, int sprn)
> >> +{
> >> +    gen_helper_load_dpdes(cpu_gpr[gprn], cpu_env);
> >> +}
> >> +
> >> +static void spr_write_dpdes(DisasContext *ctx, int sprn, int gprn)
> >> +{
> >> +    gen_helper_store_dpdes(cpu_env, cpu_gpr[gprn]);
> >> +}
> >>  #endif
> >>  #endif
> >> =20
> >> @@ -8233,10 +8244,11 @@ static void gen_spr_power8_dpdes(CPUPPCState *=
env)
> >>  {
> >>  #if !defined(CONFIG_USER_ONLY)
> >>      /* Directed Privileged Door-bell Exception State, used for IPI */
> >> -    spr_register(env, SPR_DPDES, "DPDES",
> >> -                 SPR_NOACCESS, SPR_NOACCESS,
> >> -                 &spr_read_generic, SPR_NOACCESS,
> >> -                 0x00000000);
> >> +    spr_register_kvm_hv(env, SPR_DPDES, "DPDES",
> >> +                        SPR_NOACCESS, SPR_NOACCESS,
> >> +                        &spr_read_dpdes, SPR_NOACCESS,
> >> +                        &spr_read_dpdes, &spr_write_dpdes,
> >> +                        KVM_REG_PPC_DPDES, 0x00000000);
> >>  #endif
> >>  }
> >> =20
> >=20
>=20

--=20
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

--so9zsI5B81VjUb/o
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAl4WhbEACgkQbDjKyiDZ
s5K3BBAAv4slbnYFaLH8zx+ei6lgMLjlCKd8LBU0X8CsfsIZoTrKwOBgr7rYeyDk
r7meZF8eNjwb6vUEadrfaEkuNpCJDJSAlW2Hynz0z2NR1hekwE/q31VrDYA6D9hp
Z+ts3a+PAlexqijVNYsv+1Wp5ygHWx5ZqH79lfAwIk/xzE9aG1nmI7cqq6x/br0L
DDqudGQESCP4+znMXyXXNN1AcEswsMNk9NAPBK2Yy/3jcglCkxWZvloDI8EiPlUZ
P2ppvUED6fjjrBg2KWMijp17xBV58XDAwKUu7gaVxiY9m8utHKWncu+BpIYGEwkk
sdzu+KziHT4lUUJ3aiFN1OOcYfKJEc+lv5vyv/GeogN82dC+5k+LSlGE8jjT0emI
UvHXVSPL4n5wkUiL1zeBqeiG3vO4fGRyJJ58Z7PT42tapWqYv/k9VU6t215Dzzhe
4SrTb7+MXkZk0AnHZTZTKDa/u1CWd47NJvOhgeUzjHdE1Wrk+zy/Ugg754/EU4U3
zP01k9DQY0HKLNY919kPabCfObp3sDKlWhxSu2sHsEgWP7Jt245/ku7gadRVbuqe
D19Aihci/mApuGysM8c0JqccVOTpD0WrrHHc3FSeyYpRgyO3QFBtl0OwlwFeXYHX
981xl+n+g99PhL31ZKzLty6yg7ij+uddNIiRPiJbUxiHFioqerk=
=QhOQ
-----END PGP SIGNATURE-----

--so9zsI5B81VjUb/o--

