<?xml version="1.0" encoding="UTF-8" ?>
<!-- Created from PDF via Acrobat SaveAsXML -->
<!-- Mapping Table version: 28-February-2003 -->
<TaggedPDF-doc>
<?xpacket begin='﻿' id='W5M0MpCehiHzreSzNTczkc9d'?>
<?xpacket begin="﻿" id="W5M0MpCehiHzreSzNTczkc9d"?>
<x:xmpmeta xmlns:x="adobe:ns:meta/" x:xmptk="Adobe XMP Core 5.2-c001 63.139439, 2010/09/27-13:37:26        ">
   <rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
      <rdf:Description rdf:about=""
            xmlns:xmp="http://ns.adobe.com/xap/1.0/">
         <xmp:ModifyDate>2017-12-12T20:56:11-05:00</xmp:ModifyDate>
         <xmp:CreateDate>2017-12-12T20:56:11-05:00</xmp:CreateDate>
         <xmp:MetadataDate>2017-12-12T20:56:11-05:00</xmp:MetadataDate>
         <xmp:CreatorTool>FrameMaker 7.1</xmp:CreatorTool>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:dc="http://purl.org/dc/elements/1.1/">
         <dc:format>xml</dc:format>
         <dc:creator>
            <rdf:Seq>
               <rdf:li>jsaxtorp</rdf:li>
            </rdf:Seq>
         </dc:creator>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:xmpMM="http://ns.adobe.com/xap/1.0/mm/">
         <xmpMM:DocumentID>uuid:a50ad9c7-4029-46c2-a96f-67a3e62717fa</xmpMM:DocumentID>
         <xmpMM:InstanceID>uuid:a45c5b08-1515-419f-a290-065e8631acc1</xmpMM:InstanceID>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:pdf="http://ns.adobe.com/pdf/1.3/">
         <pdf:Producer>Acrobat Distiller 10.0.1 (Windows)</pdf:Producer>
      </rdf:Description>
   </rdf:RDF>
</x:xmpmeta>
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                           
<?xpacket end="w"?>
<?xpacket end='r'?>
<bookmark-tree>
<bookmark title="Part1">
<destination structID="LinkTarget_25645"/>
<bookmark title="RapidIO™ Interconnect Specification Part 1: Input/Output Logical Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Overview">
<destination structID="LinkTarget_25825"/>
<bookmark title="1.1 Introduction">
<destination structID="LinkTarget_25845"/>
</bookmark>
<bookmark title="1.2 Overview">
<destination structID="LinkTarget_25844"/>
</bookmark>
<bookmark title="1.3 Features of the Input/Output Specification">
<destination structID="LinkTarget_25837"/>
<bookmark title="1.3.1 Functional Features">
<destination structID="LinkTarget_25843"/>
</bookmark>
<bookmark title="1.3.2 Physical Features">
<destination structID="LinkTarget_25842"/>
</bookmark>
<bookmark title="1.3.3 Performance Features">
<destination structID="LinkTarget_25841"/>
</bookmark>
</bookmark>
<bookmark title="1.4 Contents">
<destination structID="LinkTarget_25836"/>
</bookmark>
<bookmark title="1.5 Terminology">
<destination structID="LinkTarget_25835"/>
</bookmark>
<bookmark title="1.6 Conventions">
<destination structID="LinkTarget_25834"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 System Models">
<destination structID="LinkTarget_25790"/>
<bookmark title="2.1 Introduction">
<destination structID="LinkTarget_25821"/>
</bookmark>
<bookmark title="2.2 Processing Element Models">
<destination structID="LinkTarget_25807"/>
<bookmark title="2.2.1 Processor-Memory Processing Element Model">
<destination structID="LinkTarget_25820"/>
</bookmark>
<bookmark title="2.2.2 Integrated Processor-Memory Processing Element Model">
<destination structID="LinkTarget_25819"/>
</bookmark>
<bookmark title="2.2.3 Memory-Only Processing Element Model">
<destination structID="LinkTarget_25817"/>
</bookmark>
<bookmark title="2.2.4 Processor-Only Processing Element">
<destination structID="LinkTarget_25816"/>
</bookmark>
<bookmark title="2.2.5 I/O Processing Element">
<destination structID="LinkTarget_25815"/>
</bookmark>
<bookmark title="2.2.6 Switch Processing Element">
<destination structID="LinkTarget_25814"/>
</bookmark>
</bookmark>
<bookmark title="2.3 System Issues">
<destination structID="LinkTarget_25796"/>
<bookmark title="2.3.1 Operation Ordering">
<destination structID="LinkTarget_25806"/>
</bookmark>
<bookmark title="2.3.2 Transaction Delivery">
<destination structID="LinkTarget_25801"/>
<bookmark title="2.3.2.1 Unordered Delivery System Issues">
<destination structID="LinkTarget_25805"/>
</bookmark>
<bookmark title="2.3.2.2 Ordered Delivery System Issues">
<destination structID="LinkTarget_25804"/>
</bookmark>
</bookmark>
<bookmark title="2.3.3 Deadlock Considerations">
<destination structID="LinkTarget_25800"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 Operation Descriptions">
<destination structID="LinkTarget_25764"/>
<bookmark title="3.1 Introduction">
<destination structID="LinkTarget_25786"/>
</bookmark>
<bookmark title="3.2 I/O Operations Cross Reference">
<destination structID="LinkTarget_25785"/>
</bookmark>
<bookmark title="3.3 I/O Operations">
<destination structID="LinkTarget_25776"/>
<bookmark title="3.3.1 Read Operations">
<destination structID="LinkTarget_25784"/>
</bookmark>
<bookmark title="3.3.2 Write and Streaming-Write Operations">
<destination structID="LinkTarget_25783"/>
</bookmark>
<bookmark title="3.3.3 Write-With-Response Operations">
<destination structID="LinkTarget_25782"/>
</bookmark>
<bookmark title="3.3.4 Atomic (Read-Modify-Write) Operations">
<destination structID="LinkTarget_25781"/>
</bookmark>
</bookmark>
<bookmark title="3.4 System Operations">
<destination structID="LinkTarget_25773"/>
<bookmark title="3.4.1 Maintenance Operations">
<destination structID="LinkTarget_25775"/>
</bookmark>
</bookmark>
<bookmark title="3.5 Endian, Byte Ordering, and Alignment">
<destination structID="LinkTarget_25772"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 4 Packet Format Descriptions">
<destination structID="LinkTarget_25721"/>
<bookmark title="4.1 Request Packet Formats">
<destination structID="LinkTarget_25737"/>
<bookmark title="4.1.1 Addressing and Alignment">
<destination structID="LinkTarget_25760"/>
</bookmark>
<bookmark title="4.1.2 Field Definitions for All Request Packet Formats">
<destination structID="LinkTarget_25759"/>
</bookmark>
<bookmark title="4.1.3 Type 0 Packet Format (Implementation-Defined)">
<destination structID="LinkTarget_25758"/>
</bookmark>
<bookmark title="4.1.4 Type 1 Packet Format (Reserved)">
<destination structID="LinkTarget_25757"/>
</bookmark>
<bookmark title="4.1.5 Type 2 Packet Format (Request Class)">
<destination structID="LinkTarget_25756"/>
</bookmark>
<bookmark title="4.1.6 Type 3-4 Packet Formats (Reserved)">
<destination structID="LinkTarget_25754"/>
</bookmark>
<bookmark title="4.1.7 Type 5 Packet Format (Write Class)">
<destination structID="LinkTarget_25753"/>
</bookmark>
<bookmark title="4.1.8 Type 6 Packet Format (Streaming-Write Class)">
<destination structID="LinkTarget_25752"/>
</bookmark>
<bookmark title="4.1.9 Type 7 Packet Format (Reserved)">
<destination structID="LinkTarget_25751"/>
</bookmark>
<bookmark title="4.1.10 Type 8 Packet Format (Maintenance Class)">
<destination structID="LinkTarget_25750"/>
</bookmark>
<bookmark title="4.1.11 Type 9-11 Packet Formats (Reserved)">
<destination structID="LinkTarget_25749"/>
</bookmark>
</bookmark>
<bookmark title="4.2 Response Packet Formats">
<destination structID="LinkTarget_25726"/>
<bookmark title="4.2.1 Field Definitions for All Response Packet Formats">
<destination structID="LinkTarget_25736"/>
</bookmark>
<bookmark title="4.2.2 Type 12 Packet Format (Reserved)">
<destination structID="LinkTarget_25735"/>
</bookmark>
<bookmark title="4.2.3 Type 13 Packet Format (Response Class)">
<destination structID="LinkTarget_25734"/>
</bookmark>
<bookmark title="4.2.4 Type 14 Packet Format (Reserved)">
<destination structID="LinkTarget_25733"/>
</bookmark>
<bookmark title="4.2.5 Type 15 Packet Format (Implementation-Defined)">
<destination structID="LinkTarget_25732"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 5 Input/Output Registers">
<destination structID="LinkTarget_25659"/>
<bookmark title="5.1 Register Summary">
<destination structID="LinkTarget_25717"/>
</bookmark>
<bookmark title="5.2 Reserved Register, Bit and Bit Field Value Behavior">
<destination structID="LinkTarget_25716"/>
</bookmark>
<bookmark title="5.3 Extended Features Data Structure">
<destination structID="LinkTarget_25715"/>
</bookmark>
<bookmark title="5.4 Capability Registers (CARs)">
<destination structID="LinkTarget_25681"/>
<bookmark title="5.4.1 Device Identity CAR (Configuration Space Offset 0x0)">
<destination structID="LinkTarget_25712"/>
</bookmark>
<bookmark title="5.4.2 Device Information CAR (Configuration Space Offset 0x4)">
<destination structID="LinkTarget_25709"/>
</bookmark>
<bookmark title="5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)">
<destination structID="LinkTarget_25706"/>
</bookmark>
<bookmark title="5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)">
<destination structID="LinkTarget_25703"/>
</bookmark>
<bookmark title="5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)">
<destination structID="LinkTarget_25700"/>
</bookmark>
<bookmark title="5.4.6 Switch Port Information CAR (Configuration Space Offset 0x14)">
<destination structID="LinkTarget_25696"/>
</bookmark>
<bookmark title="5.4.7 Source Operations CAR (Configuration Space Offset 0x18)">
<destination structID="LinkTarget_25693"/>
</bookmark>
<bookmark title="5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)">
<destination structID="LinkTarget_25690"/>
</bookmark>
</bookmark>
<bookmark title="5.5 Command and Status Registers (CSRs)">
<destination structID="LinkTarget_25667"/>
<bookmark title="5.5.1 Processing Element Logical Layer Control CSR (Configuration Space Offset 0x4C)">
<destination structID="LinkTarget_25678"/>
</bookmark>
<bookmark title="5.5.2 Local Configuration Space Base Address 0 CSR (Configuration Space Offset 0x58)">
<destination structID="LinkTarget_25675"/>
</bookmark>
<bookmark title="5.5.3 Local Configuration Space Base Address 1 CSR (Configuration Space Offset 0x5C)">
<destination structID="LinkTarget_25672"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Part2">
<destination structID="LinkTarget_25074"/>
<bookmark title="RapidIO™ Interconnect Specification Part 2: Message Passing Logical Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Overview">
<destination structID="LinkTarget_25225"/>
<bookmark title="1.1 Introduction">
<destination structID="LinkTarget_25245"/>
</bookmark>
<bookmark title="1.2 Overview">
<destination structID="LinkTarget_25244"/>
</bookmark>
<bookmark title="1.3 Features of the Message Passing Specification">
<destination structID="LinkTarget_25237"/>
<bookmark title="1.3.1 Functional Features">
<destination structID="LinkTarget_25243"/>
</bookmark>
<bookmark title="1.3.2 Physical Features">
<destination structID="LinkTarget_25242"/>
</bookmark>
<bookmark title="1.3.3 Performance Features">
<destination structID="LinkTarget_25241"/>
</bookmark>
</bookmark>
<bookmark title="1.4 Contents">
<destination structID="LinkTarget_25236"/>
</bookmark>
<bookmark title="1.5 Terminology">
<destination structID="LinkTarget_25235"/>
</bookmark>
<bookmark title="1.6 Conventions">
<destination structID="LinkTarget_25234"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 System Models">
<destination structID="LinkTarget_25189"/>
<bookmark title="2.1 Introduction">
<destination structID="LinkTarget_25221"/>
</bookmark>
<bookmark title="2.2 Processing Element Models">
<destination structID="LinkTarget_25208"/>
<bookmark title="2.2.1 Processor-Memory Processing Element Model">
<destination structID="LinkTarget_25220"/>
</bookmark>
<bookmark title="2.2.2 Integrated Processor-Memory Processing Element Model">
<destination structID="LinkTarget_25219"/>
</bookmark>
<bookmark title="2.2.3 Memory-Only Processing Element Model">
<destination structID="LinkTarget_25218"/>
</bookmark>
<bookmark title="2.2.4 Processor-Only Processing Element">
<destination structID="LinkTarget_25217"/>
</bookmark>
<bookmark title="2.2.5 I/O Processing Element">
<destination structID="LinkTarget_25216"/>
</bookmark>
<bookmark title="2.2.6 Switch Processing Element">
<destination structID="LinkTarget_25215"/>
</bookmark>
</bookmark>
<bookmark title="2.3 Message Passing System Model">
<destination structID="LinkTarget_25203"/>
<bookmark title="2.3.1 Data Message Operations">
<destination structID="LinkTarget_25207"/>
</bookmark>
<bookmark title="2.3.2 Doorbell Message Operations">
<destination structID="LinkTarget_25206"/>
</bookmark>
</bookmark>
<bookmark title="2.4 System Issues">
<destination structID="LinkTarget_25196"/>
<bookmark title="2.4.1 Operation Ordering">
<destination structID="LinkTarget_25202"/>
</bookmark>
<bookmark title="2.4.2 Transaction Delivery">
<destination structID="LinkTarget_25201"/>
</bookmark>
<bookmark title="2.4.3 Deadlock Considerations">
<destination structID="LinkTarget_25200"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 Operation Descriptions">
<destination structID="LinkTarget_25171"/>
<bookmark title="3.1 Introduction">
<destination structID="LinkTarget_25185"/>
</bookmark>
<bookmark title="3.2 Message Passing Operations Cross Reference">
<destination structID="LinkTarget_25184"/>
</bookmark>
<bookmark title="3.3 Message Passing Operations">
<destination structID="LinkTarget_25179"/>
<bookmark title="3.3.1 Doorbell Operations">
<destination structID="LinkTarget_25183"/>
</bookmark>
<bookmark title="3.3.2 Data Message Operations">
<destination structID="LinkTarget_25182"/>
</bookmark>
</bookmark>
<bookmark title="3.4 Endian, Byte Ordering, and Alignment">
<destination structID="LinkTarget_25178"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 4 Packet Format Descriptions">
<destination structID="LinkTarget_25139"/>
<bookmark title="4.1 Introduction">
<destination structID="LinkTarget_25167"/>
</bookmark>
<bookmark title="4.2 Request Packet Formats">
<destination structID="LinkTarget_25156"/>
<bookmark title="4.2.1 Field Definitions for All Request Packet Formats">
<destination structID="LinkTarget_25166"/>
</bookmark>
<bookmark title="4.2.2 Type 0 Packet Format (Implementation-Defined)">
<destination structID="LinkTarget_25165"/>
</bookmark>
<bookmark title="4.2.3 Type 1-9 Packet Formats (Reserved)">
<destination structID="LinkTarget_25164"/>
</bookmark>
<bookmark title="4.2.4 Type 10 Packet Formats (Doorbell Class)">
<destination structID="LinkTarget_25163"/>
</bookmark>
<bookmark title="4.2.5 Type 11 Packet Format (Message Class)">
<destination structID="LinkTarget_25162"/>
</bookmark>
</bookmark>
<bookmark title="4.3 Response Packet Formats">
<destination structID="LinkTarget_25145"/>
<bookmark title="4.3.1 Field Definitions for All Response Packet Formats">
<destination structID="LinkTarget_25155"/>
</bookmark>
<bookmark title="4.3.2 Type 12 Packet Format (Reserved)">
<destination structID="LinkTarget_25154"/>
</bookmark>
<bookmark title="4.3.3 Type 13 Packet Format (Response Class)">
<destination structID="LinkTarget_25153"/>
</bookmark>
<bookmark title="4.3.4 Type 14 Packet Format (Reserved)">
<destination structID="LinkTarget_25152"/>
</bookmark>
<bookmark title="4.3.5 Type 15 Packet Format (Implementation-Defined)">
<destination structID="LinkTarget_25151"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 5 Message Passing Registers">
<destination structID="LinkTarget_25115"/>
<bookmark title="5.1 Introduction">
<destination structID="LinkTarget_25135"/>
</bookmark>
<bookmark title="5.2 Register Summary">
<destination structID="LinkTarget_25134"/>
</bookmark>
<bookmark title="5.3 Reserved Register, Bit and Bit Field Value Behavior">
<destination structID="LinkTarget_25133"/>
</bookmark>
<bookmark title="5.4 Capability Registers (CARs)">
<destination structID="LinkTarget_25124"/>
<bookmark title="5.4.1 Source Operations CAR (Configuration Space Offset 0x18)">
<destination structID="LinkTarget_25130"/>
</bookmark>
<bookmark title="5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)">
<destination structID="LinkTarget_25127"/>
</bookmark>
</bookmark>
<bookmark title="5.5 Command and Status Registers (CSRs)">
<destination structID="LinkTarget_25123"/>
</bookmark>
</bookmark>
<bookmark title="Annex A Message Passing Interface (Informative)">
<destination structID="LinkTarget_25089"/>
<bookmark title="A.1 Introduction">
<destination structID="LinkTarget_25111"/>
</bookmark>
<bookmark title="A.2 Definitions and Goals">
<destination structID="LinkTarget_25110"/>
</bookmark>
<bookmark title="A.3 Message Operations">
<destination structID="LinkTarget_25109"/>
</bookmark>
<bookmark title="A.4 Inbound Mailbox Structure">
<destination structID="LinkTarget_25102"/>
<bookmark title="A.4.1 Simple Inbox">
<destination structID="LinkTarget_25108"/>
</bookmark>
<bookmark title="A.4.2 Extended Inbox">
<destination structID="LinkTarget_25107"/>
</bookmark>
<bookmark title="A.4.3 Received Messages">
<destination structID="LinkTarget_25106"/>
</bookmark>
</bookmark>
<bookmark title="A.5 Outbound Message Queue Structure">
<destination structID="LinkTarget_25097"/>
<bookmark title="A.5.1 Simple Outbox">
<destination structID="LinkTarget_25101"/>
</bookmark>
<bookmark title="A.5.2 Extended Outbox">
<destination structID="LinkTarget_25100"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Part3">
<destination structID="LinkTarget_24785"/>
<bookmark title="RapidIO™ Interconnect Specification Part 3: Common Transport Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Overview">
<destination structID="LinkTarget_24865"/>
<bookmark title="1.1 Introduction">
<destination structID="LinkTarget_24885"/>
</bookmark>
<bookmark title="1.2 Overview">
<destination structID="LinkTarget_24884"/>
</bookmark>
<bookmark title="1.3 Transport Layer Features">
<destination structID="LinkTarget_24877"/>
<bookmark title="1.3.1 Functional Features">
<destination structID="LinkTarget_24883"/>
</bookmark>
<bookmark title="1.3.2 Physical Features">
<destination structID="LinkTarget_24882"/>
</bookmark>
<bookmark title="1.3.3 Performance Features">
<destination structID="LinkTarget_24881"/>
</bookmark>
</bookmark>
<bookmark title="1.4 Contents">
<destination structID="LinkTarget_24876"/>
</bookmark>
<bookmark title="1.5 Terminology">
<destination structID="LinkTarget_24875"/>
</bookmark>
<bookmark title="1.6 Conventions">
<destination structID="LinkTarget_24874"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 Transport Format Description">
<destination structID="LinkTarget_24845"/>
<bookmark title="2.1 Introduction">
<destination structID="LinkTarget_24861"/>
</bookmark>
<bookmark title="2.2 System Topology">
<destination structID="LinkTarget_24856"/>
<bookmark title="2.2.1 Switch-Based Systems">
<destination structID="LinkTarget_24860"/>
</bookmark>
<bookmark title="2.2.2 Ring-Based Systems">
<destination structID="LinkTarget_24859"/>
</bookmark>
</bookmark>
<bookmark title="2.3 System Packet Routing">
<destination structID="LinkTarget_24855"/>
</bookmark>
<bookmark title="2.4 Field Alignment and Definition">
<destination structID="LinkTarget_24854"/>
</bookmark>
<bookmark title="2.5 Routing Maintenance Packets">
<destination structID="LinkTarget_24853"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 Common Transport Registers">
<destination structID="LinkTarget_24797"/>
<bookmark title="3.1 Introduction">
<destination structID="LinkTarget_24841"/>
</bookmark>
<bookmark title="3.2 Register Summary">
<destination structID="LinkTarget_24840"/>
</bookmark>
<bookmark title="3.3 Reserved Register, Bit and Bit Field Value Behavior">
<destination structID="LinkTarget_24839"/>
</bookmark>
<bookmark title="3.4 Capability Registers (CARs)">
<destination structID="LinkTarget_24830"/>
<bookmark title="3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)">
<destination structID="LinkTarget_24836"/>
</bookmark>
<bookmark title="3.4.2 Switch Route Table Destination ID Limit CAR (Configuration Space Offset 0x34)">
<destination structID="LinkTarget_24833"/>
</bookmark>
</bookmark>
<bookmark title="3.5 Command and Status Registers (CSRs)">
<destination structID="LinkTarget_24805"/>
<bookmark title="3.5.1 Base Device ID CSR (Configuration Space Offset 0x60)">
<destination structID="LinkTarget_24827"/>
</bookmark>
<bookmark title="3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)">
<destination structID="LinkTarget_24824"/>
</bookmark>
<bookmark title="3.5.3 Component Tag CSR (Configuration Space Offset 0x6C)">
<destination structID="LinkTarget_24821"/>
</bookmark>
<bookmark title="3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)">
<destination structID="LinkTarget_24818"/>
</bookmark>
<bookmark title="3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)">
<destination structID="LinkTarget_24815"/>
</bookmark>
<bookmark title="3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)">
<destination structID="LinkTarget_24812"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Part4">
<destination structID="LinkTarget_23141"/>
<bookmark title="RapidIO™ Interconnect Specification Part 4: Physical Layer 8/16 LP-LVDS Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Overview">
<destination structID="LinkTarget_23701"/>
<bookmark title="1.1 Introduction">
<destination structID="LinkTarget_23721"/>
</bookmark>
<bookmark title="1.2 Overview">
<destination structID="LinkTarget_23720"/>
</bookmark>
<bookmark title="1.3 Features of the Input/Output Specification">
<destination structID="LinkTarget_23713"/>
<bookmark title="1.3.1 Functional features">
<destination structID="LinkTarget_23719"/>
</bookmark>
<bookmark title="1.3.2 Physical Features">
<destination structID="LinkTarget_23718"/>
</bookmark>
<bookmark title="1.3.3 Performance Features">
<destination structID="LinkTarget_23717"/>
</bookmark>
</bookmark>
<bookmark title="1.4 Contents">
<destination structID="LinkTarget_23712"/>
</bookmark>
<bookmark title="1.5 Terminology">
<destination structID="LinkTarget_23711"/>
</bookmark>
<bookmark title="1.6 Conventions">
<destination structID="LinkTarget_23710"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 Physical Layer Protocol">
<destination structID="LinkTarget_23487"/>
<bookmark title="2.1 Introduction">
<destination structID="LinkTarget_23697"/>
</bookmark>
<bookmark title="2.2 Packet Exchange Protocol">
<destination structID="LinkTarget_23692"/>
<bookmark title="2.2.1 Packet and Control Alignment">
<destination structID="LinkTarget_23696"/>
</bookmark>
<bookmark title="2.2.2 Acknowledge Identification">
<destination structID="LinkTarget_23695"/>
</bookmark>
</bookmark>
<bookmark title="2.3 Field Placement and Definition">
<destination structID="LinkTarget_23533"/>
<bookmark title="2.3.1 Flow Control Fields Format">
<destination structID="LinkTarget_23691"/>
</bookmark>
<bookmark title="2.3.2 Packet Priority and Transaction Request Flows">
<destination structID="LinkTarget_23690"/>
</bookmark>
<bookmark title="2.3.3 Transaction and Packet Delivery">
<destination structID="LinkTarget_23654"/>
<bookmark title="2.3.3.1 Transaction and Packet Delivery Ordering Rules">
<destination structID="LinkTarget_23689"/>
</bookmark>
<bookmark title="2.3.3.2 Deadlock Avoidance">
<destination structID="LinkTarget_23657"/>
</bookmark>
</bookmark>
<bookmark title="2.3.4 Resource Allocation">
<destination structID="LinkTarget_23544"/>
<bookmark title="2.3.4.1 Receiver-Controlled Flow Control">
<destination structID="LinkTarget_23653"/>
</bookmark>
<bookmark title="2.3.4.2 Transmitter-Controlled Flow Control">
<destination structID="LinkTarget_23652"/>
</bookmark>
<bookmark title="2.3.4.3 Receive Buffer Management">
<destination structID="LinkTarget_23630"/>
</bookmark>
<bookmark title="2.3.4.4 Effective Number of Free Receive Buffers">
<destination structID="LinkTarget_23551"/>
</bookmark>
<bookmark title="2.3.4.5 Speculative Packet Transmission">
<destination structID="LinkTarget_23550"/>
</bookmark>
</bookmark>
<bookmark title="2.3.5 Flow Control Mode Negotiation">
<destination structID="LinkTarget_23540"/>
</bookmark>
</bookmark>
<bookmark title="2.4 Error Detection and Recovery">
<destination structID="LinkTarget_23508"/>
<bookmark title="2.4.1 Control Symbol Protection">
<destination structID="LinkTarget_23532"/>
</bookmark>
<bookmark title="2.4.2 Packet Protection">
<destination structID="LinkTarget_23531"/>
</bookmark>
<bookmark title="2.4.3 Lost Packet Detection">
<destination structID="LinkTarget_23530"/>
</bookmark>
<bookmark title="2.4.4 Implementation Note: Transactional Boundaries">
<destination structID="LinkTarget_23529"/>
</bookmark>
<bookmark title="2.4.5 Link Behavior Under Error">
<destination structID="LinkTarget_23518"/>
<bookmark title="2.4.5.1 Recoverable Errors">
<destination structID="LinkTarget_23520"/>
<bookmark title="2.4.5.1.1 Packet Errors">
<destination structID="LinkTarget_23528"/>
</bookmark>
<bookmark title="2.4.5.1.2 Control Symbol Errors">
<destination structID="LinkTarget_23527"/>
</bookmark>
<bookmark title="2.4.5.1.3 Indeterminate errors">
<destination structID="LinkTarget_23526"/>
</bookmark>
<bookmark title="2.4.5.1.4 Timeout Error">
<destination structID="LinkTarget_23525"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="2.4.6 CRC Operation">
<destination structID="LinkTarget_23517"/>
</bookmark>
<bookmark title="2.4.7 CRC Code">
<destination structID="LinkTarget_23516"/>
</bookmark>
</bookmark>
<bookmark title="2.5 Maximum Packet Size">
<destination structID="LinkTarget_23507"/>
</bookmark>
<bookmark title="2.6 Link Maintenance Protocol">
<destination structID="LinkTarget_23496"/>
<bookmark title="2.6.1 Command Descriptions">
<destination structID="LinkTarget_23500"/>
<bookmark title="2.6.1.1 Reset and Safety Lockouts">
<destination structID="LinkTarget_23506"/>
</bookmark>
<bookmark title="2.6.1.2 Input-status">
<destination structID="LinkTarget_23505"/>
</bookmark>
<bookmark title="2.6.1.3 Send-training">
<destination structID="LinkTarget_23504"/>
</bookmark>
</bookmark>
<bookmark title="2.6.2 Status Descriptions">
<destination structID="LinkTarget_23499"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 Packet and Control Symbol Transmission">
<destination structID="LinkTarget_23438"/>
<bookmark title="3.1 Introduction">
<destination structID="LinkTarget_23483"/>
</bookmark>
<bookmark title="3.2 Packet Start and Control Symbol Delineation">
<destination structID="LinkTarget_23482"/>
</bookmark>
<bookmark title="3.3 Packet Termination">
<destination structID="LinkTarget_23481"/>
</bookmark>
<bookmark title="3.4 Packet Pacing">
<destination structID="LinkTarget_23480"/>
</bookmark>
<bookmark title="3.5 Embedded Control Symbols">
<destination structID="LinkTarget_23479"/>
</bookmark>
<bookmark title="3.6 Packet to Port Alignment">
<destination structID="LinkTarget_23478"/>
</bookmark>
<bookmark title="3.7 System Maintenance">
<destination structID="LinkTarget_23450"/>
<bookmark title="3.7.1 Port and Link Initialization">
<destination structID="LinkTarget_23455"/>
<bookmark title="3.7.1.1 Sampling Window Alignment">
<destination structID="LinkTarget_23463"/>
<bookmark title="3.7.1.1.1 Port Width Mode Selection">
<destination structID="LinkTarget_23477"/>
</bookmark>
<bookmark title="3.7.1.1.2 Input Sampling Window Alignment">
<destination structID="LinkTarget_23476"/>
</bookmark>
<bookmark title="3.7.1.1.3 Training Pattern">
<destination structID="LinkTarget_23475"/>
</bookmark>
<bookmark title="3.7.1.1.4 Training Pattern Transmission">
<destination structID="LinkTarget_23474"/>
</bookmark>
<bookmark title="3.7.1.1.5 Ports Not Requiring Port Initialization">
<destination structID="LinkTarget_23473"/>
</bookmark>
<bookmark title="3.7.1.1.6 Ports Requiring Port Initialization">
<destination structID="LinkTarget_23472"/>
</bookmark>
<bookmark title="3.7.1.1.7 Port Initialization Process">
<destination structID="LinkTarget_23471"/>
</bookmark>
</bookmark>
<bookmark title="3.7.1.2 Link Initialization">
<destination structID="LinkTarget_23462"/>
</bookmark>
<bookmark title="3.7.1.3 Maintenance Training">
<destination structID="LinkTarget_23461"/>
</bookmark>
<bookmark title="3.7.1.4 Unexpected Training Pattern Reception">
<destination structID="LinkTarget_23460"/>
</bookmark>
</bookmark>
<bookmark title="3.7.2 Multicast-Event">
<destination structID="LinkTarget_23454"/>
</bookmark>
</bookmark>
<bookmark title="3.8 Power Management">
<destination structID="LinkTarget_23449"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 4 Control Symbol Formats">
<destination structID="LinkTarget_23410"/>
<bookmark title="4.1 Introduction">
<destination structID="LinkTarget_23434"/>
</bookmark>
<bookmark title="4.2 Acknowledgment Control Symbol Formats">
<destination structID="LinkTarget_23425"/>
<bookmark title="4.2.1 Packet-Accepted Control Symbol">
<destination structID="LinkTarget_23433"/>
</bookmark>
<bookmark title="4.2.2 Packet-Retry Control Symbol">
<destination structID="LinkTarget_23432"/>
</bookmark>
<bookmark title="4.2.3 Packet-Not-Accepted Control Symbol">
<destination structID="LinkTarget_23431"/>
</bookmark>
<bookmark title="4.2.4 Canceling Packets">
<destination structID="LinkTarget_23430"/>
</bookmark>
</bookmark>
<bookmark title="4.3 Packet Control Symbol Formats">
<destination structID="LinkTarget_23424"/>
</bookmark>
<bookmark title="4.4 Link Maintenance Control Symbol Formats">
<destination structID="LinkTarget_23423"/>
</bookmark>
<bookmark title="4.5 Reserved Symbol Formats">
<destination structID="LinkTarget_23422"/>
</bookmark>
<bookmark title="4.6 Implementation-defined Symbol Formats">
<destination structID="LinkTarget_23421"/>
</bookmark>
<bookmark title="4.7 Control Symbol to Port Alignment">
<destination structID="LinkTarget_23420"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 5 8/16 LP-LVDS Registers">
<destination structID="LinkTarget_23256"/>
<bookmark title="5.1 Introduction">
<destination structID="LinkTarget_23406"/>
</bookmark>
<bookmark title="5.2 Register Map">
<destination structID="LinkTarget_23405"/>
</bookmark>
<bookmark title="5.3 Reserved Register, Bit and Bit Field Value Behavior">
<destination structID="LinkTarget_23404"/>
</bookmark>
<bookmark title="5.4 Capability Registers (CARs)">
<destination structID="LinkTarget_23399"/>
<bookmark title="5.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)">
<destination structID="LinkTarget_23401"/>
</bookmark>
</bookmark>
<bookmark title="5.5 Generic End Point Devices">
<destination structID="LinkTarget_23370"/>
<bookmark title="5.5.1 Register Map">
<destination structID="LinkTarget_23398"/>
</bookmark>
<bookmark title="5.5.2 Command and Status Registers (CSRs)">
<destination structID="LinkTarget_23373"/>
<bookmark title="5.5.2.1 8/16 LP-LVDS Register Block Header (Block Offset 0x0)">
<destination structID="LinkTarget_23395"/>
</bookmark>
<bookmark title="5.5.2.2 Port Link Timeout Control CSR (Block Offset 0x20)">
<destination structID="LinkTarget_23392"/>
</bookmark>
<bookmark title="5.5.2.3 Port Response Timeout Control CSR (Block Offset 0x24)">
<destination structID="LinkTarget_23389"/>
</bookmark>
<bookmark title="5.5.2.4 Port General Control CSR (Block Offset 0x3C)">
<destination structID="LinkTarget_23386"/>
</bookmark>
<bookmark title="5.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)">
<destination structID="LinkTarget_23383"/>
</bookmark>
<bookmark title="5.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)">
<destination structID="LinkTarget_23380"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="5.6 Generic End Point Devices, software assisted error recovery option">
<destination structID="LinkTarget_23329"/>
<bookmark title="5.6.1 Register Map">
<destination structID="LinkTarget_23369"/>
</bookmark>
<bookmark title="5.6.2 Command and Status Registers (CSRs)">
<destination structID="LinkTarget_23332"/>
<bookmark title="5.6.2.1 8/16 LP-LVDS Register Block Header (Block Offset 0x0)">
<destination structID="LinkTarget_23366"/>
</bookmark>
<bookmark title="5.6.2.2 Port Link Timeout Control CSR (Block Offset 0x20)">
<destination structID="LinkTarget_23363"/>
</bookmark>
<bookmark title="5.6.2.3 Port Response Timeout Control CSR (Block Offset 0x24)">
<destination structID="LinkTarget_23360"/>
</bookmark>
<bookmark title="5.6.2.4 Port General Control CSR (Block Offset 0x3C)">
<destination structID="LinkTarget_23357"/>
</bookmark>
<bookmark title="5.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)">
<destination structID="LinkTarget_23354"/>
</bookmark>
<bookmark title="5.6.2.6 Port n Link Maintenance Response CSRs (Block Offsets 0x44, 64, ..., 224)">
<destination structID="LinkTarget_23351"/>
</bookmark>
<bookmark title="5.6.2.7 Port n Local ackID Status CSRs (Block Offsets 0x48, 68, ..., 228)">
<destination structID="LinkTarget_23348"/>
</bookmark>
<bookmark title="5.6.2.8 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)">
<destination structID="LinkTarget_23345"/>
</bookmark>
<bookmark title="5.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)">
<destination structID="LinkTarget_23342"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="5.7 Generic End Point Free Devices">
<destination structID="LinkTarget_23304"/>
<bookmark title="5.7.1 Register Map">
<destination structID="LinkTarget_23328"/>
</bookmark>
<bookmark title="5.7.2 Command and Status Registers (CSRs)">
<destination structID="LinkTarget_23307"/>
<bookmark title="5.7.2.1 8/16 LP-LVDS Register Block Header (Block Offset 0x0)">
<destination structID="LinkTarget_23325"/>
</bookmark>
<bookmark title="5.7.2.2 Port Link Timeout Control CSR (Block Offset 0x20)">
<destination structID="LinkTarget_23322"/>
</bookmark>
<bookmark title="5.7.2.3 Port General Control CSR (Block Offset 0x3C)">
<destination structID="LinkTarget_23319"/>
</bookmark>
<bookmark title="5.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)">
<destination structID="LinkTarget_23316"/>
</bookmark>
<bookmark title="5.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)">
<destination structID="LinkTarget_23313"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="5.8 Generic End Point Free Devices, software assisted error recovery option">
<destination structID="LinkTarget_23267"/>
<bookmark title="5.8.1 Register Map">
<destination structID="LinkTarget_23303"/>
</bookmark>
<bookmark title="5.8.2 Command and Status Registers (CSRs)">
<destination structID="LinkTarget_23270"/>
<bookmark title="5.8.2.1 8/16 LP-LVDS Register Block Header (Block Offset 0x0)">
<destination structID="LinkTarget_23300"/>
</bookmark>
<bookmark title="5.8.2.2 Port Link Timeout Control CSR (Block Offset 0x20)">
<destination structID="LinkTarget_23297"/>
</bookmark>
<bookmark title="5.8.2.3 Port General Control CSR (Block Offset 0x3C)">
<destination structID="LinkTarget_23294"/>
</bookmark>
<bookmark title="5.8.2.4 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)">
<destination structID="LinkTarget_23291"/>
</bookmark>
<bookmark title="5.8.2.5 Port n Link Maintenance Response CSRs (Block Offsets 0x44, 64, ..., 224)">
<destination structID="LinkTarget_23288"/>
</bookmark>
<bookmark title="5.8.2.6 Port n Local ackID Status CSRs (Block Offsets 0x48, 68, ..., 228)">
<destination structID="LinkTarget_23285"/>
</bookmark>
<bookmark title="5.8.2.7 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)">
<destination structID="LinkTarget_23282"/>
</bookmark>
<bookmark title="5.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)">
<destination structID="LinkTarget_23279"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 6 System Clocking Considerations">
<destination structID="LinkTarget_23244"/>
<bookmark title="6.1 Introduction">
<destination structID="LinkTarget_23252"/>
</bookmark>
<bookmark title="6.2 Example Clock Distribution">
<destination structID="LinkTarget_23251"/>
</bookmark>
<bookmark title="6.3 Elasticity Mechanism">
<destination structID="LinkTarget_23250"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 7 Board Routing Guidelines">
<destination structID="LinkTarget_23218"/>
<bookmark title="7.1 Introduction">
<destination structID="LinkTarget_23240"/>
</bookmark>
<bookmark title="7.2 Impedance">
<destination structID="LinkTarget_23239"/>
</bookmark>
<bookmark title="7.3 Skew">
<destination structID="LinkTarget_23238"/>
</bookmark>
<bookmark title="7.4 PCB Stackup">
<destination structID="LinkTarget_23237"/>
</bookmark>
<bookmark title="7.5 Termination">
<destination structID="LinkTarget_23236"/>
</bookmark>
<bookmark title="7.6 Additional Considerations">
<destination structID="LinkTarget_23229"/>
<bookmark title="7.6.1 Single Board Environments">
<destination structID="LinkTarget_23235"/>
</bookmark>
<bookmark title="7.6.2 Single Connector Environments">
<destination structID="LinkTarget_23234"/>
</bookmark>
<bookmark title="7.6.3 Backplane Environments">
<destination structID="LinkTarget_23233"/>
</bookmark>
</bookmark>
<bookmark title="7.7 Recommended pin escape ordering">
<destination structID="LinkTarget_23228"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 8 Signal Descriptions">
<destination structID="LinkTarget_23206"/>
<bookmark title="8.1 Introduction">
<destination structID="LinkTarget_23214"/>
</bookmark>
<bookmark title="8.2 Signal Definitions">
<destination structID="LinkTarget_23213"/>
</bookmark>
<bookmark title="8.3 RapidIO Interface Diagrams">
<destination structID="LinkTarget_23212"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 9 Electrical Specifications">
<destination structID="LinkTarget_23186"/>
<bookmark title="9.1 Introduction">
<destination structID="LinkTarget_23202"/>
</bookmark>
<bookmark title="9.2 Overview">
<destination structID="LinkTarget_23201"/>
</bookmark>
<bookmark title="9.3 DC Specifications">
<destination structID="LinkTarget_23200"/>
</bookmark>
<bookmark title="9.4 AC Specifications">
<destination structID="LinkTarget_23193"/>
<bookmark title="9.4.1 Concepts and Definitions">
<destination structID="LinkTarget_23199"/>
</bookmark>
<bookmark title="9.4.2 Driver Specifications">
<destination structID="LinkTarget_23198"/>
</bookmark>
<bookmark title="9.4.3 Receiver Specifications">
<destination structID="LinkTarget_23197"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Annex A Interface Management (Informative)">
<destination structID="LinkTarget_23160"/>
<bookmark title="A.1 Introduction">
<destination structID="LinkTarget_23182"/>
</bookmark>
<bookmark title="A.2 Link Initialization and Maintenance Mechanism">
<destination structID="LinkTarget_23177"/>
<bookmark title="A.2.1 Input port training state machine">
<destination structID="LinkTarget_23181"/>
</bookmark>
<bookmark title="A.2.2 Output port training state machine">
<destination structID="LinkTarget_23180"/>
</bookmark>
</bookmark>
<bookmark title="A.3 Packet Retry Mechanism">
<destination structID="LinkTarget_23172"/>
<bookmark title="A.3.1 Input port retry recovery state machine">
<destination structID="LinkTarget_23176"/>
</bookmark>
<bookmark title="A.3.2 Output port retry recovery state machine">
<destination structID="LinkTarget_23175"/>
</bookmark>
</bookmark>
<bookmark title="A.4 Error Recovery">
<destination structID="LinkTarget_23167"/>
<bookmark title="A.4.1 Input port error recovery state machine">
<destination structID="LinkTarget_23171"/>
</bookmark>
<bookmark title="A.4.2 Output port error recovery state machine">
<destination structID="LinkTarget_23170"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Part5">
<destination structID="LinkTarget_22044"/>
<bookmark title="RapidIO™ Interconnect Specification Part 5: Globally Shared Memory Logical Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Overview">
<destination structID="LinkTarget_22330"/>
<bookmark title="1.1 Introduction">
<destination structID="LinkTarget_22352"/>
</bookmark>
<bookmark title="1.2 Overview">
<destination structID="LinkTarget_22349"/>
<bookmark title="1.2.1 Memory System">
<destination structID="LinkTarget_22351"/>
</bookmark>
</bookmark>
<bookmark title="1.3 Features of the Globally Shared Memory Specification">
<destination structID="LinkTarget_22342"/>
<bookmark title="1.3.1 Functional Features">
<destination structID="LinkTarget_22348"/>
</bookmark>
<bookmark title="1.3.2 Physical Features">
<destination structID="LinkTarget_22347"/>
</bookmark>
<bookmark title="1.3.3 Performance Features">
<destination structID="LinkTarget_22346"/>
</bookmark>
</bookmark>
<bookmark title="1.4 Contents">
<destination structID="LinkTarget_22341"/>
</bookmark>
<bookmark title="1.5 Terminology">
<destination structID="LinkTarget_22340"/>
</bookmark>
<bookmark title="1.6 Conventions">
<destination structID="LinkTarget_22339"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 System Models">
<destination structID="LinkTarget_22292"/>
<bookmark title="2.1 Introduction">
<destination structID="LinkTarget_22326"/>
</bookmark>
<bookmark title="2.2 Processing Element Models">
<destination structID="LinkTarget_22312"/>
<bookmark title="2.2.1 Processor-Memory Processing Element Model">
<destination structID="LinkTarget_22325"/>
</bookmark>
<bookmark title="2.2.2 Integrated Processor-Memory Processing Element Model">
<destination structID="LinkTarget_22324"/>
</bookmark>
<bookmark title="2.2.3 Memory-Only Processing Element Model">
<destination structID="LinkTarget_22322"/>
</bookmark>
<bookmark title="2.2.4 Processor-Only Processing Element">
<destination structID="LinkTarget_22321"/>
</bookmark>
<bookmark title="2.2.5 I/O Processing Element">
<destination structID="LinkTarget_22320"/>
</bookmark>
<bookmark title="2.2.6 Switch Processing Element">
<destination structID="LinkTarget_22319"/>
</bookmark>
</bookmark>
<bookmark title="2.3 Programming Models">
<destination structID="LinkTarget_22307"/>
<bookmark title="2.3.1 Globally Shared Memory System Model">
<destination structID="LinkTarget_22309"/>
<bookmark title="2.3.1.1 Software-Managed Cache Coherence Programming Model">
<destination structID="LinkTarget_22311"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="2.4 System Issues">
<destination structID="LinkTarget_22299"/>
<bookmark title="2.4.1 Operation Ordering">
<destination structID="LinkTarget_22306"/>
</bookmark>
<bookmark title="2.4.2 Transaction Delivery">
<destination structID="LinkTarget_22305"/>
</bookmark>
<bookmark title="2.4.3 Deadlock Considerations">
<destination structID="LinkTarget_22304"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 Operation Descriptions">
<destination structID="LinkTarget_22258"/>
<bookmark title="3.1 Introduction">
<destination structID="LinkTarget_22288"/>
</bookmark>
<bookmark title="3.2 GSM Operations Cross Reference">
<destination structID="LinkTarget_22287"/>
</bookmark>
<bookmark title="3.3 GSM Operations">
<destination structID="LinkTarget_22266"/>
<bookmark title="3.3.1 Read Operations">
<destination structID="LinkTarget_22286"/>
</bookmark>
<bookmark title="3.3.2 Instruction Read Operations">
<destination structID="LinkTarget_22285"/>
</bookmark>
<bookmark title="3.3.3 Read-for-Ownership Operations">
<destination structID="LinkTarget_22284"/>
</bookmark>
<bookmark title="3.3.4 Data Cache Invalidate Operations">
<destination structID="LinkTarget_22283"/>
</bookmark>
<bookmark title="3.3.5 Castout Operations">
<destination structID="LinkTarget_22282"/>
</bookmark>
<bookmark title="3.3.6 TLB Invalidate-Entry Operations">
<destination structID="LinkTarget_22281"/>
</bookmark>
<bookmark title="3.3.7 TLB Invalidate-Entry Synchronization Operations">
<destination structID="LinkTarget_22280"/>
</bookmark>
<bookmark title="3.3.8 Instruction Cache Invalidate Operations">
<destination structID="LinkTarget_22279"/>
</bookmark>
<bookmark title="3.3.9 Data Cache Flush Operations">
<destination structID="LinkTarget_22278"/>
</bookmark>
<bookmark title="3.3.10 I/O Read Operations">
<destination structID="LinkTarget_22277"/>
</bookmark>
</bookmark>
<bookmark title="3.4 Endian, Byte Ordering, and Alignment">
<destination structID="LinkTarget_22265"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 4 Packet Format Descriptions">
<destination structID="LinkTarget_22218"/>
<bookmark title="4.1 Introduction">
<destination structID="LinkTarget_22254"/>
</bookmark>
<bookmark title="4.2 Request Packet Formats">
<destination structID="LinkTarget_22235"/>
<bookmark title="4.2.1 Addressing and Alignment">
<destination structID="LinkTarget_22253"/>
</bookmark>
<bookmark title="4.2.2 Data Payloads">
<destination structID="LinkTarget_22252"/>
</bookmark>
<bookmark title="4.2.3 Field Definitions for All Request Packet Formats">
<destination structID="LinkTarget_22251"/>
</bookmark>
<bookmark title="4.2.4 Type 0 Packet Format (Implementation-Defined)">
<destination structID="LinkTarget_22250"/>
</bookmark>
<bookmark title="4.2.5 Type 1 Packet Format (Intervention-Request Class)">
<destination structID="LinkTarget_22249"/>
</bookmark>
<bookmark title="4.2.6 Type 2 Packet Format (Request Class)">
<destination structID="LinkTarget_22248"/>
</bookmark>
<bookmark title="4.2.7 Type 3-4 Packet Formats (Reserved)">
<destination structID="LinkTarget_22247"/>
</bookmark>
<bookmark title="4.2.8 Type 5 Packet Format (Write Class)">
<destination structID="LinkTarget_22246"/>
</bookmark>
<bookmark title="4.2.9 Type 6-11 Packet Formats (Reserved)">
<destination structID="LinkTarget_22245"/>
</bookmark>
</bookmark>
<bookmark title="4.3 Response Packet Formats">
<destination structID="LinkTarget_22224"/>
<bookmark title="4.3.1 Field Definitions for All Response Packet Formats">
<destination structID="LinkTarget_22234"/>
</bookmark>
<bookmark title="4.3.2 Type 12 Packet Format (Reserved)">
<destination structID="LinkTarget_22233"/>
</bookmark>
<bookmark title="4.3.3 Type 13 Packet Format (Response Class)">
<destination structID="LinkTarget_22232"/>
</bookmark>
<bookmark title="4.3.4 Type 14 Packet Format (Reserved)">
<destination structID="LinkTarget_22231"/>
</bookmark>
<bookmark title="4.3.5 Type 15 Packet Format (Implementation-Defined)">
<destination structID="LinkTarget_22230"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 5 Globally Shared Memory Registers">
<destination structID="LinkTarget_22194"/>
<bookmark title="5.1 Introduction">
<destination structID="LinkTarget_22214"/>
</bookmark>
<bookmark title="5.2 Register Summary">
<destination structID="LinkTarget_22213"/>
</bookmark>
<bookmark title="5.3 Reserved Register, Bit and Bit Field Value Behavior">
<destination structID="LinkTarget_22212"/>
</bookmark>
<bookmark title="5.4 Capability Registers (CARs)">
<destination structID="LinkTarget_22203"/>
<bookmark title="5.4.1 Source Operations CAR (Configuration Space Offset 0x18)">
<destination structID="LinkTarget_22209"/>
</bookmark>
<bookmark title="5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)">
<destination structID="LinkTarget_22206"/>
</bookmark>
</bookmark>
<bookmark title="5.5 Command and Status Registers (CSRs)">
<destination structID="LinkTarget_22202"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 6 Communication Protocols">
<destination structID="LinkTarget_22106"/>
<bookmark title="6.1 Introduction">
<destination structID="LinkTarget_22190"/>
</bookmark>
<bookmark title="6.2 Definitions">
<destination structID="LinkTarget_22177"/>
<bookmark title="6.2.1 General Definitions">
<destination structID="LinkTarget_22189"/>
</bookmark>
<bookmark title="6.2.2 Request and Response Definitions">
<destination structID="LinkTarget_22180"/>
<bookmark title="6.2.2.1 System Request">
<destination structID="LinkTarget_22188"/>
</bookmark>
<bookmark title="6.2.2.2 Local Request">
<destination structID="LinkTarget_22187"/>
</bookmark>
<bookmark title="6.2.2.3 System Response">
<destination structID="LinkTarget_22186"/>
</bookmark>
<bookmark title="6.2.2.4 Local Response">
<destination structID="LinkTarget_22185"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="6.3 Operation to Protocol Cross Reference">
<destination structID="LinkTarget_22176"/>
</bookmark>
<bookmark title="6.4 Read Operations">
<destination structID="LinkTarget_22169"/>
<bookmark title="6.4.1 Internal Request State Machine">
<destination structID="LinkTarget_22175"/>
</bookmark>
<bookmark title="6.4.2 Response State Machine">
<destination structID="LinkTarget_22174"/>
</bookmark>
<bookmark title="6.4.3 External Request State Machine">
<destination structID="LinkTarget_22173"/>
</bookmark>
</bookmark>
<bookmark title="6.5 Instruction Read Operations">
<destination structID="LinkTarget_22162"/>
<bookmark title="6.5.1 Internal Request State Machine">
<destination structID="LinkTarget_22168"/>
</bookmark>
<bookmark title="6.5.2 Response State Machine">
<destination structID="LinkTarget_22167"/>
</bookmark>
<bookmark title="6.5.3 External Request State Machine">
<destination structID="LinkTarget_22166"/>
</bookmark>
</bookmark>
<bookmark title="6.6 Read for Ownership Operations">
<destination structID="LinkTarget_22155"/>
<bookmark title="6.6.1 Internal Request State Machine">
<destination structID="LinkTarget_22161"/>
</bookmark>
<bookmark title="6.6.2 Response State Machine">
<destination structID="LinkTarget_22160"/>
</bookmark>
<bookmark title="6.6.3 External Request State Machine">
<destination structID="LinkTarget_22159"/>
</bookmark>
</bookmark>
<bookmark title="6.7 Data Cache and Instruction Cache Invalidate Operations">
<destination structID="LinkTarget_22148"/>
<bookmark title="6.7.1 Internal Request State Machine">
<destination structID="LinkTarget_22154"/>
</bookmark>
<bookmark title="6.7.2 Response State Machine">
<destination structID="LinkTarget_22153"/>
</bookmark>
<bookmark title="6.7.3 External Request State Machine">
<destination structID="LinkTarget_22152"/>
</bookmark>
</bookmark>
<bookmark title="6.8 Castout Operations">
<destination structID="LinkTarget_22141"/>
<bookmark title="6.8.1 Internal Request State Machine">
<destination structID="LinkTarget_22147"/>
</bookmark>
<bookmark title="6.8.2 Response State Machine">
<destination structID="LinkTarget_22146"/>
</bookmark>
<bookmark title="6.8.3 External Request State Machine">
<destination structID="LinkTarget_22145"/>
</bookmark>
</bookmark>
<bookmark title="6.9 TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations">
<destination structID="LinkTarget_22134"/>
<bookmark title="6.9.1 Internal Request State Machine">
<destination structID="LinkTarget_22140"/>
</bookmark>
<bookmark title="6.9.2 Response State Machine">
<destination structID="LinkTarget_22139"/>
</bookmark>
<bookmark title="6.9.3 External Request State Machine">
<destination structID="LinkTarget_22138"/>
</bookmark>
</bookmark>
<bookmark title="6.10 Data Cache Flush Operations">
<destination structID="LinkTarget_22127"/>
<bookmark title="6.10.1 Internal Request State Machine">
<destination structID="LinkTarget_22133"/>
</bookmark>
<bookmark title="6.10.2 Response State Machine">
<destination structID="LinkTarget_22132"/>
</bookmark>
<bookmark title="6.10.3 External Request State Machine">
<destination structID="LinkTarget_22131"/>
</bookmark>
</bookmark>
<bookmark title="6.11 I/O Read Operations">
<destination structID="LinkTarget_22120"/>
<bookmark title="6.11.1 Internal Request State Machine">
<destination structID="LinkTarget_22126"/>
</bookmark>
<bookmark title="6.11.2 Response State Machine">
<destination structID="LinkTarget_22125"/>
</bookmark>
<bookmark title="6.11.3 External Request State Machine">
<destination structID="LinkTarget_22124"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 7 Address Collision Resolution Tables">
<destination structID="LinkTarget_22060"/>
<bookmark title="7.1 Introduction">
<destination structID="LinkTarget_22102"/>
</bookmark>
<bookmark title="7.2 Resolving an Outstanding READ_HOME Transaction">
<destination structID="LinkTarget_22101"/>
</bookmark>
<bookmark title="7.3 Resolving an Outstanding IREAD_HOME Transaction">
<destination structID="LinkTarget_22099"/>
</bookmark>
<bookmark title="7.4 Resolving an Outstanding READ_OWNER Transaction">
<destination structID="LinkTarget_22097"/>
</bookmark>
<bookmark title="7.5 Resolving an Outstanding READ_TO_OWN_HOME Transaction">
<destination structID="LinkTarget_22095"/>
</bookmark>
<bookmark title="7.6 Resolving an Outstanding READ_TO_OWN_OWNER Transaction">
<destination structID="LinkTarget_22094"/>
</bookmark>
<bookmark title="7.7 Resolving an Outstanding DKILL_HOME Transaction">
<destination structID="LinkTarget_22093"/>
</bookmark>
<bookmark title="7.8 Resolving an Outstanding DKILL_SHARER Transaction">
<destination structID="LinkTarget_22092"/>
</bookmark>
<bookmark title="7.9 Resolving an Outstanding IKILL_HOME Transaction">
<destination structID="LinkTarget_22090"/>
</bookmark>
<bookmark title="7.10 Resolving an Outstanding IKILL_SHARER Transaction">
<destination structID="LinkTarget_22088"/>
</bookmark>
<bookmark title="7.11 Resolving an Outstanding CASTOUT Transaction">
<destination structID="LinkTarget_22086"/>
</bookmark>
<bookmark title="7.12 Resolving an Outstanding TLBIE or TLBSYNC Transaction">
<destination structID="LinkTarget_22084"/>
</bookmark>
<bookmark title="7.13 Resolving an Outstanding FLUSH Transaction">
<destination structID="LinkTarget_22082"/>
</bookmark>
<bookmark title="7.14 Resolving an Outstanding IO_READ_HOME Transaction">
<destination structID="LinkTarget_22081"/>
</bookmark>
<bookmark title="7.15 Resolving an Outstanding IO_READ_OWNER Transaction">
<destination structID="LinkTarget_22079"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Part6">
<destination structID="LinkTarget_17721"/>
<bookmark title="RapidIOTM Interconnect Specification Part 6: LP-Serial Physical Layer Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Overview">
<destination structID="LinkTarget_19462"/>
<bookmark title="1.1 Introduction">
<destination structID="LinkTarget_19472"/>
</bookmark>
<bookmark title="1.2 Contents">
<destination structID="LinkTarget_19471"/>
</bookmark>
<bookmark title="1.3 Terminology">
<destination structID="LinkTarget_19470"/>
</bookmark>
<bookmark title="1.4 Conventions">
<destination structID="LinkTarget_19469"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 Packets">
<destination structID="LinkTarget_19442"/>
<bookmark title="2.1 Introduction">
<destination structID="LinkTarget_19458"/>
</bookmark>
<bookmark title="2.2 Packet Field Definitions">
<destination structID="LinkTarget_19457"/>
</bookmark>
<bookmark title="2.3 Packet Format">
<destination structID="LinkTarget_19456"/>
</bookmark>
<bookmark title="2.4 Packet Protection">
<destination structID="LinkTarget_19451"/>
<bookmark title="2.4.1 Packet CRC Operation">
<destination structID="LinkTarget_19455"/>
</bookmark>
<bookmark title="2.4.2 CRC-16 Code">
<destination structID="LinkTarget_19454"/>
</bookmark>
</bookmark>
<bookmark title="2.5 Maximum Packet Size">
<destination structID="LinkTarget_19450"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 Control Symbols">
<destination structID="LinkTarget_19388"/>
<bookmark title="3.1 Introduction">
<destination structID="LinkTarget_19438"/>
</bookmark>
<bookmark title="3.2 Control Symbol Field Definitions">
<destination structID="LinkTarget_19437"/>
</bookmark>
<bookmark title="3.3 Control Symbol Format">
<destination structID="LinkTarget_19436"/>
</bookmark>
<bookmark title="3.4 Stype0 Control Symbols">
<destination structID="LinkTarget_19423"/>
<bookmark title="3.4.1 Packet-Accepted Control Symbol">
<destination structID="LinkTarget_19435"/>
</bookmark>
<bookmark title="3.4.2 Packet-Retry Control Symbol">
<destination structID="LinkTarget_19434"/>
</bookmark>
<bookmark title="3.4.3 Packet-Not-Accepted Control Symbol">
<destination structID="LinkTarget_19433"/>
</bookmark>
<bookmark title="3.4.4 Status Control Symbol">
<destination structID="LinkTarget_19432"/>
</bookmark>
<bookmark title="3.4.5 VC-Status Control Symbol">
<destination structID="LinkTarget_19431"/>
</bookmark>
<bookmark title="3.4.6 Link-Response Control Symbol">
<destination structID="LinkTarget_19430"/>
</bookmark>
</bookmark>
<bookmark title="3.5 Stype1 Control Symbols">
<destination structID="LinkTarget_19406"/>
<bookmark title="3.5.1 Start-of-Packet Control Symbol">
<destination structID="LinkTarget_19422"/>
</bookmark>
<bookmark title="3.5.2 Stomp Control Symbol">
<destination structID="LinkTarget_19421"/>
</bookmark>
<bookmark title="3.5.3 End-of-Packet Control Symbol">
<destination structID="LinkTarget_19420"/>
</bookmark>
<bookmark title="3.5.4 Restart-From-Retry Control Symbol">
<destination structID="LinkTarget_19419"/>
</bookmark>
<bookmark title="3.5.5 Link-Request Control Symbol">
<destination structID="LinkTarget_19414"/>
<bookmark title="3.5.5.1 Reset-Device Command">
<destination structID="LinkTarget_19418"/>
</bookmark>
<bookmark title="3.5.5.2 Input-Status Command">
<destination structID="LinkTarget_19417"/>
</bookmark>
</bookmark>
<bookmark title="3.5.6 Multicast-Event Control Symbol">
<destination structID="LinkTarget_19413"/>
</bookmark>
</bookmark>
<bookmark title="3.6 Control Symbol Protection">
<destination structID="LinkTarget_19397"/>
<bookmark title="3.6.1 CRC-5 Code">
<destination structID="LinkTarget_19405"/>
</bookmark>
<bookmark title="3.6.2 CRC-5 Parallel Code Generation">
<destination structID="LinkTarget_19404"/>
</bookmark>
<bookmark title="3.6.3 CRC-13 Code">
<destination structID="LinkTarget_19403"/>
</bookmark>
<bookmark title="3.6.4 CRC-13 Parallel Code Generation">
<destination structID="LinkTarget_19402"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 4 PCS and PMA Layers">
<destination structID="LinkTarget_18590"/>
<bookmark title="4.1 Introduction">
<destination structID="LinkTarget_19384"/>
</bookmark>
<bookmark title="4.2 PCS Layer Functions">
<destination structID="LinkTarget_19383"/>
</bookmark>
<bookmark title="4.3 PMA Layer Functions">
<destination structID="LinkTarget_19382"/>
</bookmark>
<bookmark title="4.4 Definitions">
<destination structID="LinkTarget_19381"/>
</bookmark>
<bookmark title="4.5 8B/10B Transmission Code">
<destination structID="LinkTarget_19348"/>
<bookmark title="4.5.1 Character and Code-Group Notation">
<destination structID="LinkTarget_19380"/>
</bookmark>
<bookmark title="4.5.2 Running Disparity">
<destination structID="LinkTarget_19379"/>
</bookmark>
<bookmark title="4.5.3 Running Disparity Rules">
<destination structID="LinkTarget_19378"/>
</bookmark>
<bookmark title="4.5.4 8B/10B Encoding">
<destination structID="LinkTarget_19377"/>
</bookmark>
<bookmark title="4.5.5 Transmission Order">
<destination structID="LinkTarget_19376"/>
</bookmark>
<bookmark title="4.5.6 8B/10B Decoding">
<destination structID="LinkTarget_19375"/>
</bookmark>
<bookmark title="4.5.7 Special Characters and Columns">
<destination structID="LinkTarget_19358"/>
<bookmark title="4.5.7.1 Packet Delimiter Control Symbol (/PD/)">
<destination structID="LinkTarget_19374"/>
</bookmark>
<bookmark title="4.5.7.2 Start of Control Symbol (/SC/)">
<destination structID="LinkTarget_19373"/>
</bookmark>
<bookmark title="4.5.7.3 Idle (/I/)">
<destination structID="LinkTarget_19372"/>
</bookmark>
<bookmark title="4.5.7.4 Sync (/K/)">
<destination structID="LinkTarget_19371"/>
</bookmark>
<bookmark title="4.5.7.5 Skip (/R/)">
<destination structID="LinkTarget_19370"/>
</bookmark>
<bookmark title="4.5.7.6 Align (/A/)">
<destination structID="LinkTarget_19369"/>
</bookmark>
<bookmark title="4.5.7.7 Mark (/M/)">
<destination structID="LinkTarget_19368"/>
</bookmark>
<bookmark title="4.5.7.8 Illegal">
<destination structID="LinkTarget_19367"/>
</bookmark>
</bookmark>
<bookmark title="4.5.8 Effect of Single Bit Code-Group Errors">
<destination structID="LinkTarget_19357"/>
</bookmark>
</bookmark>
<bookmark title="4.6 LP-Serial Link Widths">
<destination structID="LinkTarget_19347"/>
</bookmark>
<bookmark title="4.7 Idle Sequence">
<destination structID="LinkTarget_19326"/>
<bookmark title="4.7.1 Clock Compensation Sequence">
<destination structID="LinkTarget_19346"/>
</bookmark>
<bookmark title="4.7.2 Idle Sequence 1 (IDLE1)">
<destination structID="LinkTarget_19345"/>
</bookmark>
<bookmark title="4.7.3 Idle Sequence 1 Generation">
<destination structID="LinkTarget_19344"/>
</bookmark>
<bookmark title="4.7.4 Idle Sequence 2 (IDLE2)">
<destination structID="LinkTarget_19333"/>
<bookmark title="4.7.4.1 Idle Frame">
<destination structID="LinkTarget_19335"/>
<bookmark title="4.7.4.1.1 IDLE Sequence 2 Random Data Field">
<destination structID="LinkTarget_19343"/>
</bookmark>
<bookmark title="4.7.4.1.2 IDLE Sequence 2 CS Field Marker">
<destination structID="LinkTarget_19342"/>
</bookmark>
<bookmark title="4.7.4.1.3 IDLE2 Command and Status Field (CS field)">
<destination structID="LinkTarget_19341"/>
</bookmark>
<bookmark title="4.7.4.1.4 IDLE2 CS Field Use">
<destination structID="LinkTarget_19340"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="4.7.5 Idle Sequence Selection">
<destination structID="LinkTarget_19332"/>
</bookmark>
</bookmark>
<bookmark title="4.8 Scrambling">
<destination structID="LinkTarget_19319"/>
<bookmark title="4.8.1 Scrambling Rules">
<destination structID="LinkTarget_19325"/>
</bookmark>
<bookmark title="4.8.2 Descrambler Synchronization">
<destination structID="LinkTarget_19324"/>
</bookmark>
<bookmark title="4.8.3 Descrambler Synchronization Verification">
<destination structID="LinkTarget_19323"/>
</bookmark>
</bookmark>
<bookmark title="4.9 1x Mode Transmission Rules">
<destination structID="LinkTarget_19314"/>
<bookmark title="4.9.1 1x Ports">
<destination structID="LinkTarget_19318"/>
</bookmark>
<bookmark title="4.9.2 Nx Ports Operating in 1x Mode">
<destination structID="LinkTarget_19317"/>
</bookmark>
</bookmark>
<bookmark title="4.10 Nx Link Striping and Transmission Rules">
<destination structID="LinkTarget_19313"/>
</bookmark>
<bookmark title="4.11 Retimers and Repeaters">
<destination structID="LinkTarget_19308"/>
<bookmark title="4.11.1 Retimers">
<destination structID="LinkTarget_19312"/>
</bookmark>
<bookmark title="4.11.2 Repeaters">
<destination structID="LinkTarget_19311"/>
</bookmark>
</bookmark>
<bookmark title="4.12 Port Initialization">
<destination structID="LinkTarget_18605"/>
<bookmark title="4.12.1 1x Mode Initialization">
<destination structID="LinkTarget_19307"/>
</bookmark>
<bookmark title="4.12.2 1x/Nx Mode Initialization">
<destination structID="LinkTarget_19306"/>
</bookmark>
<bookmark title="4.12.3 Baud Rate Discovery">
<destination structID="LinkTarget_19305"/>
</bookmark>
<bookmark title="4.12.4 State Machines">
<destination structID="LinkTarget_18610"/>
<bookmark title="4.12.4.1 State Machine Conventions, Functions and Variables">
<destination structID="LinkTarget_19163"/>
<bookmark title="4.12.4.1.1 State Machine Conventions">
<destination structID="LinkTarget_19304"/>
</bookmark>
<bookmark title="4.12.4.1.2 State Machine Functions">
<destination structID="LinkTarget_19294"/>
</bookmark>
<bookmark title="4.12.4.1.3 State Machine Variables">
<destination structID="LinkTarget_19167"/>
</bookmark>
</bookmark>
<bookmark title="4.12.4.2 Lane Synchronization State Machine">
<destination structID="LinkTarget_19162"/>
</bookmark>
<bookmark title="4.12.4.3 Lane Alignment State Machine">
<destination structID="LinkTarget_19161"/>
</bookmark>
<bookmark title="4.12.4.4 1x/2x Mode Detect State Machine">
<destination structID="LinkTarget_19160"/>
</bookmark>
<bookmark title="4.12.4.5 1x Mode Initialization State Machine">
<destination structID="LinkTarget_19159"/>
</bookmark>
<bookmark title="4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16">
<destination structID="LinkTarget_19154"/>
</bookmark>
<bookmark title="4.12.4.7 1x/2x Mode Initialization State Machine">
<destination structID="LinkTarget_19153"/>
</bookmark>
<bookmark title="4.12.4.8 1x/Mx/Nx Mode Initialization State Machines">
<destination structID="LinkTarget_18619"/>
<bookmark title="4.12.4.8.1 1x/2x/Nx Initialization State Machine">
<destination structID="LinkTarget_18898"/>
</bookmark>
<bookmark title="4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N &gt; M &gt; 2)">
<destination structID="LinkTarget_18897"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 5 LP-Serial Protocol">
<destination structID="LinkTarget_18477"/>
<bookmark title="5.1 Introduction">
<destination structID="LinkTarget_18586"/>
</bookmark>
<bookmark title="5.2 Packet Exchange Protocol">
<destination structID="LinkTarget_18584"/>
</bookmark>
<bookmark title="5.3 Traffic types">
<destination structID="LinkTarget_18583"/>
</bookmark>
<bookmark title="5.4 Virtual Channels">
<destination structID="LinkTarget_18576"/>
<bookmark title="5.4.1 Virtual channel 0 (VC0)">
<destination structID="LinkTarget_18582"/>
</bookmark>
<bookmark title="5.4.2 Virtual Channels 1-8 (VC1-8)">
<destination structID="LinkTarget_18581"/>
</bookmark>
<bookmark title="5.4.3 Virtual Channel Utilization">
<destination structID="LinkTarget_18580"/>
</bookmark>
</bookmark>
<bookmark title="5.5 Control Symbols">
<destination structID="LinkTarget_18561"/>
<bookmark title="5.5.1 Control Symbol Selection">
<destination structID="LinkTarget_18575"/>
</bookmark>
<bookmark title="5.5.2 Control Symbol Delimiting">
<destination structID="LinkTarget_18574"/>
</bookmark>
<bookmark title="5.5.3 Control Symbol Use">
<destination structID="LinkTarget_18565"/>
<bookmark title="5.5.3.1 Link Initialization">
<destination structID="LinkTarget_18573"/>
</bookmark>
<bookmark title="5.5.3.2 Buffer Status Maintenance">
<destination structID="LinkTarget_18572"/>
</bookmark>
<bookmark title="5.5.3.3 Embedded Control Symbols">
<destination structID="LinkTarget_18571"/>
</bookmark>
<bookmark title="5.5.3.4 Multicast-Event Control Symbols">
<destination structID="LinkTarget_18570"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="5.6 Packets">
<destination structID="LinkTarget_18550"/>
<bookmark title="5.6.1 Packet Delimiting">
<destination structID="LinkTarget_18556"/>
<bookmark title="5.6.1.1 Packet Start">
<destination structID="LinkTarget_18560"/>
</bookmark>
<bookmark title="5.6.1.2 Packet Termination">
<destination structID="LinkTarget_18559"/>
</bookmark>
</bookmark>
<bookmark title="5.6.2 Acknowledgment Identifier">
<destination structID="LinkTarget_18555"/>
</bookmark>
<bookmark title="5.6.3 Packet Priority and Transaction Request Flows">
<destination structID="LinkTarget_18554"/>
</bookmark>
</bookmark>
<bookmark title="5.7 Link Maintenance Protocol">
<destination structID="LinkTarget_18549"/>
</bookmark>
<bookmark title="5.8 Packet Transmission Protocol">
<destination structID="LinkTarget_18548"/>
</bookmark>
<bookmark title="5.9 Flow Control">
<destination structID="LinkTarget_18525"/>
<bookmark title="5.9.1 Receiver-Controlled Flow Control">
<destination structID="LinkTarget_18537"/>
<bookmark title="5.9.1.1 Reliable Traffic VC Receivers">
<destination structID="LinkTarget_18547"/>
</bookmark>
<bookmark title="5.9.1.2 Continuous Traffic VC Receivers">
<destination structID="LinkTarget_18546"/>
</bookmark>
<bookmark title="5.9.1.3 Single VC Retry Protocol">
<destination structID="LinkTarget_18545"/>
</bookmark>
<bookmark title="5.9.1.4 Input Retry-Stopped Recovery Process">
<destination structID="LinkTarget_18544"/>
</bookmark>
<bookmark title="5.9.1.5 Output Retry-Stopped Recovery Process">
<destination structID="LinkTarget_18543"/>
</bookmark>
</bookmark>
<bookmark title="5.9.2 Transmitter-Controlled Flow Control">
<destination structID="LinkTarget_18530"/>
<bookmark title="5.9.2.1 Receive Buffer Management">
<destination structID="LinkTarget_18536"/>
</bookmark>
<bookmark title="5.9.2.2 Effective Number of Free Receive Buffers">
<destination structID="LinkTarget_18535"/>
</bookmark>
<bookmark title="5.9.2.3 Speculative Packet Transmission">
<destination structID="LinkTarget_18534"/>
</bookmark>
</bookmark>
<bookmark title="5.9.3 Flow Control Mode Negotiation">
<destination structID="LinkTarget_18529"/>
</bookmark>
</bookmark>
<bookmark title="5.10 Canceling Packets">
<destination structID="LinkTarget_18524"/>
</bookmark>
<bookmark title="5.11 Transaction and Packet Delivery Ordering Rules">
<destination structID="LinkTarget_18523"/>
</bookmark>
<bookmark title="5.12 Deadlock Avoidance">
<destination structID="LinkTarget_18522"/>
</bookmark>
<bookmark title="5.13 Error Detection and Recovery">
<destination structID="LinkTarget_18495"/>
<bookmark title="5.13.1 Lost Packet Detection">
<destination structID="LinkTarget_18521"/>
</bookmark>
<bookmark title="5.13.2 Link Behavior Under Error">
<destination structID="LinkTarget_18498"/>
<bookmark title="5.13.2.1 Recoverable Errors">
<destination structID="LinkTarget_18520"/>
</bookmark>
<bookmark title="5.13.2.2 Idle Sequence Errors">
<destination structID="LinkTarget_18515"/>
<bookmark title="5.13.2.2.1 IDLE1 Sequence Errors">
<destination structID="LinkTarget_18519"/>
</bookmark>
<bookmark title="5.13.2.2.2 IDLE2 Sequence Errors">
<destination structID="LinkTarget_18518"/>
</bookmark>
</bookmark>
<bookmark title="5.13.2.3 Control Symbol Errors">
<destination structID="LinkTarget_18510"/>
<bookmark title="5.13.2.3.1 Link Protocol Violations">
<destination structID="LinkTarget_18514"/>
</bookmark>
<bookmark title="5.13.2.3.2 Corrupted Control symbols">
<destination structID="LinkTarget_18513"/>
</bookmark>
</bookmark>
<bookmark title="5.13.2.4 Packet Errors">
<destination structID="LinkTarget_18509"/>
</bookmark>
<bookmark title="5.13.2.5 Link Timeout">
<destination structID="LinkTarget_18508"/>
</bookmark>
<bookmark title="5.13.2.6 Input Error-Stopped Recovery Process">
<destination structID="LinkTarget_18507"/>
</bookmark>
<bookmark title="5.13.2.7 Output Error-Stopped Recovery Process">
<destination structID="LinkTarget_18506"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="5.14 Power Management">
<destination structID="LinkTarget_18494"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 6 LP-Serial Registers">
<destination structID="LinkTarget_18306"/>
<bookmark title="6.1 Introduction">
<destination structID="LinkTarget_18473"/>
</bookmark>
<bookmark title="6.2 Register Map">
<destination structID="LinkTarget_18472"/>
</bookmark>
<bookmark title="6.3 Reserved Register, Bit and Bit Field Value Behavior">
<destination structID="LinkTarget_18471"/>
</bookmark>
<bookmark title="6.4 Capability Registers (CARs)">
<destination structID="LinkTarget_18466"/>
<bookmark title="6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)">
<destination structID="LinkTarget_18468"/>
</bookmark>
</bookmark>
<bookmark title="6.5 LP-Serial Extended Feature Blocks">
<destination structID="LinkTarget_18457"/>
<bookmark title="6.5.1 Generic End Point Devices">
<destination structID="LinkTarget_18465"/>
</bookmark>
<bookmark title="6.5.2 Generic End Point Devices, software assisted error recovery option">
<destination structID="LinkTarget_18464"/>
</bookmark>
<bookmark title="6.5.3 Generic End Point Free Devices">
<destination structID="LinkTarget_18463"/>
</bookmark>
<bookmark title="6.5.4 Generic End Point Free Devices, software assisted error recovery option">
<destination structID="LinkTarget_18462"/>
</bookmark>
</bookmark>
<bookmark title="6.6 LP-Serial Command and Status Registers (CSRs)">
<destination structID="LinkTarget_18392"/>
<bookmark title="6.6.1 LP-Serial Register Block Header (Block Offset 0x0)">
<destination structID="LinkTarget_18454"/>
</bookmark>
<bookmark title="6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)">
<destination structID="LinkTarget_18451"/>
</bookmark>
<bookmark title="6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)">
<destination structID="LinkTarget_18448"/>
</bookmark>
<bookmark title="6.6.4 Port General Control CSR (Block Offset 0x3C)">
<destination structID="LinkTarget_18445"/>
</bookmark>
<bookmark title="6.6.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ... , 220)">
<destination structID="LinkTarget_18438"/>
</bookmark>
<bookmark title="6.6.6 Port n Link Maintenance Response CSRs (Block Offsets 0x44, 64, ... , 224)">
<destination structID="LinkTarget_18431"/>
</bookmark>
<bookmark title="6.6.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ... , 228)">
<destination structID="LinkTarget_18424"/>
</bookmark>
<bookmark title="6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)">
<destination structID="LinkTarget_18417"/>
</bookmark>
<bookmark title="6.6.9 Port n Control CSRs (Block Offsets 0x5C, 7C, ... , 23C)">
<destination structID="LinkTarget_18410"/>
</bookmark>
<bookmark title="6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)">
<destination structID="LinkTarget_18403"/>
</bookmark>
</bookmark>
<bookmark title="6.7 LP-Serial Lane Extended Features Block">
<destination structID="LinkTarget_18341"/>
<bookmark title="6.7.1 Register Map">
<destination structID="LinkTarget_18391"/>
</bookmark>
<bookmark title="6.7.2 LP-Serial Lane Command and Status Registers (CSRs)">
<destination structID="LinkTarget_18344"/>
<bookmark title="6.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)">
<destination structID="LinkTarget_18388"/>
</bookmark>
<bookmark title="6.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)">
<destination structID="LinkTarget_18381"/>
</bookmark>
<bookmark title="6.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)">
<destination structID="LinkTarget_18374"/>
</bookmark>
<bookmark title="6.7.2.4 Implementation Specific CSRs">
<destination structID="LinkTarget_18349"/>
<bookmark title="6.7.2.4.1 Lane n Status 2 CSR (Block Offsets 0x18, 38, ..., 3F8)">
<destination structID="LinkTarget_18371"/>
</bookmark>
<bookmark title="6.7.2.4.2 Lane n Status 3 CSR (Block Offsets 0x1C, 3C, ..., 3FC)">
<destination structID="LinkTarget_18368"/>
</bookmark>
<bookmark title="6.7.2.4.3 Lane n Status 4 CSR (Block Offsets 0x20, 40, ..., 400)">
<destination structID="LinkTarget_18365"/>
</bookmark>
<bookmark title="6.7.2.4.4 Lane n Status 5 CSR (Block Offsets 0x24, 44, ..., 404)">
<destination structID="LinkTarget_18362"/>
</bookmark>
<bookmark title="6.7.2.4.5 Lane n Status 6 CSR (Block Offsets 0x28, 48, ..., 408)">
<destination structID="LinkTarget_18359"/>
</bookmark>
<bookmark title="6.7.2.4.6 Lane n Status 7 CSR (Block Offsets 0x2C, 4C, ..., 40C)">
<destination structID="LinkTarget_18356"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="6.8 Virtual Channel Extended Features Block">
<destination structID="LinkTarget_18317"/>
<bookmark title="6.8.1 Register Map">
<destination structID="LinkTarget_18340"/>
</bookmark>
<bookmark title="6.8.2 Virtual Channel Control Block Registers">
<destination structID="LinkTarget_18320"/>
<bookmark title="6.8.2.1 VC Register Block Header (Block Offset 0x0)">
<destination structID="LinkTarget_18337"/>
</bookmark>
<bookmark title="6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))">
<destination structID="LinkTarget_18334"/>
</bookmark>
<bookmark title="6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))">
<destination structID="LinkTarget_18331"/>
</bookmark>
<bookmark title="6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) + (offset based on VC #, see Table 6-23)))">
<destination structID="LinkTarget_18325"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 7 Signal Descriptions">
<destination structID="LinkTarget_18294"/>
<bookmark title="7.1 Introduction">
<destination structID="LinkTarget_18302"/>
</bookmark>
<bookmark title="7.2 Signal Definitions">
<destination structID="LinkTarget_18301"/>
</bookmark>
<bookmark title="7.3 Serial RapidIO Interface Diagrams">
<destination structID="LinkTarget_18300"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 8 Common Electrical Specifications">
<destination structID="LinkTarget_18157"/>
<bookmark title="8.1 Introduction">
<destination structID="LinkTarget_18290"/>
</bookmark>
<bookmark title="8.2 References">
<destination structID="LinkTarget_18289"/>
</bookmark>
<bookmark title="8.3 Abbreviations">
<destination structID="LinkTarget_18284"/>
</bookmark>
<bookmark title="8.4 Definitions">
<destination structID="LinkTarget_18256"/>
<bookmark title="8.4.1 Definition of Amplitude and Swing">
<destination structID="LinkTarget_18280"/>
</bookmark>
<bookmark title="8.4.2 Transmitter (Near-End) Template">
<destination structID="LinkTarget_18279"/>
</bookmark>
<bookmark title="8.4.3 Receiver (Far-End) Template">
<destination structID="LinkTarget_18274"/>
<bookmark title="8.4.3.1 Level I Receiver Template">
<destination structID="LinkTarget_18278"/>
</bookmark>
<bookmark title="8.4.3.2 Level II Receiver Template">
<destination structID="LinkTarget_18277"/>
</bookmark>
</bookmark>
<bookmark title="8.4.4 Definition of Skew and Relative Wander">
<destination structID="LinkTarget_18272"/>
</bookmark>
<bookmark title="8.4.5 Total Wander Mask">
<destination structID="LinkTarget_18271"/>
</bookmark>
<bookmark title="8.4.6 Relative Wander Mask">
<destination structID="LinkTarget_18270"/>
</bookmark>
<bookmark title="8.4.7 Random Jitter Mask">
<destination structID="LinkTarget_18269"/>
</bookmark>
<bookmark title="8.4.8 Defined Test Patterns">
<destination structID="LinkTarget_18268"/>
</bookmark>
<bookmark title="8.4.9 Reference Model">
<destination structID="LinkTarget_18267"/>
</bookmark>
</bookmark>
<bookmark title="8.5 Common Electrical Specification">
<destination structID="LinkTarget_18225"/>
<bookmark title="8.5.1 Introduction">
<destination structID="LinkTarget_18255"/>
</bookmark>
<bookmark title="8.5.2 Data Patterns">
<destination structID="LinkTarget_18254"/>
</bookmark>
<bookmark title="8.5.3 Signal Levels">
<destination structID="LinkTarget_18253"/>
</bookmark>
<bookmark title="8.5.4 Bit Error Ratio">
<destination structID="LinkTarget_18248"/>
<bookmark title="8.5.4.1 Level I Bit Error Ratio">
<destination structID="LinkTarget_18252"/>
</bookmark>
<bookmark title="8.5.4.2 Level II Bit Error Ratio">
<destination structID="LinkTarget_18251"/>
</bookmark>
</bookmark>
<bookmark title="8.5.5 Ground Differences">
<destination structID="LinkTarget_18247"/>
</bookmark>
<bookmark title="8.5.6 Cross Talk">
<destination structID="LinkTarget_18246"/>
</bookmark>
<bookmark title="8.5.7 Transmitter Test Load">
<destination structID="LinkTarget_18245"/>
</bookmark>
<bookmark title="8.5.8 Transmitter Lane-to-Lane Skew">
<destination structID="LinkTarget_18244"/>
</bookmark>
<bookmark title="8.5.9 Receiver Input Lane-to-Lane Skew">
<destination structID="LinkTarget_18243"/>
</bookmark>
<bookmark title="8.5.10 Transmitter Short Circuit Current">
<destination structID="LinkTarget_18242"/>
</bookmark>
<bookmark title="8.5.11 Differential Resistance and Return Loss, Transmitter and Receiver">
<destination structID="LinkTarget_18241"/>
</bookmark>
<bookmark title="8.5.12 Baud Rate Tolerance">
<destination structID="LinkTarget_18240"/>
</bookmark>
<bookmark title="8.5.13 Termination and DC Blocking">
<destination structID="LinkTarget_18239"/>
</bookmark>
</bookmark>
<bookmark title="8.6 Pulse Response Channel Modelling">
<destination structID="LinkTarget_18200"/>
<bookmark title="8.6.1 Generating a Pulse Response">
<destination structID="LinkTarget_18224"/>
</bookmark>
<bookmark title="8.6.2 Basic Pulse Response Definitions">
<destination structID="LinkTarget_18223"/>
</bookmark>
<bookmark title="8.6.3 Transmitter Pulse Definition">
<destination structID="LinkTarget_18222"/>
</bookmark>
<bookmark title="8.6.4 Receiver Pulse Response">
<destination structID="LinkTarget_18221"/>
</bookmark>
<bookmark title="8.6.5 Crosstalk Pulse Response">
<destination structID="LinkTarget_18220"/>
</bookmark>
<bookmark title="8.6.6 Decision Feedback Equalizer">
<destination structID="LinkTarget_18219"/>
</bookmark>
<bookmark title="8.6.7 Time Continuous Transverse Filter">
<destination structID="LinkTarget_18216"/>
<bookmark title="8.6.7.1 Time Continuous Zero-Pole Equalizer Adaption">
<destination structID="LinkTarget_18218"/>
</bookmark>
</bookmark>
<bookmark title="8.6.8 Time Continuous Zero/Pole">
<destination structID="LinkTarget_18215"/>
</bookmark>
<bookmark title="8.6.9 Degrees of Freedom">
<destination structID="LinkTarget_18210"/>
<bookmark title="8.6.9.1 Receiver Sample Point">
<destination structID="LinkTarget_18214"/>
</bookmark>
<bookmark title="8.6.9.2 Transmit Emphasis">
<destination structID="LinkTarget_18213"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="8.7 Jitter Modelling">
<destination structID="LinkTarget_18167"/>
<bookmark title="8.7.1 High Frequency Jitter vs. Wander">
<destination structID="LinkTarget_18199"/>
</bookmark>
<bookmark title="8.7.2 Total Wander vs. Relative Wander">
<destination structID="LinkTarget_18198"/>
</bookmark>
<bookmark title="8.7.3 Correlated vs. Uncorrelated Jitter">
<destination structID="LinkTarget_18197"/>
</bookmark>
<bookmark title="8.7.4 Jitter Distributions">
<destination structID="LinkTarget_18180"/>
<bookmark title="8.7.4.1 Unbounded and Bounded Gaussian Distribution">
<destination structID="LinkTarget_18196"/>
</bookmark>
<bookmark title="8.7.4.2 Bounded Gaussian Distribution">
<destination structID="LinkTarget_18195"/>
</bookmark>
<bookmark title="8.7.4.3 High Probability Jitter">
<destination structID="LinkTarget_18194"/>
</bookmark>
<bookmark title="8.7.4.4 Total Jitter">
<destination structID="LinkTarget_18193"/>
</bookmark>
<bookmark title="8.7.4.5 Probability Distribution Function vs. Cumulative Distribution Function">
<destination structID="LinkTarget_18192"/>
</bookmark>
<bookmark title="8.7.4.6 BathTub Curves">
<destination structID="LinkTarget_18191"/>
</bookmark>
<bookmark title="8.7.4.7 Specification of GJ and HPJ">
<destination structID="LinkTarget_18190"/>
</bookmark>
<bookmark title="8.7.4.8 Example of Bounded Gaussian">
<destination structID="LinkTarget_18189"/>
</bookmark>
</bookmark>
<bookmark title="8.7.5 Statistical Eye Methodology">
<destination structID="LinkTarget_18173"/>
<bookmark title="8.7.5.1 Derivation of Cursors and Calculation of PDF">
<destination structID="LinkTarget_18179"/>
</bookmark>
<bookmark title="8.7.5.2 Inclusion of Sampling Jitter">
<destination structID="LinkTarget_18178"/>
</bookmark>
<bookmark title="8.7.5.3 Generation of Statistical Eye">
<destination structID="LinkTarget_18177"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 9 1.25Gbaud, 2.5Gbaud, and 3.125Gbaud LP-Serial Links">
<destination structID="LinkTarget_18073"/>
<bookmark title="9.1 Level I Application Goals">
<destination structID="LinkTarget_18153"/>
</bookmark>
<bookmark title="9.2 Equalization">
<destination structID="LinkTarget_18152"/>
</bookmark>
<bookmark title="9.3 Explanatory Note on Level I Transmitter and Receiver Specifications">
<destination structID="LinkTarget_18151"/>
</bookmark>
<bookmark title="9.4 Level I Electrical Specification">
<destination structID="LinkTarget_18092"/>
<bookmark title="9.4.1 Level I Short Run Transmitter Characteristics">
<destination structID="LinkTarget_18132"/>
<bookmark title="9.4.1.1 Level I SR Transmitter Test Load">
<destination structID="LinkTarget_18150"/>
</bookmark>
<bookmark title="9.4.1.2 Level I SR Transmitter Baud Rate">
<destination structID="LinkTarget_18149"/>
</bookmark>
<bookmark title="9.4.1.3 Level I SR Transmitter Amplitude and Swing">
<destination structID="LinkTarget_18148"/>
</bookmark>
<bookmark title="9.4.1.4 Level I SR Transmitter Rise and Fall Times">
<destination structID="LinkTarget_18147"/>
</bookmark>
<bookmark title="9.4.1.5 Level I SR Transmitter Differential Pair Skew">
<destination structID="LinkTarget_18146"/>
</bookmark>
<bookmark title="9.4.1.6 Level I SR Transmitter Output Resistance and Return Loss">
<destination structID="LinkTarget_18145"/>
</bookmark>
<bookmark title="9.4.1.7 Level I SR Transmitter Lane-to-Lane Skew">
<destination structID="LinkTarget_18144"/>
</bookmark>
<bookmark title="9.4.1.8 Level I SR Transmitter Short Circuit Current">
<destination structID="LinkTarget_18143"/>
</bookmark>
<bookmark title="9.4.1.9 Level I SR Transmitter Template and Jitter">
<destination structID="LinkTarget_18142"/>
</bookmark>
</bookmark>
<bookmark title="9.4.2 Level I Long Run Transmitter Characteristics">
<destination structID="LinkTarget_18113"/>
<bookmark title="9.4.2.1 Level I LR Transmitter Test Load">
<destination structID="LinkTarget_18131"/>
</bookmark>
<bookmark title="9.4.2.2 Level I LR Transmitter Baud Rate">
<destination structID="LinkTarget_18130"/>
</bookmark>
<bookmark title="9.4.2.3 Level I LR Transmitter Amplitude and Swing">
<destination structID="LinkTarget_18129"/>
</bookmark>
<bookmark title="9.4.2.4 Level I LR Transmitter Rise and Fall Times">
<destination structID="LinkTarget_18128"/>
</bookmark>
<bookmark title="9.4.2.5 Level I LR Transmitter Differential Pair Skew">
<destination structID="LinkTarget_18127"/>
</bookmark>
<bookmark title="9.4.2.6 Level I LR Transmitter Output Resistance and Return Loss">
<destination structID="LinkTarget_18126"/>
</bookmark>
<bookmark title="9.4.2.7 Level I LR Transmitter Lane-to-Lane Skew">
<destination structID="LinkTarget_18125"/>
</bookmark>
<bookmark title="9.4.2.8 Level I LR Transmitter Short Circuit Current">
<destination structID="LinkTarget_18124"/>
</bookmark>
<bookmark title="9.4.2.9 Level I LR Transmitter Template and Jitter">
<destination structID="LinkTarget_18123"/>
</bookmark>
</bookmark>
<bookmark title="9.4.3 Level I Receiver Specifications">
<destination structID="LinkTarget_18096"/>
<bookmark title="9.4.3.1 Level I Receiver Input Baud Rate">
<destination structID="LinkTarget_18112"/>
</bookmark>
<bookmark title="9.4.3.2 Level I Receiver Reference Input Signals">
<destination structID="LinkTarget_18111"/>
</bookmark>
<bookmark title="9.4.3.3 Level I Receiver Input Signal Amplitude">
<destination structID="LinkTarget_18110"/>
</bookmark>
<bookmark title="9.4.3.4 Level I Receiver Absolute Input Voltage">
<destination structID="LinkTarget_18109"/>
</bookmark>
<bookmark title="9.4.3.5 Level I Receiver Input Common Mode Impedance">
<destination structID="LinkTarget_18108"/>
</bookmark>
<bookmark title="9.4.3.6 Level I Receiver Input Lane-to-Lane Skew">
<destination structID="LinkTarget_18107"/>
</bookmark>
<bookmark title="9.4.3.7 Level I Receiver Input Resistance and Return Loss">
<destination structID="LinkTarget_18106"/>
</bookmark>
<bookmark title="9.4.3.8 Level I Receiver Input Jitter Tolerance">
<destination structID="LinkTarget_18105"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="9.5 Level I Measurement and Test Requirements">
<destination structID="LinkTarget_18081"/>
<bookmark title="9.5.1 Level I Transmitter Measurements">
<destination structID="LinkTarget_18085"/>
<bookmark title="9.5.1.1 Level I Eye Template Measurements">
<destination structID="LinkTarget_18091"/>
</bookmark>
<bookmark title="9.5.1.2 Level I Jitter Test Measurements">
<destination structID="LinkTarget_18090"/>
</bookmark>
<bookmark title="9.5.1.3 Level I Transmit Jitter Load">
<destination structID="LinkTarget_18089"/>
</bookmark>
</bookmark>
<bookmark title="9.5.2 Level I Receiver Jitter Tolerance">
<destination structID="LinkTarget_18084"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 10 5Gbaud and 6.25Gbaud LP-Serial Links">
<destination structID="LinkTarget_17828"/>
<bookmark title="10.1 Level II Application Goals">
<destination structID="LinkTarget_18059"/>
<bookmark title="10.1.1 Common to Level II Short run, Medium run and Long run">
<destination structID="LinkTarget_18069"/>
</bookmark>
<bookmark title="10.1.2 Application Goals for Level II Short Run">
<destination structID="LinkTarget_18068"/>
</bookmark>
<bookmark title="10.1.3 Application Goals for Level II Medium Run">
<destination structID="LinkTarget_18067"/>
</bookmark>
<bookmark title="10.1.4 Application Goals for Long Run">
<destination structID="LinkTarget_18066"/>
</bookmark>
<bookmark title="10.1.5 Explanatory Note on Transmitter and Receiver Specifications">
<destination structID="LinkTarget_18065"/>
</bookmark>
</bookmark>
<bookmark title="10.2 Equalization">
<destination structID="LinkTarget_18058"/>
</bookmark>
<bookmark title="10.3 Link Compliance Methodology">
<destination structID="LinkTarget_18047"/>
<bookmark title="10.3.1 Overview">
<destination structID="LinkTarget_18057"/>
</bookmark>
<bookmark title="10.3.2 Reference Models">
<destination structID="LinkTarget_18056"/>
</bookmark>
<bookmark title="10.3.3 Channel Compliance">
<destination structID="LinkTarget_18055"/>
</bookmark>
<bookmark title="10.3.4 Transmitter Compliance">
<destination structID="LinkTarget_18054"/>
</bookmark>
<bookmark title="10.3.5 Receiver Compliance">
<destination structID="LinkTarget_18053"/>
</bookmark>
</bookmark>
<bookmark title="10.4 Level II Short Run Interface - General Requirements">
<destination structID="LinkTarget_17991"/>
<bookmark title="10.4.1 Jitter and Inter-operability Methodology">
<destination structID="LinkTarget_18035"/>
<bookmark title="10.4.1.1 Level II SR Defined Test Patterns">
<destination structID="LinkTarget_18043"/>
</bookmark>
<bookmark title="10.4.1.2 Level II SR Channel Compliance">
<destination structID="LinkTarget_18042"/>
</bookmark>
<bookmark title="10.4.1.3 Level II SR Transmitter Inter-operability">
<destination structID="LinkTarget_18041"/>
</bookmark>
<bookmark title="10.4.1.4 Level II SR Receiver Inter-operability">
<destination structID="LinkTarget_18040"/>
</bookmark>
</bookmark>
<bookmark title="10.4.2 Level II SR Electrical Characteristics">
<destination structID="LinkTarget_17996"/>
<bookmark title="10.4.2.1 Level II SR Transmitter Characteristics">
<destination structID="LinkTarget_18018"/>
<bookmark title="10.4.2.1.1 Level II SR Transmitter Test Load">
<destination structID="LinkTarget_18034"/>
</bookmark>
<bookmark title="10.4.2.1.2 Level II SR Transmitter Baud Rate">
<destination structID="LinkTarget_18033"/>
</bookmark>
<bookmark title="10.4.2.1.3 Level II SR Transmitter Amplitude and Swing">
<destination structID="LinkTarget_18032"/>
</bookmark>
<bookmark title="10.4.2.1.4 Level II SR Transmitter Rise and Fall Times">
<destination structID="LinkTarget_18031"/>
</bookmark>
<bookmark title="10.4.2.1.5 Level II SR Transmitter Differential Pair Skew">
<destination structID="LinkTarget_18030"/>
</bookmark>
<bookmark title="10.4.2.1.6 Level II SR Transmitter Output Resistance and Return Loss">
<destination structID="LinkTarget_18029"/>
</bookmark>
<bookmark title="10.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew">
<destination structID="LinkTarget_18028"/>
</bookmark>
<bookmark title="10.4.2.1.8 Level II SR Transmitter Template and Jitter">
<destination structID="LinkTarget_18027"/>
</bookmark>
</bookmark>
<bookmark title="10.4.2.2 Level II SR Receiver Characteristics">
<destination structID="LinkTarget_18001"/>
<bookmark title="10.4.2.2.1 Level II SR Receiver Input Baud Rate">
<destination structID="LinkTarget_18017"/>
</bookmark>
<bookmark title="10.4.2.2.2 Level II SR Receiver Reference Input Signals">
<destination structID="LinkTarget_18016"/>
</bookmark>
<bookmark title="10.4.2.2.3 Level II SR Receiver Input Signal Amplitude">
<destination structID="LinkTarget_18015"/>
</bookmark>
<bookmark title="10.4.2.2.4 Level II SR Receiver Absolute Input Voltage">
<destination structID="LinkTarget_18014"/>
</bookmark>
<bookmark title="10.4.2.2.5 Level II SR Receiver Input Common Mode Impedance">
<destination structID="LinkTarget_18013"/>
</bookmark>
<bookmark title="10.4.2.2.6 Level II SR Receiver Input Lane-to-Lane Skew">
<destination structID="LinkTarget_18012"/>
</bookmark>
<bookmark title="10.4.2.2.7 Level II SR Receiver Input Resistance and Return Loss">
<destination structID="LinkTarget_18011"/>
</bookmark>
<bookmark title="10.4.2.2.8 Level II SR Receiver Input Jitter Tolerance">
<destination structID="LinkTarget_18010"/>
</bookmark>
</bookmark>
<bookmark title="10.4.2.3 Level II SR Link and Jitter Budgets">
<destination structID="LinkTarget_18000"/>
</bookmark>
</bookmark>
<bookmark title="10.4.3 Level II SR StatEye.org Template">
<destination structID="LinkTarget_17995"/>
</bookmark>
</bookmark>
<bookmark title="10.5 Level II Long Run Interface General Requirements">
<destination structID="LinkTarget_17938"/>
<bookmark title="10.5.1 Long Run Jitter and Inter-operability Methodology">
<destination structID="LinkTarget_17984"/>
<bookmark title="10.5.1.1 Level II LR Channel Compliance">
<destination structID="LinkTarget_17990"/>
</bookmark>
<bookmark title="10.5.1.2 Level II LR Transmitter Inter-operability">
<destination structID="LinkTarget_17989"/>
</bookmark>
<bookmark title="10.5.1.3 Level II LR Receiver Inter-operability">
<destination structID="LinkTarget_17988"/>
</bookmark>
</bookmark>
<bookmark title="10.5.2 Level II LR Interface Electrical Characteristics">
<destination structID="LinkTarget_17945"/>
<bookmark title="10.5.2.1 Level II LR Transmitter Characteristics">
<destination structID="LinkTarget_17965"/>
<bookmark title="10.5.2.1.1 Level II LR Transmitter Test Load">
<destination structID="LinkTarget_17983"/>
</bookmark>
<bookmark title="10.5.2.1.2 Level II LR Transmitter Baud Rate">
<destination structID="LinkTarget_17982"/>
</bookmark>
<bookmark title="10.5.2.1.3 Level II LR Transmitter Amplitude and Swing">
<destination structID="LinkTarget_17981"/>
</bookmark>
<bookmark title="10.5.2.1.4 Level II LR Transmitter Rise and Fall Times">
<destination structID="LinkTarget_17980"/>
</bookmark>
<bookmark title="10.5.2.1.5 Level II LR Transmitter Differential Pair Skew">
<destination structID="LinkTarget_17979"/>
</bookmark>
<bookmark title="10.5.2.1.6 Level II LR Transmitter Output Resistance and Return Loss">
<destination structID="LinkTarget_17978"/>
</bookmark>
<bookmark title="10.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew">
<destination structID="LinkTarget_17977"/>
</bookmark>
<bookmark title="10.5.2.1.8 Level II LR Transmitter Short Circuit Current">
<destination structID="LinkTarget_17976"/>
</bookmark>
<bookmark title="10.5.2.1.9 Level II LR Transmitter Template and Jitter">
<destination structID="LinkTarget_17975"/>
</bookmark>
</bookmark>
<bookmark title="10.5.2.2 Level II LR Receiver Characteristics">
<destination structID="LinkTarget_17948"/>
<bookmark title="10.5.2.2.1 Level II LR Receiver Input Baud Rate">
<destination structID="LinkTarget_17964"/>
</bookmark>
<bookmark title="10.5.2.2.2 Level II LR Receiver Reference Input Signals">
<destination structID="LinkTarget_17963"/>
</bookmark>
<bookmark title="10.5.2.2.3 Level II LR Receiver Input Signal Amplitude">
<destination structID="LinkTarget_17962"/>
</bookmark>
<bookmark title="10.5.2.2.4 Level II LR Receiver Absolute Input Voltage">
<destination structID="LinkTarget_17961"/>
</bookmark>
<bookmark title="10.5.2.2.5 Level II LR Receiver Input Common Mode Impedance">
<destination structID="LinkTarget_17960"/>
</bookmark>
<bookmark title="10.5.2.2.6 Level II LR Receiver Input Lane-to-Lane Skew">
<destination structID="LinkTarget_17959"/>
</bookmark>
<bookmark title="10.5.2.2.7 Level II LR Receiver Input Resistance and Return Loss">
<destination structID="LinkTarget_17958"/>
</bookmark>
<bookmark title="10.5.2.2.8 Level II LR Receiver Jitter Tolerance">
<destination structID="LinkTarget_17957"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="10.5.3 Level II LR Link and Jitter Budgets">
<destination structID="LinkTarget_17944"/>
</bookmark>
<bookmark title="10.5.4 Level II LR StatEye.org Template">
<destination structID="LinkTarget_17943"/>
</bookmark>
</bookmark>
<bookmark title="10.6 Level II Medium Run Interface General Requirements">
<destination structID="LinkTarget_17885"/>
<bookmark title="10.6.1 Medium Run Jitter and Inter-operability Methodology">
<destination structID="LinkTarget_17931"/>
<bookmark title="10.6.1.1 Level II Medium Run Channel Compliance">
<destination structID="LinkTarget_17937"/>
</bookmark>
<bookmark title="10.6.1.2 Level II MR Transmitter Inter-operability">
<destination structID="LinkTarget_17936"/>
</bookmark>
<bookmark title="10.6.1.3 Medium Receiver Inter-operability">
<destination structID="LinkTarget_17935"/>
</bookmark>
</bookmark>
<bookmark title="10.6.2 Level II MR Interface Electrical Characteristics">
<destination structID="LinkTarget_17892"/>
<bookmark title="10.6.2.1 Level II MR Transmitter Characteristics">
<destination structID="LinkTarget_17912"/>
<bookmark title="10.6.2.1.1 Level II MR Transmitter Test Load">
<destination structID="LinkTarget_17930"/>
</bookmark>
<bookmark title="10.6.2.1.2 Level II MR Transmitter Baud Rate">
<destination structID="LinkTarget_17929"/>
</bookmark>
<bookmark title="10.6.2.1.3 Level II MR Transmitter Amplitude and Swing">
<destination structID="LinkTarget_17928"/>
</bookmark>
<bookmark title="10.6.2.1.4 Level II MR Transmitter Rise and Fall Times">
<destination structID="LinkTarget_17927"/>
</bookmark>
<bookmark title="10.6.2.1.5 Level II MR Transmitter Differential Pair Skew">
<destination structID="LinkTarget_17926"/>
</bookmark>
<bookmark title="10.6.2.1.6 Level II MR Transmitter Output Resistance and Return Loss">
<destination structID="LinkTarget_17925"/>
</bookmark>
<bookmark title="10.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew">
<destination structID="LinkTarget_17924"/>
</bookmark>
<bookmark title="10.6.2.1.8 Level II MR Transmitter Short Circuit Current">
<destination structID="LinkTarget_17923"/>
</bookmark>
<bookmark title="10.6.2.1.9 Level II MR Transmitter Template and Jitter">
<destination structID="LinkTarget_17922"/>
</bookmark>
</bookmark>
<bookmark title="10.6.2.2 Level II MR Receiver Characteristics">
<destination structID="LinkTarget_17895"/>
<bookmark title="10.6.2.2.1 Level II MR Receiver Input Baud Rate">
<destination structID="LinkTarget_17911"/>
</bookmark>
<bookmark title="10.6.2.2.2 Level II MR Receiver Reference Input Signals">
<destination structID="LinkTarget_17910"/>
</bookmark>
<bookmark title="10.6.2.2.3 Level II MR Receiver Input Signal Amplitude">
<destination structID="LinkTarget_17909"/>
</bookmark>
<bookmark title="10.6.2.2.4 Level II MR Receiver Absolute Input Voltage">
<destination structID="LinkTarget_17908"/>
</bookmark>
<bookmark title="10.6.2.2.5 Level II MR Receiver Input Common Mode Impedance">
<destination structID="LinkTarget_17907"/>
</bookmark>
<bookmark title="10.6.2.2.6 Level II MR Receiver Input Lane-to-Lane Skew">
<destination structID="LinkTarget_17906"/>
</bookmark>
<bookmark title="10.6.2.2.7 Level II MR Receiver Input Resistance and Return Loss">
<destination structID="LinkTarget_17905"/>
</bookmark>
<bookmark title="10.6.2.2.8 Level II MR Receiver Jitter Tolerance">
<destination structID="LinkTarget_17904"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="10.6.3 Level II MR Link and Jitter Budgets">
<destination structID="LinkTarget_17891"/>
</bookmark>
<bookmark title="10.6.4 Level II MR StatEye.org Template">
<destination structID="LinkTarget_17890"/>
</bookmark>
</bookmark>
<bookmark title="10.7 Level II Measurement and Test Requirements">
<destination structID="LinkTarget_17838"/>
<bookmark title="10.7.1 High Frequency Transmit Jitter Measurement">
<destination structID="LinkTarget_17868"/>
<bookmark title="10.7.1.1 BERT Implementation">
<destination structID="LinkTarget_17884"/>
</bookmark>
<bookmark title="10.7.1.2 Spectrum Analyzer and Oscilloscope Methodology">
<destination structID="LinkTarget_17871"/>
<bookmark title="10.7.1.2.1 Band Limited Unbounded Gaussian Noise">
<destination structID="LinkTarget_17879"/>
</bookmark>
<bookmark title="10.7.1.2.2 Band Limited 60 Second Total Jitter Measurements">
<destination structID="LinkTarget_17878"/>
</bookmark>
<bookmark title="10.7.1.2.3 Uncorrelated High Probability Jitter">
<destination structID="LinkTarget_17877"/>
</bookmark>
<bookmark title="10.7.1.2.4 Total High Probability Jitter">
<destination structID="LinkTarget_17876"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="10.7.2 Total Transmit Wander Measurement">
<destination structID="LinkTarget_17867"/>
</bookmark>
<bookmark title="10.7.3 Relative Transmit Wander Measurement">
<destination structID="LinkTarget_17866"/>
</bookmark>
<bookmark title="10.7.4 Jitter Tolerance">
<destination structID="LinkTarget_17845"/>
<bookmark title="10.7.4.1 Jitter Tolerance with Relative Wander Lab Setup">
<destination structID="LinkTarget_17857"/>
<bookmark title="10.7.4.1.1 General">
<destination structID="LinkTarget_17865"/>
</bookmark>
<bookmark title="10.7.4.1.2 Synchronization">
<destination structID="LinkTarget_17864"/>
</bookmark>
<bookmark title="10.7.4.1.3 Jitter">
<destination structID="LinkTarget_17863"/>
</bookmark>
<bookmark title="10.7.4.1.4 Amplitude">
<destination structID="LinkTarget_17862"/>
</bookmark>
</bookmark>
<bookmark title="10.7.4.2 Jitter Tolerance with no Relative Wander Lab Setup">
<destination structID="LinkTarget_17856"/>
</bookmark>
<bookmark title="10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander">
<destination structID="LinkTarget_17855"/>
</bookmark>
<bookmark title="10.7.4.4 Jitter Transfer">
<destination structID="LinkTarget_17854"/>
</bookmark>
<bookmark title="10.7.4.5 Network Analysis Measurement">
<destination structID="LinkTarget_17853"/>
</bookmark>
<bookmark title="10.7.4.6 Eye Mask Measurement Setup">
<destination structID="LinkTarget_17852"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Annex A Transmission Line Theory and Channel Information (Informative)">
<destination structID="LinkTarget_17807"/>
<bookmark title="A.1 Transmission Lines Theory">
<destination structID="LinkTarget_17824"/>
</bookmark>
<bookmark title="A.2 Impedance Matching">
<destination structID="LinkTarget_17823"/>
</bookmark>
<bookmark title="A.3 Impedance Definition Details">
<destination structID="LinkTarget_17821"/>
</bookmark>
<bookmark title="A.4 Density considerations">
<destination structID="LinkTarget_17820"/>
</bookmark>
<bookmark title="A.5 Common-Mode Impedance and Return Loss">
<destination structID="LinkTarget_17819"/>
</bookmark>
<bookmark title="A.6 Crosstalk Considerations">
<destination structID="LinkTarget_17818"/>
</bookmark>
<bookmark title="A.7 Equation Based Channel Loss by Curve Fit">
<destination structID="LinkTarget_17817"/>
</bookmark>
</bookmark>
<bookmark title="Annex B BER Adjustment Methodology (Informative)">
<destination structID="LinkTarget_17789"/>
<bookmark title="B.1 Extrapolation of Correlated Bounded Gaussian Jitter to low BERs">
<destination structID="LinkTarget_17801"/>
<bookmark title="B.1.1 Bathtub Measurements">
<destination structID="LinkTarget_17803"/>
</bookmark>
</bookmark>
<bookmark title="B.2 Confidence Level of Errors Measurement">
<destination structID="LinkTarget_17800"/>
</bookmark>
<bookmark title="B.3 Eye Mask Adjustment for Sampling Oscilloscopes">
<destination structID="LinkTarget_17795"/>
<bookmark title="B.3.1 Theory">
<destination structID="LinkTarget_17799"/>
</bookmark>
<bookmark title="B.3.2 Usage">
<destination structID="LinkTarget_17798"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Annex C Interface Management (Informative)">
<destination structID="LinkTarget_17767"/>
<bookmark title="C.1 Introduction">
<destination structID="LinkTarget_17785"/>
</bookmark>
<bookmark title="C.2 Packet Retry Mechanism">
<destination structID="LinkTarget_17780"/>
<bookmark title="C.2.1 Input port retry recovery state machine">
<destination structID="LinkTarget_17784"/>
</bookmark>
<bookmark title="C.2.2 Output port retry recovery state machine">
<destination structID="LinkTarget_17783"/>
</bookmark>
</bookmark>
<bookmark title="C.3 Error Recovery">
<destination structID="LinkTarget_17773"/>
<bookmark title="C.3.1 Input port error recovery state machine">
<destination structID="LinkTarget_17779"/>
</bookmark>
<bookmark title="C.3.2 Output port error recovery state machine">
<destination structID="LinkTarget_17778"/>
</bookmark>
<bookmark title="C.3.3 Changes in Error Recovery Behavior for CT">
<destination structID="LinkTarget_17777"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Annex D Critical Resource Performance Limits (Informative)">
<destination structID="LinkTarget_17761"/>
</bookmark>
<bookmark title="Annex E Manufacturability and Testability (Informative)">
<destination structID="LinkTarget_17755"/>
</bookmark>
<bookmark title="Annex F Multiple Port Configuration Example (Informative)">
<destination structID="LinkTarget_17745"/>
<bookmark title="F.1 Introduction">
<destination structID="LinkTarget_17751"/>
</bookmark>
<bookmark title="F.2 System with Different Port Width Capabilities">
<destination structID="LinkTarget_17750"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Part7">
<destination structID="LinkTarget_16903"/>
<bookmark title="RapidIOTM Interconnect Specification Part 7: System and Device Inter-operability Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Overview">
<destination structID="LinkTarget_17159"/>
<bookmark title="1.1 Introduction">
<destination structID="LinkTarget_17165"/>
</bookmark>
<bookmark title="1.2 Overview">
<destination structID="LinkTarget_17164"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 System Exploration and Initialization">
<destination structID="LinkTarget_17141"/>
<bookmark title="2.1 Introduction">
<destination structID="LinkTarget_17155"/>
</bookmark>
<bookmark title="2.2 Boot code access">
<destination structID="LinkTarget_17154"/>
</bookmark>
<bookmark title="2.3 Exploration and initialization">
<destination structID="LinkTarget_17147"/>
<bookmark title="2.3.1 Exploration and initialization rules">
<destination structID="LinkTarget_17153"/>
</bookmark>
<bookmark title="2.3.2 Exploration and initialization algorithm">
<destination structID="LinkTarget_17152"/>
</bookmark>
<bookmark title="2.3.3 Exploration and initialization example">
<destination structID="LinkTarget_17151"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 RapidIO Device Class Requirements">
<destination structID="LinkTarget_17099"/>
<bookmark title="3.1 Introduction">
<destination structID="LinkTarget_17137"/>
</bookmark>
<bookmark title="3.2 Class Partitioning">
<destination structID="LinkTarget_17104"/>
<bookmark title="3.2.1 Generic: All devices">
<destination structID="LinkTarget_17130"/>
<bookmark title="3.2.1.1 General requirements">
<destination structID="LinkTarget_17136"/>
</bookmark>
<bookmark title="3.2.1.2 Operation support as target">
<destination structID="LinkTarget_17135"/>
</bookmark>
<bookmark title="3.2.1.3 Operation support as source">
<destination structID="LinkTarget_17134"/>
</bookmark>
</bookmark>
<bookmark title="3.2.2 Class 1: Simple target device">
<destination structID="LinkTarget_17123"/>
<bookmark title="3.2.2.1 General requirements">
<destination structID="LinkTarget_17129"/>
</bookmark>
<bookmark title="3.2.2.2 Operation support as target">
<destination structID="LinkTarget_17128"/>
</bookmark>
<bookmark title="3.2.2.3 Operation support as source">
<destination structID="LinkTarget_17127"/>
</bookmark>
</bookmark>
<bookmark title="3.2.3 Class 2: Simple mastering device">
<destination structID="LinkTarget_17116"/>
<bookmark title="3.2.3.1 General requirements">
<destination structID="LinkTarget_17122"/>
</bookmark>
<bookmark title="3.2.3.2 Operation support as target">
<destination structID="LinkTarget_17121"/>
</bookmark>
<bookmark title="3.2.3.3 Operation support as source">
<destination structID="LinkTarget_17120"/>
</bookmark>
</bookmark>
<bookmark title="3.2.4 Class 3: Complex mastering device">
<destination structID="LinkTarget_17109"/>
<bookmark title="3.2.4.1 General requirements">
<destination structID="LinkTarget_17115"/>
</bookmark>
<bookmark title="3.2.4.2 Operation support as target">
<destination structID="LinkTarget_17114"/>
</bookmark>
<bookmark title="3.2.4.3 Operation support as source">
<destination structID="LinkTarget_17113"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 4 PCI Considerations">
<destination structID="LinkTarget_17055"/>
<bookmark title="4.1 Introduction">
<destination structID="LinkTarget_17095"/>
</bookmark>
<bookmark title="4.2 Address Map Considerations">
<destination structID="LinkTarget_17094"/>
</bookmark>
<bookmark title="4.3 Transaction Flow">
<destination structID="LinkTarget_17089"/>
<bookmark title="4.3.1 PCI 2.2 Transaction Flow">
<destination structID="LinkTarget_17093"/>
</bookmark>
<bookmark title="4.3.2 PCI-X Transaction Flow">
<destination structID="LinkTarget_17092"/>
</bookmark>
</bookmark>
<bookmark title="4.4 RapidIO to PCI Transaction Mapping">
<destination structID="LinkTarget_17088"/>
</bookmark>
<bookmark title="4.5 Operation Ordering and Transaction Delivery">
<destination structID="LinkTarget_17081"/>
<bookmark title="4.5.1 Operation Ordering">
<destination structID="LinkTarget_17087"/>
</bookmark>
<bookmark title="4.5.2 Transaction Delivery Ordering">
<destination structID="LinkTarget_17086"/>
</bookmark>
<bookmark title="4.5.3 PCI-X Relaxed Ordering Considerations">
<destination structID="LinkTarget_17085"/>
</bookmark>
</bookmark>
<bookmark title="4.6 Interactions with Globally Shared Memory">
<destination structID="LinkTarget_17068"/>
<bookmark title="4.6.1 I/O Read Operation Details">
<destination structID="LinkTarget_17076"/>
<bookmark title="4.6.1.1 Internal Request State Machine">
<destination structID="LinkTarget_17080"/>
</bookmark>
<bookmark title="4.6.1.2 Response State Machine">
<destination structID="LinkTarget_17079"/>
</bookmark>
</bookmark>
<bookmark title="4.6.2 Data Cache Flush Operation Details">
<destination structID="LinkTarget_17071"/>
<bookmark title="4.6.2.1 Internal Request State Machine">
<destination structID="LinkTarget_17075"/>
</bookmark>
<bookmark title="4.6.2.2 Response State Machine">
<destination structID="LinkTarget_17074"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="4.7 Byte Lane and Byte Enable Usage">
<destination structID="LinkTarget_17067"/>
</bookmark>
<bookmark title="4.8 Error Management">
<destination structID="LinkTarget_17066"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 5 Globally Shared Memory Devices">
<destination structID="LinkTarget_16917"/>
<bookmark title="5.1 Introduction">
<destination structID="LinkTarget_17051"/>
</bookmark>
<bookmark title="5.2 Processing Element Behavior">
<destination structID="LinkTarget_16924"/>
<bookmark title="5.2.1 Processor-Memory Processing Element">
<destination structID="LinkTarget_17044"/>
<bookmark title="5.2.1.1 I/O Read Operations">
<destination structID="LinkTarget_17046"/>
<bookmark title="5.2.1.1.1 Response State Machine">
<destination structID="LinkTarget_17050"/>
</bookmark>
<bookmark title="5.2.1.1.2 External Request State Machine">
<destination structID="LinkTarget_17049"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="5.2.2 Memory-only Processing Element">
<destination structID="LinkTarget_17003"/>
<bookmark title="5.2.2.1 Read Operations">
<destination structID="LinkTarget_17039"/>
<bookmark title="5.2.2.1.1 Response State Machine">
<destination structID="LinkTarget_17043"/>
</bookmark>
<bookmark title="5.2.2.1.2 External Request State Machine">
<destination structID="LinkTarget_17042"/>
</bookmark>
</bookmark>
<bookmark title="5.2.2.2 Instruction Read Operations">
<destination structID="LinkTarget_17034"/>
<bookmark title="5.2.2.2.1 Response State Machine">
<destination structID="LinkTarget_17038"/>
</bookmark>
<bookmark title="5.2.2.2.2 External Request State Machine">
<destination structID="LinkTarget_17037"/>
</bookmark>
</bookmark>
<bookmark title="5.2.2.3 Read for Ownership Operations">
<destination structID="LinkTarget_17029"/>
<bookmark title="5.2.2.3.1 Response State Machine">
<destination structID="LinkTarget_17033"/>
</bookmark>
<bookmark title="5.2.2.3.2 External Request State Machine">
<destination structID="LinkTarget_17032"/>
</bookmark>
</bookmark>
<bookmark title="5.2.2.4 Data Cache and Instruction Cache Invalidate Operations">
<destination structID="LinkTarget_17024"/>
<bookmark title="5.2.2.4.1 Response State Machine">
<destination structID="LinkTarget_17028"/>
</bookmark>
<bookmark title="5.2.2.4.2 External Request State Machine">
<destination structID="LinkTarget_17027"/>
</bookmark>
</bookmark>
<bookmark title="5.2.2.5 Castout Operations">
<destination structID="LinkTarget_17021"/>
<bookmark title="5.2.2.5.1 External Request State Machine">
<destination structID="LinkTarget_17023"/>
</bookmark>
</bookmark>
<bookmark title="5.2.2.6 Data Cache Flush Operations">
<destination structID="LinkTarget_17016"/>
<bookmark title="5.2.2.6.1 Response State Machine">
<destination structID="LinkTarget_17020"/>
</bookmark>
<bookmark title="5.2.2.6.2 External Request State Machine">
<destination structID="LinkTarget_17019"/>
</bookmark>
</bookmark>
<bookmark title="5.2.2.7 I/O Read Operations">
<destination structID="LinkTarget_17011"/>
<bookmark title="5.2.2.7.1 Response State Machine">
<destination structID="LinkTarget_17015"/>
</bookmark>
<bookmark title="5.2.2.7.2 External Request State Machine">
<destination structID="LinkTarget_17014"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="5.2.3 Processor-only Processing Element">
<destination structID="LinkTarget_16944"/>
<bookmark title="5.2.3.1 Read Operations">
<destination structID="LinkTarget_16996"/>
<bookmark title="5.2.3.1.1 Internal Request State Machine">
<destination structID="LinkTarget_17002"/>
</bookmark>
<bookmark title="5.2.3.1.2 Response State Machine">
<destination structID="LinkTarget_17001"/>
</bookmark>
<bookmark title="5.2.3.1.3 External Request State Machine">
<destination structID="LinkTarget_17000"/>
</bookmark>
</bookmark>
<bookmark title="5.2.3.2 Instruction Read Operations">
<destination structID="LinkTarget_16989"/>
<bookmark title="5.2.3.2.1 Internal Request State Machine">
<destination structID="LinkTarget_16995"/>
</bookmark>
<bookmark title="5.2.3.2.2 Response State Machine">
<destination structID="LinkTarget_16994"/>
</bookmark>
<bookmark title="5.2.3.2.3 External Request State Machine">
<destination structID="LinkTarget_16993"/>
</bookmark>
</bookmark>
<bookmark title="5.2.3.3 Read for Ownership Operations">
<destination structID="LinkTarget_16982"/>
<bookmark title="5.2.3.3.1 Internal Request State Machine">
<destination structID="LinkTarget_16988"/>
</bookmark>
<bookmark title="5.2.3.3.2 Response State Machine">
<destination structID="LinkTarget_16987"/>
</bookmark>
<bookmark title="5.2.3.3.3 External Request State Machine">
<destination structID="LinkTarget_16986"/>
</bookmark>
</bookmark>
<bookmark title="5.2.3.4 Data Cache and Instruction Cache Invalidate Operations">
<destination structID="LinkTarget_16975"/>
<bookmark title="5.2.3.4.1 Internal Request State Machine">
<destination structID="LinkTarget_16981"/>
</bookmark>
<bookmark title="5.2.3.4.2 Response State Machine">
<destination structID="LinkTarget_16980"/>
</bookmark>
<bookmark title="5.2.3.4.3 External Request State Machine">
<destination structID="LinkTarget_16979"/>
</bookmark>
</bookmark>
<bookmark title="5.2.3.5 Castout Operations">
<destination structID="LinkTarget_16970"/>
<bookmark title="5.2.3.5.1 Internal Request State Machine">
<destination structID="LinkTarget_16974"/>
</bookmark>
<bookmark title="5.2.3.5.2 Response State Machine">
<destination structID="LinkTarget_16973"/>
</bookmark>
</bookmark>
<bookmark title="5.2.3.6 TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations">
<destination structID="LinkTarget_16963"/>
<bookmark title="5.2.3.6.1 Internal Request State Machine">
<destination structID="LinkTarget_16969"/>
</bookmark>
<bookmark title="5.2.3.6.2 Response State Machine">
<destination structID="LinkTarget_16968"/>
</bookmark>
<bookmark title="5.2.3.6.3 External Request State Machine">
<destination structID="LinkTarget_16967"/>
</bookmark>
</bookmark>
<bookmark title="5.2.3.7 Data Cache Flush Operations">
<destination structID="LinkTarget_16956"/>
<bookmark title="5.2.3.7.1 Internal Request State Machine">
<destination structID="LinkTarget_16962"/>
</bookmark>
<bookmark title="5.2.3.7.2 Response State Machine">
<destination structID="LinkTarget_16961"/>
</bookmark>
<bookmark title="5.2.3.7.3 External Request State Machine">
<destination structID="LinkTarget_16960"/>
</bookmark>
</bookmark>
<bookmark title="5.2.3.8 I/O Read Operations">
<destination structID="LinkTarget_16953"/>
<bookmark title="5.2.3.8.1 External Request State Machine">
<destination structID="LinkTarget_16955"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="5.2.4 I/O Processing Element">
<destination structID="LinkTarget_16931"/>
<bookmark title="5.2.4.1 I/O Read Operations">
<destination structID="LinkTarget_16939"/>
<bookmark title="5.2.4.1.1 Internal Request State Machine">
<destination structID="LinkTarget_16943"/>
</bookmark>
<bookmark title="5.2.4.1.2 Response State Machine">
<destination structID="LinkTarget_16942"/>
</bookmark>
</bookmark>
<bookmark title="5.2.4.2 Data Cache Flush Operations">
<destination structID="LinkTarget_16934"/>
<bookmark title="5.2.4.2.1 Internal Request State Machine">
<destination structID="LinkTarget_16938"/>
</bookmark>
<bookmark title="5.2.4.2.2 Response State Machine">
<destination structID="LinkTarget_16937"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="5.2.5 Switch Processing Element">
<destination structID="LinkTarget_16930"/>
</bookmark>
</bookmark>
<bookmark title="5.3 Transaction to Priority Mappings">
<destination structID="LinkTarget_16923"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Part8">
<destination structID="LinkTarget_16515"/>
<bookmark title="RapidIO™ Interconnect Specification Part 8: Error Management Extensions Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Error Management Extensions">
<destination structID="LinkTarget_16630"/>
<bookmark title="1.1 Introduction">
<destination structID="LinkTarget_16656"/>
</bookmark>
<bookmark title="1.2 Physical Layer Extensions">
<destination structID="LinkTarget_16645"/>
<bookmark title="1.2.1 Port n Error Detect, Enable and Capture CSRs">
<destination structID="LinkTarget_16655"/>
</bookmark>
<bookmark title="1.2.2 Error Reporting Thresholds">
<destination structID="LinkTarget_16654"/>
</bookmark>
<bookmark title="1.2.3 Error Rate Control and Status">
<destination structID="LinkTarget_16653"/>
</bookmark>
<bookmark title="1.2.4 Port Behavior When Error Rate Failed Threshold is Reached">
<destination structID="LinkTarget_16652"/>
</bookmark>
<bookmark title="1.2.5 Packet Timeout Mechanism in a Switch Device">
<destination structID="LinkTarget_16651"/>
</bookmark>
</bookmark>
<bookmark title="1.3 Logical and Transport Layer Extensions">
<destination structID="LinkTarget_16640"/>
<bookmark title="1.3.1 Logical/Transport Error Detect, Enable and Capture CSRs">
<destination structID="LinkTarget_16644"/>
</bookmark>
<bookmark title="1.3.2 Message Passing Error Detection">
<destination structID="LinkTarget_16643"/>
</bookmark>
</bookmark>
<bookmark title="1.4 System Software Notification of Error">
<destination structID="LinkTarget_16639"/>
</bookmark>
<bookmark title="1.5 Mechanisms for Software Debug">
<destination structID="LinkTarget_16638"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 Error Management Registers">
<destination structID="LinkTarget_16542"/>
<bookmark title="2.1 Introduction">
<destination structID="LinkTarget_16626"/>
</bookmark>
<bookmark title="2.2 Additions to Existing Registers">
<destination structID="LinkTarget_16625"/>
</bookmark>
<bookmark title="2.3 New Error Management Registers">
<destination structID="LinkTarget_16548"/>
<bookmark title="2.3.1 Register Map">
<destination structID="LinkTarget_16624"/>
</bookmark>
<bookmark title="2.3.2 Command and Status Registers (CSRs)">
<destination structID="LinkTarget_16551"/>
<bookmark title="2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)">
<destination structID="LinkTarget_16621"/>
</bookmark>
<bookmark title="2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)">
<destination structID="LinkTarget_16618"/>
</bookmark>
<bookmark title="2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)">
<destination structID="LinkTarget_16615"/>
</bookmark>
<bookmark title="2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)">
<destination structID="LinkTarget_16612"/>
</bookmark>
<bookmark title="2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)">
<destination structID="LinkTarget_16609"/>
</bookmark>
<bookmark title="2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)">
<destination structID="LinkTarget_16606"/>
</bookmark>
<bookmark title="2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)">
<destination structID="LinkTarget_16603"/>
</bookmark>
<bookmark title="2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)">
<destination structID="LinkTarget_16600"/>
</bookmark>
<bookmark title="2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)">
<destination structID="LinkTarget_16597"/>
</bookmark>
<bookmark title="2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)">
<destination structID="LinkTarget_16594"/>
</bookmark>
<bookmark title="2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)">
<destination structID="LinkTarget_16591"/>
</bookmark>
<bookmark title="2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)">
<destination structID="LinkTarget_16588"/>
</bookmark>
<bookmark title="2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)">
<destination structID="LinkTarget_16585"/>
</bookmark>
<bookmark title="2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)">
<destination structID="LinkTarget_16582"/>
</bookmark>
<bookmark title="2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)">
<destination structID="LinkTarget_16579"/>
</bookmark>
<bookmark title="2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)">
<destination structID="LinkTarget_16576"/>
</bookmark>
<bookmark title="2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)">
<destination structID="LinkTarget_16573"/>
</bookmark>
<bookmark title="2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)">
<destination structID="LinkTarget_16570"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Annex A Error Management Discussion (Informative)">
<destination structID="LinkTarget_16526"/>
<bookmark title="A.1 Introduction">
<destination structID="LinkTarget_16538"/>
</bookmark>
<bookmark title="A.2 Limitations of Error Management Discussion">
<destination structID="LinkTarget_16537"/>
</bookmark>
<bookmark title="A.3 Hot-insertion/extraction Discussion">
<destination structID="LinkTarget_16536"/>
</bookmark>
<bookmark title="A.4 Port-write Discussion">
<destination structID="LinkTarget_16535"/>
</bookmark>
<bookmark title="A.5 Physical Layer Fatal Error Recovery Discussion">
<destination structID="LinkTarget_16534"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Part9">
<destination structID="LinkTarget_16174"/>
<bookmark title="RapidIO™ Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Flow Control Overview">
<destination structID="LinkTarget_16270"/>
<bookmark title="1.1 Congestion Management">
<destination structID="LinkTarget_16280"/>
<bookmark title="1.1.1 Introduction">
<destination structID="LinkTarget_16286"/>
</bookmark>
<bookmark title="1.1.2 Requirements">
<destination structID="LinkTarget_16285"/>
</bookmark>
<bookmark title="1.1.3 Problem Illustration">
<destination structID="LinkTarget_16284"/>
</bookmark>
</bookmark>
<bookmark title="1.2 Flow Arbitration">
<destination structID="LinkTarget_16275"/>
<bookmark title="1.2.1 Fixed / Static Resource Allocation">
<destination structID="LinkTarget_16279"/>
</bookmark>
<bookmark title="1.2.2 Dynamic Resource Allocation Protocol">
<destination structID="LinkTarget_16278"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 Logical Layer Flow Control Operation">
<destination structID="LinkTarget_16230"/>
<bookmark title="2.1 Fabric Link Congestion">
<destination structID="LinkTarget_16266"/>
</bookmark>
<bookmark title="2.2 Flow Arbitration">
<destination structID="LinkTarget_16261"/>
<bookmark title="2.2.1 Arbitration Protocol">
<destination structID="LinkTarget_16265"/>
</bookmark>
<bookmark title="2.2.2 Number Of Outstanding Requests">
<destination structID="LinkTarget_16264"/>
</bookmark>
</bookmark>
<bookmark title="2.3 Flow Control Operation">
<destination structID="LinkTarget_16260"/>
</bookmark>
<bookmark title="2.4 Physical Layer Requirements">
<destination structID="LinkTarget_16237"/>
<bookmark title="2.4.1 Fabric Topology">
<destination structID="LinkTarget_16259"/>
</bookmark>
<bookmark title="2.4.2 Flow Control Transaction Transmission">
<destination structID="LinkTarget_16252"/>
<bookmark title="2.4.2.1 Orphaned XOFF Mechanism">
<destination structID="LinkTarget_16258"/>
</bookmark>
<bookmark title="2.4.2.2 Controlled Flow List">
<destination structID="LinkTarget_16257"/>
</bookmark>
<bookmark title="2.4.2.3 XOFF/XON Counters">
<destination structID="LinkTarget_16256"/>
</bookmark>
</bookmark>
<bookmark title="2.4.3 Priority to Transaction Request Flow Mapping">
<destination structID="LinkTarget_16251"/>
</bookmark>
<bookmark title="2.4.4 Flow Control Transaction Ordering Rules">
<destination structID="LinkTarget_16250"/>
</bookmark>
<bookmark title="2.4.5 End Point Congestion Management Rules">
<destination structID="LinkTarget_16249"/>
</bookmark>
<bookmark title="2.4.6 Switch Congestion Management Rules">
<destination structID="LinkTarget_16248"/>
</bookmark>
<bookmark title="2.4.7 Endpoint Rules for the Arbitration Protocol">
<destination structID="LinkTarget_16247"/>
</bookmark>
<bookmark title="2.4.8 Abnormal De-allocation of Resources">
<destination structID="LinkTarget_16246"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 Packet Format Descriptions">
<destination structID="LinkTarget_16216"/>
<bookmark title="3.1 Introduction">
<destination structID="LinkTarget_16226"/>
</bookmark>
<bookmark title="3.2 Logical Layer Packet Format">
<destination structID="LinkTarget_16225"/>
</bookmark>
<bookmark title="3.3 Flow Arbitration Message Fields (FAM)">
<destination structID="LinkTarget_16224"/>
</bookmark>
<bookmark title="3.4 Transport and Physical Layer Packet Format">
<destination structID="LinkTarget_16223"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 4 Logical Layer Flow Control Extensions Register Bits">
<destination structID="LinkTarget_16200"/>
<bookmark title="4.1 Introduction">
<destination structID="LinkTarget_16212"/>
</bookmark>
<bookmark title="4.2 Processing Elements Features CAR (Offset 0x10 Word 0)">
<destination structID="LinkTarget_16209"/>
</bookmark>
<bookmark title="4.3 Port n Control CSR (Block Offsets 0x5C, 7C, ... , 23C)">
<destination structID="LinkTarget_16206"/>
</bookmark>
</bookmark>
<bookmark title="Annex A Flow Control Examples (Informative)">
<destination structID="LinkTarget_16188"/>
<bookmark title="A.1 Congestion Detection and Remediation">
<destination structID="LinkTarget_16196"/>
</bookmark>
<bookmark title="A.2 Orphaned XOFF Mechanism Description">
<destination structID="LinkTarget_16195"/>
</bookmark>
<bookmark title="A.3 Discussion on Flow Arbitration">
<destination structID="LinkTarget_16194"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Part10">
<destination structID="LinkTarget_15634"/>
<bookmark title="RapidIO™ Interconnect Specification Part 10: Data Streaming Logical Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Overview">
<destination structID="LinkTarget_15788"/>
<bookmark title="1.1 Introduction">
<destination structID="LinkTarget_15810"/>
</bookmark>
<bookmark title="1.2 Overview">
<destination structID="LinkTarget_15809"/>
</bookmark>
<bookmark title="1.3 Features of the Data Streaming Specification">
<destination structID="LinkTarget_15802"/>
<bookmark title="1.3.1 Functional Features">
<destination structID="LinkTarget_15808"/>
</bookmark>
<bookmark title="1.3.2 Physical Features">
<destination structID="LinkTarget_15807"/>
</bookmark>
<bookmark title="1.3.3 Performance Features">
<destination structID="LinkTarget_15806"/>
</bookmark>
</bookmark>
<bookmark title="1.4 Contents">
<destination structID="LinkTarget_15801"/>
</bookmark>
<bookmark title="1.5 Terminology">
<destination structID="LinkTarget_15800"/>
</bookmark>
<bookmark title="1.6 Conventions">
<destination structID="LinkTarget_15799"/>
</bookmark>
<bookmark title="1.7 Useful References">
<destination structID="LinkTarget_15798"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 Data Streaming Systems">
<destination structID="LinkTarget_15768"/>
<bookmark title="2.1 Introduction">
<destination structID="LinkTarget_15784"/>
</bookmark>
<bookmark title="2.2 System Example">
<destination structID="LinkTarget_15783"/>
</bookmark>
<bookmark title="2.3 Traffic Streams">
<destination structID="LinkTarget_15782"/>
</bookmark>
<bookmark title="2.4 Operation Ordering">
<destination structID="LinkTarget_15781"/>
</bookmark>
<bookmark title="2.5 Class of Service and Virtual Queues">
<destination structID="LinkTarget_15780"/>
</bookmark>
<bookmark title="2.6 End-to-end Traffic Management">
<destination structID="LinkTarget_15779"/>
</bookmark>
<bookmark title="2.7 Deadlock Considerations">
<destination structID="LinkTarget_15778"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 Operation Descriptions">
<destination structID="LinkTarget_15733"/>
<bookmark title="3.1 Introduction">
<destination structID="LinkTarget_15764"/>
</bookmark>
<bookmark title="3.2 Data Streaming Protocol">
<destination structID="LinkTarget_15753"/>
<bookmark title="3.2.1 Data Streaming Operation">
<destination structID="LinkTarget_15763"/>
</bookmark>
<bookmark title="3.2.2 Virtual Streams">
<destination structID="LinkTarget_15762"/>
</bookmark>
<bookmark title="3.2.3 PDU Sequences Within Streams">
<destination structID="LinkTarget_15761"/>
</bookmark>
<bookmark title="3.2.4 Segments within a PDU">
<destination structID="LinkTarget_15760"/>
</bookmark>
<bookmark title="3.2.5 Rules for Segmentation and Reassembly">
<destination structID="LinkTarget_15759"/>
</bookmark>
</bookmark>
<bookmark title="3.3 Class of Service and Traffic Streams">
<destination structID="LinkTarget_15751"/>
</bookmark>
<bookmark title="3.4 Traffic Management">
<destination structID="LinkTarget_15740"/>
<bookmark title="3.4.1 Traffic Management Operand">
<destination structID="LinkTarget_15750"/>
</bookmark>
<bookmark title="3.4.2 On/Off Traffic Management">
<destination structID="LinkTarget_15749"/>
</bookmark>
<bookmark title="3.4.3 Rate Base Traffic Management">
<destination structID="LinkTarget_15748"/>
</bookmark>
<bookmark title="3.4.4 Credit Based Traffic Management">
<destination structID="LinkTarget_15747"/>
</bookmark>
<bookmark title="3.4.5 Rules for Traffic Management">
<destination structID="LinkTarget_15746"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 4 Packet Format Descriptions">
<destination structID="LinkTarget_15713"/>
<bookmark title="4.1 Introduction">
<destination structID="LinkTarget_15729"/>
</bookmark>
<bookmark title="4.2 Type 9 Packet Format (Data-Streaming Class)">
<destination structID="LinkTarget_15728"/>
</bookmark>
<bookmark title="4.3 Type 9 Extended Packet Format">
<destination structID="LinkTarget_15719"/>
<bookmark title="4.3.1 TM Operand">
<destination structID="LinkTarget_15727"/>
</bookmark>
<bookmark title="4.3.2 Basic Traffic Management">
<destination structID="LinkTarget_15726"/>
</bookmark>
<bookmark title="4.3.3 Rate Based Traffic Management">
<destination structID="LinkTarget_15725"/>
</bookmark>
<bookmark title="4.3.4 Credit Based Traffic Management">
<destination structID="LinkTarget_15724"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 5 Data Streaming Registers">
<destination structID="LinkTarget_15679"/>
<bookmark title="5.1 Introduction">
<destination structID="LinkTarget_15709"/>
</bookmark>
<bookmark title="5.2 Register Summary">
<destination structID="LinkTarget_15708"/>
</bookmark>
<bookmark title="5.3 Reserved Register, Bit and Bit Field Value Behavior">
<destination structID="LinkTarget_15707"/>
</bookmark>
<bookmark title="5.4 Additions to Existing Registers">
<destination structID="LinkTarget_15706"/>
</bookmark>
<bookmark title="5.5 Capability Registers (CARs)">
<destination structID="LinkTarget_15693"/>
<bookmark title="5.5.1 Source Operations CAR (Configuration Space Offset 0x18)">
<destination structID="LinkTarget_15703"/>
</bookmark>
<bookmark title="5.5.2 Destination Operations CAR (Configuration Space Offset 0x1C)">
<destination structID="LinkTarget_15700"/>
</bookmark>
<bookmark title="5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)">
<destination structID="LinkTarget_15697"/>
</bookmark>
</bookmark>
<bookmark title="5.6 Command and Status Registers (CSRs)">
<destination structID="LinkTarget_15688"/>
<bookmark title="5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)">
<destination structID="LinkTarget_15690"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Annex A VSID Usage Examples">
<destination structID="LinkTarget_15649"/>
<bookmark title="A.1 Introduction">
<destination structID="LinkTarget_15675"/>
</bookmark>
<bookmark title="A.2 Background">
<destination structID="LinkTarget_15674"/>
</bookmark>
<bookmark title="A.3 Packet Classification">
<destination structID="LinkTarget_15665"/>
<bookmark title="A.3.1 Sub-port Addressing at the Destination">
<destination structID="LinkTarget_15669"/>
<bookmark title="A.3.1.1 DSLAM application">
<destination structID="LinkTarget_15673"/>
</bookmark>
<bookmark title="A.3.1.2 VOIP application">
<destination structID="LinkTarget_15672"/>
</bookmark>
</bookmark>
<bookmark title="A.3.2 Virtual Output Queueing - Fabric On-ramp">
<destination structID="LinkTarget_15668"/>
</bookmark>
</bookmark>
<bookmark title="A.4 System Requirements">
<destination structID="LinkTarget_15656"/>
<bookmark title="A.4.1 UTOPIA to RapidIO ATM bridge">
<destination structID="LinkTarget_15664"/>
</bookmark>
<bookmark title="A.4.2 Network processor">
<destination structID="LinkTarget_15663"/>
</bookmark>
<bookmark title="A.4.3 CSIX to RapidIO interface">
<destination structID="LinkTarget_15662"/>
</bookmark>
<bookmark title="A.4.4 10Gb Metropolitan Area Network interface">
<destination structID="LinkTarget_15661"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Part11">
<destination structID="LinkTarget_15263"/>
<bookmark title="RapidIO™ Interconnect Specification Part 11: Multicast Extensions Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Overview">
<destination structID="LinkTarget_15388"/>
<bookmark title="1.1 Introduction">
<destination structID="LinkTarget_15396"/>
</bookmark>
<bookmark title="1.2 Overview">
<destination structID="LinkTarget_15395"/>
</bookmark>
<bookmark title="1.3 Requirements">
<destination structID="LinkTarget_15394"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 Multicast Extensions Behavior">
<destination structID="LinkTarget_15374"/>
<bookmark title="2.1 Introduction">
<destination structID="LinkTarget_15384"/>
</bookmark>
<bookmark title="2.2 Packet Replication">
<destination structID="LinkTarget_15383"/>
</bookmark>
<bookmark title="2.3 Multicast Operation">
<destination structID="LinkTarget_15382"/>
</bookmark>
<bookmark title="2.4 Multicast Transaction Ordering Requirements">
<destination structID="LinkTarget_15381"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 Multicast Extensions Registers">
<destination structID="LinkTarget_15342"/>
<bookmark title="3.1 Introduction">
<destination structID="LinkTarget_15370"/>
</bookmark>
<bookmark title="3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)">
<destination structID="LinkTarget_15367"/>
</bookmark>
<bookmark title="3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)">
<destination structID="LinkTarget_15364"/>
</bookmark>
<bookmark title="3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)">
<destination structID="LinkTarget_15361"/>
</bookmark>
<bookmark title="3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)">
<destination structID="LinkTarget_15358"/>
</bookmark>
<bookmark title="3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)">
<destination structID="LinkTarget_15355"/>
</bookmark>
<bookmark title="3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)">
<destination structID="LinkTarget_15352"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 4 Configuration Examples">
<destination structID="LinkTarget_15302"/>
<bookmark title="4.1 Introduction">
<destination structID="LinkTarget_15338"/>
</bookmark>
<bookmark title="4.2 Configuring Multicast Masks">
<destination structID="LinkTarget_15329"/>
<bookmark title="4.2.1 Clearing Multicast Masks">
<destination structID="LinkTarget_15337"/>
</bookmark>
<bookmark title="4.2.2 Assigning Ports to Multicast Masks">
<destination structID="LinkTarget_15336"/>
</bookmark>
<bookmark title="4.2.3 Removing a Port from a Multicast Mask">
<destination structID="LinkTarget_15335"/>
</bookmark>
<bookmark title="4.2.4 Querying a Multicast Mask">
<destination structID="LinkTarget_15334"/>
</bookmark>
</bookmark>
<bookmark title="4.3 Simple Association">
<destination structID="LinkTarget_15322"/>
<bookmark title="4.3.1 Restrictions on Block Size">
<destination structID="LinkTarget_15328"/>
</bookmark>
<bookmark title="4.3.2 Restrictions on Block Associate">
<destination structID="LinkTarget_15327"/>
</bookmark>
<bookmark title="4.3.3 Restrictions on Associations">
<destination structID="LinkTarget_15326"/>
</bookmark>
</bookmark>
<bookmark title="4.4 Configuring Associations">
<destination structID="LinkTarget_15309"/>
<bookmark title="4.4.1 Basic Association">
<destination structID="LinkTarget_15321"/>
</bookmark>
<bookmark title="4.4.2 Using Per-Ingress Port Association">
<destination structID="LinkTarget_15320"/>
</bookmark>
<bookmark title="4.4.3 Using Block Association">
<destination structID="LinkTarget_15319"/>
</bookmark>
<bookmark title="4.4.4 Using Per-Ingress Port and Block Association">
<destination structID="LinkTarget_15318"/>
</bookmark>
<bookmark title="4.4.5 Removing a Destination ID to Multicast Mask Association">
<destination structID="LinkTarget_15317"/>
</bookmark>
<bookmark title="4.4.6 Querying an Association">
<destination structID="LinkTarget_15316"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Annex A End Point Considerations (Informative)">
<destination structID="LinkTarget_15290"/>
<bookmark title="A.1 Introduction">
<destination structID="LinkTarget_15298"/>
</bookmark>
<bookmark title="A.2 Multicast Destination ID">
<destination structID="LinkTarget_15297"/>
</bookmark>
<bookmark title="A.3 End Point Multicast Channels">
<destination structID="LinkTarget_15296"/>
</bookmark>
</bookmark>
<bookmark title="Annex B Multicast Applications (Informative)">
<destination structID="LinkTarget_15278"/>
<bookmark title="B.1 Introduction">
<destination structID="LinkTarget_15286"/>
</bookmark>
<bookmark title="B.2 Example 1 - Static Multicast Masks">
<destination structID="LinkTarget_15285"/>
</bookmark>
<bookmark title="B.3 Example 2 - Linking Multicast Masks to Destination IDs">
<destination structID="LinkTarget_15284"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Part12">
<destination structID="LinkTarget_15052"/>
<bookmark title="RapidIO™ Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Introduction">
<destination structID="LinkTarget_15103"/>
<bookmark title="1.1 Problem Illustration">
<destination structID="LinkTarget_15111"/>
</bookmark>
<bookmark title="1.2 Terminology">
<destination structID="LinkTarget_15110"/>
</bookmark>
<bookmark title="1.3 Conventions">
<destination structID="LinkTarget_15109"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 Overview">
<destination structID="LinkTarget_15087"/>
<bookmark title="2.1 Congestion Message">
<destination structID="LinkTarget_15099"/>
</bookmark>
<bookmark title="2.2 Traffic Staging">
<destination structID="LinkTarget_15098"/>
</bookmark>
<bookmark title="2.3 Adding Device Independence">
<destination structID="LinkTarget_15097"/>
</bookmark>
<bookmark title="2.4 Relationship With Virtual Channels">
<destination structID="LinkTarget_15096"/>
</bookmark>
<bookmark title="2.5 Additional Queueing Considerations">
<destination structID="LinkTarget_15095"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 Control Symbol Format">
<destination structID="LinkTarget_15077"/>
<bookmark title="3.1 Stype2 Control Symbol">
<destination structID="LinkTarget_15083"/>
</bookmark>
<bookmark title="3.2 VC_Status Symbol Linking">
<destination structID="LinkTarget_15082"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 4 Rules">
<destination structID="LinkTarget_15065"/>
<bookmark title="4.1 Implementation Rules">
<destination structID="LinkTarget_15073"/>
</bookmark>
<bookmark title="4.2 Rules for Generating Backpressure Control Symbols">
<destination structID="LinkTarget_15072"/>
</bookmark>
<bookmark title="4.3 Rules for Interpreting Backpressure Control Symbols">
<destination structID="LinkTarget_15071"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 5 Register Definitions">
<destination structID="LinkTarget_15209"/>
<bookmark title="5.1 VoQ Backpressure Extended Features Block">
<destination structID="LinkTarget_15212"/>
<bookmark title="5.1.1 Register Map">
<destination structID="LinkTarget_15214"/>
</bookmark>
<bookmark title="5.1.2 VoQ Backpressure Control Block Registers">
<destination structID="LinkTarget_15215"/>
<bookmark title="5.1.2.1 LP-Serial VC Register Block Header (Block Offset 0x0)">
<destination structID="LinkTarget_15217"/>
</bookmark>
<bookmark title="5.1.2.2 Port n VoQ Control Status Register (Block Offset - Variable, see Section 5.1.1)">
<destination structID="LinkTarget_15220"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Annex1">
<destination structID="LinkTarget_14574"/>
<bookmark title="RapidIO™ Interconnect Specification Annex 1: Software/System Bring Up Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Overview">
<destination structID="LinkTarget_14737"/>
<bookmark title="1.1 Introduction">
<destination structID="LinkTarget_14751"/>
</bookmark>
<bookmark title="1.2 Overview">
<destination structID="LinkTarget_14750"/>
</bookmark>
<bookmark title="1.3 Scope">
<destination structID="LinkTarget_14749"/>
</bookmark>
<bookmark title="1.4 System Enumeration API">
<destination structID="LinkTarget_14748"/>
</bookmark>
<bookmark title="1.5 Terminology">
<destination structID="LinkTarget_14747"/>
</bookmark>
<bookmark title="1.6 Software Conventions">
<destination structID="LinkTarget_14746"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 Requirements for System Bring Up">
<destination structID="LinkTarget_14721"/>
<bookmark title="2.1 Introduction">
<destination structID="LinkTarget_14733"/>
</bookmark>
<bookmark title="2.2 Boot Requirements">
<destination structID="LinkTarget_14732"/>
</bookmark>
<bookmark title="2.3 Enumeration Completion">
<destination structID="LinkTarget_14731"/>
</bookmark>
<bookmark title="2.4 Enumeration Time-Out">
<destination structID="LinkTarget_14730"/>
</bookmark>
<bookmark title="2.5 Function Return Codes">
<destination structID="LinkTarget_14729"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 Hardware Abstraction Layer">
<destination structID="LinkTarget_14701"/>
<bookmark title="3.1 Introduction">
<destination structID="LinkTarget_14717"/>
</bookmark>
<bookmark title="3.2 Device Addressing">
<destination structID="LinkTarget_14716"/>
</bookmark>
<bookmark title="3.3 HAL Functions">
<destination structID="LinkTarget_14707"/>
<bookmark title="3.3.1 Types and Definitions">
<destination structID="LinkTarget_14715"/>
</bookmark>
<bookmark title="3.3.2 rioGetNumLocalPorts">
<destination structID="LinkTarget_14714"/>
</bookmark>
<bookmark title="3.3.3 rioConfigurationRead">
<destination structID="LinkTarget_14713"/>
</bookmark>
<bookmark title="3.3.4 rioConfigurationWrite">
<destination structID="LinkTarget_14712"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 4 Standard Bring Up Functions">
<destination structID="LinkTarget_14659"/>
<bookmark title="4.1 Introduction">
<destination structID="LinkTarget_14697"/>
</bookmark>
<bookmark title="4.2 Data Structures">
<destination structID="LinkTarget_14696"/>
</bookmark>
<bookmark title="4.3 Bring Up Functions">
<destination structID="LinkTarget_14665"/>
<bookmark title="4.3.1 rioInitLib">
<destination structID="LinkTarget_14695"/>
</bookmark>
<bookmark title="4.3.2 rioGetFeatures">
<destination structID="LinkTarget_14694"/>
</bookmark>
<bookmark title="4.3.3 rioGetSwitchPortInfo">
<destination structID="LinkTarget_14693"/>
</bookmark>
<bookmark title="4.3.4 rioGetExtFeaturesPtr">
<destination structID="LinkTarget_14692"/>
</bookmark>
<bookmark title="4.3.5 rioGetNextExtFeaturesPtr">
<destination structID="LinkTarget_14691"/>
</bookmark>
<bookmark title="4.3.6 rioGetSourceOps">
<destination structID="LinkTarget_14690"/>
</bookmark>
<bookmark title="4.3.7 rioGetDestOps">
<destination structID="LinkTarget_14689"/>
</bookmark>
<bookmark title="4.3.8 rioGetAddressMode">
<destination structID="LinkTarget_14688"/>
</bookmark>
<bookmark title="4.3.9 rioGetBaseDeviceId">
<destination structID="LinkTarget_14687"/>
</bookmark>
<bookmark title="4.3.10 rioSetBaseDeviceId">
<destination structID="LinkTarget_14686"/>
</bookmark>
<bookmark title="4.3.11 rioAcquireDeviceLock">
<destination structID="LinkTarget_14685"/>
</bookmark>
<bookmark title="4.3.12 rioReleaseDeviceLock">
<destination structID="LinkTarget_14684"/>
</bookmark>
<bookmark title="4.3.13 rioGetComponentTag">
<destination structID="LinkTarget_14683"/>
</bookmark>
<bookmark title="4.3.14 rioSetComponentTag">
<destination structID="LinkTarget_14682"/>
</bookmark>
<bookmark title="4.3.15 rioGetPortErrStatus">
<destination structID="LinkTarget_14681"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 5 Routing-Table Manipulation Functions">
<destination structID="LinkTarget_14645"/>
<bookmark title="5.1 Introduction">
<destination structID="LinkTarget_14655"/>
</bookmark>
<bookmark title="5.2 Routing Table Functions">
<destination structID="LinkTarget_14650"/>
<bookmark title="5.2.1 rioRouteAddEntry">
<destination structID="LinkTarget_14654"/>
</bookmark>
<bookmark title="5.2.2 rioRouteGetEntry">
<destination structID="LinkTarget_14653"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 6 Device Access Routine Interface">
<destination structID="LinkTarget_14611"/>
<bookmark title="6.1 Introduction">
<destination structID="LinkTarget_14641"/>
</bookmark>
<bookmark title="6.2 DAR Packaging">
<destination structID="LinkTarget_14640"/>
</bookmark>
<bookmark title="6.3 Execution Environment">
<destination structID="LinkTarget_14639"/>
</bookmark>
<bookmark title="6.4 Type Definitions">
<destination structID="LinkTarget_14638"/>
</bookmark>
<bookmark title="6.5 DAR Functions">
<destination structID="LinkTarget_14619"/>
<bookmark title="6.5.1 rioDar_nameGetFunctionTable">
<destination structID="LinkTarget_14637"/>
</bookmark>
<bookmark title="6.5.2 rioDarInitialize">
<destination structID="LinkTarget_14636"/>
</bookmark>
<bookmark title="6.5.3 rioDarTerminate">
<destination structID="LinkTarget_14635"/>
</bookmark>
<bookmark title="6.5.4 rioDarTestMatch">
<destination structID="LinkTarget_14634"/>
</bookmark>
<bookmark title="6.5.5 rioDarRegister">
<destination structID="LinkTarget_14633"/>
</bookmark>
<bookmark title="6.5.6 rioDarGetMemorySize">
<destination structID="LinkTarget_14632"/>
</bookmark>
<bookmark title="6.5.7 rioDarGetSwitchInfo">
<destination structID="LinkTarget_14631"/>
</bookmark>
<bookmark title="6.5.8 rioDarSetPortRoute">
<destination structID="LinkTarget_14630"/>
</bookmark>
<bookmark title="6.5.9 rioDarGetPortRoute">
<destination structID="LinkTarget_14629"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Annex A System Bring Up Guidelines (Informative)">
<destination structID="LinkTarget_14593"/>
<bookmark title="A.1 Introduction">
<destination structID="LinkTarget_14607"/>
</bookmark>
<bookmark title="A.2 Overview of the System Bring Up Process">
<destination structID="LinkTarget_14606"/>
</bookmark>
<bookmark title="A.3 System Enumeration Algorithm">
<destination structID="LinkTarget_14601"/>
<bookmark title="A.3.1 Data Structures, Constants, and Global Variables">
<destination structID="LinkTarget_14605"/>
</bookmark>
<bookmark title="A.3.2 Pseudocode">
<destination structID="LinkTarget_14604"/>
</bookmark>
</bookmark>
<bookmark title="A.4 System Bring Up Example">
<destination structID="LinkTarget_14600"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Annex2">
<destination structID="LinkTarget_13717"/>
<bookmark title="RapidIO™ Interconnect Specification Annex 2: Session Management Protocol Specification">
<destination structID="None"/>
</bookmark>
<bookmark title="Chapter 1 Overview">
<destination structID="LinkTarget_13984"/>
<bookmark title="1.1 Introduction">
<destination structID="LinkTarget_14000"/>
</bookmark>
<bookmark title="1.2 Overview">
<destination structID="LinkTarget_13999"/>
</bookmark>
<bookmark title="1.3 Features of the Session Management Protocol">
<destination structID="LinkTarget_13998"/>
</bookmark>
<bookmark title="1.4 Contents">
<destination structID="LinkTarget_13997"/>
</bookmark>
<bookmark title="1.5 Terminology">
<destination structID="LinkTarget_13996"/>
</bookmark>
<bookmark title="1.6 Conventions">
<destination structID="LinkTarget_13995"/>
</bookmark>
<bookmark title="1.7 Useful References">
<destination structID="LinkTarget_13994"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 2 Managing Data Streams">
<destination structID="LinkTarget_13970"/>
<bookmark title="2.1 Introduction">
<destination structID="LinkTarget_13980"/>
</bookmark>
<bookmark title="2.2 System Example">
<destination structID="LinkTarget_13979"/>
</bookmark>
<bookmark title="2.3 Establishing Data Streams">
<destination structID="LinkTarget_13978"/>
</bookmark>
<bookmark title="2.4 Data Streaming System Configurations">
<destination structID="LinkTarget_13977"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 3 Session Management Operation">
<destination structID="LinkTarget_13853"/>
<bookmark title="3.1 Introduction">
<destination structID="LinkTarget_13966"/>
</bookmark>
<bookmark title="3.2 Initialization of Session Management Advertisement CSRs">
<destination structID="LinkTarget_13965"/>
</bookmark>
<bookmark title="3.3 Contacting a Participating End point">
<destination structID="LinkTarget_13964"/>
</bookmark>
<bookmark title="3.4 Establishing Conduits">
<destination structID="LinkTarget_13957"/>
<bookmark title="3.4.1 Master/Slave Configuration Conduit Establishment">
<destination structID="LinkTarget_13963"/>
</bookmark>
<bookmark title="3.4.2 Peers Configuration Conduit Establishment">
<destination structID="LinkTarget_13962"/>
</bookmark>
<bookmark title="3.4.3 Conduit Establishment Algorithm">
<destination structID="LinkTarget_13961"/>
</bookmark>
</bookmark>
<bookmark title="3.5 Management Messages">
<destination structID="LinkTarget_13899"/>
<bookmark title="3.5.1 Session Management Message Types">
<destination structID="LinkTarget_13938"/>
<bookmark title="3.5.1.1 REQUEST">
<destination structID="LinkTarget_13956"/>
</bookmark>
<bookmark title="3.5.1.2 ADVERTISE">
<destination structID="LinkTarget_13955"/>
</bookmark>
<bookmark title="3.5.1.3 OPEN">
<destination structID="LinkTarget_13954"/>
</bookmark>
<bookmark title="3.5.1.4 ACCEPT">
<destination structID="LinkTarget_13953"/>
</bookmark>
<bookmark title="3.5.1.5 REFUSE">
<destination structID="LinkTarget_13952"/>
</bookmark>
<bookmark title="3.5.1.6 FLOW-CONTROL">
<destination structID="LinkTarget_13951"/>
</bookmark>
<bookmark title="3.5.1.7 DATA">
<destination structID="LinkTarget_13950"/>
</bookmark>
<bookmark title="3.5.1.8 CLOSE">
<destination structID="LinkTarget_13949"/>
</bookmark>
<bookmark title="3.5.1.9 STATUS">
<destination structID="LinkTarget_13948"/>
</bookmark>
</bookmark>
<bookmark title="3.5.2 Message Header Fields">
<destination structID="LinkTarget_13927"/>
<bookmark title="3.5.2.1 Command Header Field: &lt;CMD&gt;&lt;VER&gt;">
<destination structID="LinkTarget_13937"/>
</bookmark>
<bookmark title="3.5.2.2 SourceID and DestID">
<destination structID="LinkTarget_13936"/>
</bookmark>
<bookmark title="3.5.2.3 Protocol Identifier: &lt;ProtoID&gt;">
<destination structID="LinkTarget_13935"/>
</bookmark>
<bookmark title="3.5.2.4 Class of Service: &lt;COS&gt;">
<destination structID="LinkTarget_13934"/>
</bookmark>
<bookmark title="3.5.2.5 Stream Identifier: &lt;StreamID&gt;">
<destination structID="LinkTarget_13933"/>
</bookmark>
</bookmark>
<bookmark title="3.5.3 Session Management Protocol Attributes">
<destination structID="LinkTarget_13904"/>
<bookmark title="3.5.3.1 VENDOR Attribute">
<destination structID="LinkTarget_13926"/>
</bookmark>
<bookmark title="3.5.3.2 DATA_OFFSET_VENDOR Attribute">
<destination structID="LinkTarget_13925"/>
</bookmark>
<bookmark title="3.5.3.3 DATA_OFFSET Attribute">
<destination structID="LinkTarget_13924"/>
</bookmark>
<bookmark title="3.5.3.4 REQUEST_RETRY_PERIOD Attribute">
<destination structID="LinkTarget_13923"/>
</bookmark>
<bookmark title="3.5.3.5 REQUEST_TIMEOUT_PERIOD Attribute">
<destination structID="LinkTarget_13922"/>
</bookmark>
<bookmark title="3.5.3.6 FLOW_CONTROL_XON_TIMEOUT_PERIOD Attribute">
<destination structID="LinkTarget_13921"/>
</bookmark>
<bookmark title="3.5.3.7 OPEN_MESSAGE_NUMBER Attribute">
<destination structID="LinkTarget_13920"/>
</bookmark>
<bookmark title="3.5.3.8 CONDUIT_STREAM Attribute">
<destination structID="LinkTarget_13919"/>
</bookmark>
<bookmark title="3.5.3.9 DATA_HEADER_FORMAT Attribute">
<destination structID="LinkTarget_13918"/>
</bookmark>
<bookmark title="3.5.3.10 CONVEYANCE Attribute">
<destination structID="LinkTarget_13917"/>
</bookmark>
<bookmark title="3.5.3.11 Other Attributes">
<destination structID="LinkTarget_13916"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="3.6 Message Sequence Examples">
<destination structID="LinkTarget_13888"/>
<bookmark title="3.6.1 Stream Initiation">
<destination structID="LinkTarget_13898"/>
</bookmark>
<bookmark title="3.6.2 Refusal to Initiate a Stream">
<destination structID="LinkTarget_13897"/>
</bookmark>
<bookmark title="3.6.3 Stream Shutdown">
<destination structID="LinkTarget_13896"/>
</bookmark>
<bookmark title="3.6.4 Uses of the STATUS command">
<destination structID="LinkTarget_13895"/>
</bookmark>
<bookmark title="3.6.5 Use of the FLOW_CONTROL Command">
<destination structID="LinkTarget_13894"/>
</bookmark>
</bookmark>
<bookmark title="3.7 Session Management Error Conditions and Recovery">
<destination structID="LinkTarget_13881"/>
<bookmark title="3.7.1 Message Loss">
<destination structID="LinkTarget_13887"/>
</bookmark>
<bookmark title="3.7.2 Session Management Protocol Congestion Management">
<destination structID="LinkTarget_13886"/>
</bookmark>
<bookmark title="3.7.3 Session Management Protocol Non-Compliance">
<destination structID="LinkTarget_13885"/>
</bookmark>
</bookmark>
<bookmark title="3.8 Rules for Session Management">
<destination structID="LinkTarget_13870"/>
<bookmark title="3.8.1 Optional Features">
<destination structID="LinkTarget_13880"/>
</bookmark>
<bookmark title="3.8.2 Attribute Related Rules">
<destination structID="LinkTarget_13879"/>
</bookmark>
<bookmark title="3.8.3 Rules Related to Virtual Stream Status">
<destination structID="LinkTarget_13878"/>
</bookmark>
<bookmark title="3.8.4 Rules Related to Vendor-Specific Commands">
<destination structID="LinkTarget_13877"/>
</bookmark>
<bookmark title="3.8.5 Rules Related to Reserved Fields">
<destination structID="LinkTarget_13876"/>
</bookmark>
</bookmark>
<bookmark title="3.9 Notes on Optional Features and Inter-Operability">
<destination structID="LinkTarget_13865"/>
<bookmark title="3.9.1 Optional Attributes">
<destination structID="LinkTarget_13869"/>
</bookmark>
<bookmark title="3.9.2 REQUEST and ADVERTISE">
<destination structID="LinkTarget_13868"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 4 Message Format Descriptions">
<destination structID="LinkTarget_13813"/>
<bookmark title="4.1 Introduction">
<destination structID="LinkTarget_13849"/>
</bookmark>
<bookmark title="4.2 Control Message Formats">
<destination structID="LinkTarget_13830"/>
<bookmark title="4.2.1 REQUEST">
<destination structID="LinkTarget_13848"/>
</bookmark>
<bookmark title="4.2.2 ADVERTISE">
<destination structID="LinkTarget_13847"/>
</bookmark>
<bookmark title="4.2.3 OPEN">
<destination structID="LinkTarget_13846"/>
</bookmark>
<bookmark title="4.2.4 ACCEPT">
<destination structID="LinkTarget_13845"/>
</bookmark>
<bookmark title="4.2.5 REFUSE">
<destination structID="LinkTarget_13844"/>
</bookmark>
<bookmark title="4.2.6 FLOW_CONTROL">
<destination structID="LinkTarget_13843"/>
</bookmark>
<bookmark title="4.2.7 CLOSE">
<destination structID="LinkTarget_13842"/>
</bookmark>
<bookmark title="4.2.8 STATUS">
<destination structID="LinkTarget_13841"/>
</bookmark>
<bookmark title="4.2.9 User Defined">
<destination structID="LinkTarget_13840"/>
</bookmark>
</bookmark>
<bookmark title="4.3 Data Formats">
<destination structID="LinkTarget_13819"/>
<bookmark title="4.3.1 DATA Message Format, MAILBOX">
<destination structID="LinkTarget_13829"/>
</bookmark>
<bookmark title="4.3.2 DATA1 Message Format, Large PDU">
<destination structID="LinkTarget_13828"/>
</bookmark>
<bookmark title="4.3.3 DATA2 Message Format">
<destination structID="LinkTarget_13827"/>
</bookmark>
<bookmark title="4.3.4 DATA3 Zero-length DATA header">
<destination structID="LinkTarget_13826"/>
</bookmark>
<bookmark title="4.3.5 Data Streaming">
<destination structID="LinkTarget_13825"/>
</bookmark>
</bookmark>
</bookmark>
<bookmark title="Chapter 5 Registers">
<destination structID="LinkTarget_13781"/>
<bookmark title="5.1 Introduction">
<destination structID="LinkTarget_13809"/>
</bookmark>
<bookmark title="5.2 Session Management Protocol Extended Features Register Block">
<destination structID="LinkTarget_13788"/>
<bookmark title="5.2.1 Session Management Protocol Register Block Header (Block Offset 0x0)">
<destination structID="LinkTarget_13806"/>
</bookmark>
<bookmark title="5.2.2 Session Management Protocol Register Write Enable CSR (Block Offset 0x4)">
<destination structID="LinkTarget_13803"/>
</bookmark>
<bookmark title="5.2.3 Session Management Advertisement CSR (Block Offset 0x8)">
<destination structID="LinkTarget_13800"/>
</bookmark>
<bookmark title="5.2.4 Session Management Attribute Range CSR (Block Offset 0xC)">
<destination structID="LinkTarget_13797"/>
</bookmark>
<bookmark title="5.2.5 Session Management Protocol Attributes 0-508 CSRs (Block Offset 0x10-0x7F8)">
<destination structID="LinkTarget_13794"/>
</bookmark>
</bookmark>
<bookmark title="5.3 Component Tag CSR Session Management Protocol Advertisement">
<destination structID="LinkTarget_13787"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 6 Vendor-Defined Protocols">
<destination structID="LinkTarget_13763"/>
<bookmark title="6.1 ProtoID">
<destination structID="LinkTarget_13777"/>
</bookmark>
<bookmark title="6.2 Attributes">
<destination structID="LinkTarget_13770"/>
<bookmark title="6.2.1 VENDOR attribute">
<destination structID="LinkTarget_13776"/>
</bookmark>
<bookmark title="6.2.2 PROTOCOL_NAME attribute">
<destination structID="LinkTarget_13775"/>
</bookmark>
<bookmark title="6.2.3 Other attributes">
<destination structID="LinkTarget_13774"/>
</bookmark>
</bookmark>
<bookmark title="6.3 Other Requirements for Vendor-Defined Protocols">
<destination structID="LinkTarget_13769"/>
</bookmark>
</bookmark>
<bookmark title="Chapter 7 Ethernet Encapsulation">
<destination structID="LinkTarget_13733"/>
<bookmark title="7.1 ProtoID">
<destination structID="LinkTarget_13759"/>
</bookmark>
<bookmark title="7.2 Attributes">
<destination structID="LinkTarget_13752"/>
<bookmark title="7.2.1 MTU Attribute">
<destination structID="LinkTarget_13758"/>
</bookmark>
<bookmark title="7.2.2 CONVEYANCE Attribute">
<destination structID="LinkTarget_13757"/>
</bookmark>
<bookmark title="7.2.3 MAC_ADDRESS Attribute">
<destination structID="LinkTarget_13756"/>
</bookmark>
</bookmark>
<bookmark title="7.3 Other Requirements of Ethernet Encapsulation">
<destination structID="LinkTarget_13739"/>
<bookmark title="7.3.1 Dropped Messages">
<destination structID="LinkTarget_13751"/>
</bookmark>
<bookmark title="7.3.2 Broadcast">
<destination structID="LinkTarget_13744"/>
<bookmark title="7.3.2.1 Broadcast With Multicast Extensions">
<destination structID="LinkTarget_13750"/>
</bookmark>
<bookmark title="7.3.2.2 Broadcast Without Multicast Extensions">
<destination structID="LinkTarget_13749"/>
</bookmark>
<bookmark title="7.3.2.3 Vendor defined Broadcast Server">
<destination structID="LinkTarget_13748"/>
</bookmark>
</bookmark>
<bookmark title="7.3.3 Ingress/Egress Nodes">
<destination structID="LinkTarget_13743"/>
</bookmark>
</bookmark>
</bookmark>
</bookmark>
</bookmark-tree>

<Document>
<Part id="LinkTarget_25645">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Overview</Link>

<_Heading2TOC>1.1
<Link>Introduction........................................................................................................... 11</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Overview............................................................................................................... 11</Link>
</_Heading2TOC>

<_Heading2TOC>1.3
<Link>Features of the Input/Output Specification........................................................... 12</Link>

<_Heading3TOC>1.3.1
<Link>Functional Features........................................................................................... 12</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.2
<Link>Physical Features.............................................................................................. 12</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.3
<Link>Performance Features....................................................................................... 12</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>1.4
<Link>Contents................................................................................................................ 13</Link>
</_Heading2TOC>

<_Heading2TOC>1.5
<Link>Terminology.......................................................................................................... 13</Link>
</_Heading2TOC>

<_Heading2TOC>1.6
<Link>Conventions.......................................................................................................... 13</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  System Models</Link>

<_Heading2TOC>2.1
<Link>Introduction........................................................................................................... 15</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>Processing Element Models.................................................................................. 15</Link>

<_Heading3TOC>2.2.1
<Link>Processor-Memory Processing Element Model................................................ 15</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.2
<Link>Integrated Processor-Memory Processing Element Model.............................. 16</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.3
<Link>Memory-Only Processing Element Model....................................................... 16</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.4
<Link>Processor-Only Processing Element................................................................. 17</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.5
<Link>I/O Processing Element.................................................................................... 17</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.6
<Link>Switch Processing Element............................................................................... 17</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>System Issues........................................................................................................ 18</Link>

<_Heading3TOC>2.3.1
<Link>Operation Ordering........................................................................................... 18</Link>
</_Heading3TOC>

<_Heading3TOC>2.3.2
<Link>Transaction Delivery......................................................................................... 20</Link>

<_Heading4TOC>2.3.2.1
<Link>Unordered Delivery System Issues............................................................... 20</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.2
<Link>Ordered Delivery System Issues................................................................... 21</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>2.3.3
<Link>Deadlock Considerations.................................................................................. 21</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  Operation Descriptions</Link>

<_Heading2TOC>3.1
<Link>Introduction........................................................................................................... 23</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>I/O Operations Cross Reference........................................................................... 24</Link>
</_Heading2TOC>

<_Heading2TOC>3.3
<Link>I/O Operations....................................................................................................... 24</Link>

<_Heading3TOC>3.3.1
<Link>Read Operations................................................................................................ 25</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.2
<Link>Write and Streaming-Write Operations............................................................ 25</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.3
<Link>Write-With-Response Operations..................................................................... 26</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.4
<Link>Atomic (Read-Modify-Write) Operations........................................................ 26</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.4
<Link>System Operations................................................................................................ 27</Link>

<_Heading3TOC>3.4.1
<Link>Maintenance Operations................................................................................... 27</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.5
<Link>Endian, Byte Ordering, and Alignment................................................................ 27</Link>

<Link></Link>
</_Heading2TOC>

<_Heading2TOC>4.1
<Link>Request Packet Formats........................................................................................ 31</Link>

<_Heading3TOC>4.1.1
<Link>Addressing and Alignment............................................................................... 32</Link>
</_Heading3TOC>

<_Heading3TOC>4.1.2
<Link>Field Definitions for All Request Packet Formats............................................ 32</Link>
</_Heading3TOC>

<_Heading3TOC>4.1.3
<Link>Type 0 Packet Format (Implementation-Defined)............................................ 35</Link>
</_Heading3TOC>

<_Heading3TOC>4.1.4
<Link>Type 1 Packet Format (Reserved).................................................................... 35</Link>
</_Heading3TOC>

<_Heading3TOC>4.1.5
<Link>Type 2 Packet Format (Request Class)............................................................. 35</Link>
</_Heading3TOC>

<_Heading3TOC>4.1.6
<Link>Type 3–4 Packet Formats (Reserved)............................................................... 36</Link>
</_Heading3TOC>

<_Heading3TOC>4.1.7
<Link>Type 5 Packet Format (Write Class)................................................................. 36</Link>
</_Heading3TOC>

<_Heading3TOC>4.1.8
<Link>Type 6 Packet Format (Streaming-Write Class)............................................... 37</Link>
</_Heading3TOC>

<_Heading3TOC>4.1.9
<Link>Type 7 Packet Format (Reserved).................................................................... 38</Link>
</_Heading3TOC>

<_Heading3TOC>4.1.10
<Link>Type 8 Packet Format (Maintenance Class)..................................................... 38</Link>
</_Heading3TOC>

<_Heading3TOC>4.1.11
<Link>Type 9–11 Packet Formats (Reserved)............................................................. 40</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.2
<Link>Response Packet Formats..................................................................................... 40</Link>

<_Heading3TOC>4.2.1
<Link>Field Definitions for All Response Packet Formats......................................... 40</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.2
<Link>Type 12 Packet Format (Reserved).................................................................. 41</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.3
<Link>Type 13 Packet Format (Response Class)........................................................ 41</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.4
<Link>Type 14 Packet Format (Reserved).................................................................. 42</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.5
<Link>Type 15 Packet Format (Implementation-Defined).......................................... 42</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC/>

<_ChpTitleTOC>
<Link>Chapter 5  Input/Output Registers</Link>

<_Heading2TOC>5.1
<Link>Register Summary................................................................................................. 43</Link>
</_Heading2TOC>

<_Heading2TOC>5.2
<Link>Reserved Register, Bit and Bit Field Value Behavior.......................................... 44</Link>
</_Heading2TOC>

<_Heading2TOC>5.3
<Link>Extended Features Data Structure......................................................................... 45</Link>
</_Heading2TOC>

<_Heading2TOC>5.4
<Link>Capability Registers (CARs)................................................................................ 47</Link>

<_Heading3TOC>5.4.1
<Link>Device Identity CAR
(Configuration Space Offset 0x0)..................................................................47</Link>
</_Heading3TOC>

<_Heading3TOC>5.4.2
<Link>Device Information CAR
(Configuration Space Offset 0x4)..................................................................48</Link>
</_Heading3TOC>

<_Heading3TOC>5.4.3
<Link>Assembly Identity CAR
(Configuration Space Offset 0x8)..................................................................49</Link>
</_Heading3TOC>

<_Heading3TOC>5.4.4
<Link>Assembly Information CAR
(Configuration Space Offset 0xC).................................................................50</Link>
</_Heading3TOC>

<_Heading3TOC>5.4.5
<Link>Processing Element Features CAR
(Configuration Space Offset 0x10)................................................................51</Link>
</_Heading3TOC>

<_Heading3TOC>5.4.6
<Link>Switch Port Information CAR
(Configuration Space Offset 0x14)................................................................52</Link>
</_Heading3TOC>

<_Heading3TOC>5.4.7
<Link>Source Operations CAR
(Configuration Space Offset 0x18)................................................................53</Link>
</_Heading3TOC>

<_Heading3TOC>5.4.8
<Link>Destination Operations CAR
(Configuration Space Offset 0x1C)...............................................................54</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.5
<Link>Command and Status Registers (CSRs)................................................................ 55</Link>

<_Heading3TOC>5.5.1
<Link>Processing Element Logical Layer Control CSR
</Link>
(Configuration Space Offset 0x4C)...............................................................55
<Link></Link>
</_Heading3TOC>

<_Heading3TOC>5.5.2
<Span/>
</_Heading3TOC>

<_Heading3TOC>5.5.3
<Link>Local Configuration Space Base Address 1 CSR
</Link>
(Configuration Space Offset 0x5C)...............................................................57</_Heading3TOC>

<_Para_Body/>
</_Heading2TOC>
</_ChpTitleTOC>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_FigTitleLOF>
<Link>2-1A Possible RapidIO-Based Computing System..............................................................15</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-2Processor-Memory Processing Element Example..........................................................16</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-3Integrated Processor-Memory Processing Element Example.........................................16</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-4Memory-Only Processing Element Example.................................................................17</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-5Processor-Only Processing Element Example................................................................17</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-6Switch Processing Element Example.............................................................................18</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-1Read Operation...............................................................................................................25</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-2Write and Streaming-Write Operations..........................................................................26</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-3Write-With-Response Operation....................................................................................26</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-4Atomic (Read-Modify-Write) Operation........................................................................27</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-5Maintenance Operation...................................................................................................27</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-6Byte Alignment Example................................................................................................28</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-7Half-Word Alignment Example......................................................................................28</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-8Word Alignment Example..............................................................................................28</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-9Data Alignment Example................................................................................................29</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-1Type 2 Packet Bit Stream Format...................................................................................36</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-2Type 5 Packet Bit Stream Format...................................................................................37</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-3Type 6 Packet Bit Stream Format...................................................................................38</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-4Type 8 Request Packet Bit Stream Format.....................................................................39</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-5Type 8 Response Packet Bit Stream Format..................................................................40</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-6Type 13 Packet Bit Stream Format.................................................................................41</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>5-1Example Extended Features Data Structure...................................................................46</Link>
</_FigTitleLOF>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>4-1Request Packet Type to Transaction Type Cross Reference..........................................31</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-2General Field Definitions for All Request Packets.........................................................33</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-3Read Size (rdsize) Definitions........................................................................................33</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-4Write Size (wrsize) Definitions......................................................................................34</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-5Transaction Fields and Encodings for Type 2 Packets...................................................36</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-6Transaction Fields and Encodings for Type 5 Packets...................................................37</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-7Specific Field Definitions and Encodings for Type 8 Packets.......................................39</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-8Response Packet Type to Transaction Type Cross Reference........................................40</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-9Field Definitions and Encodings for All Response Packets...........................................40</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-1I/O Register Map............................................................................................................43</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-2Configuration Space Reserved Access Behavior............................................................44</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-3Bit Settings for Device Identity CAR.............................................................................47</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-4Bit Settings for Device Information CAR......................................................................48</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-5Bit Settings for Assembly Identity CAR........................................................................49</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-6Bit Settings for Assembly Information CAR..................................................................50</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-7Bit Settings for Processing Element Features CAR........................................................51</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-8Bit Settings for Switch Port Information CAR...............................................................52</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-9Bit Settings for Source Operations CAR........................................................................53</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-10Bit Settings for Destination Operations CAR.................................................................54</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-11Bit Settings for Processing Element Logical Layer Control CSR..................................55</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-12Bit Settings for Local Configuration Space Base Address 0 CSR.................................56</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-13Bit Settings for Local Configuration Space Base Address 1 CSR.................................57</Link>
</_TBTitleLOT>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Overview
<_Heading2>1.1  Introduction</_Heading2>

<_Heading2>1.2  Overview</_Heading2>

<_Heading2>1.3  Features of the Input/Output Specification
<_Heading3>1.3.1  Functional Features</_Heading3>

<_Heading3>1.3.2  Physical Features</_Heading3>

<_Heading3>1.3.3  Performance Features</_Heading3>
</_Heading2>

<_Heading2>1.4  Contents</_Heading2>

<_Heading2>1.5  Terminology</_Heading2>

<_Heading2>1.6  Conventions</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  System Models
<_Heading2>2.1  Introduction</_Heading2>

<_Heading2>2.2  Processing Element Models
<_Heading3>2.2.1  Processor-Memory Processing Element Model</_Heading3>

<_Heading3>2.2.2  Integrated Processor-Memory Processing Element Model</_Heading3>

<_Heading3>2.2.3  Memory-Only Processing Element Model</_Heading3>

<_Heading3>2.2.4  Processor-Only Processing Element</_Heading3>

<_Heading3>2.2.5  I/O Processing Element</_Heading3>

<_Heading3>2.2.6  Switch Processing Element</_Heading3>
</_Heading2>

<_Heading2>2.3  System Issues
<_Heading3>2.3.1  Operation Ordering</_Heading3>

<_Heading3>2.3.2  Transaction Delivery
<_Heading4>2.3.2.1  Unordered Delivery System Issues</_Heading4>

<_Heading4>2.3.2.2  Ordered Delivery System Issues</_Heading4>
</_Heading3>

<_Heading3>2.3.3  Deadlock Considerations</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  Operation Descriptions
<_Heading2>3.1  Introduction</_Heading2>

<_Heading2>3.2  I/O Operations Cross Reference</_Heading2>

<_Heading2>3.3  I/O Operations
<_Heading3>3.3.1  Read Operations</_Heading3>

<_Heading3>3.3.2  Write and Streaming-Write Operations</_Heading3>

<_Heading3>3.3.3  Write-With-Response Operations </_Heading3>

<_Heading3>3.3.4  Atomic (Read-Modify-Write) Operations </_Heading3>
</_Heading2>

<_Heading2>3.4  System Operations
<_Heading3>3.4.1  Maintenance Operations </_Heading3>
</_Heading2>

<_Heading2>3.5  Endian, Byte Ordering, and Alignment</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 4  Packet Format Descriptions
<_Heading2>4.1  Request Packet Formats
<_Heading3>4.1.1  Addressing and Alignment</_Heading3>

<_Heading3>4.1.2  Field Definitions for All Request Packet Formats</_Heading3>

<_Heading3>4.1.3  Type 0 Packet Format (Implementation-Defined)</_Heading3>

<_Heading3>4.1.4  Type 1 Packet Format (Reserved)</_Heading3>

<_Heading3>4.1.5  Type 2 Packet Format (Request Class)</_Heading3>

<_Heading3>4.1.6  Type 3–4 Packet Formats (Reserved)</_Heading3>

<_Heading3>4.1.7  Type 5 Packet Format (Write Class)</_Heading3>

<_Heading3>4.1.8  Type 6 Packet Format (Streaming-Write Class)</_Heading3>

<_Heading3>4.1.9  Type 7 Packet Format (Reserved)</_Heading3>

<_Heading3>4.1.10  Type 8 Packet Format (Maintenance Class)</_Heading3>

<_Heading3>4.1.11  Type 9–11 Packet Formats (Reserved)</_Heading3>
</_Heading2>

<_Heading2>4.2  Response Packet Formats
<_Heading3>4.2.1  Field Definitions for All Response Packet Formats </_Heading3>

<_Heading3>4.2.2  Type 12 Packet Format (Reserved)</_Heading3>

<_Heading3>4.2.3  Type 13 Packet Format (Response Class)</_Heading3>

<_Heading3>4.2.4  Type 14 Packet Format (Reserved)</_Heading3>

<_Heading3>4.2.5  Type 15 Packet Format (Implementation-Defined)</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 5  Input/Output Registers
<_Heading2>5.1  Register Summary</_Heading2>

<_Heading2>5.2  Reserved Register, Bit and Bit Field Value Behavior</_Heading2>

<_Heading2>5.3  Extended Features Data Structure</_Heading2>

<_Heading2>5.4  Capability Registers (CARs)
<_Heading3>5.4.1  Device Identity CAR
(Configuration Space Offset 0x0)</_Heading3>

<_Heading3>5.4.2  Device Information CAR (Configuration Space Offset 0x4)</_Heading3>

<_Heading3>5.4.3  Assembly Identity CAR
(Configuration Space Offset 0x8)</_Heading3>

<_Heading3>5.4.4  Assembly Information CAR
(Configuration Space Offset 0xC)</_Heading3>

<_Heading3>5.4.5  Processing Element Features CAR
(Configuration Space Offset 0x10)</_Heading3>

<_Heading3>5.4.6  Switch Port Information CAR
(Configuration Space Offset 0x14)</_Heading3>

<_Heading3>5.4.7  Source Operations CAR
(Configuration Space Offset 0x18)</_Heading3>

<_Heading3>5.4.8  Destination Operations CAR
(Configuration Space Offset 0x1C)</_Heading3>
</_Heading2>

<_Heading2>5.5  Command and Status Registers (CSRs)
<_Heading3>5.5.1  Processing Element Logical Layer Control CSR
(Configuration Space Offset 0x4C)</_Heading3>

<_Heading3>5.5.2  Local Configuration Space Base Address 0 CSR
(Configuration Space Offset 0x58) </_Heading3>

<_Heading3>5.5.3  Local Configuration Space Base Address 1 CSR
(Configuration Space Offset 0x5C)</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document/>
</Book>
</Part>

<Part id="LinkTarget_25074">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Overview</Link>

<_Heading2TOC>1.1
<Link>Introduction............................................................................................................. 9</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Overview................................................................................................................. 9</Link>
</_Heading2TOC>

<_Heading2TOC>1.3
<Link>Features of the Message Passing Specification...................................................... 9</Link>

<_Heading3TOC>1.3.1
<Link>Functional Features............................................................................................. 9</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.2
<Link>Physical Features.............................................................................................. 10</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.3
<Link>Performance Features....................................................................................... 10</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>1.4
<Link>Contents................................................................................................................ 10</Link>
</_Heading2TOC>

<_Heading2TOC>1.5
<Link>Terminology.......................................................................................................... 11</Link>
</_Heading2TOC>

<_Heading2TOC>1.6
<Link>Conventions.......................................................................................................... 11</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  System Models</Link>

<_Heading2TOC>2.1
<Link>Introduction........................................................................................................... 13</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>Processing Element Models.................................................................................. 13</Link>

<_Heading3TOC>2.2.1
<Link>Processor-Memory Processing Element Model................................................ 13</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.2
<Link>Integrated Processor-Memory Processing Element Model.............................. 14</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.3
<Link>Memory-Only Processing Element Model....................................................... 14</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.4
<Link>Processor-Only Processing Element................................................................. 15</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.5
<Link>I/O Processing Element.................................................................................... 15</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.6
<Link>Switch Processing Element............................................................................... 15</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>Message Passing System Model........................................................................... 16</Link>

<_Heading3TOC>2.3.1
<Link>Data Message Operations................................................................................. 17</Link>
</_Heading3TOC>

<_Heading3TOC>2.3.2
<Link>Doorbell Message Operations........................................................................... 18</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>2.4
<Link>System Issues........................................................................................................ 18</Link>

<_Heading3TOC>2.4.1
<Link>Operation Ordering........................................................................................... 18</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.2
<Link>Transaction Delivery......................................................................................... 18</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.3
<Link>Deadlock Considerations.................................................................................. 19</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  Operation Descriptions</Link>

<_Heading2TOC>3.1
<Link>Introduction........................................................................................................... 21</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>Message Passing Operations Cross Reference..................................................... 22</Link>
</_Heading2TOC>

<_Heading2TOC>3.3
<Link>Message Passing Operations................................................................................. 22</Link>

<_Heading3TOC>3.3.1
<Link>Doorbell Operations.......................................................................................... 22</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.2
<Link>Data Message Operations................................................................................. 23</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.4
<Link>Endian, Byte Ordering, and Alignment................................................................ 24</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 4  Packet Format Descriptions</Link>

<_Heading2TOC>4.1
<Link>Introduction........................................................................................................... 27</Link>

<Link></Link>

<_Heading3TOC>4.2.1
<Link>Field Definitions for All Request Packet Formats............................................ 27</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.2
<Link>Type 0 Packet Format (Implementation-Defined)............................................ 28</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.3
<Link>Type 1–9 Packet Formats (Reserved)............................................................... 28</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.4
<Link>Type 10 Packet Formats (Doorbell Class)........................................................ 28</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.5
<Link>Type 11 Packet Format (Message Class).......................................................... 28</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.2</_Heading2TOC>

<_Heading2TOC>4.3
<Link>Response Packet Formats..................................................................................... 30</Link>

<_Heading3TOC>4.3.1
<Link>Field Definitions for All Response Packet Formats......................................... 30</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.2
<Link>Type 12 Packet Format (Reserved).................................................................. 31</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.3
<Link>Type 13 Packet Format (Response Class)........................................................ 31</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.4
<Link>Type 14 Packet Format (Reserved).................................................................. 32</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.5
<Link>Type 15 Packet Format (Implementation-Defined).......................................... 32</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 5  Message Passing Registers</Link>

<_Heading2TOC>5.1
<Link>Introduction........................................................................................................... 33</Link>
</_Heading2TOC>

<_Heading2TOC>5.2
<Link>Register Summary................................................................................................. 33</Link>
</_Heading2TOC>

<_Heading2TOC>5.3
<Link>Reserved Register, Bit and Bit Field Value Behavior.......................................... 34</Link>
</_Heading2TOC>

<_Heading2TOC>5.4
<Link>Capability Registers (CARs)................................................................................ 36</Link>

<_Heading3TOC>5.4.1
<Link>Source Operations CAR (Configuration Space Offset 0x18)........................... 36</Link>
</_Heading3TOC>

<_Heading3TOC>5.4.2
<Link>Destination Operations CAR (Configuration Space Offset 0x1C)................... 37</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.5
<Link>Command and Status Registers (CSRs)................................................................ 38</Link>
</_Heading2TOC>

<_Heading2_AppTOC>0.1
<Link>Introduction........................................................................................................... 39</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>0.2
<Link>Definitions and Goals........................................................................................... 39</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>0.3
<Link>Message Operations.............................................................................................. 40</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>0.4
<Link>Inbound Mailbox Structure................................................................................... 41</Link>

<_Heading3_AppTOC>0.4.1
<Link>Simple Inbox..................................................................................................... 42</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>0.4.2
<Link>Extended Inbox................................................................................................. 42</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>0.4.3
<Link>Received Messages........................................................................................... 43</Link>
</_Heading3_AppTOC>
</_Heading2_AppTOC>

<_Heading2_AppTOC>0.5
<Link>Outbound Message Queue Structure.................................................................... 44</Link>

<_Heading3_AppTOC>0.5.1
<Link>Simple Outbox.................................................................................................. 44</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>0.5.2
<Link>Extended Outbox.............................................................................................. 45</Link>
</_Heading3_AppTOC>
</_Heading2_AppTOC>
</_ChpTitleTOC>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_FigTitleLOF>
<Link>2-1A Possible RapidIO-Based Computing System..............................................................13</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-2Processor-Memory Processing Element Example..........................................................14</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-3Integrated Processor-Memory Processing Element Example.........................................14</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-4Memory-Only Processing Element Example.................................................................15</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-5Processor-Only Processing Element Example................................................................15</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-6Switch Processing Element Example.............................................................................16</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-1Doorbell Operation.........................................................................................................23</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-2Message Operation.........................................................................................................23</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-3Byte Alignment Example................................................................................................24</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-4Half-Word Alignment Example......................................................................................24</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-5Word Alignment Example..............................................................................................25</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-1Type 10 Packet Bit Stream Format.................................................................................28</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-2Type 11 Packet Bit Stream Format.................................................................................30</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-3target_info Field for Message Responses.......................................................................32</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-4Type 13 Packet Bit Stream Format.................................................................................32</Link>
</_FigTitleLOF>

<_FigTitle_AppLOF>
<Link>A-1Simple Inbound Mailbox Port Structure.........................................................................42</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-2Inbound Mailbox Structure.............................................................................................43</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-3Outbound Message Queue..............................................................................................44</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-4Extended Outbound Message Queue..............................................................................</Link>
45</_FigTitle_AppLOF>

<_Para_Body/>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>3-1Message Passing Operations Cross Reference...............................................................22</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-1Request Packet Type to Transaction Type Cross Reference..........................................27</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-2General Field Definitions for All Request Packets.........................................................28</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-3Specific Field Definitions for Type 10 Packets..............................................................28</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-4Specific Field Definitions and Encodings for Type 11 Packets.....................................29</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-5Response Packet Type to Transaction Type Cross Reference........................................30</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-6Field Definitions and Encodings for All Response Packets...........................................31</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-7Specific Field Definitions for Type 13 Packets..............................................................31</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-1Message Passing Register Map.......................................................................................33</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-2Configuration Space Reserved Access Behavior............................................................34</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-3Bit Settings for Source Operations CAR........................................................................36</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-4Bit Settings for Destination Operations CAR.................................................................37</Link>
</_TBTitleLOT>

<_Para_Body/>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Overview
<_Heading2>1.1  Introduction</_Heading2>

<_Heading2>1.2  Overview</_Heading2>

<_Heading2>1.3  Features of the Message Passing Specification
<_Heading3>1.3.1  Functional Features</_Heading3>

<_Heading3>1.3.2  Physical Features</_Heading3>

<_Heading3>1.3.3  Performance Features</_Heading3>
</_Heading2>

<_Heading2>1.4  Contents</_Heading2>

<_Heading2>1.5  Terminology</_Heading2>

<_Heading2>1.6  Conventions</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  System Models
<_Heading2>2.1  Introduction</_Heading2>

<_Heading2>2.2  Processing Element Models
<_Heading3>2.2.1  Processor-Memory Processing Element Model</_Heading3>

<_Heading3>2.2.2  Integrated Processor-Memory Processing Element Model</_Heading3>

<_Heading3>2.2.3  Memory-Only Processing Element Model</_Heading3>

<_Heading3>2.2.4  Processor-Only Processing Element</_Heading3>

<_Heading3>2.2.5  I/O Processing Element</_Heading3>

<_Heading3>2.2.6  Switch Processing Element</_Heading3>
</_Heading2>

<_Heading2>2.3  Message Passing System Model
<_Heading3>2.3.1  Data Message Operations</_Heading3>

<_Heading3>2.3.2  Doorbell Message Operations</_Heading3>
</_Heading2>

<_Heading2>2.4  System Issues
<_Heading3>2.4.1  Operation Ordering</_Heading3>

<_Heading3>2.4.2  Transaction Delivery</_Heading3>

<_Heading3>2.4.3  Deadlock Considerations</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  Operation Descriptions
<_Heading2>3.1  Introduction</_Heading2>

<_Heading2>3.2  Message Passing Operations Cross Reference</_Heading2>

<_Heading2>3.3  Message Passing Operations 
<_Heading3>3.3.1  Doorbell Operations</_Heading3>

<_Heading3>3.3.2  Data Message Operations</_Heading3>
</_Heading2>

<_Heading2>3.4  Endian, Byte Ordering, and Alignment</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 4  Packet Format Descriptions
<_Heading2>4.1  Introduction</_Heading2>

<_Heading2>4.2  Request Packet Formats
<_Heading3>4.2.1  Field Definitions for All Request Packet Formats</_Heading3>

<_Heading3>4.2.2  Type 0 Packet Format (Implementation-Defined) </_Heading3>

<_Heading3>4.2.3  Type 1–9 Packet Formats (Reserved)</_Heading3>

<_Heading3>4.2.4  Type 10 Packet Formats (Doorbell Class)</_Heading3>

<_Heading3>4.2.5  Type 11 Packet Format (Message Class)</_Heading3>
</_Heading2>

<_Heading2>4.3  Response Packet Formats
<_Heading3>4.3.1  Field Definitions for All Response Packet Formats</_Heading3>

<_Heading3>4.3.2  Type 12 Packet Format (Reserved)</_Heading3>

<_Heading3>4.3.3  Type 13 Packet Format (Response Class)</_Heading3>

<_Heading3>4.3.4  Type 14 Packet Format (Reserved)</_Heading3>

<_Heading3>4.3.5  Type 15 Packet Format (Implementation-Defined)</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 5  Message Passing Registers
<_Heading2>5.1  Introduction</_Heading2>

<_Heading2>5.2  Register Summary</_Heading2>

<_Heading2>5.3  Reserved Register, Bit and Bit Field Value Behavior</_Heading2>

<_Heading2>5.4  Capability Registers (CARs)
<_Heading3>5.4.1  Source Operations CAR
(Configuration Space Offset 0x18)</_Heading3>

<_Heading3>5.4.2  Destination Operations CAR
(Configuration Space Offset 0x1C)</_Heading3>
</_Heading2>

<_Heading2>5.5  Command and Status Registers (CSRs)</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_AppTitle>Annex A Message Passing Interface (Informative)
<_Heading2_App>A.1  Introduction</_Heading2_App>

<_Heading2_App>A.2  Definitions and Goals</_Heading2_App>

<_Heading2_App>A.3  Message Operations</_Heading2_App>

<_Heading2_App>A.4  Inbound Mailbox Structure
<_Heading3_App>A.4.1  Simple Inbox</_Heading3_App>

<_Heading3_App>A.4.2  Extended Inbox</_Heading3_App>

<_Heading3_App>A.4.3  Received Messages</_Heading3_App>
</_Heading2_App>

<_Heading2_App>A.5  Outbound Message Queue Structure
<_Heading3_App>A.5.1  Simple Outbox</_Heading3_App>

<_Heading3_App>A.5.2  Extended Outbox</_Heading3_App>
</_Heading2_App>
</_AppTitle>
</TextSection>
</Article_A>
</Document>

<Document/>
</Book>
</Part>

<Part id="LinkTarget_24785">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Overview</Link>

<_Heading2TOC>1.1
<Link>Introduction............................................................................................................. 9</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Overview................................................................................................................. 9</Link>
</_Heading2TOC>

<_Heading2TOC>1.3
<Link>Transport Layer Features........................................................................................ 9</Link>

<_Heading3TOC>1.3.1
<Link>Functional Features............................................................................................. 9</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.2
<Link>Physical Features.............................................................................................. 10</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.3
<Link>Performance Features....................................................................................... 10</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>1.4
<Link>Contents................................................................................................................ 10</Link>
</_Heading2TOC>

<_Heading2TOC>1.5
<Link>Terminology.......................................................................................................... 10</Link>
</_Heading2TOC>

<_Heading2TOC>1.6
<Link>Conventions.......................................................................................................... 10</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  Transport Format Description</Link>

<_Heading2TOC>2.1
<Link>Introduction........................................................................................................... 13</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>System Topology.................................................................................................. 13</Link>

<_Heading3TOC>2.2.1
<Link>Switch-Based Systems...................................................................................... 13</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.2
<Link>Ring-Based Systems......................................................................................... 14</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>System Packet Routing......................................................................................... 15</Link>
</_Heading2TOC>

<_Heading2TOC>2.4
<Link>Field Alignment and Definition............................................................................ 16</Link>
</_Heading2TOC>

<_Heading2TOC>2.5
<Link>Routing Maintenance Packets............................................................................... 16</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  Common Transport Registers</Link>

<_Heading2TOC>3.1
<Link>Introduction........................................................................................................... 19</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>Register Summary................................................................................................. 19</Link>
</_Heading2TOC>

<_Heading2TOC>3.3
<Link>Reserved Register, Bit and Bit Field Value Behavior.......................................... 20</Link>
</_Heading2TOC>

<_Heading2TOC>3.4
<Link>Capability Registers (CARs)................................................................................ 22</Link>

<_Heading3TOC>3.4.1
<Link>Processing Element Features CAR (Configuration Space Offset 0x10).......... 22</Link>
</_Heading3TOC>

<_Heading3TOC>3.4.2
<Link>Switch Route Table Destination ID Limit CAR
(Configuration Space Offset 0x34)................................................................23</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.5
<Link>Command and Status Registers (CSRs)................................................................ 24</Link>

<_Heading3TOC>3.5.1
<Link>Base Device ID CSR (Configuration Space Offset 0x60)................................ 24</Link>
</_Heading3TOC>

<_Heading3TOC>3.5.2
<Link>Host Base Device ID Lock CSR (Configuration Space Offset 0x68).............. 25</Link>
</_Heading3TOC>

<_Heading3TOC>3.5.3
<Link>Component Tag CSR (Configuration Space Offset 0x6C)............................... 26</Link>
</_Heading3TOC>

<_Heading3TOC>3.5.4
<Link>Standard Route Configuration Destination ID Select CSR
(Configuration Space Offset 0x70)................................................................27</Link>
</_Heading3TOC>

<_Heading3TOC>3.5.5
<Link>Standard Route Configuration Port Select CSR
(Configuration Space Offset 0x74)................................................................28</Link>
</_Heading3TOC>

<_Heading3TOC>3.5.6
<Link>Standard Route Default Port CSR (Configuration Space Offset 0x78)............ 29</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_FigTitleLOF>
<Link>2-1A Small Switch-Based System.......................................................................................14</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-2A Small Ring-Based System...........................................................................................15</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-3Destination-Source Transport Bit Stream.......................................................................16</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-4Maintenance Packet Transport Bit Stream.....................................................................17</Link>
</_FigTitleLOF>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>2-1tt Field Definition............................................................................................................16</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-1Common Transport Register Map..................................................................................19</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-2Configuration Space Reserved Access Behavior............................................................20</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-3Bit Settings for Processing Element Features CAR........................................................22</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-4Bit Settings for Switch Route Table Destination ID Limit CAR...................................23</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-5Bit Settings for Base Device ID CSR.............................................................................24</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-6Bit Settings for Host Base Device ID Lock CSR...........................................................25</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-7Bit Settings for Component ID CSR...............................................................................26</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-8Bit Settings for Standard Route Configuration Destination ID Select CSR...................27</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-9Bit Settings for Standard Route Configuration Port Select CSR....................................28</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-10Bit Settings for Standard Route Default Port CSR.........................................................29</Link>
</_TBTitleLOT>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Overview
<_Heading2>1.1  Introduction</_Heading2>

<_Heading2>1.2  Overview</_Heading2>

<_Heading2>1.3  Transport Layer Features
<_Heading3>1.3.1  Functional Features</_Heading3>

<_Heading3>1.3.2  Physical Features</_Heading3>

<_Heading3>1.3.3  Performance Features</_Heading3>
</_Heading2>

<_Heading2>1.4  Contents</_Heading2>

<_Heading2>1.5  Terminology</_Heading2>

<_Heading2>1.6  Conventions</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  Transport Format Description
<_Heading2>2.1  Introduction</_Heading2>

<_Heading2>2.2  System Topology
<_Heading3>2.2.1  Switch-Based Systems</_Heading3>

<_Heading3>2.2.2  Ring-Based Systems</_Heading3>
</_Heading2>

<_Heading2>2.3  System Packet Routing</_Heading2>

<_Heading2>2.4  Field Alignment and Definition</_Heading2>

<_Heading2>2.5  Routing Maintenance Packets</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  Common Transport Registers
<_Heading2>3.1  Introduction</_Heading2>

<_Heading2>3.2  Register Summary</_Heading2>

<_Heading2>3.3  Reserved Register, Bit and Bit Field Value Behavior</_Heading2>

<_Heading2>3.4  Capability Registers (CARs)
<_Heading3>3.4.1  Processing Element Features CAR
(Configuration Space Offset 0x10)</_Heading3>

<_Heading3>3.4.2  Switch Route Table Destination ID Limit CAR
(Configuration Space Offset 0x34)</_Heading3>
</_Heading2>

<_Heading2>3.5  Command and Status Registers (CSRs)
<_Heading3>3.5.1  Base Device ID CSR
(Configuration Space Offset 0x60)</_Heading3>

<_Heading3>3.5.2  Host Base Device ID Lock CSR
(Configuration Space Offset 0x68)</_Heading3>

<_Heading3>3.5.3  Component Tag CSR
(Configuration Space Offset 0x6C)</_Heading3>

<_Heading3>3.5.4  Standard Route Configuration Destination ID Select CSR
(Configuration Space Offset 0x70)</_Heading3>

<_Heading3>3.5.5  Standard Route Configuration Port Select CSR
(Configuration Space Offset 0x74)</_Heading3>

<_Heading3>3.5.6  Standard Route Default Port CSR
(Configuration Space Offset 0x78)</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document/>
</Book>
</Part>

<Part id="LinkTarget_23141">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Overview</Link>

<_Heading2TOC>1.1
<Link>Introduction........................................................................................................... 15</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Overview............................................................................................................... 15</Link>
</_Heading2TOC>

<_Heading2TOC>1.3
<Link>Features of the Input/Output Specification........................................................... 15</Link>

<_Heading3TOC>1.3.1
<Link>Functional features............................................................................................ 15</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.2
<Link>Physical Features.............................................................................................. 16</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.3
<Link>Performance Features....................................................................................... 16</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>1.4
<Link>Contents................................................................................................................ 16</Link>
</_Heading2TOC>

<_Heading2TOC>1.5
<Link>Terminology.......................................................................................................... 17</Link>
</_Heading2TOC>

<_Heading2TOC>1.6
<Link>Conventions.......................................................................................................... 17</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  Physical Layer Protocol</Link>

<_Heading2TOC>2.1
<Link>Introduction........................................................................................................... 19</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>Packet Exchange Protocol.................................................................................... 19</Link>

<_Heading3TOC>2.2.1
<Link>Packet and Control Alignment.......................................................................... 20</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.2
<Link>Acknowledge Identification.............................................................................. 21</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>Field Placement and Definition............................................................................ 21</Link>

<_Heading3TOC>2.3.1
<Link>Flow Control Fields Format.............................................................................. 21</Link>
</_Heading3TOC>

<_Heading3TOC>2.3.2
<Link>Packet Priority and Transaction Request Flows............................................... 23</Link>
</_Heading3TOC>

<_Heading3TOC>2.3.3
<Link>Transaction and Packet Delivery...................................................................... 24</Link>

<_Heading4TOC>2.3.3.1
<Link>Transaction and Packet Delivery Ordering Rules........................................ 25</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.3.2
<Link>Deadlock Avoidance..................................................................................... 26</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>2.3.4
<Link>Resource Allocation.......................................................................................... 28</Link>

<_Heading4TOC>2.3.4.1
<Link>Receiver-Controlled Flow Control............................................................... 28</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.4.2
<Link>Transmitter-Controlled Flow Control........................................................... 30</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.4.3
<Link>Receive Buffer Management........................................................................ 31</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.4.4
<Link>Effective Number of Free Receive Buffers.................................................. 32</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.4.5
<Link>Speculative Packet Transmission................................................................. 33</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>2.3.5
<Link>Flow Control Mode Negotiation....................................................................... 33</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>2.4
<Link>Error Detection and Recovery.............................................................................. 34</Link>

<_Heading3TOC>2.4.1
<Link>Control Symbol Protection............................................................................... 34</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.2
<Link>Packet Protection.............................................................................................. 35</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.3
<Link>Lost Packet Detection....................................................................................... 36</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.4
<Link>Implementation Note: Transactional Boundaries............................................. 37</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.5
<Link>Link Behavior Under Error............................................................................... 37</Link>

<_Heading4TOC>2.4.5.1
<Link>Recoverable Errors....................................................................................... 37</Link>

<_Heading5TOC>2.4.5.1.1
<Link>Packet Errors............................................................................................. 38</Link>
</_Heading5TOC>

<_Heading5TOC>2.4.5.1.2
<Link>Control Symbol Errors.............................................................................. 38</Link>
</_Heading5TOC>

<_Heading5TOC>2.4.5.1.3
<Link>Indeterminate errors.................................................................................. 39</Link>
</_Heading5TOC>

<_Heading5TOC>2.4.5.1.4
<Link>Timeout Error........................................................................................... 39</Link>

<Link></Link>
</_Heading5TOC>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>2.4.6</_Heading3TOC>

<_Heading3TOC>2.4.7
<Link>CRC Code......................................................................................................... 42</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>2.5
<Link>Maximum Packet Size.......................................................................................... 44</Link>
</_Heading2TOC>

<_Heading2TOC>2.6
<Link>Link Maintenance Protocol................................................................................... 44</Link>

<_Heading3TOC>2.6.1
<Link>Command Descriptions..................................................................................... 45</Link>

<_Heading4TOC>2.6.1.1
<Link>Reset and Safety Lockouts............................................................................ 45</Link>
</_Heading4TOC>

<_Heading4TOC>2.6.1.2
<Link>Input-status................................................................................................... 46</Link>
</_Heading4TOC>

<_Heading4TOC>2.6.1.3
<Link>Send-training................................................................................................. 46</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>2.6.2
<Link>Status Descriptions........................................................................................... 46</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  Packet and Control Symbol Transmission</Link>

<_Heading2TOC>3.1
<Link>Introduction........................................................................................................... 49</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>Packet Start and Control Symbol Delineation...................................................... 49</Link>
</_Heading2TOC>

<_Heading2TOC>3.3
<Link>Packet Termination............................................................................................... 51</Link>
</_Heading2TOC>

<_Heading2TOC>3.4
<Link>Packet Pacing........................................................................................................ 52</Link>
</_Heading2TOC>

<_Heading2TOC>3.5
<Link>Embedded Control Symbols................................................................................. 54</Link>
</_Heading2TOC>

<_Heading2TOC>3.6
<Link>Packet to Port Alignment...................................................................................... 54</Link>
</_Heading2TOC>

<_Heading2TOC>3.7
<Link>System Maintenance............................................................................................. 58</Link>

<_Heading3TOC>3.7.1
<Link>Port and Link Initialization............................................................................... 58</Link>

<_Heading4TOC>3.7.1.1
<Link>Sampling Window Alignment...................................................................... 58</Link>

<_Heading5TOC>3.7.1.1.1
<Link>Port Width Mode Selection...................................................................... 58</Link>
</_Heading5TOC>

<_Heading5TOC>3.7.1.1.2
<Link>Input Sampling Window Alignment......................................................... 59</Link>
</_Heading5TOC>

<_Heading5TOC>3.7.1.1.3
<Link>Training Pattern........................................................................................ 59</Link>
</_Heading5TOC>

<_Heading5TOC>3.7.1.1.4
<Link>Training Pattern Transmission.................................................................. 60</Link>
</_Heading5TOC>

<_Heading5TOC>3.7.1.1.5
<Link>Ports Not Requiring Port Initialization..................................................... 60</Link>
</_Heading5TOC>

<_Heading5TOC>3.7.1.1.6
<Link>Ports Requiring Port Initialization............................................................ 61</Link>
</_Heading5TOC>

<_Heading5TOC>3.7.1.1.7
<Link>Port Initialization Process......................................................................... 61</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>3.7.1.2
<Link>Link Initialization......................................................................................... 62</Link>
</_Heading4TOC>

<_Heading4TOC>3.7.1.3
<Link>Maintenance Training................................................................................... 62</Link>
</_Heading4TOC>

<_Heading4TOC>3.7.1.4
<Link>Unexpected Training Pattern Reception....................................................... 63</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>3.7.2
<Link>Multicast-Event................................................................................................. 63</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.8
<Link>Power Management.............................................................................................. 64</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 4  Control Symbol Formats</Link>

<_Heading2TOC>4.1
<Link>Introduction........................................................................................................... 65</Link>
</_Heading2TOC>

<_Heading2TOC>4.2
<Link>Acknowledgment Control Symbol Formats......................................................... 65</Link>

<_Heading3TOC>4.2.1
<Link>Packet-Accepted Control Symbol..................................................................... 66</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.2
<Link>Packet-Retry Control Symbol........................................................................... 66</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.3
<Link>Packet-Not-Accepted Control Symbol............................................................. 66</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.4
<Link>Canceling Packets............................................................................................. 67</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.3
<Link>Packet Control Symbol Formats........................................................................... 68</Link>
</_Heading2TOC>

<_Heading2TOC>4.4
<Link>Link Maintenance Control Symbol Formats........................................................ 69</Link>
</_Heading2TOC>

<_Heading2TOC>4.5
<Link>Reserved Symbol Formats.................................................................................... 72</Link>
</_Heading2TOC>

<_Heading2TOC>4.6
<Link>Implementation-defined Symbol Formats............................................................ 72</Link>

<Link></Link>
</_Heading2TOC>

<_Heading2TOC>4.7</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 5   8/16 LP-LVDS Registers</Link>

<_Heading2TOC>5.1
<Link>Introduction........................................................................................................... 75</Link>
</_Heading2TOC>

<_Heading2TOC>5.2
<Link>Register Map......................................................................................................... 75</Link>
</_Heading2TOC>

<_Heading2TOC>5.3
<Link>Reserved Register, Bit and Bit Field Value Behavior.......................................... 76</Link>
</_Heading2TOC>

<_Heading2TOC>5.4
<Link>Capability Registers (CARs)................................................................................ 78</Link>

<_Heading3TOC>5.4.1
<Link>Processing Element Features CAR (Configuration Space Offset 0x10).......... 78</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.5
<Link>Generic End Point Devices................................................................................... 79</Link>

<_Heading3TOC>5.5.1
<Link>Register Map..................................................................................................... 79</Link>
</_Heading3TOC>

<_Heading3TOC>5.5.2
<Link>Command and Status Registers (CSRs)........................................................... 80</Link>

<_Heading4TOC>5.5.2.1
<Link>8/16 LP-LVDS Register Block Header (Block Offset 0x0)......................... 80</Link>
</_Heading4TOC>

<_Heading4TOC>5.5.2.2
<Link>Port Link Timeout Control CSR (Block Offset 0x20).................................. 81</Link>
</_Heading4TOC>

<_Heading4TOC>5.5.2.3
<Link>Port Response Timeout Control CSR (Block Offset 0x24).......................... 82</Link>
</_Heading4TOC>

<_Heading4TOC>5.5.2.4
<Link>Port General Control CSR (Block Offset 0x3C).......................................... 83</Link>
</_Heading4TOC>

<_Heading4TOC>5.5.2.5
<Link>Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238).................. 84</Link>
</_Heading4TOC>

<_Heading4TOC>5.5.2.6
<Link>Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)............................... 85</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.6
<Link>Generic End Point Devices, software assisted error recovery option................... 87</Link>

<_Heading3TOC>5.6.1
<Link>Register Map..................................................................................................... 87</Link>
</_Heading3TOC>

<_Heading3TOC>5.6.2
<Link>Command and Status Registers (CSRs)........................................................... 89</Link>

<_Heading4TOC>5.6.2.1
<Link>8/16 LP-LVDS Register Block Header (Block Offset 0x0)......................... 89</Link>
</_Heading4TOC>

<_Heading4TOC>5.6.2.2
<Link>Port Link Timeout Control CSR (Block Offset 0x20).................................. 90</Link>
</_Heading4TOC>

<_Heading4TOC>5.6.2.3
<Link>Port Response Timeout Control CSR (Block Offset 0x24).......................... 91</Link>
</_Heading4TOC>

<_Heading4TOC>5.6.2.4
<Link>Port General Control CSR (Block Offset 0x3C).......................................... 92</Link>
</_Heading4TOC>

<_Heading4TOC>5.6.2.5
<Link>Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220). 93</Link>
</_Heading4TOC>

<_Heading4TOC>5.6.2.6
<Link>Port n Link Maintenance Response CSRs
(Block Offsets 0x44, 64, ..., 224)..............................................................94</Link>
</_Heading4TOC>

<_Heading4TOC>5.6.2.7
<Link>Port n Local ackID Status CSRs (Block Offsets 0x48, 68, ..., 228)............. 95</Link>
</_Heading4TOC>

<_Heading4TOC>5.6.2.8
<Link>Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238).................. 96</Link>
</_Heading4TOC>

<_Heading4TOC>5.6.2.9
<Link>Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)............................... 97</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.7
<Link>Generic End Point Free Devices........................................................................... 99</Link>

<_Heading3TOC>5.7.1
<Link>Register Map..................................................................................................... 99</Link>
</_Heading3TOC>

<_Heading3TOC>5.7.2
<Link>Command and Status Registers (CSRs)......................................................... 100</Link>

<_Heading4TOC>5.7.2.1
<Link>8/16 LP-LVDS Register Block Header (Block Offset 0x0)....................... 100</Link>
</_Heading4TOC>

<_Heading4TOC>5.7.2.2
<Link>Port Link Timeout Control CSR (Block Offset 0x20)................................ 101</Link>
</_Heading4TOC>

<_Heading4TOC>5.7.2.3
<Link>Port General Control CSR (Block Offset 0x3C)........................................ 102</Link>
</_Heading4TOC>

<_Heading4TOC>5.7.2.4
<Link>Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)................ 103</Link>
</_Heading4TOC>

<_Heading4TOC>5.7.2.5
<Link>Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)............................. 104</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.8
<Link>Generic End Point Free Devices, software assisted error recovery option......... 106</Link>

<_Heading3TOC>5.8.1
<Link>Register Map................................................................................................... 106</Link>
</_Heading3TOC>

<_Heading3TOC>5.8.2
<Link>Command and Status Registers (CSRs)......................................................... 108</Link>

<_Heading4TOC>5.8.2.1
<Link>8/16 LP-LVDS Register Block Header (Block Offset 0x0)....................... 108</Link>
</_Heading4TOC>

<_Heading4TOC>5.8.2.2
<Link>Port Link Timeout Control CSR (Block Offset 0x20)................................ 109</Link>
</_Heading4TOC>

<_Heading4TOC>5.8.2.3
<Link>Port General Control CSR (Block Offset 0x3C)........................................ 110</Link>

<Link></Link>
</_Heading4TOC>

<_Heading4TOC>5.8.2.4
<Span/>
</_Heading4TOC>

<_Heading4TOC>5.8.2.5
<Link>Port n Link Maintenance Response CSRs
(Block Offsets 0x44, 64, ..., 224)............................................................112</Link>
</_Heading4TOC>

<_Heading4TOC>5.8.2.6
<Link>Port n Local ackID Status CSRs (Block Offsets 0x48, 68, ..., 228)........... 113</Link>
</_Heading4TOC>

<_Heading4TOC>5.8.2.7
<Link>Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)................ 114</Link>
</_Heading4TOC>

<_Heading4TOC>5.8.2.8
<Link>Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)............................. 115</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 6  System Clocking Considerations</Link>

<_Heading2TOC>6.1
<Link>Introduction......................................................................................................... 117</Link>
</_Heading2TOC>

<_Heading2TOC>6.2
<Link>Example Clock Distribution............................................................................... 117</Link>
</_Heading2TOC>

<_Heading2TOC>6.3
<Link>Elasticity Mechanism.......................................................................................... 118</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 7  Board Routing Guidelines</Link>

<_Heading2TOC>7.1
<Link>Introduction......................................................................................................... 121</Link>
</_Heading2TOC>

<_Heading2TOC>7.2
<Link>Impedance........................................................................................................... 121</Link>
</_Heading2TOC>

<_Heading2TOC>7.3
<Link>Skew.................................................................................................................... 121</Link>
</_Heading2TOC>

<_Heading2TOC>7.4
<Link>PCB Stackup....................................................................................................... 122</Link>
</_Heading2TOC>

<_Heading2TOC>7.5
<Link>Termination......................................................................................................... 123</Link>
</_Heading2TOC>

<_Heading2TOC>7.6
<Link>Additional Considerations.................................................................................. 123</Link>

<_Heading3TOC>7.6.1
<Link>Single Board Environments............................................................................ 123</Link>
</_Heading3TOC>

<_Heading3TOC>7.6.2
<Link>Single Connector Environments..................................................................... 123</Link>
</_Heading3TOC>

<_Heading3TOC>7.6.3
<Link>Backplane Environments................................................................................ 124</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>7.7
<Link>Recommended pin escape ordering.................................................................... 124</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 8  Signal Descriptions</Link>

<_Heading2TOC>8.1
<Link>Introduction......................................................................................................... 127</Link>
</_Heading2TOC>

<_Heading2TOC>8.2
<Link>Signal Definitions............................................................................................... 127</Link>
</_Heading2TOC>

<_Heading2TOC>8.3
<Link>RapidIO Interface Diagrams............................................................................... 129</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 9  Electrical Specifications</Link>

<_Heading2TOC>9.1
<Link>Introduction......................................................................................................... 131</Link>
</_Heading2TOC>

<_Heading2TOC>9.2
<Link>Overview............................................................................................................. 131</Link>
</_Heading2TOC>

<_Heading2TOC>9.3
<Link>DC Specifications............................................................................................... 132</Link>
</_Heading2TOC>

<_Heading2TOC>9.4
<Link>AC Specifications............................................................................................... 134</Link>

<_Heading3TOC>9.4.1
<Link>Concepts and Definitions................................................................................ 134</Link>
</_Heading3TOC>

<_Heading3TOC>9.4.2
<Link>Driver Specifications...................................................................................... 137</Link>
</_Heading3TOC>

<_Heading3TOC>9.4.3
<Link>Receiver Specifications................................................................................... 143</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_AppTitleTOC>
<Link></Link>
Annex A   Interface Management (Informative)
<_Heading2_AppTOC>A.1</_Heading2_AppTOC>

<Link></Link>

<_Heading2_AppTOC>A.2
<Link>Link Initialization and Maintenance Mechanism............................................... 151</Link>

<_Heading3_AppTOC>A.2.1
<Link>Input port training state machine.................................................................... 151</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>A.2.2
<Link>Output port training state machine.................................................................. 154</Link>
</_Heading3_AppTOC>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.3
<Link>Packet Retry Mechanism.................................................................................... 157</Link>

<_Heading3_AppTOC>A.3.1
<Link>Input port retry recovery state machine.......................................................... 157</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>A.3.2
<Link>Output port retry recovery state machine....................................................... 158</Link>
</_Heading3_AppTOC>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.4
<Link>Error Recovery.................................................................................................... 161</Link>

<_Heading3_AppTOC>A.4.1
<Link>Input port error recovery state machine.......................................................... 161</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>A.4.2
<Link>Output port error recovery state machine....................................................... 162</Link>
</_Heading3_AppTOC>
</_Heading2_AppTOC>
</_AppTitleTOC>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_FigTitleLOF>
<Link>2-1Example Transaction with Acknowledge.......................................................................20</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-2Packet Physical Layer Fields Format..............................................................................22</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-3Control Symbol Physical Layer Fields Format...............................................................22</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-4Flow Control Fields Bit Stream......................................................................................23</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-5Receiver-Controlled Flow Control.................................................................................30</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-6Transmitter-Controlled Flow Control.............................................................................31</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-7Error Coverage of First 16 Bits of Packet Header..........................................................35</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-8Naturally Aligned Packet Bit Stream..............................................................................35</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-9Naturally Aligned Packet Bit Stream Example 1...........................................................41</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-10Naturally Aligned Packet Bit Stream Example 2...........................................................41</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-11Padded Aligned Packet Bit Stream Example 1...............................................................41</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-12Padded Aligned Packet Bit Stream Example 2...............................................................42</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-13CRC Generation Pipeline................................................................................................43</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-1Framing Signal Maximum Toggle Rate for 8-bit Port...................................................50</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-2Framing Signal Maximum Toggle Rate for 16-bit Port.................................................50</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-3Control Symbol Delineation Example for 8-bit Port......................................................50</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-4Control Symbol Delineation Example for 16-bit Port....................................................51</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-5Header Marked End of Packet (8-bit Port).....................................................................52</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-6End-Of-Packet Control Symbol Marked End of Packet (16-bit Port)............................52</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-7Pacing Idle Insertion in Packet (8-bit Port)....................................................................53</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-8Embedded Control Symbols for 8-bit Port.....................................................................54</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-9Embedded Control Symbols for 16-bit Port...................................................................54</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-10Request Packet Transmission Example 1.......................................................................55</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-11Request Packet Transmission Example 2.......................................................................55</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-12Request Packet Transmission Example 3.......................................................................56</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-13Request Packet Transmission Example 4.......................................................................56</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-14Response Packet Transmission Example 1.....................................................................57</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-15Response Packet Transmission Example 2.....................................................................57</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-1Type 0 Packet-Accepted Control Symbol Format..........................................................66</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-2Type 1 Packet-Retry Control Symbol Format................................................................66</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-3Type 2 Packet-Not-Accepted Control Symbol Format...................................................67</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-4Type 4 Packet Control Symbol Format..........................................................................68</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-5Type 5 Link-Request Control Symbol Format...............................................................70</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-6Type 6 Link-Response Control Symbol Format.............................................................70</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-7Control Symbol Transmission Example 1......................................................................72</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-8Control Symbol Transmission Example 2......................................................................73</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>6-1Clock Distribution in a Small System...........................................................................117</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>6-2Clock Distribution in a Larger System.........................................................................118</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>6-3Clock Distribution Through the Interconnect...............................................................118</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>7-1Routing for Equalized Skew for Several Placements...................................................122</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>7-2Potential PCB Stackups................................................................................................122</Link>

<Link></Link>
</_FigTitleLOF>

<_FigTitleLOF/>

<_FigTitleLOF>
<Link>7-4Recommended device pin escape, output port, top view of device..............................124</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>7-5Opposed orientation, same side of board......................................................................125</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>7-6Opposed orientation, opposite sides of board...............................................................125</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>7-7Recommended device pin escape, output port reversed, top view of device...............126</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>7-8Opposed orientation, output port reversed, opposite sides of board.............................126</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-1RapidIO 8-bit Device to 8-bit Device Interface Diagram.............................................129</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-2RapidIO 8-bit Device to 16-bit Device Interface Diagram...........................................129</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-3RapidIO 16-bit Device to 16-bit Device Interface Diagram.........................................130</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>9-1DC driver signal levels.................................................................................................133</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>9-2Differential Peak-Peak Voltage of Transmitter or Receiver.........................................134</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>9-3Example Compliance Mask..........................................................................................136</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>9-4RapidIO Transmit Mask...............................................................................................141</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>9-5Example Driver Output Eye Pattern.............................................................................142</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>9-6RapidIO Receive Mask.................................................................................................145</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>9-7Example Receiver Input Eye Pattern............................................................................147</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>9-8Data to Clock Skew......................................................................................................148</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>9-9Clock to Clock Skew....................................................................................................149</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>9-10Static Skew Diagram....................................................................................................150</Link>
</_FigTitleLOF>

<_FigTitle_AppLOF>
<Link>A-1Input port training state machine..................................................................................152</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-2Output port training state machine................................................................................154</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-3Input port retry recovery state machine........................................................................157</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-4Output port retry recovery state machine.....................................................................159</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-5Input port error recovery state machine........................................................................161</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-6Output port error recovery state machine.....................................................................</Link>
163</_FigTitle_AppLOF>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>2-1Fields that Control Packet Flow......................................................................................21</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-2buf_status Field Definition.............................................................................................22</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-3Transaction Request Flow to Priority Mapping .............................................................23</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-4Transaction Request Flow to Priority and Critical Request Flow Mapping...................24</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-5Parallel CRC Intermediate Value Equations..................................................................42</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-6Maximum Packet Size....................................................................................................44</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-7Secondary Link Maintenance Command Summary.......................................................45</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-8Link Status Indicators.....................................................................................................46</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-1Field Definitions for Acknowledgment Control Symbols..............................................65</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-2cause Field Definition.....................................................................................................67</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-3sub_type and contents Field Definitions.........................................................................68</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-4Throttle Control Symbol contents Field Definition........................................................69</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-5cmd Field Definition.......................................................................................................70</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-6ackID_status Field Definition.........................................................................................71</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-7link_status Field Definition............................................................................................71</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-18/16 LP-LVDS Register Map.........................................................................................76</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-2Configuration Space Reserved Access Behavior............................................................76</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-3Bit Settings for Processing Element Features CAR........................................................78</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-48/16 LP-LVDS Register Map - Generic End Point Devices..........................................79</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-5Bit Settings for 8/16 LP-LVDS Register Block Header.................................................80</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-6Bit Settings for Port Link Timeout Control CSR...........................................................81</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-7Bit Settings for Port Response Timeout Control CSR....................................................82</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-8Bit Settings for Port General Control CSRs...................................................................83</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-9Bit Settings for Port n Error and Status CSRs................................................................84</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-10Bit Settings for Port n Control CSRs..............................................................................85</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-118/16 LP-LVDS Register Map - Generic End Point Devices (SW assisted)...................87</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-12Bit Settings for 8/16 LP-LVDS Register Block Header.................................................89</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-13Bit Settings for Port Link Timeout Control CSR...........................................................90</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-14Bit Settings for Port Response Timeout Control CSR....................................................91</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-15Bit Settings for Port General Control CSRs...................................................................92</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-16Bit Settings for Port n Link Maintenance Request CSRs...............................................93</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-17Bit Settings for Port n Link Maintenance Response CSRs.............................................94</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-18Bit Settings for Port n Local ackID Status CSRs............................................................95</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-19Bit Settings for Port n Error and Status CSRs................................................................96</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-20Bit Settings for Port n Control CSRs..............................................................................97</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-218/16 LP-LVDS Register Map - Generic End Point Free Devices..................................99</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-22Bit Settings for 8/16 LP-LVDS Register Block Header...............................................100</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-23Bit Settings for Port Link Timeout Control CSR.........................................................101</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-24Bit Settings for Port General Control CSRs.................................................................102</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-25Bit Settings for Port n Error and Status CSRs..............................................................103</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-26Bit Settings for Port n Control CSRs............................................................................104</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-278/16 LP-LVDS Register Map - Generic End Point-free Devices (SW assisted)..........106</Link>

<Link></Link>
</_TBTitleLOT>

<_TBTitleLOT/>

<_TBTitleLOT>
<Link>5-29Bit Settings for Port Link Timeout Control CSR.........................................................109</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-30Bit Settings for Port General Control CSRs.................................................................110</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-31Bit Settings for Port n Link Maintenance Request CSRs.............................................111</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-32Bit Settings for Port n Link Maintenance Response CSRs...........................................112</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-33Bit Settings for Port n Local ackID Status CSRs..........................................................113</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-34Bit Settings for Port n Error and Status CSRs..............................................................114</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-35Bit Settings for Port n Control CSRs............................................................................115</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>8-18/16 LP-LVDS Signal Descriptions.............................................................................127</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-1RapidIO 8/16 LP-LVDS Driver Specifications (DC)...................................................132</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-2RapidIO 8/16 LP-LVDS Receiver Specifications (DC)...............................................132</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-3Driver AC Timing Specifications - 500Mbps Data Rate/250MHz Clock Rate...........137</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-4Driver AC Timing Specifications - 750Mbps Data Rate/375MHz Clock Rate...........138</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-5Driver AC Timing Specifications - 1000Mbps Data Rate/500MHz Clock Rate.........138</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-6Driver AC Timing Specifications - 1500Mbps Data Rate/750MHz Clock Rate.........139</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-7Driver AC Timing Specifications - 2000Mbps Data Rate/1000MHz Clock Rate.......140</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-8Receiver AC Timing Specifications - 500Mbps Data Rate/250MHz Clock Rate........143</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-9Receiver AC Timing Specifications - 750Mbps Data Rate/375MHz Clock Rate........143</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-10Receiver AC Timing Specifications - 1000Mbps Data Rate/500MHz Clock Rate......144</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-11Receiver AC Timing Specifications - 1500Mbps Data Rate/750MHz Clock Rate......144</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-12Receiver AC Timing Specifications - 2000Mbps Data Rate/1000MHz Clock Rate....145</Link>
</_TBTitleLOT>

<_TBTitle_AppLOT>
<Link>A-1Input port training state machine transition table.........................................................152</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>A-2Output port training state machine transition table.......................................................155</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>A-3Input port retry recovery state machine transition table...............................................158</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>A-4Output port retry recovery state machine transition table.............................................159</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>A-5Input port error recovery state machine transition table...............................................162</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>A-6Output port error recovery state machine transition table............................................163</Link>
</_TBTitle_AppLOT>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Overview
<_Heading2>1.1  Introduction</_Heading2>

<_Heading2>1.2  Overview</_Heading2>

<_Heading2>1.3  Features of the Input/Output Specification
<_Heading3>1.3.1  Functional features</_Heading3>

<_Heading3>1.3.2  Physical Features</_Heading3>

<_Heading3>1.3.3  Performance Features</_Heading3>
</_Heading2>

<_Heading2>1.4  Contents</_Heading2>

<_Heading2>1.5  Terminology</_Heading2>

<_Heading2>1.6  Conventions</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  Physical Layer Protocol
<_Heading2>2.1  Introduction</_Heading2>

<_Heading2>2.2  Packet Exchange Protocol
<_Heading3>2.2.1  Packet and Control Alignment</_Heading3>

<_Heading3>2.2.2  Acknowledge Identification</_Heading3>
</_Heading2>

<_Heading2>2.3  Field Placement and Definition
<_Heading3>2.3.1  Flow Control Fields Format</_Heading3>

<_Heading3>2.3.2  Packet Priority and Transaction Request Flows</_Heading3>

<_Heading3>2.3.3  Transaction and Packet Delivery
<_Heading4>2.3.3.1  Transaction and Packet Delivery Ordering Rules</_Heading4>

<_Heading4>2.3.3.2  Deadlock Avoidance
<_Para_body_rule>1. A RapidIO fabric shall be dependency cycle free for all operations that do not require a response. (This rule is necessary as there are no mechanisms provided in the fabric to break dependency cycles for operations not requiring responses.)</_Para_body_rule>

<_Para_body_rule>2. A packet carrying a request transaction that requires a response shall not be issued at the highest priority. (This rule ensures that an end point processing element can issue a response packet at a priority higher then the priority of the associated request. This rule in combination with rule 3 are basis for the priority assignments in Table 1-3 and 
<Link>Table 2-4</Link>
.)</_Para_body_rule>

<_Para_body_rule>3. A packet carrying a response shall have a priority at least one priority level higher than the priority of the associated request. (This rule in combination with rule 2 are basis for the priority assignments in Table 1-3 and 
<Link>Table 2-4</Link>
.)</_Para_body_rule>

<_Para_body_rule>4. A switch processing element port shall accept an error-free packet of priority N if there is no packet of priority greater than or equal to N that was previously received by the port and is still waiting in the switch to be forwarded. (This rule has multiple implications which include but are not limited to the following. First, a switch processing element port must have at least as many maximum length packet input buffers as there are priority levels. Second, a minimum of one maximum length packet input buffer must be reserved for each priority level. A input buffer reserved for priority N might be restricted to only priority N packets or might be allowed to hold packets of priority greater than or equal to N, either approach complies with the rule.)</_Para_body_rule>

<_Para_body_rule>5. A switch processing element port that transmits a priority N packet that is forced to retry by the connected device shall select a packet of priority greater than N, if one is available, for transmission. (This guarantees that packets of a given priority will not block higher priority packets.)</_Para_body_rule>

<_Para_body_rule>6. An end point processing element port shall accept an error-free packet of priority N if the port has enough space for the packet in the input buffer space of the port allocated for packets of priority N. (Lack of input buffer space is the only reason an end point may retry a packet.)</_Para_body_rule>

<_Para_body_rule>7. The decision of an end point processing element to accept or retry an error-free packet of priority N shall not be dependent on the ability of the end point to issue request packets of priority less than or equal to N from any of its ports. (This rule works in conjunction with rule 6. It prohibits a device’s inability to issue packets of priority less than or equal to N, due to congestion in the connected device, from resulting in a lack of buffers to receive inbound packets of priority greater than or equal to N which in turn would result in packets of priority greater than or equal to N being forced to retry. The implications and some ways of complying with this rule are presented in the following paragraphs.)</_Para_body_rule>
</_Heading4>
</_Heading3>

<_Heading3>2.3.4  Resource Allocation
<_Heading4>2.3.4.1  Receiver-Controlled Flow Control</_Heading4>

<_Heading4>2.3.4.2  Transmitter-Controlled Flow Control</_Heading4>

<_Heading4>2.3.4.3  Receive Buffer Management
<_Para_Body_Indent>If free_buffer_count &gt;= WM0, all priority packets may be transmitted.</_Para_Body_Indent>

<_Para_Body_Indent>If WM0 &gt; free_buffer_count &gt;= WM1, only priority 1, 2, and 3 packets may be transmitted.</_Para_Body_Indent>

<_Para_Body_Indent>If WM1 &gt; free_buffer_count &gt;= WM2, only priority 2 and 3 packets may be transmitted.</_Para_Body_Indent>

<_Para_Body_Indent>If WM2 &gt; free_buffer_count, only priority 3 packets may be transmitted.</_Para_Body_Indent>

<_Para_Body_Indent>WM0 = 4</_Para_Body_Indent>

<_Para_Body_Indent>WM1 = 3</_Para_Body_Indent>

<_Para_Body_Indent>WM2 = 2</_Para_Body_Indent>
</_Heading4>

<_Heading4>2.3.4.4  Effective Number of Free Receive Buffers
<_Para_Body_Indent>The port shall maintain a count of the packets that it has transmitted but that have not been acknowledged by its link partner. This count is named the outstanding_packet_count.</_Para_Body_Indent>

<_Para_Body_Indent>After link initialization and before the start of packet transmission,</_Para_Body_Indent>

<_logic_indent2>If (received_buf_status &lt; 15) {</_logic_indent2>

<_logic_indent2>flow_control_mode = transmitter;</_logic_indent2>

<_logic_indent2>free_buffer_count = received_buf_status;</_logic_indent2>

<_logic_indent2>outstanding_packet_count = 0;</_logic_indent2>

<_logic_indent2>}</_logic_indent2>

<_logic_indent2>else</_logic_indent2>

<_logic_indent2>flow_control_mode = receiver;</_logic_indent2>

<_Para_Body_Indent>When a packet is transmitted by the port,</_Para_Body_Indent>

<_logic_indent2>outstanding_packet_count =</_logic_indent2>

<_logic_indent2>outstanding_packet_count + 1;</_logic_indent2>

<_Para_Body_Indent>When a control symbol containing a buf_status field is received by the port,</_Para_Body_Indent>

<_logic_indent2>free_buffer_count = received_buf_status -</_logic_indent2>

<_logic_indent2>outstanding_packet_count;</_logic_indent2>

<_Para_Body_Indent>When a packet-accepted control symbol is received by the port indicating that a packet has been accepted by the link partner,</_Para_Body_Indent>

<_logic_indent2>Outstanding_packet_count = </_logic_indent2>

<_logic_indent2>Outstanding_packet_count - 1;</_logic_indent2>

<_logic_indent2>free_buffer_count = received_buf_status -</_logic_indent2>

<_logic_indent2>outstanding_packet_count;</_logic_indent2>

<_Para_Body_Indent>When a packet-retry control symbol is received by the port indicating that a packet has been forced by the link partner to retry,</_Para_Body_Indent>

<_logic_indent2>Outstanding_packet_count = 0;</_logic_indent2>

<_logic_indent2>free_buffer_count = received_buf_status;</_logic_indent2>

<_Para_Body_Indent>When a packet-not-accepted control symbol is received by the port indicating that a packet has been rejected by the link partner because of one or more detected errors,</_Para_Body_Indent>

<_logic_indent2>Outstanding_packet_count = 0;</_logic_indent2>

<_logic_indent2>free_buffer_count = received_buf_status;</_logic_indent2>
</_Heading4>

<_Heading4>2.3.4.5  Speculative Packet Transmission</_Heading4>
</_Heading3>

<_Heading3>2.3.5  Flow Control Mode Negotiation
<_Para_Body_Indent>If the port and its link partner both support transmitter-controlled flow control, then both ports shall use transmitter-controlled flow control. Otherwise, both ports shall use receiver-controlled flow control.</_Para_Body_Indent>
</_Heading3>
</_Heading2>

<_Heading2>2.4  Error Detection and Recovery
<_Heading3>2.4.1  Control Symbol Protection</_Heading3>

<_Heading3>2.4.2  Packet Protection</_Heading3>

<_Heading3>2.4.3  Lost Packet Detection </_Heading3>

<_Heading3>2.4.4  Implementation Note: Transactional Boundaries</_Heading3>

<_Heading3>2.4.5  Link Behavior Under Error
<_Heading4>2.4.5.1  Recoverable Errors
<_Heading5>2.4.5.1.1  Packet Errors</_Heading5>

<_Heading5>2.4.5.1.2  Control Symbol Errors</_Heading5>

<_Heading5>2.4.5.1.3  Indeterminate errors</_Heading5>

<_Heading5>2.4.5.1.4  Timeout Error</_Heading5>
</_Heading4>
</_Heading3>

<_Heading3>2.4.6  CRC Operation</_Heading3>

<_Heading3>2.4.7  CRC Code</_Heading3>
</_Heading2>

<_Heading2>2.5  Maximum Packet Size</_Heading2>

<_Heading2>2.6  Link Maintenance Protocol
<_Heading3>2.6.1  Command Descriptions
<_Heading4>2.6.1.1  Reset and Safety Lockouts</_Heading4>

<_Heading4>2.6.1.2  Input-status</_Heading4>

<_Heading4>2.6.1.3  Send-training</_Heading4>
</_Heading3>

<_Heading3>2.6.2  Status Descriptions</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  Packet and Control Symbol Transmission
<_Heading2>3.1  Introduction</_Heading2>

<_Heading2>3.2  Packet Start and Control Symbol Delineation</_Heading2>

<_Heading2>3.3  Packet Termination</_Heading2>

<_Heading2>3.4  Packet Pacing</_Heading2>

<_Heading2>3.5  Embedded Control Symbols</_Heading2>

<_Heading2>3.6  Packet to Port Alignment</_Heading2>

<_Heading2>3.7  System Maintenance
<_Heading3>3.7.1  Port and Link Initialization
<_Heading4>3.7.1.1  Sampling Window Alignment
<_Heading5>3.7.1.1.1  Port Width Mode Selection</_Heading5>

<_Heading5>3.7.1.1.2  Input Sampling Window Alignment</_Heading5>

<_Heading5>3.7.1.1.3  Training Pattern</_Heading5>

<_Heading5>3.7.1.1.4  Training Pattern Transmission</_Heading5>

<_Heading5>3.7.1.1.5  Ports Not Requiring Port Initialization</_Heading5>

<_Heading5>3.7.1.1.6  Ports Requiring Port Initialization</_Heading5>

<_Heading5>3.7.1.1.7  Port Initialization Process</_Heading5>
</_Heading4>

<_Heading4>3.7.1.2  Link Initialization</_Heading4>

<_Heading4>3.7.1.3  Maintenance Training</_Heading4>

<_Heading4>3.7.1.4  Unexpected Training Pattern Reception</_Heading4>
</_Heading3>

<_Heading3>3.7.2  Multicast-Event</_Heading3>
</_Heading2>

<_Heading2>3.8  Power Management</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 4  Control Symbol Formats
<_Heading2>4.1  Introduction</_Heading2>

<_Heading2>4.2  Acknowledgment Control Symbol Formats
<_Heading3>4.2.1  Packet-Accepted Control Symbol</_Heading3>

<_Heading3>4.2.2  Packet-Retry Control Symbol</_Heading3>

<_Heading3>4.2.3  Packet-Not-Accepted Control Symbol</_Heading3>

<_Heading3>4.2.4  Canceling Packets</_Heading3>
</_Heading2>

<_Heading2>4.3  Packet Control Symbol Formats</_Heading2>

<_Heading2>4.4  Link Maintenance Control Symbol Formats</_Heading2>

<_Heading2>4.5  Reserved Symbol Formats</_Heading2>

<_Heading2>4.6  Implementation-defined Symbol Formats</_Heading2>

<_Heading2>4.7  Control Symbol to Port Alignment</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 5   8/16 LP-LVDS Registers 
<_Heading2>5.1  Introduction</_Heading2>

<_Heading2>5.2  Register Map</_Heading2>

<_Heading2>5.3  Reserved Register, Bit and Bit Field Value Behavior</_Heading2>

<_Heading2>5.4  Capability Registers (CARs)
<_Heading3>5.4.1  Processing Element Features CAR
(Configuration Space Offset 0x10)</_Heading3>
</_Heading2>

<_Heading2>5.5  Generic End Point Devices
<_Heading3>5.5.1  Register Map</_Heading3>

<_Heading3>5.5.2  Command and Status Registers (CSRs)
<_Heading4>5.5.2.1  8/16 LP-LVDS Register Block Header
(Block Offset 0x0)</_Heading4>

<_Heading4>5.5.2.2  Port Link Timeout Control CSR
(Block Offset 0x20)</_Heading4>

<_Heading4>5.5.2.3  Port Response Timeout Control CSR
(Block Offset 0x24)</_Heading4>

<_Heading4>5.5.2.4  Port General Control CSR
(Block Offset 0x3C)</_Heading4>

<_Heading4>5.5.2.5  Port n Error and Status CSRs
(Block Offsets 0x58, 78, ..., 238)</_Heading4>

<_Heading4>5.5.2.6  Port n Control CSR
(Block Offsets 0x5C, 7C, ..., 23C)</_Heading4>
</_Heading3>
</_Heading2>

<_Heading2>5.6  Generic End Point Devices, software assisted error recovery option
<_Heading3>5.6.1  Register Map</_Heading3>

<_Heading3>5.6.2  Command and Status Registers (CSRs)
<_Heading4>5.6.2.1  8/16 LP-LVDS Register Block Header
(Block Offset 0x0)</_Heading4>

<_Heading4>5.6.2.2  Port Link Timeout Control CSR
(Block Offset 0x20)</_Heading4>

<_Heading4>5.6.2.3  Port Response Timeout Control CSR
(Block Offset 0x24)</_Heading4>

<_Heading4>5.6.2.4  Port General Control CSR
(Block Offset 0x3C)</_Heading4>

<_Heading4>5.6.2.5  Port n Link Maintenance Request CSRs
(Block Offsets 0x40, 60, ..., 220)</_Heading4>

<_Heading4>5.6.2.6  Port n Link Maintenance Response CSRs
(Block Offsets 0x44, 64, ..., 224)</_Heading4>

<_Heading4>5.6.2.7  Port n Local ackID Status CSRs
(Block Offsets 0x48, 68, ..., 228)</_Heading4>

<_Heading4>5.6.2.8  Port n Error and Status CSRs
(Block Offsets 0x58, 78, ..., 238)</_Heading4>

<_Heading4>5.6.2.9  Port n Control CSR
(Block Offsets 0x5C, 7C, ..., 23C)</_Heading4>
</_Heading3>
</_Heading2>

<_Heading2>5.7  Generic End Point Free Devices
<_Heading3>5.7.1  Register Map</_Heading3>

<_Heading3>5.7.2  Command and Status Registers (CSRs)
<_Heading4>5.7.2.1  8/16 LP-LVDS Register Block Header
(Block Offset 0x0)</_Heading4>

<_Heading4>5.7.2.2  Port Link Timeout Control CSR
(Block Offset 0x20)</_Heading4>

<_Heading4>5.7.2.3  Port General Control CSR
(Block Offset 0x3C)</_Heading4>

<_Heading4>5.7.2.4  Port n Error and Status CSRs
(Block Offsets 0x58, 78, ..., 238)</_Heading4>

<_Heading4>5.7.2.5  Port n Control CSR
(Block Offsets 0x5C, 7C, ..., 23C)</_Heading4>
</_Heading3>
</_Heading2>

<_Heading2>5.8  Generic End Point Free Devices, software assisted error recovery option
<_Heading3>5.8.1  Register Map</_Heading3>

<_Heading3>5.8.2  Command and Status Registers (CSRs)
<_Heading4>5.8.2.1  8/16 LP-LVDS Register Block Header
(Block Offset 0x0)</_Heading4>

<_Heading4>5.8.2.2  Port Link Timeout Control CSR
(Block Offset 0x20)</_Heading4>

<_Heading4>5.8.2.3  Port General Control CSR
(Block Offset 0x3C)</_Heading4>

<_Heading4>5.8.2.4  Port n Link Maintenance Request CSRs
(Block Offsets 0x40, 60, ..., 220)</_Heading4>

<_Heading4>5.8.2.5  Port n Link Maintenance Response CSRs
(Block Offsets 0x44, 64, ..., 224)</_Heading4>

<_Heading4>5.8.2.6  Port n Local ackID Status CSRs
(Block Offsets 0x48, 68, ..., 228)</_Heading4>

<_Heading4>5.8.2.7  Port n Error and Status CSRs
(Block Offsets 0x58, 78, ..., 238)</_Heading4>

<_Heading4>5.8.2.8  Port n Control CSR
(Block Offsets 0x5C, 7C, ..., 23C)</_Heading4>
</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 6  System Clocking Considerations
<_Heading2>6.1  Introduction</_Heading2>

<_Heading2>6.2  Example Clock Distribution</_Heading2>

<_Heading2>6.3  Elasticity Mechanism</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 7  Board Routing Guidelines
<_Heading2>7.1  Introduction</_Heading2>

<_Heading2>7.2  Impedance</_Heading2>

<_Heading2>7.3  Skew</_Heading2>

<_Heading2>7.4  PCB Stackup</_Heading2>

<_Heading2>7.5  Termination</_Heading2>

<_Heading2>7.6  Additional Considerations
<_Heading3>7.6.1  Single Board Environments</_Heading3>

<_Heading3>7.6.2  Single Connector Environments</_Heading3>

<_Heading3>7.6.3  Backplane Environments</_Heading3>
</_Heading2>

<_Heading2>7.7  Recommended pin escape ordering</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 8  Signal Descriptions
<_Heading2>8.1  Introduction</_Heading2>

<_Heading2>8.2  Signal Definitions</_Heading2>

<_Heading2>8.3  RapidIO Interface Diagrams</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 9  Electrical Specifications
<_Heading2>9.1  Introduction</_Heading2>

<_Heading2>9.2  Overview</_Heading2>

<_Heading2>9.3  DC Specifications</_Heading2>

<_Heading2>9.4  AC Specifications 
<_Heading3>9.4.1  Concepts and Definitions</_Heading3>

<_Heading3>9.4.2  Driver Specifications</_Heading3>

<_Heading3>9.4.3  Receiver Specifications</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_AppTitle>Annex A Interface Management (Informative)
<_Heading2_App>A.1  Introduction</_Heading2_App>

<_Heading2_App>A.2  Link Initialization and Maintenance Mechanism
<_Heading3_App>A.2.1  Input port training state machine</_Heading3_App>

<_Heading3_App>A.2.2  Output port training state machine</_Heading3_App>
</_Heading2_App>

<_Heading2_App>A.3  Packet Retry Mechanism
<_Heading3_App>A.3.1  Input port retry recovery state machine</_Heading3_App>

<_Heading3_App>A.3.2  Output port retry recovery state machine</_Heading3_App>
</_Heading2_App>

<_Heading2_App>A.4  Error Recovery 
<_Heading3_App>A.4.1  Input port error recovery state machine</_Heading3_App>

<_Heading3_App>A.4.2  Output port error recovery state machine</_Heading3_App>
</_Heading2_App>
</_AppTitle>
</TextSection>
</Article_A>
</Document>

<Document/>
</Book>
</Part>

<Part id="LinkTarget_22044">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Overview</Link>

<_Heading2TOC>1.1
<Link>Introduction........................................................................................................... 11</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Overview............................................................................................................... 11</Link>

<_Heading3TOC>1.2.1
<Link>Memory System................................................................................................ 12</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>1.3
<Link>Features of the Globally Shared Memory Specification....................................... 13</Link>

<_Heading3TOC>1.3.1
<Link>Functional Features........................................................................................... 13</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.2
<Link>Physical Features.............................................................................................. 14</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.3
<Link>Performance Features....................................................................................... 14</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>1.4
<Link>Contents................................................................................................................ 14</Link>
</_Heading2TOC>

<_Heading2TOC>1.5
<Link>Terminology.......................................................................................................... 15</Link>
</_Heading2TOC>

<_Heading2TOC>1.6
<Link>Conventions.......................................................................................................... 15</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  System Models</Link>

<_Heading2TOC>2.1
<Link>Introduction........................................................................................................... 17</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>Processing Element Models.................................................................................. 17</Link>

<_Heading3TOC>2.2.1
<Link>Processor-Memory Processing Element Model................................................ 18</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.2
<Link>Integrated Processor-Memory Processing Element Model.............................. 19</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.3
<Link>Memory-Only Processing Element Model....................................................... 19</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.4
<Link>Processor-Only Processing Element................................................................. 20</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.5
<Link>I/O Processing Element.................................................................................... 20</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.6
<Link>Switch Processing Element............................................................................... 20</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>Programming Models........................................................................................... 21</Link>

<_Heading3TOC>2.3.1
<Link>Globally Shared Memory System Model......................................................... 21</Link>

<_Heading4TOC>2.3.1.1
<Link>Software-Managed Cache Coherence Programming Model........................ 23</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>2.4
<Link>System Issues........................................................................................................ 23</Link>

<_Heading3TOC>2.4.1
<Link>Operation Ordering........................................................................................... 23</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.2
<Link>Transaction Delivery......................................................................................... 23</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.3
<Link>Deadlock Considerations.................................................................................. 24</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  Operation Descriptions</Link>

<_Heading2TOC>3.1
<Link>Introduction........................................................................................................... 25</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>GSM Operations Cross Reference........................................................................ 26</Link>
</_Heading2TOC>

<_Heading2TOC>3.3
<Link>GSM Operations................................................................................................... 27</Link>

<_Heading3TOC>3.3.1
<Link>Read Operations................................................................................................ 28</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.2
<Link>Instruction Read Operations............................................................................. 29</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.3
<Link>Read-for-Ownership Operations....................................................................... 31</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.4
<Link>Data Cache Invalidate Operations.................................................................... 33</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.5
<Link>Castout Operations............................................................................................ 34</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.6
<Link>TLB Invalidate-Entry Operations..................................................................... 35</Link>

<Link></Link>
</_Heading3TOC>

<_Heading3TOC>3.3.7</_Heading3TOC>

<_Heading3TOC>3.3.8
<Link>Instruction Cache Invalidate Operations........................................................... 35</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.9
<Link>Data Cache Flush Operations........................................................................... 36</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.10
<Link>I/O Read Operations......................................................................................... 38</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.4
<Link>Endian, Byte Ordering, and Alignment................................................................ 40</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 4  Packet Format Descriptions</Link>

<_Heading2TOC>4.1
<Link>Introduction........................................................................................................... 43</Link>
</_Heading2TOC>

<_Heading2TOC>4.2
<Link>Request Packet Formats........................................................................................ 43</Link>

<_Heading3TOC>4.2.1
<Link>Addressing and Alignment............................................................................... 44</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.2
<Link>Data Payloads................................................................................................... 44</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.3
<Link>Field Definitions for All Request Packet Formats............................................ 47</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.4
<Link>Type 0 Packet Format (Implementation-Defined)............................................ 49</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.5
<Link>Type 1 Packet Format (Intervention-Request Class)........................................ 50</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.6
<Link>Type 2 Packet Format (Request Class)............................................................. 51</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.7
<Link>Type 3–4 Packet Formats (Reserved)............................................................... 52</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.8
<Link>Type 5 Packet Format (Write Class)................................................................. 52</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.9
<Link>Type 6–11 Packet Formats (Reserved)............................................................. 53</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.3
<Link>Response Packet Formats..................................................................................... 53</Link>

<_Heading3TOC>4.3.1
<Link>Field Definitions for All Response Packet Formats......................................... 53</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.2
<Link>Type 12 Packet Format (Reserved).................................................................. 54</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.3
<Link>Type 13 Packet Format (Response Class)........................................................ 54</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.4
<Link>Type 14 Packet Format (Reserved).................................................................. 54</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.5
<Link>Type 15 Packet Format (Implementation-Defined).......................................... 55</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 5  Globally Shared Memory Registers</Link>

<_Heading2TOC>5.1
<Link>Introduction........................................................................................................... 57</Link>
</_Heading2TOC>

<_Heading2TOC>5.2
<Link>Register Summary................................................................................................. 57</Link>
</_Heading2TOC>

<_Heading2TOC>5.3
<Link>Reserved Register, Bit and Bit Field Value Behavior.......................................... 58</Link>
</_Heading2TOC>

<_Heading2TOC>5.4
<Link>Capability Registers (CARs)................................................................................ 60</Link>

<_Heading3TOC>5.4.1
<Link>Source Operations CAR (Configuration Space Offset 0x18)........................... 60</Link>
</_Heading3TOC>

<_Heading3TOC>5.4.2
<Link>Destination Operations CAR (Configuration Space Offset 0x1C)................... 61</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.5
<Link>Command and Status Registers (CSRs)................................................................ 62</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 6  Communication Protocols</Link>

<_Heading2TOC>6.1
<Link>Introduction........................................................................................................... 63</Link>
</_Heading2TOC>

<_Heading2TOC>6.2
<Link>Definitions............................................................................................................ 63</Link>

<_Heading3TOC>6.2.1
<Link>General Definitions........................................................................................... 64</Link>
</_Heading3TOC>

<_Heading3TOC>6.2.2
<Link>Request and Response Definitions................................................................... 66</Link>

<_Heading4TOC>6.2.2.1
<Link>System Request............................................................................................. 66</Link>
</_Heading4TOC>

<_Heading4TOC>6.2.2.2
<Link>Local Request............................................................................................... 66</Link>
</_Heading4TOC>

<_Heading4TOC>6.2.2.3
<Link>System Response.......................................................................................... 67</Link>

<Link></Link>
</_Heading4TOC>

<_Heading4TOC>6.2.2.4</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.3
<Link>Operation to Protocol Cross Reference................................................................ 67</Link>
</_Heading2TOC>

<_Heading2TOC>6.4
<Link>Read Operations.................................................................................................... 68</Link>

<_Heading3TOC>6.4.1
<Link>Internal Request State Machine........................................................................ 68</Link>
</_Heading3TOC>

<_Heading3TOC>6.4.2
<Link>Response State Machine................................................................................... 68</Link>
</_Heading3TOC>

<_Heading3TOC>6.4.3
<Link>External Request State Machine....................................................................... 70</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.5
<Link>Instruction Read Operations................................................................................. 72</Link>

<_Heading3TOC>6.5.1
<Link>Internal Request State Machine........................................................................ 72</Link>
</_Heading3TOC>

<_Heading3TOC>6.5.2
<Link>Response State Machine................................................................................... 72</Link>
</_Heading3TOC>

<_Heading3TOC>6.5.3
<Link>External Request State Machine....................................................................... 73</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.6
<Link>Read for Ownership Operations........................................................................... 75</Link>

<_Heading3TOC>6.6.1
<Link>Internal Request State Machine........................................................................ 75</Link>
</_Heading3TOC>

<_Heading3TOC>6.6.2
<Link>Response State Machine................................................................................... 75</Link>
</_Heading3TOC>

<_Heading3TOC>6.6.3
<Link>External Request State Machine....................................................................... 78</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.7
<Link>Data Cache and Instruction Cache Invalidate Operations.................................... 79</Link>

<_Heading3TOC>6.7.1
<Link>Internal Request State Machine........................................................................ 79</Link>
</_Heading3TOC>

<_Heading3TOC>6.7.2
<Link>Response State Machine................................................................................... 79</Link>
</_Heading3TOC>

<_Heading3TOC>6.7.3
<Link>External Request State Machine....................................................................... 80</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.8
<Link>Castout Operations................................................................................................ 82</Link>

<_Heading3TOC>6.8.1
<Link>Internal Request State Machine........................................................................ 82</Link>
</_Heading3TOC>

<_Heading3TOC>6.8.2
<Link>Response State Machine................................................................................... 82</Link>
</_Heading3TOC>

<_Heading3TOC>6.8.3
<Link>External Request State Machine....................................................................... 82</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.9
<Link>TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations................ 83</Link>

<_Heading3TOC>6.9.1
<Link>Internal Request State Machine........................................................................ 83</Link>
</_Heading3TOC>

<_Heading3TOC>6.9.2
<Link>Response State Machine................................................................................... 83</Link>
</_Heading3TOC>

<_Heading3TOC>6.9.3
<Link>External Request State Machine....................................................................... 83</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.10
<Link>Data Cache Flush Operations............................................................................... 84</Link>

<_Heading3TOC>6.10.1
<Link>Internal Request State Machine........................................................................ 84</Link>
</_Heading3TOC>

<_Heading3TOC>6.10.2
<Link>Response State Machine................................................................................... 84</Link>
</_Heading3TOC>

<_Heading3TOC>6.10.3
<Link>External Request State Machine....................................................................... 86</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.11
<Link>I/O Read Operations............................................................................................. 88</Link>

<_Heading3TOC>6.11.1
<Link>Internal Request State Machine........................................................................ 88</Link>
</_Heading3TOC>

<_Heading3TOC>6.11.2
<Link>Response State Machine................................................................................... 88</Link>
</_Heading3TOC>

<_Heading3TOC>6.11.3
<Link>External Request State Machine....................................................................... 89</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 7  Address Collision Resolution Tables</Link>

<_Heading2TOC>7.1
<Link>Introduction........................................................................................................... 91</Link>
</_Heading2TOC>

<_Heading2TOC>7.2
<Link>Resolving an Outstanding READ_HOME Transaction....................................... 92</Link>
</_Heading2TOC>

<_Heading2TOC>7.3
<Link>Resolving an Outstanding IREAD_HOME Transaction...................................... 93</Link>
</_Heading2TOC>

<_Heading2TOC>7.4
<Link>Resolving an Outstanding READ_OWNER Transaction.................................... 94</Link>
</_Heading2TOC>

<_Heading2TOC>7.5
<Link>Resolving an Outstanding READ_TO_OWN_HOME Transaction.................... 95</Link>
</_Heading2TOC>

<_Heading2TOC>7.6
<Link>Resolving an Outstanding READ_TO_OWN_OWNER Transaction.................. 97</Link>
</_Heading2TOC>

<_Heading2TOC>7.7
<Link>Resolving an Outstanding DKILL_HOME Transaction...................................... 98</Link>
</_Heading2TOC>

<_Heading2TOC>7.8
<Link>Resolving an Outstanding DKILL_SHARER Transaction................................ 100</Link>
</_Heading2TOC>

<_Heading2TOC>7.9
<Link>Resolving an Outstanding IKILL_HOME Transaction...................................... 101</Link>

<Link></Link>
</_Heading2TOC>

<_Heading2TOC>7.10</_Heading2TOC>

<_Heading2TOC>7.11
<Link>Resolving an Outstanding CASTOUT Transaction............................................ 103</Link>
</_Heading2TOC>

<_Heading2TOC>7.12
<Link>Resolving an Outstanding TLBIE or TLBSYNC Transaction........................... 104</Link>
</_Heading2TOC>

<_Heading2TOC>7.13
<Link>Resolving an Outstanding FLUSH Transaction................................................. 105</Link>
</_Heading2TOC>

<_Heading2TOC>7.14
<Link>Resolving an Outstanding IO_READ_HOME Transaction............................... 107</Link>
</_Heading2TOC>

<_Heading2TOC>7.15
<Link>Resolving an Outstanding IO_READ_OWNER Transaction............................ 109</Link>
</_Heading2TOC>
</_ChpTitleTOC>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_FigTitleLOF>
<Link>1-1A Snoopy Bus-Based System.........................................................................................12</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>1-2A Distributed Memory System.......................................................................................13</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-1A Possible RapidIO-Based Computing System..............................................................17</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-2Processor-Memory Processing Element Example..........................................................18</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-3Integrated Processor-Memory Processing Element Example.........................................19</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-4Memory-Only Processing Element Example.................................................................19</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-5Processor-Only Processing Element Example................................................................20</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-6Switch Processing Element Example.............................................................................21</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-1Read Operation to Remote Shared Coherence Granule..................................................28</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-2Read Operation to Remote Modified Coherence Granule..............................................28</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-3Read Operation to Local Modified Coherence Granule.................................................29</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-4Instruction Read Operation to Remote Shared Coherence Granule...............................30</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-5Instruction Read Operation to Remote Modified Coherence Granule...........................30</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-6Instruction Read Operation to Local Modified Coherence Granule...............................30</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-7Instruction Read Operation Paradox Case......................................................................31</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-8Read-for-Ownership Operation to Remote Shared Coherence Granule.........................31</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-9Read-for-Ownership Operation to Remote Modified Coherence Granule.....................32</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-10Read-for-Ownership Operation to Local Shared Coherence Granule............................32</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-11Read-for-Ownership Operation to Local Modified Coherence Granule........................32</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-12Data Cache Invalidate Operation to Remote Shared Coherence Granule......................33</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-13Data Cache Invalidate Operation to Local Shared Coherence Granule..........................34</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-14Castout Operation on Remote Modified Coherence Granule.........................................34</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-15TLB Invalidate-Entry Operation.....................................................................................35</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-16TLB Invalidate-Entry Synchronization Operation.........................................................35</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-17Instruction Cache Invalidate Operation to Remote Sharable Coherence Granule..........36</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-18Instruction Cache Invalidate Operation to Local Sharable Coherence Granule.............36</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-19Flush Operation to Remote Shared Coherence Granule.................................................37</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-20Flush Operation to Remote Modified Coherence Granule.............................................38</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-21Flush Operation to Local Shared Coherence Granule....................................................38</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-22Flush Operation to Local Modified Coherence Granule................................................38</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-23I/O Read Operation to Remote Shared Coherence Granule...........................................39</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-24I/O Read Operation to Remote Modified Coherence Granule.......................................39</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-25I/O Read Operation to Local Modified Coherence Granule...........................................39</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-26Byte Alignment Example................................................................................................40</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-27Half-Word Alignment Example......................................................................................40</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-28Word Alignment Example..............................................................................................40</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-29Data Alignment Example................................................................................................41</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-1Type 1 Packet Bit Stream Format...................................................................................50</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-2Type 2 Packet Bit Stream Format...................................................................................52</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-3Type 5 Packet Bit Stream Format...................................................................................52</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-4Type 13 Packet Bit Stream Format.................................................................................54</Link>
</_FigTitleLOF>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>2-1RapidIO Memory Directory Definition..........................................................................22</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-1GSM Operations Cross Reference..................................................................................26</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-1Request Packet Type to Transaction Type Cross Reference..........................................43</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-2Coherent 32-Byte Read Data Return Ordering...............................................................45</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-3Coherent 64-Byte Read Data Return Ordering...............................................................45</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-4Coherent 32-Byte Write Data Payload...........................................................................46</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-5Coherent 64-Byte Write Data Payloads..........................................................................46</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-6General Field Definitions for All Request Packets.........................................................47</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-7Read Size (rdsize) Definitions........................................................................................48</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-8Write Size (wrsize) Definitions......................................................................................49</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-9Specific Field Definitions and Encodings for Type 1 Packets.......................................50</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-10Transaction Field Encodings for Type 2 Packets...........................................................51</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-11Transaction Field Encodings for Type 5 Packets...........................................................52</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-12Request Packet Type to Transaction Type Cross Reference..........................................53</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-13Field Definitions and Encodings for All Response Packets...........................................53</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-1GSM Register Map.........................................................................................................57</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-2Configuration Space Reserved Access Behavior............................................................58</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-3Bit Settings for Source Operations CAR........................................................................60</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-4Bit Settings for Destination Operations CAR.................................................................61</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-1Operation to Protocol Cross Reference..........................................................................67</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-1Address Collision Resolution for READ_HOME..........................................................92</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-2Address Collision Resolution for IREAD_HOME.........................................................93</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-3Address Collision Resolution for READ_OWNER.......................................................94</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-4Address Collision Resolution for READ_TO_OWN_HOME.......................................95</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-5Address Collision Resolution for READ_TO_OWN_OWNER....................................97</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-6Address Collision Resolution for DKILL_HOME.........................................................98</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-7Address Collision Resolution for DKILL_SHARER...................................................100</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-8Address Collision Resolution for IKILL_HOME........................................................101</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-9Address Collision Resolution for IKILL_SHARER....................................................102</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-10Address Collision Resolution for CASTOUT..............................................................103</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-11Address Collision Resolution for Software Coherence Operations..............................104</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-12Address Collision Resolution for Participant FLUSH..................................................105</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-13Address Collision Resolution for Non-participant FLUSH..........................................106</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-14Address Collision Resolution for Participant IO_READ_HOME...............................107</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-15Address Collision Resolution for Non-participant IO_READ_HOME.......................108</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-16Address Collision Resolution for Participant IO_READ_OWNER.............................109</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-17Address Collision Resolution for Non-participant IO_READ_OWNER.....................110</Link>
</_TBTitleLOT>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Overview
<_Heading2>1.1  Introduction</_Heading2>

<_Heading2>1.2  Overview
<_Heading3>1.2.1  Memory System</_Heading3>
</_Heading2>

<_Heading2>1.3  Features of the Globally Shared Memory Specification
<_Heading3>1.3.1  Functional Features</_Heading3>

<_Heading3>1.3.2  Physical Features</_Heading3>

<_Heading3>1.3.3  Performance Features</_Heading3>
</_Heading2>

<_Heading2>1.4  Contents</_Heading2>

<_Heading2>1.5  Terminology</_Heading2>

<_Heading2>1.6  Conventions</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  System Models
<_Heading2>2.1  Introduction</_Heading2>

<_Heading2>2.2  Processing Element Models
<_Heading3>2.2.1  Processor-Memory Processing Element Model</_Heading3>

<_Heading3>2.2.2  Integrated Processor-Memory Processing Element Model</_Heading3>

<_Heading3>2.2.3  Memory-Only Processing Element Model</_Heading3>

<_Heading3>2.2.4  Processor-Only Processing Element</_Heading3>

<_Heading3>2.2.5  I/O Processing Element </_Heading3>

<_Heading3>2.2.6  Switch Processing Element</_Heading3>
</_Heading2>

<_Heading2>2.3  Programming Models
<_Heading3>2.3.1  Globally Shared Memory System Model
<_Heading4>2.3.1.1  Software-Managed Cache Coherence Programming Model</_Heading4>
</_Heading3>
</_Heading2>

<_Heading2>2.4  System Issues 
<_Heading3>2.4.1  Operation Ordering</_Heading3>

<_Heading3>2.4.2  Transaction Delivery</_Heading3>

<_Heading3>2.4.3  Deadlock Considerations</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  Operation Descriptions 
<_Heading2>3.1  Introduction</_Heading2>

<_Heading2>3.2  GSM Operations Cross Reference</_Heading2>

<_Heading2>3.3  GSM Operations
<_Heading3>3.3.1  Read Operations</_Heading3>

<_Heading3>3.3.2  Instruction Read Operations </_Heading3>

<_Heading3>3.3.3  Read-for-Ownership Operations</_Heading3>

<_Heading3>3.3.4  Data Cache Invalidate Operations</_Heading3>

<_Heading3>3.3.5  Castout Operations</_Heading3>

<_Heading3>3.3.6  TLB Invalidate-Entry Operations</_Heading3>

<_Heading3>3.3.7  TLB Invalidate-Entry Synchronization Operations</_Heading3>

<_Heading3>3.3.8  Instruction Cache Invalidate Operations</_Heading3>

<_Heading3>3.3.9  Data Cache Flush Operations</_Heading3>

<_Heading3>3.3.10  I/O Read Operations</_Heading3>
</_Heading2>

<_Heading2>3.4  Endian, Byte Ordering, and Alignment</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 4  Packet Format Descriptions
<_Heading2>4.1  Introduction</_Heading2>

<_Heading2>4.2  Request Packet Formats
<_Heading3>4.2.1  Addressing and Alignment</_Heading3>

<_Heading3>4.2.2  Data Payloads</_Heading3>

<_Heading3>4.2.3  Field Definitions for All Request Packet Formats</_Heading3>

<_Heading3>4.2.4  Type 0 Packet Format (Implementation-Defined)</_Heading3>

<_Heading3>4.2.5  Type 1 Packet Format (Intervention-Request Class)</_Heading3>

<_Heading3>4.2.6  Type 2 Packet Format (Request Class) </_Heading3>

<_Heading3>4.2.7  Type 3–4 Packet Formats (Reserved)</_Heading3>

<_Heading3>4.2.8  Type 5 Packet Format (Write Class)</_Heading3>

<_Heading3>4.2.9  Type 6–11 Packet Formats (Reserved)</_Heading3>
</_Heading2>

<_Heading2>4.3  Response Packet Formats
<_Heading3>4.3.1  Field Definitions for All Response Packet Formats </_Heading3>

<_Heading3>4.3.2  Type 12 Packet Format (Reserved)</_Heading3>

<_Heading3>4.3.3  Type 13 Packet Format (Response Class)</_Heading3>

<_Heading3>4.3.4  Type 14 Packet Format (Reserved)</_Heading3>

<_Heading3>4.3.5  Type 15 Packet Format (Implementation-Defined)</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 5  Globally Shared Memory Registers
<_Heading2>5.1  Introduction</_Heading2>

<_Heading2>5.2  Register Summary</_Heading2>

<_Heading2>5.3  Reserved Register, Bit and Bit Field Value Behavior</_Heading2>

<_Heading2>5.4  Capability Registers (CARs)
<_Heading3>5.4.1  Source Operations CAR
(Configuration Space Offset 0x18) </_Heading3>

<_Heading3>5.4.2  Destination Operations CAR
(Configuration Space Offset 0x1C)</_Heading3>
</_Heading2>

<_Heading2>5.5  Command and Status Registers (CSRs)</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 6  Communication Protocols
<_Heading2>6.1  Introduction</_Heading2>

<_Heading2>6.2  Definitions
<_Heading3>6.2.1  General Definitions</_Heading3>

<_Heading3>6.2.2  Request and Response Definitions
<_Heading4>6.2.2.1  System Request</_Heading4>

<_Heading4>6.2.2.2  Local Request</_Heading4>

<_Heading4>6.2.2.3  System Response</_Heading4>

<_Heading4>6.2.2.4  Local Response</_Heading4>
</_Heading3>
</_Heading2>

<_Heading2>6.3  Operation to Protocol Cross Reference</_Heading2>

<_Heading2>6.4  Read Operations
<_Heading3>6.4.1  Internal Request State Machine</_Heading3>

<_Heading3>6.4.2  Response State Machine</_Heading3>

<_Heading3>6.4.3  External Request State Machine</_Heading3>
</_Heading2>

<_Heading2>6.5  Instruction Read Operations
<_Heading3>6.5.1  Internal Request State Machine</_Heading3>

<_Heading3>6.5.2  Response State Machine</_Heading3>

<_Heading3>6.5.3  External Request State Machine</_Heading3>
</_Heading2>

<_Heading2>6.6  Read for Ownership Operations
<_Heading3>6.6.1  Internal Request State Machine</_Heading3>

<_Heading3>6.6.2  Response State Machine</_Heading3>

<_Heading3>6.6.3  External Request State Machine</_Heading3>
</_Heading2>

<_Heading2>6.7  Data Cache and Instruction Cache Invalidate Operations
<_Heading3>6.7.1  Internal Request State Machine</_Heading3>

<_Heading3>6.7.2  Response State Machine</_Heading3>

<_Heading3>6.7.3  External Request State Machine</_Heading3>
</_Heading2>

<_Heading2>6.8  Castout Operations
<_Heading3>6.8.1  Internal Request State Machine</_Heading3>

<_Heading3>6.8.2  Response State Machine</_Heading3>

<_Heading3>6.8.3  External Request State Machine</_Heading3>
</_Heading2>

<_Heading2>6.9  TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations
<_Heading3>6.9.1  Internal Request State Machine</_Heading3>

<_Heading3>6.9.2  Response State Machine</_Heading3>

<_Heading3>6.9.3  External Request State Machine</_Heading3>
</_Heading2>

<_Heading2>6.10  Data Cache Flush Operations
<_Heading3>6.10.1  Internal Request State Machine</_Heading3>

<_Heading3>6.10.2  Response State Machine</_Heading3>

<_Heading3>6.10.3  External Request State Machine</_Heading3>
</_Heading2>

<_Heading2>6.11  I/O Read Operations
<_Heading3>6.11.1  Internal Request State Machine</_Heading3>

<_Heading3>6.11.2  Response State Machine</_Heading3>

<_Heading3>6.11.3  External Request State Machine</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 7  Address Collision Resolution Tables
<_Heading2>7.1  Introduction</_Heading2>

<_Heading2>7.2  Resolving an Outstanding READ_HOME Transaction</_Heading2>

<_Heading2>7.3  Resolving an Outstanding IREAD_HOME Transaction</_Heading2>

<_Heading2>7.4  Resolving an Outstanding READ_OWNER Transaction</_Heading2>

<_Heading2>7.5  Resolving an Outstanding READ_TO_OWN_HOME Transaction</_Heading2>

<_Heading2>7.6  Resolving an Outstanding READ_TO_OWN_OWNER Transaction</_Heading2>

<_Heading2>7.7  Resolving an Outstanding DKILL_HOME Transaction</_Heading2>

<_Heading2>7.8  Resolving an Outstanding DKILL_SHARER Transaction</_Heading2>

<_Heading2>7.9  Resolving an Outstanding IKILL_HOME Transaction</_Heading2>

<_Heading2>7.10  Resolving an Outstanding IKILL_SHARER Transaction</_Heading2>

<_Heading2>7.11  Resolving an Outstanding CASTOUT Transaction</_Heading2>

<_Heading2>7.12  Resolving an Outstanding TLBIE or TLBSYNC Transaction</_Heading2>

<_Heading2>7.13  Resolving an Outstanding FLUSH Transaction</_Heading2>

<_Heading2>7.14  Resolving an Outstanding IO_READ_HOME Transaction</_Heading2>

<_Heading2>7.15  Resolving an Outstanding IO_READ_OWNER Transaction</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document/>
</Book>
</Part>

<Part id="LinkTarget_17721">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Overview</Link>

<_Heading2TOC>1.1
<Link>Introduction........................................................................................................... 25</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Contents................................................................................................................ 26</Link>
</_Heading2TOC>

<_Heading2TOC>1.3
<Link>Terminology.......................................................................................................... 27</Link>
</_Heading2TOC>

<_Heading2TOC>1.4
<Link>Conventions.......................................................................................................... 27</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  Packets</Link>

<_Heading2TOC>2.1
<Link>Introduction........................................................................................................... 29</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>Packet Field Definitions........................................................................................ 29</Link>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>Packet Format....................................................................................................... 31</Link>
</_Heading2TOC>

<_Heading2TOC>2.4
<Link>Packet Protection.................................................................................................. 31</Link>

<_Heading3TOC>2.4.1
<Link>Packet CRC Operation...................................................................................... 32</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.2
<Link>CRC-16 Code.................................................................................................... 34</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>2.5
<Link>Maximum Packet Size.......................................................................................... 36</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  Control Symbols</Link>

<_Heading2TOC>3.1
<Link>Introduction........................................................................................................... 37</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>Control Symbol Field Definitions......................................................................... 39</Link>
</_Heading2TOC>

<_Heading2TOC>3.3
<Link>Control Symbol Format........................................................................................ 39</Link>
</_Heading2TOC>

<_Heading2TOC>3.4
<Link>Stype0 Control Symbols....................................................................................... 40</Link>

<_Heading3TOC>3.4.1
<Link>Packet-Accepted Control Symbol..................................................................... 42</Link>
</_Heading3TOC>

<_Heading3TOC>3.4.2
<Link>Packet-Retry Control Symbol........................................................................... 42</Link>
</_Heading3TOC>

<_Heading3TOC>3.4.3
<Link>Packet-Not-Accepted Control Symbol............................................................. 43</Link>
</_Heading3TOC>

<_Heading3TOC>3.4.4
<Link>Status Control Symbol...................................................................................... 44</Link>
</_Heading3TOC>

<_Heading3TOC>3.4.5
<Link>VC-Status Control Symbol............................................................................... 44</Link>
</_Heading3TOC>

<_Heading3TOC>3.4.6
<Link>Link-Response Control Symbol....................................................................... 45</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.5
<Link>Stype1 Control Symbols....................................................................................... 46</Link>

<_Heading3TOC>3.5.1
<Link>Start-of-Packet Control Symbol........................................................................ 48</Link>
</_Heading3TOC>

<_Heading3TOC>3.5.2
<Link>Stomp Control Symbol..................................................................................... 48</Link>
</_Heading3TOC>

<_Heading3TOC>3.5.3
<Link>End-of-Packet Control Symbol......................................................................... 48</Link>
</_Heading3TOC>

<_Heading3TOC>3.5.4
<Link>Restart-From-Retry Control Symbol................................................................ 49</Link>
</_Heading3TOC>

<_Heading3TOC>3.5.5
<Link>Link-Request Control Symbol.......................................................................... 49</Link>

<_Heading4TOC>3.5.5.1
<Link>Reset-Device Command............................................................................... 50</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.5.2
<Link>Input-Status Command................................................................................. 50</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>3.5.6
<Link>Multicast-Event Control Symbol...................................................................... 50</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.6
<Link>Control Symbol Protection................................................................................... 51</Link>

<_Heading3TOC>3.6.1
<Link>CRC-5 Code...................................................................................................... 51</Link>
</_Heading3TOC>

<_Heading3TOC>3.6.2
<Link>CRC-5 Parallel Code Generation...................................................................... 51</Link>
</_Heading3TOC>

<_Heading3TOC>3.6.3
<Link>CRC-13 Code.................................................................................................... 53</Link>

<Link></Link>
</_Heading3TOC>

<_Heading3TOC>3.6.4</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 4  PCS and PMA Layers</Link>

<_Heading2TOC>4.1
<Link>Introduction........................................................................................................... 55</Link>
</_Heading2TOC>

<_Heading2TOC>4.2
<Link>PCS Layer Functions............................................................................................ 55</Link>
</_Heading2TOC>

<_Heading2TOC>4.3
<Link>PMA Layer Functions........................................................................................... 56</Link>
</_Heading2TOC>

<_Heading2TOC>4.4
<Link>Definitions............................................................................................................ 56</Link>
</_Heading2TOC>

<_Heading2TOC>4.5
<Link>8B/10B Transmission Code.................................................................................. 57</Link>

<_Heading3TOC>4.5.1
<Link>Character and Code-Group Notation................................................................ 58</Link>
</_Heading3TOC>

<_Heading3TOC>4.5.2
<Link>Running Disparity............................................................................................. 59</Link>
</_Heading3TOC>

<_Heading3TOC>4.5.3
<Link>Running Disparity Rules................................................................................... 59</Link>
</_Heading3TOC>

<_Heading3TOC>4.5.4
<Link>8B/10B Encoding.............................................................................................. 60</Link>
</_Heading3TOC>

<_Heading3TOC>4.5.5
<Link>Transmission Order........................................................................................... 60</Link>
</_Heading3TOC>

<_Heading3TOC>4.5.6
<Link>8B/10B Decoding............................................................................................. 61</Link>
</_Heading3TOC>

<_Heading3TOC>4.5.7
<Link>Special Characters and Columns...................................................................... 70</Link>

<_Heading4TOC>4.5.7.1
<Link>Packet Delimiter Control Symbol (/PD/)...................................................... 70</Link>
</_Heading4TOC>

<_Heading4TOC>4.5.7.2
<Link>Start of Control Symbol (/SC/)..................................................................... 71</Link>
</_Heading4TOC>

<_Heading4TOC>4.5.7.3
<Link>Idle (/I/)......................................................................................................... 71</Link>
</_Heading4TOC>

<_Heading4TOC>4.5.7.4
<Link>Sync (/K/)...................................................................................................... 71</Link>
</_Heading4TOC>

<_Heading4TOC>4.5.7.5
<Link>Skip (/R/)...................................................................................................... 71</Link>
</_Heading4TOC>

<_Heading4TOC>4.5.7.6
<Link>Align (/A/).................................................................................................... 71</Link>
</_Heading4TOC>

<_Heading4TOC>4.5.7.7
<Link>Mark (/M/).................................................................................................... 71</Link>
</_Heading4TOC>

<_Heading4TOC>4.5.7.8
<Link>Illegal............................................................................................................ 71</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>4.5.8
<Link>Effect of Single Bit Code-Group Errors........................................................... 71</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.6
<Link>LP-Serial Link Widths.......................................................................................... 72</Link>
</_Heading2TOC>

<_Heading2TOC>4.7
<Link>Idle Sequence........................................................................................................ 73</Link>

<_Heading3TOC>4.7.1
<Link>Clock Compensation Sequence........................................................................ 74</Link>
</_Heading3TOC>

<_Heading3TOC>4.7.2
<Link>Idle Sequence 1 (IDLE1).................................................................................. 74</Link>
</_Heading3TOC>

<_Heading3TOC>4.7.3
<Link>Idle Sequence 1 Generation.............................................................................. 75</Link>
</_Heading3TOC>

<_Heading3TOC>4.7.4
<Link>Idle Sequence 2 (IDLE2).................................................................................. 77</Link>

<_Heading4TOC>4.7.4.1
<Link>Idle Frame..................................................................................................... 78</Link>

<_Heading5TOC>4.7.4.1.1
<Link>IDLE Sequence 2 Random Data Field..................................................... 78</Link>
</_Heading5TOC>

<_Heading5TOC>4.7.4.1.2
<Link>IDLE Sequence 2 CS Field Marker.......................................................... 79</Link>
</_Heading5TOC>

<_Heading5TOC>4.7.4.1.3
<Link>IDLE2 Command and Status Field (CS field).......................................... 81</Link>
</_Heading5TOC>

<_Heading5TOC>4.7.4.1.4
<Link>IDLE2 CS Field Use................................................................................. 83</Link>
</_Heading5TOC>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>4.7.5
<Link>Idle Sequence Selection.................................................................................... 86</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.8
<Link>Scrambling............................................................................................................ 87</Link>

<_Heading3TOC>4.8.1
<Link>Scrambling Rules.............................................................................................. 87</Link>
</_Heading3TOC>

<_Heading3TOC>4.8.2
<Link>Descrambler Synchronization........................................................................... 89</Link>
</_Heading3TOC>

<_Heading3TOC>4.8.3
<Link>Descrambler Synchronization Verification...................................................... 90</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.9
<Link>1x Mode Transmission Rules............................................................................... 91</Link>

<_Heading3TOC>4.9.1
<Link>1x Ports............................................................................................................. 91</Link>
</_Heading3TOC>

<_Heading3TOC>4.9.2
<Link>Nx Ports Operating in 1x Mode........................................................................ 93</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.10
<Link>Nx Link Striping and Transmission Rules............................................................ 94</Link>
</_Heading2TOC>

<_Heading2TOC>4.11
<Link>Retimers and Repeaters........................................................................................ 96</Link>

<_Heading3TOC>4.11.1</_Heading3TOC>

<Link></Link>

<_Heading3TOC>4.11.2
<Link>Repeaters........................................................................................................... 97</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.12
<Link>Port Initialization.................................................................................................. 98</Link>

<_Heading3TOC>4.12.1
<Link>1x Mode Initialization....................................................................................... 98</Link>
</_Heading3TOC>

<_Heading3TOC>4.12.2
<Link>1x/Nx Mode Initialization................................................................................. 98</Link>
</_Heading3TOC>

<_Heading3TOC>4.12.3
<Link>Baud Rate Discovery........................................................................................ 99</Link>
</_Heading3TOC>

<_Heading3TOC>4.12.4
<Link>State Machines................................................................................................ 101</Link>

<_Heading4TOC>4.12.4.1
<Link>State Machine Conventions, Functions and Variables............................... 101</Link>

<_Heading5TOC>4.12.4.1.1
<Link>State Machine Conventions.................................................................... 101</Link>
</_Heading5TOC>

<_Heading5TOC>4.12.4.1.2
<Link>State Machine Functions........................................................................ 101</Link>
</_Heading5TOC>

<_Heading5TOC>4.12.4.1.3
<Link>State Machine Variables......................................................................... 101</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>4.12.4.2
<Link>Lane Synchronization State Machine......................................................... 106</Link>
</_Heading4TOC>

<_Heading4TOC>4.12.4.3
<Link>Lane Alignment State Machine.................................................................. 110</Link>
</_Heading4TOC>

<_Heading4TOC>4.12.4.4
<Link>1x/2x Mode Detect State Machine............................................................. 112</Link>
</_Heading4TOC>

<_Heading4TOC>4.12.4.5
<Link>1x Mode Initialization State Machine......................................................... 113</Link>
</_Heading4TOC>

<_Heading4TOC>4.12.4.6
<Link>1x/Nx Mode Initialization State Machine for N = 4, 8, 16......................... 114</Link>
</_Heading4TOC>

<_Heading4TOC>4.12.4.7
<Link>1x/2x Mode Initialization State Machine................................................... 120</Link>
</_Heading4TOC>

<_Heading4TOC>4.12.4.8
<Link>1x/Mx/Nx Mode Initialization State Machines.......................................... 123</Link>

<_Heading5TOC>4.12.4.8.1
<Link>1x/2x/Nx Initialization State Machine.................................................... 123</Link>
</_Heading5TOC>

<_Heading5TOC>4.12.4.8.2
<Link>1x/Mx/Nx Initialization State Machine (N &gt; M &gt; 2)............................. 127</Link>
</_Heading5TOC>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 5  LP-Serial Protocol</Link>

<_Heading2TOC>5.1
<Link>Introduction......................................................................................................... 131</Link>
</_Heading2TOC>

<_Heading2TOC>5.2
<Link>Packet Exchange Protocol.................................................................................. 131</Link>
</_Heading2TOC>

<_Heading2TOC>5.3
<Link>Traffic types........................................................................................................ 132</Link>
</_Heading2TOC>

<_Heading2TOC>5.4
<Link>Virtual Channels................................................................................................. 133</Link>

<_Heading3TOC>5.4.1
<Link>Virtual channel 0 (VC0)................................................................................. 133</Link>
</_Heading3TOC>

<_Heading3TOC>5.4.2
<Link>Virtual Channels 1-8 (VC1-8)........................................................................ 133</Link>
</_Heading3TOC>

<_Heading3TOC>5.4.3
<Link>Virtual Channel Utilization............................................................................. 134</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.5
<Link>Control Symbols................................................................................................. 134</Link>

<_Heading3TOC>5.5.1
<Link>Control Symbol Selection............................................................................... 134</Link>
</_Heading3TOC>

<_Heading3TOC>5.5.2
<Link>Control Symbol Delimiting............................................................................ 135</Link>
</_Heading3TOC>

<_Heading3TOC>5.5.3
<Link>Control Symbol Use....................................................................................... 135</Link>

<_Heading4TOC>5.5.3.1
<Link>Link Initialization....................................................................................... 135</Link>
</_Heading4TOC>

<_Heading4TOC>5.5.3.2
<Link>Buffer Status Maintenance......................................................................... 137</Link>
</_Heading4TOC>

<_Heading4TOC>5.5.3.3
<Link>Embedded Control Symbols....................................................................... 137</Link>
</_Heading4TOC>

<_Heading4TOC>5.5.3.4
<Link>Multicast-Event Control Symbols.............................................................. 138</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.6
<Link>Packets................................................................................................................ 139</Link>

<_Heading3TOC>5.6.1
<Link>Packet Delimiting........................................................................................... 139</Link>

<_Heading4TOC>5.6.1.1
<Link>Packet Start................................................................................................. 139</Link>
</_Heading4TOC>

<_Heading4TOC>5.6.1.2
<Link>Packet Termination..................................................................................... 139</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>5.6.2
<Link>Acknowledgment Identifier............................................................................ 139</Link>
</_Heading3TOC>

<_Heading3TOC>5.6.3
<Link>Packet Priority and Transaction Request Flows............................................. 140</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.7
<Link>Link Maintenance Protocol................................................................................. 141</Link>
</_Heading2TOC>

<_Heading2TOC>5.8
<Link>Packet Transmission Protocol............................................................................. 142</Link>

<Link></Link>

<_Heading3TOC>5.9.1
<Link>Receiver-Controlled Flow Control................................................................. 145</Link>

<_Heading4TOC>5.9.1.1
<Link>Reliable Traffic VC Receivers.................................................................... 145</Link>
</_Heading4TOC>

<_Heading4TOC>5.9.1.2
<Link>Continuous Traffic VC Receivers.............................................................. 146</Link>
</_Heading4TOC>

<_Heading4TOC>5.9.1.3
<Link>Single VC Retry Protocol........................................................................... 146</Link>
</_Heading4TOC>

<_Heading4TOC>5.9.1.4
<Link>Input Retry-Stopped Recovery Process...................................................... 147</Link>
</_Heading4TOC>

<_Heading4TOC>5.9.1.5
<Link>Output Retry-Stopped Recovery Process................................................... 147</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>5.9.2
<Link>Transmitter-Controlled Flow Control............................................................. 148</Link>

<_Heading4TOC>5.9.2.1
<Link>Receive Buffer Management...................................................................... 150</Link>
</_Heading4TOC>

<_Heading4TOC>5.9.2.2
<Link>Effective Number of Free Receive Buffers................................................ 151</Link>
</_Heading4TOC>

<_Heading4TOC>5.9.2.3
<Link>Speculative Packet Transmission............................................................... 152</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>5.9.3
<Link>Flow Control Mode Negotiation..................................................................... 153</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.9</_Heading2TOC>

<_Heading2TOC>5.10
<Link>Canceling Packets............................................................................................... 153</Link>
</_Heading2TOC>

<_Heading2TOC>5.11
<Link>Transaction and Packet Delivery Ordering Rules............................................... 154</Link>
</_Heading2TOC>

<_Heading2TOC>5.12
<Link>Deadlock Avoidance........................................................................................... 156</Link>
</_Heading2TOC>

<_Heading2TOC>5.13
<Link>Error Detection and Recovery............................................................................ 158</Link>

<_Heading3TOC>5.13.1
<Link>Lost Packet Detection..................................................................................... 159</Link>
</_Heading3TOC>

<_Heading3TOC>5.13.2
<Link>Link Behavior Under Error............................................................................. 160</Link>

<_Heading4TOC>5.13.2.1
<Link>Recoverable Errors..................................................................................... 160</Link>
</_Heading4TOC>

<_Heading4TOC>5.13.2.2
<Link>Idle Sequence Errors................................................................................... 160</Link>

<_Heading5TOC>5.13.2.2.1
<Link>IDLE1 Sequence Errors.......................................................................... 160</Link>
</_Heading5TOC>

<_Heading5TOC>5.13.2.2.2
<Link>IDLE2 Sequence Errors.......................................................................... 161</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.13.2.3
<Link>Control Symbol Errors................................................................................ 161</Link>

<_Heading5TOC>5.13.2.3.1
<Link>Link Protocol Violations........................................................................ 161</Link>
</_Heading5TOC>

<_Heading5TOC>5.13.2.3.2
<Link>Corrupted Control symbols.................................................................... 162</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.13.2.4
<Link>Packet Errors............................................................................................... 163</Link>
</_Heading4TOC>

<_Heading4TOC>5.13.2.5
<Link>Link Timeout.............................................................................................. 163</Link>
</_Heading4TOC>

<_Heading4TOC>5.13.2.6
<Link>Input Error-Stopped Recovery Process...................................................... 163</Link>
</_Heading4TOC>

<_Heading4TOC>5.13.2.7
<Link>Output Error-Stopped Recovery Process.................................................... 165</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.14
<Link>Power Management............................................................................................ 165</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 6   LP-Serial Registers</Link>

<_Heading2TOC>6.1
<Link>Introduction......................................................................................................... 167</Link>
</_Heading2TOC>

<_Heading2TOC>6.2
<Link>Register Map....................................................................................................... 167</Link>
</_Heading2TOC>

<_Heading2TOC>6.3
<Link>Reserved Register, Bit and Bit Field Value Behavior........................................ 168</Link>
</_Heading2TOC>

<_Heading2TOC>6.4
<Link>Capability Registers (CARs).............................................................................. 170</Link>

<_Heading3TOC>6.4.1
<Link>Processing Element Features CAR
(Configuration Space Offset 0x10) 170</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.5
<Link>LP-Serial Extended Feature Blocks.................................................................... 171</Link>

<_Heading3TOC>6.5.1
<Link>Generic End Point Devices............................................................................. 171</Link>
</_Heading3TOC>

<_Heading3TOC>6.5.2
<Link>Generic End Point Devices, software assisted error recovery option............. 173</Link>
</_Heading3TOC>

<_Heading3TOC>6.5.3
<Link>Generic End Point Free Devices..................................................................... 175</Link>
</_Heading3TOC>

<_Heading3TOC>6.5.4
<Link>Generic End Point Free Devices, software assisted error recovery option..... 177</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.6
<Link>LP-Serial Command and Status Registers (CSRs)............................................. 179</Link>

<_Heading3TOC>6.6.1
<Link> LP-Serial Register Block Header (Block Offset 0x0)................................... 179</Link>

<Link></Link>
</_Heading3TOC>

<_Heading3TOC>6.6.2</_Heading3TOC>

<_Heading3TOC>6.6.3
<Link>Port Response Timeout Control CSR (Block Offset 0x24)............................ 181</Link>
</_Heading3TOC>

<_Heading3TOC>6.6.4
<Link>Port General Control CSR (Block Offset 0x3C)............................................ 182</Link>
</_Heading3TOC>

<_Heading3TOC>6.6.5
<Link>Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ... , 220).. 183</Link>
</_Heading3TOC>

<_Heading3TOC>6.6.6
<Link>Port n Link Maintenance Response CSRs (Block Offsets 0x44, 64, ... , 224) 184</Link>
</_Heading3TOC>

<_Heading3TOC>6.6.7
<Link>Port n Local ackID CSRs (Block Offsets 0x48, 68, ... , 228)......................... 185</Link>
</_Heading3TOC>

<_Heading3TOC>6.6.8
<Link>Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238).................... 186</Link>
</_Heading3TOC>

<_Heading3TOC>6.6.9
<Link>Port n Control CSRs (Block Offsets 0x5C, 7C, ... , 23C)............................... 188</Link>
</_Heading3TOC>

<_Heading3TOC>6.6.10
<Link>Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)............................... 191</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.7
<Link>LP-Serial Lane Extended Features Block........................................................... 195</Link>

<_Heading3TOC>6.7.1
<Link>Register Map................................................................................................... 195</Link>
</_Heading3TOC>

<_Heading3TOC>6.7.2
<Link>LP-Serial Lane Command and Status Registers (CSRs)................................ 197</Link>

<_Heading4TOC>6.7.2.1
<Link>LP-Serial Register Block Header (Block Offset 0x0)................................ 197</Link>
</_Heading4TOC>

<_Heading4TOC>6.7.2.2
<Link>Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0).......................... 198</Link>
</_Heading4TOC>

<_Heading4TOC>6.7.2.3
<Link>Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4).......................... 200</Link>
</_Heading4TOC>

<_Heading4TOC>6.7.2.4
<Link>Implementation Specific CSRs................................................................... 202</Link>

<_Heading5TOC>6.7.2.4.1
<Link>Lane n Status 2 CSR (Block Offsets 0x18, 38, ..., 3F8)......................... 202</Link>
</_Heading5TOC>

<_Heading5TOC>6.7.2.4.2
<Link>Lane n Status 3 CSR (Block Offsets 0x1C, 3C, ..., 3FC)....................... 202</Link>
</_Heading5TOC>

<_Heading5TOC>6.7.2.4.3
<Link>Lane n Status 4 CSR (Block Offsets 0x20, 40, ..., 400)......................... 202</Link>
</_Heading5TOC>

<_Heading5TOC>6.7.2.4.4
<Link>Lane n Status 5 CSR (Block Offsets 0x24, 44, ..., 404)......................... 202</Link>
</_Heading5TOC>

<_Heading5TOC>6.7.2.4.5
<Link>Lane n Status 6 CSR (Block Offsets 0x28, 48, ..., 408)......................... 202</Link>
</_Heading5TOC>

<_Heading5TOC>6.7.2.4.6
<Link>Lane n Status 7 CSR (Block Offsets 0x2C, 4C, ..., 40C)....................... 202</Link>
</_Heading5TOC>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.8
<Link>Virtual Channel Extended Features Block.......................................................... 203</Link>

<_Heading3TOC>6.8.1
<Link>Register Map................................................................................................... 203</Link>
</_Heading3TOC>

<_Heading3TOC>6.8.2
<Link>Virtual Channel Control Block Registers....................................................... 205</Link>

<_Heading4TOC>6.8.2.1
<Link>VC Register Block Header (Block Offset 0x0).......................................... 205</Link>
</_Heading4TOC>

<_Heading4TOC>6.8.2.2
<Link>Port n VC Control and Status Registers
(Block Offset ((port number) + 1) * 0x20))............................................206</Link>
</_Heading4TOC>

<_Heading4TOC>6.8.2.3
<Link>Port n VC0 BW Allocation Registers
(Block Offset (((port number) + 1) * 0x20) + 0x04))..............................208</Link>
</_Heading4TOC>

<_Heading4TOC>6.8.2.4
<Link>Port n VCx BW Allocation Registers
(Block Offset ((((port number) + 1) * 0x20) + 
(offset based on VC #, see Table 6-23))).................................................210</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 7  Signal Descriptions</Link>

<_Heading2TOC>7.1
<Link>Introduction......................................................................................................... 211</Link>
</_Heading2TOC>

<_Heading2TOC>7.2
<Link>Signal Definitions............................................................................................... 211</Link>
</_Heading2TOC>

<_Heading2TOC>7.3
<Link>Serial RapidIO Interface Diagrams..................................................................... 211</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 8  Common Electrical Specifications</Link>

<_Heading2TOC>8.1
<Link>Introduction......................................................................................................... 213</Link>
</_Heading2TOC>

<_Heading2TOC>8.2
<Link>References........................................................................................................... 214</Link>
</_Heading2TOC>

<_Heading2TOC>8.3
<Link>Abbreviations...................................................................................................... 215</Link>
</_Heading2TOC>

<_Heading2TOC>8.4
<Link>Definitions.......................................................................................................... 217</Link>

<_Heading3TOC>8.4.1</_Heading3TOC>

<Link></Link>

<_Heading3TOC>8.4.2
<Link>Transmitter (Near-End) Template.................................................................. 221</Link>
</_Heading3TOC>

<_Heading3TOC>8.4.3
<Link>Receiver (Far-End) Template......................................................................... 224</Link>

<_Heading4TOC>8.4.3.1
<Link>Level I Receiver Template.......................................................................... 224</Link>
</_Heading4TOC>

<_Heading4TOC>8.4.3.2
<Link>Level II Receiver Template........................................................................ 226</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>8.4.4
<Link>Definition of Skew and Relative Wander....................................................... 227</Link>
</_Heading3TOC>

<_Heading3TOC>8.4.5
<Link>Total Wander Mask........................................................................................ 228</Link>
</_Heading3TOC>

<_Heading3TOC>8.4.6
<Link>Relative Wander Mask.................................................................................... 229</Link>
</_Heading3TOC>

<_Heading3TOC>8.4.7
<Link>Random Jitter Mask........................................................................................ 229</Link>
</_Heading3TOC>

<_Heading3TOC>8.4.8
<Link>Defined Test Patterns...................................................................................... 229</Link>
</_Heading3TOC>

<_Heading3TOC>8.4.9
<Link>Reference Model............................................................................................. 230</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>8.5
<Link>Common Electrical Specification....................................................................... 230</Link>

<_Heading3TOC>8.5.1
<Link>Introduction..................................................................................................... 230</Link>
</_Heading3TOC>

<_Heading3TOC>8.5.2
<Link>Data Patterns................................................................................................... 231</Link>
</_Heading3TOC>

<_Heading3TOC>8.5.3
<Link>Signal Levels................................................................................................... 231</Link>
</_Heading3TOC>

<_Heading3TOC>8.5.4
<Link>Bit Error Ratio................................................................................................ 232</Link>

<_Heading4TOC>8.5.4.1
<Link>Level I Bit Error Ratio................................................................................ 232</Link>
</_Heading4TOC>

<_Heading4TOC>8.5.4.2
<Link>Level II Bit Error Ratio............................................................................... 232</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>8.5.5
<Link>Ground Differences......................................................................................... 232</Link>
</_Heading3TOC>

<_Heading3TOC>8.5.6
<Link>Cross Talk....................................................................................................... 232</Link>
</_Heading3TOC>

<_Heading3TOC>8.5.7
<Link>Transmitter Test Load..................................................................................... 233</Link>
</_Heading3TOC>

<_Heading3TOC>8.5.8
<Link>Transmitter Lane-to-Lane Skew..................................................................... 233</Link>
</_Heading3TOC>

<_Heading3TOC>8.5.9
<Link>Receiver Input Lane-to-Lane Skew................................................................ 233</Link>
</_Heading3TOC>

<_Heading3TOC>8.5.10
<Link>Transmitter Short Circuit Current................................................................... 233</Link>
</_Heading3TOC>

<_Heading3TOC>8.5.11
<Link>Differential Resistance and Return Loss, Transmitter and Receiver.............. 234</Link>
</_Heading3TOC>

<_Heading3TOC>8.5.12
<Link>Baud Rate Tolerance....................................................................................... 234</Link>
</_Heading3TOC>

<_Heading3TOC>8.5.13
<Link>Termination and DC Blocking........................................................................ 235</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>8.6
<Link>Pulse Response Channel Modelling................................................................... 235</Link>

<_Heading3TOC>8.6.1
<Link>Generating a Pulse Response.......................................................................... 235</Link>
</_Heading3TOC>

<_Heading3TOC>8.6.2
<Link>Basic Pulse Response Definitions................................................................... 236</Link>
</_Heading3TOC>

<_Heading3TOC>8.6.3
<Link>Transmitter Pulse Definition........................................................................... 237</Link>
</_Heading3TOC>

<_Heading3TOC>8.6.4
<Link>Receiver Pulse Response................................................................................ 238</Link>
</_Heading3TOC>

<_Heading3TOC>8.6.5
<Link>Crosstalk Pulse Response............................................................................... 239</Link>
</_Heading3TOC>

<_Heading3TOC>8.6.6
<Link>Decision Feedback Equalizer.......................................................................... 239</Link>
</_Heading3TOC>

<_Heading3TOC>8.6.7
<Link>Time Continuous Transverse Filter................................................................ 240</Link>

<_Heading4TOC>8.6.7.1
<Link>Time Continuous Zero-Pole Equalizer Adaption....................................... 240</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>8.6.8
<Link>Time Continuous Zero/Pole............................................................................ 241</Link>
</_Heading3TOC>

<_Heading3TOC>8.6.9
<Link>Degrees of Freedom........................................................................................ 241</Link>

<_Heading4TOC>8.6.9.1
<Link>Receiver Sample Point................................................................................ 241</Link>
</_Heading4TOC>

<_Heading4TOC>8.6.9.2
<Link>Transmit Emphasis..................................................................................... 241</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>8.7
<Link>Jitter Modelling................................................................................................... 241</Link>

<_Heading3TOC>8.7.1
<Link>High Frequency Jitter vs. Wander.................................................................. 241</Link>
</_Heading3TOC>

<_Heading3TOC>8.7.2
<Link>Total Wander vs. Relative Wander................................................................. 242</Link>
</_Heading3TOC>

<_Heading3TOC>8.7.3
<Link>Correlated vs. Uncorrelated Jitter................................................................... 242</Link>
</_Heading3TOC>

<_Heading3TOC>8.7.4
<Link>Jitter Distributions.......................................................................................... 243</Link>

<_Heading4TOC>8.7.4.1
<Link>Unbounded and Bounded Gaussian Distribution....................................... 243</Link>

<Link></Link>
</_Heading4TOC>

<_Heading4TOC>8.7.4.2</_Heading4TOC>

<_Heading4TOC>8.7.4.3
<Link>High Probability Jitter................................................................................. 244</Link>
</_Heading4TOC>

<_Heading4TOC>8.7.4.4
<Link>Total Jitter................................................................................................... 244</Link>
</_Heading4TOC>

<_Heading4TOC>8.7.4.5
<Link>Probability Distribution Function vs. Cumulative Distribution Function.. 244</Link>
</_Heading4TOC>

<_Heading4TOC>8.7.4.6
<Link>BathTub Curves.......................................................................................... 245</Link>
</_Heading4TOC>

<_Heading4TOC>8.7.4.7
<Link>Specification of GJ and HPJ....................................................................... 247</Link>
</_Heading4TOC>

<_Heading4TOC>8.7.4.8
<Link>Example of Bounded Gaussian................................................................... 248</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>8.7.5
<Link>Statistical Eye Methodology........................................................................... 248</Link>

<_Heading4TOC>8.7.5.1
<Link>Derivation of Cursors and Calculation of PDF........................................... 248</Link>
</_Heading4TOC>

<_Heading4TOC>8.7.5.2
<Link>Inclusion of Sampling Jitter........................................................................ 251</Link>
</_Heading4TOC>

<_Heading4TOC>8.7.5.3
<Link>Generation of Statistical Eye...................................................................... 252</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 9  1.25Gbaud, 2.5Gbaud, and 3.125Gbaud LP-Serial Links</Link>

<_Heading2TOC>9.1
<Link>Level I Application Goals................................................................................... 255</Link>
</_Heading2TOC>

<_Heading2TOC>9.2
<Link>Equalization........................................................................................................ 256</Link>
</_Heading2TOC>

<_Heading2TOC>9.3
<Link>Explanatory Note on Level I Transmitter and Receiver Specifications............. 256</Link>
</_Heading2TOC>

<_Heading2TOC>9.4
<Link>Level I Electrical Specification........................................................................... 257</Link>

<_Heading3TOC>9.4.1
<Link>Level I Short Run Transmitter Characteristics............................................... 257</Link>

<_Heading4TOC>9.4.1.1
<Link>Level I SR Transmitter Test Load.............................................................. 258</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.1.2
<Link>Level I SR Transmitter Baud Rate.............................................................. 258</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.1.3
<Link>Level I SR Transmitter Amplitude and Swing........................................... 258</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.1.4
<Link>Level I SR Transmitter Rise and Fall Times.............................................. 258</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.1.5
<Link>Level I SR Transmitter Differential Pair Skew.......................................... 258</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.1.6
<Link>Level I SR Transmitter Output Resistance and Return Loss...................... 259</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.1.7
<Link>Level I SR Transmitter Lane-to-Lane Skew............................................... 259</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.1.8
<Link>Level I SR Transmitter Short Circuit Current............................................ 259</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.1.9
<Link>Level I SR Transmitter Template and Jitter............................................... 259</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>9.4.2
<Link>Level I Long Run Transmitter Characteristics............................................... 260</Link>

<_Heading4TOC>9.4.2.1
<Link>Level I LR Transmitter Test Load.............................................................. 261</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.2.2
<Link>Level I LR Transmitter Baud Rate............................................................. 261</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.2.3
<Link>Level I LR Transmitter Amplitude and Swing........................................... 261</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.2.4
<Link>Level I LR Transmitter Rise and Fall Times.............................................. 261</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.2.5
<Link>Level I LR Transmitter Differential Pair Skew.......................................... 261</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.2.6
<Link>Level I LR Transmitter Output Resistance and Return Loss...................... 262</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.2.7
<Link>Level I LR Transmitter Lane-to-Lane Skew.............................................. 262</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.2.8
<Link>Level I LR Transmitter Short Circuit Current............................................ 262</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.2.9
<Link>Level I LR Transmitter Template and Jitter............................................... 262</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>9.4.3
<Link>Level I Receiver Specifications...................................................................... 263</Link>

<_Heading4TOC>9.4.3.1
<Link>Level I Receiver Input Baud Rate.............................................................. 264</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.3.2
<Link>Level I Receiver Reference Input Signals.................................................. 264</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.3.3
<Link>Level I Receiver Input Signal Amplitude................................................... 264</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.3.4
<Link>Level I Receiver Absolute Input Voltage................................................... 265</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.3.5
<Link>Level I Receiver Input Common Mode Impedance................................... 265</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.3.6
<Link>Level I Receiver Input Lane-to-Lane Skew................................................ 265</Link>
</_Heading4TOC>

<_Heading4TOC>9.4.3.7
<Link>Level I Receiver Input Resistance and Return Loss................................... 265</Link>

<Link></Link>
</_Heading4TOC>

<_Heading4TOC>9.4.3.8</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>9.5
<Link>Level I Measurement and Test Requirements.................................................... 267</Link>

<_Heading3TOC>9.5.1
<Link>Level I Transmitter Measurements................................................................. 267</Link>

<_Heading4TOC>9.5.1.1
<Link>Level I Eye Template Measurements......................................................... 267</Link>
</_Heading4TOC>

<_Heading4TOC>9.5.1.2
<Link>Level I Jitter Test Measurements................................................................ 267</Link>
</_Heading4TOC>

<_Heading4TOC>9.5.1.3
<Link>Level I Transmit Jitter Load....................................................................... 268</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>9.5.2
<Link>Level I Receiver Jitter Tolerance.................................................................... 268</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 10  5Gbaud and 6.25Gbaud LP-Serial Links</Link>

<_Heading2TOC>10.1
<Link>Level II Application Goals................................................................................. 269</Link>

<_Heading3TOC>10.1.1
<Link>Common to Level II Short run, Medium run and Long run........................... 269</Link>
</_Heading3TOC>

<_Heading3TOC>10.1.2
<Link>Application Goals for Level II Short Run...................................................... 270</Link>
</_Heading3TOC>

<_Heading3TOC>10.1.3
<Link>Application Goals for Level II Medium Run.................................................. 270</Link>
</_Heading3TOC>

<_Heading3TOC>10.1.4
<Link>Application Goals for Long Run.................................................................... 270</Link>
</_Heading3TOC>

<_Heading3TOC>10.1.5
<Link>Explanatory Note on Transmitter and Receiver Specifications...................... 271</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>10.2
<Link>Equalization........................................................................................................ 271</Link>
</_Heading2TOC>

<_Heading2TOC>10.3
<Link>Link Compliance Methodology.......................................................................... 272</Link>

<_Heading3TOC>10.3.1
<Link>Overview......................................................................................................... 272</Link>
</_Heading3TOC>

<_Heading3TOC>10.3.2
<Link>Reference Models........................................................................................... 272</Link>
</_Heading3TOC>

<_Heading3TOC>10.3.3
<Link>Channel Compliance....................................................................................... 273</Link>
</_Heading3TOC>

<_Heading3TOC>10.3.4
<Link>Transmitter Compliance................................................................................. 274</Link>
</_Heading3TOC>

<_Heading3TOC>10.3.5
<Link>Receiver Compliance...................................................................................... 274</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>10.4
<Link>Level II Short Run Interface - General Requirements........................................ 275</Link>

<_Heading3TOC>10.4.1
<Link>Jitter and Inter-operability Methodology........................................................ 275</Link>

<_Heading4TOC>10.4.1.1
<Link>Level II SR Defined Test Patterns.............................................................. 276</Link>
</_Heading4TOC>

<_Heading4TOC>10.4.1.2
<Link>Level II SR Channel Compliance............................................................... 276</Link>
</_Heading4TOC>

<_Heading4TOC>10.4.1.3
<Link>Level II SR Transmitter Inter-operability................................................... 277</Link>
</_Heading4TOC>

<_Heading4TOC>10.4.1.4
<Link>Level II SR Receiver Inter-operability....................................................... 277</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>10.4.2
<Link>Level II SR Electrical Characteristics............................................................. 278</Link>

<_Heading4TOC>10.4.2.1
<Link>Level II SR Transmitter Characteristics..................................................... 278</Link>

<_Heading5TOC>10.4.2.1.1
<Link>Level II SR Transmitter Test Load......................................................... 279</Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.1.2
<Link>Level II SR Transmitter Baud Rate........................................................ 279</Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.1.3
<Link>Level II SR Transmitter Amplitude and Swing...................................... 280</Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.1.4
<Link>Level II SR Transmitter Rise and Fall Times......................................... 280</Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.1.5
<Link>Level II SR Transmitter Differential Pair Skew..................................... 280</Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.1.6
<Link>Level II SR Transmitter Output Resistance and Return Loss................ 280</Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.1.7
<Link>Level II SR Transmitter Lane-to-Lane Skew......................................... 280</Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.1.8
<Link>Level II SR Transmitter Template and Jitter.......................................... 280</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>10.4.2.2
<Link>Level II SR Receiver Characteristics.......................................................... 281</Link>

<_Heading5TOC>10.4.2.2.1
<Link>Level II SR Receiver Input Baud Rate................................................... 282</Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.2.2
<Link>Level II SR Receiver Reference Input Signals....................................... 282</Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.2.3
<Link>Level II SR Receiver Input Signal Amplitude........................................ 283</Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.2.4
<Link>Level II SR Receiver Absolute Input Voltage........................................ 283</Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.2.5
<Link>Level II SR Receiver Input Common Mode Impedance........................ 283</Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.2.6
<Link>Level II SR Receiver Input Lane-to-Lane Skew.................................... 283</Link>

<Link></Link>
</_Heading5TOC>

<_Heading5TOC>10.4.2.2.7</_Heading5TOC>

<_Heading5TOC>10.4.2.2.8
<Link>Level II SR Receiver Input Jitter Tolerance........................................... 284</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>10.4.2.3
<Link>Level II SR Link and Jitter Budgets........................................................... 284</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>10.4.3
<Link>Level II SR StatEye.org Template.................................................................. 286</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>10.5
<Link>Level II Long Run Interface General Requirements.......................................... 288</Link>

<_Heading3TOC>10.5.1
<Link>Long Run Jitter and Inter-operability Methodology....................................... 288</Link>

<_Heading4TOC>10.5.1.1
<Link>Level II LR Channel Compliance............................................................... 288</Link>
</_Heading4TOC>

<_Heading4TOC>10.5.1.2
<Link>Level II LR Transmitter Inter-operability................................................... 290</Link>
</_Heading4TOC>

<_Heading4TOC>10.5.1.3
<Link>Level II LR Receiver Inter-operability....................................................... 290</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>10.5.2
<Link>Level II LR Interface Electrical Characteristics............................................. 291</Link>

<_Heading4TOC>10.5.2.1
<Link>Level II LR Transmitter Characteristics..................................................... 291</Link>

<_Heading5TOC>10.5.2.1.1
<Link>Level II LR Transmitter Test Load......................................................... 293</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.1.2
<Link>Level II LR Transmitter Baud Rate........................................................ 293</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.1.3
<Link>Level II LR Transmitter Amplitude and Swing...................................... 293</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.1.4
<Link>Level II LR Transmitter Rise and Fall Times......................................... 293</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.1.5
<Link>Level II LR Transmitter Differential Pair Skew..................................... 293</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.1.6
<Link>Level II LR Transmitter Output Resistance and Return Loss................ 293</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.1.7
<Link>Level II LR Transmitter Lane-to-Lane Skew......................................... 294</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.1.8
<Link>Level II LR Transmitter Short Circuit Current....................................... 294</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.1.9
<Link>Level II LR Transmitter Template and Jitter.......................................... 294</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>10.5.2.2
<Link>Level II LR Receiver Characteristics......................................................... 294</Link>

<_Heading5TOC>10.5.2.2.1
<Link>Level II LR Receiver Input Baud Rate................................................... 295</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.2.2
<Link>Level II LR Receiver Reference Input Signals....................................... 295</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.2.3
<Link>Level II LR Receiver Input Signal Amplitude....................................... 295</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.2.4
<Link>Level II LR Receiver Absolute Input Voltage........................................ 296</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.2.5
<Link>Level II LR Receiver Input Common Mode Impedance........................ 296</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.2.6
<Link>Level II LR Receiver Input Lane-to-Lane Skew.................................... 296</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.2.7
<Link>Level II LR Receiver Input Resistance and Return Loss....................... 296</Link>
</_Heading5TOC>

<_Heading5TOC>10.5.2.2.8
<Link>Level II LR Receiver Jitter Tolerance.................................................... 297</Link>
</_Heading5TOC>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>10.5.3
<Link>Level II LR Link and Jitter Budgets............................................................... 297</Link>
</_Heading3TOC>

<_Heading3TOC>10.5.4
<Link>Level II LR StatEye.org Template.................................................................. 298</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>10.6
<Link>Level II Medium Run Interface General Requirements..................................... 300</Link>

<_Heading3TOC>10.6.1
<Link>Medium Run Jitter and Inter-operability Methodology.................................. 300</Link>

<_Heading4TOC>10.6.1.1
<Link>Level II Medium Run Channel Compliance............................................... 300</Link>
</_Heading4TOC>

<_Heading4TOC>10.6.1.2
<Link>Level II MR Transmitter Inter-operability................................................. 301</Link>
</_Heading4TOC>

<_Heading4TOC>10.6.1.3
<Link>Medium Receiver Inter-operability............................................................ 302</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>10.6.2
<Link>Level II MR Interface Electrical Characteristics............................................ 302</Link>

<_Heading4TOC>10.6.2.1
<Link>Level II MR Transmitter Characteristics.................................................... 302</Link>

<_Heading5TOC>10.6.2.1.1
<Link>Level II MR Transmitter Test Load....................................................... 304</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.1.2
<Link>Level II MR Transmitter Baud Rate....................................................... 304</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.1.3
<Link>Level II MR Transmitter Amplitude and Swing.................................... 304</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.1.4
<Link>Level II MR Transmitter Rise and Fall Times....................................... 304</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.1.5
<Link>Level II MR Transmitter Differential Pair Skew.................................... 304</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.1.6
<Link>Level II MR Transmitter Output Resistance and Return Loss............... 304</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.1.7
<Link>Level II MR Transmitter Lane-to-Lane Skew........................................ 305</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.1.8
<Link>Level II MR Transmitter Short Circuit Current...................................... 305</Link>

<Link></Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.1.9</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>10.6.2.2
<Link>Level II MR Receiver Characteristics........................................................ 305</Link>

<_Heading5TOC>10.6.2.2.1
<Link>Level II MR Receiver Input Baud Rate.................................................. 306</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.2.2
<Link>Level II MR Receiver Reference Input Signals...................................... 306</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.2.3
<Link>Level II MR Receiver Input Signal Amplitude...................................... 306</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.2.4
<Link>Level II MR Receiver Absolute Input Voltage...................................... 307</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.2.5
<Link>Level II MR Receiver Input Common Mode Impedance....................... 307</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.2.6
<Link>Level II MR Receiver Input Lane-to-Lane Skew................................... 307</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.2.7
<Link>Level II MR Receiver Input Resistance and Return Loss...................... 307</Link>
</_Heading5TOC>

<_Heading5TOC>10.6.2.2.8
<Link>Level II MR Receiver Jitter Tolerance................................................... 308</Link>
</_Heading5TOC>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>10.6.3
<Link>Level II MR Link and Jitter Budgets.............................................................. 308</Link>
</_Heading3TOC>

<_Heading3TOC>10.6.4
<Link>Level II MR StatEye.org Template................................................................. 309</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>10.7
<Link>Level II Measurement and Test Requirements................................................... 311</Link>

<_Heading3TOC>10.7.1
<Link>High Frequency Transmit Jitter Measurement............................................... 311</Link>

<_Heading4TOC>10.7.1.1
<Link>BERT Implementation................................................................................ 311</Link>
</_Heading4TOC>

<_Heading4TOC>10.7.1.2
<Link>Spectrum Analyzer and Oscilloscope Methodology.................................. 313</Link>

<_Heading5TOC>10.7.1.2.1
<Link>Band Limited Unbounded Gaussian Noise............................................ 313</Link>
</_Heading5TOC>

<_Heading5TOC>10.7.1.2.2
<Link>Band Limited 60 Second Total Jitter Measurements.............................. 313</Link>
</_Heading5TOC>

<_Heading5TOC>10.7.1.2.3
<Link>Uncorrelated High Probability Jitter....................................................... 315</Link>
</_Heading5TOC>

<_Heading5TOC>10.7.1.2.4
<Link>Total High Probability Jitter................................................................... 315</Link>
</_Heading5TOC>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>10.7.2
<Link>Total Transmit Wander Measurement............................................................ 316</Link>
</_Heading3TOC>

<_Heading3TOC>10.7.3
<Link>Relative Transmit Wander Measurement....................................................... 317</Link>
</_Heading3TOC>

<_Heading3TOC>10.7.4
<Link>Jitter Tolerance............................................................................................... 318</Link>

<_Heading4TOC>10.7.4.1
<Link>Jitter Tolerance with Relative Wander Lab Setup...................................... 318</Link>

<_Heading5TOC>10.7.4.1.1
<Link>General.................................................................................................... 318</Link>
</_Heading5TOC>

<_Heading5TOC>10.7.4.1.2
<Link>Synchronization...................................................................................... 319</Link>
</_Heading5TOC>

<_Heading5TOC>10.7.4.1.3
<Link>Jitter........................................................................................................ 319</Link>
</_Heading5TOC>

<_Heading5TOC>10.7.4.1.4
<Link>Amplitude............................................................................................... 320</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>10.7.4.2
<Link>Jitter Tolerance with no Relative Wander Lab Setup................................. 320</Link>
</_Heading4TOC>

<_Heading4TOC>10.7.4.3
<Link>Jitter Tolerance with Defined ISI and no Relative Wander........................ 321</Link>
</_Heading4TOC>

<_Heading4TOC>10.7.4.4
<Link>Jitter Transfer.............................................................................................. 321</Link>
</_Heading4TOC>

<_Heading4TOC>10.7.4.5
<Link>Network Analysis Measurement................................................................. 322</Link>
</_Heading4TOC>

<_Heading4TOC>10.7.4.6
<Link>Eye Mask Measurement Setup................................................................... 324</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_AppTitleTOC>
<Link>Annex A  Transmission Line Theory and Channel Information (Informative)</Link>

<_Heading2_AppTOC>A.1
<Link>Transmission Lines Theory................................................................................ 327</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.2
<Link>Impedance Matching........................................................................................... 327</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.3
<Link>Impedance Definition Details............................................................................. 328</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.4
<Link>Density considerations........................................................................................ 330</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.5
<Link>Common-Mode Impedance and Return Loss..................................................... 331</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.6
<Link>Crosstalk Considerations.................................................................................... 332</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.7
<Link>Equation Based Channel Loss by Curve Fit....................................................... 333</Link>
</_Heading2_AppTOC>
</_AppTitleTOC>

<_AppTitleTOC>
<Link></Link>
Annex B  BER Adjustment Methodology (Informative)
<_Heading2_AppTOC>B.1</_Heading2_AppTOC>

<Link></Link>

<_Heading3_AppTOC>B.1.1
<Link>Bathtub Measurements................................................................................... 335</Link>
</_Heading3_AppTOC>
</_AppTitleTOC>

<_Heading2_AppTOC>B.2
<Link>Confidence Level of Errors Measurement.......................................................... 335</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>B.3
<Link>Eye Mask Adjustment for Sampling Oscilloscopes........................................... 336</Link>

<_Heading3_AppTOC>B.3.1
<Link>Theory............................................................................................................. 337</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>B.3.2
<Link>Usage.............................................................................................................. 339</Link>
</_Heading3_AppTOC>
</_Heading2_AppTOC>
</TextSection>

<_AppTitleTOC>
<Link>Annex C  Interface Management (Informative)</Link>

<_Heading2_AppTOC>C.1
<Link>Introduction......................................................................................................... 341</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>C.2
<Link>Packet Retry Mechanism.................................................................................... 341</Link>

<_Heading3_AppTOC>C.2.1
<Link>Input port retry recovery state machine.......................................................... 341</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>C.2.2
<Link>Output port retry recovery state machine....................................................... 343</Link>
</_Heading3_AppTOC>
</_Heading2_AppTOC>

<_Heading2_AppTOC>C.3
<Link>Error Recovery.................................................................................................... 345</Link>

<_Heading3_AppTOC>C.3.1
<Link>Input port error recovery state machine.......................................................... 345</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>C.3.2
<Link>Output port error recovery state machine....................................................... 346</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>C.3.3
<Link>Changes in Error Recovery Behavior for CT................................................. 349</Link>
</_Heading3_AppTOC>
</_Heading2_AppTOC>
</_AppTitleTOC>

<_AppTitleTOC>
<Link>Annex D  Critical Resource Performance Limits (Informative)</Link>
</_AppTitleTOC>

<_AppTitleTOC>
<Link>Annex E  Manufacturability and Testability (Informative)</Link>
</_AppTitleTOC>

<_AppTitleTOC>
<Link>Annex F  Multiple Port Configuration Example (Informative)</Link>

<_Heading2_AppTOC>F.1
<Link>Introduction......................................................................................................... 357</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>F.2
<Link>System with Different Port Width Capabilities.................................................. 357</Link>
</_Heading2_AppTOC>
</_AppTitleTOC>
</Article_A>
</Document>
</Book>

<Part>
<Article_A>
<TextSection>
<_FigTitleLOF>
<Link>2-1Packet Format.................................................................................................................31</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-2Packet Alignment............................................................................................................31</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-3Error Coverage of First 16 Bits of Packet Header..........................................................32</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-4Unpadded Packet of Length 80 Bytes or Less................................................................33</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-5Padded Packet of Length 80 Bytes or Less.....................................................................33</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-6Unpadded Packet of Length Greater than 80 Bytes........................................................33</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-7Padded Packet of Length Greater than 80 Bytes............................................................34</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-8CRC Generation Pipeline................................................................................................35</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-1Short Control Symbol Format.........................................................................................39</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-2Long Control Symbol Format.........................................................................................39</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-3Packet-Accepted Control Symbol Formats.....................................................................42</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-4Packet-Retry Control Symbol Formats...........................................................................42</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-5Packet-Not-Accepted Control Symbol Formats.............................................................43</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-6Status Control Symbol Formats......................................................................................44</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-7VC_Status Control Symbol Formats..............................................................................45</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-8Link-Response Control Symbol Formats.......................................................................45</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-9Start-of-Packet Control Symbol Formats.......................................................................48</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-10Stomp Control Symbol Formats.....................................................................................48</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-11End-of-Packet Control Symbol Formats.........................................................................49</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-12Restart-From-Retry Control Symbol Formats................................................................49</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-13Link-Request Control Symbol Formats..........................................................................49</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-14Multicast-Event Control Symbol Formats......................................................................51</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-15CRC-5 Implementation...................................................................................................53</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-1Character Notation Example (D25.3).............................................................................58</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-2Code-Group Notation Example (/D25.3/)......................................................................59</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-3Lane Encoding, Serialization, Deserialization, and Decoding Process..........................61</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-4Example of a Pseudo-Random Idle Code-Group Generator..........................................76</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-5Idle Sequence 2 Idle Frame............................................................................................78</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-65-tap Transversal Filter...................................................................................................84</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-7Example of CS Field CMD, ACK, NACK Handshake..................................................86</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-8Scrambling Sequence Generator.....................................................................................88</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-91x Mode Short Control Symbol Encoding and Transmission Order..............................92</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-101x Mode Packet Encoding and Transmission Order......................................................92</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-111x Typical Data Flow with Short Control Symbol.........................................................93</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-12Typical 4x Data Flow with Short Control symbol..........................................................96</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-13Baudrate_Discovery state machine (Informational).....................................................100</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-14Lane_Synchronization State Machine..........................................................................109</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-15Lane_Alignment State Machine...................................................................................111</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-161x/2x_Mode_Detect State Machine..............................................................................113</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-171x_Initialization State Machine....................................................................................114</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-181x/Nx_Initialization State Machine for N = 4, 8, 16....................................................118</Link>

<Link></Link>
</_FigTitleLOF>

<_FigTitleLOF/>

<_FigTitleLOF>
<Link>4-201x/2x_Initialization State Machine...............................................................................122</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-211x/2x/Nx_Initialization State Machine.........................................................................125</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-221x/Mx/Nx_Initialization State Machine for N &gt; M &gt; 2................................................128</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>5-1Example Transaction with Acknowledgment...............................................................132</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>5-2Single VC Mode Receiver-Controlled Flow Control...................................................147</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>5-3Single VC Mode Transmitter-Controlled Flow Control...............................................149</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>7-1RapidIO 1x Device to 1x Device Interface Diagram....................................................212</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>7-2RapidIO Nx Device to Nx Device Interface Diagram..................................................212</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>7-3RapidIO Nx Device to 1x Device Interface Diagram...................................................212</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-1Definition of Transmitter Amplitude and Swing..........................................................220</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-2Transition Symbol Transmit Eye Mask........................................................................222</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-3Transition and Steady State Symbol Eye Mask............................................................223</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-4Level I Receiver Input Mask........................................................................................225</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-5Receiver Input Mask.....................................................................................................226</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-6Skew and Relative Wander Between in Band Signals.................................................227</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-7Total Wander of a Signal..............................................................................................228</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-8Total Wander Mask......................................................................................................228</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-9Relative Wander Mask..................................................................................................229</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-10Random Jitter Spectrum................................................................................................229</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-11Reference Model...........................................................................................................230</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-12Transmitter and Input Differential Return Loss...........................................................234</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-13Termination Example...................................................................................................235</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-14Graphical Representation of Receiver Pulse................................................................236</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-15Transmit Pulse..............................................................................................................237</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-16Transmitter FIR Filter Function....................................................................................238</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-17Receiver Pulse Definition.............................................................................................239</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-18Crosstalk Pulse Definition............................................................................................239</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-19Decision Feedback Equalizer........................................................................................240</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-20Feed Forward Filter......................................................................................................240</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-21Generation of Total and Relative Wander....................................................................242</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-22Jitter Probability Density Functions.............................................................................243</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-23Example of Total Jitter PDF.........................................................................................245</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-24Example of Total Jitter CDF.........................................................................................245</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-25Bathtub Definition........................................................................................................247</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-26Example of Bounded Gaussian.....................................................................................248</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-27Statistics of Pulse Response Cursor..............................................................................249</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-28Variation of the c0 Sampling Time...............................................................................250</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-29Varying the Receiver Sampling Point..........................................................................251</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-30Generation of the Data Eye and Bathtub......................................................................253</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>8-31Statistical Eye...............................................................................................................254</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>9-1Single Frequency Sinusoidal Jitter Limits....................................................................266</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-1OIF Reference Model...................................................................................................273</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-2Transmitter Compliance Setup.....................................................................................274</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-3Receiver Compliance Setup..........................................................................................275</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-4BERT with Golden PLL...............................................................................................311</Link>

<Link></Link>
</_FigTitleLOF>

<_FigTitleLOF/>

<_FigTitleLOF>
<Link>10-6Single Side Band Relative Power Spectrum for Phase Modulated Signal...................314</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-7Single Side Band Relative Power Spectrum for Phase Modulated Signal...................315</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-8Transmit Wander Lab Setup.........................................................................................316</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-9Relative Wander Lab Setup..........................................................................................317</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-10Jitter Tolerance with Relative Wander Lab Setup........................................................318</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-11Jitter Tolerance with no Relative Wander....................................................................320</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-12Jitter Tolerance with Defined ISI..................................................................................321</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-13Jitter Transfer Lab Setup...............................................................................................322</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-14S-parameter Port Definitions........................................................................................323</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>10-15Mask Measurement with Golden PLL..........................................................................325</Link>
</_FigTitleLOF>

<_FigTitle_AppLOF>
<Link>A-1Transmission Line as 2-port.........................................................................................329</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-2Network Terminations..................................................................................................329</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-3Measurement of Zodd, Zeven.......................................................................................330</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-4Minimization of Crosstalk at IC Pins...........................................................................332</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-5Minimization of Crosstalk At Connector Pins..............................................................333</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-6Minimization of Crosstalk Over Backplane.................................................................333</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>A-7Equations Based Channel Loss Curves........................................................................334</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>B-1Example Data Mask......................................................................................................337</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>B-2Example Data Mask......................................................................................................338</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>B-3Cumulative Distribution Function of Maximum Amplitude........................................339</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>C-1Input Port Retry Recovery State Machine....................................................................342</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>C-2Output Port Retry Recovery State Machine.................................................................343</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>C-3Input Port Error Recovery State Machine.....................................................................345</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>C-4Output Port Error Recovery State Machine..................................................................347</Link>
</_FigTitle_AppLOF>

<_FigTitle_AppLOF>
<Link>F-1Example system with asymmetric port-width capabilities...........................................</Link>
358</_FigTitle_AppLOF>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>2-1Packet Field Definitions..................................................................................................29</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-2Use of VC, PRIO and CRF Fields..................................................................................30</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-3Parallel CRC-16 Equations.............................................................................................34</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-4Maximum Packet Size....................................................................................................36</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-1Control Symbol Field Definitions...................................................................................39</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-2Stype0 Control Symbol Encoding..................................................................................40</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-3Stype0 Parameter Definitions.........................................................................................41</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-4Cause Field Definition....................................................................................................43</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-5VCID Definition.............................................................................................................45</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-6Port_status Field Definitions..........................................................................................46</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-7Stype1 Control Symbol Encoding..................................................................................46</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-8Cmd Field Definitions....................................................................................................49</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-9Parallel CRC-5 Equations...............................................................................................52</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-10Parallel CRC-13 Equations.............................................................................................53</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-1Data Character Encodings..............................................................................................62</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-2Special Character Encodings..........................................................................................69</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-3Special Characters and Columns....................................................................................70</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-4Code-Group Corruption Caused by Single Bit Errors....................................................72</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-5Active Port Width Field Encodings................................................................................80</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-6Lane Number Field Encodings.......................................................................................80</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-7Command and Status Field Encodings...........................................................................81</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-8CS Field 8/10 Bit Encodings..........................................................................................82</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-9Scrambler Initialization Values......................................................................................89</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-10Dcounter Definition......................................................................................................102</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-11lane_sync “Flicker” Probability....................................................................................107</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-1Additional VC Combinations.......................................................................................134</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-2VC0 Transaction Request Flow to Priority Mapping...................................................140</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-3VC0 Transaction Request Flow to Priority and Critical Request Flow Mapping........140</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-4Flow IDs for VCs..........................................................................................................141</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-1LP-Serial Register Map................................................................................................168</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-2Configuration Space Reserved Access Behavior..........................................................168</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-3Bit Settings for Processing Element Features CAR......................................................170</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-4LP-Serial Register Map  - Generic End Point Devices.................................................172</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-5LP-Serial Register Map - Generic End Point Devices (SW assisted)...........................173</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-6LP-Serial Register Map  - Generic End Point Free Devices.........................................175</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-7LP-Serial Register Map - Generic End Point-free Devices (SW assisted)...................177</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-8Bit Settings for LP-Serial Register Block Header........................................................179</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-9Bit Settings for Port Link Timeout Control CSR.........................................................180</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-10Bit Settings for Port Response Timeout Control CSR..................................................181</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-11Bit Settings for Port General Control CSR, Generic End Point Devices.....................182</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-12Bit Settings for General Port Control CSR, Generic End Point Free Device...............182</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-13Bit Settings for Port n Link Maintenance Request CSRs.............................................183</Link>

<Link></Link>
</_TBTitleLOT>

<_TBTitleLOT/>

<_TBTitleLOT>
<Link>6-15Bit Settings for Port n Local ackID Status CSRs..........................................................185</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-16Bit Settings for Port n Error and Status CSRs..............................................................186</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-17Bit Settings for Port n Control CSRs............................................................................188</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-18Bit Settings for Port n Control 2 CSRs.........................................................................191</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-19LP-Serial Lane Register Map.......................................................................................195</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-20Bit Settings for LP-Serial Register Block Header........................................................197</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-21Bit Settings for Lane n Status 0 CSRs..........................................................................198</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-22Bit Settings for Lane n Status 1 CSRs..........................................................................200</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-23Virtual Channel Registers.............................................................................................203</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-24Bit Settings for VC Register Block Header..................................................................205</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-25Port n VC Control and Status Registers........................................................................206</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-26Port n VC0 BW Allocation CSR..................................................................................208</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-27BW Allocation Register Bit Values..............................................................................209</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>6-28Port n VCx BW Allocation CSR..................................................................................210</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>7-1LP-Serial Signal Description........................................................................................211</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>8-1Abbreviations................................................................................................................215</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>8-2General Definitions.......................................................................................................217</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>8-3Jitter and Wander Definitions.......................................................................................218</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>8-4Transmitter Output Jitter Specification.........................................................................223</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>8-5Transmitter Eye Mask Cross Reference.......................................................................224</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>8-6Level I Receiver Jitter Specification.............................................................................225</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>8-7Receiver Eye Mask Cross Reference............................................................................226</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>8-8Level II Receiver Jitter Specification...........................................................................227</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>8-9Definition of Load Types..............................................................................................232</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-1Level I SR Transmitter AC Timing Specifications......................................................257</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-2Level I SR Transmitter Output Jitter Specifications.....................................................258</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-3Level I SR Transmitter Return Loss Parameters..........................................................259</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-4Level I SR Near-End (Tx) Template Intervals.............................................................259</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-5Level I LR Transmitter AC Timing Specifications......................................................260</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-6Level I LR Transmitter Output Jitter Specifications....................................................261</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-7Level I LR Transmitter Return Loss Parameters..........................................................262</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-8Level I LR Near-End (Tx) Template Intervals.............................................................262</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-9Level I Receiver Electrical Input Specifications..........................................................263</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-10Level I Receiver Input Jitter Tolerance Specifications.................................................264</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-11Level I Input Return Loss Parameters..........................................................................265</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-12Level I Single Frequency Sinusoidal Jitter Limits Knee Frequencies..........................266</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>9-13Level I Far-End (Rx) Template Intervals.....................................................................267</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-1Reference Models.........................................................................................................273</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-2Level II SR Transmitter Output Electrical Specifications............................................278</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-3Level II SR Transmitter Output Jitter Specifications...................................................279</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-4Level II SR Transmitter Return Loss Parameters.........................................................280</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-5Level II SR Near-End (Tx) Template Intervals............................................................281</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-6Level II SR Receiver Electrical Input Specifications...................................................281</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-7Level II SR Receiver Input Jitter Tolerance Specifications.........................................282</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-8Level II SR Input Return Loss Parameters...................................................................284</Link>

<Link></Link>
</_TBTitleLOT>

<_TBTitleLOT/>

<_TBTitleLOT>
<Link>10-10Level II SR Informative Loss, Skew and Jitter Budget................................................285</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-11Level II SR High Frequency Jitter Budget...................................................................285</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-12Level II LR Receiver Equalization Output Eye Mask..................................................289</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-13Level II LR Transmitter Output Electrical Specifications............................................292</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-14Level II LR Transmitter Output Jitter Specifications...................................................292</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-15Level II LR Transmitter Return Loss Parameters.........................................................293</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-16Level II LR Near-End Template Intervals....................................................................294</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-17Level II LR Receiver Electrical Input Specifications...................................................295</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-18Level II LR Input Return Loss Parameters...................................................................296</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-19Level II LR Informative Loss, Skew and Jitter Budget................................................297</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-20Level II LR High Frequency Jitter Budget...................................................................297</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-21Level II LR Receiver Equalization Output Eye Mask..................................................301</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-22Level II MR Transmitter Output Electrical Specifications...........................................303</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-23Level II MR Transmitter Output Jitter Specifications..................................................303</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-24Level II MR Transmitter Return Loss Parameters........................................................304</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-25Level II MR Near-End Template Intervals...................................................................305</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-26Level II MR Receiver Electrical Input Specifications..................................................306</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-27Level II MR Input Return Loss Parameters..................................................................307</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-28Level II MR Informative Loss, Skew and Jitter Budget...............................................308</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>10-29Level II MR High Frequency Jitter Budget..................................................................308</Link>
</_TBTitleLOT>

<_TBTitle_AppLOT>
<Link>A-1Curve fit Coefficients....................................................................................................334</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>C-1Input Port Retry Recovery State Machine Transition Table.........................................342</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>C-2Output Port Retry Recovery State Machine Transition Table......................................344</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>C-3Input Port Error Recovery State Machine Transition Table.........................................346</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>C-4Output Port Error Recovery State Machine Transition Table......................................347</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>D-1Packet Transmission Delay Components.....................................................................352</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>D-2Packet Acknowledgment Delay Components...............................................................353</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>D-3Packet Delays................................................................................................................353</Link>
</_TBTitle_AppLOT>

<_TBTitle_AppLOT>
<Link>D-4Maximum Transmission Distances...............................................................................354</Link>
</_TBTitle_AppLOT>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Overview
<_Heading2>1.1  Introduction</_Heading2>

<_Heading2>1.2  Contents</_Heading2>

<_Heading2>1.3  Terminology</_Heading2>

<_Heading2>1.4  Conventions</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  Packets
<_Heading2>2.1  Introduction</_Heading2>

<_Heading2>2.2  Packet Field Definitions</_Heading2>

<_Heading2>2.3  Packet Format</_Heading2>

<_Heading2>2.4  Packet Protection
<_Heading3>2.4.1  Packet CRC Operation</_Heading3>

<_Heading3>2.4.2  CRC-16 Code</_Heading3>
</_Heading2>

<_Heading2>2.5  Maximum Packet Size</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  Control Symbols
<_Heading2>3.1  Introduction</_Heading2>

<_Heading2>3.2  Control Symbol Field Definitions</_Heading2>

<_Heading2>3.3  Control Symbol Format</_Heading2>

<_Heading2>3.4  Stype0 Control Symbols
<_Heading3>3.4.1  Packet-Accepted Control Symbol</_Heading3>

<_Heading3>3.4.2  Packet-Retry Control Symbol</_Heading3>

<_Heading3>3.4.3  Packet-Not-Accepted Control Symbol</_Heading3>

<_Heading3>3.4.4  Status Control Symbol</_Heading3>

<_Heading3>3.4.5  VC-Status Control Symbol</_Heading3>

<_Heading3>3.4.6  Link-Response Control Symbol </_Heading3>
</_Heading2>

<_Heading2>3.5  Stype1 Control Symbols
<_Heading3>3.5.1  Start-of-Packet Control Symbol</_Heading3>

<_Heading3>3.5.2  Stomp Control Symbol</_Heading3>

<_Heading3>3.5.3  End-of-Packet Control Symbol</_Heading3>

<_Heading3>3.5.4  Restart-From-Retry Control Symbol</_Heading3>

<_Heading3>3.5.5  Link-Request Control Symbol 
<_Heading4>3.5.5.1  Reset-Device Command</_Heading4>

<_Heading4>3.5.5.2  Input-Status Command</_Heading4>
</_Heading3>

<_Heading3>3.5.6  Multicast-Event Control Symbol</_Heading3>
</_Heading2>

<_Heading2>3.6  Control Symbol Protection
<_Heading3>3.6.1  CRC-5 Code</_Heading3>

<_Heading3>3.6.2  CRC-5 Parallel Code Generation</_Heading3>

<_Heading3>3.6.3  CRC-13 Code</_Heading3>

<_Heading3>3.6.4  CRC-13 Parallel Code Generation</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 4  PCS and PMA Layers
<_Heading2>4.1  Introduction</_Heading2>

<_Heading2>4.2  PCS Layer Functions</_Heading2>

<_Heading2>4.3  PMA Layer Functions</_Heading2>

<_Heading2>4.4  Definitions</_Heading2>

<_Heading2>4.5  8B/10B Transmission Code
<_Heading3>4.5.1  Character and Code-Group Notation</_Heading3>

<_Heading3>4.5.2  Running Disparity</_Heading3>

<_Heading3>4.5.3  Running Disparity Rules</_Heading3>

<_Heading3>4.5.4  8B/10B Encoding</_Heading3>

<_Heading3>4.5.5  Transmission Order</_Heading3>

<_Heading3>4.5.6  8B/10B Decoding</_Heading3>

<_Heading3>4.5.7  Special Characters and Columns
<_Heading4>4.5.7.1  Packet Delimiter Control Symbol (/PD/)</_Heading4>

<_Heading4>4.5.7.2  Start of Control Symbol (/SC/)</_Heading4>

<_Heading4>4.5.7.3  Idle (/I/)</_Heading4>

<_Heading4>4.5.7.4  Sync (/K/)</_Heading4>

<_Heading4>4.5.7.5  Skip (/R/)</_Heading4>

<_Heading4>4.5.7.6  Align (/A/)</_Heading4>

<_Heading4>4.5.7.7  Mark (/M/)</_Heading4>

<_Heading4>4.5.7.8  Illegal</_Heading4>
</_Heading3>

<_Heading3>4.5.8  Effect of Single Bit Code-Group Errors</_Heading3>
</_Heading2>

<_Heading2>4.6  LP-Serial Link Widths</_Heading2>

<_Heading2>4.7  Idle Sequence
<_Heading3>4.7.1  Clock Compensation Sequence</_Heading3>

<_Heading3>4.7.2  Idle Sequence 1 (IDLE1) </_Heading3>

<_Heading3>4.7.3  Idle Sequence 1 Generation </_Heading3>

<_Heading3>4.7.4  Idle Sequence 2 (IDLE2)
<_Heading4>4.7.4.1  Idle Frame
<_Heading5>4.7.4.1.1  IDLE Sequence 2 Random Data Field</_Heading5>

<_Heading5>4.7.4.1.2  IDLE Sequence 2 CS Field Marker</_Heading5>

<_Heading5>4.7.4.1.3  IDLE2 Command and Status Field (CS field)</_Heading5>

<_Heading5>4.7.4.1.4  IDLE2 CS Field Use</_Heading5>
</_Heading4>
</_Heading3>

<_Heading3>4.7.5  Idle Sequence Selection</_Heading3>
</_Heading2>

<_Heading2>4.8  Scrambling
<_Heading3>4.8.1  Scrambling Rules</_Heading3>

<_Heading3>4.8.2  Descrambler Synchronization</_Heading3>

<_Heading3>4.8.3  Descrambler Synchronization Verification</_Heading3>
</_Heading2>

<_Heading2>4.9  1x Mode Transmission Rules
<_Heading3>4.9.1  1x Ports</_Heading3>

<_Heading3>4.9.2  Nx Ports Operating in 1x Mode</_Heading3>
</_Heading2>

<_Heading2>4.10  Nx Link Striping and Transmission Rules</_Heading2>

<_Heading2>4.11  Retimers and Repeaters
<_Heading3>4.11.1  Retimers</_Heading3>

<_Heading3>4.11.2  Repeaters</_Heading3>
</_Heading2>

<_Heading2>4.12  Port Initialization
<_Heading3>4.12.1  1x Mode Initialization</_Heading3>

<_Heading3>4.12.2  1x/Nx Mode Initialization</_Heading3>

<_Heading3>4.12.3  Baud Rate Discovery</_Heading3>

<_Heading3>4.12.4  State Machines
<_Heading4>4.12.4.1  State Machine Conventions, Functions and Variables
<_Heading5>4.12.4.1.1  State Machine Conventions</_Heading5>

<_Heading5>4.12.4.1.2  State Machine Functions
<_Para_indent_definition2>Asserted when the variable on which it operates changes state.</_Para_indent_definition2>

<_Para_indent_definition2>Gets the next 10 bit code-group for the lane when it becomes available.</_Para_indent_definition2>

<_Para_indent_definition2>Gets the next column of N code-groups or characters, as appropriate, from lanes 0 to N-1 when it becomes available.</_Para_indent_definition2>
</_Heading5>

<_Heading5>4.12.4.1.3  State Machine Variables
<_Para_indent_definition_body>Asserted when a column of two characters from lanes 0 and 1 contains two SC or two PD special characters. Otherwise de-asserted.</_Para_indent_definition_body>

<_Para_indent_definition_body>Asserted by the 1x/2x_Mode_Detect state machine when it determines that the link receiver input signals on lanes 0 and 1 are in 1x mode. Otherwise, de-asserted.</_Para_indent_definition_body>

<_Para_indent_definition_body>Asserted when a column of two characters from lanes 0 and 1 contains one SC or PD special character and one data character. Otherwise de-asserted.</_Para_indent_definition_body>

<_Para_indent_definition2>Asserted when the current column contains all /A/s. Otherwise de-asserted.</_Para_indent_definition2>

<_Para_indent_definition2>A counter used in the Lane Alignment state machine to count received alignment columns (||A||s).</_Para_indent_definition2>

<_Para_indent_definition2>Asserted when the current column contains at least one /A/, but not all /A/s. Otherwise, de-asserted.</_Para_indent_definition2>

<_Para_indent_definition2>If Idle Sequence 1 is being used on the link to which the port is connected, asserted when the current code-group is /K28.5/. Otherwise, de-asserted.</_Para_indent_definition2>

<_Para_indent_definition2>If Idle Sequence 2 is being used on the link to which the port is connected, asserted when the current code-group is either /K28.1/ or /K28.5/. Otherwise, de-asserted.</_Para_indent_definition2>

<_Para_indent_definition_body>A 2-bit synchronous saturating up/down counter with the behavior specified in 
<Link>Table 4-10</Link>
. The counter is used in the 1x/2x_Mode_Detect state machine.</_Para_indent_definition_body>

<_Para_indent_definition2>Asserted when disc_tmr_en has been continuously asserted for 28 +/- 4 msec and the state machine is in the DISCOVERY or a RECOVERY state. The assertion of disc_tmr_done causes disc_tmr_en to be de-asserted. When the state machine is in a state other than the DISCOVERY or a RECOVERY state, disc_tmr_done is de-asserted.</_Para_indent_definition2>

<_Para_indent_definition2>When asserted, the discovery timer (disc_tmr) runs. When de-asserted, the discovery timer is reset to and maintains its initial value.</_Para_indent_definition2>

<_Para_indent_definition2>Asserted when all Nx (multi-lane) modes are disabled. When asserted, forces the 1x/Nx Initialization state machine to use 1x mode.</_Para_indent_definition2>

<_Para_indent_definition2>When force_1x_mode is asserted, force_laneR controls whether lane 0 or lane R, the redundancy lane, is preferred for 1x mode reception. If force_laneR is asserted, lane R is the preferred lane. If force_laneR is deasserted, lane 0 is the preferred lane. If the preferred lane is functional, it is selected by the port initialization state machine for 1x mode reception. If the preferred lane is not functional, the non-preferred lane, if functional, is selected for 1x mode reception.</_Para_indent_definition2>

<_Para_indent_definition2>If force_1x_mode is not asserted, the state of force_laneR has no effect on the initialization state machine.</_Para_indent_definition2>

<_Para_indent_definition2>When asserted, forces the port Initialization state machine to re-initialize. The signal is set under software control and is cleared by the Initialization state machine.</_Para_indent_definition2>

<_Para_indent_definition2>Counter used in the Lane_Synchronization state machine to count INVALID received code-groups. There is one Icounter for each lane in a Nx mode receiver.</_Para_indent_definition2>

<_Para_indent_definition_body>When asserted, indicates that the IDLE sequence for use on the link has been selected by the Idle Sequence Selection process specified in 
<Link>Section 4.7.5</Link>
.</_Para_indent_definition_body>

<_Para_indent_definition_body>If the port supports only one IDLE sequence at the current baud rate, the bit is always asserted.</_Para_indent_definition_body>

<_Para_indent_definition_body>If the port supports multiple IDLE sequences at the current baud rate, the bit is de-asserted when the Initialization state machine is in the SILENT state and is otherwise controlled by the Idle Sequence Selection process. The Idle Sequence Selection process runs when the Initialization state machine is in the SEEK state and lane_sync has been asserted for lane 0, 1 and/or 2. The bit is asserted when the Idle Sequence Selection process completes.</_Para_indent_definition_body>

<_Para_indent_definition2>Counter used in the Lane_Synchronization state machine to count received code-groups that contain a comma pattern. There is one Kcounter for each lane in a Nx mode receiver.</_Para_indent_definition2>

<_Para_indent_definition2>lane_ready[n] = lane_sync[n] &amp; rcvr_trained[n]</_Para_indent_definition2>

<_Para_indent_definition2>Asserted by the Lane_Synchronization state machine when it determines that the lane it is monitoring is in bit synchronization and code-group boundary alignment. Otherwise de-asserted.</_Para_indent_definition2>

<_Para_indent_definition_body>The lane_sync signal for lane n.</_Para_indent_definition_body>

<_Para_indent_definition_body>When asserted, the output drivers for lanes 0 and 1 are enabled</_Para_indent_definition_body>

<_Para_indent_definition_body>When asserted, the output drivers for lanes 0 and 2 are enabled</_Para_indent_definition_body>

<_Para_indent_definition_body>When asserted, the output drivers for lanes 1 and 3 are enabled</_Para_indent_definition_body>

<_Para_indent_definition2>When asserted, the output link driver of a 1x port is enabled.</_Para_indent_definition2>

<_Para_indent_definition2>Mcounter is used in the Lane_Alignment state machine to count columns received that contain at least one /A/, but not all /A/s.</_Para_indent_definition2>

<_Para_indent_definition2>Asserted by the Lane_Alignment state machine when it determines that lanes 0 through N-1 are in sync and aligned.</_Para_indent_definition2>

<_Para_indent_definition2>Indicates when lanes 0 through N-1 of a receiver operating in Nx mode are in bit synchronization and code-group boundary alignment.</_Para_indent_definition2>

<_Para_indent_definition2>Asserted when the port is initialized and operating in Nx mode</_Para_indent_definition2>

<_Para_indent_definition2>When asserted, port_initialized indicates that the port is initialized. Otherwise the port is not initialized. The state of port_initialized affects what the port may transmit on and accept from the link.</_Para_indent_definition2>

<_Para_indent_definition2>In a 2x port that is initialized and is operating in 1x mode (2x_mode de-asserted), receive_lane1 indicates which lane the port has selected for input. When asserted, the port input is taken from lane 1. When de-asserted the port input is taken from lane 0. When the port is operating in 2x mode (2x_mode asserted), receive_lane1 is undefined and shall be ignored.</_Para_indent_definition2>

<_Para_indent_definition2>In a Nx port that is initialized and is operating in 1x mode (Nx_mode de-asserted for all N &gt; 2), receive_lane2 indicates which lane the port has selected for input. When asserted, the port input is taken from lane 2. When de-asserted the port input is taken from lane 0. When the port is operating in Nx mode (some Nx_mode asserted), receive_lane2 is undefined and shall be ignored.</_Para_indent_definition2>

<_Para_indent_definition2>The output enable for the lane 0 and the lane R output drivers of a 1x/Nx port.</_Para_indent_definition2>

<_Para_indent_definition2>Asserted when a lane receiver is enabled and a signal meeting an implementation defined criteria is present at the input of the receiver. The use of signal_detect is implementation dependent. It may be continuously asserted or it may be used to require that some implementation defined additional condition be met before the Lane_Synchronization state machine is allowed to exit the NO_SYNC state. Signal_detect might for example be used to ensure that the input signal to a lane receiver meet some minimum AC input power requirement to prevent the receiver from locking on to crosstalk.</_Para_indent_definition2>

<_Para_indent_definition2>Asserted when silence_timer_en has been continuously asserted for 120 +/- 40 µs and the state machine is in the SILENT state. The assertion of silence_timer_done causes silence_timer_en to be de-asserted. When the state machine is not in the SILENT state, silence_timer_done is de-asserted.</_Para_indent_definition2>

<_Para_indent_definition2>When asserted, the silence_timer runs. When de-asserted, the silence_timer is reset to and maintains its initial value.</_Para_indent_definition2>

<_Para_indent_definition2>When asserted, /VALID/ indicates that the current code-group is a valid code-group given the current running disparity.</_Para_indent_definition2>

<_Para_indent_definition2>Vcounter is used in the Lane_Synchronization state machine to count VALID received code-groups. There is one Vcounter for each lane in a Nx mode receiver.</_Para_indent_definition2>
</_Heading5>
</_Heading4>

<_Heading4>4.12.4.2  Lane Synchronization State Machine</_Heading4>

<_Heading4>4.12.4.3  Lane Alignment State Machine</_Heading4>

<_Heading4>4.12.4.4  1x/2x Mode Detect State Machine</_Heading4>

<_Heading4>4.12.4.5  1x Mode Initialization State Machine</_Heading4>

<_Heading4>4.12.4.6  1x/Nx Mode Initialization State Machine for N = 4, 8, 16</_Heading4>

<_Heading4>4.12.4.7  1x/2x Mode Initialization State Machine</_Heading4>

<_Heading4>4.12.4.8  1x/Mx/Nx Mode Initialization State Machines
<_Heading5>4.12.4.8.1  1x/2x/Nx Initialization State Machine
<_LogicEquation>1xM0to1xR = !lane_ready[0] &amp; lane_sync[0]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xM0toSL = !lane_sync[0]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xM1to1xR = !lane_ready[1] &amp; lane_sync[1]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xM1toSL = !lane_sync[1]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xM2to1xR = !lane_ready[2] &amp; (lane_sync[1] | lane_sync[2])</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xM2toSL = !lane_sync[2] &amp; !lane_sync[1]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xR to1xM0 = !disc_tmr_done &amp; !receive_lane1 &amp; !receive_lane2 &amp; lane_ready[0]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xR to1xM1 = !disc_tmr_done &amp; </_LogicEquation>

<_LogicEquation>(receive_lane1 | receive_lane2 &amp; !lane_ready[2]) &amp; lane_ready[1]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xR to1xM2 = !disc_tmr_done &amp; receive_lane2 &amp; lane_ready[2]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xRtoSL = !lane_sync[0] &amp; !lane_sync[1] &amp; !lane_sync[2]</_LogicEquation>

<_LogicEquation>| disc_tmr_done</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>2xMto2xR = !2_lanes_ready &amp; (lane_sync[0] | lane_sync[1])</_LogicEquation>

<_LogicEquation>| 2_lanes_ready &amp; 1x_mode_detected</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>2xMtoSL = !lane_sync[0] &amp; !lane_sync[1]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>2xRto1xM0 = disc_tmr_done &amp; !2_lanes_ready &amp; lane_ready[0]</_LogicEquation>

<_LogicEquation>| 2_lanes_ready &amp; 1x_mode_detected</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>2xRto1xM1 = disc_tmr_done &amp; !2_lanes_ready &amp; !lane_ready[0] &amp; lane_ready[1]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>2xRto2xM = 2_lanes_ready &amp; !1x_mode_detected</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>2xRtoSL = !lane_sync[0] &amp; !lane_sync[1]</_LogicEquation>

<_LogicEquation>| disc_tmr_done &amp; !lane_ready[0] &amp; !lane_ready[1]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>Dto1xM0 = lane_ready[0] &amp;</_LogicEquation>

<_LogicEquationContinued>(  force_1x_mode &amp;</_LogicEquationContinued>

<_LogicEquationContinued>    (!force_laneR</_LogicEquationContinued>

<_LogicEquationContinued>     | force_laneR &amp; disc_tmr_done &amp; !lane_ready[1] &amp; !lane_ready[2]</_LogicEquationContinued>

<_LogicEquationContinued>    )</_LogicEquationContinued>

<_LogicEquationContinued> | !force_1x_mode &amp; disc_tmr_done &amp; </_LogicEquationContinued>

<_LogicEquationContinued>   (!Nx_mode_enabled | !N_lanes_ready) &amp;</_LogicEquationContinued>

<_LogicEquationContinued>   (!2x_mode_enabled | !2_lanes_ready)</_LogicEquationContinued>

<_LogicEquationContinued>)</_LogicEquationContinued>

<_LogicEquation/>

<_LogicEquation>Dto1xM1 = disc_tmr_done &amp; lane_ready[1] &amp; !lane_ready[2] &amp;</_LogicEquation>

<_LogicEquation>(  force_1x_mode &amp;</_LogicEquation>

<_LogicEquation>   (force_laneR | !force_laneR &amp; disc_tmr_done &amp; !lane_ready[0])</_LogicEquation>

<_LogicEquation> | !force_1x_mode &amp; !lane_ready[0] &amp;</_LogicEquation>

<_LogicEquation>   (!Nx_mode_enabled | !N_lanes_ready) &amp;</_LogicEquation>

<_LogicEquation>   (!2x_mode_enabled | !2_lanes_ready)</_LogicEquation>

<_LogicEquation>)</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>Dto1xM2 = lane_ready[2] &amp;</_LogicEquation>

<_LogicEquationContinued>(  force_1x_mode &amp;</_LogicEquationContinued>

<_LogicEquationContinued>   (force_laneR | !force_laneR &amp; disc_tmr_done &amp; !lane_ready[0])</_LogicEquationContinued>

<_LogicEquationContinued> | !force_1x_mode &amp; disc_tmr_done &amp; !lane_ready[0] &amp;</_LogicEquationContinued>

<_LogicEquationContinued>    (!Nx_mode_enabled | !N_lanes_ready) &amp;</_LogicEquationContinued>

<_LogicEquationContinued>    (!2x_mode_enabled | !2_lanes_ready)</_LogicEquationContinued>

<_LogicEquationContinued>)</_LogicEquationContinued>

<_LogicEquationContinued/>

<_LogicEquation>Dto2xM = 2x_mode_enabled &amp; 2_lanes_ready &amp;</_LogicEquation>

<_LogicEquation>(!Nx_mode_enabled | disc_tmr_done &amp; !N_lanes_ready) </_LogicEquation>

<_LogicEquation/>

<_LogicEquation>DtoNxM = Nx_mode_enabled &amp; N_lanes_ready</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>DtoSL = !lane_sync[0] &amp; !lane_sync[1] &amp; !lane_sync[2]</_LogicEquation>

<_LogicEquationContinued>| disc_tmr_done &amp; !lane_ready[0] &amp; !lane_ready[1] &amp; !lane_ready[2]</_LogicEquationContinued>

<_LogicEquation/>

<_LogicEquation>NxMtoD = !N_lanes_ready &amp; (lane_sync[0] | lane_sync[2])</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>NxMtoSL = !lane_sync[0] &amp; !lane_sync[2]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>SKtoD = (lane_sync[0] | lane_sync[1] | lane_sync[2]) &amp; idle_selected</_LogicEquation>
</_Heading5>

<_Heading5>4.12.4.8.2  1x/Mx/Nx Initialization State Machine (N &gt; M &gt; 2)</_Heading5>

<_LogicEquation>1xM0to1xR = !lane_ready[0] &amp; lane_sync[0]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xM0toSL = !lane_sync[0]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xM2to1xR = !lane_ready[2] &amp; lane_sync[2]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xM2toSL = !lane_sync[2]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xR to1xM0 = !disc_tmr_done &amp; !receive_lane2 &amp; lane_ready[0]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xR to1xM2 = !disc_tmr_done &amp; receive_lane2 &amp; lane_ready[2]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>1xRtoSL = !lane_sync[0] &amp; !lane_sync[2]</_LogicEquation>

<_LogicEquation>| disc_tmr_done</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>Dto1xM0 = lane_ready[0] &amp;
<_LogicEquationContinued>(  force_1x_mode &amp;</_LogicEquationContinued>

<_LogicEquationContinued>   (!force_laneR | force_laneR &amp; disc_tmr_done &amp; !lane_ready[2])</_LogicEquationContinued>

<_LogicEquationContinued>  | !force_1x_mode &amp; disc_tmr_done &amp; </_LogicEquationContinued>

<_LogicEquationContinued>    (!Nx_mode_enabled | !N_lanes_ready) &amp;</_LogicEquationContinued>

<_LogicEquationContinued>    (!Mx_mode_enabled | !M_lanes_ready)</_LogicEquationContinued>

<_LogicEquationContinued>)</_LogicEquationContinued>
</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>Dto1xM2 = lane_ready[2] &amp;
<_LogicEquationContinued>(  force_1x_mode &amp;</_LogicEquationContinued>

<_LogicEquationContinued>   (force_laneR | !force_laneR &amp; disc_tmr_done &amp; !lane_ready[0])</_LogicEquationContinued>

<_LogicEquationContinued>  | !force_1x_mode &amp; disc_tmr_done &amp; !lane_ready[0] &amp;</_LogicEquationContinued>

<_LogicEquationContinued>     (!Nx_mode_enabled | !N_lanes_ready) &amp;</_LogicEquationContinued>

<_LogicEquationContinued>     (!Mx_mode_enabled | !M_lanes_ready)</_LogicEquationContinued>

<_LogicEquationContinued> )</_LogicEquationContinued>
</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>DtoMxM = Mx_mode_enabled &amp; M_lanes_ready &amp;</_LogicEquation>

<_LogicEquation>(!Nx_mode_enabled | disc_tmr_done &amp; !N_lanes_ready) </_LogicEquation>

<_LogicEquation/>

<_LogicEquation>DtoNxM = Nx_mode_enabled &amp; N_lanes_ready</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>DtoSL = !lane_sync[0] &amp; !lane_sync[2]
<_LogicEquationContinued>| disc_tmr_done &amp; !lane_ready[0] &amp; !lane_ready[2]</_LogicEquationContinued>
</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>MxMtoMxR = !M_lanes_ready &amp; (lane_sync[0] | lane_sync[2])</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>MxMtoSL = !lane_sync[0] &amp; !lane_sync[2]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>MxRto1xM0 = disc_tmr_done &amp; !M_lanes_ready &amp; lane_ready[0]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>MxRto1xM2 = disc_tmr_done &amp; !M_lanes_ready &amp; !lane_ready[0] &amp; lane_ready[2]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>MxRtoMxM = !disc_tmr_done &amp; M_lanes_ready</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>MxRtoSL = !lane_sync[0] &amp; !lane_sync[2]</_LogicEquation>

<_LogicEquation>| disc_tmr_done &amp; !lane_ready[0] &amp; !lane_ready[2]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>NxMtoD = !N_lanes_ready &amp; (lane_sync[0] | lane_sync[2])</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>NxMtoSL = !lane_sync[0] &amp; !lane_sync[2]</_LogicEquation>

<_LogicEquation/>

<_LogicEquation>SKtoD = (lane_sync[0] | lane_sync[2]) &amp; idle_selected</_LogicEquation>
</_Heading4>
</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 5  LP-Serial Protocol
<_Heading2>5.1  Introduction</_Heading2>

<_Heading2>5.2  Packet Exchange Protocol</_Heading2>

<_Heading2>5.3  Traffic types</_Heading2>

<_Heading2>5.4  Virtual Channels
<_Heading3>5.4.1  Virtual channel 0 (VC0)</_Heading3>

<_Heading3>5.4.2  Virtual Channels 1-8 (VC1-8)</_Heading3>

<_Heading3>5.4.3  Virtual Channel Utilization</_Heading3>
</_Heading2>

<_Heading2>5.5  Control Symbols
<_Heading3>5.5.1  Control Symbol Selection</_Heading3>

<_Heading3>5.5.2  Control Symbol Delimiting</_Heading3>

<_Heading3>5.5.3  Control Symbol Use
<_Heading4>5.5.3.1  Link Initialization</_Heading4>

<_Heading4>5.5.3.2  Buffer Status Maintenance</_Heading4>

<_Heading4>5.5.3.3  Embedded Control Symbols</_Heading4>

<_Heading4>5.5.3.4  Multicast-Event Control Symbols</_Heading4>
</_Heading3>
</_Heading2>

<_Heading2>5.6  Packets
<_Heading3>5.6.1  Packet Delimiting
<_Heading4>5.6.1.1  Packet Start</_Heading4>

<_Heading4>5.6.1.2  Packet Termination</_Heading4>
</_Heading3>

<_Heading3>5.6.2  Acknowledgment Identifier</_Heading3>

<_Heading3>5.6.3  Packet Priority and Transaction Request Flows</_Heading3>
</_Heading2>

<_Heading2>5.7  Link Maintenance Protocol</_Heading2>

<_Heading2>5.8  Packet Transmission Protocol</_Heading2>

<_Heading2>5.9  Flow Control
<_Heading3>5.9.1  Receiver-Controlled Flow Control
<_Heading4>5.9.1.1  Reliable Traffic VC Receivers</_Heading4>

<_Heading4>5.9.1.2  Continuous Traffic VC Receivers</_Heading4>

<_Heading4>5.9.1.3  Single VC Retry Protocol</_Heading4>

<_Heading4>5.9.1.4  Input Retry-Stopped Recovery Process</_Heading4>

<_Heading4>5.9.1.5  Output Retry-Stopped Recovery Process</_Heading4>
</_Heading3>

<_Heading3>5.9.2  Transmitter-Controlled Flow Control
<_Heading4>5.9.2.1  Receive Buffer Management</_Heading4>

<_Heading4>5.9.2.2  Effective Number of Free Receive Buffers</_Heading4>

<_Heading4>5.9.2.3  Speculative Packet Transmission</_Heading4>
</_Heading3>

<_Heading3>5.9.3  Flow Control Mode Negotiation</_Heading3>
</_Heading2>

<_Heading2>5.10  Canceling Packets</_Heading2>

<_Heading2>5.11  Transaction and Packet Delivery Ordering Rules</_Heading2>

<_Heading2>5.12  Deadlock Avoidance</_Heading2>

<_Heading2>5.13  Error Detection and Recovery
<_Heading3>5.13.1  Lost Packet Detection </_Heading3>

<_Heading3>5.13.2  Link Behavior Under Error
<_Heading4>5.13.2.1  Recoverable Errors</_Heading4>

<_Heading4>5.13.2.2  Idle Sequence Errors
<_Heading5>5.13.2.2.1  IDLE1 Sequence Errors</_Heading5>

<_Heading5>5.13.2.2.2  IDLE2 Sequence Errors</_Heading5>
</_Heading4>

<_Heading4>5.13.2.3  Control Symbol Errors
<_Heading5>5.13.2.3.1  Link Protocol Violations</_Heading5>

<_Heading5>5.13.2.3.2  Corrupted Control symbols</_Heading5>
</_Heading4>

<_Heading4>5.13.2.4  Packet Errors</_Heading4>

<_Heading4>5.13.2.5  Link Timeout</_Heading4>

<_Heading4>5.13.2.6  Input Error-Stopped Recovery Process</_Heading4>

<_Heading4>5.13.2.7  Output Error-Stopped Recovery Process</_Heading4>
</_Heading3>
</_Heading2>

<_Heading2>5.14  Power Management</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 6   LP-Serial Registers 
<_Heading2>6.1  Introduction</_Heading2>

<_Heading2>6.2  Register Map</_Heading2>

<_Heading2>6.3  Reserved Register, Bit and Bit Field Value Behavior</_Heading2>

<_Heading2>6.4  Capability Registers (CARs)
<_Heading3>6.4.1  Processing Element Features CAR
(Configuration Space Offset 0x10)</_Heading3>
</_Heading2>

<_Heading2>6.5  LP-Serial Extended Feature Blocks
<_Heading3>6.5.1  Generic End Point Devices</_Heading3>

<_Heading3>6.5.2  Generic End Point Devices, software assisted error recovery option</_Heading3>

<_Heading3>6.5.3  Generic End Point Free Devices</_Heading3>

<_Heading3>6.5.4  Generic End Point Free Devices, software assisted error recovery option</_Heading3>
</_Heading2>

<_Heading2>6.6  LP-Serial Command and Status Registers (CSRs)
<_Heading3>6.6.1   LP-Serial Register Block Header
(Block Offset 0x0)</_Heading3>

<_Heading3>6.6.2  Port Link Timeout Control CSR
(Block Offset 0x20)</_Heading3>

<_Heading3>6.6.3  Port Response Timeout Control CSR
(Block Offset 0x24)</_Heading3>

<_Heading3>6.6.4  Port General Control CSR
(Block Offset 0x3C)</_Heading3>

<_Heading3>6.6.5  Port n Link Maintenance Request CSRs
(Block Offsets 0x40, 60, ... , 220)</_Heading3>

<_Heading3>6.6.6  Port n Link Maintenance Response CSRs
(Block Offsets 0x44, 64, ... , 224)</_Heading3>

<_Heading3>6.6.7  Port n Local ackID CSRs
(Block Offsets 0x48, 68, ... , 228)</_Heading3>

<_Heading3>6.6.8  Port n Error and Status CSRs
(Block Offset 0x58, 78, ... , 238)</_Heading3>

<_Heading3>6.6.9  Port n Control CSRs
(Block Offsets 0x5C, 7C, ... , 23C)</_Heading3>

<_Heading3>6.6.10  Port n Control 2 CSRs
(Block Offset 0x54, 74, ... , 234)</_Heading3>
</_Heading2>

<_Heading2>6.7  LP-Serial Lane Extended Features Block
<_Heading3>6.7.1  Register Map</_Heading3>

<_Heading3>6.7.2  LP-Serial Lane Command and Status Registers (CSRs)
<_Heading4>6.7.2.1  LP-Serial Register Block Header
(Block Offset 0x0)</_Heading4>

<_Heading4>6.7.2.2  Lane n Status 0 CSRs
(Block Offsets 0x10, 30, ... , 3F0)</_Heading4>

<_Heading4>6.7.2.3  Lane n Status 1 CSRs
(Block Offsets 0x14, 34, ... , 3F4)</_Heading4>

<_Heading4>6.7.2.4  Implementation Specific CSRs
<_Heading5>6.7.2.4.1  Lane n Status 2 CSR
(Block Offsets 0x18, 38, ..., 3F8)</_Heading5>

<_Heading5>6.7.2.4.2  Lane n Status 3 CSR
(Block Offsets 0x1C, 3C, ..., 3FC)</_Heading5>

<_Heading5>6.7.2.4.3  Lane n Status 4 CSR
(Block Offsets 0x20, 40, ..., 400)</_Heading5>

<_Heading5>6.7.2.4.4  Lane n Status 5 CSR
(Block Offsets 0x24, 44, ..., 404)</_Heading5>

<_Heading5>6.7.2.4.5  Lane n Status 6 CSR
(Block Offsets 0x28, 48, ..., 408)</_Heading5>

<_Heading5>6.7.2.4.6  Lane n Status 7 CSR
(Block Offsets 0x2C, 4C, ..., 40C)</_Heading5>
</_Heading4>
</_Heading3>
</_Heading2>

<_Heading2>6.8  Virtual Channel Extended Features Block
<_Heading3>6.8.1  Register Map</_Heading3>

<_Heading3>6.8.2  Virtual Channel Control Block Registers
<_Heading4>6.8.2.1  VC Register Block Header
(Block Offset 0x0)</_Heading4>

<_Heading4>6.8.2.2  Port n VC Control and Status Registers
(Block Offset ((port number) + 1) * 0x20))</_Heading4>

<_Heading4>6.8.2.3  Port n VC0 BW Allocation Registers
(Block Offset (((port number) + 1) * 0x20) + 0x04))</_Heading4>

<_Heading4>6.8.2.4  Port n VCx BW Allocation Registers
(Block Offset ((((port number) + 1) * 0x20) + 
(offset based on VC #, see 
<Link>Table 6-23</Link>
)))</_Heading4>
</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 7  Signal Descriptions
<_Heading2>7.1  Introduction</_Heading2>

<_Heading2>7.2  Signal Definitions</_Heading2>

<_Heading2>7.3  Serial RapidIO Interface Diagrams</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 8  Common Electrical Specifications
<_Heading2>8.1  Introduction </_Heading2>

<_Heading2>8.2  References</_Heading2>

<_Heading2>8.3  Abbreviations
<_FrameAnchor>
<Span/>
</_FrameAnchor>
</_Heading2>

<_Heading2>8.4  Definitions
<_FrameAnchor>
<Span/>
</_FrameAnchor>

<_Heading3>8.4.1  Definition of Amplitude and Swing</_Heading3>

<_Heading3>8.4.2  Transmitter (Near-End) Template</_Heading3>

<_Heading3>8.4.3  Receiver (Far-End) Template
<_Heading4>8.4.3.1  Level I Receiver Template</_Heading4>

<_Heading4>8.4.3.2  Level II Receiver Template</_Heading4>
</_Heading3>

<_Heading3>8.4.4  Definition of Skew and Relative Wander
<_FrameAnchor/>
</_Heading3>

<_Heading3>8.4.5  Total Wander Mask</_Heading3>

<_Heading3>8.4.6  Relative Wander Mask</_Heading3>

<_Heading3>8.4.7  Random Jitter Mask</_Heading3>

<_Heading3>8.4.8  Defined Test Patterns</_Heading3>

<_Heading3>8.4.9  Reference Model</_Heading3>
</_Heading2>

<_Heading2>8.5  Common Electrical Specification
<_Heading3>8.5.1  Introduction</_Heading3>

<_Heading3>8.5.2  Data Patterns</_Heading3>

<_Heading3>8.5.3  Signal Levels</_Heading3>

<_Heading3>8.5.4  Bit Error Ratio
<_Heading4>8.5.4.1  Level I Bit Error Ratio</_Heading4>

<_Heading4>8.5.4.2  Level II Bit Error Ratio</_Heading4>
</_Heading3>

<_Heading3>8.5.5  Ground Differences</_Heading3>

<_Heading3>8.5.6  Cross Talk</_Heading3>

<_Heading3>8.5.7  Transmitter Test Load</_Heading3>

<_Heading3>8.5.8  Transmitter Lane-to-Lane Skew</_Heading3>

<_Heading3>8.5.9  Receiver Input Lane-to-Lane Skew</_Heading3>

<_Heading3>8.5.10  Transmitter Short Circuit Current</_Heading3>

<_Heading3>8.5.11  Differential Resistance and Return Loss, Transmitter and Receiver</_Heading3>

<_Heading3>8.5.12  Baud Rate Tolerance</_Heading3>

<_Heading3>8.5.13  Termination and DC Blocking</_Heading3>
</_Heading2>

<_Heading2>8.6  Pulse Response Channel Modelling
<_Heading3>8.6.1  Generating a Pulse Response</_Heading3>

<_Heading3>8.6.2  Basic Pulse Response Definitions</_Heading3>

<_Heading3>8.6.3  Transmitter Pulse Definition</_Heading3>

<_Heading3>8.6.4  Receiver Pulse Response</_Heading3>

<_Heading3>8.6.5  Crosstalk Pulse Response</_Heading3>

<_Heading3>8.6.6  Decision Feedback Equalizer</_Heading3>

<_Heading3>8.6.7  Time Continuous Transverse Filter
<_Heading4>8.6.7.1  Time Continuous Zero-Pole Equalizer Adaption</_Heading4>
</_Heading3>

<_Heading3>8.6.8  Time Continuous Zero/Pole</_Heading3>

<_Heading3>8.6.9  Degrees of Freedom
<_Heading4>8.6.9.1  Receiver Sample Point</_Heading4>

<_Heading4>8.6.9.2  Transmit Emphasis</_Heading4>
</_Heading3>
</_Heading2>

<_Heading2>8.7  Jitter Modelling
<_Heading3>8.7.1  High Frequency Jitter vs. Wander</_Heading3>

<_Heading3>8.7.2  Total Wander vs. Relative Wander</_Heading3>

<_Heading3>8.7.3  Correlated vs. Uncorrelated Jitter</_Heading3>

<_Heading3>8.7.4  Jitter Distributions
<_Heading4>8.7.4.1  Unbounded and Bounded Gaussian Distribution</_Heading4>

<_Heading4>8.7.4.2  Bounded Gaussian Distribution</_Heading4>

<_Heading4>8.7.4.3  High Probability Jitter</_Heading4>

<_Heading4>8.7.4.4  Total Jitter</_Heading4>

<_Heading4>8.7.4.5  Probability Distribution Function vs. Cumulative Distribution Function</_Heading4>

<_Heading4>8.7.4.6  BathTub Curves</_Heading4>

<_Heading4>8.7.4.7  Specification of GJ and HPJ</_Heading4>

<_Heading4>8.7.4.8  Example of Bounded Gaussian</_Heading4>
</_Heading3>

<_Heading3>8.7.5  Statistical Eye Methodology
<_Heading4>8.7.5.1  Derivation of Cursors and Calculation of PDF</_Heading4>

<_Heading4>8.7.5.2  Inclusion of Sampling Jitter</_Heading4>

<_Heading4>8.7.5.3  Generation of Statistical Eye</_Heading4>
</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 9  1.25Gbaud, 2.5Gbaud, and 3.125Gbaud LP-Serial Links
<_Heading2>9.1  Level I Application Goals</_Heading2>

<_Heading2>9.2  Equalization</_Heading2>

<_Heading2>9.3  Explanatory Note on Level I Transmitter and Receiver Specifications</_Heading2>

<_Heading2>9.4  Level I Electrical Specification
<_Heading3>9.4.1  Level I Short Run Transmitter Characteristics
<_Heading4>9.4.1.1  Level I SR Transmitter Test Load</_Heading4>

<_Heading4>9.4.1.2  Level I SR Transmitter Baud Rate </_Heading4>

<_Heading4>9.4.1.3  Level I SR Transmitter Amplitude and Swing</_Heading4>

<_Heading4>9.4.1.4  Level I SR Transmitter Rise and Fall Times</_Heading4>

<_Heading4>9.4.1.5  Level I SR Transmitter Differential Pair Skew</_Heading4>

<_Heading4>9.4.1.6  Level I SR Transmitter Output Resistance and Return Loss</_Heading4>

<_Heading4>9.4.1.7  Level I SR Transmitter Lane-to-Lane Skew</_Heading4>

<_Heading4>9.4.1.8  Level I SR Transmitter Short Circuit Current</_Heading4>

<_Heading4>9.4.1.9  Level I SR Transmitter Template and Jitter</_Heading4>
</_Heading3>

<_Heading3>9.4.2  Level I Long Run Transmitter Characteristics
<_Heading4>9.4.2.1  Level I LR Transmitter Test Load</_Heading4>

<_Heading4>9.4.2.2  Level I LR Transmitter Baud Rate </_Heading4>

<_Heading4>9.4.2.3  Level I LR Transmitter Amplitude and Swing</_Heading4>

<_Heading4>9.4.2.4  Level I LR Transmitter Rise and Fall Times</_Heading4>

<_Heading4>9.4.2.5  Level I LR Transmitter Differential Pair Skew</_Heading4>

<_Heading4>9.4.2.6  Level I LR Transmitter Output Resistance and Return Loss</_Heading4>

<_Heading4>9.4.2.7  Level I LR Transmitter Lane-to-Lane Skew</_Heading4>

<_Heading4>9.4.2.8  Level I LR Transmitter Short Circuit Current</_Heading4>

<_Heading4>9.4.2.9  Level I LR Transmitter Template and Jitter</_Heading4>
</_Heading3>

<_Heading3>9.4.3  Level I Receiver Specifications
<_Heading4>9.4.3.1  Level I Receiver Input Baud Rate</_Heading4>

<_Heading4>9.4.3.2  Level I Receiver Reference Input Signals</_Heading4>

<_Heading4>9.4.3.3  Level I Receiver Input Signal Amplitude</_Heading4>

<_Heading4>9.4.3.4  Level I Receiver Absolute Input Voltage</_Heading4>

<_Heading4>9.4.3.5  Level I Receiver Input Common Mode Impedance</_Heading4>

<_Heading4>9.4.3.6  Level I Receiver Input Lane-to-Lane Skew</_Heading4>

<_Heading4>9.4.3.7  Level I Receiver Input Resistance and Return Loss</_Heading4>

<_Heading4>9.4.3.8  Level I Receiver Input Jitter Tolerance</_Heading4>
</_Heading3>
</_Heading2>

<_Heading2>9.5  Level I Measurement and Test Requirements
<_Heading3>9.5.1  Level I Transmitter Measurements
<_Heading4>9.5.1.1  Level I Eye Template Measurements</_Heading4>

<_Heading4>9.5.1.2  Level I Jitter Test Measurements</_Heading4>

<_Heading4>9.5.1.3  Level I Transmit Jitter Load</_Heading4>
</_Heading3>

<_Heading3>9.5.2  Level I Receiver Jitter Tolerance</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 10  5Gbaud and 6.25Gbaud LP-Serial Links
<_Heading2>10.1  Level II Application Goals 
<_Heading3>10.1.1  Common to Level II Short run, Medium run and Long run</_Heading3>

<_Heading3>10.1.2  Application Goals for Level II Short Run</_Heading3>

<_Heading3>10.1.3  Application Goals for Level II Medium Run</_Heading3>

<_Heading3>10.1.4  Application Goals for Long Run</_Heading3>

<_Heading3>10.1.5  Explanatory Note on Transmitter and Receiver Specifications</_Heading3>
</_Heading2>

<_Heading2>10.2  Equalization</_Heading2>

<_Heading2>10.3  Link Compliance Methodology
<_Heading3>10.3.1  Overview</_Heading3>

<_Heading3>10.3.2  Reference Models</_Heading3>

<_Heading3>10.3.3  Channel Compliance</_Heading3>

<_Heading3>10.3.4  Transmitter Compliance</_Heading3>

<_Heading3>10.3.5  Receiver Compliance</_Heading3>
</_Heading2>

<_Heading2>10.4  Level II Short Run Interface - General Requirements
<_Heading3>10.4.1  Jitter and Inter-operability Methodology
<_Heading4>10.4.1.1  Level II SR Defined Test Patterns1</_Heading4>

<_Heading4>10.4.1.2  Level II SR Channel Compliance</_Heading4>

<_Heading4>10.4.1.3  Level II SR Transmitter Inter-operability</_Heading4>

<_Heading4>10.4.1.4  Level II SR Receiver Inter-operability</_Heading4>
</_Heading3>

<_Heading3>10.4.2  Level II SR Electrical Characteristics
<_Heading4>10.4.2.1  Level II SR Transmitter Characteristics
<_Heading5>10.4.2.1.1  Level II SR Transmitter Test Load</_Heading5>

<_Heading5>10.4.2.1.2  Level II SR Transmitter Baud Rate </_Heading5>

<_Heading5>10.4.2.1.3  Level II SR Transmitter Amplitude and Swing</_Heading5>

<_Heading5>10.4.2.1.4  Level II SR Transmitter Rise and Fall Times</_Heading5>

<_Heading5>10.4.2.1.5  Level II SR Transmitter Differential Pair Skew</_Heading5>

<_Heading5>10.4.2.1.6  Level II SR Transmitter Output Resistance and Return Loss</_Heading5>

<_Heading5>10.4.2.1.7  Level II SR Transmitter Lane-to-Lane Skew</_Heading5>

<_Heading5>10.4.2.1.8  Level II SR Transmitter Template and Jitter</_Heading5>
</_Heading4>

<_Heading4>10.4.2.2  Level II SR Receiver Characteristics
<_Heading5>10.4.2.2.1  Level II SR Receiver Input Baud Rate</_Heading5>

<_Heading5>10.4.2.2.2  Level II SR Receiver Reference Input Signals</_Heading5>

<_Heading5>10.4.2.2.3  Level II SR Receiver Input Signal Amplitude</_Heading5>

<_Heading5>10.4.2.2.4  Level II SR Receiver Absolute Input Voltage</_Heading5>

<_Heading5>10.4.2.2.5  Level II SR Receiver Input Common Mode Impedance</_Heading5>

<_Heading5>10.4.2.2.6  Level II SR Receiver Input Lane-to-Lane Skew</_Heading5>

<_Heading5>10.4.2.2.7  Level II SR Receiver Input Resistance and Return Loss</_Heading5>

<_Heading5>10.4.2.2.8  Level II SR Receiver Input Jitter Tolerance</_Heading5>
</_Heading4>

<_Heading4>10.4.2.3  Level II SR Link and Jitter Budgets</_Heading4>
</_Heading3>

<_Heading3>10.4.3  Level II SR StatEye.org Template</_Heading3>
</_Heading2>

<_Heading2>10.5  Level II Long Run Interface General Requirements
<_Heading3>10.5.1  Long Run Jitter and Inter-operability Methodology
<_Heading4>10.5.1.1  Level II LR Channel Compliance</_Heading4>

<_Heading4>10.5.1.2  Level II LR Transmitter Inter-operability</_Heading4>

<_Heading4>10.5.1.3  Level II LR Receiver Inter-operability</_Heading4>
</_Heading3>

<_Heading3>10.5.2  Level II LR Interface Electrical Characteristics
<_Heading4>10.5.2.1  Level II LR Transmitter Characteristics
<_Heading5>10.5.2.1.1  Level II LR Transmitter Test Load</_Heading5>

<_Heading5>10.5.2.1.2  Level II LR Transmitter Baud Rate </_Heading5>

<_Heading5>10.5.2.1.3  Level II LR Transmitter Amplitude and Swing</_Heading5>

<_Heading5>10.5.2.1.4  Level II LR Transmitter Rise and Fall Times</_Heading5>

<_Heading5>10.5.2.1.5  Level II LR Transmitter Differential Pair Skew</_Heading5>

<_Heading5>10.5.2.1.6  Level II LR Transmitter Output Resistance and Return Loss</_Heading5>

<_Heading5>10.5.2.1.7  Level II LR Transmitter Lane-to-Lane Skew</_Heading5>

<_Heading5>10.5.2.1.8  Level II LR Transmitter Short Circuit Current</_Heading5>

<_Heading5>10.5.2.1.9  Level II LR Transmitter Template and Jitter</_Heading5>
</_Heading4>

<_Heading4>10.5.2.2  Level II LR Receiver Characteristics
<_Heading5>10.5.2.2.1  Level II LR Receiver Input Baud Rate</_Heading5>

<_Heading5>10.5.2.2.2  Level II LR Receiver Reference Input Signals</_Heading5>

<_Heading5>10.5.2.2.3  Level II LR Receiver Input Signal Amplitude</_Heading5>

<_Heading5>10.5.2.2.4  Level II LR Receiver Absolute Input Voltage</_Heading5>

<_Heading5>10.5.2.2.5  Level II LR Receiver Input Common Mode Impedance</_Heading5>

<_Heading5>10.5.2.2.6  Level II LR Receiver Input Lane-to-Lane Skew</_Heading5>

<_Heading5>10.5.2.2.7  Level II LR Receiver Input Resistance and Return Loss</_Heading5>

<_Heading5>10.5.2.2.8  Level II LR Receiver Jitter Tolerance</_Heading5>
</_Heading4>
</_Heading3>

<_Heading3>10.5.3  Level II LR Link and Jitter Budgets</_Heading3>

<_Heading3>10.5.4  Level II LR StatEye.org Template</_Heading3>
</_Heading2>

<_Heading2>10.6  Level II Medium Run Interface General Requirements
<_Heading3>10.6.1  Medium Run Jitter and Inter-operability Methodology
<_Heading4>10.6.1.1  Level II Medium Run Channel Compliance</_Heading4>

<_Heading4>10.6.1.2  Level II MR Transmitter Inter-operability</_Heading4>

<_Heading4>10.6.1.3  Medium Receiver Inter-operability</_Heading4>
</_Heading3>

<_Heading3>10.6.2  Level II MR Interface Electrical Characteristics
<_Heading4>10.6.2.1  Level II MR Transmitter Characteristics
<_Heading5>10.6.2.1.1  Level II MR Transmitter Test Load</_Heading5>

<_Heading5>10.6.2.1.2  Level II MR Transmitter Baud Rate </_Heading5>

<_Heading5>10.6.2.1.3  Level II MR Transmitter Amplitude and Swing</_Heading5>

<_Heading5>10.6.2.1.4  Level II MR Transmitter Rise and Fall Times</_Heading5>

<_Heading5>10.6.2.1.5  Level II MR Transmitter Differential Pair Skew</_Heading5>

<_Heading5>10.6.2.1.6  Level II MR Transmitter Output Resistance and Return Loss</_Heading5>

<_Heading5>10.6.2.1.7  Level II MR Transmitter Lane-to-Lane Skew</_Heading5>

<_Heading5>10.6.2.1.8  Level II MR Transmitter Short Circuit Current</_Heading5>

<_Heading5>10.6.2.1.9  Level II MR Transmitter Template and Jitter</_Heading5>
</_Heading4>

<_Heading4>10.6.2.2  Level II MR Receiver Characteristics
<_Heading5>10.6.2.2.1  Level II MR Receiver Input Baud Rate</_Heading5>

<_Heading5>10.6.2.2.2  Level II MR Receiver Reference Input Signals</_Heading5>

<_Heading5>10.6.2.2.3  Level II MR Receiver Input Signal Amplitude</_Heading5>

<_Heading5>10.6.2.2.4  Level II MR Receiver Absolute Input Voltage</_Heading5>

<_Heading5>10.6.2.2.5  Level II MR Receiver Input Common Mode Impedance</_Heading5>

<_Heading5>10.6.2.2.6  Level II MR Receiver Input Lane-to-Lane Skew</_Heading5>

<_Heading5>10.6.2.2.7  Level II MR Receiver Input Resistance and Return Loss</_Heading5>

<_Heading5>10.6.2.2.8  Level II MR Receiver Jitter Tolerance</_Heading5>
</_Heading4>
</_Heading3>

<_Heading3>10.6.3  Level II MR Link and Jitter Budgets</_Heading3>

<_Heading3>10.6.4  Level II MR StatEye.org Template</_Heading3>
</_Heading2>

<_Heading2>10.7  Level II Measurement and Test Requirements
<_Heading3>10.7.1  High Frequency Transmit Jitter Measurement
<_Heading4>10.7.1.1  BERT Implementation</_Heading4>

<_Heading4>10.7.1.2  Spectrum Analyzer and Oscilloscope Methodology
<_Heading5>10.7.1.2.1  Band Limited1 Unbounded Gaussian Noise</_Heading5>

<_Heading5>10.7.1.2.2  Band Limited 60 Second Total Jitter Measurements</_Heading5>

<_Heading5>10.7.1.2.3  Uncorrelated High Probability Jitter</_Heading5>

<_Heading5>10.7.1.2.4  Total High Probability Jitter</_Heading5>
</_Heading4>
</_Heading3>

<_Heading3>10.7.2  Total Transmit Wander Measurement</_Heading3>

<_Heading3>10.7.3  Relative Transmit Wander Measurement</_Heading3>

<_Heading3>10.7.4  Jitter Tolerance
<_Heading4>10.7.4.1  Jitter Tolerance with Relative Wander Lab Setup 
<_Heading5>10.7.4.1.1  General</_Heading5>

<_Heading5>10.7.4.1.2  Synchronization</_Heading5>

<_Heading5>10.7.4.1.3  Jitter</_Heading5>

<_Heading5>10.7.4.1.4  Amplitude</_Heading5>
</_Heading4>

<_Heading4>10.7.4.2  Jitter Tolerance with no Relative Wander Lab Setup </_Heading4>

<_Heading4>10.7.4.3  Jitter Tolerance with Defined ISI and no Relative Wander</_Heading4>

<_Heading4>10.7.4.4  Jitter Transfer</_Heading4>

<_Heading4>10.7.4.5  Network Analysis Measurement</_Heading4>

<_Heading4>10.7.4.6  Eye Mask Measurement Setup</_Heading4>
</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_AppTitle>Annex A Transmission Line Theory and Channel Information (Informative)
<_Heading2_App>A.1  Transmission Lines Theory</_Heading2_App>

<_Heading2_App>A.2  Impedance Matching</_Heading2_App>

<_Heading2_App>A.3  Impedance Definition Details
<_FrameAnchor/>
</_Heading2_App>

<_Heading2_App>A.4  Density considerations</_Heading2_App>

<_Heading2_App>A.5  Common-Mode Impedance and Return Loss</_Heading2_App>

<_Heading2_App>A.6  Crosstalk Considerations</_Heading2_App>

<_Heading2_App>A.7  Equation Based Channel Loss by Curve Fit</_Heading2_App>
</_AppTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_AppTitle>Annex B BER Adjustment Methodology (Informative)
<_Heading2_App>B.1  Extrapolation of Correlated Bounded Gaussian Jitter to low BERs
<_Heading3_App>B.1.1  Bathtub Measurements</_Heading3_App>
</_Heading2_App>

<_Heading2_App>B.2  Confidence Level of Errors Measurement</_Heading2_App>

<_Heading2_App>B.3  Eye Mask Adjustment for Sampling Oscilloscopes
<_Heading3_App>B.3.1  Theory</_Heading3_App>

<_Heading3_App>B.3.2  Usage</_Heading3_App>
</_Heading2_App>
</_AppTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_AppTitle>Annex C Interface Management (Informative)
<_Heading2_App>C.1  Introduction</_Heading2_App>

<_Heading2_App>C.2  Packet Retry Mechanism
<_Heading3_App>C.2.1  Input port retry recovery state machine</_Heading3_App>

<_Heading3_App>C.2.2  Output port retry recovery state machine</_Heading3_App>
</_Heading2_App>

<_Heading2_App>C.3  Error Recovery 
<_Heading3_App>C.3.1  Input port error recovery state machine</_Heading3_App>

<_Heading3_App>C.3.2  Output port error recovery state machine</_Heading3_App>

<_Heading3_App>C.3.3  Changes in Error Recovery Behavior for CT</_Heading3_App>
</_Heading2_App>
</_AppTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_AppTitle>Annex D Critical Resource Performance Limits (Informative)</_AppTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_AppTitle>Annex E Manufacturability and Testability (Informative)</_AppTitle>
</TextSection>
</Article_A>
</Part>

<Part>
<Article_A>
<TextSection>
<_AppTitle>Annex F Multiple Port Configuration Example (Informative)
<_Heading2_App>F.1  Introduction</_Heading2_App>

<_Heading2_App>F.2  System with Different Port Width Capabilities</_Heading2_App>
</_AppTitle>
</TextSection>
</Article_A>
</Part>

<Part/>
</Part>

<Part id="LinkTarget_16903">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Overview</Link>

<_Heading2TOC>1.1
<Link>Introduction........................................................................................................... 11</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Overview............................................................................................................... 11</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  System Exploration and Initialization</Link>

<_Heading2TOC>2.1
<Link>Introduction........................................................................................................... 13</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>Boot code access................................................................................................... 13</Link>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>Exploration and initialization................................................................................ 15</Link>

<_Heading3TOC>2.3.1
<Link>Exploration and initialization rules................................................................... 15</Link>
</_Heading3TOC>

<_Heading3TOC>2.3.2
<Link>Exploration and initialization algorithm........................................................... 16</Link>
</_Heading3TOC>

<_Heading3TOC>2.3.3
<Link>Exploration and initialization example............................................................. 16</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  RapidIO Device Class Requirements</Link>

<_Heading2TOC>3.1
<Link>Introduction........................................................................................................... 21</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>Class Partitioning.................................................................................................. 21</Link>

<_Heading3TOC>3.2.1
<Link>Generic: All devices.......................................................................................... 21</Link>

<_Heading4TOC>3.2.1.1
<Link>General requirements.................................................................................... 21</Link>
</_Heading4TOC>

<_Heading4TOC>3.2.1.2
<Link>Operation support as target........................................................................... 22</Link>
</_Heading4TOC>

<_Heading4TOC>3.2.1.3
<Link>Operation support as source.......................................................................... 23</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>3.2.2
<Link>Class 1: Simple target device............................................................................ 23</Link>

<_Heading4TOC>3.2.2.1
<Link>General requirements.................................................................................... 23</Link>
</_Heading4TOC>

<_Heading4TOC>3.2.2.2
<Link>Operation support as target........................................................................... 23</Link>
</_Heading4TOC>

<_Heading4TOC>3.2.2.3
<Link>Operation support as source.......................................................................... 23</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>3.2.3
<Link>Class 2: Simple mastering device..................................................................... 23</Link>

<_Heading4TOC>3.2.3.1
<Link>General requirements.................................................................................... 23</Link>
</_Heading4TOC>

<_Heading4TOC>3.2.3.2
<Link>Operation support as target........................................................................... 23</Link>
</_Heading4TOC>

<_Heading4TOC>3.2.3.3
<Link>Operation support as source.......................................................................... 24</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>3.2.4
<Link>Class 3: Complex mastering device.................................................................. 24</Link>

<_Heading4TOC>3.2.4.1
<Link>General requirements.................................................................................... 24</Link>
</_Heading4TOC>

<_Heading4TOC>3.2.4.2
<Link>Operation support as target........................................................................... 24</Link>
</_Heading4TOC>

<_Heading4TOC>3.2.4.3
<Link>Operation support as source.......................................................................... 25</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 4  PCI Considerations</Link>

<_Heading2TOC>4.1
<Link>Introduction........................................................................................................... 27</Link>
</_Heading2TOC>

<_Heading2TOC>4.2
<Link>Address Map Considerations................................................................................ 28</Link>
</_Heading2TOC>

<_Heading2TOC>4.3
<Link>Transaction Flow.................................................................................................. 29</Link>

<_Heading3TOC>4.3.1
<Link>PCI 2.2 Transaction Flow................................................................................. 29</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.2
<Link>PCI-X Transaction Flow................................................................................... 32</Link>

<Link></Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.4</_Heading2TOC>

<_Heading2TOC>4.5
<Link>Operation Ordering and Transaction Delivery..................................................... 35</Link>

<_Heading3TOC>4.5.1
<Link>Operation Ordering........................................................................................... 35</Link>
</_Heading3TOC>

<_Heading3TOC>4.5.2
<Link>Transaction Delivery Ordering......................................................................... 36</Link>
</_Heading3TOC>

<_Heading3TOC>4.5.3
<Link>PCI-X Relaxed Ordering Considerations......................................................... 36</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.6
<Link>Interactions with Globally Shared Memory.......................................................... 37</Link>

<_Heading3TOC>4.6.1
<Link>I/O Read Operation Details............................................................................... 40</Link>

<_Heading4TOC>4.6.1.1
<Link>Internal Request State Machine.................................................................... 40</Link>
</_Heading4TOC>

<_Heading4TOC>4.6.1.2
<Link>Response State Machine............................................................................... 40</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>4.6.2
<Link>Data Cache Flush Operation Details................................................................. 41</Link>

<_Heading4TOC>4.6.2.1
<Link>Internal Request State Machine.................................................................... 41</Link>
</_Heading4TOC>

<_Heading4TOC>4.6.2.2
<Link>Response State Machine............................................................................... 41</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.7
<Link>Byte Lane and Byte Enable Usage....................................................................... 41</Link>
</_Heading2TOC>

<_Heading2TOC>4.8
<Link>Error Management................................................................................................ 41</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 5  Globally Shared Memory Devices</Link>

<_Heading2TOC>5.1
<Link>Introduction........................................................................................................... 43</Link>
</_Heading2TOC>

<_Heading2TOC>5.2
<Link>Processing Element Behavior............................................................................... 43</Link>

<_Heading3TOC>5.2.1
<Link>Processor-Memory Processing Element........................................................... 44</Link>

<_Heading4TOC>5.2.1.1
<Link>I/O Read Operations..................................................................................... 44</Link>

<_Heading5TOC>5.2.1.1.1
<Link>Response State Machine........................................................................... 44</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.1.1.2
<Link>External Request State Machine............................................................... 45</Link>
</_Heading5TOC>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>5.2.2
<Link>Memory-only Processing Element.................................................................... 46</Link>

<_Heading4TOC>5.2.2.1
<Link>Read Operations............................................................................................ 46</Link>

<_Heading5TOC>5.2.2.1.1
<Link>Response State Machine........................................................................... 46</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.2.1.2
<Link>External Request State Machine............................................................... 46</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.2.2
<Link>Instruction Read Operations......................................................................... 47</Link>

<_Heading5TOC>5.2.2.2.1
<Link>Response State Machine........................................................................... 47</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.2.2.2
<Link>External Request State Machine............................................................... 48</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.2.3
<Link>Read for Ownership Operations................................................................... 48</Link>

<_Heading5TOC>5.2.2.3.1
<Link>Response State Machine........................................................................... 48</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.2.3.2
<Link>External Request State Machine............................................................... 49</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.2.4
<Link>Data Cache and Instruction Cache Invalidate Operations............................ 50</Link>

<_Heading5TOC>5.2.2.4.1
<Link>Response State Machine........................................................................... 50</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.2.4.2
<Link>External Request State Machine............................................................... 50</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.2.5
<Link>Castout Operations........................................................................................ 51</Link>

<_Heading5TOC>5.2.2.5.1
<Link>External Request State Machine............................................................... 51</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.2.6
<Link>Data Cache Flush Operations....................................................................... 51</Link>

<_Heading5TOC>5.2.2.6.1
<Link>Response State Machine........................................................................... 51</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.2.6.2
<Link>External Request State Machine............................................................... 52</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.2.7
<Link>I/O Read Operations..................................................................................... 53</Link>

<_Heading5TOC>5.2.2.7.1
<Link>Response State Machine........................................................................... 53</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.2.7.2
<Link>External Request State Machine............................................................... 53</Link>
</_Heading5TOC>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>5.2.3
<Link>Processor-only Processing Element.................................................................. 55</Link>

<_Heading4TOC>5.2.3.1
<Link>Read Operations............................................................................................ 55</Link>

<_Heading5TOC>5.2.3.1.1</_Heading5TOC>

<Link></Link>

<_Heading5TOC>5.2.3.1.2
<Link>Response State Machine........................................................................... 55</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.3.1.3
<Link>External Request State Machine............................................................... 56</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.3.2
<Link>Instruction Read Operations......................................................................... 56</Link>

<_Heading5TOC>5.2.3.2.1
<Link>Internal Request State Machine................................................................ 56</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.3.2.2
<Link>Response State Machine........................................................................... 56</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.3.2.3
<Link>External Request State Machine............................................................... 57</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.3.3
<Link>Read for Ownership Operations................................................................... 58</Link>

<_Heading5TOC>5.2.3.3.1
<Link>Internal Request State Machine................................................................ 58</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.3.3.2
<Link>Response State Machine........................................................................... 58</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.3.3.3
<Link>External Request State Machine............................................................... 58</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.3.4
<Link>Data Cache and Instruction Cache Invalidate Operations............................ 59</Link>

<_Heading5TOC>5.2.3.4.1
<Link>Internal Request State Machine................................................................ 59</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.3.4.2
<Link>Response State Machine........................................................................... 59</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.3.4.3
<Link>External Request State Machine............................................................... 60</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.3.5
<Link>Castout Operations........................................................................................ 60</Link>

<_Heading5TOC>5.2.3.5.1
<Link>Internal Request State Machine................................................................ 60</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.3.5.2
<Link>Response State Machine........................................................................... 60</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.3.6
<Link>TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations........ 61</Link>

<_Heading5TOC>5.2.3.6.1
<Link>Internal Request State Machine................................................................ 61</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.3.6.2
<Link>Response State Machine........................................................................... 61</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.3.6.3
<Link>External Request State Machine............................................................... 61</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.3.7
<Link>Data Cache Flush Operations....................................................................... 61</Link>

<_Heading5TOC>5.2.3.7.1
<Link>Internal Request State Machine................................................................ 61</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.3.7.2
<Link>Response State Machine........................................................................... 62</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.3.7.3
<Link>External Request State Machine............................................................... 62</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.3.8
<Link>I/O Read Operations..................................................................................... 62</Link>

<_Heading5TOC>5.2.3.8.1
<Link>External Request State Machine............................................................... 62</Link>
</_Heading5TOC>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>5.2.4
<Link>I/O Processing Element.................................................................................... 64</Link>

<_Heading4TOC>5.2.4.1
<Link>I/O Read Operations..................................................................................... 64</Link>

<_Heading5TOC>5.2.4.1.1
<Link>Internal Request State Machine................................................................ 64</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.4.1.2
<Link>Response State Machine........................................................................... 64</Link>
</_Heading5TOC>
</_Heading4TOC>

<_Heading4TOC>5.2.4.2
<Link>Data Cache Flush Operations....................................................................... 64</Link>

<_Heading5TOC>5.2.4.2.1
<Link>Internal Request State Machine................................................................ 65</Link>
</_Heading5TOC>

<_Heading5TOC>5.2.4.2.2
<Link>Response State Machine........................................................................... 65</Link>
</_Heading5TOC>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>5.2.5
<Link>Switch Processing Element............................................................................... 65</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.3
<Link>Transaction to Priority Mappings......................................................................... 65</Link>
</_Heading2TOC>
</_ChpTitleTOC>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_FigTitleLOF>
<Link>2-1Example system with boot ROM....................................................................................14</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-2Automatically finding the boot ROM.............................................................................14</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-3Example system..............................................................................................................16</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-4Finding the adjacent device............................................................................................17</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-5Finding the device on switch port 0................................................................................18</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-6Finding the device on switch port 1................................................................................18</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-7Finding the device on switch port 3................................................................................19</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-8Final initialized system state...........................................................................................19</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-1Example System with PCI and RapidIO.........................................................................27</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-2Host segment PCI Memory Map Example.....................................................................28</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-3AMT and Memory Mapping...........................................................................................29</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-4PCI Mastered Posted Write Transaction Flow Diagram................................................30</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-5PCI Mastered non-posted (delayed) Transaction Flow Diagram...................................31</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-6RapidIO Mastered Transaction.......................................................................................32</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-7PCI-X Mastered Split Response Transaction.................................................................33</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-8Traditional Non-coherent I/O Access Example..............................................................37</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-9Traditional Globally Coherent I/O Access Example......................................................38</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-10RapidIO Locally Coherent I/O Access Example............................................................39</Link>
</_FigTitleLOF>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>4-1PCI 2.2 to RapidIO Transaction Mapping......................................................................33</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-2PCI-X to RapidIO Transaction Mapping........................................................................34</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-3Packet priority assignments for PCI ordering.................................................................36</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-4Packet priority assignments for PCI-X ordering.............................................................37</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-1Transaction to Priority Mapping ....................................................................................66</Link>
</_TBTitleLOT>

<_Para_Body/>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Overview
<_Heading2>1.1  Introduction</_Heading2>

<_Heading2>1.2  Overview</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  System Exploration and Initialization
<_Heading2>2.1  Introduction</_Heading2>

<_Heading2>2.2  Boot code access</_Heading2>

<_Heading2>2.3  Exploration and initialization 
<_Heading3>2.3.1  Exploration and initialization rules</_Heading3>

<_Heading3>2.3.2  Exploration and initialization algorithm</_Heading3>

<_Heading3>2.3.3  Exploration and initialization example</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  RapidIO Device Class Requirements
<_Heading2>3.1  Introduction</_Heading2>

<_Heading2>3.2  Class Partitioning
<_Heading3>3.2.1  Generic: All devices
<_Heading4>3.2.1.1  General requirements</_Heading4>

<_Heading4>3.2.1.2  Operation support as target</_Heading4>

<_Heading4>3.2.1.3  Operation support as source</_Heading4>
</_Heading3>

<_Heading3>3.2.2  Class 1: Simple target device
<_Heading4>3.2.2.1  General requirements</_Heading4>

<_Heading4>3.2.2.2  Operation support as target</_Heading4>

<_Heading4>3.2.2.3  Operation support as source</_Heading4>
</_Heading3>

<_Heading3>3.2.3  Class 2: Simple mastering device 
<_Heading4>3.2.3.1  General requirements</_Heading4>

<_Heading4>3.2.3.2  Operation support as target</_Heading4>

<_Heading4>3.2.3.3  Operation support as source</_Heading4>
</_Heading3>

<_Heading3>3.2.4  Class 3: Complex mastering device
<_Heading4>3.2.4.1  General requirements</_Heading4>

<_Heading4>3.2.4.2  Operation support as target</_Heading4>

<_Heading4>3.2.4.3  Operation support as source</_Heading4>
</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 4  PCI Considerations
<_Heading2>4.1  Introduction</_Heading2>

<_Heading2>4.2  Address Map Considerations</_Heading2>

<_Heading2>4.3  Transaction Flow
<_Heading3>4.3.1  PCI 2.2 Transaction Flow</_Heading3>

<_Heading3>4.3.2  PCI-X Transaction Flow</_Heading3>
</_Heading2>

<_Heading2>4.4  RapidIO to PCI Transaction Mapping</_Heading2>

<_Heading2>4.5  Operation Ordering and Transaction Delivery 
<_Heading3>4.5.1  Operation Ordering</_Heading3>

<_Heading3>4.5.2  Transaction Delivery Ordering</_Heading3>

<_Heading3>4.5.3  PCI-X Relaxed Ordering Considerations</_Heading3>
</_Heading2>

<_Heading2>4.6  Interactions with Globally Shared Memory
<_Heading3>4.6.1  I/O Read Operation Details
<_Heading4>4.6.1.1  Internal Request State Machine</_Heading4>

<_Heading4>4.6.1.2  Response State Machine</_Heading4>
</_Heading3>

<_Heading3>4.6.2  Data Cache Flush Operation Details
<_Heading4>4.6.2.1  Internal Request State Machine</_Heading4>

<_Heading4>4.6.2.2  Response State Machine</_Heading4>
</_Heading3>
</_Heading2>

<_Heading2>4.7  Byte Lane and Byte Enable Usage</_Heading2>

<_Heading2>4.8  Error Management</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 5  Globally Shared Memory Devices
<_Heading2>5.1  Introduction</_Heading2>

<_Heading2>5.2  Processing Element Behavior
<_Heading3>5.2.1  Processor-Memory Processing Element
<_Heading4>5.2.1.1  I/O Read Operations
<_Heading5>5.2.1.1.1  Response State Machine</_Heading5>

<_Heading5>5.2.1.1.2  External Request State Machine</_Heading5>
</_Heading4>
</_Heading3>

<_Heading3>5.2.2  Memory-only Processing Element
<_Heading4>5.2.2.1  Read Operations
<_Heading5>5.2.2.1.1  Response State Machine</_Heading5>

<_Heading5>5.2.2.1.2  External Request State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.2.2  Instruction Read Operations
<_Heading5>5.2.2.2.1  Response State Machine</_Heading5>

<_Heading5>5.2.2.2.2  External Request State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.2.3  Read for Ownership Operations
<_Heading5>5.2.2.3.1  Response State Machine</_Heading5>

<_Heading5>5.2.2.3.2  External Request State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.2.4  Data Cache and Instruction Cache Invalidate Operations
<_Heading5>5.2.2.4.1  Response State Machine</_Heading5>

<_Heading5>5.2.2.4.2  External Request State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.2.5  Castout Operations
<_Heading5>5.2.2.5.1  External Request State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.2.6  Data Cache Flush Operations
<_Heading5>5.2.2.6.1  Response State Machine</_Heading5>

<_Heading5>5.2.2.6.2  External Request State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.2.7  I/O Read Operations
<_Heading5>5.2.2.7.1  Response State Machine</_Heading5>

<_Heading5>5.2.2.7.2  External Request State Machine</_Heading5>
</_Heading4>
</_Heading3>

<_Heading3>5.2.3  Processor-only Processing Element
<_Heading4>5.2.3.1  Read Operations
<_Heading5>5.2.3.1.1  Internal Request State Machine</_Heading5>

<_Heading5>5.2.3.1.2  Response State Machine</_Heading5>

<_Heading5>5.2.3.1.3  External Request State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.3.2  Instruction Read Operations
<_Heading5>5.2.3.2.1  Internal Request State Machine</_Heading5>

<_Heading5>5.2.3.2.2  Response State Machine</_Heading5>

<_Heading5>5.2.3.2.3  External Request State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.3.3  Read for Ownership Operations
<_Heading5>5.2.3.3.1  Internal Request State Machine</_Heading5>

<_Heading5>5.2.3.3.2  Response State Machine</_Heading5>

<_Heading5>5.2.3.3.3  External Request State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.3.4  Data Cache and Instruction Cache Invalidate Operations
<_Heading5>5.2.3.4.1  Internal Request State Machine</_Heading5>

<_Heading5>5.2.3.4.2  Response State Machine</_Heading5>

<_Heading5>5.2.3.4.3  External Request State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.3.5  Castout Operations
<_Heading5>5.2.3.5.1  Internal Request State Machine</_Heading5>

<_Heading5>5.2.3.5.2  Response State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.3.6  TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations
<_Heading5>5.2.3.6.1  Internal Request State Machine</_Heading5>

<_Heading5>5.2.3.6.2  Response State Machine</_Heading5>

<_Heading5>5.2.3.6.3  External Request State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.3.7  Data Cache Flush Operations
<_Heading5>5.2.3.7.1  Internal Request State Machine</_Heading5>

<_Heading5>5.2.3.7.2  Response State Machine</_Heading5>

<_Heading5>5.2.3.7.3  External Request State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.3.8  I/O Read Operations
<_Heading5>5.2.3.8.1  External Request State Machine</_Heading5>
</_Heading4>
</_Heading3>

<_Heading3>5.2.4  I/O Processing Element
<_Heading4>5.2.4.1  I/O Read Operations
<_Heading5>5.2.4.1.1  Internal Request State Machine</_Heading5>

<_Heading5>5.2.4.1.2  Response State Machine</_Heading5>
</_Heading4>

<_Heading4>5.2.4.2  Data Cache Flush Operations
<_Heading5>5.2.4.2.1  Internal Request State Machine</_Heading5>

<_Heading5>5.2.4.2.2  Response State Machine</_Heading5>
</_Heading4>
</_Heading3>

<_Heading3>5.2.5  Switch Processing Element</_Heading3>
</_Heading2>

<_Heading2>5.3  Transaction to Priority Mappings</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document/>
</Book>
</Part>

<Part id="LinkTarget_16515">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Error Management Extensions</Link>

<_Heading2TOC>1.1
<Link>Introduction............................................................................................................. 7</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Physical Layer Extensions...................................................................................... 7</Link>

<_Heading3TOC>1.2.1
<Link>Port n Error Detect, Enable and Capture CSRs.................................................. 7</Link>
</_Heading3TOC>

<_Heading3TOC>1.2.2
<Link>Error Reporting Thresholds................................................................................ 8</Link>
</_Heading3TOC>

<_Heading3TOC>1.2.3
<Link>Error Rate Control and Status............................................................................. 9</Link>
</_Heading3TOC>

<_Heading3TOC>1.2.4
<Link>Port Behavior When Error Rate Failed Threshold is Reached......................... 10</Link>
</_Heading3TOC>

<_Heading3TOC>1.2.5
<Link>Packet Timeout Mechanism in a Switch Device.............................................. 11</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>1.3
<Link>Logical and Transport Layer Extensions.............................................................. 11</Link>

<_Heading3TOC>1.3.1
<Link>Logical/Transport Error Detect, Enable and Capture CSRs............................. 12</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.2
<Link>Message Passing Error Detection..................................................................... 12</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>1.4
<Link>System Software Notification of Error................................................................. 12</Link>
</_Heading2TOC>

<_Heading2TOC>1.5
<Link>Mechanisms for Software Debug......................................................................... 13</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  Error Management Registers</Link>

<_Heading2TOC>2.1
<Link>Introduction........................................................................................................... 15</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>Additions to Existing Registers............................................................................ 15</Link>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>New Error Management Registers........................................................................ 16</Link>

<_Heading3TOC>2.3.1
<Link>Register Map..................................................................................................... 17</Link>
</_Heading3TOC>

<_Heading3TOC>2.3.2
<Link>Command and Status Registers (CSRs)........................................................... 19</Link>

<_Heading4TOC>2.3.2.1
<Link>Error Management Extensions Block Header (Block Offset 0x0)............... 19</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.2
<Link>Logical/Transport Layer Error Detect CSR (Block Offset 0x08)................ 20</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.3
<Link>Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)............... 21</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.4
<Link>Logical/Transport Layer High Address Capture CSR (Block Offset 0x10). 23</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.5
<Link>Logical/Transport Layer Address Capture CSR (Block Offset 0x14).......... 24</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.6
<Link>Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)...... 25</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.7
<Link>Logical/Transport Layer Control Capture CSR (Block Offset 0x1C).......... 26</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.8
<Link>Port-write Target deviceID CSR (Block Offset 0x28)................................. 27</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.9
<Link>Packet Time-to-live CSR (Block Offset 0x2C)............................................ 28</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.10
<Link>Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)............................ 29</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.11
<Link>Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)................... 31</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.12
<Link>Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408).................. 33</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.13
<Link>Port n Packet/Control Symbol Capture 0 CSR
(Block Offset 0x4C, 8C,..., 40C)...............................................................34</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.14
<Link>Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)..................... 35</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.15
<Link>Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)..................... 36</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.16
<Link>Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)..................... 37</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.17
<Link>Port n Error Rate CSR (Block Offset 0x68, A8,..., 428).............................. 38</Link>
</_Heading4TOC>

<_Heading4TOC>2.3.2.18
<Link>Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)........... 39</Link>

<Link></Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2_AppTOC>A.1
<Link>Introduction........................................................................................................... 41</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.2
<Link>Limitations of Error Management Discussion...................................................... 41</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.3
<Link>Hot-insertion/extraction Discussion..................................................................... 42</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.4
<Link>Port-write Discussion............................................................................................ 43</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.5
<Link>Physical Layer Fatal Error Recovery Discussion................................................. 44</Link>
</_Heading2_AppTOC>
</_ChpTitleTOC>

<_AppTitleTOC/>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>1-1Port Behavior when Error Rate Failed Threshold has been hit......................................10</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>1-2Port-write Packet Data Payload for Error Reporting......................................................13</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-1Bit Settings for Port n Control CSRs..............................................................................15</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-2Bit Settings for Port n Error and Status CSRs................................................................16</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-3Extended Feature Space Reserved Access Behavior......................................................16</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-4Error Management Extensions Register Map.................................................................17</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-5Bit Settings for Error Management Extensions Block Header.......................................19</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-6Bit Settings for Logical/Transport Layer Error Detect CSR..........................................20</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-7Bit Settings for Logical/Transport Layer Error Enable CSR..........................................21</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-8Bit Settings for Logical/Transport Layer High Address Capture CSR..........................23</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-9Bit Settings for Logical/Transport Layer Address Capture CSR...................................24</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-10Bit Settings for Logical/Transport Layer Device ID Capture CSR................................25</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-11Bit Settings for Logical/Transport Layer Control Capture CSR....................................26</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-12Bit Settings for Port-write Target deviceID CSR...........................................................27</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-13Bit Settings for Packet Time-to-live CSR.......................................................................28</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-14Bit Settings for Port n Error Detect CSR........................................................................29</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-15Bit Settings for Port n Error Rate Enable CSR...............................................................31</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-16Bit Settings for Port n Attributes Capture CSR..............................................................33</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-17Bit Settings for Port n Packet/Control Symbol Capture 0 CSR......................................34</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-18Bit Settings for Port n Packet Capture 1 CSR................................................................35</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-19Bit Settings for Port n Packet Capture 2 CSR................................................................36</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-20Bit Settings for Port n Packet Capture 3 CSR................................................................37</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-21Bit Settings for Port n Error Rate CSR...........................................................................38</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>2-22Bit Settings for Port n Error Rate Threshold CSR..........................................................39</Link>
</_TBTitleLOT>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Error Management Extensions
<_Heading2>1.1  Introduction</_Heading2>

<_Heading2>1.2  Physical Layer Extensions
<_Heading3>1.2.1  Port n Error Detect, Enable and Capture CSRs</_Heading3>

<_Heading3>1.2.2  Error Reporting Thresholds</_Heading3>

<_Heading3>1.2.3  Error Rate Control and Status</_Heading3>

<_Heading3>1.2.4  Port Behavior When Error Rate Failed Threshold is Reached</_Heading3>

<_Heading3>1.2.5  Packet Timeout Mechanism in a Switch Device</_Heading3>
</_Heading2>

<_Heading2>1.3  Logical and Transport Layer Extensions
<_Heading3>1.3.1  Logical/Transport Error Detect, Enable and Capture CSRs</_Heading3>

<_Heading3>1.3.2  Message Passing Error Detection</_Heading3>
</_Heading2>

<_Heading2>1.4  System Software Notification of Error</_Heading2>

<_Heading2>1.5  Mechanisms for Software Debug</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  Error Management Registers
<_Heading2>2.1  Introduction</_Heading2>

<_Heading2>2.2  Additions to Existing Registers</_Heading2>

<_Heading2>2.3  New Error Management Registers
<_Heading3>2.3.1  Register Map</_Heading3>

<_Heading3>2.3.2  Command and Status Registers (CSRs)
<_Heading4>2.3.2.1  Error Management Extensions Block Header
(Block Offset 0x0)</_Heading4>

<_Heading4>2.3.2.2  Logical/Transport Layer Error Detect CSR
(Block Offset 0x08)</_Heading4>

<_Heading4>2.3.2.3  Logical/Transport Layer Error Enable CSR
(Block Offset 0x0C)</_Heading4>

<_Heading4>2.3.2.4  Logical/Transport Layer High Address Capture CSR
(Block Offset 0x10)</_Heading4>

<_Heading4>2.3.2.5  Logical/Transport Layer Address Capture CSR
(Block Offset 0x14)</_Heading4>

<_Heading4>2.3.2.6  Logical/Transport Layer Device ID Capture CSR
(Block Offset 0x18)</_Heading4>

<_Heading4>2.3.2.7  Logical/Transport Layer Control Capture CSR
(Block Offset 0x1C)</_Heading4>

<_Heading4>2.3.2.8  Port-write Target deviceID CSR
(Block Offset 0x28)</_Heading4>

<_Heading4>2.3.2.9  Packet Time-to-live CSR
(Block Offset 0x2C)</_Heading4>

<_Heading4>2.3.2.10  Port n Error Detect CSR
(Block Offset 0x40, 80,..., 400)</_Heading4>

<_Heading4>2.3.2.11  Port n Error Rate Enable CSR
(Block Offset 0x44, 84,..., 404)</_Heading4>

<_Heading4>2.3.2.12  Port n Attributes Capture CSR
(Block Offset 0x48, 88,..., 408)</_Heading4>

<_Heading4>2.3.2.13  Port n Packet/Control Symbol Capture 0 CSR
(Block Offset 0x4C, 8C,..., 40C)</_Heading4>

<_Heading4>2.3.2.14  Port n Packet Capture 1 CSR
(Block Offset 0x50, 90,..., 410)</_Heading4>

<_Heading4>2.3.2.15  Port n Packet Capture 2 CSR
(Block Offset 0x54, 94,..., 414)</_Heading4>

<_Heading4>2.3.2.16  Port n Packet Capture 3 CSR
(Block Offset 0x58, 98,..., 418)</_Heading4>

<_Heading4>2.3.2.17  Port n Error Rate CSR
(Block Offset 0x68, A8,..., 428)</_Heading4>

<_Heading4>2.3.2.18  Port n Error Rate Threshold CSR
(Block Offset 0x6C, AC,..., 42C)</_Heading4>
</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_AppTitle>Annex A Error Management Discussion (Informative)
<_Heading2_App>A.1  Introduction</_Heading2_App>

<_Heading2_App>A.2  Limitations of Error Management Discussion</_Heading2_App>

<_Heading2_App>A.3  Hot-insertion/extraction Discussion</_Heading2_App>

<_Heading2_App>A.4  Port-write Discussion</_Heading2_App>

<_Heading2_App>A.5  Physical Layer Fatal Error Recovery Discussion</_Heading2_App>
</_AppTitle>
</TextSection>
</Article_A>
</Document>

<Document/>
</Book>
</Part>

<Part id="LinkTarget_16174">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Flow Control Overview</Link>

<_Heading2TOC>1.1
<Link>Congestion Management........................................................................................ 9</Link>

<_Heading3TOC>1.1.1
<Link>Introduction......................................................................................................... 9</Link>
</_Heading3TOC>

<_Heading3TOC>1.1.2
<Link>Requirements.................................................................................................... 10</Link>
</_Heading3TOC>

<_Heading3TOC>1.1.3
<Link>Problem Illustration.......................................................................................... 10</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Flow Arbitration................................................................................................... 12</Link>

<_Heading3TOC>1.2.1
<Link>Fixed / Static Resource Allocation................................................................... 13</Link>
</_Heading3TOC>

<_Heading3TOC>1.2.2
<Link>Dynamic Resource Allocation Protocol........................................................... 13</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  Logical Layer Flow Control Operation</Link>

<_Heading2TOC>2.1
<Link>Fabric Link Congestion........................................................................................ 15</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>Flow Arbitration................................................................................................... 15</Link>

<_Heading3TOC>2.2.1
<Link>Arbitration Protocol.......................................................................................... 16</Link>
</_Heading3TOC>

<_Heading3TOC>2.2.2
<Link>Number Of Outstanding Requests.................................................................... 18</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>Flow Control Operation........................................................................................ 19</Link>
</_Heading2TOC>

<_Heading2TOC>2.4
<Link>Physical Layer Requirements............................................................................... 20</Link>

<_Heading3TOC>2.4.1
<Link>Fabric Topology................................................................................................ 20</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.2
<Link>Flow Control Transaction Transmission........................................................... 20</Link>

<_Heading4TOC>2.4.2.1
<Link>Orphaned XOFF Mechanism........................................................................ 21</Link>
</_Heading4TOC>

<_Heading4TOC>2.4.2.2
<Link>Controlled Flow List..................................................................................... 21</Link>
</_Heading4TOC>

<_Heading4TOC>2.4.2.3
<Link>XOFF/XON Counters................................................................................... 22</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>2.4.3
<Link>Priority to Transaction Request Flow Mapping................................................ 22</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.4
<Link>Flow Control Transaction Ordering Rules........................................................ 23</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.5
<Link>End Point Congestion Management Rules....................................................... 23</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.6
<Link>Switch Congestion Management Rules............................................................ 24</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.7
<Link>Endpoint Rules for the Arbitration Protocol..................................................... 24</Link>
</_Heading3TOC>

<_Heading3TOC>2.4.8
<Link>Abnormal De-allocation of Resources.............................................................. 25</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  Packet Format Descriptions</Link>

<_Heading2TOC>3.1
<Link>Introduction........................................................................................................... 27</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>Logical Layer Packet Format................................................................................ 27</Link>
</_Heading2TOC>

<_Heading2TOC>3.3
<Link>Flow Arbitration Message Fields (FAM)............................................................. 29</Link>
</_Heading2TOC>

<_Heading2TOC>3.4
<Link>Transport and Physical Layer Packet Format....................................................... 29</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 4  Logical Layer Flow Control Extensions Register Bits</Link>

<_Heading2TOC>4.1
<Link>Introduction........................................................................................................... 31</Link>
</_Heading2TOC>

<_Heading2TOC>4.2
<Link>Processing Elements Features CAR (Offset 0x10 Word 0).................................. 31</Link>
</_Heading2TOC>

<_Heading2TOC>4.3
<Link>Port n Control CSR (Block Offsets 0x5C, 7C, ... , 23C)...................................... 32</Link>

<Link></Link>

<_Heading2_AppTOC>A.1
<Link>Congestion Detection and Remediation............................................................... 33</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.2
<Link>Orphaned XOFF Mechanism Description............................................................ 34</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.3
<Link>Discussion on Flow Arbitration............................................................................ 35</Link>
</_Heading2_AppTOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_AppTitleTOC/>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_FigTitleLOF>
<Link>1-1Interconnect Fabric Congestion Example.......................................................................11</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-1Single PDU Transfer Scenario........................................................................................16</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-2Multi-PDU Transfer Scenario.........................................................................................17</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-3Multi-PDU scenario with receiver based de-allocation scheme.....................................18</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-4Pipelined Requests..........................................................................................................19</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-5Flow Control Operation..................................................................................................20</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-1Type 7 Packet Bit Stream Logical Layer Format...........................................................28</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-21x/4x LP-Serial Flow Control Packet.............................................................................30</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-38/16 LP-LVDS Small Transport Flow Control Packet...................................................30</Link>
</_FigTitleLOF>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>2-1Prio field to flowID Mapping.........................................................................................23</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-1Specific Field Definitions and Encodings for Type 7 Packets.......................................28</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-2Flow Arbitration Protocol Commands............................................................................29</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-1Bit Settings for Processing Elements Features CAR......................................................31</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-2Bit Settings for Port n Control CSR................................................................................32</Link>
</_TBTitleLOT>

<_Para_Body/>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Flow Control Overview
<_Heading2>1.1  Congestion Management
<_Heading3>1.1.1  Introduction</_Heading3>

<_Heading3>1.1.2  Requirements</_Heading3>

<_Heading3>1.1.3  Problem Illustration</_Heading3>
</_Heading2>

<_Heading2>1.2  Flow Arbitration
<_Heading3>1.2.1  Fixed / Static Resource Allocation </_Heading3>

<_Heading3>1.2.2  Dynamic Resource Allocation Protocol</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  Logical Layer Flow Control Operation
<_Heading2>2.1  Fabric Link Congestion</_Heading2>

<_Heading2>2.2  Flow Arbitration
<_Heading3>2.2.1  Arbitration Protocol</_Heading3>

<_Heading3>2.2.2  Number Of Outstanding Requests</_Heading3>
</_Heading2>

<_Heading2>2.3  Flow Control Operation</_Heading2>

<_Heading2>2.4  Physical Layer Requirements
<_Heading3>2.4.1  Fabric Topology</_Heading3>

<_Heading3>2.4.2  Flow Control Transaction Transmission
<_Heading4>2.4.2.1  Orphaned XOFF Mechanism</_Heading4>

<_Heading4>2.4.2.2  Controlled Flow List</_Heading4>

<_Heading4>2.4.2.3  XOFF/XON Counters</_Heading4>
</_Heading3>

<_Heading3>2.4.3  Priority to Transaction Request Flow Mapping</_Heading3>

<_Heading3>2.4.4  Flow Control Transaction Ordering Rules</_Heading3>

<_Heading3>2.4.5  End Point Congestion Management Rules</_Heading3>

<_Heading3>2.4.6  Switch Congestion Management Rules</_Heading3>

<_Heading3>2.4.7  Endpoint Rules for the Arbitration Protocol</_Heading3>

<_Heading3>2.4.8  Abnormal De-allocation of Resources</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  Packet Format Descriptions
<_Heading2>3.1  Introduction</_Heading2>

<_Heading2>3.2  Logical Layer Packet Format</_Heading2>

<_Heading2>3.3  Flow Arbitration Message Fields (FAM)</_Heading2>

<_Heading2>3.4  Transport and Physical Layer Packet Format</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 4  Logical Layer Flow Control Extensions Register Bits
<_Heading2>4.1  Introduction</_Heading2>

<_Heading2>4.2  Processing Elements Features CAR
(Offset 0x10 Word 0)</_Heading2>

<_Heading2>4.3  Port n Control CSR
(Block Offsets 0x5C, 7C, ... , 23C)</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_AppTitle>Annex A Flow Control Examples (Informative)
<_Heading2_App>A.1  Congestion Detection and Remediation</_Heading2_App>

<_Heading2_App>A.2  Orphaned XOFF Mechanism Description</_Heading2_App>

<_Heading2_App>A.3  Discussion on Flow Arbitration</_Heading2_App>
</_AppTitle>
</TextSection>
</Article_A>
</Document>

<Document/>
</Book>
</Part>

<Part id="LinkTarget_15634">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Overview</Link>

<_Heading2TOC>1.1
<Link>Introduction............................................................................................................. 9</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Overview................................................................................................................. 9</Link>
</_Heading2TOC>

<_Heading2TOC>1.3
<Link>Features of the Data Streaming Specification....................................................... 10</Link>

<_Heading3TOC>1.3.1
<Link>Functional Features........................................................................................... 10</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.2
<Link>Physical Features.............................................................................................. 10</Link>
</_Heading3TOC>

<_Heading3TOC>1.3.3
<Link>Performance Features....................................................................................... 11</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>1.4
<Link>Contents................................................................................................................ 11</Link>
</_Heading2TOC>

<_Heading2TOC>1.5
<Link>Terminology.......................................................................................................... 12</Link>
</_Heading2TOC>

<_Heading2TOC>1.6
<Link>Conventions.......................................................................................................... 13</Link>
</_Heading2TOC>

<_Heading2TOC>1.7
<Link>Useful References................................................................................................. 13</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  Data Streaming Systems</Link>

<_Heading2TOC>2.1
<Link>Introduction........................................................................................................... 15</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>System Example................................................................................................... 15</Link>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>Traffic Streams..................................................................................................... 16</Link>
</_Heading2TOC>

<_Heading2TOC>2.4
<Link>Operation Ordering............................................................................................... 17</Link>
</_Heading2TOC>

<_Heading2TOC>2.5
<Link>Class of Service and Virtual Queues.................................................................... 19</Link>
</_Heading2TOC>

<_Heading2TOC>2.6
<Link>End-to-end Traffic Management.......................................................................... 20</Link>
</_Heading2TOC>

<_Heading2TOC>2.7
<Link>Deadlock Considerations...................................................................................... 21</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  Operation Descriptions</Link>

<_Heading2TOC>3.1
<Link>Introduction........................................................................................................... 23</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>Data Streaming Protocol....................................................................................... 23</Link>

<_Heading3TOC>3.2.1
<Link>Data Streaming Operation................................................................................ 23</Link>
</_Heading3TOC>

<_Heading3TOC>3.2.2
<Link>Virtual Streams................................................................................................. 24</Link>
</_Heading3TOC>

<_Heading3TOC>3.2.3
<Link>PDU Sequences Within Streams....................................................................... 25</Link>
</_Heading3TOC>

<_Heading3TOC>3.2.4
<Link>Segments within a PDU.................................................................................... 25</Link>
</_Heading3TOC>

<_Heading3TOC>3.2.5
<Link>Rules for Segmentation and Reassembly.......................................................... 28</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.3
<Link>Class of Service and Traffic Streams.................................................................... 29</Link>
</_Heading2TOC>

<_Heading2TOC>3.4
<Link>Traffic Management............................................................................................. 30</Link>

<_Heading3TOC>3.4.1
<Link>Traffic Management Operand........................................................................... 31</Link>
</_Heading3TOC>

<_Heading3TOC>3.4.2
<Link>On/Off Traffic Management............................................................................. 31</Link>
</_Heading3TOC>

<_Heading3TOC>3.4.3
<Link>Rate Base Traffic Management........................................................................ 31</Link>
</_Heading3TOC>

<_Heading3TOC>3.4.4
<Link>Credit Based Traffic Management.................................................................... 32</Link>
</_Heading3TOC>

<_Heading3TOC>3.4.5
<Link>Rules for Traffic Management.......................................................................... 35</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link></Link>
Chapter 4  Packet Format Descriptions
<_Heading2TOC>4.1</_Heading2TOC>

<Link></Link>

<_Heading2TOC>4.2
<Link>Type 9 Packet Format (Data-Streaming Class).................................................... 37</Link>
</_Heading2TOC>

<_Heading2TOC>4.3
<Link>Type 9 Extended Packet Format........................................................................... 40</Link>

<_Heading3TOC>4.3.1
<Link>TM Operand...................................................................................................... 42</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.2
<Link>Basic Traffic Management................................................................................ 42</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.3
<Link>Rate Based Traffic Management...................................................................... 43</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.4
<Link>Credit Based Traffic Management.................................................................... 44</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 5  Data Streaming Registers</Link>

<_Heading2TOC>5.1
<Link>Introduction........................................................................................................... 45</Link>
</_Heading2TOC>

<_Heading2TOC>5.2
<Link>Register Summary................................................................................................. 45</Link>
</_Heading2TOC>

<_Heading2TOC>5.3
<Link>Reserved Register, Bit and Bit Field Value Behavior.......................................... 46</Link>
</_Heading2TOC>

<_Heading2TOC>5.4
<Link>Additions to Existing Registers............................................................................ 48</Link>
</_Heading2TOC>

<_Heading2TOC>5.5
<Link>Capability Registers (CARs)................................................................................ 50</Link>

<_Heading3TOC>5.5.1
<Link>Source Operations CAR (Configuration Space Offset 0x18)........................... 50</Link>
</_Heading3TOC>

<_Heading3TOC>5.5.2
<Link>Destination Operations CAR (Configuration Space Offset 0x1C)................... 51</Link>
</_Heading3TOC>

<_Heading3TOC>5.5.3
<Link>Data Streaming Information CAR (Configuration Space Offset 0x3C)........... 52</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.6
<Link>Command and Status Registers (CSRs)................................................................ 53</Link>

<_Heading3TOC>5.6.1
<Link>Data Streaming Logical Layer Control CSR
(Configuration Space Offset 0x48)................................................................53</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_AppTitleTOC>
<Link>Annex A   VSID Usage Examples</Link>

<_Heading2_AppTOC>A.1
<Link>Introduction........................................................................................................... 55</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.2
<Link>Background........................................................................................................... 55</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.3
<Link>Packet Classification............................................................................................. 55</Link>

<_Heading3_AppTOC>A.3.1
<Link>Sub-port Addressing at the Destination............................................................ 56</Link>

<_Heading4_AppTOC>A.3.1.1
<Link>DSLAM application...................................................................................... 56</Link>
</_Heading4_AppTOC>

<_Heading4_AppTOC>A.3.1.2
<Link>VOIP application.......................................................................................... 56</Link>
</_Heading4_AppTOC>
</_Heading3_AppTOC>

<_Heading3_AppTOC>A.3.2
<Link>Virtual Output Queueing - Fabric On-ramp..................................................... 56</Link>
</_Heading3_AppTOC>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.4
<Link>System Requirements........................................................................................... 57</Link>

<_Heading3_AppTOC>A.4.1
<Link>UTOPIA to RapidIO ATM bridge.................................................................... 57</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>A.4.2
<Link>Network processor............................................................................................ 57</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>A.4.3
<Link>CSIX to RapidIO interface............................................................................... 57</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>A.4.4
<Link>10Gb Metropolitan Area Network interface..................................................... 58</Link>
</_Heading3_AppTOC>
</_Heading2_AppTOC>
</_AppTitleTOC>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_FigTitleLOF>
<Link>1-1End to End Communication Circuit................................................................................10</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-1Example of a RapidIO-Based Networking System........................................................15</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-2Mapping Virtual Streams at the System Ingress.............................................................19</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-3Mapping Virtual Streams at the System Egress..............................................................20</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-4Class Based and Stream Base Traffic Management.......................................................21</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-1Data Streaming Operation..............................................................................................24</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-2Virtual Streams...............................................................................................................24</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-3PDU Segmentation and Reassembly Example 1............................................................27</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-4PDU Segmentation and Reassembly Example 2............................................................28</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-5Traffic Sorting Based on CoS ID....................................................................................30</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-6Typical Credit Based Flow Control Example.................................................................34</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-7Credit Based Protocol Example......................................................................................35</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-1Single Segment Type 9 Packet Bit Stream Format Example.........................................38</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-2Start Segment Type 9 Packet Bit Stream Format Example............................................39</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-3Continuation Segment Type 9 Packet Bit Stream Format Example...............................39</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-4End Segment Type 9 Packet Bit Stream Format............................................................40</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-5Traffic Management Bit Stream Format.........................................................................40</Link>
</_FigTitleLOF>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>4-1Specific Field Definitions and Encodings for Type 9 Packets.......................................37</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-2Specific Field Definitions and Encodings for Type 9 Packets.......................................38</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-3Extended Header Fields..................................................................................................41</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-4Basic Traffic Management Message Formats................................................................42</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-5Rate Based Traffic Management Message Formats.......................................................43</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-6Credit Based Traffic Management Message Formats.....................................................44</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-1Data Streaming Register Map.........................................................................................45</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-2Configuration Space Reserved Access Behavior............................................................46</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-3Bit Settings for Logical/Transport Layer Error Detect CSR..........................................48</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-4Bit Settings for Logical/Transport Layer Error Enable CSR..........................................48</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-5Bit Settings for Source Operations CAR........................................................................50</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-6Bit Settings for Destination Operations CAR.................................................................51</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-7Bit Settings for Data Streaming Information CAR.........................................................52</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-8Bit Settings for Data Streaming Logical Layer Control CSR.........................................53</Link>
</_TBTitleLOT>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Overview
<_Heading2>1.1  Introduction</_Heading2>

<_Heading2>1.2  Overview</_Heading2>

<_Heading2>1.3  Features of the Data Streaming Specification
<_Heading3>1.3.1  Functional Features</_Heading3>

<_Heading3>1.3.2  Physical Features</_Heading3>

<_Heading3>1.3.3  Performance Features</_Heading3>
</_Heading2>

<_Heading2>1.4  Contents</_Heading2>

<_Heading2>1.5  Terminology</_Heading2>

<_Heading2>1.6  Conventions</_Heading2>

<_Heading2>1.7  Useful References</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  Data Streaming Systems
<_Heading2>2.1  Introduction</_Heading2>

<_Heading2>2.2  System Example</_Heading2>

<_Heading2>2.3  Traffic Streams</_Heading2>

<_Heading2>2.4  Operation Ordering</_Heading2>

<_Heading2>2.5  Class of Service and Virtual Queues</_Heading2>

<_Heading2>2.6  End-to-end Traffic Management</_Heading2>

<_Heading2>2.7  Deadlock Considerations</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  Operation Descriptions
<_Heading2>3.1  Introduction</_Heading2>

<_Heading2>3.2  Data Streaming Protocol
<_Heading3>3.2.1  Data Streaming Operation</_Heading3>

<_Heading3>3.2.2  Virtual Streams</_Heading3>

<_Heading3>3.2.3  PDU Sequences Within Streams</_Heading3>

<_Heading3>3.2.4  Segments within a PDU</_Heading3>

<_Heading3>3.2.5  Rules for Segmentation and Reassembly</_Heading3>
</_Heading2>

<_Heading2>3.3  Class of Service and Traffic Streams</_Heading2>

<_Heading2>3.4  Traffic Management 
<_Heading3>3.4.1  Traffic Management Operand</_Heading3>

<_Heading3>3.4.2  On/Off Traffic Management</_Heading3>

<_Heading3>3.4.3  Rate Base Traffic Management</_Heading3>

<_Heading3>3.4.4  Credit Based Traffic Management</_Heading3>

<_Heading3>3.4.5  Rules for Traffic Management</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 4  Packet Format Descriptions
<_Heading2>4.1  Introduction</_Heading2>

<_Heading2>4.2  Type 9 Packet Format (Data-Streaming Class)</_Heading2>

<_Heading2>4.3  Type 9 Extended Packet Format 
<_Heading3>4.3.1  TM Operand</_Heading3>

<_Heading3>4.3.2  Basic Traffic Management</_Heading3>

<_Heading3>4.3.3  Rate Based Traffic Management</_Heading3>

<_Heading3>4.3.4  Credit Based Traffic Management</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 5  Data Streaming Registers
<_Heading2>5.1  Introduction</_Heading2>

<_Heading2>5.2  Register Summary</_Heading2>

<_Heading2>5.3  Reserved Register, Bit and Bit Field Value Behavior</_Heading2>

<_Heading2>5.4  Additions to Existing Registers</_Heading2>

<_Heading2>5.5  Capability Registers (CARs)
<_Heading3>5.5.1  Source Operations CAR
(Configuration Space Offset 0x18)</_Heading3>

<_Heading3>5.5.2  Destination Operations CAR
(Configuration Space Offset 0x1C)</_Heading3>

<_Heading3>5.5.3  Data Streaming Information CAR
(Configuration Space Offset 0x3C)</_Heading3>
</_Heading2>

<_Heading2>5.6  Command and Status Registers (CSRs)
<_Heading3>5.6.1  Data Streaming Logical Layer Control CSR
(Configuration Space Offset 0x48)</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_AppTitle>Annex A VSID Usage Examples
<_Heading2_App>A.1  Introduction</_Heading2_App>

<_Heading2_App>A.2  Background</_Heading2_App>

<_Heading2_App>A.3  Packet Classification
<_Heading3_App>A.3.1  Sub-port Addressing at the Destination
<_Heading4_App>A.3.1.1  DSLAM application</_Heading4_App>

<_Heading4_App>A.3.1.2  VOIP application</_Heading4_App>
</_Heading3_App>

<_Heading3_App>A.3.2  Virtual Output Queueing - Fabric On-ramp</_Heading3_App>
</_Heading2_App>

<_Heading2_App>A.4  System Requirements
<_Heading3_App>A.4.1  UTOPIA to RapidIO ATM bridge</_Heading3_App>

<_Heading3_App>A.4.2  Network processor</_Heading3_App>

<_Heading3_App>A.4.3  CSIX to RapidIO interface</_Heading3_App>

<_Heading3_App>A.4.4  10Gb Metropolitan Area Network interface</_Heading3_App>
</_Heading2_App>
</_AppTitle>
</TextSection>
</Article_A>
</Document>

<Document/>
</Book>
</Part>

<Part id="LinkTarget_15263">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Overview</Link>

<_Heading2TOC>1.1
<Link>Introduction............................................................................................................. 9</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Overview................................................................................................................. 9</Link>
</_Heading2TOC>

<_Heading2TOC>1.3
<Link>Requirements........................................................................................................ 10</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  Multicast Extensions Behavior</Link>

<_Heading2TOC>2.1
<Link>Introduction........................................................................................................... 11</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>Packet Replication................................................................................................ 11</Link>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>Multicast Operation.............................................................................................. 11</Link>
</_Heading2TOC>

<_Heading2TOC>2.4
<Link>Multicast Transaction Ordering Requirements..................................................... 15</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  Multicast Extensions Registers</Link>

<_Heading2TOC>3.1
<Link>Introduction........................................................................................................... 17</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>Processing Elements Features CAR (Configuration Space Offset 0x10)............. 18</Link>
</_Heading2TOC>

<_Heading2TOC>3.3
<Link>Switch Multicast Support CAR (Configuration Space Offset 0x30).................... 19</Link>
</_Heading2TOC>

<_Heading2TOC>3.4
<Link>Switch Multicast Information CAR (Configuration Space Offset 0x38)............. 20</Link>
</_Heading2TOC>

<_Heading2TOC>3.5
<Link>Multicast Mask Port CSR (Configuration Space Offset 0x80)............................. 21</Link>
</_Heading2TOC>

<_Heading2TOC>3.6
<Link>Multicast Associate Select CSR (Configuration Space Offset 0x84)................... 22</Link>
</_Heading2TOC>

<_Heading2TOC>3.7
<Link>Multicast Associate Operation CSR (Configuration Space Offset 0x88)............. 23</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 4  Configuration Examples</Link>

<_Heading2TOC>4.1
<Link>Introduction........................................................................................................... 25</Link>
</_Heading2TOC>

<_Heading2TOC>4.2
<Link>Configuring Multicast Masks............................................................................... 25</Link>

<_Heading3TOC>4.2.1
<Link>Clearing Multicast Masks................................................................................. 25</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.2
<Link>Assigning Ports to Multicast Masks................................................................. 26</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.3
<Link>Removing a Port from a Multicast Mask.......................................................... 26</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.4
<Link>Querying a Multicast Mask............................................................................... 26</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.3
<Link>Simple Association............................................................................................... 27</Link>

<_Heading3TOC>4.3.1
<Link>Restrictions on Block Size................................................................................ 27</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.2
<Link>Restrictions on Block Associate....................................................................... 28</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.3
<Link>Restrictions on Associations............................................................................. 28</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.4
<Link>Configuring Associations..................................................................................... 28</Link>

<_Heading3TOC>4.4.1
<Link>Basic Association.............................................................................................. 28</Link>
</_Heading3TOC>

<_Heading3TOC>4.4.2
<Link>Using Per-Ingress Port Association.................................................................. 29</Link>
</_Heading3TOC>

<_Heading3TOC>4.4.3
<Link>Using Block Association.................................................................................. 30</Link>
</_Heading3TOC>

<_Heading3TOC>4.4.4
<Link>Using Per-Ingress Port and Block Association................................................. 31</Link>
</_Heading3TOC>

<_Heading3TOC>4.4.5
<Link>Removing a Destination ID to Multicast Mask Association............................ 32</Link>
</_Heading3TOC>

<_Heading3TOC>4.4.6
<Link>Querying an Association................................................................................... 32</Link>

<Link></Link>
</_Heading3TOC>

<_Heading2_AppTOC>A.1
<Link>Introduction........................................................................................................... 37</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.2
<Link>Multicast Destination ID....................................................................................... 37</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.3
<Link>End Point Multicast Channels............................................................................... 37</Link>
</_Heading2_AppTOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_AppTitleTOC/>

<_AppTitleTOC>
<Link>Annex B   Multicast Applications (Informative)</Link>

<_Heading2_AppTOC>B.1
<Link>Introduction........................................................................................................... 39</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>B.2
<Link>Example 1 - Static Multicast Masks..................................................................... 40</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>B.3
<Link>Example 2 - Linking Multicast Masks to Destination IDs................................... 47</Link>
</_Heading2_AppTOC>
</_AppTitleTOC>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_FigTitleLOF>
<Link>2-1Multicast System Example.............................................................................................12</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-2Multicast Association Example......................................................................................13</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-3Multicast Configuration Example...................................................................................14</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>4-1Example System using Multicast....................................................................................39</Link>
</_FigTitleLOF>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>3-1Multicast Register Map...................................................................................................17</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-2Bit Settings for Processing Elements Features CAR......................................................18</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-3Bit Settings for Switch Multicast Support CAR.............................................................19</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-4Bit Settings for Switch Multicast Information CAR......................................................20</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-5Bit Settings for Multicast Mask Port CSR......................................................................21</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-6Bit Settings for Multicast Associate Select CSR............................................................22</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-7Bit Settings for Multicast Associate Operation CSR......................................................23</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-1Multicast Masks for Switch A1......................................................................................40</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-2Multicast Masks for Switch B1......................................................................................41</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-3Multicast Masks for Switch B2......................................................................................43</Link>
</_TBTitleLOT>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Overview
<_Heading2>1.1  Introduction</_Heading2>

<_Heading2>1.2  Overview</_Heading2>

<_Heading2>1.3  Requirements</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  Multicast Extensions Behavior
<_Heading2>2.1  Introduction</_Heading2>

<_Heading2>2.2  Packet Replication</_Heading2>

<_Heading2>2.3  Multicast Operation</_Heading2>

<_Heading2>2.4  Multicast Transaction Ordering Requirements</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  Multicast Extensions Registers
<_Heading2>3.1  Introduction</_Heading2>

<_Heading2>3.2  Processing Elements Features CAR
(Configuration Space Offset 0x10)</_Heading2>

<_Heading2>3.3  Switch Multicast Support CAR
(Configuration Space Offset 0x30)</_Heading2>

<_Heading2>3.4  Switch Multicast Information CAR
(Configuration Space Offset 0x38)</_Heading2>

<_Heading2>3.5  Multicast Mask Port CSR
(Configuration Space Offset 0x80)</_Heading2>

<_Heading2>3.6  Multicast Associate Select CSR
(Configuration Space Offset 0x84)</_Heading2>

<_Heading2>3.7  Multicast Associate Operation CSR
(Configuration Space Offset 0x88)</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 4  Configuration Examples
<_Heading2>4.1  Introduction</_Heading2>

<_Heading2>4.2  Configuring Multicast Masks
<_Heading3>4.2.1  Clearing Multicast Masks</_Heading3>

<_Heading3>4.2.2  Assigning Ports to Multicast Masks</_Heading3>

<_Heading3>4.2.3  Removing a Port from a Multicast Mask</_Heading3>

<_Heading3>4.2.4  Querying a Multicast Mask</_Heading3>
</_Heading2>

<_Heading2>4.3  Simple Association
<_Heading3>4.3.1  Restrictions on Block Size</_Heading3>

<_Heading3>4.3.2  Restrictions on Block Associate </_Heading3>

<_Heading3>4.3.3  Restrictions on Associations</_Heading3>
</_Heading2>

<_Heading2>4.4  Configuring Associations
<_Heading3>4.4.1  Basic Association</_Heading3>

<_Heading3>4.4.2  Using Per-Ingress Port Association</_Heading3>

<_Heading3>4.4.3  Using Block Association</_Heading3>

<_Heading3>4.4.4  Using Per-Ingress Port and Block Association</_Heading3>

<_Heading3>4.4.5  Removing a Destination ID to Multicast Mask Association</_Heading3>

<_Heading3>4.4.6  Querying an Association</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_AppTitle>Annex A End Point Considerations (Informative)
<_Heading2_App>A.1  Introduction</_Heading2_App>

<_Heading2_App>A.2  Multicast Destination ID</_Heading2_App>

<_Heading2_App>A.3  End Point Multicast Channels</_Heading2_App>
</_AppTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_AppTitle>Annex B Multicast Applications (Informative)
<_Heading2_App>B.1  Introduction</_Heading2_App>

<_Heading2_App>B.2  Example 1 - Static Multicast Masks</_Heading2_App>

<_Heading2_App>B.3  Example 2 - Linking Multicast Masks to Destination IDs</_Heading2_App>
</_AppTitle>
</TextSection>
</Article_A>
</Document>

<Document/>
</Book>
</Part>

<Part id="LinkTarget_15052">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Introduction</Link>

<_Heading2TOC>1.1
<Link>Problem Illustration................................................................................................ 9</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Terminology.......................................................................................................... 10</Link>
</_Heading2TOC>

<_Heading2TOC>1.3
<Link>Conventions.......................................................................................................... 10</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  Overview</Link>

<_Heading2TOC>2.1
<Link>Congestion Message............................................................................................. 13</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>Traffic Staging...................................................................................................... 13</Link>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>Adding Device Independence............................................................................... 15</Link>
</_Heading2TOC>

<_Heading2TOC>2.4
<Link>Relationship With Virtual Channels..................................................................... 15</Link>
</_Heading2TOC>

<_Heading2TOC>2.5
<Link>Additional Queueing Considerations.................................................................... 16</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  Control Symbol Format</Link>

<_Heading2TOC>3.1
<Link>Stype2 Control Symbol......................................................................................... 17</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>VC_Status Symbol Linking.................................................................................. 18</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 4  Rules</Link>

<_Heading2TOC>4.1
<Link>Implementation Rules........................................................................................... 21</Link>
</_Heading2TOC>

<_Heading2TOC>4.2
<Link>Rules for Generating Backpressure Control Symbols.......................................... 21</Link>
</_Heading2TOC>

<_Heading2TOC>4.3
<Link>Rules for Interpreting Backpressure Control Symbols......................................... 22</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 5  Register Definitions</Link>

<_Heading2TOC>5.1
<Link>VoQ Backpressure Extended Features Block....................................................... 23</Link>

<_Heading3TOC>5.1.1
<Link>Register Map..................................................................................................... 23</Link>
</_Heading3TOC>

<_Heading3TOC>5.1.2
<Link>VoQ Backpressure Control Block Registers.................................................... 24</Link>

<_Heading4TOC>5.1.2.1
<Link>LP-Serial VC Register Block Header (Block Offset 0x0)............................ 24</Link>
</_Heading4TOC>

<_Heading4TOC>5.1.2.2
<Link>Port n VoQ Control Status Register
</Link>
(Block Offset - Variable, see Section 5.1.1)..............................................25</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_FigTitleLOF>
<Link>1-1Basic Head-of-Line Blocking...........................................................................................9</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>1-2Effective Backpressure...................................................................................................10</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-1Congestion Message for a Group of Ports......................................................................13</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-2Adding Egress Staging....................................................................................................14</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-3Mapping Staging Queues................................................................................................15</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-4Linking VCs to VoQ Backpressure................................................................................16</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-1Long Control Symbol Format.........................................................................................17</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-2Stype2 Control Symbol Format......................................................................................17</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-3Linking VCs to VoQ Backpressure................................................................................18</Link>
</_FigTitleLOF>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>3-1Stype2 Symbol Format...................................................................................................17</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-2VoQ Port Status Bits.......................................................................................................18</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-3Port Group Bits...............................................................................................................18</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-1VoQ Register Block........................................................................................................23</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-2Bit Settings for LP-Serial Register Block Header..........................................................24</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-3Port n VoQ Backpressure CSR.......................................................................................25</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-4Port Status Control..........................................................................................................25</Link>
</_TBTitleLOT>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Introduction
<_Heading2>1.1  Problem Illustration</_Heading2>

<_Heading2>1.2  Terminology</_Heading2>

<_Heading2>1.3  Conventions</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  Overview
<_Heading2>2.1  Congestion Message</_Heading2>

<_Heading2>2.2  Traffic Staging</_Heading2>

<_Heading2>2.3  Adding Device Independence</_Heading2>

<_Heading2>2.4  Relationship With Virtual Channels</_Heading2>

<_Heading2>2.5  Additional Queueing Considerations</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  Control Symbol Format
<_Heading2>3.1  Stype2 Control Symbol</_Heading2>

<_Heading2>3.2  VC_Status Symbol Linking</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 4  Rules 
<_Heading2>4.1  Implementation Rules</_Heading2>

<_Heading2>4.2  Rules for Generating Backpressure Control Symbols</_Heading2>

<_Heading2>4.3  Rules for Interpreting Backpressure Control Symbols</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 5  Register Definitions
<_Heading2>5.1  VoQ Backpressure Extended Features Block
<_Heading3>5.1.1  Register Map</_Heading3>

<_Heading3>5.1.2  VoQ Backpressure Control Block Registers
<_Heading4>5.1.2.1  LP-Serial VC Register Block Header
(Block Offset 0x0)</_Heading4>

<_Heading4>5.1.2.2  Port n VoQ Control Status Register
(Block Offset - Variable, see 
<Link>Section 5.1.1</Link>
)</_Heading4>
</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>
</Book>
</Part>

<Part id="LinkTarget_14574">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Overview</Link>

<_Heading2TOC>1.1
<Link>Introduction............................................................................................................. 7</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Overview................................................................................................................. 7</Link>
</_Heading2TOC>

<_Heading2TOC>1.3
<Link>Scope....................................................................................................................... 7</Link>
</_Heading2TOC>

<_Heading2TOC>1.4
<Link>System Enumeration API........................................................................................ 8</Link>
</_Heading2TOC>

<_Heading2TOC>1.5
<Link>Terminology............................................................................................................ 8</Link>
</_Heading2TOC>

<_Heading2TOC>1.6
<Link>Software Conventions............................................................................................. 8</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  Requirements for System Bring Up</Link>

<_Heading2TOC>2.1
<Link>Introduction............................................................................................................. 9</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>Boot Requirements................................................................................................. 9</Link>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>Enumeration Completion...................................................................................... 10</Link>
</_Heading2TOC>

<_Heading2TOC>2.4
<Link>Enumeration Time-Out......................................................................................... 10</Link>
</_Heading2TOC>

<_Heading2TOC>2.5
<Link>Function Return Codes......................................................................................... 11</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  Hardware Abstraction Layer</Link>

<_Heading2TOC>3.1
<Link>Introduction........................................................................................................... 13</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>Device Addressing................................................................................................ 13</Link>
</_Heading2TOC>

<_Heading2TOC>3.3
<Link>HAL Functions..................................................................................................... 14</Link>

<_Heading3TOC>3.3.1
<Link>Types and Definitions....................................................................................... 14</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.2
<Link>rioGetNumLocalPorts....................................................................................... 14</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.3
<Link>rioConfigurationRead....................................................................................... 15</Link>
</_Heading3TOC>

<_Heading3TOC>3.3.4
<Link>rioConfigurationWrite...................................................................................... 16</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 4  Standard Bring Up Functions</Link>

<_Heading2TOC>4.1
<Link>Introduction........................................................................................................... 17</Link>
</_Heading2TOC>

<_Heading2TOC>4.2
<Link>Data Structures...................................................................................................... 17</Link>
</_Heading2TOC>

<_Heading2TOC>4.3
<Link>Bring Up Functions............................................................................................... 18</Link>

<_Heading3TOC>4.3.1
<Link>rioInitLib........................................................................................................... 18</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.2
<Link>rioGetFeatures................................................................................................... 19</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.3
<Link>rioGetSwitchPortInfo........................................................................................ 20</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.4
<Link>rioGetExtFeaturesPtr........................................................................................ 21</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.5
<Link>rioGetNextExtFeaturesPtr................................................................................. 22</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.6
<Link>rioGetSourceOps............................................................................................... 23</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.7
<Link>rioGetDestOps.................................................................................................. 24</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.8
<Link>rioGetAddressMode.......................................................................................... 25</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.9
<Link>rioGetBaseDeviceId.......................................................................................... 26</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.10
<Link>rioSetBaseDeviceId.......................................................................................... 27</Link>

<Link></Link>
</_Heading3TOC>

<_Heading3TOC>4.3.11</_Heading3TOC>

<_Heading3TOC>4.3.12
<Link>rioReleaseDeviceLock...................................................................................... 29</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.13
<Link>rioGetComponentTag....................................................................................... 30</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.14
<Link>rioSetComponentTag........................................................................................ 31</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.15
<Link>rioGetPortErrStatus........................................................................................... 32</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 5  Routing-Table Manipulation Functions</Link>

<_Heading2TOC>5.1
<Link>Introduction........................................................................................................... 33</Link>
</_Heading2TOC>

<_Heading2TOC>5.2
<Link>Routing Table Functions....................................................................................... 34</Link>

<_Heading3TOC>5.2.1
<Link>rioRouteAddEntry............................................................................................. 34</Link>
</_Heading3TOC>

<_Heading3TOC>5.2.2
<Link>rioRouteGetEntry.............................................................................................. 35</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 6  Device Access Routine Interface</Link>

<_Heading2TOC>6.1
<Link>Introduction........................................................................................................... 37</Link>
</_Heading2TOC>

<_Heading2TOC>6.2
<Link>DAR Packaging.................................................................................................... 37</Link>
</_Heading2TOC>

<_Heading2TOC>6.3
<Link>Execution Environment........................................................................................ 37</Link>
</_Heading2TOC>

<_Heading2TOC>6.4
<Link>Type Definitions................................................................................................... 38</Link>
</_Heading2TOC>

<_Heading2TOC>6.5
<Link>DAR Functions..................................................................................................... 39</Link>

<_Heading3TOC>6.5.1
<Link>rioDar_name</Link>
GetFunctionTable........................................................................ 39</_Heading3TOC>

<_Heading3TOC>6.5.2
<Link>rioDarInitialize.................................................................................................. 40</Link>
</_Heading3TOC>

<_Heading3TOC>6.5.3
<Link>rioDarTerminate................................................................................................ 41</Link>
</_Heading3TOC>

<_Heading3TOC>6.5.4
<Link>rioDarTestMatch............................................................................................... 42</Link>
</_Heading3TOC>

<_Heading3TOC>6.5.5
<Link>rioDarRegister................................................................................................... 43</Link>
</_Heading3TOC>

<_Heading3TOC>6.5.6
<Link>rioDarGetMemorySize...................................................................................... 44</Link>
</_Heading3TOC>

<_Heading3TOC>6.5.7
<Link>rioDarGetSwitchInfo........................................................................................ 45</Link>
</_Heading3TOC>

<_Heading3TOC>6.5.8
<Link>rioDarSetPortRoute........................................................................................... 46</Link>
</_Heading3TOC>

<_Heading3TOC>6.5.9
<Link>rioDarGetPortRoute.......................................................................................... 47</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_AppTitleTOC>
<Link>Annex A   System Bring Up Guidelines (Informative)</Link>

<_Heading2_AppTOC>A.1
<Link>Introduction........................................................................................................... 49</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.2
<Link>Overview of the System Bring Up Process.......................................................... 49</Link>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.3
<Link>System Enumeration Algorithm........................................................................... 50</Link>

<_Heading3_AppTOC>A.3.1
<Link>Data Structures, Constants, and Global Variables............................................ 51</Link>
</_Heading3_AppTOC>

<_Heading3_AppTOC>A.3.2
<Link>Pseudocode....................................................................................................... 52</Link>
</_Heading3_AppTOC>
</_Heading2_AppTOC>

<_Heading2_AppTOC>A.4
<Link>System Bring Up Example................................................................................... 56</Link>
</_Heading2_AppTOC>
</_AppTitleTOC>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_FigTitle_AppLOF>
<Link>A-1Example System.............................................................................................................</Link>
57</_FigTitle_AppLOF>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Overview
<_Heading2>1.1  Introduction</_Heading2>

<_Heading2>1.2  Overview</_Heading2>

<_Heading2>1.3  Scope</_Heading2>

<_Heading2>1.4  System Enumeration API</_Heading2>

<_Heading2>1.5  Terminology</_Heading2>

<_Heading2>1.6  Software Conventions</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  Requirements for System Bring Up
<_Heading2>2.1  Introduction</_Heading2>

<_Heading2>2.2  Boot Requirements</_Heading2>

<_Heading2>2.3  Enumeration Completion</_Heading2>

<_Heading2>2.4  Enumeration Time-Out</_Heading2>

<_Heading2>2.5  Function Return Codes</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  Hardware Abstraction Layer
<_Heading2>3.1  Introduction</_Heading2>

<_Heading2>3.2  Device Addressing</_Heading2>

<_Heading2>3.3  HAL Functions
<_Heading3>3.3.1  Types and Definitions</_Heading3>

<_Heading3>3.3.2  rioGetNumLocalPorts </_Heading3>

<_Heading3>3.3.3  rioConfigurationRead</_Heading3>

<_Heading3>3.3.4  rioConfigurationWrite</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 4  Standard Bring Up Functions
<_Heading2>4.1  Introduction</_Heading2>

<_Heading2>4.2  Data Structures</_Heading2>

<_Heading2>4.3  Bring Up Functions
<_Heading3>4.3.1  rioInitLib</_Heading3>

<_Heading3>4.3.2  rioGetFeatures</_Heading3>

<_Heading3>4.3.3  rioGetSwitchPortInfo</_Heading3>

<_Heading3>4.3.4  rioGetExtFeaturesPtr</_Heading3>

<_Heading3>4.3.5  rioGetNextExtFeaturesPtr</_Heading3>

<_Heading3>4.3.6  rioGetSourceOps</_Heading3>

<_Heading3>4.3.7  rioGetDestOps</_Heading3>

<_Heading3>4.3.8  rioGetAddressMode</_Heading3>

<_Heading3>4.3.9  rioGetBaseDeviceId</_Heading3>

<_Heading3>4.3.10  rioSetBaseDeviceId</_Heading3>

<_Heading3>4.3.11  rioAcquireDeviceLock</_Heading3>

<_Heading3>4.3.12  rioReleaseDeviceLock</_Heading3>

<_Heading3>4.3.13  rioGetComponentTag</_Heading3>

<_Heading3>4.3.14  rioSetComponentTag </_Heading3>

<_Heading3>4.3.15  rioGetPortErrStatus</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 5  Routing-Table Manipulation Functions
<_Heading2>5.1  Introduction</_Heading2>

<_Heading2>5.2  Routing Table Functions
<_Heading3>5.2.1  rioRouteAddEntry</_Heading3>

<_Heading3>5.2.2  rioRouteGetEntry</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 6  Device Access Routine Interface
<_Heading2>6.1  Introduction</_Heading2>

<_Heading2>6.2  DAR Packaging</_Heading2>

<_Heading2>6.3  Execution Environment</_Heading2>

<_Heading2>6.4  Type Definitions</_Heading2>

<_Heading2>6.5  DAR Functions
<_Heading3>6.5.1  rioDar_nameGetFunctionTable</_Heading3>

<_Heading3>6.5.2  rioDarInitialize</_Heading3>

<_Heading3>6.5.3  rioDarTerminate</_Heading3>

<_Heading3>6.5.4  rioDarTestMatch</_Heading3>

<_Heading3>6.5.5  rioDarRegister</_Heading3>

<_Heading3>6.5.6  rioDarGetMemorySize</_Heading3>

<_Heading3>6.5.7  rioDarGetSwitchInfo</_Heading3>

<_Heading3>6.5.8  rioDarSetPortRoute</_Heading3>

<_Heading3>6.5.9  rioDarGetPortRoute</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_AppTitle>Annex A System Bring Up Guidelines (Informative)
<_Heading2_App>A.1  Introduction</_Heading2_App>

<_Heading2_App>A.2  Overview of the System Bring Up Process</_Heading2_App>

<_Heading2_App>A.3  System Enumeration Algorithm
<_Heading3_App>A.3.1  Data Structures, Constants, and Global Variables</_Heading3_App>

<_Heading3_App>A.3.2  Pseudocode</_Heading3_App>
</_Heading2_App>

<_Heading2_App>A.4  System Bring Up Example</_Heading2_App>
</_AppTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_Glos_Head>Glossary of Terms and Abbreviations</_Glos_Head>
</TextSection>
</Article_A>
</Document>
</Book>
</Part>

<Part id="LinkTarget_13717">
<Book>
<Document/>

<Document>
<Article_A>
<TextSection>
<_ChpTitleTOC>
<Link>Chapter 1  Overview</Link>

<_Heading2TOC>1.1
<Link>Introduction........................................................................................................... 11</Link>
</_Heading2TOC>

<_Heading2TOC>1.2
<Link>Overview............................................................................................................... 11</Link>
</_Heading2TOC>

<_Heading2TOC>1.3
<Link>Features of the Session Management Protocol..................................................... 12</Link>
</_Heading2TOC>

<_Heading2TOC>1.4
<Link>Contents................................................................................................................ 12</Link>
</_Heading2TOC>

<_Heading2TOC>1.5
<Link>Terminology.......................................................................................................... 13</Link>
</_Heading2TOC>

<_Heading2TOC>1.6
<Link>Conventions.......................................................................................................... 14</Link>
</_Heading2TOC>

<_Heading2TOC>1.7
<Link>Useful References................................................................................................. 14</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 2  Managing Data Streams</Link>

<_Heading2TOC>2.1
<Link>Introduction........................................................................................................... 15</Link>
</_Heading2TOC>

<_Heading2TOC>2.2
<Link>System Example................................................................................................... 15</Link>
</_Heading2TOC>

<_Heading2TOC>2.3
<Link>Establishing Data Streams.................................................................................... 16</Link>
</_Heading2TOC>

<_Heading2TOC>2.4
<Link>Data Streaming System Configurations................................................................ 17</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 3  Session Management Operation</Link>

<_Heading2TOC>3.1
<Link>Introduction........................................................................................................... 19</Link>
</_Heading2TOC>

<_Heading2TOC>3.2
<Link>Initialization of Session Management Advertisement CSRs................................ 19</Link>
</_Heading2TOC>

<_Heading2TOC>3.3
<Link>Contacting a Participating End point.................................................................... 20</Link>
</_Heading2TOC>

<_Heading2TOC>3.4
<Link>Establishing Conduits........................................................................................... 21</Link>

<_Heading3TOC>3.4.1
<Link>Master/Slave Configuration Conduit Establishment........................................ 22</Link>
</_Heading3TOC>

<_Heading3TOC>3.4.2
<Link>Peers Configuration Conduit Establishment..................................................... 23</Link>
</_Heading3TOC>

<_Heading3TOC>3.4.3
<Link>Conduit Establishment Algorithm.................................................................... 24</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.5
<Link>Management Messages......................................................................................... 26</Link>

<_Heading3TOC>3.5.1
<Link>Session Management Message Types............................................................... 26</Link>

<_Heading4TOC>3.5.1.1
<Link>REQUEST.................................................................................................... 26</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.1.2
<Link>ADVERTISE................................................................................................ 26</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.1.3
<Link>OPEN............................................................................................................ 27</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.1.4
<Link>ACCEPT....................................................................................................... 27</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.1.5
<Link>REFUSE....................................................................................................... 27</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.1.6
<Link>FLOW-CONTROL....................................................................................... 27</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.1.7
<Link>DATA........................................................................................................... 27</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.1.8
<Link>CLOSE.......................................................................................................... 27</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.1.9
<Link>STATUS....................................................................................................... 28</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>3.5.2
<Link>Message Header Fields..................................................................................... 28</Link>

<_Heading4TOC>3.5.2.1
<Link>Command Header Field: &lt;CMD&gt;&lt;VER&gt;.................................................... 28</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.2.2
<Link>SourceID and DestID.................................................................................... 28</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.2.3
<Link>Protocol Identifier: &lt;ProtoID&gt;..................................................................... 29</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.2.4
<Link>Class of Service: &lt;COS&gt;.............................................................................. 29</Link>

<Link></Link>
</_Heading4TOC>

<_Heading4TOC>3.5.2.5</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>3.5.3
<Link>Session Management Protocol Attributes......................................................... 30</Link>

<_Heading4TOC>3.5.3.1
<Link>VENDOR Attribute...................................................................................... 31</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.3.2
<Link>DATA_OFFSET_VENDOR Attribute......................................................... 31</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.3.3
<Link>DATA_OFFSET Attribute........................................................................... 32</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.3.4
<Link>REQUEST_RETRY_PERIOD Attribute..................................................... 32</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.3.5
<Link>REQUEST_TIMEOUT_PERIOD Attribute................................................ 32</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.3.6
<Link>FLOW_CONTROL_XON_TIMEOUT_PERIOD Attribute........................ 33</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.3.7
<Link>OPEN_MESSAGE_NUMBER Attribute..................................................... 33</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.3.8
<Link>CONDUIT_STREAM Attribute................................................................... 33</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.3.9
<Link>DATA_HEADER_FORMAT Attribute....................................................... 34</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.3.10
<Link>CONVEYANCE Attribute........................................................................... 34</Link>
</_Heading4TOC>

<_Heading4TOC>3.5.3.11
<Link>Other Attributes............................................................................................ 34</Link>
</_Heading4TOC>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.6
<Link>Message Sequence Examples............................................................................... 35</Link>

<_Heading3TOC>3.6.1
<Link>Stream Initiation............................................................................................... 35</Link>
</_Heading3TOC>

<_Heading3TOC>3.6.2
<Link>Refusal to Initiate a Stream............................................................................... 35</Link>
</_Heading3TOC>

<_Heading3TOC>3.6.3
<Link>Stream Shutdown.............................................................................................. 36</Link>
</_Heading3TOC>

<_Heading3TOC>3.6.4
<Link>Uses of the STATUS command........................................................................ 37</Link>
</_Heading3TOC>

<_Heading3TOC>3.6.5
<Link>Use of the FLOW_CONTROL Command....................................................... 38</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.7
<Link>Session Management Error Conditions and Recovery......................................... 39</Link>

<_Heading3TOC>3.7.1
<Link>Message Loss.................................................................................................... 39</Link>
</_Heading3TOC>

<_Heading3TOC>3.7.2
<Link>Session Management Protocol Congestion Management................................. 40</Link>
</_Heading3TOC>

<_Heading3TOC>3.7.3
<Link>Session Management Protocol Non-Compliance............................................. 40</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.8
<Link>Rules for Session Management............................................................................. 41</Link>

<_Heading3TOC>3.8.1
<Link>Optional Features.............................................................................................. 41</Link>
</_Heading3TOC>

<_Heading3TOC>3.8.2
<Link>Attribute Related Rules..................................................................................... 41</Link>
</_Heading3TOC>

<_Heading3TOC>3.8.3
<Link>Rules Related to Virtual Stream Status............................................................. 42</Link>
</_Heading3TOC>

<_Heading3TOC>3.8.4
<Link>Rules Related to Vendor-Specific Commands................................................. 42</Link>
</_Heading3TOC>

<_Heading3TOC>3.8.5
<Link>Rules Related to Reserved Fields..................................................................... 43</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>3.9
<Link>Notes on Optional Features and Inter-Operability................................................ 43</Link>

<_Heading3TOC>3.9.1
<Link>Optional Attributes........................................................................................... 43</Link>
</_Heading3TOC>

<_Heading3TOC>3.9.2
<Link>REQUEST and ADVERTISE.......................................................................... 44</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 4  Message Format Descriptions</Link>

<_Heading2TOC>4.1
<Link>Introduction........................................................................................................... 45</Link>
</_Heading2TOC>

<_Heading2TOC>4.2
<Link>Control Message Formats..................................................................................... 45</Link>

<_Heading3TOC>4.2.1
<Link>REQUEST........................................................................................................ 45</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.2
<Link>ADVERTISE.................................................................................................... 46</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.3
<Link>OPEN................................................................................................................ 47</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.4
<Link>ACCEPT........................................................................................................... 48</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.5
<Link>REFUSE........................................................................................................... 49</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.6
<Link>FLOW_CONTROL.......................................................................................... 49</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.7
<Link>CLOSE.............................................................................................................. 50</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.8
<Link>STATUS........................................................................................................... 51</Link>
</_Heading3TOC>

<_Heading3TOC>4.2.9
<Link>User Defined..................................................................................................... 52</Link>

<Link></Link>
</_Heading3TOC>

<_Heading3TOC>4.3.1
<Link>DATA Message Format, MAILBOX............................................................... 53</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.2
<Link>DATA1 Message Format, Large PDU............................................................. 54</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.3
<Link>DATA2 Message Format.................................................................................. 54</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.4
<Link>DATA3 Zero-length DATA header.................................................................. 54</Link>
</_Heading3TOC>

<_Heading3TOC>4.3.5
<Link>Data Streaming................................................................................................. 55</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>4.3</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 5  Registers</Link>

<_Heading2TOC>5.1
<Link>Introduction........................................................................................................... 57</Link>
</_Heading2TOC>

<_Heading2TOC>5.2
<Link>Session Management Protocol Extended Features Register Block...................... 58</Link>

<_Heading3TOC>5.2.1
<Link>Session Management Protocol Register Block Header (Block Offset 0x0)..... 58</Link>
</_Heading3TOC>

<_Heading3TOC>5.2.2
<Link>Session Management Protocol Register Write Enable CSR
(Block Offset 0x4).........................................................................................59</Link>
</_Heading3TOC>

<_Heading3TOC>5.2.3
<Link>Session Management Advertisement CSR(Block Offset 0x8)......................... 60</Link>
</_Heading3TOC>

<_Heading3TOC>5.2.4
<Link>Session Management Attribute Range CSR(Block Offset 0xC)...................... 61</Link>
</_Heading3TOC>

<_Heading3TOC>5.2.5
<Link>Session Management Protocol Attributes 0-508 CSRs
(Block Offset 0x10-0x7F8)............................................................................63</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>5.3
<Link>Component Tag CSR Session Management Protocol Advertisement.................. 64</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 6  Vendor-Defined Protocols</Link>

<_Heading2TOC>6.1
<Link>ProtoID.................................................................................................................. 67</Link>
</_Heading2TOC>

<_Heading2TOC>6.2
<Link>Attributes.............................................................................................................. 67</Link>

<_Heading3TOC>6.2.1
<Link>VENDOR attribute........................................................................................... 67</Link>
</_Heading3TOC>

<_Heading3TOC>6.2.2
<Link>PROTOCOL_NAME attribute......................................................................... 67</Link>
</_Heading3TOC>

<_Heading3TOC>6.2.3
<Link>Other attributes................................................................................................. 67</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>6.3
<Link>Other Requirements for Vendor-Defined Protocols............................................. 67</Link>
</_Heading2TOC>
</_ChpTitleTOC>

<_ChpTitleTOC>
<Link>Chapter 7  Ethernet Encapsulation</Link>

<_Heading2TOC>7.1
<Link>ProtoID.................................................................................................................. 69</Link>
</_Heading2TOC>

<_Heading2TOC>7.2
<Link>Attributes.............................................................................................................. 69</Link>

<_Heading3TOC>7.2.1
<Link>MTU Attribute.................................................................................................. 69</Link>
</_Heading3TOC>

<_Heading3TOC>7.2.2
<Link>CONVEYANCE Attribute............................................................................... 69</Link>
</_Heading3TOC>

<_Heading3TOC>7.2.3
<Link>MAC_ADDRESS Attribute.............................................................................. 69</Link>
</_Heading3TOC>
</_Heading2TOC>

<_Heading2TOC>7.3
<Link>Other Requirements of Ethernet Encapsulation.................................................... 69</Link>

<_Heading3TOC>7.3.1
<Link>Dropped Messages............................................................................................ 70</Link>
</_Heading3TOC>

<_Heading3TOC>7.3.2
<Link>Broadcast.......................................................................................................... 70</Link>

<_Heading4TOC>7.3.2.1
<Link>Broadcast With Multicast Extensions........................................................... 70</Link>
</_Heading4TOC>

<_Heading4TOC>7.3.2.2
<Link>Broadcast Without Multicast Extensions...................................................... 70</Link>
</_Heading4TOC>

<_Heading4TOC>7.3.2.3
<Link>Vendor defined Broadcast Server................................................................. 70</Link>
</_Heading4TOC>
</_Heading3TOC>

<_Heading3TOC>7.3.3
<Link>Ingress/Egress Nodes........................................................................................ 70</Link>
</_Heading3TOC>
</_Heading2TOC>
</_ChpTitleTOC>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_FigTitleLOF>
<Link>1-1Data Streaming...............................................................................................................11</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-1Example of a RapidIO-Based Networking System........................................................15</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>2-2Stream Process................................................................................................................16</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-1Normal Stream Initiation................................................................................................35</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-2Use of REFUSE Command............................................................................................35</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-3Normal Stream Shutdown...............................................................................................36</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-4Use of the STATUS Command......................................................................................37</Link>
</_FigTitleLOF>

<_FigTitleLOF>
<Link>3-5Use of the FLOW_CONTROL Command.....................................................................38</Link>
</_FigTitleLOF>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_TBTitleLOT>
<Link>2-1Data Streaming System Configurations..........................................................................17</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-1StreamID Assignments...................................................................................................29</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-2System Management Protocol Attribute Sizes...............................................................30</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-3Vendor-Specific Attribute Ranges..................................................................................30</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-4System Management Protocol Attribute Sizes...............................................................31</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-5System Management Protocol Attribute Sizes...............................................................31</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-6DATA_OFFSET Attribute Format.................................................................................32</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-7DATA_HEADER_FORMAT Attribute Values.............................................................34</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>3-8Ethernet Encapsulation Conveyance..............................................................................34</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-1REQUEST Message Format...........................................................................................45</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-2ADVERTISE Message Format - Protocol Attributes.....................................................46</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-3ADVERTISE Message Format - Protocol List...............................................................47</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-4OPEN Message Format..................................................................................................48</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-5ACCEPT Message Format..............................................................................................48</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-6REFUSE Message Format..............................................................................................49</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-7FLOW_CONTROL Message Format.............................................................................50</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-8CLOSE Message Format................................................................................................50</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-9STATUS Message Format..............................................................................................51</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-10Status Bit Values.............................................................................................................51</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-11USERDEFINED Message Format..................................................................................52</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-12DATA Message Format..................................................................................................53</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-13DATA Message Format..................................................................................................54</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>4-14DATA Message Format..................................................................................................54</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-1Bit Settings for Session Management Protocol Register Block Header.........................58</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-2Bit Settings for Session Management Protocol Register Write Enable Register...........59</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-3Bit Settings for Session Management Protocol Advertisement Register.......................60</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-4Bit Settings for Session Management Attribute Range Register....................................61</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-5Bit Settings for Session Management Protocol Attributes 0-508 Registers...................63</Link>
</_TBTitleLOT>

<_TBTitleLOT>
<Link>5-6Component Tag CSR Bit Usage.....................................................................................64</Link>
</_TBTitleLOT>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 1  Overview
<_Heading2>1.1  Introduction</_Heading2>

<_Heading2>1.2  Overview</_Heading2>

<_Heading2>1.3  Features of the Session Management Protocol</_Heading2>

<_Heading2>1.4  Contents</_Heading2>

<_Heading2>1.5  Terminology</_Heading2>

<_Heading2>1.6  Conventions</_Heading2>

<_Heading2>1.7  Useful References</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 2  Managing Data Streams
<_Heading2>2.1  Introduction</_Heading2>

<_Heading2>2.2  System Example</_Heading2>

<_Heading2>2.3  Establishing Data Streams</_Heading2>

<_Heading2>2.4  Data Streaming System Configurations</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 3  Session Management Operation
<_Heading2>3.1  Introduction</_Heading2>

<_Heading2>3.2  Initialization of Session Management Advertisement CSRs</_Heading2>

<_Heading2>3.3  Contacting a Participating End point</_Heading2>

<_Heading2>3.4  Establishing Conduits
<_Heading3>3.4.1  Master/Slave Configuration Conduit Establishment</_Heading3>

<_Heading3>3.4.2  Peers Configuration Conduit Establishment</_Heading3>

<_Heading3>3.4.3  Conduit Establishment Algorithm</_Heading3>
</_Heading2>

<_Heading2>3.5  Management Messages
<_Heading3>3.5.1  Session Management Message Types
<_Heading4>3.5.1.1  REQUEST</_Heading4>

<_Heading4>3.5.1.2  ADVERTISE</_Heading4>

<_Heading4>3.5.1.3  OPEN</_Heading4>

<_Heading4>3.5.1.4  ACCEPT</_Heading4>

<_Heading4>3.5.1.5  REFUSE</_Heading4>

<_Heading4>3.5.1.6  FLOW-CONTROL</_Heading4>

<_Heading4>3.5.1.7  DATA</_Heading4>

<_Heading4>3.5.1.8  CLOSE</_Heading4>

<_Heading4>3.5.1.9  STATUS</_Heading4>
</_Heading3>

<_Heading3>3.5.2  Message Header Fields
<_Heading4>3.5.2.1  Command Header Field: &lt;CMD&gt;&lt;VER&gt;</_Heading4>

<_Heading4>3.5.2.2  SourceID and DestID</_Heading4>

<_Heading4>3.5.2.3  Protocol Identifier: &lt;ProtoID&gt;</_Heading4>

<_Heading4>3.5.2.4  Class of Service: &lt;COS&gt;</_Heading4>

<_Heading4>3.5.2.5  Stream Identifier: &lt;StreamID&gt;</_Heading4>
</_Heading3>

<_Heading3>3.5.3  Session Management Protocol Attributes
<_Heading4>3.5.3.1  VENDOR Attribute</_Heading4>

<_Heading4>3.5.3.2  DATA_OFFSET_VENDOR Attribute</_Heading4>

<_Heading4>3.5.3.3  DATA_OFFSET Attribute</_Heading4>

<_Heading4>3.5.3.4  REQUEST_RETRY_PERIOD Attribute</_Heading4>

<_Heading4>3.5.3.5  REQUEST_TIMEOUT_PERIOD Attribute</_Heading4>

<_Heading4>3.5.3.6  FLOW_CONTROL_XON_TIMEOUT_PERIOD Attribute</_Heading4>

<_Heading4>3.5.3.7  OPEN_MESSAGE_NUMBER Attribute</_Heading4>

<_Heading4>3.5.3.8  CONDUIT_STREAM Attribute</_Heading4>

<_Heading4>3.5.3.9  DATA_HEADER_FORMAT Attribute</_Heading4>

<_Heading4>3.5.3.10  CONVEYANCE Attribute</_Heading4>

<_Heading4>3.5.3.11  Other Attributes</_Heading4>
</_Heading3>
</_Heading2>

<_Heading2>3.6  Message Sequence Examples
<_Heading3>3.6.1  Stream Initiation</_Heading3>

<_Heading3>3.6.2  Refusal to Initiate a Stream</_Heading3>

<_Heading3>3.6.3  Stream Shutdown</_Heading3>

<_Heading3>3.6.4  Uses of the STATUS command</_Heading3>

<_Heading3>3.6.5  Use of the FLOW_CONTROL Command</_Heading3>
</_Heading2>

<_Heading2>3.7  Session Management Error Conditions and Recovery
<_Heading3>3.7.1  Message Loss</_Heading3>

<_Heading3>3.7.2  Session Management Protocol Congestion Management</_Heading3>

<_Heading3>3.7.3  Session Management Protocol Non-Compliance</_Heading3>
</_Heading2>

<_Heading2>3.8  Rules for Session Management
<_Heading3>3.8.1  Optional Features</_Heading3>

<_Heading3>3.8.2  Attribute Related Rules</_Heading3>

<_Heading3>3.8.3  Rules Related to Virtual Stream Status</_Heading3>

<_Heading3>3.8.4  Rules Related to Vendor-Specific Commands</_Heading3>

<_Heading3>3.8.5  Rules Related to Reserved Fields</_Heading3>
</_Heading2>

<_Heading2>3.9  Notes on Optional Features and Inter-Operability
<_Heading3>3.9.1  Optional Attributes</_Heading3>

<_Heading3>3.9.2  REQUEST and ADVERTISE</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 4  Message Format Descriptions
<_Heading2>4.1  Introduction</_Heading2>

<_Heading2>4.2  Control Message Formats
<_Heading3>4.2.1  REQUEST</_Heading3>

<_Heading3>4.2.2  ADVERTISE</_Heading3>

<_Heading3>4.2.3  OPEN</_Heading3>

<_Heading3>4.2.4  ACCEPT</_Heading3>

<_Heading3>4.2.5  REFUSE</_Heading3>

<_Heading3>4.2.6  FLOW_CONTROL</_Heading3>

<_Heading3>4.2.7  CLOSE</_Heading3>

<_Heading3>4.2.8  STATUS</_Heading3>

<_Heading3>4.2.9  User Defined</_Heading3>
</_Heading2>

<_Heading2>4.3  Data Formats
<_Heading3>4.3.1  DATA Message Format, MAILBOX</_Heading3>

<_Heading3>4.3.2  DATA1 Message Format, Large PDU</_Heading3>

<_Heading3>4.3.3  DATA2 Message Format</_Heading3>

<_Heading3>4.3.4  DATA3 Zero-length DATA header</_Heading3>

<_Heading3>4.3.5  Data Streaming</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 5  Registers
<_Heading2>5.1  Introduction</_Heading2>

<_Heading2>5.2  Session Management Protocol Extended Features Register Block
<_Heading3>5.2.1  Session Management Protocol Register Block Header
(Block Offset 0x0)</_Heading3>

<_Heading3>5.2.2  Session Management Protocol Register Write Enable CSR
(Block Offset 0x4)</_Heading3>

<_Heading3>5.2.3  Session Management Advertisement CSR
(Block Offset 0x8)</_Heading3>

<_Heading3>5.2.4  Session Management Attribute Range CSR
(Block Offset 0xC)</_Heading3>

<_Heading3>5.2.5  Session Management Protocol Attributes 0-508 CSRs
(Block Offset 0x10-0x7F8)</_Heading3>
</_Heading2>

<_Heading2>5.3  Component Tag CSR Session Management Protocol Advertisement </_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 6  Vendor-Defined Protocols
<_Heading2>6.1  ProtoID</_Heading2>

<_Heading2>6.2  Attributes
<_Heading3>6.2.1  VENDOR attribute</_Heading3>

<_Heading3>6.2.2  PROTOCOL_NAME attribute</_Heading3>

<_Heading3>6.2.3  Other attributes</_Heading3>
</_Heading2>

<_Heading2>6.3  Other Requirements for Vendor-Defined Protocols</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document>
<Article_A>
<TextSection>
<_ChpTitle>Chapter 7  Ethernet Encapsulation
<_Heading2>7.1  ProtoID</_Heading2>

<_Heading2>7.2  Attributes
<_Heading3>7.2.1  MTU Attribute</_Heading3>

<_Heading3>7.2.2  CONVEYANCE Attribute</_Heading3>

<_Heading3>7.2.3  MAC_ADDRESS Attribute</_Heading3>
</_Heading2>

<_Heading2>7.3  Other Requirements of Ethernet Encapsulation
<_Heading3>7.3.1  Dropped Messages</_Heading3>

<_Heading3>7.3.2  Broadcast
<_Heading4>7.3.2.1  Broadcast With Multicast Extensions</_Heading4>

<_Heading4>7.3.2.2  Broadcast Without Multicast Extensions</_Heading4>

<_Heading4>7.3.2.3  Vendor defined Broadcast Server</_Heading4>
</_Heading3>

<_Heading3>7.3.3  Ingress/Egress Nodes</_Heading3>
</_Heading2>
</_ChpTitle>
</TextSection>
</Article_A>
</Document>

<Document/>
</Book>
</Part>
</Document>
</TaggedPDF-doc>
