# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+convert_3x3_to_sum_tb convert_3x3_to_sum_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5434 kB (elbread=427 elab2=4868 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  11:40 AM, Thursday, March 30, 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0019: Q2.vhd : (21, 1): Keyword 'when' expected.
# Error: COMP96_0015: Q2.vhd : (21, 1): ';' expected.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0753: Q2.vhd : (16, 12): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (16, 7): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q2.vhd : (17, 9): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (17, 4): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Warning: COMP96_0367: Q2.vhd : (18, 4): Improper array length (2). Expected length is 4.
# Warning: COMP96_0367: Q2.vhd : (19, 4): Improper array length (2). Expected length is 4.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 4 Errors 2 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0753: Q2.vhd : (16, 12): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (16, 7): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Warning: COMP96_0421: Q2.vhd : (16, 20): Array comparison is always FALSE.
# Error: COMP96_0753: Q2.vhd : (17, 9): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (17, 4): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Warning: COMP96_0421: Q2.vhd : (17, 17): Array comparison is always FALSE.
# Warning: COMP96_0367: Q2.vhd : (18, 4): Improper array length (2). Expected length is 4.
# Warning: COMP96_0421: Q2.vhd : (18, 19): Array comparison is always FALSE.
# Warning: COMP96_0367: Q2.vhd : (19, 4): Improper array length (2). Expected length is 4.
# Warning: COMP96_0421: Q2.vhd : (19, 18): Array comparison is always FALSE.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 4 Errors 6 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Warning: COMP96_0367: Q2.vhd : (17, 4): Improper array length (2). Expected length is 4.
# Warning: COMP96_0421: Q2.vhd : (17, 19): Array comparison is always FALSE.
# Warning: COMP96_0367: Q2.vhd : (18, 4): Improper array length (2). Expected length is 4.
# Warning: COMP96_0421: Q2.vhd : (18, 18): Array comparison is always FALSE.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile success 0 Errors 4 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Warning: COMP96_0367: Q2.vhd : (17, 4): Improper array length (2). Expected length is 4.
# Warning: COMP96_0421: Q2.vhd : (17, 19): Array comparison is always FALSE.
# Warning: COMP96_0367: Q2.vhd : (18, 4): Improper array length (2). Expected length is 4.
# Warning: COMP96_0421: Q2.vhd : (18, 18): Array comparison is always FALSE.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile success 0 Errors 4 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Warning: COMP96_0367: Q2.vhd : (17, 4): Improper array length (2). Expected length is 4.
# Warning: COMP96_0367: Q2.vhd : (18, 4): Improper array length (2). Expected length is 4.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile success 0 Errors 2 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0753: Q2.vhd : (17, 16): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (17, 12): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q2.vhd : (18, 10): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (18, 6): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Warning: COMP96_0367: Q2.vhd : (19, 6): Improper array length (2). Expected length is 4.
# Warning: COMP96_0367: Q2.vhd : (20, 6): Improper array length (2). Expected length is 4.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 4 Errors 2 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0753: Q2.vhd : (17, 16): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (17, 12): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q2.vhd : (18, 10): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (18, 6): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0367: Q2.vhd : (21, 6): Improper array length (4). Expected length is 2.
# Error: COMP96_0367: Q2.vhd : (22, 7): Improper array length (2). Expected length is 4.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 6 Errors 0 Warnings  Analysis time :  79.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0753: Q2.vhd : (17, 16): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (17, 12): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q2.vhd : (18, 10): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (18, 6): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0367: Q2.vhd : (20, 6): Improper array length (4). Expected length is 2.
# Error: COMP96_0367: Q2.vhd : (21, 7): Improper array length (2). Expected length is 4.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 6 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0753: Q2.vhd : (17, 16): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (17, 12): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q2.vhd : (18, 10): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (18, 6): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0367: Q2.vhd : (20, 6): Improper array length (4). Expected length is 2.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 5 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0753: Q2.vhd : (17, 16): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (17, 12): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q2.vhd : (18, 10): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (18, 6): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0367: Q2.vhd : (20, 6): Improper array length (4). Expected length is 2.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 5 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0753: Q2.vhd : (17, 16): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (17, 12): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q2.vhd : (18, 10): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (18, 6): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 4 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0753: Q2.vhd : (17, 16): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (17, 12): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q2.vhd : (18, 10): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (18, 6): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 4 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0753: Q2.vhd : (17, 16): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (17, 12): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q2.vhd : (18, 10): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (18, 6): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 4 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0753: Q2.vhd : (17, 16): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (17, 12): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 2 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0753: Q2.vhd : (24, 34): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (24, 29): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q2.vhd : (25, 34): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q2.vhd : (25, 29): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 4 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Warning: COMP96_0367: Q2.vhd : (16, 7): Improper array length (2). Expected length is 3.
# Warning: COMP96_0367: Q2.vhd : (17, 4): Improper array length (2). Expected length is 3.
# Warning: COMP96_0367: Q2.vhd : (18, 4): Improper array length (2). Expected length is 3.
# Warning: COMP96_0367: Q2.vhd : (19, 4): Improper array length (2). Expected length is 3.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile success 0 Errors 4 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim -O5 +access +r +m+convert_3x3_to_sum_tb convert_3x3_to_sum_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5434 kB (elbread=427 elab2=4868 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:19 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Error: COMP96_0019: TestBench/alu_TB.vhd : (68, 5): Keyword 'process' expected.
# Error: COMP96_0019: TestBench/alu_TB.vhd : (70, 1): Keyword 'end' expected.
# Error: COMP96_0016: TestBench/alu_TB.vhd : (70, 15): Design unit declaration expected.
# Error: COMP96_0018: TestBench/alu_TB.vhd : (73, 8): Identifier expected.
# Error: COMP96_0016: TestBench/alu_TB.vhd : (73, 15): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:20 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:21 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# KERNEL: Warning: KERNEL_0291 Signal '/alu_tb/A' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/alu_tb/B' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/alu_tb/C' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/alu_tb/F' has already been traced.
# 0 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:22 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:22 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:23 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0001
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0010
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0011
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:24 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0001
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0010
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0011
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:27 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0001
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0010
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0011
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
run 9 ns
# KERNEL: stopped at time: 49 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 9 ns
# KERNEL: stopped at time: 58 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 9 ns
# KERNEL: stopped at time: 67 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 9 ns
# KERNEL: stopped at time: 76 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 9 ns
# KERNEL: stopped at time: 85 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 9 ns
# KERNEL: stopped at time: 94 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:28 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0001
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0010
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0011
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 9 ns
# KERNEL: stopped at time: 49 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:28 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:29 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0001
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0010
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0011
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
run 9 ns
# KERNEL: stopped at time: 49 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:30 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0001
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0010
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0011
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 7 ns
# KERNEL: stopped at time: 47 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run @9ns
# VSIM: Error: 9ns is less than current simulation time.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:31 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:31 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0001
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0010
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0011
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run @10ns
# VSIM: Error: 10ns is less than current simulation time.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:31 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
run
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0001
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0010
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0011
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run @10ns
# VSIM: Error: 10ns is less than current simulation time.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:32 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
run @20ns
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0001
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: stopped at time: 20 ns
run @30ns
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0010
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: stopped at time: 30 ns
run @40ns
# EXECUTION:: ERROR  : Test failed for input combination: 00, 00, 0011
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:35 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# EXECUTION:: ERROR  : Test failed for input combination: 00, 11, 0000
# EXECUTION:: Time: 10 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: stopped at time: 10 ns
run @20ns
# EXECUTION:: ERROR  : Test failed for input combination: 11, 10, 0001
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: stopped at time: 20 ns
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:35 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# EXECUTION:: ERROR  : Test failed for input combination: 00, 11, 0000
# EXECUTION:: Time: 10 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: stopped at time: 10 ns
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:36 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# EXECUTION:: ERROR  : Test failed for input combination: 00, 11, 0000
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Test failed for input combination: 11, 10, 0001
# EXECUTION:: Time: 10 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
run @20ns
# EXECUTION:: ERROR  : Test failed for input combination: 11, 11, 0010
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: stopped at time: 20 ns
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:37 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# EXECUTION:: ERROR  : Test failed for input combination: 11, 11, 0010
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: stopped at time: 30 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:42 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Test failed for input combination: 11, 11, 0010
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:42 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @9ns
# KERNEL: stopped at time: 9 ns
run @18ns
# KERNEL: stopped at time: 18 ns
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
run @27ns
# KERNEL: stopped at time: 27 ns
run @36ns
# EXECUTION:: ERROR  : Test failed for input combination: 11, 11, 0010
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stimulus.
# KERNEL: stopped at time: 36 ns
run @45ns
# KERNEL: stopped at time: 45 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:47 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @9ns
# KERNEL: stopped at time: 9 ns
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
run @18ns
# KERNEL: stopped at time: 18 ns
run @27ns
# KERNEL: stopped at time: 27 ns
run @36ns
# KERNEL: stopped at time: 36 ns
run @45ns
# KERNEL: stopped at time: 45 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:49 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:49 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @5ns
# KERNEL: stopped at time: 5 ns
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
run @10ns
# KERNEL: stopped at time: 10 ns
run @15ns
# KERNEL: stopped at time: 15 ns
run @20ns
# KERNEL: stopped at time: 20 ns
run @25ns
# KERNEL: stopped at time: 25 ns
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4870 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:50 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4870 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:51 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @5ns
# KERNEL: stopped at time: 5 ns
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
run @10ns
# KERNEL: stopped at time: 10 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+alu_tb alu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5436 kB (elbread=427 elab2=4870 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:51 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/alu_tb/A}
# add wave -noreg {/alu_tb/B}
# add wave -noreg {/alu_tb/C}
# add wave -noreg {/alu_tb/F}
# 4 object(s) traced.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# KERNEL: stopped at time: 30 ns
run @40ns
# KERNEL: stopped at time: 40 ns
run @50ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run @60ns
# KERNEL: stopped at time: 60 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.asdb'.
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q2.asdb ... Done
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q2.awc ... Done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Waveform file 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.asdb'.
asim -O5 +access +r +m+convert_3x3_to_sum_tb convert_3x3_to_sum_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:55 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/convert_3x3_to_sum_tb/in_3x3}
# add wave -noreg {/convert_3x3_to_sum_tb/out_sum}
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+convert_3x3_to_sum_tb convert_3x3_to_sum_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:56 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/convert_3x3_to_sum_tb/in_3x3}
# add wave -noreg {/convert_3x3_to_sum_tb/out_sum}
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+convert_3x3_to_sum_tb convert_3x3_to_sum_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:57 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: stopped at time: 10 ns
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q1.awc ... Done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+convert_3x3_to_sum_tb convert_3x3_to_sum_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:57 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/convert_3x3_to_sum_tb/in_3x3}
# add wave -noreg {/convert_3x3_to_sum_tb/out_sum}
# 2 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# EXECUTION:: ERROR  : Test 2 failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb,  Process: new_process.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim -O5 +access +r +m+convert_3x3_to_sum_tb convert_3x3_to_sum_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  12:58 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/convert_3x3_to_sum_tb/in_3x3}
# add wave -noreg {/convert_3x3_to_sum_tb/out_sum}
# 2 object(s) traced.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.asdb'.
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q1.asdb ... Done
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q1.awc ... Done
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q3.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/unary_to_binary_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+unary_to_binary_tb unary_to_binary_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4999 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  1:13 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/unary_to_binary_tb/unary}
# add wave -noreg {/unary_to_binary_tb/binary}
# 2 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# KERNEL: stopped at time: 30 ns
run @40ns
# KERNEL: stopped at time: 40 ns
run @50ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.asdb'.
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q3.asdb ... Done
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q3.awc ... Done
endsim
# VSIM: Simulation has finished.
