
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=sysrst_ctrl_reg_top><h1 id="entity-sysrst_ctrl_reg_top">Entity: sysrst_ctrl_reg_top</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 375 130"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="45,0 60,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="270" height="110" fill="black" x="60" y="15"></rect><rect id="SvgjsRect1007" width="266" height="105" fill="#fdfd96" x="62" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="40" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="75" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="45" y1="30" x2="60" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="40" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="75" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   rst_ni </tspan></text><line id="SvgjsLine1017" x1="45" y1="50" x2="60" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="40" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="75" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   tl_i </tspan></text><line id="SvgjsLine1022" x1="45" y1="70" x2="60" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="40" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="75" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   hw2reg </tspan></text><line id="SvgjsLine1027" x1="45" y1="90" x2="60" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="40" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="75" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   devmode_i </tspan></text><line id="SvgjsLine1032" x1="45" y1="110" x2="60" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="350" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="315" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   tl_o </tspan></text><line id="SvgjsLine1037" x1="330" y1="30" x2="345" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="350" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="315" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   reg2hw </tspan></text><line id="SvgjsLine1042" x1="330" y1="50" x2="345" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="350" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="315" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   intg_err_o </tspan></text><line id="SvgjsLine1047" x1="330" y1="70" x2="345" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright lowRISC contributors. Licensed under the Apache License, Version 2.0, see LICENSE for details. SPDX-License-Identifier: Apache-2.0 Register Top module auto-generated by <code>reggen</code></p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rst_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>reg2hw</td>
<td>output</td>
<td></td>
<td>Write</td>
</tr>
<tr>
<td>hw2reg</td>
<td>input</td>
<td></td>
<td>Read</td>
</tr>
<tr>
<td>intg_err_o</td>
<td>output</td>
<td></td>
<td>Integrity check errors</td>
</tr>
<tr>
<td>devmode_i</td>
<td>input</td>
<td></td>
<td>If 1, explicit error return for unmapped register access</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg_we</td>
<td>logic</td>
<td>register signals</td>
</tr>
<tr>
<td>reg_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_addr</td>
<td>logic [AW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_wdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_be</td>
<td>logic [DBW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_rdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_error</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addrmiss</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wr_err</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_rdata_next</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>tl_reg_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_reg_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>intg_err</td>
<td>logic</td>
<td>incoming payload check</td>
</tr>
<tr>
<td>intg_err_q</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>tl_o_pre</td>
<td>tlul_pkg::tl_d2h_t</td>
<td>outgoing integrity generation</td>
</tr>
<tr>
<td>intr_state_we</td>
<td>logic</td>
<td>Define SW related signals Format: <reg><em><field></em>{wd</td>
</tr>
<tr>
<td>intr_state_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ec_rst_ctl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ec_rst_ctl_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>ec_rst_ctl_wd</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>ulp_ac_debounce_ctl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ulp_ac_debounce_ctl_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>ulp_ac_debounce_ctl_wd</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>ulp_lid_debounce_ctl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ulp_lid_debounce_ctl_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>ulp_lid_debounce_ctl_wd</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>ulp_pwrb_debounce_ctl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ulp_pwrb_debounce_ctl_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>ulp_pwrb_debounce_ctl_wd</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>ulp_ctl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ulp_ctl_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ulp_ctl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ulp_status_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ulp_status_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ulp_status_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wk_status_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wk_status_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wk_status_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_key0_in_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_key0_in_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_key0_out_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_key0_out_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_key1_in_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_key1_in_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_key1_out_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_key1_out_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_key2_in_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_key2_in_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_key2_out_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_key2_out_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_pwrb_in_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_pwrb_in_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_pwrb_out_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_pwrb_out_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_ac_present_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_ac_present_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_bat_disable_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_bat_disable_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_lid_open_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_lid_open_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_z3_wakeup_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_invert_ctl_z3_wakeup_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_bat_disable_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_bat_disable_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_ec_rst_l_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_ec_rst_l_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_pwrb_out_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_pwrb_out_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_key0_out_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_key0_out_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_key1_out_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_key1_out_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_key2_out_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_key2_out_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_z3_wakeup_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_z3_wakeup_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_bat_disable_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_bat_disable_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_ec_rst_l_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_ec_rst_l_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_pwrb_out_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_pwrb_out_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_key0_out_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_key0_out_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_key1_out_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_key1_out_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_key2_out_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_key2_out_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_z3_wakeup_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_allowed_ctl_z3_wakeup_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_bat_disable_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_bat_disable_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_ec_rst_l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_ec_rst_l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_pwrb_out_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_pwrb_out_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_key0_out_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_key0_out_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_key1_out_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_key1_out_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_key2_out_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_key2_out_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_z3_wakeup_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_ctl_z3_wakeup_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_bat_disable_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_bat_disable_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_ec_rst_l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_ec_rst_l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_pwrb_out_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_pwrb_out_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_key0_out_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_key0_out_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_key1_out_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_key1_out_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_key2_out_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_key2_out_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_z3_wakeup_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_out_value_z3_wakeup_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_in_value_ac_present_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_in_value_ec_rst_l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_in_value_pwrb_in_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_in_value_key0_in_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_in_value_key1_in_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_in_value_key2_in_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>pin_in_value_lid_open_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_pwrb_in_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_pwrb_in_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_key0_in_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_key0_in_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_key1_in_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_key1_in_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_key2_in_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_key2_in_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_ac_present_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_ac_present_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_ec_rst_l_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_ec_rst_l_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_pwrb_in_l2h_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_pwrb_in_l2h_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_key0_in_l2h_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_key0_in_l2h_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_key1_in_l2h_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_key1_in_l2h_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_key2_in_l2h_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_key2_in_l2h_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_ac_present_l2h_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_ac_present_l2h_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_ec_rst_l_l2h_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_ctl_ec_rst_l_l2h_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_debounce_ctl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_debounce_ctl_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>key_intr_debounce_ctl_wd</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>auto_block_debounce_ctl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_debounce_ctl_debounce_timer_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>auto_block_debounce_ctl_debounce_timer_wd</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>auto_block_debounce_ctl_auto_block_enable_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_debounce_ctl_auto_block_enable_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_key0_out_sel_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_key0_out_sel_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_key1_out_sel_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_key1_out_sel_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_key2_out_sel_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_key2_out_sel_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_key0_out_value_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_key0_out_value_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_key1_out_value_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_key1_out_value_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_key2_out_value_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>auto_block_out_ctl_key2_out_value_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_0_key0_in_sel_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_0_key0_in_sel_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_0_key1_in_sel_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_0_key1_in_sel_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_0_key2_in_sel_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_0_key2_in_sel_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_0_pwrb_in_sel_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_0_pwrb_in_sel_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_0_ac_present_sel_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_0_ac_present_sel_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_1_key0_in_sel_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_1_key0_in_sel_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_1_key1_in_sel_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_1_key1_in_sel_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_1_key2_in_sel_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_1_key2_in_sel_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_1_pwrb_in_sel_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_1_pwrb_in_sel_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_1_ac_present_sel_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_1_ac_present_sel_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_2_key0_in_sel_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_2_key0_in_sel_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_2_key1_in_sel_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_2_key1_in_sel_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_2_key2_in_sel_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_2_key2_in_sel_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_2_pwrb_in_sel_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_2_pwrb_in_sel_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_2_ac_present_sel_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_2_ac_present_sel_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_3_key0_in_sel_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_3_key0_in_sel_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_3_key1_in_sel_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_3_key1_in_sel_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_3_key2_in_sel_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_3_key2_in_sel_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_3_pwrb_in_sel_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_3_pwrb_in_sel_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_3_ac_present_sel_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_sel_ctl_3_ac_present_sel_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_det_ctl_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_det_ctl_0_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>com_det_ctl_0_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>com_det_ctl_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_det_ctl_1_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>com_det_ctl_1_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>com_det_ctl_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_det_ctl_2_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>com_det_ctl_2_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>com_det_ctl_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_det_ctl_3_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>com_det_ctl_3_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_0_bat_disable_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_0_bat_disable_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_0_interrupt_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_0_interrupt_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_0_ec_rst_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_0_ec_rst_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_0_gsc_rst_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_0_gsc_rst_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_1_bat_disable_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_1_bat_disable_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_1_interrupt_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_1_interrupt_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_1_ec_rst_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_1_ec_rst_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_1_gsc_rst_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_1_gsc_rst_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_2_bat_disable_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_2_bat_disable_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_2_interrupt_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_2_interrupt_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_2_ec_rst_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_2_ec_rst_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_2_gsc_rst_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_2_gsc_rst_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_3_bat_disable_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_3_bat_disable_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_3_interrupt_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_3_interrupt_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_3_ec_rst_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_3_ec_rst_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_3_gsc_rst_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>com_out_ctl_3_gsc_rst_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>combo_intr_status_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>combo_intr_status_combo0_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>combo_intr_status_combo0_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>combo_intr_status_combo1_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>combo_intr_status_combo1_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>combo_intr_status_combo2_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>combo_intr_status_combo2_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>combo_intr_status_combo3_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>combo_intr_status_combo3_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_pwrb_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_pwrb_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_key0_in_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_key0_in_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_key1_in_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_key1_in_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_key2_in_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_key2_in_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_ac_present_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_ac_present_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_ec_rst_l_h2l_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_ec_rst_l_h2l_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_pwrb_l2h_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_pwrb_l2h_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_key0_in_l2h_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_key0_in_l2h_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_key1_in_l2h_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_key1_in_l2h_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_key2_in_l2h_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_key2_in_l2h_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_ac_present_l2h_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_ac_present_l2h_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_ec_rst_l_l2h_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>key_intr_status_ec_rst_l_l2h_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addr_hit</td>
<td>logic [34:0]</td>
<td></td>
</tr>
<tr>
<td>unused_wdata</td>
<td>logic</td>
<td>Unused signal tieoff wdata / byte enable are not always fully used add a blanket unused statement to handle lint waivers</td>
</tr>
<tr>
<td>unused_be</td>
<td>logic</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AW</td>
<td>int</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>DW</td>
<td>int</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>DBW</td>
<td>int</td>
<td>DW/8</td>
<td>Byte Width</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li><p>unnamed: <em>( @(posedge clk_i or negedge rst_ni) )</em></p></li>
<li><p>unnamed: <em>(  )</em></p></li>
<li><p>unnamed: <em>(  )</em><br />
Check sub-word write is permitted</p></li>
</ul>
<p><strong>Description</strong><br />
Check sub-word write is permitted</p>
<ul>
<li>unnamed: <em>(  )</em><br />
Read data return</li>
</ul>
<p><strong>Description</strong><br />
Read data return</p><h2 id="instantiations">Instantiations</h2>
<ul>
<li><p>u_chk: tlul_cmd_intg_chk</p></li>
<li><p>u_rsp_intg_gen: tlul_rsp_intg_gen</p></li>
<li><p>u_reg_if: tlul_adapter_reg</p></li>
<li><p>u_intr_state: prim_subreg<br />
<strong>Description</strong><br />
Register instances<br />
R[intr_state]: V(False)</p></li>
<li><p>u_intr_enable: prim_subreg<br />
<strong>Description</strong><br />
R[intr_enable]: V(False)</p></li>
<li><p>u_intr_test: prim_subreg_ext<br />
<strong>Description</strong><br />
R[intr_test]: V(True)</p></li>
<li><p>u_alert_test: prim_subreg_ext<br />
<strong>Description</strong><br />
R[alert_test]: V(True)</p></li>
<li><p>u_regwen: prim_subreg<br />
<strong>Description</strong><br />
R[regwen]: V(False)</p></li>
<li><p>u_ec_rst_ctl: prim_subreg<br />
<strong>Description</strong><br />
R[ec_rst_ctl]: V(False)</p></li>
<li><p>u_ulp_ac_debounce_ctl: prim_subreg<br />
<strong>Description</strong><br />
R[ulp_ac_debounce_ctl]: V(False)</p></li>
<li><p>u_ulp_lid_debounce_ctl: prim_subreg<br />
<strong>Description</strong><br />
R[ulp_lid_debounce_ctl]: V(False)</p></li>
<li><p>u_ulp_pwrb_debounce_ctl: prim_subreg<br />
<strong>Description</strong><br />
R[ulp_pwrb_debounce_ctl]: V(False)</p></li>
<li><p>u_ulp_ctl: prim_subreg<br />
<strong>Description</strong><br />
R[ulp_ctl]: V(False)</p></li>
<li><p>u_ulp_status: prim_subreg<br />
<strong>Description</strong><br />
R[ulp_status]: V(False)</p></li>
<li><p>u_wk_status: prim_subreg<br />
<strong>Description</strong><br />
R[wk_status]: V(False)</p></li>
<li><p>u_key_invert_ctl_key0_in: prim_subreg<br />
<strong>Description</strong><br />
R[key_invert_ctl]: V(False)<br />
F[key0_in]: 0:0</p></li>
<li><p>u_key_invert_ctl_key0_out: prim_subreg<br />
<strong>Description</strong><br />
F[key0_out]: 1:1</p></li>
<li><p>u_key_invert_ctl_key1_in: prim_subreg<br />
<strong>Description</strong><br />
F[key1_in]: 2:2</p></li>
<li><p>u_key_invert_ctl_key1_out: prim_subreg<br />
<strong>Description</strong><br />
F[key1_out]: 3:3</p></li>
<li><p>u_key_invert_ctl_key2_in: prim_subreg<br />
<strong>Description</strong><br />
F[key2_in]: 4:4</p></li>
<li><p>u_key_invert_ctl_key2_out: prim_subreg<br />
<strong>Description</strong><br />
F[key2_out]: 5:5</p></li>
<li><p>u_key_invert_ctl_pwrb_in: prim_subreg<br />
<strong>Description</strong><br />
F[pwrb_in]: 6:6</p></li>
<li><p>u_key_invert_ctl_pwrb_out: prim_subreg<br />
<strong>Description</strong><br />
F[pwrb_out]: 7:7</p></li>
<li><p>u_key_invert_ctl_ac_present: prim_subreg<br />
<strong>Description</strong><br />
F[ac_present]: 8:8</p></li>
<li><p>u_key_invert_ctl_bat_disable: prim_subreg<br />
<strong>Description</strong><br />
F[bat_disable]: 9:9</p></li>
<li><p>u_key_invert_ctl_lid_open: prim_subreg<br />
<strong>Description</strong><br />
F[lid_open]: 10:10</p></li>
<li><p>u_key_invert_ctl_z3_wakeup: prim_subreg<br />
<strong>Description</strong><br />
F[z3_wakeup]: 11:11</p></li>
<li><p>u_pin_allowed_ctl_bat_disable_0: prim_subreg<br />
<strong>Description</strong><br />
R[pin_allowed_ctl]: V(False)<br />
F[bat_disable_0]: 0:0</p></li>
<li><p>u_pin_allowed_ctl_ec_rst_l_0: prim_subreg<br />
<strong>Description</strong><br />
F[ec_rst_l_0]: 1:1</p></li>
<li><p>u_pin_allowed_ctl_pwrb_out_0: prim_subreg<br />
<strong>Description</strong><br />
F[pwrb_out_0]: 2:2</p></li>
<li><p>u_pin_allowed_ctl_key0_out_0: prim_subreg<br />
<strong>Description</strong><br />
F[key0_out_0]: 3:3</p></li>
<li><p>u_pin_allowed_ctl_key1_out_0: prim_subreg<br />
<strong>Description</strong><br />
F[key1_out_0]: 4:4</p></li>
<li><p>u_pin_allowed_ctl_key2_out_0: prim_subreg<br />
<strong>Description</strong><br />
F[key2_out_0]: 5:5</p></li>
<li><p>u_pin_allowed_ctl_z3_wakeup_0: prim_subreg<br />
<strong>Description</strong><br />
F[z3_wakeup_0]: 6:6</p></li>
<li><p>u_pin_allowed_ctl_bat_disable_1: prim_subreg<br />
<strong>Description</strong><br />
F[bat_disable_1]: 7:7</p></li>
<li><p>u_pin_allowed_ctl_ec_rst_l_1: prim_subreg<br />
<strong>Description</strong><br />
F[ec_rst_l_1]: 8:8</p></li>
<li><p>u_pin_allowed_ctl_pwrb_out_1: prim_subreg<br />
<strong>Description</strong><br />
F[pwrb_out_1]: 9:9</p></li>
<li><p>u_pin_allowed_ctl_key0_out_1: prim_subreg<br />
<strong>Description</strong><br />
F[key0_out_1]: 10:10</p></li>
<li><p>u_pin_allowed_ctl_key1_out_1: prim_subreg<br />
<strong>Description</strong><br />
F[key1_out_1]: 11:11</p></li>
<li><p>u_pin_allowed_ctl_key2_out_1: prim_subreg<br />
<strong>Description</strong><br />
F[key2_out_1]: 12:12</p></li>
<li><p>u_pin_allowed_ctl_z3_wakeup_1: prim_subreg<br />
<strong>Description</strong><br />
F[z3_wakeup_1]: 13:13</p></li>
<li><p>u_pin_out_ctl_bat_disable: prim_subreg<br />
<strong>Description</strong><br />
R[pin_out_ctl]: V(False)<br />
F[bat_disable]: 0:0</p></li>
<li><p>u_pin_out_ctl_ec_rst_l: prim_subreg<br />
<strong>Description</strong><br />
F[ec_rst_l]: 1:1</p></li>
<li><p>u_pin_out_ctl_pwrb_out: prim_subreg<br />
<strong>Description</strong><br />
F[pwrb_out]: 2:2</p></li>
<li><p>u_pin_out_ctl_key0_out: prim_subreg<br />
<strong>Description</strong><br />
F[key0_out]: 3:3</p></li>
<li><p>u_pin_out_ctl_key1_out: prim_subreg<br />
<strong>Description</strong><br />
F[key1_out]: 4:4</p></li>
<li><p>u_pin_out_ctl_key2_out: prim_subreg<br />
<strong>Description</strong><br />
F[key2_out]: 5:5</p></li>
<li><p>u_pin_out_ctl_z3_wakeup: prim_subreg<br />
<strong>Description</strong><br />
F[z3_wakeup]: 6:6</p></li>
<li><p>u_pin_out_value_bat_disable: prim_subreg<br />
<strong>Description</strong><br />
R[pin_out_value]: V(False)<br />
F[bat_disable]: 0:0</p></li>
<li><p>u_pin_out_value_ec_rst_l: prim_subreg<br />
<strong>Description</strong><br />
F[ec_rst_l]: 1:1</p></li>
<li><p>u_pin_out_value_pwrb_out: prim_subreg<br />
<strong>Description</strong><br />
F[pwrb_out]: 2:2</p></li>
<li><p>u_pin_out_value_key0_out: prim_subreg<br />
<strong>Description</strong><br />
F[key0_out]: 3:3</p></li>
<li><p>u_pin_out_value_key1_out: prim_subreg<br />
<strong>Description</strong><br />
F[key1_out]: 4:4</p></li>
<li><p>u_pin_out_value_key2_out: prim_subreg<br />
<strong>Description</strong><br />
F[key2_out]: 5:5</p></li>
<li><p>u_pin_out_value_z3_wakeup: prim_subreg<br />
<strong>Description</strong><br />
F[z3_wakeup]: 6:6</p></li>
<li><p>u_pin_in_value_ac_present: prim_subreg<br />
<strong>Description</strong><br />
R[pin_in_value]: V(False)<br />
F[ac_present]: 0:0</p></li>
<li><p>u_pin_in_value_ec_rst_l: prim_subreg<br />
<strong>Description</strong><br />
F[ec_rst_l]: 1:1</p></li>
<li><p>u_pin_in_value_pwrb_in: prim_subreg<br />
<strong>Description</strong><br />
F[pwrb_in]: 2:2</p></li>
<li><p>u_pin_in_value_key0_in: prim_subreg<br />
<strong>Description</strong><br />
F[key0_in]: 3:3</p></li>
<li><p>u_pin_in_value_key1_in: prim_subreg<br />
<strong>Description</strong><br />
F[key1_in]: 4:4</p></li>
<li><p>u_pin_in_value_key2_in: prim_subreg<br />
<strong>Description</strong><br />
F[key2_in]: 5:5</p></li>
<li><p>u_pin_in_value_lid_open: prim_subreg<br />
<strong>Description</strong><br />
F[lid_open]: 6:6</p></li>
<li><p>u_key_intr_ctl_pwrb_in_h2l: prim_subreg<br />
<strong>Description</strong><br />
R[key_intr_ctl]: V(False)<br />
F[pwrb_in_h2l]: 0:0</p></li>
<li><p>u_key_intr_ctl_key0_in_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[key0_in_h2l]: 1:1</p></li>
<li><p>u_key_intr_ctl_key1_in_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[key1_in_h2l]: 2:2</p></li>
<li><p>u_key_intr_ctl_key2_in_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[key2_in_h2l]: 3:3</p></li>
<li><p>u_key_intr_ctl_ac_present_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[ac_present_h2l]: 4:4</p></li>
<li><p>u_key_intr_ctl_ec_rst_l_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[ec_rst_l_h2l]: 5:5</p></li>
<li><p>u_key_intr_ctl_pwrb_in_l2h: prim_subreg<br />
<strong>Description</strong><br />
F[pwrb_in_l2h]: 8:8</p></li>
<li><p>u_key_intr_ctl_key0_in_l2h: prim_subreg<br />
<strong>Description</strong><br />
F[key0_in_l2h]: 9:9</p></li>
<li><p>u_key_intr_ctl_key1_in_l2h: prim_subreg<br />
<strong>Description</strong><br />
F[key1_in_l2h]: 10:10</p></li>
<li><p>u_key_intr_ctl_key2_in_l2h: prim_subreg<br />
<strong>Description</strong><br />
F[key2_in_l2h]: 11:11</p></li>
<li><p>u_key_intr_ctl_ac_present_l2h: prim_subreg<br />
<strong>Description</strong><br />
F[ac_present_l2h]: 12:12</p></li>
<li><p>u_key_intr_ctl_ec_rst_l_l2h: prim_subreg<br />
<strong>Description</strong><br />
F[ec_rst_l_l2h]: 13:13</p></li>
<li><p>u_key_intr_debounce_ctl: prim_subreg<br />
<strong>Description</strong><br />
R[key_intr_debounce_ctl]: V(False)</p></li>
<li><p>u_auto_block_debounce_ctl_debounce_timer: prim_subreg<br />
<strong>Description</strong><br />
R[auto_block_debounce_ctl]: V(False)<br />
F[debounce_timer]: 15:0</p></li>
<li><p>u_auto_block_debounce_ctl_auto_block_enable: prim_subreg<br />
<strong>Description</strong><br />
F[auto_block_enable]: 16:16</p></li>
<li><p>u_auto_block_out_ctl_key0_out_sel: prim_subreg<br />
<strong>Description</strong><br />
R[auto_block_out_ctl]: V(False)<br />
F[key0_out_sel]: 0:0</p></li>
<li><p>u_auto_block_out_ctl_key1_out_sel: prim_subreg<br />
<strong>Description</strong><br />
F[key1_out_sel]: 1:1</p></li>
<li><p>u_auto_block_out_ctl_key2_out_sel: prim_subreg<br />
<strong>Description</strong><br />
F[key2_out_sel]: 2:2</p></li>
<li><p>u_auto_block_out_ctl_key0_out_value: prim_subreg<br />
<strong>Description</strong><br />
F[key0_out_value]: 4:4</p></li>
<li><p>u_auto_block_out_ctl_key1_out_value: prim_subreg<br />
<strong>Description</strong><br />
F[key1_out_value]: 5:5</p></li>
<li><p>u_auto_block_out_ctl_key2_out_value: prim_subreg<br />
<strong>Description</strong><br />
F[key2_out_value]: 6:6</p></li>
<li><p>u_combo_intr_status_combo0_h2l: prim_subreg<br />
<strong>Description</strong><br />
R[combo_intr_status]: V(False)<br />
F[combo0_h2l]: 0:0</p></li>
<li><p>u_combo_intr_status_combo1_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[combo1_h2l]: 1:1</p></li>
<li><p>u_combo_intr_status_combo2_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[combo2_h2l]: 2:2</p></li>
<li><p>u_combo_intr_status_combo3_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[combo3_h2l]: 3:3</p></li>
<li><p>u_key_intr_status_pwrb_h2l: prim_subreg<br />
<strong>Description</strong><br />
R[key_intr_status]: V(False)<br />
F[pwrb_h2l]: 0:0</p></li>
<li><p>u_key_intr_status_key0_in_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[key0_in_h2l]: 1:1</p></li>
<li><p>u_key_intr_status_key1_in_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[key1_in_h2l]: 2:2</p></li>
<li><p>u_key_intr_status_key2_in_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[key2_in_h2l]: 3:3</p></li>
<li><p>u_key_intr_status_ac_present_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[ac_present_h2l]: 4:4</p></li>
<li><p>u_key_intr_status_ec_rst_l_h2l: prim_subreg<br />
<strong>Description</strong><br />
F[ec_rst_l_h2l]: 5:5</p></li>
<li><p>u_key_intr_status_pwrb_l2h: prim_subreg<br />
<strong>Description</strong><br />
F[pwrb_l2h]: 6:6</p></li>
<li><p>u_key_intr_status_key0_in_l2h: prim_subreg<br />
<strong>Description</strong><br />
F[key0_in_l2h]: 7:7</p></li>
<li><p>u_key_intr_status_key1_in_l2h: prim_subreg<br />
<strong>Description</strong><br />
F[key1_in_l2h]: 8:8</p></li>
<li><p>u_key_intr_status_key2_in_l2h: prim_subreg<br />
<strong>Description</strong><br />
F[key2_in_l2h]: 9:9</p></li>
<li><p>u_key_intr_status_ac_present_l2h: prim_subreg<br />
<strong>Description</strong><br />
F[ac_present_l2h]: 10:10</p></li>
<li><p>u_key_intr_status_ec_rst_l_l2h: prim_subreg<br />
<strong>Description</strong><br />
F[ec_rst_l_l2h]: 11:11</p></li>
</ul><br><br><br><br><br><br>