C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\stack01\stack01   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\stack01\stack01\synlog\report\stack01_stack01_fpga_mapper.xml  -top_level_module  topstack01  -flow mapping  -multisrs  -oedif  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\stack01\stack01\stack01_stack01.edi   -freq 1.000   D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\stack01\stack01\synwork\stack01_stack01_prem.srd  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\stack01\stack01\syntmp\stack01_stack01.plg  -osyn  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\stack01\stack01\stack01_stack01.srm  -prjdir  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\stack01\stack01\  -prjname  proj_1  -log  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\stack01\stack01\synlog\stack01_stack01_fpga_mapper.srr  -jobname  "fpga_mapper" 
relcom:C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\stack01 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile ..\synlog\report\stack01_stack01_fpga_mapper.xml -top_level_module topstack01 -flow mapping -multisrs -oedif ..\stack01_stack01.edi -freq 1.000 ..\synwork\stack01_stack01_prem.srd -devicelib C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam stack01_stack01.plg -osyn ..\stack01_stack01.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\stack01_stack01_fpga_mapper.srr -jobname "fpga_mapper"
rc:1 success:1 runtime:4
file:..\stack01_stack01.edi|io:o|time:1557386954|size:207697|exec:0|csum:
file:..\synwork\stack01_stack01_prem.srd|io:i|time:1557386951|size:22994|exec:0|csum:6BCD42969A1238BCC6D345E8626437CC
file:C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501917816|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501917816|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:stack01_stack01.plg|io:o|time:1557386955|size:885|exec:0|csum:
file:..\stack01_stack01.srm|io:o|time:1557386954|size:9267|exec:0|csum:
file:..\synlog\stack01_stack01_fpga_mapper.srr|io:o|time:1557386955|size:29058|exec:0|csum:
file:C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501920714|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
