Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Aug  2 10:19:02 2019
| Host         : travis-job-f382ab5d-e90b-4929-a907-06c6a5d808cc running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.220        0.000                      0                14803        0.035        0.000                      0                14799        0.264        0.000                       0                  4862  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           2.744        0.000                      0                   13        0.247        0.000                      0                   13        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.509        0.000                      0                  428        0.047        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.221        0.000                      0                  226        0.121        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                       0.220        0.000                      0                14132        0.035        0.000                      0                14132        3.750        0.000                       0                  4503  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.715        0.000                      0                    1                                                                        
                   eth_rx_clk               2.490        0.000                      0                    1                                                                        
                   eth_tx_clk               2.344        0.000                      0                    1                                                                        
                   sys_clk                  2.376        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 11.087 - 5.000 ) 
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.725     6.440    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDSE (Prop_fdse_C_Q)         0.419     6.859 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.760    netsoc_reset_counter[1]
    SLICE_X145Y173       LUT4 (Prop_lut4_I0_O)        0.299     8.059 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.438    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.610    11.087    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.352    11.440    
                         clock uncertainty           -0.053    11.387    
    SLICE_X145Y173       FDSE (Setup_fdse_C_CE)      -0.205    11.182    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 11.087 - 5.000 ) 
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.725     6.440    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDSE (Prop_fdse_C_Q)         0.419     6.859 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.760    netsoc_reset_counter[1]
    SLICE_X145Y173       LUT4 (Prop_lut4_I0_O)        0.299     8.059 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.438    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.610    11.087    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.352    11.440    
                         clock uncertainty           -0.053    11.387    
    SLICE_X145Y173       FDSE (Setup_fdse_C_CE)      -0.205    11.182    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 11.087 - 5.000 ) 
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.725     6.440    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDSE (Prop_fdse_C_Q)         0.419     6.859 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.760    netsoc_reset_counter[1]
    SLICE_X145Y173       LUT4 (Prop_lut4_I0_O)        0.299     8.059 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.438    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.610    11.087    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.352    11.440    
                         clock uncertainty           -0.053    11.387    
    SLICE_X145Y173       FDSE (Setup_fdse_C_CE)      -0.205    11.182    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 11.087 - 5.000 ) 
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.725     6.440    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDSE (Prop_fdse_C_Q)         0.419     6.859 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.760    netsoc_reset_counter[1]
    SLICE_X145Y173       LUT4 (Prop_lut4_I0_O)        0.299     8.059 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.438    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.610    11.087    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.352    11.440    
                         clock uncertainty           -0.053    11.387    
    SLICE_X145Y173       FDSE (Setup_fdse_C_CE)      -0.205    11.182    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.718ns (34.070%)  route 1.389ns (65.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 11.087 - 5.000 ) 
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.725     6.440    clk200_clk
    SLICE_X147Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y173       FDPE (Prop_fdpe_C_Q)         0.419     6.859 r  FDPE_3/Q
                         net (fo=5, routed)           0.992     7.850    clk200_rst
    SLICE_X145Y173       LUT6 (Prop_lut6_I5_O)        0.299     8.149 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.547    netsoc_ic_reset_i_1_n_0
    SLICE_X144Y173       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.610    11.087    clk200_clk
    SLICE_X144Y173       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.330    11.418    
                         clock uncertainty           -0.053    11.365    
    SLICE_X144Y173       FDRE (Setup_fdre_C_D)       -0.031    11.334    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.334    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.580ns (31.473%)  route 1.263ns (68.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 11.087 - 5.000 ) 
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.725     6.440    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDSE (Prop_fdse_C_Q)         0.456     6.896 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.263     8.158    netsoc_reset_counter[0]
    SLICE_X145Y173       LUT1 (Prop_lut1_I0_O)        0.124     8.282 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.282    netsoc_reset_counter0[0]
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.610    11.087    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.352    11.440    
                         clock uncertainty           -0.053    11.387    
    SLICE_X145Y173       FDSE (Setup_fdse_C_D)        0.029    11.416    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.608ns (32.499%)  route 1.263ns (67.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 11.087 - 5.000 ) 
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.725     6.440    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDSE (Prop_fdse_C_Q)         0.456     6.896 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.263     8.158    netsoc_reset_counter[0]
    SLICE_X145Y173       LUT2 (Prop_lut2_I0_O)        0.152     8.310 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.310    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.610    11.087    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.352    11.440    
                         clock uncertainty           -0.053    11.387    
    SLICE_X145Y173       FDSE (Setup_fdse_C_D)        0.075    11.462    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.419ns (43.897%)  route 0.536ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 11.087 - 5.000 ) 
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.725     6.440    clk200_clk
    SLICE_X147Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y173       FDPE (Prop_fdpe_C_Q)         0.419     6.859 r  FDPE_3/Q
                         net (fo=5, routed)           0.536     7.394    clk200_rst
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.610    11.087    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.330    11.418    
                         clock uncertainty           -0.053    11.365    
    SLICE_X145Y173       FDSE (Setup_fdse_C_S)       -0.604    10.761    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.761    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.419ns (43.897%)  route 0.536ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 11.087 - 5.000 ) 
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.725     6.440    clk200_clk
    SLICE_X147Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y173       FDPE (Prop_fdpe_C_Q)         0.419     6.859 r  FDPE_3/Q
                         net (fo=5, routed)           0.536     7.394    clk200_rst
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.610    11.087    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.330    11.418    
                         clock uncertainty           -0.053    11.365    
    SLICE_X145Y173       FDSE (Setup_fdse_C_S)       -0.604    10.761    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.761    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.419ns (43.897%)  route 0.536ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 11.087 - 5.000 ) 
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.725     6.440    clk200_clk
    SLICE_X147Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y173       FDPE (Prop_fdpe_C_Q)         0.419     6.859 r  FDPE_3/Q
                         net (fo=5, routed)           0.536     7.394    clk200_rst
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.610    11.087    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.330    11.418    
                         clock uncertainty           -0.053    11.365    
    SLICE_X145Y173       FDSE (Setup_fdse_C_S)       -0.604    10.761    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.761    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  3.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDSE (Prop_fdse_C_Q)         0.141     2.052 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.170     2.222    netsoc_reset_counter[0]
    SLICE_X145Y173       LUT4 (Prop_lut4_I1_O)        0.043     2.265 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.265    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.552     1.911    
    SLICE_X145Y173       FDSE (Hold_fdse_C_D)         0.107     2.018    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDSE (Prop_fdse_C_Q)         0.141     2.052 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.170     2.222    netsoc_reset_counter[0]
    SLICE_X145Y173       LUT3 (Prop_lut3_I1_O)        0.045     2.267 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.267    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.552     1.911    
    SLICE_X145Y173       FDSE (Hold_fdse_C_D)         0.092     2.003    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.760%)  route 0.179ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X147Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y173       FDPE (Prop_fdpe_C_Q)         0.128     2.039 r  FDPE_3/Q
                         net (fo=5, routed)           0.179     2.217    clk200_rst
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.539     1.924    
    SLICE_X145Y173       FDSE (Hold_fdse_C_S)        -0.072     1.852    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.760%)  route 0.179ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X147Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y173       FDPE (Prop_fdpe_C_Q)         0.128     2.039 r  FDPE_3/Q
                         net (fo=5, routed)           0.179     2.217    clk200_rst
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.539     1.924    
    SLICE_X145Y173       FDSE (Hold_fdse_C_S)        -0.072     1.852    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.760%)  route 0.179ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X147Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y173       FDPE (Prop_fdpe_C_Q)         0.128     2.039 r  FDPE_3/Q
                         net (fo=5, routed)           0.179     2.217    clk200_rst
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.539     1.924    
    SLICE_X145Y173       FDSE (Hold_fdse_C_S)        -0.072     1.852    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.760%)  route 0.179ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X147Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y173       FDPE (Prop_fdpe_C_Q)         0.128     2.039 r  FDPE_3/Q
                         net (fo=5, routed)           0.179     2.217    clk200_rst
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.539     1.924    
    SLICE_X145Y173       FDSE (Hold_fdse_C_S)        -0.072     1.852    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.735%)  route 0.294ns (61.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDSE (Prop_fdse_C_Q)         0.141     2.052 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.166     2.218    netsoc_reset_counter[0]
    SLICE_X145Y173       LUT6 (Prop_lut6_I1_O)        0.045     2.263 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.391    netsoc_ic_reset_i_1_n_0
    SLICE_X144Y173       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X144Y173       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.539     1.924    
    SLICE_X144Y173       FDRE (Hold_fdre_C_D)         0.059     1.983    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.226ns (41.392%)  route 0.320ns (58.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDSE (Prop_fdse_C_Q)         0.128     2.039 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.320     2.359    netsoc_reset_counter[1]
    SLICE_X145Y173       LUT2 (Prop_lut2_I1_O)        0.098     2.457 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.457    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.552     1.911    
    SLICE_X145Y173       FDSE (Hold_fdse_C_D)         0.107     2.018    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDSE (Prop_fdse_C_Q)         0.128     2.039 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.155    netsoc_reset_counter[3]
    SLICE_X145Y173       LUT4 (Prop_lut4_I3_O)        0.098     2.253 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.369    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.552     1.911    
    SLICE_X145Y173       FDSE (Hold_fdse_C_CE)       -0.039     1.872    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDSE (Prop_fdse_C_Q)         0.128     2.039 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.155    netsoc_reset_counter[3]
    SLICE_X145Y173       LUT4 (Prop_lut4_I3_O)        0.098     2.253 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.369    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X145Y173       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.552     1.911    
    SLICE_X145Y173       FDSE (Hold_fdse_C_CE)       -0.039     1.872    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X147Y173   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X147Y173   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X145Y173   netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X145Y173   netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X145Y173   netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X145Y173   netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y173   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y173   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y173   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y173   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X145Y173   netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X145Y173   netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X145Y173   netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X145Y173   netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X145Y173   netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X145Y173   netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y173   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y173   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X145Y173   netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X145Y173   netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X145Y173   netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X145Y173   netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X144Y173   netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y173   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y173   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X145Y173   netsoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.614ns (25.300%)  route 4.766ns (74.700%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.672     1.672    eth_rx_clk
    SLICE_X48Y105        FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.518     2.190 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=9, routed)           1.068     3.259    p_7_in43_in
    SLICE_X51Y107        LUT2 (Prop_lut2_I1_O)        0.150     3.409 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=14, routed)          0.578     3.986    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X46Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.312 r  ethmac_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.537     4.849    ethmac_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I4_O)        0.124     4.973 r  ethmac_rx_converter_converter_source_payload_data[39]_i_18/O
                         net (fo=1, routed)           0.443     5.416    ethmac_rx_converter_converter_source_payload_data[39]_i_18_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I3_O)        0.124     5.540 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.436     5.976    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.100 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.495     6.595    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.719 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.298     7.017    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X51Y107        LUT6 (Prop_lut6_I5_O)        0.124     7.141 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.911     8.052    ethmac_crc32_checker_source_source_payload_error
    SLICE_X62Y107        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.544     9.544    eth_rx_clk
    SLICE_X62Y107        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.080     9.624    
                         clock uncertainty           -0.035     9.589    
    SLICE_X62Y107        FDRE (Setup_fdre_C_D)       -0.028     9.561    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 1.614ns (25.304%)  route 4.765ns (74.696%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 9.545 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.672     1.672    eth_rx_clk
    SLICE_X48Y105        FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.518     2.190 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=9, routed)           1.068     3.259    p_7_in43_in
    SLICE_X51Y107        LUT2 (Prop_lut2_I1_O)        0.150     3.409 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=14, routed)          0.578     3.986    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X46Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.312 r  ethmac_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.537     4.849    ethmac_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I4_O)        0.124     4.973 r  ethmac_rx_converter_converter_source_payload_data[39]_i_18/O
                         net (fo=1, routed)           0.443     5.416    ethmac_rx_converter_converter_source_payload_data[39]_i_18_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I3_O)        0.124     5.540 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.436     5.976    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.100 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.495     6.595    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.719 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.298     7.017    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X51Y107        LUT6 (Prop_lut6_I5_O)        0.124     7.141 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.910     8.051    ethmac_crc32_checker_source_source_payload_error
    SLICE_X62Y105        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.545     9.545    eth_rx_clk
    SLICE_X62Y105        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.080     9.625    
                         clock uncertainty           -0.035     9.590    
    SLICE_X62Y105        FDRE (Setup_fdre_C_D)       -0.028     9.562    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.173ns (19.723%)  route 4.774ns (80.277%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 9.548 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.663     6.198    ethphy_rx_ctl
    SLICE_X51Y106        LUT3 (Prop_lut3_I0_O)        0.206     6.404 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.496     6.900    ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I5_O)        0.326     7.226 f  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.615     7.841    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.965 r  ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     7.965    ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X58Y108        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.548     9.548    eth_rx_clk
    SLICE_X58Y108        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.556    
                         clock uncertainty           -0.035     9.521    
    SLICE_X58Y108        FDRE (Setup_fdre_C_D)        0.029     9.550    ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.550    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.173ns (19.809%)  route 4.749ns (80.191%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 9.547 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           3.663     6.198    ethphy_rx_ctl
    SLICE_X51Y106        LUT3 (Prop_lut3_I0_O)        0.206     6.404 f  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.496     6.900    ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I5_O)        0.326     7.226 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.589     7.815    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     7.939    ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X58Y109        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.547     9.547    eth_rx_clk
    SLICE_X58Y109        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.008     9.555    
                         clock uncertainty           -0.035     9.520    
    SLICE_X58Y109        FDRE (Setup_fdre_C_D)        0.031     9.551    ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.173ns (19.822%)  route 4.745ns (80.178%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 9.547 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           3.663     6.198    ethphy_rx_ctl
    SLICE_X51Y106        LUT3 (Prop_lut3_I0_O)        0.206     6.404 f  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.496     6.900    ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I5_O)        0.326     7.226 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.585     7.811    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.124     7.935 r  ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     7.935    ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X58Y109        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.547     9.547    eth_rx_clk
    SLICE_X58Y109        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.008     9.555    
                         clock uncertainty           -0.035     9.520    
    SLICE_X58Y109        FDRE (Setup_fdre_C_D)        0.029     9.549    ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 1.738ns (27.320%)  route 4.624ns (72.680%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 9.548 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.672     1.672    eth_rx_clk
    SLICE_X48Y105        FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.518     2.190 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=9, routed)           1.068     3.259    p_7_in43_in
    SLICE_X51Y107        LUT2 (Prop_lut2_I1_O)        0.150     3.409 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=14, routed)          0.578     3.986    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X46Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.312 r  ethmac_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.537     4.849    ethmac_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I4_O)        0.124     4.973 r  ethmac_rx_converter_converter_source_payload_data[39]_i_18/O
                         net (fo=1, routed)           0.443     5.416    ethmac_rx_converter_converter_source_payload_data[39]_i_18_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I3_O)        0.124     5.540 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.436     5.976    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.100 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.495     6.595    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.719 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.298     7.017    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X51Y107        LUT6 (Prop_lut6_I5_O)        0.124     7.141 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.769     7.910    ethmac_crc32_checker_source_source_payload_error
    SLICE_X56Y108        LUT4 (Prop_lut4_I3_O)        0.124     8.034 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.034    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X56Y108        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.548     9.548    eth_rx_clk
    SLICE_X56Y108        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.080     9.628    
                         clock uncertainty           -0.035     9.593    
    SLICE_X56Y108        FDRE (Setup_fdre_C_D)        0.077     9.670    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.670    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 0.821ns (14.278%)  route 4.929ns (85.722%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 9.550 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           3.899     6.434    ethphy_rx_ctl
    SLICE_X51Y106        LUT5 (Prop_lut5_I1_O)        0.180     6.614 r  liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.469     7.083    liteethmacpreamblechecker_next_state
    SLICE_X51Y106        LUT4 (Prop_lut4_I0_O)        0.124     7.207 r  liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.561     7.768    liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X51Y106        FDRE                                         r  liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.550     9.550    eth_rx_clk
    SLICE_X51Y106        FDRE                                         r  liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.081     9.442    liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 1.614ns (26.356%)  route 4.510ns (73.644%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 9.548 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.672     1.672    eth_rx_clk
    SLICE_X48Y105        FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.518     2.190 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=9, routed)           1.068     3.259    p_7_in43_in
    SLICE_X51Y107        LUT2 (Prop_lut2_I1_O)        0.150     3.409 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=14, routed)          0.578     3.986    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X46Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.312 r  ethmac_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.537     4.849    ethmac_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I4_O)        0.124     4.973 r  ethmac_rx_converter_converter_source_payload_data[39]_i_18/O
                         net (fo=1, routed)           0.443     5.416    ethmac_rx_converter_converter_source_payload_data[39]_i_18_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I3_O)        0.124     5.540 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.436     5.976    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.100 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.495     6.595    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.719 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.298     7.017    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X51Y107        LUT6 (Prop_lut6_I5_O)        0.124     7.141 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.655     7.796    ethmac_crc32_checker_source_source_payload_error
    SLICE_X61Y108        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.548     9.548    eth_rx_clk
    SLICE_X61Y108        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.080     9.628    
                         clock uncertainty           -0.035     9.593    
    SLICE_X61Y108        FDRE (Setup_fdre_C_D)       -0.062     9.531    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.531    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.614ns (26.938%)  route 4.377ns (73.062%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 9.549 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.672     1.672    eth_rx_clk
    SLICE_X48Y105        FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.518     2.190 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=9, routed)           1.068     3.259    p_7_in43_in
    SLICE_X51Y107        LUT2 (Prop_lut2_I1_O)        0.150     3.409 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=14, routed)          0.578     3.986    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X46Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.312 r  ethmac_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.537     4.849    ethmac_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I4_O)        0.124     4.973 r  ethmac_rx_converter_converter_source_payload_data[39]_i_18/O
                         net (fo=1, routed)           0.443     5.416    ethmac_rx_converter_converter_source_payload_data[39]_i_18_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I3_O)        0.124     5.540 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.436     5.976    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.100 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.495     6.595    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.719 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.298     7.017    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X51Y107        LUT6 (Prop_lut6_I5_O)        0.124     7.141 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.523     7.664    ethmac_crc32_checker_source_source_payload_error
    SLICE_X61Y106        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.549     9.549    eth_rx_clk
    SLICE_X61Y106        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.629    
                         clock uncertainty           -0.035     9.594    
    SLICE_X61Y106        FDRE (Setup_fdre_C_D)       -0.058     9.536    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.075ns (18.815%)  route 4.639ns (81.185%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 9.548 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.663     6.198    ethphy_rx_ctl
    SLICE_X51Y106        LUT3 (Prop_lut3_I0_O)        0.206     6.404 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.975     7.379    ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X56Y107        LUT5 (Prop_lut5_I3_O)        0.352     7.731 r  ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     7.731    ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X56Y107        FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.548     9.548    eth_rx_clk
    SLICE_X56Y107        FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.008     9.556    
                         clock uncertainty           -0.035     9.521    
    SLICE_X56Y107        FDRE (Setup_fdre_C_D)        0.092     9.613    ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  1.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X53Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X52Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X52Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X53Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X52Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X52Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X53Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X52Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X52Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X53Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X52Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X52Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X53Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X52Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X52Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X53Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X52Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X52Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X53Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X52Y106        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X52Y106        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X52Y106        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X53Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X52Y106        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X52Y106        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X52Y106        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X53Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     1.011    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X52Y107        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.855     0.855    storage_10_reg_0_7_0_5/WCLK
    SLICE_X52Y107        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.601    
    SLICE_X52Y107        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X53Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     1.011    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X52Y107        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.855     0.855    storage_10_reg_0_7_0_5/WCLK
    SLICE_X52Y107        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.601    
    SLICE_X52Y107        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y21    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X55Y100   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X55Y100   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X47Y105   ethphy_source_payload_data_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y107   storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 3.060ns (44.727%)  route 3.781ns (55.273%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.441 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.157     5.598    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X23Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.722 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.967     6.690    ODDR_4_i_8_n_0
    SLICE_X15Y90         LUT4 (Prop_lut4_I3_O)        0.150     6.840 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.427     7.267    ODDR_4_i_6_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I3_O)        0.332     7.599 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.229     8.828    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 3.056ns (45.384%)  route 3.678ns (54.616%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.441 r  storage_11_reg/DOADO[10]
                         net (fo=1, routed)           1.026     5.467    ethmac_tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X23Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.591 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.811     6.402    ODDR_4_i_7_n_0
    SLICE_X18Y90         LUT4 (Prop_lut4_I3_O)        0.150     6.552 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.450     7.003    ODDR_4_i_4_n_0
    SLICE_X18Y88         LUT6 (Prop_lut6_I3_O)        0.328     7.331 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.390     8.721    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 2.826ns (42.148%)  route 3.879ns (57.852%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.441 r  storage_11_reg/DOADO[15]
                         net (fo=1, routed)           1.243     5.684    ethmac_tx_converter_converter_sink_payload_data_reg[17]
    SLICE_X24Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.808 r  ODDR_5_i_7/O
                         net (fo=2, routed)           1.015     6.823    ODDR_5_i_7_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.947 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.450     7.397    ODDR_5_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.521 r  ODDR_5_i_2/O
                         net (fo=1, routed)           1.171     8.692    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 3.022ns (46.041%)  route 3.542ns (53.959%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      2.454     4.441 r  storage_11_reg/DOADO[28]
                         net (fo=1, routed)           1.039     5.480    ethmac_tx_converter_converter_sink_payload_data_reg[34]
    SLICE_X22Y95         LUT6 (Prop_lut6_I2_O)        0.124     5.604 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.746     6.350    ODDR_2_i_9_n_0
    SLICE_X17Y91         LUT4 (Prop_lut4_I3_O)        0.118     6.468 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.447     6.915    ODDR_2_i_7_n_0
    SLICE_X15Y90         LUT6 (Prop_lut6_I3_O)        0.326     7.241 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.309     8.551    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 3.029ns (46.707%)  route 3.456ns (53.293%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     4.441 r  storage_11_reg/DOADO[24]
                         net (fo=1, routed)           1.075     5.516    ethmac_tx_converter_converter_sink_payload_data_reg[30]
    SLICE_X23Y95         LUT6 (Prop_lut6_I2_O)        0.124     5.640 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.626     6.266    ODDR_2_i_8_n_0
    SLICE_X17Y91         LUT4 (Prop_lut4_I3_O)        0.119     6.385 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.358     6.743    ODDR_2_i_4_n_0
    SLICE_X16Y91         LUT6 (Prop_lut6_I3_O)        0.332     7.075 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.397     8.472    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 2.702ns (42.331%)  route 3.681ns (57.669%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.441 r  storage_11_reg/DOADO[17]
                         net (fo=1, routed)           1.238     5.679    ethmac_tx_converter_converter_sink_payload_data_reg[21]
    SLICE_X24Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.803 r  ODDR_3_i_5/O
                         net (fo=2, routed)           1.034     6.837    ODDR_3_i_5_n_0
    SLICE_X17Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.961 r  ODDR_3_i_1/O
                         net (fo=1, routed)           1.408     8.370    ethmac_tx_gap_inserter_source_payload_data[1]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 2.702ns (43.019%)  route 3.579ns (56.981%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     4.441 r  storage_11_reg/DOADO[21]
                         net (fo=1, routed)           1.250     5.691    ethmac_tx_converter_converter_sink_payload_data_reg[25]
    SLICE_X24Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.815 r  ODDR_3_i_8/O
                         net (fo=2, routed)           1.019     6.834    ODDR_3_i_8_n_0
    SLICE_X16Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.958 r  ODDR_3_i_2/O
                         net (fo=1, routed)           1.310     8.268    ethmac_tx_gap_inserter_source_payload_data[5]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 3.208ns (45.264%)  route 3.879ns (54.736%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 9.815 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.441 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.157     5.598    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X23Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.722 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.967     6.690    ODDR_4_i_8_n_0
    SLICE_X15Y90         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  ethmac_crc32_inserter_reg[27]_i_2/O
                         net (fo=9, routed)           1.058     7.871    ethmac_crc32_inserter_reg[27]_i_2_n_0
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.150     8.021 r  ethmac_crc32_inserter_reg[17]_i_2/O
                         net (fo=4, routed)           0.697     8.718    ethmac_crc32_inserter_reg[17]_i_2_n_0
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.356     9.074 r  ethmac_crc32_inserter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.074    ethmac_crc32_inserter_next_reg[9]
    SLICE_X15Y88         FDSE                                         r  ethmac_crc32_inserter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.815     9.815    eth_tx_clk
    SLICE_X15Y88         FDSE                                         r  ethmac_crc32_inserter_reg_reg[9]/C
                         clock pessimism              0.088     9.903    
                         clock uncertainty           -0.069     9.834    
    SLICE_X15Y88         FDSE (Setup_fdse_C_D)        0.075     9.909    ethmac_crc32_inserter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.782ns (27.419%)  route 4.717ns (72.581%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 9.858 - 8.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.938     1.938    eth_tx_clk
    SLICE_X24Y95         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_fdre_C_Q)         0.419     2.357 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.949     3.307    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X23Y94         LUT4 (Prop_lut4_I0_O)        0.299     3.606 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.404     4.010    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X23Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.134 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.164     4.298    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X23Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.422 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.366     4.788    ethmac_padding_inserter_source_valid
    SLICE_X20Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.912 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.460     5.372    ethmac_crc32_inserter_source_valid
    SLICE_X22Y92         LUT4 (Prop_lut4_I1_O)        0.116     5.488 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.382     5.869    ethmac_preamble_inserter_sink_ready
    SLICE_X20Y93         LUT6 (Prop_lut6_I5_O)        0.328     6.197 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.746     6.944    ethmac_tx_converter_converter_mux0
    SLICE_X24Y96         LUT3 (Prop_lut3_I2_O)        0.124     7.068 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.551     7.618    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.742 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.696     8.438    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.858     9.858    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.947    
                         clock uncertainty           -0.069     9.878    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.312    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 2.982ns (42.673%)  route 4.006ns (57.327%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 9.815 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     4.441 r  storage_11_reg/DOADO[21]
                         net (fo=1, routed)           1.250     5.691    ethmac_tx_converter_converter_sink_payload_data_reg[25]
    SLICE_X24Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.815 r  ODDR_3_i_8/O
                         net (fo=2, routed)           0.978     6.793    ODDR_3_i_8_n_0
    SLICE_X15Y90         LUT5 (Prop_lut5_I1_O)        0.124     6.917 r  ethmac_crc32_inserter_reg[28]_i_2/O
                         net (fo=13, routed)          1.078     7.994    ethmac_crc32_inserter_reg[28]_i_2_n_0
    SLICE_X14Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.118 r  ethmac_crc32_inserter_reg[13]_i_2/O
                         net (fo=2, routed)           0.701     8.819    ethmac_crc32_inserter_reg[13]_i_2_n_0
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.156     8.975 r  ethmac_crc32_inserter_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.975    ethmac_crc32_inserter_next_reg[6]
    SLICE_X14Y88         FDSE                                         r  ethmac_crc32_inserter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.815     9.815    eth_tx_clk
    SLICE_X14Y88         FDSE                                         r  ethmac_crc32_inserter_reg_reg[6]/C
                         clock pessimism              0.088     9.903    
                         clock uncertainty           -0.069     9.834    
    SLICE_X14Y88         FDSE (Setup_fdse_C_D)        0.118     9.952    ethmac_crc32_inserter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.952    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  0.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X25Y92         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y92         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.884    xilinxmultiregimpl4_regs0[4]
    SLICE_X25Y92         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X25Y92         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.275     0.687    
    SLICE_X25Y92         FDRE (Hold_fdre_C_D)         0.076     0.763    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X25Y92         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y92         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.884    xilinxmultiregimpl4_regs0[3]
    SLICE_X25Y92         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X25Y92         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.275     0.687    
    SLICE_X25Y92         FDRE (Hold_fdre_C_D)         0.071     0.758    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.688     0.688    eth_tx_clk
    SLICE_X24Y94         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y94         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     0.887    xilinxmultiregimpl4_regs0[2]
    SLICE_X24Y94         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X24Y94         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.275     0.688    
    SLICE_X24Y94         FDRE (Hold_fdre_C_D)         0.071     0.759    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.688     0.688    eth_tx_clk
    SLICE_X24Y94         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y94         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.895    xilinxmultiregimpl4_regs0[1]
    SLICE_X24Y94         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X24Y94         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.275     0.688    
    SLICE_X24Y94         FDRE (Hold_fdre_C_D)         0.075     0.763    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X24Y92         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y92         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.065     0.894    xilinxmultiregimpl4_regs0[5]
    SLICE_X24Y92         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X24Y92         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.275     0.687    
    SLICE_X24Y92         FDRE (Hold_fdre_C_D)         0.075     0.762    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X25Y92         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y92         FDRE (Prop_fdre_C_Q)         0.128     0.815 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.054     0.870    xilinxmultiregimpl4_regs0[6]
    SLICE_X25Y92         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X25Y92         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.275     0.687    
    SLICE_X25Y92         FDRE (Hold_fdre_C_D)        -0.008     0.679    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.645%)  route 0.204ns (52.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  ethmac_preamble_inserter_cnt_reg[0]/Q
                         net (fo=5, routed)           0.204     1.036    ethmac_preamble_inserter_cnt[0]
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.081 r  ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.081    ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X12Y87         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.965     0.965    eth_tx_clk
    SLICE_X12Y87         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.237     0.727    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.120     0.847    ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_gap_inserter_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.691     0.691    eth_tx_clk
    SLICE_X18Y89         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y89         FDRE (Prop_fdre_C_Q)         0.164     0.855 r  ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.164     1.019    ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X18Y89         LUT4 (Prop_lut4_I2_O)        0.048     1.067 r  ethmac_tx_gap_inserter_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.067    p_0_in__8[3]
    SLICE_X18Y89         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.967     0.967    eth_tx_clk
    SLICE_X18Y89         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/C
                         clock pessimism             -0.275     0.691    
    SLICE_X18Y89         FDRE (Hold_fdre_C_D)         0.131     0.822    ethmac_tx_gap_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.691     0.691    eth_tx_clk
    SLICE_X16Y89         FDSE                                         r  ethmac_crc32_inserter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y89         FDSE (Prop_fdse_C_Q)         0.164     0.855 r  ethmac_crc32_inserter_reg_reg[0]/Q
                         net (fo=2, routed)           0.175     1.030    ethmac_crc32_inserter_reg_reg_n_0_[0]
    SLICE_X16Y89         LUT2 (Prop_lut2_I1_O)        0.043     1.073 r  ethmac_crc32_inserter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.073    ethmac_crc32_inserter_next_reg[8]
    SLICE_X16Y89         FDSE                                         r  ethmac_crc32_inserter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.967     0.967    eth_tx_clk
    SLICE_X16Y89         FDSE                                         r  ethmac_crc32_inserter_reg_reg[8]/C
                         clock pessimism             -0.275     0.691    
    SLICE_X16Y89         FDSE (Hold_fdse_C_D)         0.131     0.822    ethmac_crc32_inserter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_gap_inserter_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.691     0.691    eth_tx_clk
    SLICE_X18Y89         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y89         FDRE (Prop_fdre_C_Q)         0.164     0.855 r  ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.164     1.019    ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X18Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.064 r  ethmac_tx_gap_inserter_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.064    p_0_in__8[2]
    SLICE_X18Y89         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.967     0.967    eth_tx_clk
    SLICE_X18Y89         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[2]/C
                         clock pessimism             -0.275     0.691    
    SLICE_X18Y89         FDRE (Hold_fdre_C_D)         0.121     0.812    ethmac_tx_gap_inserter_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y19   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X54Y100  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X54Y100  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X22Y92   liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X20Y92   liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y92   liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X20Y92   ethmac_padding_inserter_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y92   ethmac_padding_inserter_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y92   ethmac_padding_inserter_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y92   ethmac_padding_inserter_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y90   ethmac_padding_inserter_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y90   ethmac_padding_inserter_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y90   ethmac_padding_inserter_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y90   ethmac_padding_inserter_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y90   ethmac_padding_inserter_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y92   liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y92   liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y90   liteethmacgap_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y90   liteethmacgap_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y92   liteethmacpaddinginserter_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y90   liteethmacpreambleinserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y90   liteethmacpreambleinserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y90   liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y90   liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y91   ethmac_crc32_inserter_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_binary_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.478ns (5.192%)  route 8.729ns (94.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        1.726     1.726    sys_clk
    SLICE_X148Y173       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y173       FDPE (Prop_fdpe_C_Q)         0.478     2.204 r  FDPE_1/Q
                         net (fo=2350, routed)        8.729    10.933    sys_rst
    SLICE_X26Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4504, routed)        1.810    11.810    sys_clk
    SLICE_X26Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[2]/C
                         clock pessimism              0.000    11.810    
                         clock uncertainty           -0.057    11.753    
    SLICE_X26Y94         FDRE (Setup_fdre_C_R)       -0.600    11.153    ethmac_tx_cdc_graycounter0_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_binary_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.478ns (5.192%)  route 8.729ns (94.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        1.726     1.726    sys_clk
    SLICE_X148Y173       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y173       FDPE (Prop_fdpe_C_Q)         0.478     2.204 r  FDPE_1/Q
                         net (fo=2350, routed)        8.729    10.933    sys_rst
    SLICE_X26Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4504, routed)        1.810    11.810    sys_clk
    SLICE_X26Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[5]/C
                         clock pessimism              0.000    11.810    
                         clock uncertainty           -0.057    11.753    
    SLICE_X26Y94         FDRE (Setup_fdre_C_R)       -0.600    11.153    ethmac_tx_cdc_graycounter0_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.478ns (5.192%)  route 8.729ns (94.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        1.726     1.726    sys_clk
    SLICE_X148Y173       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y173       FDPE (Prop_fdpe_C_Q)         0.478     2.204 r  FDPE_1/Q
                         net (fo=2350, routed)        8.729    10.933    sys_rst
    SLICE_X26Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4504, routed)        1.810    11.810    sys_clk
    SLICE_X26Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[0]/C
                         clock pessimism              0.000    11.810    
                         clock uncertainty           -0.057    11.753    
    SLICE_X26Y94         FDRE (Setup_fdre_C_R)       -0.600    11.153    ethmac_tx_cdc_graycounter0_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.478ns (5.192%)  route 8.729ns (94.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        1.726     1.726    sys_clk
    SLICE_X148Y173       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y173       FDPE (Prop_fdpe_C_Q)         0.478     2.204 r  FDPE_1/Q
                         net (fo=2350, routed)        8.729    10.933    sys_rst
    SLICE_X26Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4504, routed)        1.810    11.810    sys_clk
    SLICE_X26Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[2]/C
                         clock pessimism              0.000    11.810    
                         clock uncertainty           -0.057    11.753    
    SLICE_X26Y94         FDRE (Setup_fdre_C_R)       -0.600    11.153    ethmac_tx_cdc_graycounter0_q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.478ns (5.192%)  route 8.729ns (94.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        1.726     1.726    sys_clk
    SLICE_X148Y173       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y173       FDPE (Prop_fdpe_C_Q)         0.478     2.204 r  FDPE_1/Q
                         net (fo=2350, routed)        8.729    10.933    sys_rst
    SLICE_X26Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4504, routed)        1.810    11.810    sys_clk
    SLICE_X26Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[4]/C
                         clock pessimism              0.000    11.810    
                         clock uncertainty           -0.057    11.753    
    SLICE_X26Y94         FDRE (Setup_fdre_C_R)       -0.600    11.153    ethmac_tx_cdc_graycounter0_q_reg[4]
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_binary_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 0.478ns (5.194%)  route 8.725ns (94.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        1.726     1.726    sys_clk
    SLICE_X148Y173       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y173       FDPE (Prop_fdpe_C_Q)         0.478     2.204 r  FDPE_1/Q
                         net (fo=2350, routed)        8.725    10.929    sys_rst
    SLICE_X27Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4504, routed)        1.810    11.810    sys_clk
    SLICE_X27Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[0]/C
                         clock pessimism              0.000    11.810    
                         clock uncertainty           -0.057    11.753    
    SLICE_X27Y94         FDRE (Setup_fdre_C_R)       -0.600    11.153    ethmac_tx_cdc_graycounter0_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_binary_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 0.478ns (5.194%)  route 8.725ns (94.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        1.726     1.726    sys_clk
    SLICE_X148Y173       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y173       FDPE (Prop_fdpe_C_Q)         0.478     2.204 r  FDPE_1/Q
                         net (fo=2350, routed)        8.725    10.929    sys_rst
    SLICE_X27Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4504, routed)        1.810    11.810    sys_clk
    SLICE_X27Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[1]/C
                         clock pessimism              0.000    11.810    
                         clock uncertainty           -0.057    11.753    
    SLICE_X27Y94         FDRE (Setup_fdre_C_R)       -0.600    11.153    ethmac_tx_cdc_graycounter0_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_binary_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 0.478ns (5.194%)  route 8.725ns (94.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        1.726     1.726    sys_clk
    SLICE_X148Y173       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y173       FDPE (Prop_fdpe_C_Q)         0.478     2.204 r  FDPE_1/Q
                         net (fo=2350, routed)        8.725    10.929    sys_rst
    SLICE_X27Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4504, routed)        1.810    11.810    sys_clk
    SLICE_X27Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[6]/C
                         clock pessimism              0.000    11.810    
                         clock uncertainty           -0.057    11.753    
    SLICE_X27Y94         FDRE (Setup_fdre_C_R)       -0.600    11.153    ethmac_tx_cdc_graycounter0_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 0.478ns (5.194%)  route 8.725ns (94.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        1.726     1.726    sys_clk
    SLICE_X148Y173       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y173       FDPE (Prop_fdpe_C_Q)         0.478     2.204 r  FDPE_1/Q
                         net (fo=2350, routed)        8.725    10.929    sys_rst
    SLICE_X27Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4504, routed)        1.810    11.810    sys_clk
    SLICE_X27Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[5]/C
                         clock pessimism              0.000    11.810    
                         clock uncertainty           -0.057    11.753    
    SLICE_X27Y94         FDRE (Setup_fdre_C_R)       -0.600    11.153    ethmac_tx_cdc_graycounter0_q_reg[5]
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 0.478ns (5.194%)  route 8.725ns (94.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        1.726     1.726    sys_clk
    SLICE_X148Y173       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y173       FDPE (Prop_fdpe_C_Q)         0.478     2.204 r  FDPE_1/Q
                         net (fo=2350, routed)        8.725    10.929    sys_rst
    SLICE_X27Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4504, routed)        1.810    11.810    sys_clk
    SLICE_X27Y94         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[6]/C
                         clock pessimism              0.000    11.810    
                         clock uncertainty           -0.057    11.753    
    SLICE_X27Y94         FDRE (Setup_fdre_C_R)       -0.600    11.153    ethmac_tx_cdc_graycounter0_q_reg[6]
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  0.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.593     0.593    sys_clk
    SLICE_X121Y146       FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y146       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.951    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y146       RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.864     0.864    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y146       RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.593     0.593    sys_clk
    SLICE_X121Y146       FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y146       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.951    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y146       RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.864     0.864    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y146       RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.593     0.593    sys_clk
    SLICE_X121Y146       FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y146       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.951    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y146       RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.864     0.864    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y146       RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.593     0.593    sys_clk
    SLICE_X121Y146       FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y146       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.951    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y146       RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.864     0.864    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y146       RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.593     0.593    sys_clk
    SLICE_X121Y146       FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y146       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.951    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y146       RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.864     0.864    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y146       RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.593     0.593    sys_clk
    SLICE_X121Y146       FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y146       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.951    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y146       RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.864     0.864    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y146       RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.593     0.593    sys_clk
    SLICE_X121Y146       FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y146       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.951    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y146       RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.864     0.864    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y146       RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y146       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.916    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.593     0.593    sys_clk
    SLICE_X121Y146       FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y146       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.951    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y146       RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.864     0.864    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y146       RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y146       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.916    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.586     0.586    sys_clk
    SLICE_X103Y144       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y144       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.945    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X102Y144       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.856     0.856    storage_1_reg_0_15_6_9/WCLK
    SLICE_X102Y144       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X102Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.586     0.586    sys_clk
    SLICE_X103Y144       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y144       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.945    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X102Y144       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4504, routed)        0.856     0.856    storage_1_reg_0_15_6_9/WCLK
    SLICE_X102Y144       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X102Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y54     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y52     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y52    mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y52    mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y53    mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y53    mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y30    memadr_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y51    mem_grain0_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y51    mem_grain0_1_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y132  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y132  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y132  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y132  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y132  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y132  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y132  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y132  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y139  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y139  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y138  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y138  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y138  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y138  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y138  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y138  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y138  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y138  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y139  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y139  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.715ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y173       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X147Y173       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     3.911    clk200_clk
    SLICE_X147Y173       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.911    
                         clock uncertainty           -0.125     3.786    
    SLICE_X147Y173       FDPE (Setup_fdpe_C_D)       -0.005     3.781    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.781    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.715    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.490ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X55Y100        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     2.586    eth_rx_clk
    SLICE_X55Y100        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.586    
                         clock uncertainty           -0.025     2.561    
    SLICE_X55Y100        FDPE (Setup_fdpe_C_D)       -0.005     2.556    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.490    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.344ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X54Y100        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.586     2.586    eth_tx_clk
    SLICE_X54Y100        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.586    
                         clock uncertainty           -0.161     2.424    
    SLICE_X54Y100        FDPE (Setup_fdpe_C_D)       -0.005     2.419    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.419    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.344    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.376ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.606ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y173       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X148Y173       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4504, routed)        0.606     2.606    sys_clk
    SLICE_X148Y173       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.606    
                         clock uncertainty           -0.129     2.476    
    SLICE_X148Y173       FDPE (Setup_fdpe_C_D)       -0.035     2.441    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.441    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.376    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.245 (r) | FAST    |     3.278 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     1.940 (r) | SLOW    |    -0.236 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     4.998 (r) | SLOW    |    -2.012 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.670 (r) | SLOW    |    -1.633 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     4.737 (r) | SLOW    |    -1.588 (r) | FAST    |                   |
sys_clk    | user_sw0         | FDRE           | -        |    11.155 (r) | SLOW    |    -2.745 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.465 (r) | SLOW    |      1.507 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.907 (r) | SLOW    |      1.686 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.617 (r) | SLOW    |      1.560 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.775 (r) | SLOW    |      1.663 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.925 (r) | SLOW    |      1.730 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.767 (r) | SLOW    |      1.630 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.615 (r) | SLOW    |      1.573 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.757 (r) | SLOW    |      1.613 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.917 (r) | SLOW    |      1.712 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.833 (r) | SLOW    |      2.134 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.077 (r) | SLOW    |      1.775 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.371 (r) | SLOW    |      1.920 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.825 (r) | SLOW    |      2.120 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.985 (r) | SLOW    |      2.211 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.521 (r) | SLOW    |      1.978 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      8.125 (r) | SLOW    |      2.256 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.315 (r) | SLOW    |      1.421 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.682 (r) | SLOW    |      2.032 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.316 (r) | SLOW    |      1.424 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.683 (r) | SLOW    |      2.030 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |     11.292 (r) | SLOW    |      4.323 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |     11.170 (r) | SLOW    |      3.544 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     13.634 (r) | SLOW    |      4.175 (r) | FAST    |                      |
sys_clk    | oled_dc          | FDRE           | -     |     11.169 (r) | SLOW    |      4.110 (r) | FAST    |                      |
sys_clk    | oled_res         | FDRE           | -     |     10.978 (r) | SLOW    |      4.014 (r) | FAST    |                      |
sys_clk    | oled_sclk        | FDRE           | -     |     11.294 (r) | SLOW    |      4.132 (r) | FAST    |                      |
sys_clk    | oled_sdin        | FDRE           | -     |     11.252 (r) | SLOW    |      4.131 (r) | FAST    |                      |
sys_clk    | oled_vbat        | FDRE           | -     |     10.869 (r) | SLOW    |      3.950 (r) | FAST    |                      |
sys_clk    | oled_vdd         | FDRE           | -     |      9.605 (r) | SLOW    |      3.172 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     12.072 (r) | SLOW    |      4.548 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     12.302 (r) | SLOW    |      4.324 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     12.614 (r) | SLOW    |      4.275 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.256 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.491 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.848 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.779 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.951 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.619 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.732 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.780 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.660 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.465 (r) | SLOW    |   1.507 (r) | FAST    |    0.000 |
ddram_dq[1]        |   6.907 (r) | SLOW    |   1.686 (r) | FAST    |    0.442 |
ddram_dq[2]        |   6.617 (r) | SLOW    |   1.560 (r) | FAST    |    0.151 |
ddram_dq[3]        |   6.775 (r) | SLOW    |   1.663 (r) | FAST    |    0.310 |
ddram_dq[4]        |   6.925 (r) | SLOW    |   1.730 (r) | FAST    |    0.460 |
ddram_dq[5]        |   6.767 (r) | SLOW    |   1.630 (r) | FAST    |    0.301 |
ddram_dq[6]        |   6.615 (r) | SLOW    |   1.573 (r) | FAST    |    0.150 |
ddram_dq[7]        |   6.757 (r) | SLOW    |   1.613 (r) | FAST    |    0.291 |
ddram_dq[8]        |   6.917 (r) | SLOW    |   1.712 (r) | FAST    |    0.452 |
ddram_dq[9]        |   7.833 (r) | SLOW    |   2.134 (r) | FAST    |    1.368 |
ddram_dq[10]       |   7.077 (r) | SLOW    |   1.775 (r) | FAST    |    0.612 |
ddram_dq[11]       |   7.371 (r) | SLOW    |   1.920 (r) | FAST    |    0.905 |
ddram_dq[12]       |   7.825 (r) | SLOW    |   2.120 (r) | FAST    |    1.360 |
ddram_dq[13]       |   7.985 (r) | SLOW    |   2.211 (r) | FAST    |    1.520 |
ddram_dq[14]       |   7.521 (r) | SLOW    |   1.978 (r) | FAST    |    1.055 |
ddram_dq[15]       |   8.125 (r) | SLOW    |   2.256 (r) | FAST    |    1.660 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.125 (r) | SLOW    |   1.507 (r) | FAST    |    1.660 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.369 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.315 (r) | SLOW    |   1.421 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.682 (r) | SLOW    |   2.032 (r) | FAST    |    1.368 |
ddram_dqs_p[0]     |   6.316 (r) | SLOW    |   1.424 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.683 (r) | SLOW    |   2.030 (r) | FAST    |    1.369 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.683 (r) | SLOW    |   1.421 (r) | FAST    |    1.369 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




