Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov  1 14:29:26 2021
| Host         : snownp-stg4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PongGame2020fall_template_control_sets_placed.rpt
| Design       : PongGame2020fall_template
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              20 |           11 |
| Yes          | Yes                   | No                     |              25 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                 Enable Signal                |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+
|  VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[0]_0 |                                              |                                             |                1 |              1 |
|  Clock_IBUF_BUFG                                      |                                              | Reset_IBUF                                  |                3 |              5 |
|  Clock_IBUF_BUFG                                      | gameUnit/missTimer                           | VGAdisplay/vsyncUnit/YPositionCounter/SS[0] |                2 |              6 |
|  Clock_IBUF_BUFG                                      | gameUnit/paddlePosition                      |                                             |                2 |              8 |
|  Clock_IBUF_BUFG                                      |                                              |                                             |                6 |             10 |
|  Clock_IBUF_BUFG                                      | VGAdisplay/hsyncModule/PixelClockUnit/E[0]   | Reset_IBUF                                  |                4 |             10 |
|  Clock_IBUF_BUFG                                      | VGAdisplay/vsyncUnit/LineEndOneShotUnit/E[0] | Reset_IBUF                                  |                7 |             10 |
|  Clock_IBUF_BUFG                                      | VGAdisplay/vsyncUnit/YPositionCounter/E[0]   | gameUnit/ballXdir11_out                     |                6 |             19 |
+-------------------------------------------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+


