Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 16:45:02 2025
| Host         : JC-ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  62          
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal                 1           
SYNTH-10   Warning   Wide multiplier                                            3           
TIMING-16  Warning   Large setup violation                                      1000        
TIMING-18  Warning   Missing input or output delay                              54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.143    -5001.969                   1828                 6466        0.097        0.000                      0                 6466        3.750        0.000                       0                  1631  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_65  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_65             -6.143    -5001.969                   1828                 6466        0.097        0.000                      0                 6466        3.750        0.000                       0                  1631  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_65                      
(none)                      clk_65        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_65
  To Clock:  clk_65

Setup :         1828  Failing Endpoints,  Worst Slack       -6.143ns,  Total Violation    -5001.969ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.143ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        16.099ns  (logic 7.989ns (49.625%)  route 8.110ns (50.375%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.314 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/O[0]
                         net (fo=1, routed)           0.936    19.250    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[4]
    SLICE_X59Y23         LUT5 (Prop_lut5_I3_O)        0.299    19.549 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5/O
                         net (fo=2, routed)           0.581    20.130    beta_manual/motherboard/beta/D_registers_q[30][20]_i_5_n_0_alias
    SLICE_X60Y20         LUT6 (Prop_lut6_I4_O)        0.124    20.254 r  beta_manual/motherboard/beta/D_registers_q[30][20]_i_1_comp/O
                         net (fo=31, routed)          0.982    21.236    beta_manual/motherboard/beta/regfile_system/regfile/D[20]
    SLICE_X58Y22         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.504    14.909    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][20]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X58Y22         FDRE (Setup_fdre_C_D)       -0.040    15.093    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][20]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -21.236    
  -------------------------------------------------------------------
                         slack                                 -6.143    

Slack (VIOLATED) :        -6.055ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 8.229ns (51.404%)  route 7.779ns (48.596%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.426 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/O[1]
                         net (fo=1, routed)           0.874    19.301    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[5]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.303    19.604 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_4/O
                         net (fo=1, routed)           0.291    19.895    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_4_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I1_O)        0.124    20.019 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_2/O
                         net (fo=2, routed)           0.166    20.185    beta_manual/motherboard/beta/M_motherboard_ma[13]
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    20.309 r  beta_manual/motherboard/beta/D_registers_q[30][21]_i_1/O
                         net (fo=31, routed)          0.837    21.146    beta_manual/motherboard/beta/regfile_system/regfile/D[21]
    SLICE_X63Y24         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.502    14.907    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][21]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)       -0.040    15.091    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][21]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -21.146    
  -------------------------------------------------------------------
                         slack                                 -6.055    

Slack (VIOLATED) :        -6.049ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.924ns  (logic 8.457ns (53.109%)  route 7.467ns (46.891%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.206 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.215    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.329 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.329    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.663 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=1, routed)           0.410    19.074    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.303    19.377 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_4/O
                         net (fo=1, routed)           0.452    19.829    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_4_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.953 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=2, routed)           0.167    20.120    beta_manual/motherboard/beta/M_motherboard_ma[21]
    SLICE_X55Y29         LUT5 (Prop_lut5_I0_O)        0.124    20.244 r  beta_manual/motherboard/beta/D_registers_q[30][29]_i_1/O
                         net (fo=31, routed)          0.817    21.061    beta_manual/motherboard/beta/regfile_system/regfile/D[29]
    SLICE_X55Y32         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.444    14.849    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X55Y32         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][29]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)       -0.061    15.012    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][29]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -21.061    
  -------------------------------------------------------------------
                         slack                                 -6.049    

Slack (VIOLATED) :        -6.047ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.940ns  (logic 8.457ns (53.054%)  route 7.483ns (46.946%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.206 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.215    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.329 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.329    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.663 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=1, routed)           0.410    19.074    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.303    19.377 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_4/O
                         net (fo=1, routed)           0.452    19.829    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_4_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.953 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=2, routed)           0.167    20.120    beta_manual/motherboard/beta/M_motherboard_ma[21]
    SLICE_X55Y29         LUT5 (Prop_lut5_I0_O)        0.124    20.244 r  beta_manual/motherboard/beta/D_registers_q[30][29]_i_1/O
                         net (fo=31, routed)          0.834    21.078    beta_manual/motherboard/beta/regfile_system/regfile/D[29]
    SLICE_X53Y31         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.442    14.847    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][29]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.040    15.031    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][29]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -21.078    
  -------------------------------------------------------------------
                         slack                                 -6.047    

Slack (VIOLATED) :        -6.040ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.973ns  (logic 8.229ns (51.517%)  route 7.744ns (48.483%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.426 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/O[1]
                         net (fo=1, routed)           0.874    19.301    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[5]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.303    19.604 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_4/O
                         net (fo=1, routed)           0.291    19.895    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_4_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I1_O)        0.124    20.019 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_2/O
                         net (fo=2, routed)           0.166    20.185    beta_manual/motherboard/beta/M_motherboard_ma[13]
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    20.309 r  beta_manual/motherboard/beta/D_registers_q[30][21]_i_1/O
                         net (fo=31, routed)          0.802    21.111    beta_manual/motherboard/beta/regfile_system/regfile/D[21]
    SLICE_X61Y23         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.503    14.908    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13][21]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)       -0.061    15.071    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13][21]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -21.111    
  -------------------------------------------------------------------
                         slack                                 -6.040    

Slack (VIOLATED) :        -6.036ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.934ns  (logic 8.457ns (53.077%)  route 7.476ns (46.923%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.206 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.215    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.329 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.329    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.663 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=1, routed)           0.410    19.074    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.303    19.377 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_4/O
                         net (fo=1, routed)           0.452    19.829    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_4_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.953 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=2, routed)           0.167    20.120    beta_manual/motherboard/beta/M_motherboard_ma[21]
    SLICE_X55Y29         LUT5 (Prop_lut5_I0_O)        0.124    20.244 r  beta_manual/motherboard/beta/D_registers_q[30][29]_i_1/O
                         net (fo=31, routed)          0.827    21.071    beta_manual/motherboard/beta/regfile_system/regfile/D[29]
    SLICE_X57Y33         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.446    14.851    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][29]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X57Y33         FDRE (Setup_fdre_C_D)       -0.040    15.035    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][29]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -21.071    
  -------------------------------------------------------------------
                         slack                                 -6.036    

Slack (VIOLATED) :        -6.018ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.926ns  (logic 8.457ns (53.101%)  route 7.469ns (46.899%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.206 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.215    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.329 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.329    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.663 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=1, routed)           0.410    19.074    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.303    19.377 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_4/O
                         net (fo=1, routed)           0.452    19.829    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_4_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.953 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=2, routed)           0.167    20.120    beta_manual/motherboard/beta/M_motherboard_ma[21]
    SLICE_X55Y29         LUT5 (Prop_lut5_I0_O)        0.124    20.244 r  beta_manual/motherboard/beta/D_registers_q[30][29]_i_1/O
                         net (fo=31, routed)          0.819    21.064    beta_manual/motherboard/beta/regfile_system/regfile/D[29]
    SLICE_X54Y33         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.445    14.850    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][29]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)       -0.028    15.046    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][29]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -21.064    
  -------------------------------------------------------------------
                         slack                                 -6.018    

Slack (VIOLATED) :        -6.007ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.964ns  (logic 8.229ns (51.548%)  route 7.735ns (48.452%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.426 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/O[1]
                         net (fo=1, routed)           0.874    19.301    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[5]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.303    19.604 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_4/O
                         net (fo=1, routed)           0.291    19.895    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_4_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I1_O)        0.124    20.019 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_2/O
                         net (fo=2, routed)           0.166    20.185    beta_manual/motherboard/beta/M_motherboard_ma[13]
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    20.309 r  beta_manual/motherboard/beta/D_registers_q[30][21]_i_1/O
                         net (fo=31, routed)          0.792    21.101    beta_manual/motherboard/beta/regfile_system/regfile/D[21]
    SLICE_X63Y22         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.505    14.910    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][21]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X63Y22         FDRE (Setup_fdre_C_D)       -0.040    15.094    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][21]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -21.101    
  -------------------------------------------------------------------
                         slack                                 -6.007    

Slack (VIOLATED) :        -6.006ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.914ns  (logic 8.457ns (53.143%)  route 7.457ns (46.857%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.206 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.215    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.329 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.329    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.663 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=1, routed)           0.410    19.074    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.303    19.377 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_4/O
                         net (fo=1, routed)           0.452    19.829    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_4_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.953 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=2, routed)           0.167    20.120    beta_manual/motherboard/beta/M_motherboard_ma[21]
    SLICE_X55Y29         LUT5 (Prop_lut5_I0_O)        0.124    20.244 r  beta_manual/motherboard/beta/D_registers_q[30][29]_i_1/O
                         net (fo=31, routed)          0.807    21.051    beta_manual/motherboard/beta/regfile_system/regfile/D[29]
    SLICE_X54Y32         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.444    14.849    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][29]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)       -0.028    15.045    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][29]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -21.051    
  -------------------------------------------------------------------
                         slack                                 -6.006    

Slack (VIOLATED) :        -6.000ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.920ns  (logic 8.457ns (53.120%)  route 7.463ns (46.880%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.206 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.215    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.329 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.329    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.663 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=1, routed)           0.410    19.074    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.303    19.377 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_4/O
                         net (fo=1, routed)           0.452    19.829    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_4_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.953 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=2, routed)           0.167    20.120    beta_manual/motherboard/beta/M_motherboard_ma[21]
    SLICE_X55Y29         LUT5 (Prop_lut5_I0_O)        0.124    20.244 r  beta_manual/motherboard/beta/D_registers_q[30][29]_i_1/O
                         net (fo=31, routed)          0.814    21.058    beta_manual/motherboard/beta/regfile_system/regfile/D[29]
    SLICE_X52Y31         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.442    14.847    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18][29]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X52Y31         FDRE (Setup_fdre_C_D)       -0.013    15.058    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18][29]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -21.058    
  -------------------------------------------------------------------
                         slack                                 -6.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.567     1.511    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.010 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X52Y50         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.835     2.025    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.567     1.511    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.023 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]_i_1_n_5
    SLICE_X52Y50         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.835     2.025    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/pn/D_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/pn/D_w_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.592     1.536    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  beta_manual/motherboard/pn/D_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  beta_manual/motherboard/pn/D_x_q_reg[8]/Q
                         net (fo=4, routed)           0.077     1.754    beta_manual/motherboard/pn/D_x_q[8]
    SLICE_X60Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  beta_manual/motherboard/pn/D_w_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.799    beta_manual/motherboard/pn/D_w_d0__68[11]
    SLICE_X60Y39         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.862     2.052    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[11]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.121     1.670    beta_manual/motherboard/pn/D_w_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.567     1.511    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.046 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.046    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]_i_1_n_6
    SLICE_X52Y50         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.835     2.025    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.567     1.511    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.048 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.048    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X52Y50         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.835     2.025    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.567     1.511    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.050 r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.050    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[16]_i_1_n_7
    SLICE_X52Y51         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.835     2.025    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/pn/D_x_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/pn/D_w_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.565     1.509    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  beta_manual/motherboard/pn/D_x_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  beta_manual/motherboard/pn/D_x_q_reg[12]/Q
                         net (fo=4, routed)           0.110     1.760    beta_manual/motherboard/pn/D_x_q[12]
    SLICE_X54Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.805 r  beta_manual/motherboard/pn/D_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.805    beta_manual/motherboard/pn/D_w_d0__68[23]
    SLICE_X54Y42         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.836     2.026    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[23]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.120     1.642    beta_manual/motherboard/pn/D_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/pn/D_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/pn/D_w_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.937%)  route 0.114ns (38.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.592     1.536    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  beta_manual/motherboard/pn/D_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  beta_manual/motherboard/pn/D_x_q_reg[2]/Q
                         net (fo=3, routed)           0.114     1.791    beta_manual/motherboard/pn/D_x_q[2]
    SLICE_X60Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  beta_manual/motherboard/pn/D_w_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    beta_manual/motherboard/pn/D_w_d0__68[5]
    SLICE_X60Y39         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.862     2.052    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[5]/C
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.120     1.672    beta_manual/motherboard/pn/D_w_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/lcd/D_active_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/lcd/D_dcx_in_dff_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.590     1.534    beta_manual/motherboard/lcd/clk_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  beta_manual/motherboard/lcd/D_active_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  beta_manual/motherboard/lcd/D_active_q_reg/Q
                         net (fo=25, routed)          0.111     1.786    beta_manual/motherboard/lcd/D_active_q
    SLICE_X60Y13         LUT4 (Prop_lut4_I2_O)        0.045     1.831 r  beta_manual/motherboard/lcd/D_dcx_in_dff_q_i_1/O
                         net (fo=1, routed)           0.000     1.831    beta_manual/motherboard/lcd/D_dcx_in_dff_q_i_1_n_0
    SLICE_X60Y13         FDRE                                         r  beta_manual/motherboard/lcd/D_dcx_in_dff_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.859     2.049    beta_manual/motherboard/lcd/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  beta_manual/motherboard/lcd/D_dcx_in_dff_q_reg/C
                         clock pessimism             -0.502     1.547    
    SLICE_X60Y13         FDRE (Hold_fdre_C_D)         0.120     1.667    beta_manual/motherboard/lcd/D_dcx_in_dff_q_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/pn/D_x_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/pn/D_w_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.566     1.510    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X55Y43         FDSE                                         r  beta_manual/motherboard/pn/D_x_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  beta_manual/motherboard/pn/D_x_q_reg[4]/Q
                         net (fo=3, routed)           0.120     1.771    beta_manual/motherboard/pn/D_x_q[4]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  beta_manual/motherboard/pn/D_w_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    beta_manual/motherboard/pn/D_w_d0__68[4]
    SLICE_X54Y42         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.836     2.026    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[4]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.121     1.646    beta_manual/motherboard/pn/D_w_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y8    beta_manual/motherboard/memory_unit/data_memory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y8    beta_manual/motherboard/memory_unit/data_memory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y47   beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y49   beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y49   beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y50   beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y50   beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y50   beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y50   beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/D_ctr_q_reg[15]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y28   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y28   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y28   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y28   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.507ns  (logic 6.760ns (26.504%)  route 18.747ns (73.496%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.712     6.742    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X45Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_21/O
                         net (fo=32, routed)          1.564     8.430    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.554 r  beta_manual/motherboard/beta/D_registers_q[30][6]_i_3/O
                         net (fo=32, routed)          0.700     9.255    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.379 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_4/O
                         net (fo=1, routed)           1.682    11.061    beta_manual/motherboard/beta/D_registers_q_reg[0][11]_1
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.185 r  beta_manual/motherboard/beta/D_registers_q[30][11]_i_1/O
                         net (fo=33, routed)          2.062    13.247    beta_manual/motherboard/beta/pc_system/D[11]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124    13.371 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.789    14.160    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.152    14.312 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.940    15.252    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_1
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.326    15.578 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.935    16.513    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124    16.637 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.846    17.483    beta_manual/motherboard/memory_unit/instruction_memory/seg/M_seg_dec_char[3]
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.607 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.321    21.929    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    25.507 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.507    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.069ns  (logic 6.750ns (26.924%)  route 18.319ns (73.076%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.712     6.742    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X45Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_21/O
                         net (fo=32, routed)          1.564     8.430    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.554 r  beta_manual/motherboard/beta/D_registers_q[30][6]_i_3/O
                         net (fo=32, routed)          0.700     9.255    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.379 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_4/O
                         net (fo=1, routed)           1.682    11.061    beta_manual/motherboard/beta/D_registers_q_reg[0][11]_1
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.185 r  beta_manual/motherboard/beta/D_registers_q[30][11]_i_1/O
                         net (fo=33, routed)          2.062    13.247    beta_manual/motherboard/beta/pc_system/D[11]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124    13.371 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.789    14.160    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.152    14.312 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.940    15.252    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_1
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.326    15.578 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.935    16.513    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124    16.637 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.542    17.179    beta_manual/motherboard/memory_unit/instruction_memory/seg/M_seg_dec_char[3]
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.303 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.198    21.501    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    25.069 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.069    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.964ns  (logic 6.750ns (27.040%)  route 18.214ns (72.960%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.712     6.742    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X45Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_21/O
                         net (fo=32, routed)          1.564     8.430    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.554 r  beta_manual/motherboard/beta/D_registers_q[30][6]_i_3/O
                         net (fo=32, routed)          0.700     9.255    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.379 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_4/O
                         net (fo=1, routed)           1.682    11.061    beta_manual/motherboard/beta/D_registers_q_reg[0][11]_1
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.185 r  beta_manual/motherboard/beta/D_registers_q[30][11]_i_1/O
                         net (fo=33, routed)          2.062    13.247    beta_manual/motherboard/beta/pc_system/D[11]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124    13.371 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.789    14.160    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.152    14.312 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.940    15.252    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_1
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.326    15.578 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.935    16.513    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124    16.637 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.446    17.083    beta_manual/motherboard/memory_unit/instruction_memory/seg/M_seg_dec_char[3]
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.207 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.189    21.396    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    24.964 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.964    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.727ns  (logic 6.749ns (27.296%)  route 17.977ns (72.704%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.712     6.742    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X45Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_21/O
                         net (fo=32, routed)          1.564     8.430    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.554 r  beta_manual/motherboard/beta/D_registers_q[30][6]_i_3/O
                         net (fo=32, routed)          0.700     9.255    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.379 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_4/O
                         net (fo=1, routed)           1.682    11.061    beta_manual/motherboard/beta/D_registers_q_reg[0][11]_1
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.185 r  beta_manual/motherboard/beta/D_registers_q[30][11]_i_1/O
                         net (fo=33, routed)          2.062    13.247    beta_manual/motherboard/beta/pc_system/D[11]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124    13.371 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.789    14.160    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.152    14.312 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.940    15.252    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_1
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.326    15.578 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.935    16.513    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124    16.637 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.320    16.957    beta_manual/motherboard/memory_unit/instruction_memory/seg/M_seg_dec_char[3]
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.124    17.081 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.078    21.159    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    24.727 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.727    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.658ns  (logic 6.760ns (27.417%)  route 17.897ns (72.583%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 f  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.712     6.742    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X45Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.866 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_21/O
                         net (fo=32, routed)          1.564     8.430    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.554 f  beta_manual/motherboard/beta/D_registers_q[30][6]_i_3/O
                         net (fo=32, routed)          0.700     9.255    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.379 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_4/O
                         net (fo=1, routed)           1.682    11.061    beta_manual/motherboard/beta/D_registers_q_reg[0][11]_1
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.185 f  beta_manual/motherboard/beta/D_registers_q[30][11]_i_1/O
                         net (fo=33, routed)          2.062    13.247    beta_manual/motherboard/beta/pc_system/D[11]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124    13.371 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.789    14.160    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.152    14.312 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.940    15.252    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_1
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.326    15.578 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.935    16.513    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124    16.637 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.841    17.478    beta_manual/motherboard/memory_unit/instruction_memory/seg/M_seg_dec_char[3]
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.602 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.477    21.079    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    24.658 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.658    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.571ns  (logic 6.753ns (27.482%)  route 17.819ns (72.518%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.712     6.742    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X45Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_21/O
                         net (fo=32, routed)          1.564     8.430    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.554 r  beta_manual/motherboard/beta/D_registers_q[30][6]_i_3/O
                         net (fo=32, routed)          0.700     9.255    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.379 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_4/O
                         net (fo=1, routed)           1.682    11.061    beta_manual/motherboard/beta/D_registers_q_reg[0][11]_1
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.185 r  beta_manual/motherboard/beta/D_registers_q[30][11]_i_1/O
                         net (fo=33, routed)          2.062    13.247    beta_manual/motherboard/beta/pc_system/D[11]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124    13.371 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.789    14.160    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.152    14.312 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.940    15.252    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_1
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.326    15.578 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.935    16.513    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124    16.637 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.820    17.457    beta_manual/motherboard/memory_unit/instruction_memory/seg/M_seg_dec_char[3]
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.124    17.581 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.419    21.000    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    24.571 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.571    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.299ns  (logic 6.746ns (27.761%)  route 17.554ns (72.239%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=3 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.712     6.742    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X45Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_21/O
                         net (fo=32, routed)          1.564     8.430    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.554 r  beta_manual/motherboard/beta/D_registers_q[30][6]_i_3/O
                         net (fo=32, routed)          0.700     9.255    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.379 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_4/O
                         net (fo=1, routed)           1.682    11.061    beta_manual/motherboard/beta/D_registers_q_reg[0][11]_1
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.185 r  beta_manual/motherboard/beta/D_registers_q[30][11]_i_1/O
                         net (fo=33, routed)          2.062    13.247    beta_manual/motherboard/beta/pc_system/D[11]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124    13.371 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.789    14.160    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.152    14.312 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.940    15.252    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_1
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.326    15.578 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.935    16.513    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124    16.637 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.545    17.182    beta_manual/motherboard/memory_unit/instruction_memory/seg/M_seg_dec_char[3]
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.306 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.429    20.735    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    24.299 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.299    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.220ns  (logic 6.001ns (27.009%)  route 16.218ns (72.991%))
  Logic Levels:           10  (IBUF=1 LUT3=2 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 f  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.712     6.742    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X45Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.866 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_21/O
                         net (fo=32, routed)          2.732     9.598    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.722 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_6/O
                         net (fo=2, routed)           1.831    11.553    beta_manual/motherboard/beta/D_registers_q_reg[0][0]_3
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    11.677 r  beta_manual/motherboard/beta/D_registers_q[30][0]_i_1/O
                         net (fo=32, routed)          1.862    13.539    beta_manual/motherboard/beta/pc_system/D[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.663 r  beta_manual/motherboard/beta/pc_system/io_led[0][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.161    13.824    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][0]_2
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.948 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.726    18.674    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    22.220 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    22.220    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.105ns  (logic 6.125ns (27.711%)  route 15.980ns (72.289%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=2 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.712     6.742    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X45Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_21/O
                         net (fo=32, routed)          1.564     8.430    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.554 r  beta_manual/motherboard/beta/D_registers_q[30][6]_i_3/O
                         net (fo=32, routed)          1.539    10.094    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][0]
    SLICE_X56Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.218 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][1]_i_5/O
                         net (fo=1, routed)           1.463    11.681    beta_manual/motherboard/beta/D_registers_q_reg[0][1]_2
    SLICE_X47Y15         LUT5 (Prop_lut5_I4_O)        0.124    11.805 r  beta_manual/motherboard/beta/D_registers_q[30][1]_i_1/O
                         net (fo=33, routed)          1.766    13.571    beta_manual/motherboard/beta/pc_system/D[1]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.695 r  beta_manual/motherboard/beta/pc_system/io_led[0][1]_INST_0_i_4/O
                         net (fo=1, routed)           0.409    14.104    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][1]_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.228 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           4.332    18.559    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    22.105 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    22.105    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.801ns  (logic 6.128ns (28.109%)  route 15.673ns (71.891%))
  Logic Levels:           11  (IBUF=1 LUT2=2 LUT3=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.712     6.742    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X45Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_21/O
                         net (fo=32, routed)          1.926     8.792    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.916 r  beta_manual/motherboard/beta/D_registers_q[30][31]_i_12/O
                         net (fo=33, routed)          1.605    10.521    beta_manual/motherboard/beta/D_registers_q[30][31]_i_12_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124    10.645 r  beta_manual/motherboard/beta/D_registers_q[30][5]_i_5/O
                         net (fo=1, routed)           0.799    11.444    beta_manual/motherboard/beta/D_registers_q[30][5]_i_5_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.568 r  beta_manual/motherboard/beta/D_registers_q[30][5]_i_1/O
                         net (fo=33, routed)          2.066    13.634    beta_manual/motherboard/beta/pc_system/D[5]
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.758 r  beta_manual/motherboard/beta/pc_system/io_led[0][5]_INST_0_i_4/O
                         net (fo=1, routed)           0.670    14.428    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][5]_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I4_O)        0.124    14.552 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           3.700    18.252    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    21.801 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    21.801    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.451ns (79.174%)  route 0.382ns (20.826%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.382     0.602    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.832 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     1.832    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.464ns (79.324%)  route 0.382ns (20.676%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.382     0.613    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.845 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     1.845    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.559ns (71.121%)  route 0.633ns (28.879%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           0.633     0.929    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     2.192 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.192    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.100ns  (logic 1.486ns (47.931%)  route 1.614ns (52.069%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=2, routed)           1.614     1.884    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.100 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.100    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.216ns  (logic 1.463ns (45.503%)  route 1.752ns (54.497%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=3, routed)           1.752     2.009    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.216 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.216    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.296ns  (logic 1.500ns (45.512%)  route 1.796ns (54.488%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_led[1][7]_INST_0_i_5/O
                         net (fo=54, routed)          1.136     1.389    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][0]_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.434 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.660     2.094    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.296 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.296    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.475ns  (logic 1.548ns (44.555%)  route 1.926ns (55.445%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_led[1][7]_INST_0_i_5/O
                         net (fo=54, routed)          1.121     1.374    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][0]_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.419 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.805     2.225    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.475 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.475    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.487ns  (logic 1.541ns (44.212%)  route 1.945ns (55.788%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[1][7]_INST_0_i_3/O
                         net (fo=32, routed)          1.100     1.354    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.399 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.845     2.244    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.487 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.487    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.500ns  (logic 1.507ns (43.055%)  route 1.993ns (56.945%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=3, routed)           1.993     2.261    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.500 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.500    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_65
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.461ns  (logic 12.152ns (44.252%)  route 15.309ns (55.748%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.206 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.215    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.528 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/O[3]
                         net (fo=1, routed)           0.489    19.017    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[11]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.306    19.323 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_2/O
                         net (fo=2, routed)           1.769    21.092    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[11]
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124    21.216 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][3]_INST_0_i_6/O
                         net (fo=2, routed)           1.328    22.545    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][3]_INST_0_i_1
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.124    22.669 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.935    23.604    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124    23.728 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.846    24.574    beta_manual/motherboard/memory_unit/instruction_memory/seg/M_seg_dec_char[3]
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124    24.698 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.321    29.019    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    32.598 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.598    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.457ns  (logic 12.472ns (45.423%)  route 14.985ns (54.577%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.314 f  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/O[0]
                         net (fo=1, routed)           0.936    19.250    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[4]
    SLICE_X59Y23         LUT5 (Prop_lut5_I3_O)        0.299    19.549 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5/O
                         net (fo=2, routed)           0.825    20.374    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.498 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_2/O
                         net (fo=1, routed)           0.500    20.998    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[4]
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.124    21.122 f  beta_manual/motherboard/memory_unit/data_memory/io_led[0][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.122    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_1
    SLICE_X61Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    21.367 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.818    22.185    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][2]
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.298    22.483 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.856    23.339    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    23.463 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.242    24.705    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    24.829 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.198    29.027    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    32.595 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.595    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.446ns  (logic 12.473ns (45.444%)  route 14.974ns (54.556%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.314 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/O[0]
                         net (fo=1, routed)           0.936    19.250    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[4]
    SLICE_X59Y23         LUT5 (Prop_lut5_I3_O)        0.299    19.549 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5/O
                         net (fo=2, routed)           0.825    20.374    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.498 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_2/O
                         net (fo=1, routed)           0.500    20.998    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[4]
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.124    21.122 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.122    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_1
    SLICE_X61Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    21.367 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.818    22.185    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][2]
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.298    22.483 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.856    23.339    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    23.463 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.239    24.702    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124    24.826 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.189    29.015    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    32.584 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    32.584    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.117ns  (logic 12.472ns (45.992%)  route 14.645ns (54.008%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.314 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/O[0]
                         net (fo=1, routed)           0.936    19.250    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[4]
    SLICE_X59Y23         LUT5 (Prop_lut5_I3_O)        0.299    19.549 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5/O
                         net (fo=2, routed)           0.825    20.374    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.498 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_2/O
                         net (fo=1, routed)           0.500    20.998    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[4]
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.124    21.122 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.122    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_1
    SLICE_X61Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    21.367 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.818    22.185    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][2]
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.298    22.483 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.856    23.339    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    23.463 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.022    24.485    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124    24.609 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.078    28.687    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    32.254 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.254    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.696ns  (logic 12.468ns (46.704%)  route 14.228ns (53.296%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.314 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/O[0]
                         net (fo=1, routed)           0.936    19.250    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[4]
    SLICE_X59Y23         LUT5 (Prop_lut5_I3_O)        0.299    19.549 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5/O
                         net (fo=2, routed)           0.825    20.374    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.498 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_2/O
                         net (fo=1, routed)           0.500    20.998    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[4]
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.124    21.122 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.122    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_1
    SLICE_X61Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    21.367 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.818    22.185    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][2]
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.298    22.483 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.856    23.339    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    23.463 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.253    24.716    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    24.840 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.429    28.269    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    31.833 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.833    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.611ns  (logic 12.152ns (45.664%)  route 14.459ns (54.336%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.206 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.215    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.528 f  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/O[3]
                         net (fo=1, routed)           0.489    19.017    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[11]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.306    19.323 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_2/O
                         net (fo=2, routed)           1.769    21.092    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[11]
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124    21.216 f  beta_manual/motherboard/memory_unit/data_memory/io_led[1][3]_INST_0_i_6/O
                         net (fo=2, routed)           1.328    22.545    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][3]_INST_0_i_1
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.124    22.669 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.935    23.604    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124    23.728 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.841    24.568    beta_manual/motherboard/memory_unit/instruction_memory/seg/M_seg_dec_char[3]
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124    24.692 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.477    28.170    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    31.748 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    31.748    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.557ns  (logic 12.475ns (46.974%)  route 14.082ns (53.026%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.314 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/O[0]
                         net (fo=1, routed)           0.936    19.250    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[4]
    SLICE_X59Y23         LUT5 (Prop_lut5_I3_O)        0.299    19.549 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5/O
                         net (fo=2, routed)           0.825    20.374    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.498 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_2/O
                         net (fo=1, routed)           0.500    20.998    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[4]
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.124    21.122 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.122    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_1
    SLICE_X61Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    21.367 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.818    22.185    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][2]
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.298    22.483 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.856    23.339    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    23.463 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.117    24.580    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.124    24.704 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.419    28.124    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    31.694 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    31.694    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.182ns  (logic 12.206ns (48.472%)  route 12.976ns (51.528%))
  Logic Levels:           16  (CARRY4=2 DSP48E1=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.314 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/O[0]
                         net (fo=1, routed)           0.936    19.250    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[4]
    SLICE_X59Y23         LUT5 (Prop_lut5_I3_O)        0.299    19.549 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5/O
                         net (fo=2, routed)           0.825    20.374    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_5_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.498 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_2/O
                         net (fo=1, routed)           0.500    20.998    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[4]
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.124    21.122 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.122    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_1
    SLICE_X61Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    21.367 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.959    22.326    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][4]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.298    22.624 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           4.145    26.769    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    30.320 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    30.320    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.104ns  (logic 6.235ns (24.835%)  route 18.870ns (75.165%))
  Logic Levels:           17  (LUT5=3 LUT6=11 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.540     8.953    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     9.077 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_484/O
                         net (fo=1, routed)           0.000     9.077    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_484_n_0
    SLICE_X54Y17         MUXF7 (Prop_muxf7_I1_O)      0.214     9.291 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229/O
                         net (fo=2, routed)           0.000     9.291    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_n_0
    SLICE_X54Y17         MUXF8 (Prop_muxf8_I1_O)      0.088     9.379 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_83/O
                         net (fo=1, routed)           0.578     9.957    beta_manual/motherboard/beta/regfile_system_n_127
    SLICE_X53Y19         LUT5 (Prop_lut5_I2_O)        0.319    10.276 r  beta_manual/motherboard/beta/div0_i_32/O
                         net (fo=61, routed)          1.416    11.692    beta_manual/motherboard/memory_unit/instruction_memory/B[0]
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.816 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][7]_i_30/O
                         net (fo=2, routed)           0.854    12.670    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][7]_i_30_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.794 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_31/O
                         net (fo=3, routed)           1.211    14.005    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_31_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.124    14.129 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_23/O
                         net (fo=9, routed)           0.814    14.943    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_23_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.124    15.067 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_9/O
                         net (fo=8, routed)           0.784    15.851    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_9_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.975 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_6/O
                         net (fo=3, routed)           0.428    16.403    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_6_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.527 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_4/O
                         net (fo=2, routed)           1.359    17.886    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_4_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124    18.010 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_4/O
                         net (fo=2, routed)           1.096    19.106    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_4_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I4_O)        0.124    19.230 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_INST_0_i_6/O
                         net (fo=1, routed)           1.827    21.057    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[0]
    SLICE_X62Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.181 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_INST_0_i_2/O
                         net (fo=2, routed)           0.665    21.846    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][0]_1
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124    21.970 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.726    26.696    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    30.242 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    30.242    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.798ns  (logic 12.293ns (49.573%)  route 12.505ns (50.427%))
  Logic Levels:           16  (CARRY4=2 DSP48E1=2 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=46, routed)          0.988     6.581    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[29]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71/O
                         net (fo=5, routed)           0.584     7.289    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_71_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_491/O
                         net (fo=128, routed)         1.047     8.460    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_229_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.584 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370/O
                         net (fo=1, routed)           0.000     8.584    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_370_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.801 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172/O
                         net (fo=1, routed)           0.828     9.629    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_172_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.928 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_58/O
                         net (fo=5, routed)           0.447    10.375    beta_manual/motherboard/beta/read_data_reg[21][14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.499 r  beta_manual/motherboard/beta/div0_i_18/O
                         net (fo=5, routed)           0.749    11.248    beta_manual/motherboard/beta/alu_system/divider/A[14]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    15.099 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.155    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.673 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.913    17.585    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X53Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.092 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.092    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.426 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/O[1]
                         net (fo=1, routed)           0.874    19.301    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[5]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.303    19.604 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_4/O
                         net (fo=1, routed)           0.291    19.895    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_4_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I1_O)        0.124    20.019 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_2/O
                         net (fo=2, routed)           0.847    20.866    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[5]
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.990 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    20.990    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1
    SLICE_X63Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    21.207 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_2/O
                         net (fo=2, routed)           1.181    22.388    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][5]
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.299    22.687 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           3.700    26.387    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    29.935 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    29.935    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.370ns (77.129%)  route 0.406ns (22.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.592     1.536    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  beta_manual/frequency_divider/D_ctr_q_reg[27]/Q
                         net (fo=4, routed)           0.406     2.083    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.313 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.313    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.376ns (74.595%)  route 0.468ns (25.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.593     1.537    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  beta_manual/frequency_divider/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.468     2.146    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.381 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.381    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.433ns (59.071%)  route 0.993ns (40.929%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.586     1.530    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  beta_manual/motherboard/D_system_output_buffer_q_reg[15]/Q
                         net (fo=2, routed)           0.173     1.844    beta_manual/motherboard/beta/pc_system/Q[15]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.889 r  beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.160     2.049    beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][7]_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.045     2.094 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.660     2.753    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.955 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.955    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.473ns (55.990%)  route 1.158ns (44.010%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.587     1.531    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  beta_manual/motherboard/D_system_output_buffer_q_reg[7]/Q
                         net (fo=2, routed)           0.231     1.903    beta_manual/motherboard/beta/pc_system/Q[7]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.948 r  beta_manual/motherboard/beta/pc_system/io_led[0][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.082     2.030    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][7]_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I4_O)        0.045     2.075 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.845     2.920    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.162 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     4.162    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.481ns (54.718%)  route 1.225ns (45.282%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.585     1.529    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  beta_manual/motherboard/D_system_output_buffer_q_reg[9]/Q
                         net (fo=2, routed)           0.285     1.955    beta_manual/motherboard/beta/pc_system/Q[9]
    SLICE_X61Y30         LUT5 (Prop_lut5_I0_O)        0.045     2.000 r  beta_manual/motherboard/beta/pc_system/io_led[1][1]_INST_0_i_4/O
                         net (fo=1, routed)           0.135     2.135    beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][1]_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.045     2.180 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.805     2.985    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.235 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     4.235    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.490ns (54.091%)  route 1.265ns (45.909%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.587     1.531    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  beta_manual/motherboard/D_system_output_buffer_q_reg[11]/Q
                         net (fo=2, routed)           0.254     1.925    beta_manual/motherboard/beta/pc_system/Q[11]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.970 r  beta_manual/motherboard/beta/pc_system/io_led[1][3]_INST_0_i_4/O
                         net (fo=1, routed)           0.140     2.110    beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][3]_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I4_O)        0.045     2.155 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.871     3.026    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     4.286 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     4.286    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.435ns (51.422%)  route 1.356ns (48.578%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.585     1.529    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  beta_manual/motherboard/D_system_output_buffer_q_reg[14]/Q
                         net (fo=2, routed)           0.065     1.735    beta_manual/motherboard/beta/pc_system/Q[14]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.780 r  beta_manual/motherboard/beta/pc_system/io_led[1][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.196     1.976    beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][6]_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.045     2.021 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           1.094     3.115    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         1.204     4.319 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     4.319    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.479ns (52.881%)  route 1.318ns (47.119%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.586     1.530    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  beta_manual/motherboard/D_system_output_buffer_q_reg[8]/Q
                         net (fo=2, routed)           0.173     1.844    beta_manual/motherboard/beta/pc_system/Q[8]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.889 r  beta_manual/motherboard/beta/pc_system/io_led[1][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.169     2.058    beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][0]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.045     2.103 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.976     3.079    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.327 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     4.327    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.473ns (51.805%)  route 1.370ns (48.195%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.586     1.530    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  beta_manual/motherboard/D_system_output_buffer_q_reg[6]/Q
                         net (fo=2, routed)           0.226     1.897    beta_manual/motherboard/beta/pc_system/Q[6]
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.942 r  beta_manual/motherboard/beta/pc_system/io_led[0][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.293     2.235    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][6]_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.045     2.280 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     3.131    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.373 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     4.373    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 1.504ns (51.410%)  route 1.422ns (48.590%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.586     1.530    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  beta_manual/motherboard/D_system_output_buffer_q_reg[10]/Q
                         net (fo=2, routed)           0.266     1.960    beta_manual/motherboard/beta/pc_system/Q[10]
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.045     2.005 r  beta_manual/motherboard/beta/pc_system/io_led[1][2]_INST_0_i_4/O
                         net (fo=1, routed)           0.189     2.194    beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][2]_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.045     2.239 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.966     3.206    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     4.456 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     4.456    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_65

Max Delay          2058 Endpoints
Min Delay          2058 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.472ns  (logic 2.332ns (17.307%)  route 11.140ns (82.693%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.619     6.649    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_22/O
                         net (fo=32, routed)          1.816     8.589    beta_manual/motherboard/beta/M_control_system_wdsel[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  beta_manual/motherboard/beta/D_registers_q[30][31]_i_11/O
                         net (fo=41, routed)          2.477    11.190    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_20_1
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.314 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_2_comp/O
                         net (fo=1, routed)           1.013    12.328    beta_manual/motherboard/beta/div0__1[13]_repN_alias
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  beta_manual/motherboard/beta/D_registers_q[30][25]_i_1_comp/O
                         net (fo=31, routed)          1.021    13.472    beta_manual/motherboard/beta/regfile_system/regfile/D[25]
    SLICE_X58Y30         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.507     4.912    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][25]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.455ns  (logic 2.332ns (17.330%)  route 11.123ns (82.670%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.619     6.649    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_22/O
                         net (fo=32, routed)          1.816     8.589    beta_manual/motherboard/beta/M_control_system_wdsel[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  beta_manual/motherboard/beta/D_registers_q[30][31]_i_11/O
                         net (fo=41, routed)          2.477    11.190    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_20_1
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.314 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_2_comp/O
                         net (fo=1, routed)           1.013    12.328    beta_manual/motherboard/beta/div0__1[13]_repN_alias
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  beta_manual/motherboard/beta/D_registers_q[30][25]_i_1_comp/O
                         net (fo=31, routed)          1.003    13.455    beta_manual/motherboard/beta/regfile_system/regfile/D[25]
    SLICE_X54Y21         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.440     4.845    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][25]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.420ns  (logic 2.332ns (17.375%)  route 11.088ns (82.625%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.619     6.649    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_22/O
                         net (fo=32, routed)          1.816     8.589    beta_manual/motherboard/beta/M_control_system_wdsel[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  beta_manual/motherboard/beta/D_registers_q[30][31]_i_11/O
                         net (fo=41, routed)          2.477    11.190    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_20_1
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.314 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_2_comp/O
                         net (fo=1, routed)           1.013    12.328    beta_manual/motherboard/beta/div0__1[13]_repN_alias
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  beta_manual/motherboard/beta/D_registers_q[30][25]_i_1_comp/O
                         net (fo=31, routed)          0.969    13.420    beta_manual/motherboard/beta/regfile_system/regfile/D[25]
    SLICE_X58Y23         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.503     4.908    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][25]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.401ns  (logic 2.332ns (17.399%)  route 11.070ns (82.601%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.619     6.649    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_22/O
                         net (fo=32, routed)          1.816     8.589    beta_manual/motherboard/beta/M_control_system_wdsel[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  beta_manual/motherboard/beta/D_registers_q[30][31]_i_11/O
                         net (fo=41, routed)          2.477    11.190    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_20_1
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.314 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_2_comp/O
                         net (fo=1, routed)           1.013    12.328    beta_manual/motherboard/beta/div0__1[13]_repN_alias
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  beta_manual/motherboard/beta/D_registers_q[30][25]_i_1_comp/O
                         net (fo=31, routed)          0.950    13.401    beta_manual/motherboard/beta/regfile_system/regfile/D[25]
    SLICE_X58Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.504     4.909    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15][25]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.379ns  (logic 2.332ns (17.428%)  route 11.047ns (82.572%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.619     6.649    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_22/O
                         net (fo=32, routed)          1.816     8.589    beta_manual/motherboard/beta/M_control_system_wdsel[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  beta_manual/motherboard/beta/D_registers_q[30][31]_i_11/O
                         net (fo=41, routed)          2.477    11.190    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_20_1
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.314 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_2_comp/O
                         net (fo=1, routed)           1.013    12.328    beta_manual/motherboard/beta/div0__1[13]_repN_alias
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  beta_manual/motherboard/beta/D_registers_q[30][25]_i_1_comp/O
                         net (fo=31, routed)          0.927    13.379    beta_manual/motherboard/beta/regfile_system/regfile/D[25]
    SLICE_X56Y32         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.445     4.850    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][25]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.372ns  (logic 2.332ns (17.437%)  route 11.040ns (82.563%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.619     6.649    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_22/O
                         net (fo=32, routed)          1.816     8.589    beta_manual/motherboard/beta/M_control_system_wdsel[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  beta_manual/motherboard/beta/D_registers_q[30][31]_i_11/O
                         net (fo=41, routed)          2.477    11.190    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_20_1
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.314 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_2_comp/O
                         net (fo=1, routed)           1.013    12.328    beta_manual/motherboard/beta/div0__1[13]_repN_alias
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  beta_manual/motherboard/beta/D_registers_q[30][25]_i_1_comp/O
                         net (fo=31, routed)          0.921    13.372    beta_manual/motherboard/beta/regfile_system/regfile/D[25]
    SLICE_X58Y24         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.501     4.906    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][25]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.357ns  (logic 2.332ns (17.457%)  route 11.025ns (82.543%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.619     6.649    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_22/O
                         net (fo=32, routed)          1.816     8.589    beta_manual/motherboard/beta/M_control_system_wdsel[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  beta_manual/motherboard/beta/D_registers_q[30][31]_i_11/O
                         net (fo=41, routed)          2.477    11.190    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_20_1
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.314 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_2_comp/O
                         net (fo=1, routed)           1.013    12.328    beta_manual/motherboard/beta/div0__1[13]_repN_alias
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  beta_manual/motherboard/beta/D_registers_q[30][25]_i_1_comp/O
                         net (fo=31, routed)          0.905    13.357    beta_manual/motherboard/beta/regfile_system/regfile/D[25]
    SLICE_X62Y26         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.504     4.909    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][25]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.355ns  (logic 2.332ns (17.459%)  route 11.023ns (82.541%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.619     6.649    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_22/O
                         net (fo=32, routed)          1.816     8.589    beta_manual/motherboard/beta/M_control_system_wdsel[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  beta_manual/motherboard/beta/D_registers_q[30][31]_i_11/O
                         net (fo=41, routed)          2.477    11.190    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_20_1
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.314 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_2_comp/O
                         net (fo=1, routed)           1.013    12.328    beta_manual/motherboard/beta/div0__1[13]_repN_alias
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  beta_manual/motherboard/beta/D_registers_q[30][25]_i_1_comp/O
                         net (fo=31, routed)          0.903    13.355    beta_manual/motherboard/beta/regfile_system/regfile/D[25]
    SLICE_X58Y25         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.501     4.906    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25][25]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.341ns  (logic 2.332ns (17.477%)  route 11.009ns (82.523%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.619     6.649    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_22/O
                         net (fo=32, routed)          1.816     8.589    beta_manual/motherboard/beta/M_control_system_wdsel[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  beta_manual/motherboard/beta/D_registers_q[30][31]_i_11/O
                         net (fo=41, routed)          2.477    11.190    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_20_1
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.314 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_2_comp/O
                         net (fo=1, routed)           1.013    12.328    beta_manual/motherboard/beta/div0__1[13]_repN_alias
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  beta_manual/motherboard/beta/D_registers_q[30][25]_i_1_comp/O
                         net (fo=31, routed)          0.890    13.341    beta_manual/motherboard/beta/regfile_system/regfile/D[25]
    SLICE_X57Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.439     4.844    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17][25]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.325ns  (logic 2.332ns (17.499%)  route 10.993ns (82.501%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.550     3.013    beta_manual/slowclock_edge/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     3.137 r  beta_manual/slowclock_edge/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.452     3.589    beta_manual/frequency_divider/D_pc_q_reg[30]
    SLICE_X60Y49         LUT5 (Prop_lut5_I2_O)        0.124     3.713 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           1.192     4.906    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.030 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.619     6.649    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_30
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_22/O
                         net (fo=32, routed)          1.816     8.589    beta_manual/motherboard/beta/M_control_system_wdsel[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  beta_manual/motherboard/beta/D_registers_q[30][31]_i_11/O
                         net (fo=41, routed)          2.477    11.190    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_20_1
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.314 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_2_comp/O
                         net (fo=1, routed)           1.013    12.328    beta_manual/motherboard/beta/div0__1[13]_repN_alias
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  beta_manual/motherboard/beta/D_registers_q[30][25]_i_1_comp/O
                         net (fo=31, routed)          0.873    13.325    beta_manual/motherboard/beta/regfile_system/regfile/D[25]
    SLICE_X54Y23         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.437     4.842    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_1931375840[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.257ns (21.631%)  route 0.930ns (78.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=3, routed)           0.930     1.187    beta_manual/forLoop_idx_0_1931375840[1].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X55Y54         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.834     2.024    beta_manual/forLoop_idx_0_1931375840[1].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.260ns (21.182%)  route 0.967ns (78.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=3, routed)           0.967     1.227    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X52Y52         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.835     2.025    beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.311ns (20.780%)  route 1.185ns (79.220%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.541     0.762    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.045     0.807 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.644     1.450    beta_manual/motherboard/M_motherboard_slowclk
    SLICE_X55Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.495 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.495    beta_manual/motherboard/FSM_sequential_D_motherboard_q[1]_i_1_n_0
    SLICE_X55Y35         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.832     2.022    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_1931375840[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.268ns (17.483%)  route 1.267ns (82.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=3, routed)           1.267     1.535    beta_manual/forLoop_idx_0_1931375840[2].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X52Y52         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.835     2.025    beta_manual/forLoop_idx_0_1931375840[2].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  beta_manual/forLoop_idx_0_1931375840[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.311ns (20.185%)  route 1.229ns (79.815%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.541     0.762    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.045     0.807 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.688     1.494    beta_manual/motherboard/M_motherboard_slowclk
    SLICE_X52Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.539 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.539    beta_manual/motherboard/FSM_sequential_D_motherboard_q[0]_i_1_n_0
    SLICE_X52Y37         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.833     2.023    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.356ns (22.063%)  route 1.257ns (77.937%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.541     0.762    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.045     0.807 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.481     1.288    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.333 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           0.234     1.567    beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg_0
    SLICE_X63Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.612 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1/O
                         net (fo=1, routed)           0.000     1.612    beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1_n_0
    SLICE_X63Y31         FDRE                                         r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.857     2.047    beta_manual/motherboard/beta/control_system/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.311ns (17.731%)  route 1.442ns (82.269%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.541     0.762    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.045     0.807 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.733     1.539    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.045     1.584 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=29, routed)          0.168     1.752    beta_manual/motherboard/beta/pc_system/p_0_in[0]
    SLICE_X52Y33         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.830     2.020    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[28]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.311ns (17.731%)  route 1.442ns (82.269%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.541     0.762    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.045     0.807 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.733     1.539    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.045     1.584 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=29, routed)          0.168     1.752    beta_manual/motherboard/beta/pc_system/p_0_in[0]
    SLICE_X52Y33         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.830     2.020    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[29]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            beta_manual/next_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.296ns (16.792%)  route 1.469ns (83.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           1.469     1.765    beta_manual/next_button_conditioner/sync/led_OBUF[0]
    SLICE_X56Y38         FDRE                                         r  beta_manual/next_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.835     2.025    beta_manual/next_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X56Y38         FDRE                                         r  beta_manual/next_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.356ns (19.540%)  route 1.465ns (80.460%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.541     0.762    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.045     0.807 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.701     1.507    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X53Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.552 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[31]_i_2/O
                         net (fo=1, routed)           0.223     1.775    beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[31]_i_2_n_0
    SLICE_X49Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[31]_i_1/O
                         net (fo=1, routed)           0.000     1.820    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]_1
    SLICE_X49Y33         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.829     2.019    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]/C





