m255
K4
z2
!s11f vlog 2022.4 2022.10, Oct 18 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/azafeer/Desktop/test/FIFO
vADDMACC_MACRO
Z1 !s110 1705690690
!i10b 1
!s100 DZzc8[[hG][XPTT_?KXTQ2
IJcbh0l5W5MII?[d4g>93?3
R0
Z2 w1697210498
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/ADDMACC_MACRO.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/ADDMACC_MACRO.v
!i122 0
L0 23 260
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2022.4;75
r1
!s85 0
31
Z5 !s108 1705690690.000000
!s107 /cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/MACC_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/ADDSUB_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/MULT_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/ADDMACC_MACRO.v|
Z6 !s90 -64|-work|unimacro_ver|-f|/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unimacro_ver/.cxl.ver.unimacro.unimacro_ver.cmf|
!i113 0
Z7 o-64 -work unimacro_ver -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 tCvgOpt 0
n@a@d@d@m@a@c@c_@m@a@c@r@o
vADDSUB_MACRO
R1
!i10b 1
!s100 RXk0U>V26TH=Ged^W?del2
I0e:U@jnknG1zc_JkY=U821
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/ADDSUB_MACRO.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/ADDSUB_MACRO.v
!i122 0
L0 24 278
R3
R4
r1
!s85 0
31
R5
Z9 !s107 /cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/MACC_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/ADDSUB_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/MULT_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/ADDMACC_MACRO.v|
R6
!i113 0
R7
R8
n@a@d@d@s@u@b_@m@a@c@r@o
vBRAM_SDP_MACRO
R1
!i10b 1
!s100 k7FhfNfE2zZbhJKed8;d63
IYBi`G^mj59K9igE^DhM^V0
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v
!i122 0
L0 34 2732
R3
R4
r1
!s85 0
31
R5
R9
R6
!i113 0
R7
R8
n@b@r@a@m_@s@d@p_@m@a@c@r@o
vBRAM_SINGLE_MACRO
R1
!i10b 1
!s100 VON;=m:kV<Lm4KTY>cGmD3
I:A5jec@;9U_KeEG@1:UAE2
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v
!i122 0
L0 30 2369
R3
R4
r1
!s85 0
31
R5
R9
R6
!i113 0
R7
R8
n@b@r@a@m_@s@i@n@g@l@e_@m@a@c@r@o
vBRAM_TDP_MACRO
R1
!i10b 1
!s100 7`H`h7ecG[UgiSk<JD9mG1
I`MKGUTo=;Zz`G<PA>BV=M0
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v
!i122 0
L0 30 1919
R3
R4
r1
!s85 0
31
R5
R9
R6
!i113 0
R7
R8
n@b@r@a@m_@t@d@p_@m@a@c@r@o
vCOUNTER_LOAD_MACRO
R1
!i10b 1
!s100 [ULoen;3TLj0^`f6`3oZ>0
IM701keO`j4Daldc98CD_G3
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.v
!i122 0
L0 23 214
R3
R4
r1
!s85 0
31
R5
R9
R6
!i113 0
R7
R8
n@c@o@u@n@t@e@r_@l@o@a@d_@m@a@c@r@o
vCOUNTER_TC_MACRO
R1
!i10b 1
!s100 fPfA8F8cLZa5?a7]LHBi;3
I^zI<<?dlMN_0cggEBjg1e2
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.v
!i122 0
L0 24 186
R3
R4
r1
!s85 0
31
R5
R9
R6
!i113 0
R7
R8
n@c@o@u@n@t@e@r_@t@c_@m@a@c@r@o
vEQ_COMPARE_MACRO
R1
!i10b 1
!s100 j==45FKH9?@ZBeEDmeJV81
Il;J6Mz:4Na][G2;S8fA7K1
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.v
!i122 0
L0 23 236
R3
R4
r1
!s85 0
31
R5
R9
R6
!i113 0
R7
R8
n@e@q_@c@o@m@p@a@r@e_@m@a@c@r@o
vFIFO_DUALCLOCK_MACRO
R1
!i10b 1
!s100 KQzTM;g6X]<Ik:eb;VbUJ0
Iz`5JCMzAZgUg2S;LYmo9>1
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v
!i122 0
L0 25 440
R3
R4
r1
!s85 0
31
R5
R9
R6
!i113 0
R7
R8
n@f@i@f@o_@d@u@a@l@c@l@o@c@k_@m@a@c@r@o
vFIFO_SYNC_MACRO
R1
!i10b 1
!s100 P4JQ_d=>QC[KLiF@3fIXV2
IbSzd:B<51=54@6QUVMJT:1
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v
!i122 0
L0 25 441
R3
R4
r1
!s85 0
31
R5
R9
R6
!i113 0
R7
R8
n@f@i@f@o_@s@y@n@c_@m@a@c@r@o
vMACC_MACRO
R1
!i10b 1
!s100 >m[4TW^g@Nak6DnEmZ`071
IaJM0kO]1RYYIgW3Q]4DaN2
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/MACC_MACRO.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/MACC_MACRO.v
!i122 0
L0 23 391
R3
R4
r1
!s85 0
31
R5
R9
R6
!i113 0
R7
R8
n@m@a@c@c_@m@a@c@r@o
vMULT_MACRO
R1
!i10b 1
!s100 JI^on3`8kbba;ZfOh`<Nb3
IMW9aC8KBJ[jW9PJ423^YE3
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/MULT_MACRO.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unimacro/MULT_MACRO.v
!i122 0
L0 24 392
R3
R4
r1
!s85 0
31
R5
R9
R6
!i113 0
R7
R8
n@m@u@l@t_@m@a@c@r@o
