#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 13 23:00:12 2022
# Process ID: 15320
# Current directory: H:/Xilinx2019.1/lly/HDMI_colorRGB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2892 H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.xpr
# Log file: H:/Xilinx2019.1/lly/HDMI_colorRGB/vivado.log
# Journal file: H:/Xilinx2019.1/lly/HDMI_colorRGB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LLYţ/Desktop/FPGAstudy/HDMI/rgb2dvi/rgb2dvi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 954.531 ; gain = 60.312
update_compile_order -fileset sources_1
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <clk_wiz_0> from BD file <H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 954.531 ; gain = 0.000
launch_runs synth_1 -jobs 4
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /clk_wiz_0/clk_in1(50000000) and /clk_100MHz(100000000)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
set_property -dict [list CONFIG.FREQ_HZ {50000000}] [get_bd_ports clk_100MHz]
save_bd_design
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
launch_runs synth_1 -jobs 4
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.v
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/sim/clk_wiz_0.v
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hdl/clk_wiz_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hw_handoff/clk_wiz_0.hwh
Generated Block Design Tcl file H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hw_handoff/clk_wiz_0_bd.tcl
Generated Hardware Definition File H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.hwdef
[Sat Aug 13 23:01:56 2022] Launched clk_wiz_0_clk_wiz_0_0_synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.runs/clk_wiz_0_clk_wiz_0_0_synth_1/runme.log
[Sat Aug 13 23:01:56 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1125.855 ; gain = 98.918
set_property name clk_50MHz [get_bd_ports clk_100MHz]
save_bd_design
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.v
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/sim/clk_wiz_0.v
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hdl/clk_wiz_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hw_handoff/clk_wiz_0.hwh
Generated Block Design Tcl file H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hw_handoff/clk_wiz_0_bd.tcl
Generated Hardware Definition File H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.hwdef
[Sat Aug 13 23:04:26 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.runs/synth_1/runme.log
set_property -dict [list CONFIG.CLK_DOMAIN {clk_wiz_0_clk_50MHz}] [get_bd_ports clk_50MHz]
save_bd_design
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.v
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/sim/clk_wiz_0.v
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hdl/clk_wiz_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hw_handoff/clk_wiz_0.hwh
Generated Block Design Tcl file H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hw_handoff/clk_wiz_0_bd.tcl
Generated Hardware Definition File H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.hwdef
[Sat Aug 13 23:07:47 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.runs/synth_1/runme.log
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
delete_bd_objs [get_bd_nets clk_50MHz_1] [get_bd_ports clk_50MHz]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
save_bd_design
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.v
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/sim/clk_wiz_0.v
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hdl/clk_wiz_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hw_handoff/clk_wiz_0.hwh
Generated Block Design Tcl file H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hw_handoff/clk_wiz_0_bd.tcl
Generated Hardware Definition File H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.hwdef
[Sat Aug 13 23:11:18 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.runs/synth_1/runme.log
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
open_example_project -force -dir H:/Xilinx2019.1/lly [get_ips  clk_wiz_0_clk_wiz_0_0]

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source h:/Xilinx2019.1/lly/HDMI_colorRGB/.Xil/clk_wiz_0/tmpEx.tcl
# create_project -name tmp_clk_wiz_0 -force
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 357.516 ; gain = 48.633
# set_property part xc7z010clg400-1 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set_property coreContainer.enable false [current_project]
# puts "INFO: \[open_example_project\] Loading IP Catalog..."
INFO: [open_example_project] Loading IP Catalog...
# set_property ip_repo_paths [list c:/Users/LLYţ/Desktop/FPGAstudy/HDMI/rgb2dvi/rgb2dvi] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LLYţ/Desktop/FPGAstudy/HDMI/rgb2dvi/rgb2dvi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
# import_ip -files h:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/ip/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0.xci -name clk_wiz_0
WARNING: [IP_Flow 19-987] IP name has changed from 'clk_wiz_0_clk_wiz_0_0' to 'clk_wiz_0' during import. Existing outputs will not be imported.
WARNING: [IP_Flow 19-3197] Could not import any simulation or synthesis outputs for IP 'clk_wiz_0'
# generate_target open_example [get_ips clk_wiz_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'clk_wiz_0'...
# close_project
# exit 0
INFO: [Common 17-206] Exiting Vivado at Sat Aug 13 23:25:35 2022...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_example_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1550.660 ; gain = 0.000
INFO: [Common 17-344] 'open_example_project' was cancelled
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See H:/Xilinx2019.1/lly/HDMI_colorRGB/vivado_pid15320.debug)
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
export_ip_user_files -of_objects  [get_files H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd] -no_script -reset -force -quiet
remove_files  H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd
file delete -force H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
ERROR: [BD 41-1296] Cannot read block design file <H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd>, check for the correct location of the file.
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
create_bd_design "clk_wiz_0"
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
update_compile_order -fileset sources_1
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {371.25} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {59.375} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {462.435} CONFIG.CLKOUT1_PHASE_ERROR {610.813} CONFIG.CLKOUT2_JITTER {372.733} CONFIG.CLKOUT2_PHASE_ERROR {610.813}] [get_bd_cells clk_wiz_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/reset]
endgroup
save_bd_design
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/locked]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out2]
endgroup
startgroup
create_bd_port -dir I -from 0 -to 0 -type clk clk_in2
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk_in2]
endgroup
delete_bd_objs [get_bd_nets clk_in1_0_1] [get_bd_ports clk_in1_0]
delete_bd_objs [get_bd_ports clk_in2]
startgroup
create_bd_port -dir I -from 0 -to 0 -type clk clk_in1
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk_in1]
endgroup
set_property location {-29 -145} [get_bd_ports clk_in1]
connect_bd_net [get_bd_ports clk_in1] [get_bd_pins clk_wiz_0/clk_in1]
save_bd_design
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.v
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/sim/clk_wiz_0.v
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hdl/clk_wiz_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hw_handoff/clk_wiz_0.hwh
Generated Block Design Tcl file H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hw_handoff/clk_wiz_0_bd.tcl
Generated Hardware Definition File H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0_clk_wiz_0_0, cache-ID = 98544b88d8da8c9f; cache size = 0.063 MB.
[Sat Aug 13 23:35:06 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.runs/synth_1/runme.log
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
set_property name clk_out1 [get_bd_ports clk_out1_0]
set_property name locked [get_bd_ports locked_0]
set_property name clk_out2 [get_bd_ports clk_out2_0]
set_property name reset [get_bd_ports reset_0]
save_bd_design
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.v
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/sim/clk_wiz_0.v
VHDL Output written to : H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hdl/clk_wiz_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hw_handoff/clk_wiz_0.hwh
Generated Block Design Tcl file H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/hw_handoff/clk_wiz_0_bd.tcl
Generated Hardware Definition File H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.hwdef
[Sat Aug 13 23:38:30 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 13 23:39:50 2022...
