Altera. NIOS II Processors. Online: http://www.altera.com/products/ip/processors/nios2/ni2-index.html.
K. Atasu , C. Ozturan , G. Dundar , O. Mencer , W. Luk, CHIPS: Custom Hardware Instruction Processor Synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.3, p.528-541, March 2008[doi>10.1109/TCAD.2008.915536]
Francisco Barat , Rudy Lauwereins , Geert Deconinck, Reconfigurable Instruction Set Processors from a Hardware/Software Perspective, IEEE Transactions on Software Engineering, v.28 n.9, p.847-862, September 2002[doi>10.1109/TSE.2002.1033225]
S. Bilavarn , G. Gogniat , J. -L. Philippe , L. Bossuet, Design Space Pruning Through Early Estimations of Area/Delay Tradeoffs for FPGA Implementations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.10, p.1950-1968, October 2006[doi>10.1109/TCAD.2005.862742]
Per Bjuréus , Mikael Millberg , Axel Jantsch, FPGA resource and timing estimation from Matlab execution traces, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774797]
Paolo Bonzini , Laura Pozzi, Recurrence-aware instruction set selection for extensible embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1259-1267, October 2008[doi>10.1109/TVLSI.2008.2001863]
Carlo Brandolese , William Fornaciari , Fabio Salice, An area estimation methodology for FPGA based designs at systemc-level, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996606]
D. Chen , J. Cong, DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.752-759, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382677]
Nathan Clark , Hongtao Zhong , Scott Mahlke, Processor Acceleration Through Automated Instruction Set Customization, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.129, December 03-05, 2003
Nathan T. Clark , Hongtao Zhong , Scott A. Mahlke, Automated Custom Instruction Generation for Domain-Specific Processor Acceleration, IEEE Transactions on Computers, v.54 n.10, p.1258-1270, October 2005[doi>10.1109/TC.2005.156]
Jason Cong , Yiping Fan , Guoling Han , Zhiru Zhang, Application-specific instruction generation for configurable processor architectures, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968307]
Jason Cong , Guoling Han , Zhiru Zhang, Architecture and compiler optimizations for data bandwidth improvement in configurable processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.9, p.986-997, September 2006[doi>10.1109/TVLSI.2006.884050]
EEMBC. The Embedded Microprocessor Benchmark Consortium. http://www.eembc.org/home.php.
EXPRESS. ExPRESS benchmarks. http://express.ece.ucsb.edu/benchmark/.
Carlo Galuzzi , Elena Moscu Panainte , Yana Yankova , Koen Bertels , Stamatis Vassiliadis, Automatic selection of application-specific instruction-set extensions, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176293]
Yuanqing Guo , Gerard J.M. Smit , Hajo Broersma , Paul M. Heysters, A graph covering algorithm for a coarse grain reconfigurable system, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780760]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Magnús Halldórsson , Jaikumar Radhakrishnan, Greed is good: approximating independent sets in sparse and bounded-degree graphs, Proceedings of the twenty-sixth annual ACM symposium on Theory of computing, p.439-448, May 23-25, 1994, Montreal, Quebec, Canada[doi>10.1145/195058.195221]
Joey Y. Lin , Deming Chen , Jason Cong, Optimal simultaneous mapping and clustering for FPGA delay optimization, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147035]
R. Kastner , A. Kaplan , S. Ogrenci Memik , E. Bozorgzadeh, Instruction generation for hybrid reconfigurable systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.4, p.605-627, October 2002[doi>10.1145/605440.605446]
Dhananjay Kulkarni , Walid A. Najjar , Robert Rinker , Fadi J. Kurdahi, Compile-time area estimation for LUT-based FPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.104-122, January 2006[doi>10.1145/1124713.1124721]
Siew-Kei Lam , Thambipillai Srikanthan, Rapid design of area-efficient custom instructions for reconfigurable embedded processing, Journal of Systems Architecture: the EUROMICRO Journal, v.55 n.1, p.1-14, January, 2009[doi>10.1016/j.sysarc.2008.06.003]
S. K. Lam, B. N. Krishnan, and T. Srikanthan. 2006a. Efficient management of custom instructions for run-time reconfigurable instruction set processors. In Proceedings of the IEEE International Conference on Field Programmable Technology. 261--264.
Siew-Kei Lam , Mohammed Shoaib , Thambipillai Srikanthan, Modeling Arbitrator Delay-Area Dependencies in Customizable Instruction Set Processors, Proceedings of the Third IEEE International Workshop on Electronic Design, Test and Applications, p.237-242, January 17-19, 2006[doi>10.1109/DELTA.2006.69]
Siew Kei Lam , Thambipillai Srikanthan , Christopher T. Clarke, Architecture-Aware Technique for Mapping Area-Time Efficient Custom Instructions onto FPGAs, IEEE Transactions on Computers, v.60 n.5, p.680-692, May 2011[doi>10.1109/TC.2010.237]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Jong-eun Lee , Kiyoung Choi , Nikil Dutt, Efficient instruction encoding for automatic instruction set design of configurable ASIPs, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.649-654, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774668]
Tao Li , Wu Jigang , Siew-Kei Lam , Thambipillai Srikanthan , Xicheng Lu, Selecting profitable custom instructions for reconfigurable processors, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.8, p.340-351, August, 2010[doi>10.1016/j.sysarc.2010.04.004]
S. Mahlke , R. Ravindran , M. Schlansker , R. Schreiber , T. Sherwood, Bitwidth cognizant architecture synthesis of custom hardware accelerators, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.11, p.1355-1371, November 2006[doi>10.1109/43.959864]
D. Mattson and M. Christensson. 2004. Evaluation of synthesizable CPU cores, M.S. thesis, Chalmers University of Technology, Gothenburg, Sweden.
A. Nayak , M. Haldar , A. Choudhary , P. Banerjee, Accurate Area and Delay Estimators for FPGAs, Proceedings of the conference on Design, automation and test in Europe, p.862, March 04-08, 2002
D. Pisinger. 1994. A minimal algorithm for the multiple choice knapsack problem. Tech. Rep. 94-25, DIKU, University of Copenhagen, Denmark.
L. Pozzi , K. Atasu , P. Ienne, Exact and approximate algorithms for the extension of embedded processor instruction sets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1209-1229, July 2006[doi>10.1109/TCAD.2005.855950]
S. Rixner, W. J. Dally, B. Khailany, P. Mattson, U. J. Kapasi, and J.D. Owens. 2000. Register organization for media processing. In Proceedings of the 6th International Symposium on High-Performance Computer Architecture. 375--386.
Mazen A. R. Saghir , Mohamad El-Majzoub , Patrick Akl, Customizing the datapath and ISA of soft VLIW processors, Proceedings of the 2nd international conference on High performance embedded architectures and compilers, January 28-30, 2007, Ghent, Belgium
Stretch. S6000 Family software configurable processors. Online: http://www.stretchinc.com/products/s6000.php.
Fei Sun , S. Ravi , A. Raghunathan , N. K. Jha, Custom-instruction synthesis for extensible-processor platforms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.2, p.216-228, November 2006[doi>10.1109/TCAD.2003.822133]
Fei Sun , S. Ravi , A. Raghunathan , N. K. Jha, A Synthesis Methodology for Hybrid Custom Instruction and Coprocessor Generation for Extensible Processors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.11, p.2035-2045, November 2007[doi>10.1109/TCAD.2007.906457]
Trimaran. An Infrastructure for Research in Instruction-Level Parallelism, Online: http://www.trimaran.org.
Xilinx. 2007. Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet. DS083 (Version 4.7).
Xilinx. 2008. Virtex-4 FPGA User Guide. User Guide UG070 (Version 2.6).
Xilinx. 2012. 7 Series DSP48E1 Slice User Guide. User Guide UG479 (Version 1.3).
A. Yazdanbakhsh, M. E. Salehi, S. Safari, and S. M. Fakhraie. 2010. Locality considerations in exploring custom instruction selection algorithms. In Proceedings of the 2nd Asia Symposium on Quality Electronic Design. 157--162.
Pan Yu , Tulika Mitra, Characterizing embedded applications for instruction-set extensible processors, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996764]
