Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 30 23:57:48 2024
| Host         : DESKTOP-VTDBCS3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file keyboard_UART_interface_timing_summary_routed.rpt -pb keyboard_UART_interface_timing_summary_routed.pb -rpx keyboard_UART_interface_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard_UART_interface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.370        0.000                      0                  207        0.166        0.000                      0                  207        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.370        0.000                      0                  207        0.166        0.000                      0                  207        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.828ns (15.197%)  route 4.620ns (84.803%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.639     5.160    kb_code_unit/fifo_key_unit/CLK
    SLICE_X3Y49          FDCE                                         r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.276     6.892    kb_code_unit/fifo_key_unit/r_ptr_reg[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124     7.016 r  kb_code_unit/fifo_key_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.498     8.514    kb_code_unit/fifo_key_unit/g0_b0_i_2_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.124     8.638 r  kb_code_unit/fifo_key_unit/g0_b1/O
                         net (fo=1, routed)           0.573     9.211    kb_code_unit/fifo_key_unit/g0_b1_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     9.335 r  kb_code_unit/fifo_key_unit/array_reg[0][1]_i_1/O
                         net (fo=4, routed)           1.274    10.609    uart_unit/fifo_tx_unit/array_reg_reg[3][6]_0[1]
    SLICE_X5Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    uart_unit/fifo_tx_unit/CLK
    SLICE_X5Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[0][1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y49          FDCE (Setup_fdce_C_D)       -0.105    14.979    uart_unit/fifo_tx_unit/array_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.828ns (15.699%)  route 4.446ns (84.301%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.639     5.160    kb_code_unit/fifo_key_unit/CLK
    SLICE_X3Y49          FDCE                                         r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.276     6.892    kb_code_unit/fifo_key_unit/r_ptr_reg[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124     7.016 r  kb_code_unit/fifo_key_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.498     8.514    kb_code_unit/fifo_key_unit/g0_b0_i_2_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.124     8.638 r  kb_code_unit/fifo_key_unit/g0_b1/O
                         net (fo=1, routed)           0.573     9.211    kb_code_unit/fifo_key_unit/g0_b1_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     9.335 r  kb_code_unit/fifo_key_unit/array_reg[0][1]_i_1/O
                         net (fo=4, routed)           1.099    10.434    uart_unit/fifo_tx_unit/array_reg_reg[3][6]_0[1]
    SLICE_X5Y47          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    uart_unit/fifo_tx_unit/CLK
    SLICE_X5Y47          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[2][1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y47          FDCE (Setup_fdce_C_D)       -0.105    14.979    uart_unit/fifo_tx_unit/array_reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.828ns (16.626%)  route 4.152ns (83.374%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.639     5.160    kb_code_unit/fifo_key_unit/CLK
    SLICE_X3Y49          FDCE                                         r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.276     6.892    kb_code_unit/fifo_key_unit/r_ptr_reg[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124     7.016 r  kb_code_unit/fifo_key_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.585     8.601    kb_code_unit/fifo_key_unit/g0_b0_i_2_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     8.725 r  kb_code_unit/fifo_key_unit/g0_b2/O
                         net (fo=1, routed)           0.632     9.358    kb_code_unit/fifo_key_unit/g0_b2_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     9.482 r  kb_code_unit/fifo_key_unit/array_reg[0][2]_i_1/O
                         net (fo=4, routed)           0.659    10.140    uart_unit/fifo_tx_unit/array_reg_reg[3][6]_0[2]
    SLICE_X5Y47          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    uart_unit/fifo_tx_unit/CLK
    SLICE_X5Y47          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[2][2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y47          FDCE (Setup_fdce_C_D)       -0.108    14.976    uart_unit/fifo_tx_unit/array_reg_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.828ns (16.725%)  route 4.123ns (83.275%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.639     5.160    kb_code_unit/fifo_key_unit/CLK
    SLICE_X3Y49          FDCE                                         r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.276     6.892    kb_code_unit/fifo_key_unit/r_ptr_reg[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124     7.016 r  kb_code_unit/fifo_key_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.498     8.514    kb_code_unit/fifo_key_unit/g0_b0_i_2_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.124     8.638 r  kb_code_unit/fifo_key_unit/g0_b1/O
                         net (fo=1, routed)           0.573     9.211    kb_code_unit/fifo_key_unit/g0_b1_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     9.335 r  kb_code_unit/fifo_key_unit/array_reg[0][1]_i_1/O
                         net (fo=4, routed)           0.776    10.111    uart_unit/fifo_tx_unit/array_reg_reg[3][6]_0[1]
    SLICE_X4Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    uart_unit/fifo_tx_unit/CLK
    SLICE_X4Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[1][1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y49          FDCE (Setup_fdce_C_D)       -0.093    14.991    uart_unit/fifo_tx_unit/array_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 0.828ns (16.694%)  route 4.132ns (83.306%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.639     5.160    kb_code_unit/fifo_key_unit/CLK
    SLICE_X3Y49          FDCE                                         r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.276     6.892    kb_code_unit/fifo_key_unit/r_ptr_reg[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124     7.016 r  kb_code_unit/fifo_key_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.585     8.601    kb_code_unit/fifo_key_unit/g0_b0_i_2_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     8.725 r  kb_code_unit/fifo_key_unit/g0_b2/O
                         net (fo=1, routed)           0.632     9.358    kb_code_unit/fifo_key_unit/g0_b2_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     9.482 r  kb_code_unit/fifo_key_unit/array_reg[0][2]_i_1/O
                         net (fo=4, routed)           0.639    10.120    uart_unit/fifo_tx_unit/array_reg_reg[3][6]_0[2]
    SLICE_X5Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    uart_unit/fifo_tx_unit/CLK
    SLICE_X5Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[0][2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y49          FDCE (Setup_fdce_C_D)       -0.081    15.003    uart_unit/fifo_tx_unit/array_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.828ns (16.802%)  route 4.100ns (83.198%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.639     5.160    kb_code_unit/fifo_key_unit/CLK
    SLICE_X3Y49          FDCE                                         r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.276     6.892    kb_code_unit/fifo_key_unit/r_ptr_reg[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124     7.016 r  kb_code_unit/fifo_key_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.585     8.601    kb_code_unit/fifo_key_unit/g0_b0_i_2_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     8.725 r  kb_code_unit/fifo_key_unit/g0_b2/O
                         net (fo=1, routed)           0.632     9.358    kb_code_unit/fifo_key_unit/g0_b2_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     9.482 r  kb_code_unit/fifo_key_unit/array_reg[0][2]_i_1/O
                         net (fo=4, routed)           0.607    10.088    uart_unit/fifo_tx_unit/array_reg_reg[3][6]_0[2]
    SLICE_X4Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    uart_unit/fifo_tx_unit/CLK
    SLICE_X4Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[1][2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y49          FDCE (Setup_fdce_C_D)       -0.093    14.991    uart_unit/fifo_tx_unit/array_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 0.828ns (16.866%)  route 4.081ns (83.134%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.639     5.160    kb_code_unit/fifo_key_unit/CLK
    SLICE_X3Y49          FDCE                                         r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.276     6.892    kb_code_unit/fifo_key_unit/r_ptr_reg[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124     7.016 r  kb_code_unit/fifo_key_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.577     8.593    kb_code_unit/fifo_key_unit/g0_b0_i_2_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     8.717 r  kb_code_unit/fifo_key_unit/g0_b4/O
                         net (fo=1, routed)           0.563     9.280    kb_code_unit/fifo_key_unit/g0_b4_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     9.404 r  kb_code_unit/fifo_key_unit/array_reg[0][4]_i_1/O
                         net (fo=4, routed)           0.666    10.070    uart_unit/fifo_tx_unit/array_reg_reg[3][6]_0[4]
    SLICE_X5Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    uart_unit/fifo_tx_unit/CLK
    SLICE_X5Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[0][4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y49          FDCE (Setup_fdce_C_D)       -0.058    15.026    uart_unit/fifo_tx_unit/array_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 0.828ns (17.151%)  route 4.000ns (82.849%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.639     5.160    kb_code_unit/fifo_key_unit/CLK
    SLICE_X3Y49          FDCE                                         r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.276     6.892    kb_code_unit/fifo_key_unit/r_ptr_reg[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124     7.016 r  kb_code_unit/fifo_key_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.585     8.601    kb_code_unit/fifo_key_unit/g0_b0_i_2_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     8.725 r  kb_code_unit/fifo_key_unit/g0_b2/O
                         net (fo=1, routed)           0.632     9.358    kb_code_unit/fifo_key_unit/g0_b2_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     9.482 r  kb_code_unit/fifo_key_unit/array_reg[0][2]_i_1/O
                         net (fo=4, routed)           0.506     9.988    uart_unit/fifo_tx_unit/array_reg_reg[3][6]_0[2]
    SLICE_X4Y47          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    uart_unit/fifo_tx_unit/CLK
    SLICE_X4Y47          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[3][2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y47          FDCE (Setup_fdce_C_D)       -0.093    14.991    uart_unit/fifo_tx_unit/array_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.828ns (17.331%)  route 3.949ns (82.669%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.639     5.160    kb_code_unit/fifo_key_unit/CLK
    SLICE_X3Y49          FDCE                                         r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.276     6.892    kb_code_unit/fifo_key_unit/r_ptr_reg[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124     7.016 r  kb_code_unit/fifo_key_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.498     8.514    kb_code_unit/fifo_key_unit/g0_b0_i_2_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.124     8.638 r  kb_code_unit/fifo_key_unit/g0_b1/O
                         net (fo=1, routed)           0.573     9.211    kb_code_unit/fifo_key_unit/g0_b1_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     9.335 r  kb_code_unit/fifo_key_unit/array_reg[0][1]_i_1/O
                         net (fo=4, routed)           0.603     9.938    uart_unit/fifo_tx_unit/array_reg_reg[3][6]_0[1]
    SLICE_X4Y47          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    uart_unit/fifo_tx_unit/CLK
    SLICE_X4Y47          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[3][1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y47          FDCE (Setup_fdce_C_D)       -0.093    14.991    uart_unit/fifo_tx_unit/array_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.828ns (17.220%)  route 3.980ns (82.780%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.639     5.160    kb_code_unit/fifo_key_unit/CLK
    SLICE_X3Y49          FDCE                                         r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  kb_code_unit/fifo_key_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.276     6.892    kb_code_unit/fifo_key_unit/r_ptr_reg[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124     7.016 r  kb_code_unit/fifo_key_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.577     8.593    kb_code_unit/fifo_key_unit/g0_b0_i_2_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     8.717 r  kb_code_unit/fifo_key_unit/g0_b4/O
                         net (fo=1, routed)           0.563     9.280    kb_code_unit/fifo_key_unit/g0_b4_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     9.404 r  kb_code_unit/fifo_key_unit/array_reg[0][4]_i_1/O
                         net (fo=4, routed)           0.564     9.969    uart_unit/fifo_tx_unit/array_reg_reg[3][6]_0[4]
    SLICE_X4Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    uart_unit/fifo_tx_unit/CLK
    SLICE_X4Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[1][4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y49          FDCE (Setup_fdce_C_D)       -0.047    15.037    uart_unit/fifo_tx_unit/array_reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  5.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_unit/uart_tx_unit/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/b_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    uart_unit/uart_tx_unit/CLK
    SLICE_X5Y48          FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_unit/uart_tx_unit/b_reg_reg[4]/Q
                         net (fo=1, routed)           0.097     1.715    uart_unit/uart_tx_unit/b_reg_reg_n_0_[4]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.048     1.763 r  uart_unit/uart_tx_unit/b_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.763    uart_unit/uart_tx_unit/b_next[3]
    SLICE_X4Y48          FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     1.992    uart_unit/uart_tx_unit/CLK
    SLICE_X4Y48          FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.107     1.597    uart_unit/uart_tx_unit/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_unit/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/baud_gen_unit/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.596     1.479    uart_unit/baud_gen_unit/CLK
    SLICE_X0Y47          FDCE                                         r  uart_unit/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  uart_unit/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=8, routed)           0.098     1.718    uart_unit/baud_gen_unit/r_reg_reg[0]
    SLICE_X1Y47          LUT4 (Prop_lut4_I1_O)        0.048     1.766 r  uart_unit/baud_gen_unit/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.766    uart_unit/baud_gen_unit/r_next[3]
    SLICE_X1Y47          FDCE                                         r  uart_unit/baud_gen_unit/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     1.994    uart_unit/baud_gen_unit/CLK
    SLICE_X1Y47          FDCE                                         r  uart_unit/baud_gen_unit/r_reg_reg[3]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y47          FDCE (Hold_fdce_C_D)         0.105     1.597    uart_unit/baud_gen_unit/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 kb_code_unit/fifo_key_unit/array_reg_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.231ns (43.515%)  route 0.300ns (56.485%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.475    kb_code_unit/fifo_key_unit/CLK
    SLICE_X7Y51          FDCE                                         r  kb_code_unit/fifo_key_unit/array_reg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  kb_code_unit/fifo_key_unit/array_reg_reg[1][7]/Q
                         net (fo=1, routed)           0.054     1.670    kb_code_unit/fifo_key_unit/array_reg_reg[1][7]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.045     1.715 f  kb_code_unit/fifo_key_unit/array_reg[0][6]_i_4/O
                         net (fo=7, routed)           0.134     1.849    kb_code_unit/fifo_key_unit/array_reg[0][6]_i_4_n_0
    SLICE_X6Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  kb_code_unit/fifo_key_unit/array_reg[0][6]_i_2/O
                         net (fo=4, routed)           0.112     2.006    uart_unit/fifo_tx_unit/array_reg_reg[3][6]_0[6]
    SLICE_X4Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     1.992    uart_unit/fifo_tx_unit/CLK
    SLICE_X4Y49          FDCE                                         r  uart_unit/fifo_tx_unit/array_reg_reg[1][6]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.076     1.824    uart_unit/fifo_tx_unit/array_reg_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.475    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X4Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/Q
                         net (fo=1, routed)           0.117     1.733    kb_code_unit/ps2_rx_unit/p_0_in[9]
    SLICE_X4Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.990    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X4Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y52          FDCE (Hold_fdce_C_D)         0.072     1.547    kb_code_unit/ps2_rx_unit/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_unit/fifo_key_unit/array_reg_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.866%)  route 0.136ns (49.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.475    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X4Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/Q
                         net (fo=6, routed)           0.136     1.752    kb_code_unit/fifo_key_unit/Q[7]
    SLICE_X7Y51          FDCE                                         r  kb_code_unit/fifo_key_unit/array_reg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.990    kb_code_unit/fifo_key_unit/CLK
    SLICE_X7Y51          FDCE                                         r  kb_code_unit/fifo_key_unit/array_reg_reg[1][7]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X7Y51          FDCE (Hold_fdce_C_D)         0.070     1.561    kb_code_unit/fifo_key_unit/array_reg_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_unit/fifo_key_unit/array_reg_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.483%)  route 0.138ns (49.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.475    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X5Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_unit/ps2_rx_unit/b_reg_reg[2]/Q
                         net (fo=6, routed)           0.138     1.755    kb_code_unit/fifo_key_unit/Q[1]
    SLICE_X7Y51          FDCE                                         r  kb_code_unit/fifo_key_unit/array_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.990    kb_code_unit/fifo_key_unit/CLK
    SLICE_X7Y51          FDCE                                         r  kb_code_unit/fifo_key_unit/array_reg_reg[1][1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X7Y51          FDCE (Hold_fdce_C_D)         0.070     1.561    kb_code_unit/fifo_key_unit/array_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.587%)  route 0.143ns (50.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.475    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X4Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/Q
                         net (fo=6, routed)           0.143     1.760    kb_code_unit/ps2_rx_unit/Q[7]
    SLICE_X5Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.990    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X5Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[7]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X5Y52          FDCE (Hold_fdce_C_D)         0.071     1.559    kb_code_unit/ps2_rx_unit/b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_unit/fifo_key_unit/array_reg_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.483%)  route 0.138ns (49.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.475    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X5Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_unit/ps2_rx_unit/b_reg_reg[2]/Q
                         net (fo=6, routed)           0.138     1.755    kb_code_unit/fifo_key_unit/Q[1]
    SLICE_X6Y51          FDCE                                         r  kb_code_unit/fifo_key_unit/array_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.990    kb_code_unit/fifo_key_unit/CLK
    SLICE_X6Y51          FDCE                                         r  kb_code_unit/fifo_key_unit/array_reg_reg[0][1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y51          FDCE (Hold_fdce_C_D)         0.059     1.550    kb_code_unit/fifo_key_unit/array_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_unit/fifo_key_unit/array_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.476%)  route 0.392ns (73.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.475    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X5Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb_code_unit/ps2_rx_unit/b_reg_reg[3]/Q
                         net (fo=6, routed)           0.392     2.008    kb_code_unit/fifo_key_unit/Q[2]
    SLICE_X6Y49          FDCE                                         r  kb_code_unit/fifo_key_unit/array_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     1.992    kb_code_unit/fifo_key_unit/CLK
    SLICE_X6Y49          FDCE                                         r  kb_code_unit/fifo_key_unit/array_reg_reg[0][2]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y49          FDCE (Hold_fdce_C_D)         0.052     1.800    kb_code_unit/fifo_key_unit/array_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.678%)  route 0.141ns (40.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X2Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.141     1.782    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X2Y51          LUT4 (Prop_lut4_I1_O)        0.045     1.827 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X2Y51          FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     1.992    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X2Y51          FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y51          FDPE (Hold_fdpe_C_D)         0.120     1.613    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y51    kb_code_unit/state_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y51    kb_code_unit/fifo_key_unit/array_reg_reg[0][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y51    kb_code_unit/fifo_key_unit/array_reg_reg[0][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y51    kb_code_unit/fifo_key_unit/array_reg_reg[0][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y51    kb_code_unit/fifo_key_unit/array_reg_reg[0][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    kb_code_unit/state_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    kb_code_unit/state_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y51    kb_code_unit/fifo_key_unit/array_reg_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y51    kb_code_unit/fifo_key_unit/array_reg_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    kb_code_unit/state_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    kb_code_unit/state_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y51    kb_code_unit/fifo_key_unit/array_reg_reg[0][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y51    kb_code_unit/fifo_key_unit/array_reg_reg[0][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49    kb_code_unit/fifo_key_unit/array_reg_reg[0][3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.667ns  (logic 3.957ns (59.353%)  route 2.710ns (40.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.639     5.160    uart_unit/uart_tx_unit/CLK
    SLICE_X1Y47          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           2.710     8.326    tx_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.827 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.827    tx
    U19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.343ns (63.356%)  route 0.777ns (36.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.596     1.479    uart_unit/uart_tx_unit/CLK
    SLICE_X1Y47          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.620 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           0.777     2.397    tx_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.599 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.599    tx
    U19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.841ns  (logic 1.441ns (29.774%)  route 3.400ns (70.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.400     4.841    kb_code_unit/ps2_rx_unit/AR[0]
    SLICE_X2Y54          FDCE                                         f  kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509     4.850    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X2Y54          FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/C

Slack:                    inf
  Source:                 ps2c
                            (input port)
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 1.448ns (30.005%)  route 3.379ns (69.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2c (IN)
                         net (fo=0)                   0.000     0.000    ps2c
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  ps2c_IBUF_inst/O
                         net (fo=1, routed)           3.379     4.827    kb_code_unit/ps2_rx_unit/filter_reg_reg[7]_0[0]
    SLICE_X2Y54          FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509     4.850    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X2Y54          FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 1.441ns (30.620%)  route 3.266ns (69.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.266     4.707    kb_code_unit/ps2_rx_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  kb_code_unit/ps2_rx_unit/filter_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509     4.850    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X3Y53          FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 1.441ns (30.620%)  route 3.266ns (69.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.266     4.707    kb_code_unit/ps2_rx_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  kb_code_unit/ps2_rx_unit/filter_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509     4.850    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X2Y53          FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 1.441ns (30.620%)  route 3.266ns (69.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.266     4.707    kb_code_unit/ps2_rx_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  kb_code_unit/ps2_rx_unit/filter_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509     4.850    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X2Y53          FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 1.441ns (30.620%)  route 3.266ns (69.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.266     4.707    kb_code_unit/ps2_rx_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509     4.850    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X2Y53          FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 1.441ns (30.620%)  route 3.266ns (69.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.266     4.707    kb_code_unit/ps2_rx_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509     4.850    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X2Y53          FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/C

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.673ns  (logic 1.452ns (31.071%)  route 3.221ns (68.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ps2d_IBUF_inst/O
                         net (fo=1, routed)           3.221     4.673    kb_code_unit/ps2_rx_unit/b_reg_reg[10]_0[0]
    SLICE_X4Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.508     4.849    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X4Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.441ns (31.354%)  route 3.156ns (68.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.156     4.597    kb_code_unit/ps2_rx_unit/AR[0]
    SLICE_X4Y52          FDCE                                         f  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.508     4.849    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X4Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.441ns (31.354%)  route 3.156ns (68.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.156     4.597    kb_code_unit/ps2_rx_unit/AR[0]
    SLICE_X4Y52          FDCE                                         f  kb_code_unit/ps2_rx_unit/b_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.508     4.849    kb_code_unit/ps2_rx_unit/CLK
    SLICE_X4Y52          FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.210ns (21.982%)  route 0.744ns (78.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.744     0.953    uart_unit/uart_tx_unit/AR[0]
    SLICE_X1Y45          FDCE                                         f  uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    uart_unit/uart_tx_unit/CLK
    SLICE_X1Y45          FDCE                                         r  uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/fifo_tx_unit/r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.210ns (21.062%)  route 0.785ns (78.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.785     0.995    uart_unit/fifo_tx_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  uart_unit/fifo_tx_unit/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    uart_unit/fifo_tx_unit/CLK
    SLICE_X3Y46          FDCE                                         r  uart_unit/fifo_tx_unit/r_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.210ns (21.062%)  route 0.785ns (78.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.785     0.995    uart_unit/fifo_tx_unit/AR[0]
    SLICE_X3Y46          FDCE                                         f  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    uart_unit/fifo_tx_unit/CLK
    SLICE_X3Y46          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.210ns (21.062%)  route 0.785ns (78.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.785     0.995    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y46          FDCE                                         f  uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    uart_unit/uart_tx_unit/CLK
    SLICE_X2Y46          FDCE                                         r  uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/s_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.210ns (20.415%)  route 0.817ns (79.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.817     1.026    uart_unit/uart_tx_unit/AR[0]
    SLICE_X1Y46          FDCE                                         f  uart_unit/uart_tx_unit/s_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    uart_unit/uart_tx_unit/CLK
    SLICE_X1Y46          FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/s_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.210ns (20.415%)  route 0.817ns (79.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.817     1.026    uart_unit/uart_tx_unit/AR[0]
    SLICE_X1Y46          FDCE                                         f  uart_unit/uart_tx_unit/s_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    uart_unit/uart_tx_unit/CLK
    SLICE_X1Y46          FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/s_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.210ns (20.415%)  route 0.817ns (79.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.817     1.026    uart_unit/uart_tx_unit/AR[0]
    SLICE_X1Y46          FDCE                                         f  uart_unit/uart_tx_unit/s_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    uart_unit/uart_tx_unit/CLK
    SLICE_X1Y46          FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/s_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.210ns (20.415%)  route 0.817ns (79.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.817     1.026    uart_unit/uart_tx_unit/AR[0]
    SLICE_X1Y46          FDCE                                         f  uart_unit/uart_tx_unit/s_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    uart_unit/uart_tx_unit/CLK
    SLICE_X1Y46          FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/n_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.210ns (19.852%)  route 0.846ns (80.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.846     1.055    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y45          FDCE                                         f  uart_unit/uart_tx_unit/n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    uart_unit/uart_tx_unit/CLK
    SLICE_X2Y45          FDCE                                         r  uart_unit/uart_tx_unit/n_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/n_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.210ns (19.852%)  route 0.846ns (80.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.846     1.055    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y45          FDCE                                         f  uart_unit/uart_tx_unit/n_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    uart_unit/uart_tx_unit/CLK
    SLICE_X2Y45          FDCE                                         r  uart_unit/uart_tx_unit/n_reg_reg[1]/C





