#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f7c12708440 .scope module, "TestBench" "TestBench" 2 14;
 .timescale -9 -12;
v0x7f7c13179850_0 .var "CLK", 0 0;
v0x7f7c131798f0_0 .var "RST", 0 0;
v0x7f7c13179990_0 .var/i "count", 31 0;
S_0x7f7c127106a0 .scope module, "cpu" "Pipeline_CPU" 2 24, 3 1 0, S_0x7f7c12708440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
L_0x7f7c13179ea0 .functor AND 1, L_0x7f7c13179b00, L_0x7f7c13179d60, C4<1>, C4<1>;
L_0x7f7c1317ab40 .functor NOT 1, L_0x7f7c1317a120, C4<0>, C4<0>, C4<0>;
L_0x7f7c1317abb0 .functor AND 1, L_0x7f7c13185f60, L_0x7f7c1317ab40, C4<1>, C4<1>;
v0x7f7c13176c80_0 .net "ALUOP", 2 0, L_0x7f7c1317cca0;  1 drivers
v0x7f7c13176d10_0 .net "ALUResult", 31 0, v0x7f7c131626c0_0;  1 drivers
v0x7f7c13176da0_0 .net "ALUSrc", 0 0, L_0x7f7c1317bcc0;  1 drivers
v0x7f7c13176e30_0 .net "ALU_operation", 3 0, L_0x7f7c131824d0;  1 drivers
v0x7f7c13176ec0_0 .net "ALUinput2", 31 0, L_0x7f7c13182e10;  1 drivers
v0x7f7c13176f50_0 .net "Branch", 0 0, L_0x7f7c1317d620;  1 drivers
v0x7f7c13176fe0_0 .net "BranchType", 0 0, L_0x7f7c1317d4d0;  1 drivers
v0x7f7c13177070_0 .net "DM_ReadData", 31 0, v0x7f7c1315a9a0_0;  1 drivers
v0x7f7c13177100_0 .net "EX_ID_MemRead", 0 0, L_0x7f7c131832d0;  1 drivers
v0x7f7c13177190_0 .net "EX_ID_MemWrite", 0 0, L_0x7f7c13183d80;  1 drivers
v0x7f7c13177220_0 .net "EX_ID_MemtoReg", 1 0, L_0x7f7c13183a90;  1 drivers
v0x7f7c131772b0_0 .net "EX_ID_RegWrite", 0 0, L_0x7f7c13183b70;  1 drivers
v0x7f7c13177340_0 .net "EX_ID_rt_data", 31 0, v0x7f7c131194f0_0;  1 drivers
v0x7f7c131773d0_0 .net "EX_Write_Data", 31 0, v0x7f7c13110120_0;  1 drivers
v0x7f7c13177460_0 .net "EX_Write_reg", 4 0, v0x7f7c13171e90_0;  1 drivers
v0x7f7c131774f0_0 .net "FURslt", 1 0, L_0x7f7c13182b90;  1 drivers
v0x7f7c13177580_0 .net "ID_ALUOp", 2 0, L_0x7f7c1317ff40;  1 drivers
v0x7f7c13177710_0 .net "ID_ALUSrc", 0 0, L_0x7f7c1317ffe0;  1 drivers
v0x7f7c131777a0_0 .net "ID_IF_instr", 31 0, v0x7f7c131263a0_0;  1 drivers
v0x7f7c13177830_0 .net "ID_MemRead", 0 0, L_0x7f7c13180220;  1 drivers
v0x7f7c131778c0_0 .net "ID_MemWrite", 0 0, L_0x7f7c13180350;  1 drivers
v0x7f7c13177950_0 .net "ID_MemtoReg", 1 0, L_0x7f7c131803f0;  1 drivers
v0x7f7c131779e0_0 .net "ID_RegDst", 1 0, L_0x7f7c13180100;  1 drivers
v0x7f7c13177a70_0 .net "ID_RegWrite", 0 0, L_0x7f7c1317fe30;  1 drivers
v0x7f7c13177b00_0 .net "ID_rs_data", 31 0, v0x7f7c1311f020_0;  1 drivers
v0x7f7c13177b90_0 .net "ID_rt_data", 31 0, v0x7f7c1312e1e0_0;  1 drivers
v0x7f7c13177c30_0 .net "ID_sign_instr", 31 0, v0x7f7c131149e0_0;  1 drivers
v0x7f7c13177d10_0 .net "ID_zero_instr", 31 0, v0x7f7c13172760_0;  1 drivers
v0x7f7c13177de0_0 .net "IF_instr", 31 0, v0x7f7c13127e90_0;  1 drivers
v0x7f7c13177eb0_0 .net "Jr", 0 0, L_0x7f7c1317a120;  1 drivers
v0x7f7c13177f40_0 .net "Jump", 0 0, L_0x7f7c1317d8a0;  1 drivers
v0x7f7c13177fd0_0 .net "MEM_EX_ID_MemtoReg", 1 0, L_0x7f7c13183ee0;  1 drivers
v0x7f7c13178060_0 .net "MEM_EX_ID_RegWrite", 0 0, L_0x7f7c13185f60;  1 drivers
v0x7f7c13177610_0 .net "MEM_EX_Write_Data", 31 0, v0x7f7c131053b0_0;  1 drivers
v0x7f7c131782f0_0 .net "MEM_EX_Write_reg", 4 0, v0x7f7c13172240_0;  1 drivers
v0x7f7c131783c0_0 .net "MEM_MemReadData", 31 0, v0x7f7c1311ee70_0;  1 drivers
v0x7f7c13178490_0 .net "MemRead", 0 0, L_0x7f7c1317e190;  1 drivers
v0x7f7c13178520_0 .net "MemWrite", 0 0, L_0x7f7c1317e070;  1 drivers
v0x7f7c131785b0_0 .net "MemtoReg", 1 0, L_0x7f7c1317e350;  1 drivers
v0x7f7c13178640_0 .net "PC_add1", 31 0, L_0x7f7c1317a200;  1 drivers
v0x7f7c13178710_0 .net "PC_o", 31 0, v0x7f7c1315b5b0_0;  1 drivers
v0x7f7c131787a0_0 .net "ReadData1", 31 0, L_0x7f7c1317a540;  1 drivers
v0x7f7c13178870_0 .net "ReadData2", 31 0, L_0x7f7c1317a810;  1 drivers
v0x7f7c13178940_0 .net "RegDst", 1 0, L_0x7f7c1317d040;  1 drivers
v0x7f7c131789d0_0 .net "RegWrite", 0 0, L_0x7f7c1317b410;  1 drivers
v0x7f7c13178a60_0 .net "ShamtSrc", 4 0, L_0x7f7c13182fb0;  1 drivers
v0x7f7c13178b30_0 .net "ShifterResult", 31 0, L_0x7f7c13183770;  1 drivers
v0x7f7c13178c00_0 .net "WB_Data", 31 0, L_0x7f7c13186190;  1 drivers
v0x7f7c13178cd0_0 .net "WriteData", 31 0, L_0x7f7c13183880;  1 drivers
v0x7f7c13178da0_0 .net "WriteReg_addr", 4 0, L_0x7f7c1317fed0;  1 drivers
v0x7f7c13178e70_0 .net *"_ivl_1", 5 0, L_0x7f7c13179a20;  1 drivers
v0x7f7c13178f00_0 .net *"_ivl_10", 0 0, L_0x7f7c13179d60;  1 drivers
v0x7f7c13178f90_0 .net *"_ivl_13", 0 0, L_0x7f7c13179ea0;  1 drivers
L_0x7f7c13373098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f7c13179020_0 .net/2s *"_ivl_14", 1 0, L_0x7f7c13373098;  1 drivers
L_0x7f7c133730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7c131790c0_0 .net/2s *"_ivl_16", 1 0, L_0x7f7c133730e0;  1 drivers
v0x7f7c13179170_0 .net *"_ivl_18", 1 0, L_0x7f7c13179f90;  1 drivers
L_0x7f7c13373008 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f7c13179220_0 .net/2u *"_ivl_2", 5 0, L_0x7f7c13373008;  1 drivers
v0x7f7c131792d0_0 .net *"_ivl_28", 0 0, L_0x7f7c1317ab40;  1 drivers
v0x7f7c13179380_0 .net *"_ivl_4", 0 0, L_0x7f7c13179b00;  1 drivers
v0x7f7c13179420_0 .net *"_ivl_7", 20 0, L_0x7f7c13179c40;  1 drivers
L_0x7f7c13373050 .functor BUFT 1, C4<000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7f7c131794d0_0 .net/2u *"_ivl_8", 20 0, L_0x7f7c13373050;  1 drivers
v0x7f7c13179580_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  1 drivers
v0x7f7c13179610_0 .net "instr", 31 0, v0x7f7c1315db60_0;  1 drivers
L_0x7f7c133747a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x7f7c13342ed8 .resolv tri, L_0x7f7c133747a8, v0x7f7c131638a0_0;
v0x7f7c131796f0_0 .net8 "overflow", 0 0, RS_0x7f7c13342ed8;  2 drivers
v0x7f7c13179780_0 .net "rst_n", 0 0, v0x7f7c131798f0_0;  1 drivers
v0x7f7c131780f0_0 .net "signextend", 31 0, L_0x7f7c1317ee10;  1 drivers
v0x7f7c131781c0_0 .net "zero", 0 0, L_0x7f7c13183650;  1 drivers
o0x7f7c13347918 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7c13178250_0 .net "zerofilled", 31 0, o0x7f7c13347918;  0 drivers
L_0x7f7c13179a20 .part v0x7f7c1315db60_0, 26, 6;
L_0x7f7c13179b00 .cmp/eq 6, L_0x7f7c13179a20, L_0x7f7c13373008;
L_0x7f7c13179c40 .part v0x7f7c1315db60_0, 0, 21;
L_0x7f7c13179d60 .cmp/eq 21, L_0x7f7c13179c40, L_0x7f7c13373050;
L_0x7f7c13179f90 .functor MUXZ 2, L_0x7f7c133730e0, L_0x7f7c13373098, L_0x7f7c13179ea0, C4<>;
L_0x7f7c1317a120 .part L_0x7f7c13179f90, 0, 1;
L_0x7f7c1317a8c0 .part v0x7f7c13127e90_0, 21, 5;
L_0x7f7c1317a9e0 .part v0x7f7c13127e90_0, 16, 5;
L_0x7f7c1317e7a0 .part v0x7f7c13127e90_0, 26, 6;
L_0x7f7c1317fb90 .part v0x7f7c13127e90_0, 0, 16;
L_0x7f7c1317fc30 .part v0x7f7c13127e90_0, 0, 16;
LS_0x7f7c1317fcd0_0_0 .concat [ 2 1 1 2], L_0x7f7c1317e350, L_0x7f7c1317e070, L_0x7f7c1317e190, L_0x7f7c1317d040;
LS_0x7f7c1317fcd0_0_4 .concat [ 1 3 1 0], L_0x7f7c1317bcc0, L_0x7f7c1317cca0, L_0x7f7c1317b410;
L_0x7f7c1317fcd0 .concat [ 6 5 0 0], LS_0x7f7c1317fcd0_0_0, LS_0x7f7c1317fcd0_0_4;
L_0x7f7c1317fe30 .part v0x7f7c1315a3d0_0, 10, 1;
L_0x7f7c1317ff40 .part v0x7f7c1315a3d0_0, 7, 3;
L_0x7f7c1317ffe0 .part v0x7f7c1315a3d0_0, 6, 1;
L_0x7f7c13180100 .part v0x7f7c1315a3d0_0, 4, 2;
L_0x7f7c13180220 .part v0x7f7c1315a3d0_0, 3, 1;
L_0x7f7c13180350 .part v0x7f7c1315a3d0_0, 2, 1;
L_0x7f7c131803f0 .part v0x7f7c1315a3d0_0, 0, 2;
L_0x7f7c13180530 .part v0x7f7c131263a0_0, 16, 5;
L_0x7f7c131805d0 .part v0x7f7c131263a0_0, 11, 5;
L_0x7f7c13182cf0 .part v0x7f7c131263a0_0, 0, 6;
L_0x7f7c13183050 .part v0x7f7c131263a0_0, 6, 5;
L_0x7f7c131831b0 .part v0x7f7c1311f020_0, 0, 5;
L_0x7f7c13180670 .part L_0x7f7c131824d0, 1, 1;
L_0x7f7c131837e0 .part L_0x7f7c131824d0, 0, 1;
L_0x7f7c131838f0 .concat [ 2 1 1 1], L_0x7f7c131803f0, L_0x7f7c13180350, L_0x7f7c13180220, L_0x7f7c1317fe30;
L_0x7f7c13183b70 .part v0x7f7c131593e0_0, 4, 1;
L_0x7f7c131832d0 .part v0x7f7c131593e0_0, 3, 1;
L_0x7f7c13183d80 .part v0x7f7c131593e0_0, 2, 1;
L_0x7f7c13183a90 .part v0x7f7c131593e0_0, 0, 2;
L_0x7f7c13185e80 .concat [ 2 1 0 0], L_0x7f7c13183a90, L_0x7f7c13183b70;
L_0x7f7c13185f60 .part v0x7f7c131517e0_0, 2, 1;
L_0x7f7c13183ee0 .part v0x7f7c131517e0_0, 0, 2;
S_0x7f7c12709000 .scope module, "AC" "ALU_Ctrl" 3 71, 4 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALU_operation_o";
    .port_info 3 /OUTPUT 2 "FURslt_o";
L_0x7f7c131802c0 .functor AND 1, L_0x7f7c13180490, L_0x7f7c13180720, C4<1>, C4<1>;
L_0x7f7c13180960 .functor OR 1, L_0x7f7c131802c0, L_0x7f7c13180840, C4<0>, C4<0>;
L_0x7f7c13180b30 .functor OR 1, L_0x7f7c13180960, L_0x7f7c13180a50, C4<0>, C4<0>;
L_0x7f7c13180e20 .functor AND 1, L_0x7f7c13180c20, L_0x7f7c13180d00, C4<1>, C4<1>;
L_0x7f7c13181030 .functor OR 1, L_0x7f7c13180e20, L_0x7f7c13180f10, C4<0>, C4<0>;
L_0x7f7c131808e0 .functor OR 1, L_0x7f7c13181030, L_0x7f7c1317ce40, C4<0>, C4<0>;
L_0x7f7c13181370 .functor AND 1, L_0x7f7c131811a0, L_0x7f7c131812d0, C4<1>, C4<1>;
L_0x7f7c13181700 .functor AND 1, L_0x7f7c131814a0, L_0x7f7c131815e0, C4<1>, C4<1>;
L_0x7f7c131819a0 .functor AND 1, L_0x7f7c131817b0, L_0x7f7c13181900, C4<1>, C4<1>;
L_0x7f7c13181ca0 .functor AND 1, L_0x7f7c13181ae0, L_0x7f7c13181c00, C4<1>, C4<1>;
L_0x7f7c13181680 .functor OR 1, L_0x7f7c131823e0, L_0x7f7c13182810, C4<0>, C4<0>;
L_0x7f7c13182b20 .functor AND 1, L_0x7f7c13182630, L_0x7f7c13181680, C4<1>, C4<1>;
v0x7f7c12714cb0_0 .net "ALUOp_i", 2 0, L_0x7f7c1317ff40;  alias, 1 drivers
v0x7f7c1316b7f0_0 .net "ALU_operation_o", 3 0, L_0x7f7c131824d0;  alias, 1 drivers
v0x7f7c1316ce50_0 .net "FURslt_o", 1 0, L_0x7f7c13182b90;  alias, 1 drivers
L_0x7f7c13373fc8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f7c1314f7d0_0 .net/2u *"_ivl_0", 2 0, L_0x7f7c13373fc8;  1 drivers
L_0x7f7c13374058 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7f7c1314ec90_0 .net/2u *"_ivl_10", 2 0, L_0x7f7c13374058;  1 drivers
v0x7f7c1314f260_0 .net *"_ivl_100", 3 0, L_0x7f7c13181f00;  1 drivers
v0x7f7c1316b650_0 .net *"_ivl_102", 3 0, L_0x7f7c13182060;  1 drivers
v0x7f7c1316c300_0 .net *"_ivl_104", 3 0, L_0x7f7c131821e0;  1 drivers
v0x7f7c1316c8d0_0 .net *"_ivl_106", 3 0, L_0x7f7c13182340;  1 drivers
L_0x7f7c13374640 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f7c1314dd40_0 .net/2u *"_ivl_110", 2 0, L_0x7f7c13374640;  1 drivers
v0x7f7c1313e580_0 .net *"_ivl_112", 0 0, L_0x7f7c13182630;  1 drivers
L_0x7f7c13374688 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f7c1313e2f0_0 .net/2u *"_ivl_114", 5 0, L_0x7f7c13374688;  1 drivers
v0x7f7c13156ad0_0 .net *"_ivl_116", 0 0, L_0x7f7c131823e0;  1 drivers
L_0x7f7c133746d0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7f7c13155b90_0 .net/2u *"_ivl_118", 5 0, L_0x7f7c133746d0;  1 drivers
v0x7f7c131549b0_0 .net *"_ivl_12", 0 0, L_0x7f7c13180840;  1 drivers
v0x7f7c131537d0_0 .net *"_ivl_120", 0 0, L_0x7f7c13182810;  1 drivers
v0x7f7c13167580_0 .net *"_ivl_123", 0 0, L_0x7f7c13181680;  1 drivers
v0x7f7c131654a0_0 .net *"_ivl_125", 0 0, L_0x7f7c13182b20;  1 drivers
L_0x7f7c13374718 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f7c131642c0_0 .net/2u *"_ivl_126", 1 0, L_0x7f7c13374718;  1 drivers
L_0x7f7c13374760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7c131630e0_0 .net/2u *"_ivl_128", 1 0, L_0x7f7c13374760;  1 drivers
v0x7f7c13161f00_0 .net *"_ivl_15", 0 0, L_0x7f7c13180960;  1 drivers
L_0x7f7c133740a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f7c13160d20_0 .net/2u *"_ivl_16", 2 0, L_0x7f7c133740a0;  1 drivers
v0x7f7c131525f0_0 .net *"_ivl_18", 0 0, L_0x7f7c13180a50;  1 drivers
v0x7f7c1315fb40_0 .net *"_ivl_2", 0 0, L_0x7f7c13180490;  1 drivers
v0x7f7c1315e960_0 .net *"_ivl_21", 0 0, L_0x7f7c13180b30;  1 drivers
L_0x7f7c133740e8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7f7c1315d780_0 .net/2u *"_ivl_22", 3 0, L_0x7f7c133740e8;  1 drivers
L_0x7f7c13374130 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f7c1315c5a0_0 .net/2u *"_ivl_24", 2 0, L_0x7f7c13374130;  1 drivers
v0x7f7c1315b3c0_0 .net *"_ivl_26", 0 0, L_0x7f7c13180c20;  1 drivers
L_0x7f7c13374178 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7f7c1315a1e0_0 .net/2u *"_ivl_28", 5 0, L_0x7f7c13374178;  1 drivers
v0x7f7c13150270_0 .net *"_ivl_30", 0 0, L_0x7f7c13180d00;  1 drivers
v0x7f7c1316b8d0_0 .net *"_ivl_33", 0 0, L_0x7f7c13180e20;  1 drivers
L_0x7f7c133741c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f7c1316b960_0 .net/2u *"_ivl_34", 2 0, L_0x7f7c133741c0;  1 drivers
v0x7f7c1316baf0_0 .net *"_ivl_36", 0 0, L_0x7f7c13180f10;  1 drivers
v0x7f7c1316bb80_0 .net *"_ivl_39", 0 0, L_0x7f7c13181030;  1 drivers
L_0x7f7c13374010 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x7f7c13166680_0 .net/2u *"_ivl_4", 5 0, L_0x7f7c13374010;  1 drivers
L_0x7f7c13374208 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7f7c1314c970_0 .net/2u *"_ivl_40", 2 0, L_0x7f7c13374208;  1 drivers
v0x7f7c1314ca00_0 .net *"_ivl_42", 0 0, L_0x7f7c1317ce40;  1 drivers
v0x7f7c13157e20_0 .net *"_ivl_45", 0 0, L_0x7f7c131808e0;  1 drivers
L_0x7f7c13374250 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x7f7c13157eb0_0 .net/2u *"_ivl_46", 3 0, L_0x7f7c13374250;  1 drivers
L_0x7f7c13374298 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f7c131513c0_0 .net/2u *"_ivl_48", 2 0, L_0x7f7c13374298;  1 drivers
v0x7f7c13151450_0 .net *"_ivl_50", 0 0, L_0x7f7c131811a0;  1 drivers
L_0x7f7c133742e0 .functor BUFT 1, C4<010100>, C4<0>, C4<0>, C4<0>;
v0x7f7c131688e0_0 .net/2u *"_ivl_52", 5 0, L_0x7f7c133742e0;  1 drivers
v0x7f7c13168970_0 .net *"_ivl_54", 0 0, L_0x7f7c131812d0;  1 drivers
v0x7f7c13159000_0 .net *"_ivl_57", 0 0, L_0x7f7c13181370;  1 drivers
L_0x7f7c13374328 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f7c13159090_0 .net/2u *"_ivl_58", 3 0, L_0x7f7c13374328;  1 drivers
v0x7f7c131410b0_0 .net *"_ivl_6", 0 0, L_0x7f7c13180720;  1 drivers
L_0x7f7c13374370 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f7c13141140_0 .net/2u *"_ivl_60", 2 0, L_0x7f7c13374370;  1 drivers
v0x7f7c1314b670_0 .net *"_ivl_62", 0 0, L_0x7f7c131814a0;  1 drivers
L_0x7f7c133743b8 .functor BUFT 1, C4<010110>, C4<0>, C4<0>, C4<0>;
v0x7f7c1314b700_0 .net/2u *"_ivl_64", 5 0, L_0x7f7c133743b8;  1 drivers
v0x7f7c1314a5e0_0 .net *"_ivl_66", 0 0, L_0x7f7c131815e0;  1 drivers
v0x7f7c1314a670_0 .net *"_ivl_69", 0 0, L_0x7f7c13181700;  1 drivers
L_0x7f7c13374400 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7f7c13148b20_0 .net/2u *"_ivl_70", 3 0, L_0x7f7c13374400;  1 drivers
L_0x7f7c13374448 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f7c13148bb0_0 .net/2u *"_ivl_72", 2 0, L_0x7f7c13374448;  1 drivers
v0x7f7c13147a90_0 .net *"_ivl_74", 0 0, L_0x7f7c131817b0;  1 drivers
L_0x7f7c13374490 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v0x7f7c13147b20_0 .net/2u *"_ivl_76", 5 0, L_0x7f7c13374490;  1 drivers
v0x7f7c131571e0_0 .net *"_ivl_78", 0 0, L_0x7f7c13181900;  1 drivers
v0x7f7c13157270_0 .net *"_ivl_81", 0 0, L_0x7f7c131819a0;  1 drivers
L_0x7f7c133744d8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x7f7c13150990_0 .net/2u *"_ivl_82", 3 0, L_0x7f7c133744d8;  1 drivers
L_0x7f7c13374520 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f7c13150a20_0 .net/2u *"_ivl_84", 2 0, L_0x7f7c13374520;  1 drivers
v0x7f7c131562b0_0 .net *"_ivl_86", 0 0, L_0x7f7c13181ae0;  1 drivers
L_0x7f7c13374568 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7f7c13156340_0 .net/2u *"_ivl_88", 5 0, L_0x7f7c13374568;  1 drivers
v0x7f7c131550d0_0 .net *"_ivl_9", 0 0, L_0x7f7c131802c0;  1 drivers
v0x7f7c13155160_0 .net *"_ivl_90", 0 0, L_0x7f7c13181c00;  1 drivers
v0x7f7c13153ef0_0 .net *"_ivl_93", 0 0, L_0x7f7c13181ca0;  1 drivers
L_0x7f7c133745b0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x7f7c13153f80_0 .net/2u *"_ivl_94", 3 0, L_0x7f7c133745b0;  1 drivers
L_0x7f7c133745f8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x7f7c13169010_0 .net/2u *"_ivl_96", 3 0, L_0x7f7c133745f8;  1 drivers
v0x7f7c131690a0_0 .net *"_ivl_98", 3 0, L_0x7f7c13181d90;  1 drivers
v0x7f7c13167ca0_0 .net "funct_i", 5 0, L_0x7f7c13182cf0;  1 drivers
L_0x7f7c13180490 .cmp/eq 3, L_0x7f7c1317ff40, L_0x7f7c13373fc8;
L_0x7f7c13180720 .cmp/eq 6, L_0x7f7c13182cf0, L_0x7f7c13374010;
L_0x7f7c13180840 .cmp/eq 3, L_0x7f7c1317ff40, L_0x7f7c13374058;
L_0x7f7c13180a50 .cmp/eq 3, L_0x7f7c1317ff40, L_0x7f7c133740a0;
L_0x7f7c13180c20 .cmp/eq 3, L_0x7f7c1317ff40, L_0x7f7c13374130;
L_0x7f7c13180d00 .cmp/eq 6, L_0x7f7c13182cf0, L_0x7f7c13374178;
L_0x7f7c13180f10 .cmp/eq 3, L_0x7f7c1317ff40, L_0x7f7c133741c0;
L_0x7f7c1317ce40 .cmp/eq 3, L_0x7f7c1317ff40, L_0x7f7c13374208;
L_0x7f7c131811a0 .cmp/eq 3, L_0x7f7c1317ff40, L_0x7f7c13374298;
L_0x7f7c131812d0 .cmp/eq 6, L_0x7f7c13182cf0, L_0x7f7c133742e0;
L_0x7f7c131814a0 .cmp/eq 3, L_0x7f7c1317ff40, L_0x7f7c13374370;
L_0x7f7c131815e0 .cmp/eq 6, L_0x7f7c13182cf0, L_0x7f7c133743b8;
L_0x7f7c131817b0 .cmp/eq 3, L_0x7f7c1317ff40, L_0x7f7c13374448;
L_0x7f7c13181900 .cmp/eq 6, L_0x7f7c13182cf0, L_0x7f7c13374490;
L_0x7f7c13181ae0 .cmp/eq 3, L_0x7f7c1317ff40, L_0x7f7c13374520;
L_0x7f7c13181c00 .cmp/eq 6, L_0x7f7c13182cf0, L_0x7f7c13374568;
L_0x7f7c13181d90 .functor MUXZ 4, L_0x7f7c133745f8, L_0x7f7c133745b0, L_0x7f7c13181ca0, C4<>;
L_0x7f7c13181f00 .functor MUXZ 4, L_0x7f7c13181d90, L_0x7f7c133744d8, L_0x7f7c131819a0, C4<>;
L_0x7f7c13182060 .functor MUXZ 4, L_0x7f7c13181f00, L_0x7f7c13374400, L_0x7f7c13181700, C4<>;
L_0x7f7c131821e0 .functor MUXZ 4, L_0x7f7c13182060, L_0x7f7c13374328, L_0x7f7c13181370, C4<>;
L_0x7f7c13182340 .functor MUXZ 4, L_0x7f7c131821e0, L_0x7f7c13374250, L_0x7f7c131808e0, C4<>;
L_0x7f7c131824d0 .functor MUXZ 4, L_0x7f7c13182340, L_0x7f7c133740e8, L_0x7f7c13180b30, C4<>;
L_0x7f7c13182630 .cmp/eq 3, L_0x7f7c1317ff40, L_0x7f7c13374640;
L_0x7f7c131823e0 .cmp/eq 6, L_0x7f7c13182cf0, L_0x7f7c13374688;
L_0x7f7c13182810 .cmp/eq 6, L_0x7f7c13182cf0, L_0x7f7c133746d0;
L_0x7f7c13182b90 .functor MUXZ 2, L_0x7f7c13374760, L_0x7f7c13374718, L_0x7f7c13182b20, C4<>;
S_0x7f7c1316d130 .scope module, "ALU" "ALU" 3 74, 5 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "aluSrc1";
    .port_info 1 /INPUT 32 "aluSrc2";
    .port_info 2 /INPUT 4 "ALU_operation_i";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
v0x7f7c13166db0_0 .net "ALU_operation_i", 3 0, L_0x7f7c131824d0;  alias, 1 drivers
L_0x7f7c13374838 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f7c13166e40_0 .net/2s *"_ivl_10", 1 0, L_0x7f7c13374838;  1 drivers
L_0x7f7c13374880 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7c13152d10_0 .net/2s *"_ivl_12", 1 0, L_0x7f7c13374880;  1 drivers
v0x7f7c13152da0_0 .net *"_ivl_14", 1 0, L_0x7f7c13183530;  1 drivers
L_0x7f7c133747f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7c13165bd0_0 .net/2u *"_ivl_6", 31 0, L_0x7f7c133747f0;  1 drivers
v0x7f7c13165c60_0 .net *"_ivl_8", 0 0, L_0x7f7c13183410;  1 drivers
v0x7f7c131649f0_0 .net "aluSrc1", 31 0, v0x7f7c1311f020_0;  alias, 1 drivers
v0x7f7c13164a80_0 .net "aluSrc2", 31 0, L_0x7f7c13182e10;  alias, 1 drivers
v0x7f7c13163810_0 .net8 "overflow", 0 0, RS_0x7f7c13342ed8;  alias, 2 drivers
v0x7f7c131638a0_0 .var "overflow1", 0 0;
v0x7f7c13162630_0 .net "result", 31 0, v0x7f7c131626c0_0;  alias, 1 drivers
v0x7f7c131626c0_0 .var "result1", 31 0;
v0x7f7c13161450_0 .net "zero", 0 0, L_0x7f7c13183650;  alias, 1 drivers
E_0x7f7c13167dc0 .event edge, v0x7f7c1316b7f0_0, v0x7f7c13164a80_0, v0x7f7c131649f0_0;
L_0x7f7c13183410 .cmp/eq 32, v0x7f7c131626c0_0, L_0x7f7c133747f0;
L_0x7f7c13183530 .functor MUXZ 2, L_0x7f7c13374880, L_0x7f7c13374838, L_0x7f7c13183410, C4<>;
L_0x7f7c13183650 .part L_0x7f7c13183530, 0, 1;
S_0x7f7c1314cbc0 .scope module, "ALU_src2Src" "Mux2to1" 3 72, 6 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7f7c1314b790 .param/l "size" 0 6 3, +C4<00000000000000000000000000100000>;
v0x7f7c131614e0_0 .net "data0_i", 31 0, v0x7f7c1312e1e0_0;  alias, 1 drivers
v0x7f7c13160270_0 .net "data1_i", 31 0, v0x7f7c131149e0_0;  alias, 1 drivers
v0x7f7c13160300_0 .net "data_o", 31 0, L_0x7f7c13182e10;  alias, 1 drivers
v0x7f7c1315f090_0 .net "select_i", 0 0, L_0x7f7c1317bcc0;  alias, 1 drivers
L_0x7f7c13182e10 .functor MUXZ 32, v0x7f7c1312e1e0_0, v0x7f7c131149e0_0, L_0x7f7c1317bcc0, C4<>;
S_0x7f7c13168a50 .scope module, "Adder1" "Adder" 3 53, 7 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x7f7c1315f120_0 .net "src1_i", 31 0, v0x7f7c1315b5b0_0;  alias, 1 drivers
L_0x7f7c13373128 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f7c1315deb0_0 .net "src2_i", 31 0, L_0x7f7c13373128;  1 drivers
v0x7f7c1315df40_0 .net "sum_o", 31 0, L_0x7f7c1317a200;  alias, 1 drivers
L_0x7f7c1317a200 .arith/sum 32, v0x7f7c1315b5b0_0, L_0x7f7c13373128;
S_0x7f7c131676e0 .scope module, "DM" "Data_Memory" 3 83, 8 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7f7c1315cd60 .array "Mem", 127 0, 7 0;
v0x7f7c1315baf0_0 .net "MemRead_i", 0 0, L_0x7f7c131832d0;  alias, 1 drivers
v0x7f7c1315bb80_0 .net "MemWrite_i", 0 0, L_0x7f7c13183d80;  alias, 1 drivers
v0x7f7c13151b30_0 .net "addr_i", 31 0, v0x7f7c13110120_0;  alias, 1 drivers
v0x7f7c13151bc0_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c1315a910_0 .net "data_i", 31 0, v0x7f7c131194f0_0;  alias, 1 drivers
v0x7f7c1315a9a0_0 .var "data_o", 31 0;
v0x7f7c13159730_0 .var/i "i", 31 0;
v0x7f7c131597c0 .array "memory", 31 0;
v0x7f7c131597c0_0 .net/s v0x7f7c131597c0 0, 31 0, L_0x7f7c13183fe0; 1 drivers
v0x7f7c131597c0_1 .net/s v0x7f7c131597c0 1, 31 0, L_0x7f7c13183c50; 1 drivers
v0x7f7c131597c0_2 .net/s v0x7f7c131597c0 2, 31 0, L_0x7f7c13184080; 1 drivers
v0x7f7c131597c0_3 .net/s v0x7f7c131597c0 3, 31 0, L_0x7f7c13184120; 1 drivers
v0x7f7c131597c0_4 .net/s v0x7f7c131597c0 4, 31 0, L_0x7f7c131841c0; 1 drivers
v0x7f7c131597c0_5 .net/s v0x7f7c131597c0 5, 31 0, L_0x7f7c13184260; 1 drivers
v0x7f7c131597c0_6 .net/s v0x7f7c131597c0 6, 31 0, L_0x7f7c13184300; 1 drivers
v0x7f7c131597c0_7 .net/s v0x7f7c131597c0 7, 31 0, L_0x7f7c131843a0; 1 drivers
v0x7f7c131597c0_8 .net/s v0x7f7c131597c0 8, 31 0, L_0x7f7c13184440; 1 drivers
v0x7f7c131597c0_9 .net/s v0x7f7c131597c0 9, 31 0, L_0x7f7c131844e0; 1 drivers
v0x7f7c131597c0_10 .net/s v0x7f7c131597c0 10, 31 0, L_0x7f7c13184580; 1 drivers
v0x7f7c131597c0_11 .net/s v0x7f7c131597c0 11, 31 0, L_0x7f7c13184620; 1 drivers
v0x7f7c131597c0_12 .net/s v0x7f7c131597c0 12, 31 0, L_0x7f7c131846c0; 1 drivers
v0x7f7c131597c0_13 .net/s v0x7f7c131597c0 13, 31 0, L_0x7f7c13184820; 1 drivers
v0x7f7c131597c0_14 .net/s v0x7f7c131597c0 14, 31 0, L_0x7f7c131848f0; 1 drivers
v0x7f7c131597c0_15 .net/s v0x7f7c131597c0 15, 31 0, L_0x7f7c13184a80; 1 drivers
v0x7f7c131597c0_16 .net/s v0x7f7c131597c0 16, 31 0, L_0x7f7c13184b50; 1 drivers
v0x7f7c131597c0_17 .net/s v0x7f7c131597c0 17, 31 0, L_0x7f7c13184cf0; 1 drivers
v0x7f7c131597c0_18 .net/s v0x7f7c131597c0 18, 31 0, L_0x7f7c13184dc0; 1 drivers
v0x7f7c131597c0_19 .net/s v0x7f7c131597c0 19, 31 0, L_0x7f7c13184f50; 1 drivers
v0x7f7c131597c0_20 .net/s v0x7f7c131597c0 20, 31 0, L_0x7f7c13185020; 1 drivers
v0x7f7c131597c0_21 .net/s v0x7f7c131597c0 21, 31 0, L_0x7f7c13184eb0; 1 drivers
v0x7f7c131597c0_22 .net/s v0x7f7c131597c0 22, 31 0, L_0x7f7c13185240; 1 drivers
v0x7f7c131597c0_23 .net/s v0x7f7c131597c0 23, 31 0, L_0x7f7c13185410; 1 drivers
v0x7f7c131597c0_24 .net/s v0x7f7c131597c0 24, 31 0, L_0x7f7c131854e0; 1 drivers
v0x7f7c131597c0_25 .net/s v0x7f7c131597c0 25, 31 0, L_0x7f7c13185670; 1 drivers
v0x7f7c131597c0_26 .net/s v0x7f7c131597c0 26, 31 0, L_0x7f7c13185740; 1 drivers
v0x7f7c131597c0_27 .net/s v0x7f7c131597c0 27, 31 0, L_0x7f7c131858e0; 1 drivers
v0x7f7c131597c0_28 .net/s v0x7f7c131597c0 28, 31 0, L_0x7f7c131859b0; 1 drivers
v0x7f7c131597c0_29 .net/s v0x7f7c131597c0 29, 31 0, L_0x7f7c13185b40; 1 drivers
v0x7f7c131597c0_30 .net/s v0x7f7c131597c0 30, 31 0, L_0x7f7c13185c10; 1 drivers
v0x7f7c131597c0_31 .net/s v0x7f7c131597c0 31, 31 0, L_0x7f7c13185db0; 1 drivers
E_0x7f7c131616f0 .event edge, v0x7f7c1315baf0_0, v0x7f7c13151b30_0;
E_0x7f7c1315f330 .event posedge, v0x7f7c13151bc0_0;
v0x7f7c1315cd60_0 .array/port v0x7f7c1315cd60, 0;
v0x7f7c1315cd60_1 .array/port v0x7f7c1315cd60, 1;
v0x7f7c1315cd60_2 .array/port v0x7f7c1315cd60, 2;
v0x7f7c1315cd60_3 .array/port v0x7f7c1315cd60, 3;
L_0x7f7c13183fe0 .concat [ 8 8 8 8], v0x7f7c1315cd60_0, v0x7f7c1315cd60_1, v0x7f7c1315cd60_2, v0x7f7c1315cd60_3;
v0x7f7c1315cd60_4 .array/port v0x7f7c1315cd60, 4;
v0x7f7c1315cd60_5 .array/port v0x7f7c1315cd60, 5;
v0x7f7c1315cd60_6 .array/port v0x7f7c1315cd60, 6;
v0x7f7c1315cd60_7 .array/port v0x7f7c1315cd60, 7;
L_0x7f7c13183c50 .concat [ 8 8 8 8], v0x7f7c1315cd60_4, v0x7f7c1315cd60_5, v0x7f7c1315cd60_6, v0x7f7c1315cd60_7;
v0x7f7c1315cd60_8 .array/port v0x7f7c1315cd60, 8;
v0x7f7c1315cd60_9 .array/port v0x7f7c1315cd60, 9;
v0x7f7c1315cd60_10 .array/port v0x7f7c1315cd60, 10;
v0x7f7c1315cd60_11 .array/port v0x7f7c1315cd60, 11;
L_0x7f7c13184080 .concat [ 8 8 8 8], v0x7f7c1315cd60_8, v0x7f7c1315cd60_9, v0x7f7c1315cd60_10, v0x7f7c1315cd60_11;
v0x7f7c1315cd60_12 .array/port v0x7f7c1315cd60, 12;
v0x7f7c1315cd60_13 .array/port v0x7f7c1315cd60, 13;
v0x7f7c1315cd60_14 .array/port v0x7f7c1315cd60, 14;
v0x7f7c1315cd60_15 .array/port v0x7f7c1315cd60, 15;
L_0x7f7c13184120 .concat [ 8 8 8 8], v0x7f7c1315cd60_12, v0x7f7c1315cd60_13, v0x7f7c1315cd60_14, v0x7f7c1315cd60_15;
v0x7f7c1315cd60_16 .array/port v0x7f7c1315cd60, 16;
v0x7f7c1315cd60_17 .array/port v0x7f7c1315cd60, 17;
v0x7f7c1315cd60_18 .array/port v0x7f7c1315cd60, 18;
v0x7f7c1315cd60_19 .array/port v0x7f7c1315cd60, 19;
L_0x7f7c131841c0 .concat [ 8 8 8 8], v0x7f7c1315cd60_16, v0x7f7c1315cd60_17, v0x7f7c1315cd60_18, v0x7f7c1315cd60_19;
v0x7f7c1315cd60_20 .array/port v0x7f7c1315cd60, 20;
v0x7f7c1315cd60_21 .array/port v0x7f7c1315cd60, 21;
v0x7f7c1315cd60_22 .array/port v0x7f7c1315cd60, 22;
v0x7f7c1315cd60_23 .array/port v0x7f7c1315cd60, 23;
L_0x7f7c13184260 .concat [ 8 8 8 8], v0x7f7c1315cd60_20, v0x7f7c1315cd60_21, v0x7f7c1315cd60_22, v0x7f7c1315cd60_23;
v0x7f7c1315cd60_24 .array/port v0x7f7c1315cd60, 24;
v0x7f7c1315cd60_25 .array/port v0x7f7c1315cd60, 25;
v0x7f7c1315cd60_26 .array/port v0x7f7c1315cd60, 26;
v0x7f7c1315cd60_27 .array/port v0x7f7c1315cd60, 27;
L_0x7f7c13184300 .concat [ 8 8 8 8], v0x7f7c1315cd60_24, v0x7f7c1315cd60_25, v0x7f7c1315cd60_26, v0x7f7c1315cd60_27;
v0x7f7c1315cd60_28 .array/port v0x7f7c1315cd60, 28;
v0x7f7c1315cd60_29 .array/port v0x7f7c1315cd60, 29;
v0x7f7c1315cd60_30 .array/port v0x7f7c1315cd60, 30;
v0x7f7c1315cd60_31 .array/port v0x7f7c1315cd60, 31;
L_0x7f7c131843a0 .concat [ 8 8 8 8], v0x7f7c1315cd60_28, v0x7f7c1315cd60_29, v0x7f7c1315cd60_30, v0x7f7c1315cd60_31;
v0x7f7c1315cd60_32 .array/port v0x7f7c1315cd60, 32;
v0x7f7c1315cd60_33 .array/port v0x7f7c1315cd60, 33;
v0x7f7c1315cd60_34 .array/port v0x7f7c1315cd60, 34;
v0x7f7c1315cd60_35 .array/port v0x7f7c1315cd60, 35;
L_0x7f7c13184440 .concat [ 8 8 8 8], v0x7f7c1315cd60_32, v0x7f7c1315cd60_33, v0x7f7c1315cd60_34, v0x7f7c1315cd60_35;
v0x7f7c1315cd60_36 .array/port v0x7f7c1315cd60, 36;
v0x7f7c1315cd60_37 .array/port v0x7f7c1315cd60, 37;
v0x7f7c1315cd60_38 .array/port v0x7f7c1315cd60, 38;
v0x7f7c1315cd60_39 .array/port v0x7f7c1315cd60, 39;
L_0x7f7c131844e0 .concat [ 8 8 8 8], v0x7f7c1315cd60_36, v0x7f7c1315cd60_37, v0x7f7c1315cd60_38, v0x7f7c1315cd60_39;
v0x7f7c1315cd60_40 .array/port v0x7f7c1315cd60, 40;
v0x7f7c1315cd60_41 .array/port v0x7f7c1315cd60, 41;
v0x7f7c1315cd60_42 .array/port v0x7f7c1315cd60, 42;
v0x7f7c1315cd60_43 .array/port v0x7f7c1315cd60, 43;
L_0x7f7c13184580 .concat [ 8 8 8 8], v0x7f7c1315cd60_40, v0x7f7c1315cd60_41, v0x7f7c1315cd60_42, v0x7f7c1315cd60_43;
v0x7f7c1315cd60_44 .array/port v0x7f7c1315cd60, 44;
v0x7f7c1315cd60_45 .array/port v0x7f7c1315cd60, 45;
v0x7f7c1315cd60_46 .array/port v0x7f7c1315cd60, 46;
v0x7f7c1315cd60_47 .array/port v0x7f7c1315cd60, 47;
L_0x7f7c13184620 .concat [ 8 8 8 8], v0x7f7c1315cd60_44, v0x7f7c1315cd60_45, v0x7f7c1315cd60_46, v0x7f7c1315cd60_47;
v0x7f7c1315cd60_48 .array/port v0x7f7c1315cd60, 48;
v0x7f7c1315cd60_49 .array/port v0x7f7c1315cd60, 49;
v0x7f7c1315cd60_50 .array/port v0x7f7c1315cd60, 50;
v0x7f7c1315cd60_51 .array/port v0x7f7c1315cd60, 51;
L_0x7f7c131846c0 .concat [ 8 8 8 8], v0x7f7c1315cd60_48, v0x7f7c1315cd60_49, v0x7f7c1315cd60_50, v0x7f7c1315cd60_51;
v0x7f7c1315cd60_52 .array/port v0x7f7c1315cd60, 52;
v0x7f7c1315cd60_53 .array/port v0x7f7c1315cd60, 53;
v0x7f7c1315cd60_54 .array/port v0x7f7c1315cd60, 54;
v0x7f7c1315cd60_55 .array/port v0x7f7c1315cd60, 55;
L_0x7f7c13184820 .concat [ 8 8 8 8], v0x7f7c1315cd60_52, v0x7f7c1315cd60_53, v0x7f7c1315cd60_54, v0x7f7c1315cd60_55;
v0x7f7c1315cd60_56 .array/port v0x7f7c1315cd60, 56;
v0x7f7c1315cd60_57 .array/port v0x7f7c1315cd60, 57;
v0x7f7c1315cd60_58 .array/port v0x7f7c1315cd60, 58;
v0x7f7c1315cd60_59 .array/port v0x7f7c1315cd60, 59;
L_0x7f7c131848f0 .concat [ 8 8 8 8], v0x7f7c1315cd60_56, v0x7f7c1315cd60_57, v0x7f7c1315cd60_58, v0x7f7c1315cd60_59;
v0x7f7c1315cd60_60 .array/port v0x7f7c1315cd60, 60;
v0x7f7c1315cd60_61 .array/port v0x7f7c1315cd60, 61;
v0x7f7c1315cd60_62 .array/port v0x7f7c1315cd60, 62;
v0x7f7c1315cd60_63 .array/port v0x7f7c1315cd60, 63;
L_0x7f7c13184a80 .concat [ 8 8 8 8], v0x7f7c1315cd60_60, v0x7f7c1315cd60_61, v0x7f7c1315cd60_62, v0x7f7c1315cd60_63;
v0x7f7c1315cd60_64 .array/port v0x7f7c1315cd60, 64;
v0x7f7c1315cd60_65 .array/port v0x7f7c1315cd60, 65;
v0x7f7c1315cd60_66 .array/port v0x7f7c1315cd60, 66;
v0x7f7c1315cd60_67 .array/port v0x7f7c1315cd60, 67;
L_0x7f7c13184b50 .concat [ 8 8 8 8], v0x7f7c1315cd60_64, v0x7f7c1315cd60_65, v0x7f7c1315cd60_66, v0x7f7c1315cd60_67;
v0x7f7c1315cd60_68 .array/port v0x7f7c1315cd60, 68;
v0x7f7c1315cd60_69 .array/port v0x7f7c1315cd60, 69;
v0x7f7c1315cd60_70 .array/port v0x7f7c1315cd60, 70;
v0x7f7c1315cd60_71 .array/port v0x7f7c1315cd60, 71;
L_0x7f7c13184cf0 .concat [ 8 8 8 8], v0x7f7c1315cd60_68, v0x7f7c1315cd60_69, v0x7f7c1315cd60_70, v0x7f7c1315cd60_71;
v0x7f7c1315cd60_72 .array/port v0x7f7c1315cd60, 72;
v0x7f7c1315cd60_73 .array/port v0x7f7c1315cd60, 73;
v0x7f7c1315cd60_74 .array/port v0x7f7c1315cd60, 74;
v0x7f7c1315cd60_75 .array/port v0x7f7c1315cd60, 75;
L_0x7f7c13184dc0 .concat [ 8 8 8 8], v0x7f7c1315cd60_72, v0x7f7c1315cd60_73, v0x7f7c1315cd60_74, v0x7f7c1315cd60_75;
v0x7f7c1315cd60_76 .array/port v0x7f7c1315cd60, 76;
v0x7f7c1315cd60_77 .array/port v0x7f7c1315cd60, 77;
v0x7f7c1315cd60_78 .array/port v0x7f7c1315cd60, 78;
v0x7f7c1315cd60_79 .array/port v0x7f7c1315cd60, 79;
L_0x7f7c13184f50 .concat [ 8 8 8 8], v0x7f7c1315cd60_76, v0x7f7c1315cd60_77, v0x7f7c1315cd60_78, v0x7f7c1315cd60_79;
v0x7f7c1315cd60_80 .array/port v0x7f7c1315cd60, 80;
v0x7f7c1315cd60_81 .array/port v0x7f7c1315cd60, 81;
v0x7f7c1315cd60_82 .array/port v0x7f7c1315cd60, 82;
v0x7f7c1315cd60_83 .array/port v0x7f7c1315cd60, 83;
L_0x7f7c13185020 .concat [ 8 8 8 8], v0x7f7c1315cd60_80, v0x7f7c1315cd60_81, v0x7f7c1315cd60_82, v0x7f7c1315cd60_83;
v0x7f7c1315cd60_84 .array/port v0x7f7c1315cd60, 84;
v0x7f7c1315cd60_85 .array/port v0x7f7c1315cd60, 85;
v0x7f7c1315cd60_86 .array/port v0x7f7c1315cd60, 86;
v0x7f7c1315cd60_87 .array/port v0x7f7c1315cd60, 87;
L_0x7f7c13184eb0 .concat [ 8 8 8 8], v0x7f7c1315cd60_84, v0x7f7c1315cd60_85, v0x7f7c1315cd60_86, v0x7f7c1315cd60_87;
v0x7f7c1315cd60_88 .array/port v0x7f7c1315cd60, 88;
v0x7f7c1315cd60_89 .array/port v0x7f7c1315cd60, 89;
v0x7f7c1315cd60_90 .array/port v0x7f7c1315cd60, 90;
v0x7f7c1315cd60_91 .array/port v0x7f7c1315cd60, 91;
L_0x7f7c13185240 .concat [ 8 8 8 8], v0x7f7c1315cd60_88, v0x7f7c1315cd60_89, v0x7f7c1315cd60_90, v0x7f7c1315cd60_91;
v0x7f7c1315cd60_92 .array/port v0x7f7c1315cd60, 92;
v0x7f7c1315cd60_93 .array/port v0x7f7c1315cd60, 93;
v0x7f7c1315cd60_94 .array/port v0x7f7c1315cd60, 94;
v0x7f7c1315cd60_95 .array/port v0x7f7c1315cd60, 95;
L_0x7f7c13185410 .concat [ 8 8 8 8], v0x7f7c1315cd60_92, v0x7f7c1315cd60_93, v0x7f7c1315cd60_94, v0x7f7c1315cd60_95;
v0x7f7c1315cd60_96 .array/port v0x7f7c1315cd60, 96;
v0x7f7c1315cd60_97 .array/port v0x7f7c1315cd60, 97;
v0x7f7c1315cd60_98 .array/port v0x7f7c1315cd60, 98;
v0x7f7c1315cd60_99 .array/port v0x7f7c1315cd60, 99;
L_0x7f7c131854e0 .concat [ 8 8 8 8], v0x7f7c1315cd60_96, v0x7f7c1315cd60_97, v0x7f7c1315cd60_98, v0x7f7c1315cd60_99;
v0x7f7c1315cd60_100 .array/port v0x7f7c1315cd60, 100;
v0x7f7c1315cd60_101 .array/port v0x7f7c1315cd60, 101;
v0x7f7c1315cd60_102 .array/port v0x7f7c1315cd60, 102;
v0x7f7c1315cd60_103 .array/port v0x7f7c1315cd60, 103;
L_0x7f7c13185670 .concat [ 8 8 8 8], v0x7f7c1315cd60_100, v0x7f7c1315cd60_101, v0x7f7c1315cd60_102, v0x7f7c1315cd60_103;
v0x7f7c1315cd60_104 .array/port v0x7f7c1315cd60, 104;
v0x7f7c1315cd60_105 .array/port v0x7f7c1315cd60, 105;
v0x7f7c1315cd60_106 .array/port v0x7f7c1315cd60, 106;
v0x7f7c1315cd60_107 .array/port v0x7f7c1315cd60, 107;
L_0x7f7c13185740 .concat [ 8 8 8 8], v0x7f7c1315cd60_104, v0x7f7c1315cd60_105, v0x7f7c1315cd60_106, v0x7f7c1315cd60_107;
v0x7f7c1315cd60_108 .array/port v0x7f7c1315cd60, 108;
v0x7f7c1315cd60_109 .array/port v0x7f7c1315cd60, 109;
v0x7f7c1315cd60_110 .array/port v0x7f7c1315cd60, 110;
v0x7f7c1315cd60_111 .array/port v0x7f7c1315cd60, 111;
L_0x7f7c131858e0 .concat [ 8 8 8 8], v0x7f7c1315cd60_108, v0x7f7c1315cd60_109, v0x7f7c1315cd60_110, v0x7f7c1315cd60_111;
v0x7f7c1315cd60_112 .array/port v0x7f7c1315cd60, 112;
v0x7f7c1315cd60_113 .array/port v0x7f7c1315cd60, 113;
v0x7f7c1315cd60_114 .array/port v0x7f7c1315cd60, 114;
v0x7f7c1315cd60_115 .array/port v0x7f7c1315cd60, 115;
L_0x7f7c131859b0 .concat [ 8 8 8 8], v0x7f7c1315cd60_112, v0x7f7c1315cd60_113, v0x7f7c1315cd60_114, v0x7f7c1315cd60_115;
v0x7f7c1315cd60_116 .array/port v0x7f7c1315cd60, 116;
v0x7f7c1315cd60_117 .array/port v0x7f7c1315cd60, 117;
v0x7f7c1315cd60_118 .array/port v0x7f7c1315cd60, 118;
v0x7f7c1315cd60_119 .array/port v0x7f7c1315cd60, 119;
L_0x7f7c13185b40 .concat [ 8 8 8 8], v0x7f7c1315cd60_116, v0x7f7c1315cd60_117, v0x7f7c1315cd60_118, v0x7f7c1315cd60_119;
v0x7f7c1315cd60_120 .array/port v0x7f7c1315cd60, 120;
v0x7f7c1315cd60_121 .array/port v0x7f7c1315cd60, 121;
v0x7f7c1315cd60_122 .array/port v0x7f7c1315cd60, 122;
v0x7f7c1315cd60_123 .array/port v0x7f7c1315cd60, 123;
L_0x7f7c13185c10 .concat [ 8 8 8 8], v0x7f7c1315cd60_120, v0x7f7c1315cd60_121, v0x7f7c1315cd60_122, v0x7f7c1315cd60_123;
v0x7f7c1315cd60_124 .array/port v0x7f7c1315cd60, 124;
v0x7f7c1315cd60_125 .array/port v0x7f7c1315cd60, 125;
v0x7f7c1315cd60_126 .array/port v0x7f7c1315cd60, 126;
v0x7f7c1315cd60_127 .array/port v0x7f7c1315cd60, 127;
L_0x7f7c13185db0 .concat [ 8 8 8 8], v0x7f7c1315cd60_124, v0x7f7c1315cd60_125, v0x7f7c1315cd60_126, v0x7f7c1315cd60_127;
S_0x7f7c131503d0 .scope module, "Decoder" "Decoder" 3 59, 9 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 3 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 2 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Jump_o";
    .port_info 6 /OUTPUT 1 "Branch_o";
    .port_info 7 /OUTPUT 1 "BranchType_o";
    .port_info 8 /OUTPUT 1 "MemWrite_o";
    .port_info 9 /OUTPUT 1 "MemRead_o";
    .port_info 10 /OUTPUT 2 "MemtoReg_o";
L_0x7f7c1317aee0 .functor OR 1, L_0x7f7c1317ac60, L_0x7f7c1317ade0, C4<0>, C4<0>;
L_0x7f7c1317b0b0 .functor OR 1, L_0x7f7c1317aee0, L_0x7f7c1317afd0, C4<0>, C4<0>;
L_0x7f7c1317b300 .functor OR 1, L_0x7f7c1317b0b0, L_0x7f7c1317b1e0, C4<0>, C4<0>;
L_0x7f7c1317b7e0 .functor OR 1, L_0x7f7c1317b5e0, L_0x7f7c1317b6c0, C4<0>, C4<0>;
L_0x7f7c1317b9b0 .functor OR 1, L_0x7f7c1317b7e0, L_0x7f7c1317b8d0, C4<0>, C4<0>;
L_0x7f7c1317c540 .functor OR 1, L_0x7f7c1317c330, L_0x7f7c1317c3d0, C4<0>, C4<0>;
L_0x7f7c1317d5b0 .functor OR 1, L_0x7f7c1317d1f0, L_0x7f7c1317be80, C4<0>, C4<0>;
L_0x7f7c1317dee0 .functor OR 1, L_0x7f7c1317dcf0, L_0x7f7c1317db30, C4<0>, C4<0>;
v0x7f7c13157f90_0 .net "ALUOp_o", 2 0, L_0x7f7c1317cca0;  alias, 1 drivers
v0x7f7c13158020_0 .net "ALUSrc_o", 0 0, L_0x7f7c1317bcc0;  alias, 1 drivers
v0x7f7c1314bbc0_0 .net "BranchType_o", 0 0, L_0x7f7c1317d4d0;  alias, 1 drivers
v0x7f7c1314bc50_0 .net "Branch_o", 0 0, L_0x7f7c1317d620;  alias, 1 drivers
v0x7f7c13141d70_0 .net "Jump_o", 0 0, L_0x7f7c1317d8a0;  alias, 1 drivers
v0x7f7c13141e00_0 .net "MemRead_o", 0 0, L_0x7f7c1317e190;  alias, 1 drivers
v0x7f7c13156ff0_0 .net "MemWrite_o", 0 0, L_0x7f7c1317e070;  alias, 1 drivers
v0x7f7c13157080_0 .net "MemtoReg_o", 1 0, L_0x7f7c1317e350;  alias, 1 drivers
v0x7f7c13156e00_0 .net "RegDst_o", 1 0, L_0x7f7c1317d040;  alias, 1 drivers
v0x7f7c13156e90_0 .net "RegWrite_o", 0 0, L_0x7f7c1317b410;  alias, 1 drivers
L_0x7f7c13373200 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7f7c13156c10_0 .net/2u *"_ivl_0", 5 0, L_0x7f7c13373200;  1 drivers
L_0x7f7c13373290 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7f7c13156ca0_0 .net/2u *"_ivl_10", 5 0, L_0x7f7c13373290;  1 drivers
v0x7f7c13151560_0 .net *"_ivl_100", 2 0, L_0x7f7c1317c890;  1 drivers
v0x7f7c131515f0_0 .net *"_ivl_102", 2 0, L_0x7f7c1317c9b0;  1 drivers
v0x7f7c131507a0_0 .net *"_ivl_104", 2 0, L_0x7f7c1317cb40;  1 drivers
L_0x7f7c13373908 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f7c13150830_0 .net/2u *"_ivl_108", 5 0, L_0x7f7c13373908;  1 drivers
v0x7f7c131560c0_0 .net *"_ivl_110", 0 0, L_0x7f7c1317baa0;  1 drivers
L_0x7f7c13373950 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f7c13155ed0_0 .net/2u *"_ivl_112", 1 0, L_0x7f7c13373950;  1 drivers
L_0x7f7c13373998 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7c13155f60_0 .net/2u *"_ivl_114", 1 0, L_0x7f7c13373998;  1 drivers
L_0x7f7c133739e0 .functor BUFT 1, C4<111011>, C4<0>, C4<0>, C4<0>;
v0x7f7c13155ce0_0 .net/2u *"_ivl_118", 5 0, L_0x7f7c133739e0;  1 drivers
v0x7f7c13155d70_0 .net *"_ivl_12", 0 0, L_0x7f7c1317afd0;  1 drivers
v0x7f7c13154ee0_0 .net *"_ivl_120", 0 0, L_0x7f7c1317d1f0;  1 drivers
L_0x7f7c13373a28 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f7c13154f70_0 .net/2u *"_ivl_122", 5 0, L_0x7f7c13373a28;  1 drivers
v0x7f7c13154cf0_0 .net *"_ivl_124", 0 0, L_0x7f7c1317be80;  1 drivers
v0x7f7c13154d80_0 .net *"_ivl_127", 0 0, L_0x7f7c1317d5b0;  1 drivers
L_0x7f7c13373a70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f7c13154b00_0 .net/2u *"_ivl_128", 0 0, L_0x7f7c13373a70;  1 drivers
L_0x7f7c13373ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7c13154b90_0 .net/2u *"_ivl_130", 0 0, L_0x7f7c13373ab8;  1 drivers
L_0x7f7c13373b00 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f7c131505b0_0 .net/2u *"_ivl_134", 5 0, L_0x7f7c13373b00;  1 drivers
v0x7f7c13150640_0 .net *"_ivl_136", 0 0, L_0x7f7c1317d7c0;  1 drivers
L_0x7f7c13373b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f7c13153d00_0 .net/2u *"_ivl_138", 0 0, L_0x7f7c13373b48;  1 drivers
L_0x7f7c13373b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7c13153d90_0 .net/2u *"_ivl_140", 0 0, L_0x7f7c13373b90;  1 drivers
L_0x7f7c13373bd8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7f7c13153b10_0 .net/2u *"_ivl_144", 5 0, L_0x7f7c13373bd8;  1 drivers
v0x7f7c13153ba0_0 .net *"_ivl_146", 0 0, L_0x7f7c1317da50;  1 drivers
L_0x7f7c13373c20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f7c13156150_0 .net/2u *"_ivl_148", 0 0, L_0x7f7c13373c20;  1 drivers
v0x7f7c13153920_0 .net *"_ivl_15", 0 0, L_0x7f7c1317b0b0;  1 drivers
L_0x7f7c13373c68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7c131539b0_0 .net/2u *"_ivl_150", 0 0, L_0x7f7c13373c68;  1 drivers
L_0x7f7c13373cb0 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7f7c13168e20_0 .net/2u *"_ivl_154", 5 0, L_0x7f7c13373cb0;  1 drivers
v0x7f7c13168eb0_0 .net *"_ivl_156", 0 0, L_0x7f7c1317dcf0;  1 drivers
L_0x7f7c13373cf8 .functor BUFT 1, C4<001111>, C4<0>, C4<0>, C4<0>;
v0x7f7c13168c30_0 .net/2u *"_ivl_158", 5 0, L_0x7f7c13373cf8;  1 drivers
L_0x7f7c133732d8 .functor BUFT 1, C4<001111>, C4<0>, C4<0>, C4<0>;
v0x7f7c13168cc0_0 .net/2u *"_ivl_16", 5 0, L_0x7f7c133732d8;  1 drivers
v0x7f7c13167ab0_0 .net *"_ivl_160", 0 0, L_0x7f7c1317db30;  1 drivers
v0x7f7c13167b40_0 .net *"_ivl_163", 0 0, L_0x7f7c1317dee0;  1 drivers
L_0x7f7c13373d40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f7c131678c0_0 .net/2u *"_ivl_164", 1 0, L_0x7f7c13373d40;  1 drivers
L_0x7f7c13373d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7c13167950_0 .net/2u *"_ivl_166", 1 0, L_0x7f7c13373d88;  1 drivers
v0x7f7c13166bc0_0 .net *"_ivl_168", 1 0, L_0x7f7c1317dfd0;  1 drivers
L_0x7f7c13373dd0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f7c13166c50_0 .net/2u *"_ivl_172", 5 0, L_0x7f7c13373dd0;  1 drivers
v0x7f7c131669d0_0 .net *"_ivl_174", 0 0, L_0x7f7c1317e270;  1 drivers
L_0x7f7c13373e18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f7c13166a60_0 .net/2u *"_ivl_176", 0 0, L_0x7f7c13373e18;  1 drivers
L_0x7f7c13373e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7c131667e0_0 .net/2u *"_ivl_178", 0 0, L_0x7f7c13373e60;  1 drivers
v0x7f7c13166870_0 .net *"_ivl_18", 0 0, L_0x7f7c1317b1e0;  1 drivers
L_0x7f7c13373ea8 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7f7c131659e0_0 .net/2u *"_ivl_182", 5 0, L_0x7f7c13373ea8;  1 drivers
v0x7f7c13165a70_0 .net *"_ivl_184", 0 0, L_0x7f7c1317e500;  1 drivers
L_0x7f7c13373ef0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f7c131657f0_0 .net/2u *"_ivl_186", 1 0, L_0x7f7c13373ef0;  1 drivers
L_0x7f7c13373f38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7c13165880_0 .net/2u *"_ivl_188", 1 0, L_0x7f7c13373f38;  1 drivers
v0x7f7c13165600_0 .net *"_ivl_2", 0 0, L_0x7f7c1317ac60;  1 drivers
v0x7f7c13165690_0 .net *"_ivl_21", 0 0, L_0x7f7c1317b300;  1 drivers
L_0x7f7c13373320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f7c13152b20_0 .net/2u *"_ivl_22", 0 0, L_0x7f7c13373320;  1 drivers
L_0x7f7c13373368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7c13152bb0_0 .net/2u *"_ivl_24", 0 0, L_0x7f7c13373368;  1 drivers
L_0x7f7c133733b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f7c13164800_0 .net/2u *"_ivl_28", 5 0, L_0x7f7c133733b0;  1 drivers
v0x7f7c13164890_0 .net *"_ivl_30", 0 0, L_0x7f7c1317b5e0;  1 drivers
L_0x7f7c133733f8 .functor BUFT 1, C4<111011>, C4<0>, C4<0>, C4<0>;
v0x7f7c13164610_0 .net/2u *"_ivl_32", 5 0, L_0x7f7c133733f8;  1 drivers
v0x7f7c131646a0_0 .net *"_ivl_34", 0 0, L_0x7f7c1317b6c0;  1 drivers
v0x7f7c13164420_0 .net *"_ivl_37", 0 0, L_0x7f7c1317b7e0;  1 drivers
L_0x7f7c13373440 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f7c131644b0_0 .net/2u *"_ivl_38", 5 0, L_0x7f7c13373440;  1 drivers
L_0x7f7c13373248 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f7c13163620_0 .net/2u *"_ivl_4", 5 0, L_0x7f7c13373248;  1 drivers
v0x7f7c131636b0_0 .net *"_ivl_40", 0 0, L_0x7f7c1317b8d0;  1 drivers
v0x7f7c13163430_0 .net *"_ivl_43", 0 0, L_0x7f7c1317b9b0;  1 drivers
L_0x7f7c13373488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7c131634c0_0 .net/2s *"_ivl_44", 1 0, L_0x7f7c13373488;  1 drivers
L_0x7f7c133734d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f7c13163240_0 .net/2s *"_ivl_46", 1 0, L_0x7f7c133734d0;  1 drivers
v0x7f7c131632d0_0 .net *"_ivl_48", 1 0, L_0x7f7c1317bba0;  1 drivers
L_0x7f7c13373518 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f7c13152930_0 .net/2u *"_ivl_52", 5 0, L_0x7f7c13373518;  1 drivers
v0x7f7c131529c0_0 .net *"_ivl_54", 0 0, L_0x7f7c1317bda0;  1 drivers
L_0x7f7c13373560 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f7c13162440_0 .net/2u *"_ivl_56", 2 0, L_0x7f7c13373560;  1 drivers
L_0x7f7c133735a8 .functor BUFT 1, C4<001111>, C4<0>, C4<0>, C4<0>;
v0x7f7c131624d0_0 .net/2u *"_ivl_58", 5 0, L_0x7f7c133735a8;  1 drivers
v0x7f7c13162250_0 .net *"_ivl_6", 0 0, L_0x7f7c1317ade0;  1 drivers
v0x7f7c131622e0_0 .net *"_ivl_60", 0 0, L_0x7f7c1317bf80;  1 drivers
L_0x7f7c133735f0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f7c13162060_0 .net/2u *"_ivl_62", 2 0, L_0x7f7c133735f0;  1 drivers
L_0x7f7c13373638 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7f7c131620f0_0 .net/2u *"_ivl_64", 5 0, L_0x7f7c13373638;  1 drivers
v0x7f7c13152740_0 .net *"_ivl_66", 0 0, L_0x7f7c1317c020;  1 drivers
L_0x7f7c13373680 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7f7c131527d0_0 .net/2u *"_ivl_68", 2 0, L_0x7f7c13373680;  1 drivers
L_0x7f7c133736c8 .functor BUFT 1, C4<111011>, C4<0>, C4<0>, C4<0>;
v0x7f7c13161260_0 .net/2u *"_ivl_70", 5 0, L_0x7f7c133736c8;  1 drivers
v0x7f7c131612f0_0 .net *"_ivl_72", 0 0, L_0x7f7c1317c130;  1 drivers
L_0x7f7c13373710 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f7c13161070_0 .net/2u *"_ivl_74", 2 0, L_0x7f7c13373710;  1 drivers
L_0x7f7c13373758 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f7c13161100_0 .net/2u *"_ivl_76", 5 0, L_0x7f7c13373758;  1 drivers
v0x7f7c13160e80_0 .net *"_ivl_78", 0 0, L_0x7f7c1317c1d0;  1 drivers
L_0x7f7c133737a0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7f7c13160f10_0 .net/2u *"_ivl_80", 2 0, L_0x7f7c133737a0;  1 drivers
L_0x7f7c133737e8 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7f7c13160080_0 .net/2u *"_ivl_82", 5 0, L_0x7f7c133737e8;  1 drivers
v0x7f7c13160110_0 .net *"_ivl_84", 0 0, L_0x7f7c1317c330;  1 drivers
L_0x7f7c13373830 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f7c1315fe90_0 .net/2u *"_ivl_86", 5 0, L_0x7f7c13373830;  1 drivers
v0x7f7c1315ff20_0 .net *"_ivl_88", 0 0, L_0x7f7c1317c3d0;  1 drivers
v0x7f7c1315fca0_0 .net *"_ivl_9", 0 0, L_0x7f7c1317aee0;  1 drivers
v0x7f7c1315fd30_0 .net *"_ivl_91", 0 0, L_0x7f7c1317c540;  1 drivers
L_0x7f7c13373878 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f7c1315eea0_0 .net/2u *"_ivl_92", 2 0, L_0x7f7c13373878;  1 drivers
L_0x7f7c133738c0 .functor BUFT 1, C4<xxx>, C4<0>, C4<0>, C4<0>;
v0x7f7c1315ef30_0 .net *"_ivl_94", 2 0, L_0x7f7c133738c0;  1 drivers
v0x7f7c1315ecb0_0 .net *"_ivl_96", 2 0, L_0x7f7c1317c5b0;  1 drivers
v0x7f7c1315ed40_0 .net *"_ivl_98", 2 0, L_0x7f7c1317c710;  1 drivers
v0x7f7c1315eac0_0 .net "instr_op_i", 5 0, L_0x7f7c1317e7a0;  1 drivers
L_0x7f7c1317ac60 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373200;
L_0x7f7c1317ade0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373248;
L_0x7f7c1317afd0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373290;
L_0x7f7c1317b1e0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c133732d8;
L_0x7f7c1317b410 .functor MUXZ 1, L_0x7f7c13373368, L_0x7f7c13373320, L_0x7f7c1317b300, C4<>;
L_0x7f7c1317b5e0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c133733b0;
L_0x7f7c1317b6c0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c133733f8;
L_0x7f7c1317b8d0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373440;
L_0x7f7c1317bba0 .functor MUXZ 2, L_0x7f7c133734d0, L_0x7f7c13373488, L_0x7f7c1317b9b0, C4<>;
L_0x7f7c1317bcc0 .part L_0x7f7c1317bba0, 0, 1;
L_0x7f7c1317bda0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373518;
L_0x7f7c1317bf80 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c133735a8;
L_0x7f7c1317c020 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373638;
L_0x7f7c1317c130 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c133736c8;
L_0x7f7c1317c1d0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373758;
L_0x7f7c1317c330 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c133737e8;
L_0x7f7c1317c3d0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373830;
L_0x7f7c1317c5b0 .functor MUXZ 3, L_0x7f7c133738c0, L_0x7f7c13373878, L_0x7f7c1317c540, C4<>;
L_0x7f7c1317c710 .functor MUXZ 3, L_0x7f7c1317c5b0, L_0x7f7c133737a0, L_0x7f7c1317c1d0, C4<>;
L_0x7f7c1317c890 .functor MUXZ 3, L_0x7f7c1317c710, L_0x7f7c13373710, L_0x7f7c1317c130, C4<>;
L_0x7f7c1317c9b0 .functor MUXZ 3, L_0x7f7c1317c890, L_0x7f7c13373680, L_0x7f7c1317c020, C4<>;
L_0x7f7c1317cb40 .functor MUXZ 3, L_0x7f7c1317c9b0, L_0x7f7c133735f0, L_0x7f7c1317bf80, C4<>;
L_0x7f7c1317cca0 .functor MUXZ 3, L_0x7f7c1317cb40, L_0x7f7c13373560, L_0x7f7c1317bda0, C4<>;
L_0x7f7c1317baa0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373908;
L_0x7f7c1317d040 .functor MUXZ 2, L_0x7f7c13373998, L_0x7f7c13373950, L_0x7f7c1317baa0, C4<>;
L_0x7f7c1317d1f0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c133739e0;
L_0x7f7c1317be80 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373a28;
L_0x7f7c1317d620 .functor MUXZ 1, L_0x7f7c13373ab8, L_0x7f7c13373a70, L_0x7f7c1317d5b0, C4<>;
L_0x7f7c1317d7c0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373b00;
L_0x7f7c1317d4d0 .functor MUXZ 1, L_0x7f7c13373b90, L_0x7f7c13373b48, L_0x7f7c1317d7c0, C4<>;
L_0x7f7c1317da50 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373bd8;
L_0x7f7c1317d8a0 .functor MUXZ 1, L_0x7f7c13373c68, L_0x7f7c13373c20, L_0x7f7c1317da50, C4<>;
L_0x7f7c1317dcf0 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373cb0;
L_0x7f7c1317db30 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373cf8;
L_0x7f7c1317dfd0 .functor MUXZ 2, L_0x7f7c13373d88, L_0x7f7c13373d40, L_0x7f7c1317dee0, C4<>;
L_0x7f7c1317e190 .part L_0x7f7c1317dfd0, 0, 1;
L_0x7f7c1317e270 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373dd0;
L_0x7f7c1317e070 .functor MUXZ 1, L_0x7f7c13373e60, L_0x7f7c13373e18, L_0x7f7c1317e270, C4<>;
L_0x7f7c1317e500 .cmp/eq 6, L_0x7f7c1317e7a0, L_0x7f7c13373ea8;
L_0x7f7c1317e350 .functor MUXZ 2, L_0x7f7c13373f38, L_0x7f7c13373ef0, L_0x7f7c1317e500, C4<>;
S_0x7f7c1315dcc0 .scope module, "IM" "Instr_Memory" 3 54, 10 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v0x7f7c1315eb50 .array "Instr_Mem", 31 0, 31 0;
v0x7f7c1315dad0_0 .var/i "i", 31 0;
v0x7f7c1315db60_0 .var "instr_o", 31 0;
v0x7f7c1315d8e0_0 .net "pc_addr_i", 31 0, v0x7f7c1315b5b0_0;  alias, 1 drivers
E_0x7f7c1312ecb0 .event edge, v0x7f7c1315f120_0;
S_0x7f7c1315cae0 .scope module, "Mux_Write_Reg" "Mux3to1" 3 70, 11 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 5 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 5 "data_o";
P_0x7f7c1312ee10 .param/l "size" 0 11 3, +C4<00000000000000000000000000000101>;
L_0x7f7c1317fed0 .functor BUFZ 5, v0x7f7c1315c790_0, C4<00000>, C4<00000>, C4<00000>;
v0x7f7c1315d970_0 .net "data0_i", 4 0, L_0x7f7c13180530;  1 drivers
v0x7f7c1315c8f0_0 .net "data1_i", 4 0, L_0x7f7c131805d0;  1 drivers
L_0x7f7c13373f80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x7f7c1315c980_0 .net "data2_i", 4 0, L_0x7f7c13373f80;  1 drivers
v0x7f7c1315c700_0 .net "data_o", 4 0, L_0x7f7c1317fed0;  alias, 1 drivers
v0x7f7c1315c790_0 .var "data_o1", 4 0;
v0x7f7c1315b900_0 .net "select_i", 1 0, L_0x7f7c13180100;  alias, 1 drivers
E_0x7f7c13131f40 .event edge, v0x7f7c1315b900_0, v0x7f7c1315c980_0, v0x7f7c1315c8f0_0, v0x7f7c1315d970_0;
S_0x7f7c1315b710 .scope module, "PC" "Program_Counter" 3 52, 12 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v0x7f7c1315b990_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c1315b520_0 .net "pc_in_i", 31 0, L_0x7f7c1317a200;  alias, 1 drivers
v0x7f7c1315b5b0_0 .var "pc_out_o", 31 0;
v0x7f7c1315a720_0 .net "rst_n", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
E_0x7f7c13131f10/0 .event negedge, v0x7f7c1315a720_0;
E_0x7f7c13131f10/1 .event posedge, v0x7f7c13151bc0_0;
E_0x7f7c13131f10 .event/or E_0x7f7c13131f10/0, E_0x7f7c13131f10/1;
S_0x7f7c1315a530 .scope module, "Pipeline_Control" "Pipeline_Reg" 3 63, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 11 "data_i";
    .port_info 3 /OUTPUT 11 "data_o";
P_0x7f7c13136490 .param/l "size" 0 13 7, +C4<00000000000000000000000000001011>;
v0x7f7c1315a7b0_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c1315a340_0 .net "data_i", 10 0, L_0x7f7c1317fcd0;  1 drivers
v0x7f7c1315a3d0_0 .var "data_o", 10 0;
v0x7f7c13151940_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c13159540 .scope module, "Pipeline_Control_EX" "Pipeline_Reg" 3 78, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "data_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x7f7c13132e80 .param/l "size" 0 13 7, +C4<00000000000000000000000000000101>;
v0x7f7c131519d0_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c13159350_0 .net "data_i", 4 0, L_0x7f7c131838f0;  1 drivers
v0x7f7c131593e0_0 .var "data_o", 4 0;
v0x7f7c13158360_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c13158170 .scope module, "Pipeline_Control_MEM" "Pipeline_Reg" 3 85, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 3 "data_i";
    .port_info 3 /OUTPUT 3 "data_o";
P_0x7f7c13134af0 .param/l "size" 0 13 7, +C4<00000000000000000000000000000011>;
v0x7f7c131583f0_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c13151750_0 .net "data_i", 2 0, L_0x7f7c13185e80;  1 drivers
v0x7f7c131517e0_0 .var "data_o", 2 0;
v0x7f7c1314df60_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c1314dff0 .scope module, "Pipeline_IM" "Pipeline_Reg" 3 56, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7f7c13133ed0 .param/l "size" 0 13 7, +C4<00000000000000000000000000100000>;
v0x7f7c13127d70_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c13127e00_0 .net "data_i", 31 0, v0x7f7c1315db60_0;  alias, 1 drivers
v0x7f7c13127e90_0 .var "data_o", 31 0;
v0x7f7c13127f20_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c131261a0 .scope module, "Pipeline_IM_ID_EX" "Pipeline_Reg" 3 68, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7f7c13134e00 .param/l "size" 0 13 7, +C4<00000000000000000000000000100000>;
v0x7f7c13127fb0_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c13126310_0 .net "data_i", 31 0, v0x7f7c13127e90_0;  alias, 1 drivers
v0x7f7c131263a0_0 .var "data_o", 31 0;
v0x7f7c1310ddf0_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c1310de80 .scope module, "Pipeline_MEM_Data" "Pipeline_Reg" 3 87, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7f7c131361a0 .param/l "size" 0 13 7, +C4<00000000000000000000000000100000>;
v0x7f7c1310dff0_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c1311ede0_0 .net "data_i", 31 0, v0x7f7c1315a9a0_0;  alias, 1 drivers
v0x7f7c1311ee70_0 .var "data_o", 31 0;
v0x7f7c1311ef00_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c1311d6c0 .scope module, "Pipeline_RS" "Pipeline_Reg" 3 64, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7f7c1312f750 .param/l "size" 0 13 7, +C4<00000000000000000000000000100000>;
v0x7f7c1311ef90_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c1311d930_0 .net "data_i", 31 0, L_0x7f7c1317a540;  alias, 1 drivers
v0x7f7c1311f020_0 .var "data_o", 31 0;
v0x7f7c1312ca00_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c1312ca90 .scope module, "Pipeline_RT" "Pipeline_Reg" 3 65, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7f7c1311bf90 .param/l "size" 0 13 7, +C4<00000000000000000000000000100000>;
v0x7f7c1312e0c0_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c1312e150_0 .net "data_i", 31 0, L_0x7f7c1317a810;  alias, 1 drivers
v0x7f7c1312e1e0_0 .var "data_o", 31 0;
v0x7f7c1312e270_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c1311abe0 .scope module, "Pipeline_RT_EX" "Pipeline_Reg" 3 80, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7f7c1311bc90 .param/l "size" 0 13 7, +C4<00000000000000000000000000100000>;
v0x7f7c1311ad50_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c1312e300_0 .net "data_i", 31 0, v0x7f7c1312e1e0_0;  alias, 1 drivers
v0x7f7c131194f0_0 .var "data_o", 31 0;
v0x7f7c13119580_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c13119610 .scope module, "Pipeline_SE" "Pipeline_Reg" 3 66, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7f7c13115ed0 .param/l "size" 0 13 7, +C4<00000000000000000000000000100000>;
v0x7f7c131148c0_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c13114950_0 .net "data_i", 31 0, L_0x7f7c1317ee10;  alias, 1 drivers
v0x7f7c131149e0_0 .var "data_o", 31 0;
v0x7f7c13114a70_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c1310ff20 .scope module, "Pipeline_Write_Data" "Pipeline_Reg" 3 79, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7f7c13116160 .param/l "size" 0 13 7, +C4<00000000000000000000000000100000>;
v0x7f7c13114b00_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c13110090_0 .net "data_i", 31 0, L_0x7f7c13183880;  alias, 1 drivers
v0x7f7c13110120_0 .var "data_o", 31 0;
v0x7f7c131110e0_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c13111170 .scope module, "Pipeline_Write_Data_MEM" "Pipeline_Reg" 3 86, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7f7c131159d0 .param/l "size" 0 13 7, +C4<00000000000000000000000000100000>;
v0x7f7c131112e0_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c13105320_0 .net "data_i", 31 0, v0x7f7c13110120_0;  alias, 1 drivers
v0x7f7c131053b0_0 .var "data_o", 31 0;
v0x7f7c13105440_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c13171d20 .scope module, "Pipeline_Write_reg" "Pipeline_Reg" 3 81, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "data_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x7f7c13111980 .param/l "size" 0 13 7, +C4<00000000000000000000000000000101>;
v0x7f7c131054d0_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c13105560_0 .net "data_i", 4 0, L_0x7f7c1317fed0;  alias, 1 drivers
v0x7f7c13171e90_0 .var "data_o", 4 0;
v0x7f7c13171f20_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c13171fb0 .scope module, "Pipeline_Write_reg_MEM" "Pipeline_Reg" 3 88, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "data_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x7f7c13106350 .param/l "size" 0 13 7, +C4<00000000000000000000000000000101>;
v0x7f7c13172120_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c131721b0_0 .net "data_i", 4 0, v0x7f7c13171e90_0;  alias, 1 drivers
v0x7f7c13172240_0 .var "data_o", 4 0;
v0x7f7c131722d0_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c13172360 .scope module, "Pipeline_ZF" "Pipeline_Reg" 3 67, 13 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7f7c13106240 .param/l "size" 0 13 7, +C4<00000000000000000000000000100000>;
v0x7f7c131724d0_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c1311d830_0 .net "data_i", 31 0, o0x7f7c13347918;  alias, 0 drivers
v0x7f7c13172760_0 .var "data_o", 31 0;
v0x7f7c131727f0_0 .net "rst_i", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
S_0x7f7c13172880 .scope module, "RDdata_Source" "Mux3to1" 3 76, 11 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
P_0x7f7c13119780 .param/l "size" 0 11 3, +C4<00000000000000000000000000100000>;
L_0x7f7c13183880 .functor BUFZ 32, v0x7f7c13172c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f7c131729f0_0 .net "data0_i", 31 0, v0x7f7c131626c0_0;  alias, 1 drivers
v0x7f7c13172a80_0 .net "data1_i", 31 0, L_0x7f7c13183770;  alias, 1 drivers
v0x7f7c13172b10_0 .net "data2_i", 31 0, v0x7f7c13172760_0;  alias, 1 drivers
v0x7f7c13172ba0_0 .net "data_o", 31 0, L_0x7f7c13183880;  alias, 1 drivers
v0x7f7c13172c30_0 .var "data_o1", 31 0;
v0x7f7c13172cc0_0 .net "select_i", 1 0, L_0x7f7c13182b90;  alias, 1 drivers
E_0x7f7c131197c0 .event edge, v0x7f7c1316ce50_0, v0x7f7c13172760_0, v0x7f7c13172a80_0, v0x7f7c13162630_0;
S_0x7f7c13172d50 .scope module, "RF" "Reg_File" 3 58, 14 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "Wrtaddr_i";
    .port_info 5 /INPUT 32 "Wrtdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0x7f7c1317a540 .functor BUFZ 32, L_0x7f7c1317a380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f7c1317a810 .functor BUFZ 32, L_0x7f7c1317a5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f7c13172fa0_0 .net "RSaddr_i", 4 0, L_0x7f7c1317a8c0;  1 drivers
v0x7f7c13173030_0 .net "RSdata_o", 31 0, L_0x7f7c1317a540;  alias, 1 drivers
v0x7f7c131730c0_0 .net "RTaddr_i", 4 0, L_0x7f7c1317a9e0;  1 drivers
v0x7f7c13173150_0 .net "RTdata_o", 31 0, L_0x7f7c1317a810;  alias, 1 drivers
v0x7f7c131731e0_0 .net "RegWrite_i", 0 0, L_0x7f7c1317abb0;  1 drivers
v0x7f7c13173270 .array/s "Reg_File", 31 0, 31 0;
v0x7f7c13173300_0 .net "Wrtaddr_i", 4 0, v0x7f7c13172240_0;  alias, 1 drivers
v0x7f7c13173390_0 .net "Wrtdata_i", 31 0, L_0x7f7c13186190;  alias, 1 drivers
v0x7f7c13173420_0 .net *"_ivl_0", 31 0, L_0x7f7c1317a380;  1 drivers
v0x7f7c131734b0_0 .net *"_ivl_10", 6 0, L_0x7f7c1317a6b0;  1 drivers
L_0x7f7c133731b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7c13173540_0 .net *"_ivl_13", 1 0, L_0x7f7c133731b8;  1 drivers
v0x7f7c131735d0_0 .net *"_ivl_2", 6 0, L_0x7f7c1317a420;  1 drivers
L_0x7f7c13373170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7c13173660_0 .net *"_ivl_5", 1 0, L_0x7f7c13373170;  1 drivers
v0x7f7c131736f0_0 .net *"_ivl_8", 31 0, L_0x7f7c1317a5f0;  1 drivers
v0x7f7c13173780_0 .net "clk_i", 0 0, v0x7f7c13179850_0;  alias, 1 drivers
v0x7f7c13173810_0 .net "rst_n", 0 0, v0x7f7c131798f0_0;  alias, 1 drivers
E_0x7f7c1310e0c0 .event negedge, v0x7f7c13151bc0_0, v0x7f7c1315a720_0;
L_0x7f7c1317a380 .array/port v0x7f7c13173270, L_0x7f7c1317a420;
L_0x7f7c1317a420 .concat [ 5 2 0 0], L_0x7f7c1317a8c0, L_0x7f7c13373170;
L_0x7f7c1317a5f0 .array/port v0x7f7c13173270, L_0x7f7c1317a6b0;
L_0x7f7c1317a6b0 .concat [ 5 2 0 0], L_0x7f7c1317a9e0, L_0x7f7c133731b8;
S_0x7f7c13173aa0 .scope module, "SE" "Sign_Extend" 3 60, 15 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
L_0x7f7c1317fae0 .functor BUFZ 16, L_0x7f7c1317fb90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f7c13175b80_0 .net *"_ivl_52", 15 0, L_0x7f7c1317fae0;  1 drivers
v0x7f7c13175c10_0 .net "data_i", 15 0, L_0x7f7c1317fb90;  1 drivers
v0x7f7c13175ca0_0 .net "data_o", 31 0, L_0x7f7c1317ee10;  alias, 1 drivers
E_0x7f7c1315dbf0 .event edge, v0x7f7c13175c10_0;
L_0x7f7c1317e890 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317e930 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317e9d0 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317ea70 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317eb90 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317ec30 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317ecd0 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317ed70 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317ef10 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317efb0 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317f050 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317f0f0 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317f190 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317f2a0 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317f340 .part L_0x7f7c1317fb90, 15, 1;
L_0x7f7c1317f460 .part L_0x7f7c1317fb90, 15, 1;
LS_0x7f7c1317ee10_0_0 .concat8 [ 16 1 1 1], L_0x7f7c1317fae0, L_0x7f7c1317e890, L_0x7f7c1317e930, L_0x7f7c1317e9d0;
LS_0x7f7c1317ee10_0_4 .concat8 [ 1 1 1 1], L_0x7f7c1317ea70, L_0x7f7c1317eb90, L_0x7f7c1317ec30, L_0x7f7c1317ecd0;
LS_0x7f7c1317ee10_0_8 .concat8 [ 1 1 1 1], L_0x7f7c1317ed70, L_0x7f7c1317ef10, L_0x7f7c1317efb0, L_0x7f7c1317f050;
LS_0x7f7c1317ee10_0_12 .concat8 [ 1 1 1 1], L_0x7f7c1317f0f0, L_0x7f7c1317f190, L_0x7f7c1317f2a0, L_0x7f7c1317f340;
LS_0x7f7c1317ee10_0_16 .concat8 [ 1 0 0 0], L_0x7f7c1317f460;
LS_0x7f7c1317ee10_1_0 .concat8 [ 19 4 4 4], LS_0x7f7c1317ee10_0_0, LS_0x7f7c1317ee10_0_4, LS_0x7f7c1317ee10_0_8, LS_0x7f7c1317ee10_0_12;
LS_0x7f7c1317ee10_1_4 .concat8 [ 1 0 0 0], LS_0x7f7c1317ee10_0_16;
L_0x7f7c1317ee10 .concat8 [ 31 1 0 0], LS_0x7f7c1317ee10_1_0, LS_0x7f7c1317ee10_1_4;
S_0x7f7c13173c10 .scope generate, "genblk1[16]" "genblk1[16]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c1315edd0 .param/l "i" 0 15 14, +C4<010000>;
v0x7f7c1311aae0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317e890;  1 drivers
S_0x7f7c13173d80 .scope generate, "genblk1[17]" "genblk1[17]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c1315fdc0 .param/l "i" 0 15 14, +C4<010001>;
v0x7f7c13173ef0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317e930;  1 drivers
S_0x7f7c13173f80 .scope generate, "genblk1[18]" "genblk1[18]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13160fa0 .param/l "i" 0 15 14, +C4<010010>;
v0x7f7c131740f0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317e9d0;  1 drivers
S_0x7f7c13174180 .scope generate, "genblk1[19]" "genblk1[19]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13152860 .param/l "i" 0 15 14, +C4<010011>;
v0x7f7c131742f0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317ea70;  1 drivers
S_0x7f7c13174380 .scope generate, "genblk1[20]" "genblk1[20]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13152a50 .param/l "i" 0 15 14, +C4<010100>;
v0x7f7c131744f0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317eb90;  1 drivers
S_0x7f7c13174580 .scope generate, "genblk1[21]" "genblk1[21]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13163740 .param/l "i" 0 15 14, +C4<010101>;
v0x7f7c131746f0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317ec30;  1 drivers
S_0x7f7c13174780 .scope generate, "genblk1[22]" "genblk1[22]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13164920 .param/l "i" 0 15 14, +C4<010110>;
v0x7f7c131748f0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317ecd0;  1 drivers
S_0x7f7c13174980 .scope generate, "genblk1[23]" "genblk1[23]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13165910 .param/l "i" 0 15 14, +C4<010111>;
v0x7f7c13174af0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317ed70;  1 drivers
S_0x7f7c13174b80 .scope generate, "genblk1[24]" "genblk1[24]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13162560 .param/l "i" 0 15 14, +C4<011000>;
v0x7f7c13174cf0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317ef10;  1 drivers
S_0x7f7c13174d80 .scope generate, "genblk1[25]" "genblk1[25]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c131679e0 .param/l "i" 0 15 14, +C4<011001>;
v0x7f7c13174ef0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317efb0;  1 drivers
S_0x7f7c13174f80 .scope generate, "genblk1[26]" "genblk1[26]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13168f40 .param/l "i" 0 15 14, +C4<011010>;
v0x7f7c131750f0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317f050;  1 drivers
S_0x7f7c13175180 .scope generate, "genblk1[27]" "genblk1[27]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13153c30 .param/l "i" 0 15 14, +C4<011011>;
v0x7f7c131752f0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317f0f0;  1 drivers
S_0x7f7c13175380 .scope generate, "genblk1[28]" "genblk1[28]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13154c20 .param/l "i" 0 15 14, +C4<011100>;
v0x7f7c131754f0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317f190;  1 drivers
S_0x7f7c13175580 .scope generate, "genblk1[29]" "genblk1[29]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13155e00 .param/l "i" 0 15 14, +C4<011101>;
v0x7f7c131756f0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317f2a0;  1 drivers
S_0x7f7c13175780 .scope generate, "genblk1[30]" "genblk1[30]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13151680 .param/l "i" 0 15 14, +C4<011110>;
v0x7f7c131758f0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317f340;  1 drivers
S_0x7f7c13175980 .scope generate, "genblk1[31]" "genblk1[31]" 15 14, 15 14 0, S_0x7f7c13173aa0;
 .timescale -9 -12;
P_0x7f7c13157110 .param/l "i" 0 15 14, +C4<011111>;
v0x7f7c13175af0_0 .net *"_ivl_0", 0 0, L_0x7f7c1317f460;  1 drivers
S_0x7f7c13175d30 .scope module, "Shamt_Src" "Mux2to1" 3 73, 6 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x7f7c13159280 .param/l "size" 0 6 3, +C4<00000000000000000000000000000101>;
v0x7f7c13175ea0_0 .net "data0_i", 4 0, L_0x7f7c13183050;  1 drivers
v0x7f7c13175f30_0 .net "data1_i", 4 0, L_0x7f7c131831b0;  1 drivers
v0x7f7c13175fc0_0 .net "data_o", 4 0, L_0x7f7c13182fb0;  alias, 1 drivers
v0x7f7c13176050_0 .net "select_i", 0 0, L_0x7f7c13180670;  1 drivers
L_0x7f7c13182fb0 .functor MUXZ 5, L_0x7f7c13183050, L_0x7f7c131831b0, L_0x7f7c13180670, C4<>;
S_0x7f7c131760e0 .scope module, "WB_Mux" "Mux3to1" 3 90, 11 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
P_0x7f7c13152680 .param/l "size" 0 11 3, +C4<00000000000000000000000000100000>;
L_0x7f7c13186190 .functor BUFZ 32, v0x7f7c13176490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f7c13176250_0 .net "data0_i", 31 0, v0x7f7c131053b0_0;  alias, 1 drivers
v0x7f7c131762e0_0 .net "data1_i", 31 0, v0x7f7c1311ee70_0;  alias, 1 drivers
L_0x7f7c133748c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7c13176370_0 .net "data2_i", 31 0, L_0x7f7c133748c8;  1 drivers
v0x7f7c13176400_0 .net "data_o", 31 0, L_0x7f7c13186190;  alias, 1 drivers
v0x7f7c13176490_0 .var "data_o1", 31 0;
v0x7f7c13176520_0 .net "select_i", 1 0, L_0x7f7c13183ee0;  alias, 1 drivers
E_0x7f7c13167a20 .event edge, v0x7f7c13176520_0, v0x7f7c13176370_0, v0x7f7c1311ee70_0, v0x7f7c131053b0_0;
S_0x7f7c131765b0 .scope module, "ZF" "Zero_Filled" 3 61, 16 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7f7c13176720_0 .net "data_i", 15 0, L_0x7f7c1317fc30;  1 drivers
v0x7f7c131767b0_0 .net "data_o", 31 0, o0x7f7c13347918;  alias, 0 drivers
S_0x7f7c13176840 .scope module, "shifter" "Shifter" 3 75, 17 1 0, S_0x7f7c127106a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result";
    .port_info 1 /INPUT 1 "leftRight";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 32 "sftSrc";
L_0x7f7c13183770 .functor BUFZ 32, v0x7f7c13176ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f7c131769b0_0 .net "leftRight", 0 0, L_0x7f7c131837e0;  1 drivers
v0x7f7c13176a40_0 .net "result", 31 0, L_0x7f7c13183770;  alias, 1 drivers
v0x7f7c13176ad0_0 .var "result1", 31 0;
v0x7f7c13176b60_0 .net "sftSrc", 31 0, L_0x7f7c13182e10;  alias, 1 drivers
v0x7f7c13176bf0_0 .net "shamt", 4 0, L_0x7f7c13182fb0;  alias, 1 drivers
E_0x7f7c13161fd0 .event edge, v0x7f7c13175fc0_0, v0x7f7c13164a80_0, v0x7f7c131769b0_0;
    .scope S_0x7f7c1315b710;
T_0 ;
    %wait E_0x7f7c13131f10;
    %load/vec4 v0x7f7c1315a720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7c1315b5b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f7c1315b520_0;
    %assign/vec4 v0x7f7c1315b5b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f7c1315dcc0;
T_1 ;
    %wait E_0x7f7c1312ecb0;
    %load/vec4 v0x7f7c1315d8e0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x7f7c1315eb50, 4;
    %store/vec4 v0x7f7c1315db60_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f7c1315dcc0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7c1315dad0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7f7c1315dad0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f7c1315dad0_0;
    %store/vec4a v0x7f7c1315eb50, 4, 0;
    %load/vec4 v0x7f7c1315dad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7c1315dad0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7f7c1314dff0;
T_3 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c13127f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7c13127e90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f7c13127e00_0;
    %assign/vec4 v0x7f7c13127e90_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f7c13172d50;
T_4 ;
    %wait E_0x7f7c1310e0c0;
    %load/vec4 v0x7f7c13173810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f7c131731e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7f7c13173390_0;
    %load/vec4 v0x7f7c13173300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7f7c13173300_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7c13173270, 4;
    %load/vec4 v0x7f7c13173300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c13173270, 0, 4;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f7c13173aa0;
T_5 ;
    %wait E_0x7f7c1315dbf0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f7c1315a530;
T_6 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c13151940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7f7c1315a3d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f7c1315a340_0;
    %assign/vec4 v0x7f7c1315a3d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f7c1311d6c0;
T_7 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c1312ca00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7c1311f020_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f7c1311d930_0;
    %assign/vec4 v0x7f7c1311f020_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f7c1312ca90;
T_8 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c1312e270_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7c1312e1e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f7c1312e150_0;
    %assign/vec4 v0x7f7c1312e1e0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f7c13119610;
T_9 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c13114a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7c131149e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f7c13114950_0;
    %assign/vec4 v0x7f7c131149e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f7c13172360;
T_10 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c131727f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7c13172760_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f7c1311d830_0;
    %assign/vec4 v0x7f7c13172760_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f7c131261a0;
T_11 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c1310ddf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7c131263a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f7c13126310_0;
    %assign/vec4 v0x7f7c131263a0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f7c1315cae0;
T_12 ;
    %wait E_0x7f7c13131f40;
    %load/vec4 v0x7f7c1315b900_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7f7c1315d970_0;
    %store/vec4 v0x7f7c1315c790_0, 0, 5;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f7c1315b900_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x7f7c1315c8f0_0;
    %store/vec4 v0x7f7c1315c790_0, 0, 5;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7f7c1315b900_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x7f7c1315c980_0;
    %store/vec4 v0x7f7c1315c790_0, 0, 5;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f7c1316d130;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7c131638a0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x7f7c1316d130;
T_14 ;
    %wait E_0x7f7c13167dc0;
    %load/vec4 v0x7f7c13166db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x7f7c131649f0_0;
    %load/vec4 v0x7f7c13164a80_0;
    %and;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x7f7c131649f0_0;
    %load/vec4 v0x7f7c13164a80_0;
    %or;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0x7f7c131649f0_0;
    %load/vec4 v0x7f7c13164a80_0;
    %add;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f7c131649f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f7c13164a80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7f7c131626c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7c131638a0_0, 0, 1;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x7f7c131649f0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7f7c13164a80_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x7f7c131626c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7c131638a0_0, 0, 1;
T_14.12 ;
T_14.11 ;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x7f7c131649f0_0;
    %load/vec4 v0x7f7c13164a80_0;
    %sub;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f7c131649f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7f7c13164a80_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x7f7c131626c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7c131638a0_0, 0, 1;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0x7f7c131649f0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f7c13164a80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7f7c131626c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7c131638a0_0, 0, 1;
T_14.16 ;
T_14.15 ;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x7f7c131649f0_0;
    %load/vec4 v0x7f7c13164a80_0;
    %sub;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f7c131649f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7f7c13164a80_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x7f7c131626c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.18, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.19;
T_14.18 ;
    %load/vec4 v0x7f7c131649f0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f7c13164a80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7f7c131626c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.21;
T_14.20 ;
    %load/vec4 v0x7f7c131626c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.23;
T_14.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
T_14.23 ;
T_14.21 ;
T_14.19 ;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x7f7c131649f0_0;
    %load/vec4 v0x7f7c13164a80_0;
    %or;
    %inv;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x7f7c131649f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_14.24, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_14.25, 8;
T_14.24 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_14.25, 8;
 ; End of false expr.
    %blend;
T_14.25;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x7f7c131649f0_0;
    %load/vec4 v0x7f7c13164a80_0;
    %sub;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f7c131649f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7f7c13164a80_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x7f7c131626c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.26, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.27;
T_14.26 ;
    %load/vec4 v0x7f7c131649f0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f7c13164a80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7f7c131626c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.28, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.29;
T_14.28 ;
    %load/vec4 v0x7f7c131626c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.31;
T_14.30 ;
    %load/vec4 v0x7f7c131626c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.32, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.33;
T_14.32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
T_14.33 ;
T_14.31 ;
T_14.29 ;
T_14.27 ;
    %load/vec4 v0x7f7c131626c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.34, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.35, 8;
T_14.34 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.35, 8;
 ; End of false expr.
    %blend;
T_14.35;
    %store/vec4 v0x7f7c131626c0_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f7c13176840;
T_15 ;
    %wait E_0x7f7c13161fd0;
    %load/vec4 v0x7f7c131769b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %jmp T_15.2;
T_15.0 ;
    %load/vec4 v0x7f7c13176b60_0;
    %ix/getv 4, v0x7f7c13176bf0_0;
    %shiftr 4;
    %store/vec4 v0x7f7c13176ad0_0, 0, 32;
    %jmp T_15.2;
T_15.1 ;
    %load/vec4 v0x7f7c13176b60_0;
    %ix/getv 4, v0x7f7c13176bf0_0;
    %shiftl 4;
    %store/vec4 v0x7f7c13176ad0_0, 0, 32;
    %jmp T_15.2;
T_15.2 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f7c13172880;
T_16 ;
    %wait E_0x7f7c131197c0;
    %load/vec4 v0x7f7c13172cc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7f7c131729f0_0;
    %store/vec4 v0x7f7c13172c30_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7f7c13172cc0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7f7c13172a80_0;
    %store/vec4 v0x7f7c13172c30_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7f7c13172cc0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x7f7c13172b10_0;
    %store/vec4 v0x7f7c13172c30_0, 0, 32;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f7c13159540;
T_17 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c13158360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f7c131593e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7f7c13159350_0;
    %assign/vec4 v0x7f7c131593e0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f7c1310ff20;
T_18 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c131110e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7c13110120_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7f7c13110090_0;
    %assign/vec4 v0x7f7c13110120_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f7c1311abe0;
T_19 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c13119580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7c131194f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f7c1312e300_0;
    %assign/vec4 v0x7f7c131194f0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f7c13171d20;
T_20 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c13171f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f7c13171e90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f7c13105560_0;
    %assign/vec4 v0x7f7c13171e90_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f7c131676e0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7c13159730_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x7f7c13159730_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7f7c13159730_0;
    %store/vec4a v0x7f7c1315cd60, 4, 0;
    %load/vec4 v0x7f7c13159730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7c13159730_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0x7f7c131676e0;
T_22 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c1315bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x7f7c1315a910_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7f7c13151b30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c1315cd60, 0, 4;
    %load/vec4 v0x7f7c1315a910_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7f7c13151b30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c1315cd60, 0, 4;
    %load/vec4 v0x7f7c1315a910_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7f7c13151b30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c1315cd60, 0, 4;
    %load/vec4 v0x7f7c1315a910_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7f7c13151b30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7c1315cd60, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f7c131676e0;
T_23 ;
    %wait E_0x7f7c131616f0;
    %load/vec4 v0x7f7c1315baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x7f7c13151b30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f7c1315cd60, 4;
    %load/vec4 v0x7f7c13151b30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f7c1315cd60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f7c13151b30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f7c1315cd60, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x7f7c13151b30_0;
    %load/vec4a v0x7f7c1315cd60, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f7c1315a9a0_0, 0, 32;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7f7c13158170;
T_24 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c1314df60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f7c131517e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7f7c13151750_0;
    %assign/vec4 v0x7f7c131517e0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f7c13111170;
T_25 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c13105440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7c131053b0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7f7c13105320_0;
    %assign/vec4 v0x7f7c131053b0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f7c1310de80;
T_26 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c1311ef00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7c1311ee70_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7f7c1311ede0_0;
    %assign/vec4 v0x7f7c1311ee70_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7f7c13171fb0;
T_27 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c131722d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f7c13172240_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7f7c131721b0_0;
    %assign/vec4 v0x7f7c13172240_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7f7c131760e0;
T_28 ;
    %wait E_0x7f7c13167a20;
    %load/vec4 v0x7f7c13176520_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x7f7c13176250_0;
    %store/vec4 v0x7f7c13176490_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7f7c13176520_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x7f7c131762e0_0;
    %store/vec4 v0x7f7c13176490_0, 0, 32;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x7f7c13176520_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x7f7c13176370_0;
    %store/vec4 v0x7f7c13176490_0, 0, 32;
T_28.4 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7f7c12708440;
T_29 ;
    %delay 5000, 0;
    %load/vec4 v0x7f7c13179850_0;
    %inv;
    %store/vec4 v0x7f7c13179850_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7f7c12708440;
T_30 ;
    %vpi_call 2 35 "$readmemb", "CO_P5_test_data1.txt", v0x7f7c1315eb50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7c13179850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7c131798f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7c13179990_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7c131798f0_0, 0, 1;
    %delay 400000, 0;
    %vpi_call 2 42 "$stop" {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x7f7c12708440;
T_31 ;
    %wait E_0x7f7c1315f330;
    %load/vec4 v0x7f7c13179990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7c13179990_0, 0, 32;
    %load/vec4 v0x7f7c13179990_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %vpi_call 2 51 "$display", "Register===========================================================\012" {0 0 0};
    %vpi_call 2 52 "$display", "r0=%0d, r1=%0d, r2=%0d, r3=%0d, r4=%0d, r5=%0d, r6=%0d, r7=%0d\012", &A<v0x7f7c13173270, 0>, &A<v0x7f7c13173270, 1>, &A<v0x7f7c13173270, 2>, &A<v0x7f7c13173270, 3>, &A<v0x7f7c13173270, 4>, &A<v0x7f7c13173270, 5>, &A<v0x7f7c13173270, 6>, &A<v0x7f7c13173270, 7>, " " {0 0 0};
    %vpi_call 2 56 "$display", "r8=%0d, r9=%0d, r10=%0d, r11=%0d, r12=%0d, r13=%0d, r14=%0d, r15=%0d\012", &A<v0x7f7c13173270, 8>, &A<v0x7f7c13173270, 9>, &A<v0x7f7c13173270, 10>, &A<v0x7f7c13173270, 11>, &A<v0x7f7c13173270, 12>, &A<v0x7f7c13173270, 13>, &A<v0x7f7c13173270, 14>, &A<v0x7f7c13173270, 15>, " " {0 0 0};
    %vpi_call 2 60 "$display", "r16=%0d, r17=%0d, r18=%0d, r19=%0d, r20=%0d, r21=%0d, r22=%0d, r23=%0d\012", &A<v0x7f7c13173270, 16>, &A<v0x7f7c13173270, 17>, &A<v0x7f7c13173270, 18>, &A<v0x7f7c13173270, 19>, &A<v0x7f7c13173270, 20>, &A<v0x7f7c13173270, 21>, &A<v0x7f7c13173270, 22>, &A<v0x7f7c13173270, 23>, " " {0 0 0};
    %vpi_call 2 64 "$display", "r24=%0d, r25=%0d, r26=%0d, r27=%0d, r28=%0d, r29=%0d, r30=%0d, r31=%0d\012", &A<v0x7f7c13173270, 24>, &A<v0x7f7c13173270, 25>, &A<v0x7f7c13173270, 26>, &A<v0x7f7c13173270, 27>, &A<v0x7f7c13173270, 28>, &A<v0x7f7c13173270, 29>, &A<v0x7f7c13173270, 30>, &A<v0x7f7c13173270, 31>, " " {0 0 0};
    %vpi_call 2 69 "$display", "\012Memory===========================================================\012" {0 0 0};
    %vpi_call 2 70 "$display", "m0=%0d, m1=%0d, m2=%0d, m3=%0d, m4=%0d, m5=%0d, m6=%0d, m7=%0d\012\012m8=%0d, m9=%0d, m10=%0d, m11=%0d, m12=%0d, m13=%0d, m14=%0d, m15=%0d\012\012m16=%0d, m17=%0d, m18=%0d, m19=%0d, m20=%0d, m21=%0d, m22=%0d, m23=%0d\012\012m24=%0d, m25=%0d, m26=%0d, m27=%0d, m28=%0d, m29=%0d, m30=%0d, m31=%0d", v0x7f7c131597c0_0, v0x7f7c131597c0_1, v0x7f7c131597c0_2, v0x7f7c131597c0_3, v0x7f7c131597c0_4, v0x7f7c131597c0_5, v0x7f7c131597c0_6, v0x7f7c131597c0_7, v0x7f7c131597c0_8, v0x7f7c131597c0_9, v0x7f7c131597c0_10, v0x7f7c131597c0_11, v0x7f7c131597c0_12, v0x7f7c131597c0_13, v0x7f7c131597c0_14, v0x7f7c131597c0_15, v0x7f7c131597c0_16, v0x7f7c131597c0_17, v0x7f7c131597c0_18, v0x7f7c131597c0_19, v0x7f7c131597c0_20, v0x7f7c131597c0_21, v0x7f7c131597c0_22, v0x7f7c131597c0_23, v0x7f7c131597c0_24, v0x7f7c131597c0_25, v0x7f7c131597c0_26, v0x7f7c131597c0_27, v0x7f7c131597c0_28, v0x7f7c131597c0_29, v0x7f7c131597c0_30, v0x7f7c131597c0_31 {0 0 0};
T_31.0 ;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Mux2to1.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "Instr_Memory.v";
    "Mux3to1.v";
    "Program_Counter.v";
    "Pipeline_reg.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Zero_Filled.v";
    "Shifter.v";
