
Mario_Game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e50  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e67c  08009ff0  08009ff0  0000aff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801866c  0801866c  0001a0e8  2**0
                  CONTENTS
  4 .ARM          00000008  0801866c  0801866c  0001966c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018674  08018674  0001a0e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018674  08018674  00019674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018678  08018678  00019678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000e8  20000000  0801867c  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000055fc  200000e8  08018764  0001a0e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200056e4  08018764  0001a6e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001a0e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001453f  00000000  00000000  0001a118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ebd  00000000  00000000  0002e657  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b0  00000000  00000000  00031518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00018a10  00000000  00000000  000327c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00018b92  00000000  00000000  0004b1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00092435  00000000  00000000  00063d6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000f619f  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000e85  00000000  00000000  000f61e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000548c  00000000  00000000  000f7068  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000fc4f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000e8 	.word	0x200000e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009fd8 	.word	0x08009fd8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000ec 	.word	0x200000ec
 80001dc:	08009fd8 	.word	0x08009fd8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	@ 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2f>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000854:	bf24      	itt	cs
 8000856:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800085a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800085e:	d90d      	bls.n	800087c <__aeabi_d2f+0x30>
 8000860:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000864:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000868:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800086c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000870:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000874:	bf08      	it	eq
 8000876:	f020 0001 	biceq.w	r0, r0, #1
 800087a:	4770      	bx	lr
 800087c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000880:	d121      	bne.n	80008c6 <__aeabi_d2f+0x7a>
 8000882:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000886:	bfbc      	itt	lt
 8000888:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800088c:	4770      	bxlt	lr
 800088e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000892:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000896:	f1c2 0218 	rsb	r2, r2, #24
 800089a:	f1c2 0c20 	rsb	ip, r2, #32
 800089e:	fa10 f30c 	lsls.w	r3, r0, ip
 80008a2:	fa20 f002 	lsr.w	r0, r0, r2
 80008a6:	bf18      	it	ne
 80008a8:	f040 0001 	orrne.w	r0, r0, #1
 80008ac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008b0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008b4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008b8:	ea40 000c 	orr.w	r0, r0, ip
 80008bc:	fa23 f302 	lsr.w	r3, r3, r2
 80008c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008c4:	e7cc      	b.n	8000860 <__aeabi_d2f+0x14>
 80008c6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008ca:	d107      	bne.n	80008dc <__aeabi_d2f+0x90>
 80008cc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008d0:	bf1e      	ittt	ne
 80008d2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80008d6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80008da:	4770      	bxne	lr
 80008dc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80008e0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80008e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop

080008ec <__aeabi_uldivmod>:
 80008ec:	b953      	cbnz	r3, 8000904 <__aeabi_uldivmod+0x18>
 80008ee:	b94a      	cbnz	r2, 8000904 <__aeabi_uldivmod+0x18>
 80008f0:	2900      	cmp	r1, #0
 80008f2:	bf08      	it	eq
 80008f4:	2800      	cmpeq	r0, #0
 80008f6:	bf1c      	itt	ne
 80008f8:	f04f 31ff 	movne.w	r1, #4294967295
 80008fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000900:	f000 b96a 	b.w	8000bd8 <__aeabi_idiv0>
 8000904:	f1ad 0c08 	sub.w	ip, sp, #8
 8000908:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800090c:	f000 f806 	bl	800091c <__udivmoddi4>
 8000910:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000918:	b004      	add	sp, #16
 800091a:	4770      	bx	lr

0800091c <__udivmoddi4>:
 800091c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000920:	9d08      	ldr	r5, [sp, #32]
 8000922:	460c      	mov	r4, r1
 8000924:	2b00      	cmp	r3, #0
 8000926:	d14e      	bne.n	80009c6 <__udivmoddi4+0xaa>
 8000928:	4694      	mov	ip, r2
 800092a:	458c      	cmp	ip, r1
 800092c:	4686      	mov	lr, r0
 800092e:	fab2 f282 	clz	r2, r2
 8000932:	d962      	bls.n	80009fa <__udivmoddi4+0xde>
 8000934:	b14a      	cbz	r2, 800094a <__udivmoddi4+0x2e>
 8000936:	f1c2 0320 	rsb	r3, r2, #32
 800093a:	4091      	lsls	r1, r2
 800093c:	fa20 f303 	lsr.w	r3, r0, r3
 8000940:	fa0c fc02 	lsl.w	ip, ip, r2
 8000944:	4319      	orrs	r1, r3
 8000946:	fa00 fe02 	lsl.w	lr, r0, r2
 800094a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800094e:	fa1f f68c 	uxth.w	r6, ip
 8000952:	fbb1 f4f7 	udiv	r4, r1, r7
 8000956:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800095a:	fb07 1114 	mls	r1, r7, r4, r1
 800095e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000962:	fb04 f106 	mul.w	r1, r4, r6
 8000966:	4299      	cmp	r1, r3
 8000968:	d90a      	bls.n	8000980 <__udivmoddi4+0x64>
 800096a:	eb1c 0303 	adds.w	r3, ip, r3
 800096e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000972:	f080 8112 	bcs.w	8000b9a <__udivmoddi4+0x27e>
 8000976:	4299      	cmp	r1, r3
 8000978:	f240 810f 	bls.w	8000b9a <__udivmoddi4+0x27e>
 800097c:	3c02      	subs	r4, #2
 800097e:	4463      	add	r3, ip
 8000980:	1a59      	subs	r1, r3, r1
 8000982:	fa1f f38e 	uxth.w	r3, lr
 8000986:	fbb1 f0f7 	udiv	r0, r1, r7
 800098a:	fb07 1110 	mls	r1, r7, r0, r1
 800098e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000992:	fb00 f606 	mul.w	r6, r0, r6
 8000996:	429e      	cmp	r6, r3
 8000998:	d90a      	bls.n	80009b0 <__udivmoddi4+0x94>
 800099a:	eb1c 0303 	adds.w	r3, ip, r3
 800099e:	f100 31ff 	add.w	r1, r0, #4294967295
 80009a2:	f080 80fc 	bcs.w	8000b9e <__udivmoddi4+0x282>
 80009a6:	429e      	cmp	r6, r3
 80009a8:	f240 80f9 	bls.w	8000b9e <__udivmoddi4+0x282>
 80009ac:	4463      	add	r3, ip
 80009ae:	3802      	subs	r0, #2
 80009b0:	1b9b      	subs	r3, r3, r6
 80009b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80009b6:	2100      	movs	r1, #0
 80009b8:	b11d      	cbz	r5, 80009c2 <__udivmoddi4+0xa6>
 80009ba:	40d3      	lsrs	r3, r2
 80009bc:	2200      	movs	r2, #0
 80009be:	e9c5 3200 	strd	r3, r2, [r5]
 80009c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c6:	428b      	cmp	r3, r1
 80009c8:	d905      	bls.n	80009d6 <__udivmoddi4+0xba>
 80009ca:	b10d      	cbz	r5, 80009d0 <__udivmoddi4+0xb4>
 80009cc:	e9c5 0100 	strd	r0, r1, [r5]
 80009d0:	2100      	movs	r1, #0
 80009d2:	4608      	mov	r0, r1
 80009d4:	e7f5      	b.n	80009c2 <__udivmoddi4+0xa6>
 80009d6:	fab3 f183 	clz	r1, r3
 80009da:	2900      	cmp	r1, #0
 80009dc:	d146      	bne.n	8000a6c <__udivmoddi4+0x150>
 80009de:	42a3      	cmp	r3, r4
 80009e0:	d302      	bcc.n	80009e8 <__udivmoddi4+0xcc>
 80009e2:	4290      	cmp	r0, r2
 80009e4:	f0c0 80f0 	bcc.w	8000bc8 <__udivmoddi4+0x2ac>
 80009e8:	1a86      	subs	r6, r0, r2
 80009ea:	eb64 0303 	sbc.w	r3, r4, r3
 80009ee:	2001      	movs	r0, #1
 80009f0:	2d00      	cmp	r5, #0
 80009f2:	d0e6      	beq.n	80009c2 <__udivmoddi4+0xa6>
 80009f4:	e9c5 6300 	strd	r6, r3, [r5]
 80009f8:	e7e3      	b.n	80009c2 <__udivmoddi4+0xa6>
 80009fa:	2a00      	cmp	r2, #0
 80009fc:	f040 8090 	bne.w	8000b20 <__udivmoddi4+0x204>
 8000a00:	eba1 040c 	sub.w	r4, r1, ip
 8000a04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a08:	fa1f f78c 	uxth.w	r7, ip
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000a12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a16:	fb08 4416 	mls	r4, r8, r6, r4
 8000a1a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000a1e:	fb07 f006 	mul.w	r0, r7, r6
 8000a22:	4298      	cmp	r0, r3
 8000a24:	d908      	bls.n	8000a38 <__udivmoddi4+0x11c>
 8000a26:	eb1c 0303 	adds.w	r3, ip, r3
 8000a2a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000a2e:	d202      	bcs.n	8000a36 <__udivmoddi4+0x11a>
 8000a30:	4298      	cmp	r0, r3
 8000a32:	f200 80cd 	bhi.w	8000bd0 <__udivmoddi4+0x2b4>
 8000a36:	4626      	mov	r6, r4
 8000a38:	1a1c      	subs	r4, r3, r0
 8000a3a:	fa1f f38e 	uxth.w	r3, lr
 8000a3e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000a42:	fb08 4410 	mls	r4, r8, r0, r4
 8000a46:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000a4a:	fb00 f707 	mul.w	r7, r0, r7
 8000a4e:	429f      	cmp	r7, r3
 8000a50:	d908      	bls.n	8000a64 <__udivmoddi4+0x148>
 8000a52:	eb1c 0303 	adds.w	r3, ip, r3
 8000a56:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a5a:	d202      	bcs.n	8000a62 <__udivmoddi4+0x146>
 8000a5c:	429f      	cmp	r7, r3
 8000a5e:	f200 80b0 	bhi.w	8000bc2 <__udivmoddi4+0x2a6>
 8000a62:	4620      	mov	r0, r4
 8000a64:	1bdb      	subs	r3, r3, r7
 8000a66:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a6a:	e7a5      	b.n	80009b8 <__udivmoddi4+0x9c>
 8000a6c:	f1c1 0620 	rsb	r6, r1, #32
 8000a70:	408b      	lsls	r3, r1
 8000a72:	fa22 f706 	lsr.w	r7, r2, r6
 8000a76:	431f      	orrs	r7, r3
 8000a78:	fa20 fc06 	lsr.w	ip, r0, r6
 8000a7c:	fa04 f301 	lsl.w	r3, r4, r1
 8000a80:	ea43 030c 	orr.w	r3, r3, ip
 8000a84:	40f4      	lsrs	r4, r6
 8000a86:	fa00 f801 	lsl.w	r8, r0, r1
 8000a8a:	0c38      	lsrs	r0, r7, #16
 8000a8c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000a90:	fbb4 fef0 	udiv	lr, r4, r0
 8000a94:	fa1f fc87 	uxth.w	ip, r7
 8000a98:	fb00 441e 	mls	r4, r0, lr, r4
 8000a9c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000aa0:	fb0e f90c 	mul.w	r9, lr, ip
 8000aa4:	45a1      	cmp	r9, r4
 8000aa6:	fa02 f201 	lsl.w	r2, r2, r1
 8000aaa:	d90a      	bls.n	8000ac2 <__udivmoddi4+0x1a6>
 8000aac:	193c      	adds	r4, r7, r4
 8000aae:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ab2:	f080 8084 	bcs.w	8000bbe <__udivmoddi4+0x2a2>
 8000ab6:	45a1      	cmp	r9, r4
 8000ab8:	f240 8081 	bls.w	8000bbe <__udivmoddi4+0x2a2>
 8000abc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ac0:	443c      	add	r4, r7
 8000ac2:	eba4 0409 	sub.w	r4, r4, r9
 8000ac6:	fa1f f983 	uxth.w	r9, r3
 8000aca:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ace:	fb00 4413 	mls	r4, r0, r3, r4
 8000ad2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ad6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ada:	45a4      	cmp	ip, r4
 8000adc:	d907      	bls.n	8000aee <__udivmoddi4+0x1d2>
 8000ade:	193c      	adds	r4, r7, r4
 8000ae0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ae4:	d267      	bcs.n	8000bb6 <__udivmoddi4+0x29a>
 8000ae6:	45a4      	cmp	ip, r4
 8000ae8:	d965      	bls.n	8000bb6 <__udivmoddi4+0x29a>
 8000aea:	3b02      	subs	r3, #2
 8000aec:	443c      	add	r4, r7
 8000aee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000af2:	fba0 9302 	umull	r9, r3, r0, r2
 8000af6:	eba4 040c 	sub.w	r4, r4, ip
 8000afa:	429c      	cmp	r4, r3
 8000afc:	46ce      	mov	lr, r9
 8000afe:	469c      	mov	ip, r3
 8000b00:	d351      	bcc.n	8000ba6 <__udivmoddi4+0x28a>
 8000b02:	d04e      	beq.n	8000ba2 <__udivmoddi4+0x286>
 8000b04:	b155      	cbz	r5, 8000b1c <__udivmoddi4+0x200>
 8000b06:	ebb8 030e 	subs.w	r3, r8, lr
 8000b0a:	eb64 040c 	sbc.w	r4, r4, ip
 8000b0e:	fa04 f606 	lsl.w	r6, r4, r6
 8000b12:	40cb      	lsrs	r3, r1
 8000b14:	431e      	orrs	r6, r3
 8000b16:	40cc      	lsrs	r4, r1
 8000b18:	e9c5 6400 	strd	r6, r4, [r5]
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	e750      	b.n	80009c2 <__udivmoddi4+0xa6>
 8000b20:	f1c2 0320 	rsb	r3, r2, #32
 8000b24:	fa20 f103 	lsr.w	r1, r0, r3
 8000b28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b2c:	fa24 f303 	lsr.w	r3, r4, r3
 8000b30:	4094      	lsls	r4, r2
 8000b32:	430c      	orrs	r4, r1
 8000b34:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b38:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b3c:	fa1f f78c 	uxth.w	r7, ip
 8000b40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b44:	fb08 3110 	mls	r1, r8, r0, r3
 8000b48:	0c23      	lsrs	r3, r4, #16
 8000b4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b4e:	fb00 f107 	mul.w	r1, r0, r7
 8000b52:	4299      	cmp	r1, r3
 8000b54:	d908      	bls.n	8000b68 <__udivmoddi4+0x24c>
 8000b56:	eb1c 0303 	adds.w	r3, ip, r3
 8000b5a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000b5e:	d22c      	bcs.n	8000bba <__udivmoddi4+0x29e>
 8000b60:	4299      	cmp	r1, r3
 8000b62:	d92a      	bls.n	8000bba <__udivmoddi4+0x29e>
 8000b64:	3802      	subs	r0, #2
 8000b66:	4463      	add	r3, ip
 8000b68:	1a5b      	subs	r3, r3, r1
 8000b6a:	b2a4      	uxth	r4, r4
 8000b6c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000b70:	fb08 3311 	mls	r3, r8, r1, r3
 8000b74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b78:	fb01 f307 	mul.w	r3, r1, r7
 8000b7c:	42a3      	cmp	r3, r4
 8000b7e:	d908      	bls.n	8000b92 <__udivmoddi4+0x276>
 8000b80:	eb1c 0404 	adds.w	r4, ip, r4
 8000b84:	f101 36ff 	add.w	r6, r1, #4294967295
 8000b88:	d213      	bcs.n	8000bb2 <__udivmoddi4+0x296>
 8000b8a:	42a3      	cmp	r3, r4
 8000b8c:	d911      	bls.n	8000bb2 <__udivmoddi4+0x296>
 8000b8e:	3902      	subs	r1, #2
 8000b90:	4464      	add	r4, ip
 8000b92:	1ae4      	subs	r4, r4, r3
 8000b94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000b98:	e739      	b.n	8000a0e <__udivmoddi4+0xf2>
 8000b9a:	4604      	mov	r4, r0
 8000b9c:	e6f0      	b.n	8000980 <__udivmoddi4+0x64>
 8000b9e:	4608      	mov	r0, r1
 8000ba0:	e706      	b.n	80009b0 <__udivmoddi4+0x94>
 8000ba2:	45c8      	cmp	r8, r9
 8000ba4:	d2ae      	bcs.n	8000b04 <__udivmoddi4+0x1e8>
 8000ba6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000baa:	eb63 0c07 	sbc.w	ip, r3, r7
 8000bae:	3801      	subs	r0, #1
 8000bb0:	e7a8      	b.n	8000b04 <__udivmoddi4+0x1e8>
 8000bb2:	4631      	mov	r1, r6
 8000bb4:	e7ed      	b.n	8000b92 <__udivmoddi4+0x276>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	e799      	b.n	8000aee <__udivmoddi4+0x1d2>
 8000bba:	4630      	mov	r0, r6
 8000bbc:	e7d4      	b.n	8000b68 <__udivmoddi4+0x24c>
 8000bbe:	46d6      	mov	lr, sl
 8000bc0:	e77f      	b.n	8000ac2 <__udivmoddi4+0x1a6>
 8000bc2:	4463      	add	r3, ip
 8000bc4:	3802      	subs	r0, #2
 8000bc6:	e74d      	b.n	8000a64 <__udivmoddi4+0x148>
 8000bc8:	4606      	mov	r6, r0
 8000bca:	4623      	mov	r3, r4
 8000bcc:	4608      	mov	r0, r1
 8000bce:	e70f      	b.n	80009f0 <__udivmoddi4+0xd4>
 8000bd0:	3e02      	subs	r6, #2
 8000bd2:	4463      	add	r3, ip
 8000bd4:	e730      	b.n	8000a38 <__udivmoddi4+0x11c>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_idiv0>:
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <ILI9341_Select>:
/* vim: set ai et ts=4 sw=4: */
#include "stm32f4xx_hal.h"
#include "ili9341.h"

static void ILI9341_Select() {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8000be0:	2200      	movs	r2, #0
 8000be2:	2101      	movs	r1, #1
 8000be4:	4802      	ldr	r0, [pc, #8]	@ (8000bf0 <ILI9341_Select+0x14>)
 8000be6:	f002 fe59 	bl	800389c <HAL_GPIO_WritePin>
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	40020400 	.word	0x40020400

08000bf4 <ILI9341_Unselect>:

void ILI9341_Unselect() {
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	2101      	movs	r1, #1
 8000bfc:	4802      	ldr	r0, [pc, #8]	@ (8000c08 <ILI9341_Unselect+0x14>)
 8000bfe:	f002 fe4d 	bl	800389c <HAL_GPIO_WritePin>
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	40020400 	.word	0x40020400

08000c0c <ILI9341_Reset>:

static void ILI9341_Reset() {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_RESET);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2110      	movs	r1, #16
 8000c14:	4806      	ldr	r0, [pc, #24]	@ (8000c30 <ILI9341_Reset+0x24>)
 8000c16:	f002 fe41 	bl	800389c <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000c1a:	2005      	movs	r0, #5
 8000c1c:	f002 fb6c 	bl	80032f8 <HAL_Delay>
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_SET);
 8000c20:	2201      	movs	r2, #1
 8000c22:	2110      	movs	r1, #16
 8000c24:	4802      	ldr	r0, [pc, #8]	@ (8000c30 <ILI9341_Reset+0x24>)
 8000c26:	f002 fe39 	bl	800389c <HAL_GPIO_WritePin>
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40020000 	.word	0x40020000

08000c34 <ILI9341_WriteCommand>:

static void ILI9341_WriteCommand(uint8_t cmd) {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2102      	movs	r1, #2
 8000c42:	4807      	ldr	r0, [pc, #28]	@ (8000c60 <ILI9341_WriteCommand+0x2c>)
 8000c44:	f002 fe2a 	bl	800389c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000c48:	1df9      	adds	r1, r7, #7
 8000c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c4e:	2201      	movs	r2, #1
 8000c50:	4804      	ldr	r0, [pc, #16]	@ (8000c64 <ILI9341_WriteCommand+0x30>)
 8000c52:	f003 fb1e 	bl	8004292 <HAL_SPI_Transmit>
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40020400 	.word	0x40020400
 8000c64:	20000104 	.word	0x20000104

08000c68 <ILI9341_WriteData>:


static void ILI9341_WriteData(uint8_t* buff, size_t buff_size) {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8000c72:	2201      	movs	r2, #1
 8000c74:	2102      	movs	r1, #2
 8000c76:	4811      	ldr	r0, [pc, #68]	@ (8000cbc <ILI9341_WriteData+0x54>)
 8000c78:	f002 fe10 	bl	800389c <HAL_GPIO_WritePin>

    // split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 8000c7c:	e015      	b.n	8000caa <ILI9341_WriteData+0x42>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000c84:	bf28      	it	cs
 8000c86:	f44f 4300 	movcs.w	r3, #32768	@ 0x8000
 8000c8a:	81fb      	strh	r3, [r7, #14]

        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8000c8c:	89fa      	ldrh	r2, [r7, #14]
 8000c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c92:	6879      	ldr	r1, [r7, #4]
 8000c94:	480a      	ldr	r0, [pc, #40]	@ (8000cc0 <ILI9341_WriteData+0x58>)
 8000c96:	f003 fafc 	bl	8004292 <HAL_SPI_Transmit>
        buff += chunk_size;
 8000c9a:	89fb      	ldrh	r3, [r7, #14]
 8000c9c:	687a      	ldr	r2, [r7, #4]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 8000ca2:	89fb      	ldrh	r3, [r7, #14]
 8000ca4:	683a      	ldr	r2, [r7, #0]
 8000ca6:	1ad3      	subs	r3, r2, r3
 8000ca8:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d1e6      	bne.n	8000c7e <ILI9341_WriteData+0x16>
    }
}
 8000cb0:	bf00      	nop
 8000cb2:	bf00      	nop
 8000cb4:	3710      	adds	r7, #16
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	40020400 	.word	0x40020400
 8000cc0:	20000104 	.word	0x20000104

08000cc4 <ILI9341_WriteData_with_endian>:
//			buff += chunk_size;
//			buff_size -= chunk_size;
//        }
//}

static void ILI9341_WriteData_with_endian(uint8_t* buff, size_t buff_size) {
 8000cc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000cc8:	b089      	sub	sp, #36	@ 0x24
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
 8000cce:	6039      	str	r1, [r7, #0]
 8000cd0:	466b      	mov	r3, sp
 8000cd2:	461e      	mov	r6, r3
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	2102      	movs	r1, #2
 8000cd8:	483c      	ldr	r0, [pc, #240]	@ (8000dcc <ILI9341_WriteData_with_endian+0x108>)
 8000cda:	f002 fddf 	bl	800389c <HAL_GPIO_WritePin>

    const uint16_t MAX_CHUNK = 32768;
 8000cde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ce2:	837b      	strh	r3, [r7, #26]
    uint8_t arr[MAX_CHUNK];  // <-- stack size: risky if too large. Consider using a smaller buffer, eg. 512 or 1024.
 8000ce4:	8b7b      	ldrh	r3, [r7, #26]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	617b      	str	r3, [r7, #20]
 8000cea:	8b7b      	ldrh	r3, [r7, #26]
 8000cec:	2200      	movs	r2, #0
 8000cee:	4698      	mov	r8, r3
 8000cf0:	4691      	mov	r9, r2
 8000cf2:	f04f 0200 	mov.w	r2, #0
 8000cf6:	f04f 0300 	mov.w	r3, #0
 8000cfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000cfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000d02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000d06:	8b7b      	ldrh	r3, [r7, #26]
 8000d08:	2200      	movs	r2, #0
 8000d0a:	461c      	mov	r4, r3
 8000d0c:	4615      	mov	r5, r2
 8000d0e:	f04f 0200 	mov.w	r2, #0
 8000d12:	f04f 0300 	mov.w	r3, #0
 8000d16:	00eb      	lsls	r3, r5, #3
 8000d18:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000d1c:	00e2      	lsls	r2, r4, #3
 8000d1e:	8b7b      	ldrh	r3, [r7, #26]
 8000d20:	3307      	adds	r3, #7
 8000d22:	08db      	lsrs	r3, r3, #3
 8000d24:	00db      	lsls	r3, r3, #3
 8000d26:	ebad 0d03 	sub.w	sp, sp, r3
 8000d2a:	466b      	mov	r3, sp
 8000d2c:	3300      	adds	r3, #0
 8000d2e:	613b      	str	r3, [r7, #16]

    while (buff_size > 0) {
 8000d30:	e043      	b.n	8000dba <ILI9341_WriteData_with_endian+0xf6>
        uint16_t chunk_size = (buff_size > MAX_CHUNK) ? MAX_CHUNK : buff_size;
 8000d32:	8b7a      	ldrh	r2, [r7, #26]
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	4293      	cmp	r3, r2
 8000d38:	bf28      	it	cs
 8000d3a:	4613      	movcs	r3, r2
 8000d3c:	81fb      	strh	r3, [r7, #14]
        uint16_t swap_size = chunk_size & ~1; // make sure it's even
 8000d3e:	89fb      	ldrh	r3, [r7, #14]
 8000d40:	f023 0301 	bic.w	r3, r3, #1
 8000d44:	81bb      	strh	r3, [r7, #12]

        for (int i = 0; i < swap_size; i += 2) {
 8000d46:	2300      	movs	r3, #0
 8000d48:	61fb      	str	r3, [r7, #28]
 8000d4a:	e014      	b.n	8000d76 <ILI9341_WriteData_with_endian+0xb2>
            arr[i] = buff[i+1];
 8000d4c:	69fb      	ldr	r3, [r7, #28]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	4413      	add	r3, r2
 8000d54:	7819      	ldrb	r1, [r3, #0]
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	69fb      	ldr	r3, [r7, #28]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	460a      	mov	r2, r1
 8000d5e:	701a      	strb	r2, [r3, #0]
            arr[i+1] = buff[i];
 8000d60:	69fb      	ldr	r3, [r7, #28]
 8000d62:	687a      	ldr	r2, [r7, #4]
 8000d64:	441a      	add	r2, r3
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	7811      	ldrb	r1, [r2, #0]
 8000d6c:	693a      	ldr	r2, [r7, #16]
 8000d6e:	54d1      	strb	r1, [r2, r3]
        for (int i = 0; i < swap_size; i += 2) {
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	3302      	adds	r3, #2
 8000d74:	61fb      	str	r3, [r7, #28]
 8000d76:	89bb      	ldrh	r3, [r7, #12]
 8000d78:	69fa      	ldr	r2, [r7, #28]
 8000d7a:	429a      	cmp	r2, r3
 8000d7c:	dbe6      	blt.n	8000d4c <ILI9341_WriteData_with_endian+0x88>
        }
        // If odd size, just copy the last byte without swapping
        if (chunk_size % 2 != 0) {
 8000d7e:	89fb      	ldrh	r3, [r7, #14]
 8000d80:	f003 0301 	and.w	r3, r3, #1
 8000d84:	b29b      	uxth	r3, r3
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d008      	beq.n	8000d9c <ILI9341_WriteData_with_endian+0xd8>
            arr[chunk_size - 1] = buff[chunk_size - 1];
 8000d8a:	89fb      	ldrh	r3, [r7, #14]
 8000d8c:	3b01      	subs	r3, #1
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	441a      	add	r2, r3
 8000d92:	89fb      	ldrh	r3, [r7, #14]
 8000d94:	3b01      	subs	r3, #1
 8000d96:	7811      	ldrb	r1, [r2, #0]
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	54d1      	strb	r1, [r2, r3]
        }
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, arr, chunk_size, HAL_MAX_DELAY);
 8000d9c:	89fa      	ldrh	r2, [r7, #14]
 8000d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000da2:	6939      	ldr	r1, [r7, #16]
 8000da4:	480a      	ldr	r0, [pc, #40]	@ (8000dd0 <ILI9341_WriteData_with_endian+0x10c>)
 8000da6:	f003 fa74 	bl	8004292 <HAL_SPI_Transmit>

        buff += chunk_size;
 8000daa:	89fb      	ldrh	r3, [r7, #14]
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	4413      	add	r3, r2
 8000db0:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 8000db2:	89fb      	ldrh	r3, [r7, #14]
 8000db4:	683a      	ldr	r2, [r7, #0]
 8000db6:	1ad3      	subs	r3, r2, r3
 8000db8:	603b      	str	r3, [r7, #0]
    while (buff_size > 0) {
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d1b8      	bne.n	8000d32 <ILI9341_WriteData_with_endian+0x6e>
 8000dc0:	46b5      	mov	sp, r6
    }
}
 8000dc2:	bf00      	nop
 8000dc4:	3724      	adds	r7, #36	@ 0x24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000dcc:	40020400 	.word	0x40020400
 8000dd0:	20000104 	.word	0x20000104

08000dd4 <ILI9341_SetAddressWindow>:


static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8000dd4:	b590      	push	{r4, r7, lr}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4604      	mov	r4, r0
 8000ddc:	4608      	mov	r0, r1
 8000dde:	4611      	mov	r1, r2
 8000de0:	461a      	mov	r2, r3
 8000de2:	4623      	mov	r3, r4
 8000de4:	80fb      	strh	r3, [r7, #6]
 8000de6:	4603      	mov	r3, r0
 8000de8:	80bb      	strh	r3, [r7, #4]
 8000dea:	460b      	mov	r3, r1
 8000dec:	807b      	strh	r3, [r7, #2]
 8000dee:	4613      	mov	r3, r2
 8000df0:	803b      	strh	r3, [r7, #0]
    // column address set
    ILI9341_WriteCommand(0x2A); // CASET
 8000df2:	202a      	movs	r0, #42	@ 0x2a
 8000df4:	f7ff ff1e 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8000df8:	88fb      	ldrh	r3, [r7, #6]
 8000dfa:	0a1b      	lsrs	r3, r3, #8
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	733b      	strb	r3, [r7, #12]
 8000e02:	88fb      	ldrh	r3, [r7, #6]
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	737b      	strb	r3, [r7, #13]
 8000e08:	887b      	ldrh	r3, [r7, #2]
 8000e0a:	0a1b      	lsrs	r3, r3, #8
 8000e0c:	b29b      	uxth	r3, r3
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	73bb      	strb	r3, [r7, #14]
 8000e12:	887b      	ldrh	r3, [r7, #2]
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	73fb      	strb	r3, [r7, #15]
        ILI9341_WriteData(data, sizeof(data));
 8000e18:	f107 030c 	add.w	r3, r7, #12
 8000e1c:	2104      	movs	r1, #4
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff ff22 	bl	8000c68 <ILI9341_WriteData>
    }

    // row address set
    ILI9341_WriteCommand(0x2B); // RASET
 8000e24:	202b      	movs	r0, #43	@ 0x2b
 8000e26:	f7ff ff05 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8000e2a:	88bb      	ldrh	r3, [r7, #4]
 8000e2c:	0a1b      	lsrs	r3, r3, #8
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	723b      	strb	r3, [r7, #8]
 8000e34:	88bb      	ldrh	r3, [r7, #4]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	727b      	strb	r3, [r7, #9]
 8000e3a:	883b      	ldrh	r3, [r7, #0]
 8000e3c:	0a1b      	lsrs	r3, r3, #8
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	72bb      	strb	r3, [r7, #10]
 8000e44:	883b      	ldrh	r3, [r7, #0]
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	72fb      	strb	r3, [r7, #11]
        ILI9341_WriteData(data, sizeof(data));
 8000e4a:	f107 0308 	add.w	r3, r7, #8
 8000e4e:	2104      	movs	r1, #4
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff ff09 	bl	8000c68 <ILI9341_WriteData>
    }

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
 8000e56:	202c      	movs	r0, #44	@ 0x2c
 8000e58:	f7ff feec 	bl	8000c34 <ILI9341_WriteCommand>
}
 8000e5c:	bf00      	nop
 8000e5e:	3714      	adds	r7, #20
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd90      	pop	{r4, r7, pc}

08000e64 <ILI9341_Init>:

void ILI9341_Init() {
 8000e64:	b590      	push	{r4, r7, lr}
 8000e66:	b09b      	sub	sp, #108	@ 0x6c
 8000e68:	af00      	add	r7, sp, #0
    ILI9341_Select();
 8000e6a:	f7ff feb7 	bl	8000bdc <ILI9341_Select>
    ILI9341_Reset();
 8000e6e:	f7ff fecd 	bl	8000c0c <ILI9341_Reset>

    // command list is based on https://github.com/martnak/STM32-ILI9341

    // SOFTWARE RESET
    ILI9341_WriteCommand(0x01);
 8000e72:	2001      	movs	r0, #1
 8000e74:	f7ff fede 	bl	8000c34 <ILI9341_WriteCommand>
    HAL_Delay(1000);
 8000e78:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e7c:	f002 fa3c 	bl	80032f8 <HAL_Delay>
        
    // POWER CONTROL A
    ILI9341_WriteCommand(0xCB);
 8000e80:	20cb      	movs	r0, #203	@ 0xcb
 8000e82:	f7ff fed7 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 8000e86:	4a87      	ldr	r2, [pc, #540]	@ (80010a4 <ILI9341_Init+0x240>)
 8000e88:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000e8c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e90:	6018      	str	r0, [r3, #0]
 8000e92:	3304      	adds	r3, #4
 8000e94:	7019      	strb	r1, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000e96:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000e9a:	2105      	movs	r1, #5
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff fee3 	bl	8000c68 <ILI9341_WriteData>
    }

    // POWER CONTROL B
    ILI9341_WriteCommand(0xCF);
 8000ea2:	20cf      	movs	r0, #207	@ 0xcf
 8000ea4:	f7ff fec6 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 8000ea8:	4a7f      	ldr	r2, [pc, #508]	@ (80010a8 <ILI9341_Init+0x244>)
 8000eaa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000eae:	6812      	ldr	r2, [r2, #0]
 8000eb0:	4611      	mov	r1, r2
 8000eb2:	8019      	strh	r1, [r3, #0]
 8000eb4:	3302      	adds	r3, #2
 8000eb6:	0c12      	lsrs	r2, r2, #16
 8000eb8:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000eba:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000ebe:	2103      	movs	r1, #3
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff fed1 	bl	8000c68 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL A
    ILI9341_WriteCommand(0xE8);
 8000ec6:	20e8      	movs	r0, #232	@ 0xe8
 8000ec8:	f7ff feb4 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 8000ecc:	4a77      	ldr	r2, [pc, #476]	@ (80010ac <ILI9341_Init+0x248>)
 8000ece:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ed2:	6812      	ldr	r2, [r2, #0]
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	8019      	strh	r1, [r3, #0]
 8000ed8:	3302      	adds	r3, #2
 8000eda:	0c12      	lsrs	r2, r2, #16
 8000edc:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000ede:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ee2:	2103      	movs	r1, #3
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff febf 	bl	8000c68 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL B
    ILI9341_WriteCommand(0xEA);
 8000eea:	20ea      	movs	r0, #234	@ 0xea
 8000eec:	f7ff fea2 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x00 };
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
        ILI9341_WriteData(data, sizeof(data));
 8000ef6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000efa:	2102      	movs	r1, #2
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff feb3 	bl	8000c68 <ILI9341_WriteData>
    }

    // POWER ON SEQUENCE CONTROL
    ILI9341_WriteCommand(0xED);
 8000f02:	20ed      	movs	r0, #237	@ 0xed
 8000f04:	f7ff fe96 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x64, 0x03, 0x12, 0x81 };
 8000f08:	4b69      	ldr	r3, [pc, #420]	@ (80010b0 <ILI9341_Init+0x24c>)
 8000f0a:	653b      	str	r3, [r7, #80]	@ 0x50
        ILI9341_WriteData(data, sizeof(data));
 8000f0c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000f10:	2104      	movs	r1, #4
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fea8 	bl	8000c68 <ILI9341_WriteData>
    }

    // PUMP RATIO CONTROL
    ILI9341_WriteCommand(0xF7);
 8000f18:	20f7      	movs	r0, #247	@ 0xf7
 8000f1a:	f7ff fe8b 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x20 };
 8000f1e:	2320      	movs	r3, #32
 8000f20:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
        ILI9341_WriteData(data, sizeof(data));
 8000f24:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000f28:	2101      	movs	r1, #1
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff fe9c 	bl	8000c68 <ILI9341_WriteData>
    }

    // POWER CONTROL,VRH[5:0]
    ILI9341_WriteCommand(0xC0);
 8000f30:	20c0      	movs	r0, #192	@ 0xc0
 8000f32:	f7ff fe7f 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x23 };
 8000f36:	2323      	movs	r3, #35	@ 0x23
 8000f38:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
        ILI9341_WriteData(data, sizeof(data));
 8000f3c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000f40:	2101      	movs	r1, #1
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff fe90 	bl	8000c68 <ILI9341_WriteData>
    }

    // POWER CONTROL,SAP[2:0];BT[3:0]
    ILI9341_WriteCommand(0xC1);
 8000f48:	20c1      	movs	r0, #193	@ 0xc1
 8000f4a:	f7ff fe73 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x10 };
 8000f4e:	2310      	movs	r3, #16
 8000f50:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        ILI9341_WriteData(data, sizeof(data));
 8000f54:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000f58:	2101      	movs	r1, #1
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff fe84 	bl	8000c68 <ILI9341_WriteData>
    }

    // VCM CONTROL
    ILI9341_WriteCommand(0xC5);
 8000f60:	20c5      	movs	r0, #197	@ 0xc5
 8000f62:	f7ff fe67 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x3E, 0x28 };
 8000f66:	f642 033e 	movw	r3, #10302	@ 0x283e
 8000f6a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        ILI9341_WriteData(data, sizeof(data));
 8000f6e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000f72:	2102      	movs	r1, #2
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fe77 	bl	8000c68 <ILI9341_WriteData>
    }

    // VCM CONTROL 2
    ILI9341_WriteCommand(0xC7);
 8000f7a:	20c7      	movs	r0, #199	@ 0xc7
 8000f7c:	f7ff fe5a 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x86 };
 8000f80:	2386      	movs	r3, #134	@ 0x86
 8000f82:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
        ILI9341_WriteData(data, sizeof(data));
 8000f86:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000f8a:	2101      	movs	r1, #1
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff fe6b 	bl	8000c68 <ILI9341_WriteData>
    }

    // MEMORY ACCESS CONTROL
    ILI9341_WriteCommand(0x36);
 8000f92:	2036      	movs	r0, #54	@ 0x36
 8000f94:	f7ff fe4e 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x48 };
 8000f98:	2348      	movs	r3, #72	@ 0x48
 8000f9a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        ILI9341_WriteData(data, sizeof(data));
 8000f9e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fe5f 	bl	8000c68 <ILI9341_WriteData>
    }

    // PIXEL FORMAT
    ILI9341_WriteCommand(0x3A);
 8000faa:	203a      	movs	r0, #58	@ 0x3a
 8000fac:	f7ff fe42 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x55 };
 8000fb0:	2355      	movs	r3, #85	@ 0x55
 8000fb2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        ILI9341_WriteData(data, sizeof(data));
 8000fb6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000fba:	2101      	movs	r1, #1
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff fe53 	bl	8000c68 <ILI9341_WriteData>
    }

    // FRAME RATIO CONTROL, STANDARD RGB COLOR
    ILI9341_WriteCommand(0xB1);
 8000fc2:	20b1      	movs	r0, #177	@ 0xb1
 8000fc4:	f7ff fe36 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x18 };
 8000fc8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000fcc:	863b      	strh	r3, [r7, #48]	@ 0x30
        ILI9341_WriteData(data, sizeof(data));
 8000fce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000fd2:	2102      	movs	r1, #2
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff fe47 	bl	8000c68 <ILI9341_WriteData>
    }

    // DISPLAY FUNCTION CONTROL
    ILI9341_WriteCommand(0xB6);
 8000fda:	20b6      	movs	r0, #182	@ 0xb6
 8000fdc:	f7ff fe2a 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 8000fe0:	4a34      	ldr	r2, [pc, #208]	@ (80010b4 <ILI9341_Init+0x250>)
 8000fe2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fe6:	6812      	ldr	r2, [r2, #0]
 8000fe8:	4611      	mov	r1, r2
 8000fea:	8019      	strh	r1, [r3, #0]
 8000fec:	3302      	adds	r3, #2
 8000fee:	0c12      	lsrs	r2, r2, #16
 8000ff0:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000ff2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ff6:	2103      	movs	r1, #3
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff fe35 	bl	8000c68 <ILI9341_WriteData>
    }

    // 3GAMMA FUNCTION DISABLE
    ILI9341_WriteCommand(0xF2);
 8000ffe:	20f2      	movs	r0, #242	@ 0xf2
 8001000:	f7ff fe18 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 8001004:	2300      	movs	r3, #0
 8001006:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        ILI9341_WriteData(data, sizeof(data));
 800100a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800100e:	2101      	movs	r1, #1
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fe29 	bl	8000c68 <ILI9341_WriteData>
    }

    // GAMMA CURVE SELECTED
    ILI9341_WriteCommand(0x26);
 8001016:	2026      	movs	r0, #38	@ 0x26
 8001018:	f7ff fe0c 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 800101c:	2301      	movs	r3, #1
 800101e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        ILI9341_WriteData(data, sizeof(data));
 8001022:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001026:	2101      	movs	r1, #1
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fe1d 	bl	8000c68 <ILI9341_WriteData>
    }

    // POSITIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE0);
 800102e:	20e0      	movs	r0, #224	@ 0xe0
 8001030:	f7ff fe00 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 8001034:	4b20      	ldr	r3, [pc, #128]	@ (80010b8 <ILI9341_Init+0x254>)
 8001036:	f107 0414 	add.w	r4, r7, #20
 800103a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800103c:	c407      	stmia	r4!, {r0, r1, r2}
 800103e:	8023      	strh	r3, [r4, #0]
 8001040:	3402      	adds	r4, #2
 8001042:	0c1b      	lsrs	r3, r3, #16
 8001044:	7023      	strb	r3, [r4, #0]
                           0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00 };
        ILI9341_WriteData(data, sizeof(data));
 8001046:	f107 0314 	add.w	r3, r7, #20
 800104a:	210f      	movs	r1, #15
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff fe0b 	bl	8000c68 <ILI9341_WriteData>
    }

    // NEGATIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE1);
 8001052:	20e1      	movs	r0, #225	@ 0xe1
 8001054:	f7ff fdee 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 8001058:	4b18      	ldr	r3, [pc, #96]	@ (80010bc <ILI9341_Init+0x258>)
 800105a:	1d3c      	adds	r4, r7, #4
 800105c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800105e:	c407      	stmia	r4!, {r0, r1, r2}
 8001060:	8023      	strh	r3, [r4, #0]
 8001062:	3402      	adds	r4, #2
 8001064:	0c1b      	lsrs	r3, r3, #16
 8001066:	7023      	strb	r3, [r4, #0]
                           0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F };
        ILI9341_WriteData(data, sizeof(data));
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	210f      	movs	r1, #15
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff fdfb 	bl	8000c68 <ILI9341_WriteData>
    }

    // EXIT SLEEP
    ILI9341_WriteCommand(0x11);
 8001072:	2011      	movs	r0, #17
 8001074:	f7ff fdde 	bl	8000c34 <ILI9341_WriteCommand>
    HAL_Delay(120);
 8001078:	2078      	movs	r0, #120	@ 0x78
 800107a:	f002 f93d 	bl	80032f8 <HAL_Delay>

    // TURN ON DISPLAY
    ILI9341_WriteCommand(0x29);
 800107e:	2029      	movs	r0, #41	@ 0x29
 8001080:	f7ff fdd8 	bl	8000c34 <ILI9341_WriteCommand>

    // MADCTL
    ILI9341_WriteCommand(0x36);
 8001084:	2036      	movs	r0, #54	@ 0x36
 8001086:	f7ff fdd5 	bl	8000c34 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { ILI9341_ROTATION };
 800108a:	23e8      	movs	r3, #232	@ 0xe8
 800108c:	703b      	strb	r3, [r7, #0]
        ILI9341_WriteData(data, sizeof(data));
 800108e:	463b      	mov	r3, r7
 8001090:	2101      	movs	r1, #1
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff fde8 	bl	8000c68 <ILI9341_WriteData>
    }

    ILI9341_Unselect();
 8001098:	f7ff fdac 	bl	8000bf4 <ILI9341_Unselect>
}
 800109c:	bf00      	nop
 800109e:	376c      	adds	r7, #108	@ 0x6c
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd90      	pop	{r4, r7, pc}
 80010a4:	08009ff0 	.word	0x08009ff0
 80010a8:	08009ff8 	.word	0x08009ff8
 80010ac:	08009ffc 	.word	0x08009ffc
 80010b0:	81120364 	.word	0x81120364
 80010b4:	0800a000 	.word	0x0800a000
 80010b8:	0800a004 	.word	0x0800a004
 80010bc:	0800a014 	.word	0x0800a014

080010c0 <ILI9341_WriteChar>:
    ILI9341_WriteData(data, sizeof(data));

    ILI9341_Unselect();
}

static void ILI9341_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 80010c0:	b082      	sub	sp, #8
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b088      	sub	sp, #32
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010ca:	4603      	mov	r3, r0
 80010cc:	80fb      	strh	r3, [r7, #6]
 80010ce:	460b      	mov	r3, r1
 80010d0:	80bb      	strh	r3, [r7, #4]
 80010d2:	4613      	mov	r3, r2
 80010d4:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80010d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80010da:	461a      	mov	r2, r3
 80010dc:	88fb      	ldrh	r3, [r7, #6]
 80010de:	4413      	add	r3, r2
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	3b01      	subs	r3, #1
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80010ea:	4619      	mov	r1, r3
 80010ec:	88bb      	ldrh	r3, [r7, #4]
 80010ee:	440b      	add	r3, r1
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	3b01      	subs	r3, #1
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	88b9      	ldrh	r1, [r7, #4]
 80010f8:	88f8      	ldrh	r0, [r7, #6]
 80010fa:	f7ff fe6b 	bl	8000dd4 <ILI9341_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	61fb      	str	r3, [r7, #28]
 8001102:	e041      	b.n	8001188 <ILI9341_WriteChar+0xc8>
        b = font.data[(ch - 32) * font.height + i];
 8001104:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001106:	78fb      	ldrb	r3, [r7, #3]
 8001108:	3b20      	subs	r3, #32
 800110a:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 800110e:	fb01 f303 	mul.w	r3, r1, r3
 8001112:	4619      	mov	r1, r3
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	440b      	add	r3, r1
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	4413      	add	r3, r2
 800111c:	881b      	ldrh	r3, [r3, #0]
 800111e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8001120:	2300      	movs	r3, #0
 8001122:	61bb      	str	r3, [r7, #24]
 8001124:	e027      	b.n	8001176 <ILI9341_WriteChar+0xb6>
            if((b << j) & 0x8000)  {
 8001126:	697a      	ldr	r2, [r7, #20]
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001132:	2b00      	cmp	r3, #0
 8001134:	d00e      	beq.n	8001154 <ILI9341_WriteChar+0x94>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001136:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001138:	0a1b      	lsrs	r3, r3, #8
 800113a:	b29b      	uxth	r3, r3
 800113c:	b2db      	uxtb	r3, r3
 800113e:	743b      	strb	r3, [r7, #16]
 8001140:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001142:	b2db      	uxtb	r3, r3
 8001144:	747b      	strb	r3, [r7, #17]
                ILI9341_WriteData(data, sizeof(data));
 8001146:	f107 0310 	add.w	r3, r7, #16
 800114a:	2102      	movs	r1, #2
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fd8b 	bl	8000c68 <ILI9341_WriteData>
 8001152:	e00d      	b.n	8001170 <ILI9341_WriteChar+0xb0>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8001154:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001156:	0a1b      	lsrs	r3, r3, #8
 8001158:	b29b      	uxth	r3, r3
 800115a:	b2db      	uxtb	r3, r3
 800115c:	733b      	strb	r3, [r7, #12]
 800115e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001160:	b2db      	uxtb	r3, r3
 8001162:	737b      	strb	r3, [r7, #13]
                ILI9341_WriteData(data, sizeof(data));
 8001164:	f107 030c 	add.w	r3, r7, #12
 8001168:	2102      	movs	r1, #2
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fd7c 	bl	8000c68 <ILI9341_WriteData>
        for(j = 0; j < font.width; j++) {
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	3301      	adds	r3, #1
 8001174:	61bb      	str	r3, [r7, #24]
 8001176:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800117a:	461a      	mov	r2, r3
 800117c:	69bb      	ldr	r3, [r7, #24]
 800117e:	4293      	cmp	r3, r2
 8001180:	d3d1      	bcc.n	8001126 <ILI9341_WriteChar+0x66>
    for(i = 0; i < font.height; i++) {
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	3301      	adds	r3, #1
 8001186:	61fb      	str	r3, [r7, #28]
 8001188:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800118c:	461a      	mov	r2, r3
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	4293      	cmp	r3, r2
 8001192:	d3b7      	bcc.n	8001104 <ILI9341_WriteChar+0x44>
            }
        }
    }
}
 8001194:	bf00      	nop
 8001196:	bf00      	nop
 8001198:	3720      	adds	r7, #32
 800119a:	46bd      	mov	sp, r7
 800119c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011a0:	b002      	add	sp, #8
 80011a2:	4770      	bx	lr

080011a4 <ILI9341_WriteString>:

void ILI9341_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80011a4:	b082      	sub	sp, #8
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b086      	sub	sp, #24
 80011aa:	af04      	add	r7, sp, #16
 80011ac:	603a      	str	r2, [r7, #0]
 80011ae:	617b      	str	r3, [r7, #20]
 80011b0:	4603      	mov	r3, r0
 80011b2:	80fb      	strh	r3, [r7, #6]
 80011b4:	460b      	mov	r3, r1
 80011b6:	80bb      	strh	r3, [r7, #4]
    ILI9341_Select();
 80011b8:	f7ff fd10 	bl	8000bdc <ILI9341_Select>

    while(*str) {
 80011bc:	e02e      	b.n	800121c <ILI9341_WriteString+0x78>
        if(x + font.width >= ILI9341_WIDTH) {
 80011be:	88fb      	ldrh	r3, [r7, #6]
 80011c0:	7d3a      	ldrb	r2, [r7, #20]
 80011c2:	4413      	add	r3, r2
 80011c4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80011c8:	db13      	blt.n	80011f2 <ILI9341_WriteString+0x4e>
            x = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80011ce:	7d7b      	ldrb	r3, [r7, #21]
 80011d0:	461a      	mov	r2, r3
 80011d2:	88bb      	ldrh	r3, [r7, #4]
 80011d4:	4413      	add	r3, r2
 80011d6:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ILI9341_HEIGHT) {
 80011d8:	88bb      	ldrh	r3, [r7, #4]
 80011da:	7d7a      	ldrb	r2, [r7, #21]
 80011dc:	4413      	add	r3, r2
 80011de:	2bef      	cmp	r3, #239	@ 0xef
 80011e0:	dc21      	bgt.n	8001226 <ILI9341_WriteString+0x82>
                break;
            }

            if(*str == ' ') {
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	2b20      	cmp	r3, #32
 80011e8:	d103      	bne.n	80011f2 <ILI9341_WriteString+0x4e>
                // skip spaces in the beginning of the new line
                str++;
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	3301      	adds	r3, #1
 80011ee:	603b      	str	r3, [r7, #0]
                continue;
 80011f0:	e014      	b.n	800121c <ILI9341_WriteString+0x78>
            }
        }

        ILI9341_WriteChar(x, y, *str, font, color, bgcolor);
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	781a      	ldrb	r2, [r3, #0]
 80011f6:	88b9      	ldrh	r1, [r7, #4]
 80011f8:	88f8      	ldrh	r0, [r7, #6]
 80011fa:	8c3b      	ldrh	r3, [r7, #32]
 80011fc:	9302      	str	r3, [sp, #8]
 80011fe:	8bbb      	ldrh	r3, [r7, #28]
 8001200:	9301      	str	r3, [sp, #4]
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	9300      	str	r3, [sp, #0]
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	f7ff ff5a 	bl	80010c0 <ILI9341_WriteChar>
        x += font.width;
 800120c:	7d3b      	ldrb	r3, [r7, #20]
 800120e:	461a      	mov	r2, r3
 8001210:	88fb      	ldrh	r3, [r7, #6]
 8001212:	4413      	add	r3, r2
 8001214:	80fb      	strh	r3, [r7, #6]
        str++;
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	3301      	adds	r3, #1
 800121a:	603b      	str	r3, [r7, #0]
    while(*str) {
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d1cc      	bne.n	80011be <ILI9341_WriteString+0x1a>
 8001224:	e000      	b.n	8001228 <ILI9341_WriteString+0x84>
                break;
 8001226:	bf00      	nop
    }

    ILI9341_Unselect();
 8001228:	f7ff fce4 	bl	8000bf4 <ILI9341_Unselect>
}
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001236:	b002      	add	sp, #8
 8001238:	4770      	bx	lr
	...

0800123c <ILI9341_FillRectangle>:

void ILI9341_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 800123c:	b590      	push	{r4, r7, lr}
 800123e:	b085      	sub	sp, #20
 8001240:	af00      	add	r7, sp, #0
 8001242:	4604      	mov	r4, r0
 8001244:	4608      	mov	r0, r1
 8001246:	4611      	mov	r1, r2
 8001248:	461a      	mov	r2, r3
 800124a:	4623      	mov	r3, r4
 800124c:	80fb      	strh	r3, [r7, #6]
 800124e:	4603      	mov	r3, r0
 8001250:	80bb      	strh	r3, [r7, #4]
 8001252:	460b      	mov	r3, r1
 8001254:	807b      	strh	r3, [r7, #2]
 8001256:	4613      	mov	r3, r2
 8001258:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001260:	d252      	bcs.n	8001308 <ILI9341_FillRectangle+0xcc>
 8001262:	88bb      	ldrh	r3, [r7, #4]
 8001264:	2bef      	cmp	r3, #239	@ 0xef
 8001266:	d84f      	bhi.n	8001308 <ILI9341_FillRectangle+0xcc>
    if((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 8001268:	88fa      	ldrh	r2, [r7, #6]
 800126a:	887b      	ldrh	r3, [r7, #2]
 800126c:	4413      	add	r3, r2
 800126e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001272:	dd03      	ble.n	800127c <ILI9341_FillRectangle+0x40>
 8001274:	88fb      	ldrh	r3, [r7, #6]
 8001276:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800127a:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 800127c:	88ba      	ldrh	r2, [r7, #4]
 800127e:	883b      	ldrh	r3, [r7, #0]
 8001280:	4413      	add	r3, r2
 8001282:	2bf0      	cmp	r3, #240	@ 0xf0
 8001284:	dd03      	ble.n	800128e <ILI9341_FillRectangle+0x52>
 8001286:	88bb      	ldrh	r3, [r7, #4]
 8001288:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 800128c:	803b      	strh	r3, [r7, #0]

    ILI9341_Select();
 800128e:	f7ff fca5 	bl	8000bdc <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001292:	88fa      	ldrh	r2, [r7, #6]
 8001294:	887b      	ldrh	r3, [r7, #2]
 8001296:	4413      	add	r3, r2
 8001298:	b29b      	uxth	r3, r3
 800129a:	3b01      	subs	r3, #1
 800129c:	b29c      	uxth	r4, r3
 800129e:	88ba      	ldrh	r2, [r7, #4]
 80012a0:	883b      	ldrh	r3, [r7, #0]
 80012a2:	4413      	add	r3, r2
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	3b01      	subs	r3, #1
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	88b9      	ldrh	r1, [r7, #4]
 80012ac:	88f8      	ldrh	r0, [r7, #6]
 80012ae:	4622      	mov	r2, r4
 80012b0:	f7ff fd90 	bl	8000dd4 <ILI9341_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80012b4:	8c3b      	ldrh	r3, [r7, #32]
 80012b6:	0a1b      	lsrs	r3, r3, #8
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	733b      	strb	r3, [r7, #12]
 80012be:	8c3b      	ldrh	r3, [r7, #32]
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80012c4:	2201      	movs	r2, #1
 80012c6:	2102      	movs	r1, #2
 80012c8:	4811      	ldr	r0, [pc, #68]	@ (8001310 <ILI9341_FillRectangle+0xd4>)
 80012ca:	f002 fae7 	bl	800389c <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80012ce:	883b      	ldrh	r3, [r7, #0]
 80012d0:	80bb      	strh	r3, [r7, #4]
 80012d2:	e013      	b.n	80012fc <ILI9341_FillRectangle+0xc0>
        for(x = w; x > 0; x--) {
 80012d4:	887b      	ldrh	r3, [r7, #2]
 80012d6:	80fb      	strh	r3, [r7, #6]
 80012d8:	e00a      	b.n	80012f0 <ILI9341_FillRectangle+0xb4>
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80012da:	f107 010c 	add.w	r1, r7, #12
 80012de:	f04f 33ff 	mov.w	r3, #4294967295
 80012e2:	2202      	movs	r2, #2
 80012e4:	480b      	ldr	r0, [pc, #44]	@ (8001314 <ILI9341_FillRectangle+0xd8>)
 80012e6:	f002 ffd4 	bl	8004292 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80012ea:	88fb      	ldrh	r3, [r7, #6]
 80012ec:	3b01      	subs	r3, #1
 80012ee:	80fb      	strh	r3, [r7, #6]
 80012f0:	88fb      	ldrh	r3, [r7, #6]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d1f1      	bne.n	80012da <ILI9341_FillRectangle+0x9e>
    for(y = h; y > 0; y--) {
 80012f6:	88bb      	ldrh	r3, [r7, #4]
 80012f8:	3b01      	subs	r3, #1
 80012fa:	80bb      	strh	r3, [r7, #4]
 80012fc:	88bb      	ldrh	r3, [r7, #4]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d1e8      	bne.n	80012d4 <ILI9341_FillRectangle+0x98>
        }
    }

    ILI9341_Unselect();
 8001302:	f7ff fc77 	bl	8000bf4 <ILI9341_Unselect>
 8001306:	e000      	b.n	800130a <ILI9341_FillRectangle+0xce>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8001308:	bf00      	nop
}
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	bd90      	pop	{r4, r7, pc}
 8001310:	40020400 	.word	0x40020400
 8001314:	20000104 	.word	0x20000104

08001318 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af02      	add	r7, sp, #8
 800131e:	4603      	mov	r3, r0
 8001320:	80fb      	strh	r3, [r7, #6]
    ILI9341_FillRectangle(0, 0, ILI9341_WIDTH, ILI9341_HEIGHT, color);
 8001322:	88fb      	ldrh	r3, [r7, #6]
 8001324:	9300      	str	r3, [sp, #0]
 8001326:	23f0      	movs	r3, #240	@ 0xf0
 8001328:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800132c:	2100      	movs	r1, #0
 800132e:	2000      	movs	r0, #0
 8001330:	f7ff ff84 	bl	800123c <ILI9341_FillRectangle>
}
 8001334:	bf00      	nop
 8001336:	3708      	adds	r7, #8
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <ILI9341_DrawImage>:

void ILI9341_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	4604      	mov	r4, r0
 8001344:	4608      	mov	r0, r1
 8001346:	4611      	mov	r1, r2
 8001348:	461a      	mov	r2, r3
 800134a:	4623      	mov	r3, r4
 800134c:	80fb      	strh	r3, [r7, #6]
 800134e:	4603      	mov	r3, r0
 8001350:	80bb      	strh	r3, [r7, #4]
 8001352:	460b      	mov	r3, r1
 8001354:	807b      	strh	r3, [r7, #2]
 8001356:	4613      	mov	r3, r2
 8001358:	803b      	strh	r3, [r7, #0]
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 800135a:	88fb      	ldrh	r3, [r7, #6]
 800135c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001360:	d22c      	bcs.n	80013bc <ILI9341_DrawImage+0x80>
 8001362:	88bb      	ldrh	r3, [r7, #4]
 8001364:	2bef      	cmp	r3, #239	@ 0xef
 8001366:	d829      	bhi.n	80013bc <ILI9341_DrawImage+0x80>
    if((x + w - 1) >= ILI9341_WIDTH) return;
 8001368:	88fa      	ldrh	r2, [r7, #6]
 800136a:	887b      	ldrh	r3, [r7, #2]
 800136c:	4413      	add	r3, r2
 800136e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001372:	dc25      	bgt.n	80013c0 <ILI9341_DrawImage+0x84>
    if((y + h - 1) >= ILI9341_HEIGHT) return;
 8001374:	88ba      	ldrh	r2, [r7, #4]
 8001376:	883b      	ldrh	r3, [r7, #0]
 8001378:	4413      	add	r3, r2
 800137a:	2bf0      	cmp	r3, #240	@ 0xf0
 800137c:	dc22      	bgt.n	80013c4 <ILI9341_DrawImage+0x88>

    ILI9341_Select();
 800137e:	f7ff fc2d 	bl	8000bdc <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001382:	88fa      	ldrh	r2, [r7, #6]
 8001384:	887b      	ldrh	r3, [r7, #2]
 8001386:	4413      	add	r3, r2
 8001388:	b29b      	uxth	r3, r3
 800138a:	3b01      	subs	r3, #1
 800138c:	b29c      	uxth	r4, r3
 800138e:	88ba      	ldrh	r2, [r7, #4]
 8001390:	883b      	ldrh	r3, [r7, #0]
 8001392:	4413      	add	r3, r2
 8001394:	b29b      	uxth	r3, r3
 8001396:	3b01      	subs	r3, #1
 8001398:	b29b      	uxth	r3, r3
 800139a:	88b9      	ldrh	r1, [r7, #4]
 800139c:	88f8      	ldrh	r0, [r7, #6]
 800139e:	4622      	mov	r2, r4
 80013a0:	f7ff fd18 	bl	8000dd4 <ILI9341_SetAddressWindow>
    // MODIFICATION ----------------------------
    ILI9341_WriteData_with_endian((uint8_t*)data, sizeof(uint16_t)*w*h);
 80013a4:	887b      	ldrh	r3, [r7, #2]
 80013a6:	883a      	ldrh	r2, [r7, #0]
 80013a8:	fb02 f303 	mul.w	r3, r2, r3
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	4619      	mov	r1, r3
 80013b0:	69b8      	ldr	r0, [r7, #24]
 80013b2:	f7ff fc87 	bl	8000cc4 <ILI9341_WriteData_with_endian>
//    ILI9341_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
    ILI9341_Unselect();
 80013b6:	f7ff fc1d 	bl	8000bf4 <ILI9341_Unselect>
 80013ba:	e004      	b.n	80013c6 <ILI9341_DrawImage+0x8a>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 80013bc:	bf00      	nop
 80013be:	e002      	b.n	80013c6 <ILI9341_DrawImage+0x8a>
    if((x + w - 1) >= ILI9341_WIDTH) return;
 80013c0:	bf00      	nop
 80013c2:	e000      	b.n	80013c6 <ILI9341_DrawImage+0x8a>
    if((y + h - 1) >= ILI9341_HEIGHT) return;
 80013c4:	bf00      	nop
}
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd90      	pop	{r4, r7, pc}

080013cc <HAL_TIM_PeriodElapsedCallback>:
bool do_once = false;
bool is_jumping = false;
bool reset_jump_audio = false;
uint32_t jump_timer;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a49      	ldr	r2, [pc, #292]	@ (8001500 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	f040 808c 	bne.w	80014f8 <HAL_TIM_PeriodElapsedCallback+0x12c>
        // Get next sample from buffer
		uint8_t sampled_8bit_pwm_val = audio_buff[buff_pointer++];
 80013e0:	4b48      	ldr	r3, [pc, #288]	@ (8001504 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80013e2:	881b      	ldrh	r3, [r3, #0]
 80013e4:	1c5a      	adds	r2, r3, #1
 80013e6:	b291      	uxth	r1, r2
 80013e8:	4a46      	ldr	r2, [pc, #280]	@ (8001504 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80013ea:	8011      	strh	r1, [r2, #0]
 80013ec:	461a      	mov	r2, r3
 80013ee:	4b46      	ldr	r3, [pc, #280]	@ (8001508 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80013f0:	5c9b      	ldrb	r3, [r3, r2]
 80013f2:	75fb      	strb	r3, [r7, #23]
		if (is_jumping && HAL_GetTick() - jump_timer < 500) {
 80013f4:	4b45      	ldr	r3, [pc, #276]	@ (800150c <HAL_TIM_PeriodElapsedCallback+0x140>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d01f      	beq.n	800143c <HAL_TIM_PeriodElapsedCallback+0x70>
 80013fc:	f001 ff70 	bl	80032e0 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	4b43      	ldr	r3, [pc, #268]	@ (8001510 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800140c:	d216      	bcs.n	800143c <HAL_TIM_PeriodElapsedCallback+0x70>
			sampled_8bit_pwm_val = (3 * sampled_8bit_pwm_val + yahoo_buff[yahoo_buff_pointer++]) / 4;
 800140e:	7dfa      	ldrb	r2, [r7, #23]
 8001410:	4613      	mov	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	441a      	add	r2, r3
 8001416:	4b3f      	ldr	r3, [pc, #252]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	1c59      	adds	r1, r3, #1
 800141c:	b288      	uxth	r0, r1
 800141e:	493d      	ldr	r1, [pc, #244]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001420:	8008      	strh	r0, [r1, #0]
 8001422:	4619      	mov	r1, r3
 8001424:	4b3c      	ldr	r3, [pc, #240]	@ (8001518 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001426:	5c5b      	ldrb	r3, [r3, r1]
 8001428:	4413      	add	r3, r2
 800142a:	2b00      	cmp	r3, #0
 800142c:	da00      	bge.n	8001430 <HAL_TIM_PeriodElapsedCallback+0x64>
 800142e:	3303      	adds	r3, #3
 8001430:	109b      	asrs	r3, r3, #2
 8001432:	75fb      	strb	r3, [r7, #23]
			reset_jump_audio = false;
 8001434:	4b39      	ldr	r3, [pc, #228]	@ (800151c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001436:	2200      	movs	r2, #0
 8001438:	701a      	strb	r2, [r3, #0]
 800143a:	e01c      	b.n	8001476 <HAL_TIM_PeriodElapsedCallback+0xaa>
		}
		else {
			if (!reset_jump_audio) {
 800143c:	4b37      	ldr	r3, [pc, #220]	@ (800151c <HAL_TIM_PeriodElapsedCallback+0x150>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	f083 0301 	eor.w	r3, r3, #1
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b00      	cmp	r3, #0
 8001448:	d015      	beq.n	8001476 <HAL_TIM_PeriodElapsedCallback+0xaa>
				reset_jump_audio = true;
 800144a:	4b34      	ldr	r3, [pc, #208]	@ (800151c <HAL_TIM_PeriodElapsedCallback+0x150>)
 800144c:	2201      	movs	r2, #1
 800144e:	701a      	strb	r2, [r3, #0]
				f_lseek(&fil_yahoo, 0x2c);
 8001450:	212c      	movs	r1, #44	@ 0x2c
 8001452:	4833      	ldr	r0, [pc, #204]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001454:	f007 fd2b 	bl	8008eae <f_lseek>
				yahoo_buff_pointer = 0;
 8001458:	4b2e      	ldr	r3, [pc, #184]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x148>)
 800145a:	2200      	movs	r2, #0
 800145c:	801a      	strh	r2, [r3, #0]
				int bytesRead = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	613b      	str	r3, [r7, #16]
				FRESULT res = f_read(&fil_yahoo, yahoo_buff, BUFF_SIZE, &bytesRead);
 8001462:	f107 0310 	add.w	r3, r7, #16
 8001466:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800146a:	492b      	ldr	r1, [pc, #172]	@ (8001518 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800146c:	482c      	ldr	r0, [pc, #176]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800146e:	f007 fbdf 	bl	8008c30 <f_read>
 8001472:	4603      	mov	r3, r0
 8001474:	75bb      	strb	r3, [r7, #22]
//			char hex_str[16];
//			sprintf(hex_str, "0x%02X", sampled_8bit_pwm_val);
//			ILI9341_WriteString(80, 0, hex_str, Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
//			do_once = true;
//		}
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, sampled_8bit_pwm_val);
 8001476:	4b2b      	ldr	r3, [pc, #172]	@ (8001524 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	7dfa      	ldrb	r2, [r7, #23]
 800147c:	635a      	str	r2, [r3, #52]	@ 0x34

        // Refill buffer if needed
        if (buff_pointer >= BUFF_SIZE) {
 800147e:	4b21      	ldr	r3, [pc, #132]	@ (8001504 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001486:	d31b      	bcc.n	80014c0 <HAL_TIM_PeriodElapsedCallback+0xf4>
        	num_iter++;
 8001488:	4b27      	ldr	r3, [pc, #156]	@ (8001528 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	3301      	adds	r3, #1
 800148e:	4a26      	ldr	r2, [pc, #152]	@ (8001528 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8001490:	6013      	str	r3, [r2, #0]
//			char hex_str[16];
//			sprintf(hex_str, "0x%02X", pwm_value);
//			ILI9341_WriteString(80, 0, hex_str, Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
            // refill buffer with f_read (non-blocking, or with a flag in main loop)
            // or set a "need_refill" flag to be handled in main()
        	int bytesRead = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
        	FRESULT res = f_read(&fil, audio_buff, BUFF_SIZE, &bytesRead);
 8001496:	f107 030c 	add.w	r3, r7, #12
 800149a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800149e:	491a      	ldr	r1, [pc, #104]	@ (8001508 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80014a0:	4822      	ldr	r0, [pc, #136]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x160>)
 80014a2:	f007 fbc5 	bl	8008c30 <f_read>
 80014a6:	4603      	mov	r3, r0
 80014a8:	757b      	strb	r3, [r7, #21]
        	if (bytesRead < BUFF_SIZE) {
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80014b0:	da03      	bge.n	80014ba <HAL_TIM_PeriodElapsedCallback+0xee>
        		f_lseek(&fil, 0x2C);
 80014b2:	212c      	movs	r1, #44	@ 0x2c
 80014b4:	481d      	ldr	r0, [pc, #116]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x160>)
 80014b6:	f007 fcfa 	bl	8008eae <f_lseek>
        	}

        	buff_pointer = 0;
 80014ba:	4b12      	ldr	r3, [pc, #72]	@ (8001504 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80014bc:	2200      	movs	r2, #0
 80014be:	801a      	strh	r2, [r3, #0]
        }

        if (yahoo_buff_pointer >= BUFF_SIZE) {
 80014c0:	4b14      	ldr	r3, [pc, #80]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80014c2:	881b      	ldrh	r3, [r3, #0]
 80014c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80014c8:	d316      	bcc.n	80014f8 <HAL_TIM_PeriodElapsedCallback+0x12c>
        	int bytesRead = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	60bb      	str	r3, [r7, #8]
        	FRESULT res = f_read(&fil_yahoo, yahoo_buff, BUFF_SIZE, &bytesRead);
 80014ce:	f107 0308 	add.w	r3, r7, #8
 80014d2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014d6:	4910      	ldr	r1, [pc, #64]	@ (8001518 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80014d8:	4811      	ldr	r0, [pc, #68]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80014da:	f007 fba9 	bl	8008c30 <f_read>
 80014de:	4603      	mov	r3, r0
 80014e0:	753b      	strb	r3, [r7, #20]
        	if (bytesRead < BUFF_SIZE) {
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80014e8:	da03      	bge.n	80014f2 <HAL_TIM_PeriodElapsedCallback+0x126>
				f_lseek(&fil_yahoo, 0x2c);
 80014ea:	212c      	movs	r1, #44	@ 0x2c
 80014ec:	480c      	ldr	r0, [pc, #48]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80014ee:	f007 fcde 	bl	8008eae <f_lseek>
        	}

        	yahoo_buff_pointer = 0;
 80014f2:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	801a      	strh	r2, [r3, #0]
        }
	}
}
 80014f8:	bf00      	nop
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40000400 	.word	0x40000400
 8001504:	20004ca0 	.word	0x20004ca0
 8001508:	20002ca0 	.word	0x20002ca0
 800150c:	20005340 	.word	0x20005340
 8001510:	20005344 	.word	0x20005344
 8001514:	20004ca2 	.word	0x20004ca2
 8001518:	20003ca0 	.word	0x20003ca0
 800151c:	20005341 	.word	0x20005341
 8001520:	20005108 	.word	0x20005108
 8001524:	200001fc 	.word	0x200001fc
 8001528:	2000533c 	.word	0x2000533c
 800152c:	20004ed8 	.word	0x20004ed8

08001530 <init>:

void init() {
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
    ILI9341_Unselect();
 8001534:	f7ff fb5e 	bl	8000bf4 <ILI9341_Unselect>
//    ILI9341_TouchUnselect();
    ILI9341_Init();
 8001538:	f7ff fc94 	bl	8000e64 <ILI9341_Init>
}
 800153c:	bf00      	nop
 800153e:	bd80      	pop	{r7, pc}

08001540 <turn_mario>:

// turn left if walking left
void turn_mario(uint8_t width, uint8_t height) {
 8001540:	b480      	push	{r7}
 8001542:	b089      	sub	sp, #36	@ 0x24
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	460a      	mov	r2, r1
 800154a:	71fb      	strb	r3, [r7, #7]
 800154c:	4613      	mov	r3, r2
 800154e:	71bb      	strb	r3, [r7, #6]
	if (mario.x_distance_between_frame < 0 || (mario.x_distance_between_frame == 0 && dir == true)) {
 8001550:	4b2c      	ldr	r3, [pc, #176]	@ (8001604 <turn_mario+0xc4>)
 8001552:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001556:	2b00      	cmp	r3, #0
 8001558:	db08      	blt.n	800156c <turn_mario+0x2c>
 800155a:	4b2a      	ldr	r3, [pc, #168]	@ (8001604 <turn_mario+0xc4>)
 800155c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d141      	bne.n	80015e8 <turn_mario+0xa8>
 8001564:	4b28      	ldr	r3, [pc, #160]	@ (8001608 <turn_mario+0xc8>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d03d      	beq.n	80015e8 <turn_mario+0xa8>
        for (int row = 0; row < height; row++) {
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
 8001570:	e032      	b.n	80015d8 <turn_mario+0x98>
            for (int col = 0; col < width / 2; col++) {
 8001572:	2300      	movs	r3, #0
 8001574:	61bb      	str	r3, [r7, #24]
 8001576:	e025      	b.n	80015c4 <turn_mario+0x84>
                int left  = row * width + col;
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	69fa      	ldr	r2, [r7, #28]
 800157c:	fb02 f303 	mul.w	r3, r2, r3
 8001580:	69ba      	ldr	r2, [r7, #24]
 8001582:	4413      	add	r3, r2
 8001584:	617b      	str	r3, [r7, #20]
                int right = row * width + (width - 1 - col);
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	69fa      	ldr	r2, [r7, #28]
 800158a:	fb03 f202 	mul.w	r2, r3, r2
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	1e59      	subs	r1, r3, #1
 8001592:	69bb      	ldr	r3, [r7, #24]
 8001594:	1acb      	subs	r3, r1, r3
 8001596:	4413      	add	r3, r2
 8001598:	613b      	str	r3, [r7, #16]

                // Swap 16-bit pixels
                uint16_t temp = mario_final[left];
 800159a:	4a1c      	ldr	r2, [pc, #112]	@ (800160c <turn_mario+0xcc>)
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015a2:	81fb      	strh	r3, [r7, #14]
                mario_final[left] = mario_final[right];
 80015a4:	4a19      	ldr	r2, [pc, #100]	@ (800160c <turn_mario+0xcc>)
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80015ac:	4a17      	ldr	r2, [pc, #92]	@ (800160c <turn_mario+0xcc>)
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                mario_final[right] = temp;
 80015b4:	4915      	ldr	r1, [pc, #84]	@ (800160c <turn_mario+0xcc>)
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	89fa      	ldrh	r2, [r7, #14]
 80015ba:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            for (int col = 0; col < width / 2; col++) {
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	3301      	adds	r3, #1
 80015c2:	61bb      	str	r3, [r7, #24]
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	085b      	lsrs	r3, r3, #1
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	461a      	mov	r2, r3
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	4293      	cmp	r3, r2
 80015d0:	dbd2      	blt.n	8001578 <turn_mario+0x38>
        for (int row = 0; row < height; row++) {
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	3301      	adds	r3, #1
 80015d6:	61fb      	str	r3, [r7, #28]
 80015d8:	79bb      	ldrb	r3, [r7, #6]
 80015da:	69fa      	ldr	r2, [r7, #28]
 80015dc:	429a      	cmp	r2, r3
 80015de:	dbc8      	blt.n	8001572 <turn_mario+0x32>
            }
        }

		dir = true;
 80015e0:	4b09      	ldr	r3, [pc, #36]	@ (8001608 <turn_mario+0xc8>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	701a      	strb	r2, [r3, #0]
	}
	else if (mario.x_distance_between_frame > 0) {
		dir = false;
	}

}
 80015e6:	e007      	b.n	80015f8 <turn_mario+0xb8>
	else if (mario.x_distance_between_frame > 0) {
 80015e8:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <turn_mario+0xc4>)
 80015ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	dd02      	ble.n	80015f8 <turn_mario+0xb8>
		dir = false;
 80015f2:	4b05      	ldr	r3, [pc, #20]	@ (8001608 <turn_mario+0xc8>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]
}
 80015f8:	bf00      	nop
 80015fa:	3724      	adds	r7, #36	@ 0x24
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	20000018 	.word	0x20000018
 8001608:	20002c9d 	.word	0x20002c9d
 800160c:	2000041c 	.word	0x2000041c

08001610 <turn_enemy>:

void turn_enemy(uint8_t width, uint8_t height, uint16_t* enemy_final, struct Enemy enemy) {
 8001610:	b082      	sub	sp, #8
 8001612:	b480      	push	{r7}
 8001614:	b089      	sub	sp, #36	@ 0x24
 8001616:	af00      	add	r7, sp, #0
 8001618:	603a      	str	r2, [r7, #0]
 800161a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800161c:	4603      	mov	r3, r0
 800161e:	71fb      	strb	r3, [r7, #7]
 8001620:	460b      	mov	r3, r1
 8001622:	71bb      	strb	r3, [r7, #6]
	if (enemy.x_distance_between_frame < 0 || (enemy.x_distance_between_frame == 0 && dir == true)) {
 8001624:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8001628:	2b00      	cmp	r3, #0
 800162a:	db07      	blt.n	800163c <turn_enemy+0x2c>
 800162c:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8001630:	2b00      	cmp	r3, #0
 8001632:	d145      	bne.n	80016c0 <turn_enemy+0xb0>
 8001634:	4b29      	ldr	r3, [pc, #164]	@ (80016dc <turn_enemy+0xcc>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d041      	beq.n	80016c0 <turn_enemy+0xb0>
        for (int row = 0; row < height; row++) {
 800163c:	2300      	movs	r3, #0
 800163e:	61fb      	str	r3, [r7, #28]
 8001640:	e036      	b.n	80016b0 <turn_enemy+0xa0>
            for (int col = 0; col < width / 2; col++) {
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
 8001646:	e029      	b.n	800169c <turn_enemy+0x8c>
                int left  = row * width + col;
 8001648:	79fb      	ldrb	r3, [r7, #7]
 800164a:	69fa      	ldr	r2, [r7, #28]
 800164c:	fb02 f303 	mul.w	r3, r2, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4413      	add	r3, r2
 8001654:	617b      	str	r3, [r7, #20]
                int right = row * width + (width - 1 - col);
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	69fa      	ldr	r2, [r7, #28]
 800165a:	fb03 f202 	mul.w	r2, r3, r2
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	1e59      	subs	r1, r3, #1
 8001662:	69bb      	ldr	r3, [r7, #24]
 8001664:	1acb      	subs	r3, r1, r3
 8001666:	4413      	add	r3, r2
 8001668:	613b      	str	r3, [r7, #16]

                // Swap 16-bit pixels
                uint16_t temp = enemy_final[left];
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	4413      	add	r3, r2
 8001672:	881b      	ldrh	r3, [r3, #0]
 8001674:	81fb      	strh	r3, [r7, #14]
                enemy_final[left] = enemy_final[right];
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	441a      	add	r2, r3
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	6839      	ldr	r1, [r7, #0]
 8001684:	440b      	add	r3, r1
 8001686:	8812      	ldrh	r2, [r2, #0]
 8001688:	801a      	strh	r2, [r3, #0]
                enemy_final[right] = temp;
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	4413      	add	r3, r2
 8001692:	89fa      	ldrh	r2, [r7, #14]
 8001694:	801a      	strh	r2, [r3, #0]
            for (int col = 0; col < width / 2; col++) {
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	3301      	adds	r3, #1
 800169a:	61bb      	str	r3, [r7, #24]
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	085b      	lsrs	r3, r3, #1
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	461a      	mov	r2, r3
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	4293      	cmp	r3, r2
 80016a8:	dbce      	blt.n	8001648 <turn_enemy+0x38>
        for (int row = 0; row < height; row++) {
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	3301      	adds	r3, #1
 80016ae:	61fb      	str	r3, [r7, #28]
 80016b0:	79bb      	ldrb	r3, [r7, #6]
 80016b2:	69fa      	ldr	r2, [r7, #28]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	dbc4      	blt.n	8001642 <turn_enemy+0x32>
            }
        }

		dir = true;
 80016b8:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <turn_enemy+0xcc>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	701a      	strb	r2, [r3, #0]
	}
	else if (enemy.x_distance_between_frame > 0){
		dir = false;
	}

}
 80016be:	e006      	b.n	80016ce <turn_enemy+0xbe>
	else if (enemy.x_distance_between_frame > 0){
 80016c0:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	dd02      	ble.n	80016ce <turn_enemy+0xbe>
		dir = false;
 80016c8:	4b04      	ldr	r3, [pc, #16]	@ (80016dc <turn_enemy+0xcc>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	701a      	strb	r2, [r3, #0]
}
 80016ce:	bf00      	nop
 80016d0:	3724      	adds	r7, #36	@ 0x24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	b002      	add	sp, #8
 80016da:	4770      	bx	lr
 80016dc:	20002c9d 	.word	0x20002c9d

080016e0 <collision_detection>:
		arr[i+1] = temp;
	}
}


bool collision_detection(struct Character mario, struct Object object) {
 80016e0:	b490      	push	{r4, r7}
 80016e2:	b08c      	sub	sp, #48	@ 0x30
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	463c      	mov	r4, r7
 80016e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t Ax = mario.x;
 80016ec:	f9b7 3000 	ldrsh.w	r3, [r7]
 80016f0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t Ay = mario.y;
 80016f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016f6:	85bb      	strh	r3, [r7, #44]	@ 0x2c

	uint16_t Bx = object.x;
 80016f8:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 80016fc:	857b      	strh	r3, [r7, #42]	@ 0x2a
	uint16_t By = object.y;
 80016fe:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8001702:	853b      	strh	r3, [r7, #40]	@ 0x28

	uint16_t A_left   = Ax;
 8001704:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001706:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t A_right  = Ax + mario.width;
 8001708:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800170c:	b29a      	uxth	r2, r3
 800170e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001710:	4413      	add	r3, r2
 8001712:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t A_top    = Ay;
 8001714:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001716:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint16_t A_bottom = Ay + mario.height;
 8001718:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800171c:	b29a      	uxth	r2, r3
 800171e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001720:	4413      	add	r3, r2
 8001722:	843b      	strh	r3, [r7, #32]

	uint16_t B_left   = Bx;
 8001724:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001726:	83fb      	strh	r3, [r7, #30]
	uint16_t B_right  = Bx + object.width;
 8001728:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 800172c:	b29a      	uxth	r2, r3
 800172e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001730:	4413      	add	r3, r2
 8001732:	83bb      	strh	r3, [r7, #28]
	uint16_t B_top    = By;
 8001734:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001736:	837b      	strh	r3, [r7, #26]
	uint16_t B_bottom = By + object.height;
 8001738:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 800173c:	b29a      	uxth	r2, r3
 800173e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001740:	4413      	add	r3, r2
 8001742:	833b      	strh	r3, [r7, #24]

	bool x_overlap = (A_right >  B_left) && (B_right >  A_left);
 8001744:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001746:	8bfb      	ldrh	r3, [r7, #30]
 8001748:	429a      	cmp	r2, r3
 800174a:	d905      	bls.n	8001758 <collision_detection+0x78>
 800174c:	8bba      	ldrh	r2, [r7, #28]
 800174e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001750:	429a      	cmp	r2, r3
 8001752:	d901      	bls.n	8001758 <collision_detection+0x78>
 8001754:	2301      	movs	r3, #1
 8001756:	e000      	b.n	800175a <collision_detection+0x7a>
 8001758:	2300      	movs	r3, #0
 800175a:	75fb      	strb	r3, [r7, #23]
 800175c:	7dfb      	ldrb	r3, [r7, #23]
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	75fb      	strb	r3, [r7, #23]
	bool y_overlap = (A_bottom > B_top ) && (B_bottom > A_top );
 8001764:	8c3a      	ldrh	r2, [r7, #32]
 8001766:	8b7b      	ldrh	r3, [r7, #26]
 8001768:	429a      	cmp	r2, r3
 800176a:	d905      	bls.n	8001778 <collision_detection+0x98>
 800176c:	8b3a      	ldrh	r2, [r7, #24]
 800176e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001770:	429a      	cmp	r2, r3
 8001772:	d901      	bls.n	8001778 <collision_detection+0x98>
 8001774:	2301      	movs	r3, #1
 8001776:	e000      	b.n	800177a <collision_detection+0x9a>
 8001778:	2300      	movs	r3, #0
 800177a:	75bb      	strb	r3, [r7, #22]
 800177c:	7dbb      	ldrb	r3, [r7, #22]
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	75bb      	strb	r3, [r7, #22]
	return x_overlap && y_overlap;
 8001784:	7dfb      	ldrb	r3, [r7, #23]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d004      	beq.n	8001794 <collision_detection+0xb4>
 800178a:	7dbb      	ldrb	r3, [r7, #22]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <collision_detection+0xb4>
 8001790:	2301      	movs	r3, #1
 8001792:	e000      	b.n	8001796 <collision_detection+0xb6>
 8001794:	2300      	movs	r3, #0
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	b2db      	uxtb	r3, r3
}
 800179c:	4618      	mov	r0, r3
 800179e:	3730      	adds	r7, #48	@ 0x30
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc90      	pop	{r4, r7}
 80017a4:	4770      	bx	lr
	...

080017a8 <collision_detection_enemies>:

bool collision_detection_enemies() {
 80017a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017aa:	b08d      	sub	sp, #52	@ 0x34
 80017ac:	af06      	add	r7, sp, #24

	for (int i = 0; i < 1; i++) {
 80017ae:	2300      	movs	r3, #0
 80017b0:	617b      	str	r3, [r7, #20]
 80017b2:	e0fd      	b.n	80019b0 <collision_detection_enemies+0x208>
//	int16_t height;
//	uint16_t* frame;
//	bool collidable;
//	bool redraw;

		struct Object enemy_object = { enemies[i]->x, enemies[i]->y, 0, 0, enemies[i]->width, enemies[i]->height, bowser_final, true, false };
 80017b4:	4a83      	ldr	r2, [pc, #524]	@ (80019c4 <collision_detection_enemies+0x21c>)
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017c0:	803b      	strh	r3, [r7, #0]
 80017c2:	4a80      	ldr	r2, [pc, #512]	@ (80019c4 <collision_detection_enemies+0x21c>)
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ca:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017ce:	807b      	strh	r3, [r7, #2]
 80017d0:	2300      	movs	r3, #0
 80017d2:	80bb      	strh	r3, [r7, #4]
 80017d4:	2300      	movs	r3, #0
 80017d6:	80fb      	strh	r3, [r7, #6]
 80017d8:	4a7a      	ldr	r2, [pc, #488]	@ (80019c4 <collision_detection_enemies+0x21c>)
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017e0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80017e4:	813b      	strh	r3, [r7, #8]
 80017e6:	4a77      	ldr	r2, [pc, #476]	@ (80019c4 <collision_detection_enemies+0x21c>)
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ee:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80017f2:	817b      	strh	r3, [r7, #10]
 80017f4:	4b74      	ldr	r3, [pc, #464]	@ (80019c8 <collision_detection_enemies+0x220>)
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	2301      	movs	r3, #1
 80017fa:	743b      	strb	r3, [r7, #16]
 80017fc:	2300      	movs	r3, #0
 80017fe:	747b      	strb	r3, [r7, #17]

		if (enemies[i]->died || !collision_detection(mario,enemy_object))
 8001800:	4a70      	ldr	r2, [pc, #448]	@ (80019c4 <collision_detection_enemies+0x21c>)
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001808:	7d5b      	ldrb	r3, [r3, #21]
 800180a:	2b00      	cmp	r3, #0
 800180c:	f040 80cc 	bne.w	80019a8 <collision_detection_enemies+0x200>
 8001810:	4e6e      	ldr	r6, [pc, #440]	@ (80019cc <collision_detection_enemies+0x224>)
 8001812:	466d      	mov	r5, sp
 8001814:	463c      	mov	r4, r7
 8001816:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001818:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800181a:	6823      	ldr	r3, [r4, #0]
 800181c:	602b      	str	r3, [r5, #0]
 800181e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001822:	f7ff ff5d 	bl	80016e0 <collision_detection>
 8001826:	4603      	mov	r3, r0
 8001828:	f083 0301 	eor.w	r3, r3, #1
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b00      	cmp	r3, #0
 8001830:	f040 80ba 	bne.w	80019a8 <collision_detection_enemies+0x200>
			continue;


		// Landing from above (moving downward)
		if (mario.y_velocity > 0 &&
 8001834:	4b65      	ldr	r3, [pc, #404]	@ (80019cc <collision_detection_enemies+0x224>)
 8001836:	edd3 7a03 	vldr	s15, [r3, #12]
 800183a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800183e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001842:	dd2c      	ble.n	800189e <collision_detection_enemies+0xf6>
			prev_mario.y + prev_mario.height <= enemies[i]->y) {
 8001844:	4b62      	ldr	r3, [pc, #392]	@ (80019d0 <collision_detection_enemies+0x228>)
 8001846:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800184a:	461a      	mov	r2, r3
 800184c:	4b60      	ldr	r3, [pc, #384]	@ (80019d0 <collision_detection_enemies+0x228>)
 800184e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001852:	4413      	add	r3, r2
 8001854:	495b      	ldr	r1, [pc, #364]	@ (80019c4 <collision_detection_enemies+0x21c>)
 8001856:	697a      	ldr	r2, [r7, #20]
 8001858:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800185c:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
		if (mario.y_velocity > 0 &&
 8001860:	4293      	cmp	r3, r2
 8001862:	dc1c      	bgt.n	800189e <collision_detection_enemies+0xf6>

			mario.y = enemies[i]->y - mario.height - 40;
 8001864:	4a57      	ldr	r2, [pc, #348]	@ (80019c4 <collision_detection_enemies+0x21c>)
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800186c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001870:	b29a      	uxth	r2, r3
 8001872:	4b56      	ldr	r3, [pc, #344]	@ (80019cc <collision_detection_enemies+0x224>)
 8001874:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001878:	b29b      	uxth	r3, r3
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	b29b      	uxth	r3, r3
 800187e:	3b28      	subs	r3, #40	@ 0x28
 8001880:	b29b      	uxth	r3, r3
 8001882:	b21a      	sxth	r2, r3
 8001884:	4b51      	ldr	r3, [pc, #324]	@ (80019cc <collision_detection_enemies+0x224>)
 8001886:	805a      	strh	r2, [r3, #2]
			if (i == 0) {
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d105      	bne.n	800189a <collision_detection_enemies+0xf2>
				enemies[i]->died = true;
 800188e:	4a4d      	ldr	r2, [pc, #308]	@ (80019c4 <collision_detection_enemies+0x21c>)
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001896:	2201      	movs	r2, #1
 8001898:	755a      	strb	r2, [r3, #21]
			}
			return true;
 800189a:	2301      	movs	r3, #1
 800189c:	e08d      	b.n	80019ba <collision_detection_enemies+0x212>
		}
		// Hit head from below (moving upward)
		else if (mario.y_velocity < 0 &&
 800189e:	4b4b      	ldr	r3, [pc, #300]	@ (80019cc <collision_detection_enemies+0x224>)
 80018a0:	edd3 7a03 	vldr	s15, [r3, #12]
 80018a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ac:	d52b      	bpl.n	8001906 <collision_detection_enemies+0x15e>
				 prev_mario.y >= enemies[i]->y + enemies[i]->height) {
 80018ae:	4b48      	ldr	r3, [pc, #288]	@ (80019d0 <collision_detection_enemies+0x228>)
 80018b0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80018b4:	4619      	mov	r1, r3
 80018b6:	4a43      	ldr	r2, [pc, #268]	@ (80019c4 <collision_detection_enemies+0x21c>)
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018be:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80018c2:	4618      	mov	r0, r3
 80018c4:	4a3f      	ldr	r2, [pc, #252]	@ (80019c4 <collision_detection_enemies+0x21c>)
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018cc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80018d0:	4403      	add	r3, r0
		else if (mario.y_velocity < 0 &&
 80018d2:	4299      	cmp	r1, r3
 80018d4:	db17      	blt.n	8001906 <collision_detection_enemies+0x15e>

			mario.y = enemies[i]->y + enemies[i]->height;
 80018d6:	4a3b      	ldr	r2, [pc, #236]	@ (80019c4 <collision_detection_enemies+0x21c>)
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018de:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	4937      	ldr	r1, [pc, #220]	@ (80019c4 <collision_detection_enemies+0x21c>)
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80018ec:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	4413      	add	r3, r2
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	b21a      	sxth	r2, r3
 80018f8:	4b34      	ldr	r3, [pc, #208]	@ (80019cc <collision_detection_enemies+0x224>)
 80018fa:	805a      	strh	r2, [r3, #2]
			mario.y_velocity = 0.1;  // Start falling
 80018fc:	4b33      	ldr	r3, [pc, #204]	@ (80019cc <collision_detection_enemies+0x224>)
 80018fe:	4a35      	ldr	r2, [pc, #212]	@ (80019d4 <collision_detection_enemies+0x22c>)
 8001900:	60da      	str	r2, [r3, #12]
			return true;
 8001902:	2301      	movs	r3, #1
 8001904:	e059      	b.n	80019ba <collision_detection_enemies+0x212>
		}
		// Hit from left
		else if (prev_mario.x + prev_mario.width <= enemies[i]->x) {
 8001906:	4b32      	ldr	r3, [pc, #200]	@ (80019d0 <collision_detection_enemies+0x228>)
 8001908:	f9b3 3000 	ldrsh.w	r3, [r3]
 800190c:	461a      	mov	r2, r3
 800190e:	4b30      	ldr	r3, [pc, #192]	@ (80019d0 <collision_detection_enemies+0x228>)
 8001910:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001914:	4413      	add	r3, r2
 8001916:	492b      	ldr	r1, [pc, #172]	@ (80019c4 <collision_detection_enemies+0x21c>)
 8001918:	697a      	ldr	r2, [r7, #20]
 800191a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800191e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001922:	4293      	cmp	r3, r2
 8001924:	dc14      	bgt.n	8001950 <collision_detection_enemies+0x1a8>
			mario.x = enemies[i]->x - mario.width;
 8001926:	4a27      	ldr	r2, [pc, #156]	@ (80019c4 <collision_detection_enemies+0x21c>)
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800192e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001932:	b29a      	uxth	r2, r3
 8001934:	4b25      	ldr	r3, [pc, #148]	@ (80019cc <collision_detection_enemies+0x224>)
 8001936:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800193a:	b29b      	uxth	r3, r3
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	b29b      	uxth	r3, r3
 8001940:	b21a      	sxth	r2, r3
 8001942:	4b22      	ldr	r3, [pc, #136]	@ (80019cc <collision_detection_enemies+0x224>)
 8001944:	801a      	strh	r2, [r3, #0]
			mario.x_distance_between_frame = 0;
 8001946:	4b21      	ldr	r3, [pc, #132]	@ (80019cc <collision_detection_enemies+0x224>)
 8001948:	2200      	movs	r2, #0
 800194a:	811a      	strh	r2, [r3, #8]
			return true;
 800194c:	2301      	movs	r3, #1
 800194e:	e034      	b.n	80019ba <collision_detection_enemies+0x212>
		}
		// Hit from right
		else if (prev_mario.x >= enemies[i]->x + enemies[i]->width) {
 8001950:	4b1f      	ldr	r3, [pc, #124]	@ (80019d0 <collision_detection_enemies+0x228>)
 8001952:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001956:	4619      	mov	r1, r3
 8001958:	4a1a      	ldr	r2, [pc, #104]	@ (80019c4 <collision_detection_enemies+0x21c>)
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001960:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001964:	4618      	mov	r0, r3
 8001966:	4a17      	ldr	r2, [pc, #92]	@ (80019c4 <collision_detection_enemies+0x21c>)
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800196e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001972:	4403      	add	r3, r0
 8001974:	4299      	cmp	r1, r3
 8001976:	db18      	blt.n	80019aa <collision_detection_enemies+0x202>
			mario.x = enemies[i]->x + enemies[i]->width;
 8001978:	4a12      	ldr	r2, [pc, #72]	@ (80019c4 <collision_detection_enemies+0x21c>)
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001980:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001984:	b29a      	uxth	r2, r3
 8001986:	490f      	ldr	r1, [pc, #60]	@ (80019c4 <collision_detection_enemies+0x21c>)
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800198e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001992:	b29b      	uxth	r3, r3
 8001994:	4413      	add	r3, r2
 8001996:	b29b      	uxth	r3, r3
 8001998:	b21a      	sxth	r2, r3
 800199a:	4b0c      	ldr	r3, [pc, #48]	@ (80019cc <collision_detection_enemies+0x224>)
 800199c:	801a      	strh	r2, [r3, #0]
			mario.x_distance_between_frame = 0;
 800199e:	4b0b      	ldr	r3, [pc, #44]	@ (80019cc <collision_detection_enemies+0x224>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	811a      	strh	r2, [r3, #8]
			return true;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e008      	b.n	80019ba <collision_detection_enemies+0x212>
			continue;
 80019a8:	bf00      	nop
	for (int i = 0; i < 1; i++) {
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	3301      	adds	r3, #1
 80019ae:	617b      	str	r3, [r7, #20]
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f77f aefe 	ble.w	80017b4 <collision_detection_enemies+0xc>
		}
	}

	return false;
 80019b8:	2300      	movs	r3, #0

}
 80019ba:	4618      	mov	r0, r3
 80019bc:	371c      	adds	r7, #28
 80019be:	46bd      	mov	sp, r7
 80019c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20000058 	.word	0x20000058
 80019c8:	20000c9c 	.word	0x20000c9c
 80019cc:	20000018 	.word	0x20000018
 80019d0:	20000008 	.word	0x20000008
 80019d4:	3dcccccd 	.word	0x3dcccccd

080019d8 <standing_on>:



bool standing_on(struct Character mario, struct Object object) {
 80019d8:	b490      	push	{r4, r7}
 80019da:	b08a      	sub	sp, #40	@ 0x28
 80019dc:	af00      	add	r7, sp, #0
 80019de:	463c      	mov	r4, r7
 80019e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint16_t Ax = mario.x;
 80019e4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80019e8:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t Ay = mario.y;
 80019ea:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80019ee:	84bb      	strh	r3, [r7, #36]	@ 0x24

    uint16_t Bx = object.x;
 80019f0:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 80019f4:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t By = object.y;
 80019f6:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 80019fa:	843b      	strh	r3, [r7, #32]

    uint16_t A_left   = Ax;
 80019fc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80019fe:	83fb      	strh	r3, [r7, #30]
    uint16_t A_right  = Ax + mario.width;
 8001a00:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001a08:	4413      	add	r3, r2
 8001a0a:	83bb      	strh	r3, [r7, #28]
    uint16_t A_bottom = Ay + mario.height;
 8001a0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001a14:	4413      	add	r3, r2
 8001a16:	837b      	strh	r3, [r7, #26]

    uint16_t B_left   = Bx;
 8001a18:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001a1a:	833b      	strh	r3, [r7, #24]
    uint16_t B_right  = Bx + object.width;
 8001a1c:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001a24:	4413      	add	r3, r2
 8001a26:	82fb      	strh	r3, [r7, #22]
    uint16_t B_top    = By;
 8001a28:	8c3b      	ldrh	r3, [r7, #32]
 8001a2a:	82bb      	strh	r3, [r7, #20]

    // Check if Mario is horizontally overlapping with the object
    bool x_overlap = (A_right > B_left) && (A_left < B_right);
 8001a2c:	8bba      	ldrh	r2, [r7, #28]
 8001a2e:	8b3b      	ldrh	r3, [r7, #24]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d905      	bls.n	8001a40 <standing_on+0x68>
 8001a34:	8bfa      	ldrh	r2, [r7, #30]
 8001a36:	8afb      	ldrh	r3, [r7, #22]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d201      	bcs.n	8001a40 <standing_on+0x68>
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e000      	b.n	8001a42 <standing_on+0x6a>
 8001a40:	2300      	movs	r3, #0
 8001a42:	74fb      	strb	r3, [r7, #19]
 8001a44:	7cfb      	ldrb	r3, [r7, #19]
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	74fb      	strb	r3, [r7, #19]

    // Check if Mario's bottom is within 2 pixels of the object's top
    // This gives tolerance for floating-point precision issues
    bool y_standing = (A_bottom >= B_top - 1) && (A_bottom <= B_top + 1);
 8001a4c:	8b7a      	ldrh	r2, [r7, #26]
 8001a4e:	8abb      	ldrh	r3, [r7, #20]
 8001a50:	3b01      	subs	r3, #1
 8001a52:	429a      	cmp	r2, r3
 8001a54:	db06      	blt.n	8001a64 <standing_on+0x8c>
 8001a56:	8b7a      	ldrh	r2, [r7, #26]
 8001a58:	8abb      	ldrh	r3, [r7, #20]
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	dc01      	bgt.n	8001a64 <standing_on+0x8c>
 8001a60:	2301      	movs	r3, #1
 8001a62:	e000      	b.n	8001a66 <standing_on+0x8e>
 8001a64:	2300      	movs	r3, #0
 8001a66:	74bb      	strb	r3, [r7, #18]
 8001a68:	7cbb      	ldrb	r3, [r7, #18]
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	74bb      	strb	r3, [r7, #18]

    return x_overlap && y_standing;
 8001a70:	7cfb      	ldrb	r3, [r7, #19]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d004      	beq.n	8001a80 <standing_on+0xa8>
 8001a76:	7cbb      	ldrb	r3, [r7, #18]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <standing_on+0xa8>
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e000      	b.n	8001a82 <standing_on+0xaa>
 8001a80:	2300      	movs	r3, #0
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	b2db      	uxtb	r3, r3
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3728      	adds	r7, #40	@ 0x28
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bc90      	pop	{r4, r7}
 8001a90:	4770      	bx	lr
	...

08001a94 <isTouchingGround>:

bool isTouchingGround() {
 8001a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a96:	b089      	sub	sp, #36	@ 0x24
 8001a98:	af06      	add	r7, sp, #24
    bool onGround = false;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	71fb      	strb	r3, [r7, #7]
    bool collision_detected = false;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	70fb      	strb	r3, [r7, #3]

    for (uint8_t i = 0; i < num_objects; i++) {
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	71bb      	strb	r3, [r7, #6]
 8001aa6:	e1d3      	b.n	8001e50 <isTouchingGround+0x3bc>
        if (!objects[i].collidable) {
 8001aa8:	79ba      	ldrb	r2, [r7, #6]
 8001aaa:	49b0      	ldr	r1, [pc, #704]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001aac:	4613      	mov	r3, r2
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	4413      	add	r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	440b      	add	r3, r1
 8001ab6:	3310      	adds	r3, #16
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	f083 0301 	eor.w	r3, r3, #1
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	f000 80be 	beq.w	8001c42 <isTouchingGround+0x1ae>
			if (collision_detection(prev_mario, objects[i]) || collision_detection(mario, objects[i])) {
 8001ac6:	79ba      	ldrb	r2, [r7, #6]
 8001ac8:	4ea9      	ldr	r6, [pc, #676]	@ (8001d70 <isTouchingGround+0x2dc>)
 8001aca:	49a8      	ldr	r1, [pc, #672]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001acc:	4613      	mov	r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	4413      	add	r3, r2
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	440b      	add	r3, r1
 8001ad6:	466c      	mov	r4, sp
 8001ad8:	461d      	mov	r5, r3
 8001ada:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001adc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ade:	682b      	ldr	r3, [r5, #0]
 8001ae0:	6023      	str	r3, [r4, #0]
 8001ae2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001ae6:	f7ff fdfb 	bl	80016e0 <collision_detection>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d114      	bne.n	8001b1a <isTouchingGround+0x86>
 8001af0:	79ba      	ldrb	r2, [r7, #6]
 8001af2:	4ea0      	ldr	r6, [pc, #640]	@ (8001d74 <isTouchingGround+0x2e0>)
 8001af4:	499d      	ldr	r1, [pc, #628]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001af6:	4613      	mov	r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	4413      	add	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	440b      	add	r3, r1
 8001b00:	466c      	mov	r4, sp
 8001b02:	461d      	mov	r5, r3
 8001b04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b08:	682b      	ldr	r3, [r5, #0]
 8001b0a:	6023      	str	r3, [r4, #0]
 8001b0c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b10:	f7ff fde6 	bl	80016e0 <collision_detection>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d043      	beq.n	8001ba2 <isTouchingGround+0x10e>
				ILI9341_DrawImage(objects[i].x, objects[i].y, objects[i].width, objects[i].height, objects[i].frame);
 8001b1a:	79ba      	ldrb	r2, [r7, #6]
 8001b1c:	4993      	ldr	r1, [pc, #588]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001b1e:	4613      	mov	r3, r2
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	4413      	add	r3, r2
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	440b      	add	r3, r1
 8001b28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b2c:	b298      	uxth	r0, r3
 8001b2e:	79ba      	ldrb	r2, [r7, #6]
 8001b30:	498e      	ldr	r1, [pc, #568]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001b32:	4613      	mov	r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	4413      	add	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	3302      	adds	r3, #2
 8001b3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b42:	b299      	uxth	r1, r3
 8001b44:	79ba      	ldrb	r2, [r7, #6]
 8001b46:	4c89      	ldr	r4, [pc, #548]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001b48:	4613      	mov	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4413      	add	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4423      	add	r3, r4
 8001b52:	3308      	adds	r3, #8
 8001b54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b58:	b29c      	uxth	r4, r3
 8001b5a:	79ba      	ldrb	r2, [r7, #6]
 8001b5c:	4d83      	ldr	r5, [pc, #524]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001b5e:	4613      	mov	r3, r2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	4413      	add	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	442b      	add	r3, r5
 8001b68:	330a      	adds	r3, #10
 8001b6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b6e:	b29d      	uxth	r5, r3
 8001b70:	79ba      	ldrb	r2, [r7, #6]
 8001b72:	4e7e      	ldr	r6, [pc, #504]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001b74:	4613      	mov	r3, r2
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	4413      	add	r3, r2
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	4433      	add	r3, r6
 8001b7e:	330c      	adds	r3, #12
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	462b      	mov	r3, r5
 8001b86:	4622      	mov	r2, r4
 8001b88:	f7ff fbd8 	bl	800133c <ILI9341_DrawImage>
				objects[i].redraw = true;
 8001b8c:	79ba      	ldrb	r2, [r7, #6]
 8001b8e:	4977      	ldr	r1, [pc, #476]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001b90:	4613      	mov	r3, r2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4413      	add	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	440b      	add	r3, r1
 8001b9a:	3311      	adds	r3, #17
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	701a      	strb	r2, [r3, #0]
				break;
 8001ba0:	e15e      	b.n	8001e60 <isTouchingGround+0x3cc>
			} else if (objects[i].redraw) {
 8001ba2:	79ba      	ldrb	r2, [r7, #6]
 8001ba4:	4971      	ldr	r1, [pc, #452]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	4413      	add	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	440b      	add	r3, r1
 8001bb0:	3311      	adds	r3, #17
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 8145 	beq.w	8001e44 <isTouchingGround+0x3b0>
				ILI9341_DrawImage(objects[i].x, objects[i].y, objects[i].width, objects[i].height, objects[i].frame);
 8001bba:	79ba      	ldrb	r2, [r7, #6]
 8001bbc:	496b      	ldr	r1, [pc, #428]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	4413      	add	r3, r2
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	440b      	add	r3, r1
 8001bc8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bcc:	b298      	uxth	r0, r3
 8001bce:	79ba      	ldrb	r2, [r7, #6]
 8001bd0:	4966      	ldr	r1, [pc, #408]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	4413      	add	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	440b      	add	r3, r1
 8001bdc:	3302      	adds	r3, #2
 8001bde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001be2:	b299      	uxth	r1, r3
 8001be4:	79ba      	ldrb	r2, [r7, #6]
 8001be6:	4c61      	ldr	r4, [pc, #388]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001be8:	4613      	mov	r3, r2
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	4413      	add	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	4423      	add	r3, r4
 8001bf2:	3308      	adds	r3, #8
 8001bf4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bf8:	b29c      	uxth	r4, r3
 8001bfa:	79ba      	ldrb	r2, [r7, #6]
 8001bfc:	4d5b      	ldr	r5, [pc, #364]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001bfe:	4613      	mov	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	4413      	add	r3, r2
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	442b      	add	r3, r5
 8001c08:	330a      	adds	r3, #10
 8001c0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c0e:	b29d      	uxth	r5, r3
 8001c10:	79ba      	ldrb	r2, [r7, #6]
 8001c12:	4e56      	ldr	r6, [pc, #344]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001c14:	4613      	mov	r3, r2
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	4413      	add	r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	4433      	add	r3, r6
 8001c1e:	330c      	adds	r3, #12
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	462b      	mov	r3, r5
 8001c26:	4622      	mov	r2, r4
 8001c28:	f7ff fb88 	bl	800133c <ILI9341_DrawImage>
				objects[i].redraw = false;
 8001c2c:	79ba      	ldrb	r2, [r7, #6]
 8001c2e:	494f      	ldr	r1, [pc, #316]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001c30:	4613      	mov	r3, r2
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	4413      	add	r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	440b      	add	r3, r1
 8001c3a:	3311      	adds	r3, #17
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	701a      	strb	r2, [r3, #0]
			}
        continue;
 8001c40:	e100      	b.n	8001e44 <isTouchingGround+0x3b0>
        }

        if (!collision_detection(mario, objects[i]))
 8001c42:	79ba      	ldrb	r2, [r7, #6]
 8001c44:	4e4b      	ldr	r6, [pc, #300]	@ (8001d74 <isTouchingGround+0x2e0>)
 8001c46:	4949      	ldr	r1, [pc, #292]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001c48:	4613      	mov	r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	4413      	add	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	440b      	add	r3, r1
 8001c52:	466c      	mov	r4, sp
 8001c54:	461d      	mov	r5, r3
 8001c56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c5a:	682b      	ldr	r3, [r5, #0]
 8001c5c:	6023      	str	r3, [r4, #0]
 8001c5e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001c62:	f7ff fd3d 	bl	80016e0 <collision_detection>
 8001c66:	4603      	mov	r3, r0
 8001c68:	f083 0301 	eor.w	r3, r3, #1
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f040 80ea 	bne.w	8001e48 <isTouchingGround+0x3b4>
            continue;

        collision_detected = true;
 8001c74:	2301      	movs	r3, #1
 8001c76:	70fb      	strb	r3, [r7, #3]

        // Landing from above (moving downward)
        if (mario.y_velocity > 0 &&
 8001c78:	4b3e      	ldr	r3, [pc, #248]	@ (8001d74 <isTouchingGround+0x2e0>)
 8001c7a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c86:	dd2e      	ble.n	8001ce6 <isTouchingGround+0x252>
            prev_mario.y + prev_mario.height <= objects[i].y) {
 8001c88:	4b39      	ldr	r3, [pc, #228]	@ (8001d70 <isTouchingGround+0x2dc>)
 8001c8a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	4b37      	ldr	r3, [pc, #220]	@ (8001d70 <isTouchingGround+0x2dc>)
 8001c92:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001c96:	18d1      	adds	r1, r2, r3
 8001c98:	79ba      	ldrb	r2, [r7, #6]
 8001c9a:	4834      	ldr	r0, [pc, #208]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4403      	add	r3, r0
 8001ca6:	3302      	adds	r3, #2
 8001ca8:	f9b3 3000 	ldrsh.w	r3, [r3]
        if (mario.y_velocity > 0 &&
 8001cac:	4299      	cmp	r1, r3
 8001cae:	dc1a      	bgt.n	8001ce6 <isTouchingGround+0x252>

            mario.y = objects[i].y - mario.height;
 8001cb0:	79ba      	ldrb	r2, [r7, #6]
 8001cb2:	492e      	ldr	r1, [pc, #184]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	4413      	add	r3, r2
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	440b      	add	r3, r1
 8001cbe:	3302      	adds	r3, #2
 8001cc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	4b2b      	ldr	r3, [pc, #172]	@ (8001d74 <isTouchingGround+0x2e0>)
 8001cc8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	b21a      	sxth	r2, r3
 8001cd4:	4b27      	ldr	r3, [pc, #156]	@ (8001d74 <isTouchingGround+0x2e0>)
 8001cd6:	805a      	strh	r2, [r3, #2]
            mario.y_velocity = 0;
 8001cd8:	4b26      	ldr	r3, [pc, #152]	@ (8001d74 <isTouchingGround+0x2e0>)
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	60da      	str	r2, [r3, #12]
            onGround = true;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	71fb      	strb	r3, [r7, #7]
 8001ce4:	e0ad      	b.n	8001e42 <isTouchingGround+0x3ae>
        }
        // Hit head from below (moving upward)
        else if (mario.y_velocity < 0 &&
 8001ce6:	4b23      	ldr	r3, [pc, #140]	@ (8001d74 <isTouchingGround+0x2e0>)
 8001ce8:	edd3 7a03 	vldr	s15, [r3, #12]
 8001cec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf4:	d542      	bpl.n	8001d7c <isTouchingGround+0x2e8>
                 prev_mario.y >= objects[i].y + objects[i].height) {
 8001cf6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d70 <isTouchingGround+0x2dc>)
 8001cf8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	79ba      	ldrb	r2, [r7, #6]
 8001d00:	491a      	ldr	r1, [pc, #104]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001d02:	4613      	mov	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4413      	add	r3, r2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	440b      	add	r3, r1
 8001d0c:	3302      	adds	r3, #2
 8001d0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d12:	461c      	mov	r4, r3
 8001d14:	79ba      	ldrb	r2, [r7, #6]
 8001d16:	4915      	ldr	r1, [pc, #84]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001d18:	4613      	mov	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4413      	add	r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	440b      	add	r3, r1
 8001d22:	330a      	adds	r3, #10
 8001d24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d28:	4423      	add	r3, r4
        else if (mario.y_velocity < 0 &&
 8001d2a:	4298      	cmp	r0, r3
 8001d2c:	db26      	blt.n	8001d7c <isTouchingGround+0x2e8>

            mario.y = objects[i].y + objects[i].height;
 8001d2e:	79ba      	ldrb	r2, [r7, #6]
 8001d30:	490e      	ldr	r1, [pc, #56]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001d32:	4613      	mov	r3, r2
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	4413      	add	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	440b      	add	r3, r1
 8001d3c:	3302      	adds	r3, #2
 8001d3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d42:	b299      	uxth	r1, r3
 8001d44:	79ba      	ldrb	r2, [r7, #6]
 8001d46:	4809      	ldr	r0, [pc, #36]	@ (8001d6c <isTouchingGround+0x2d8>)
 8001d48:	4613      	mov	r3, r2
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	4413      	add	r3, r2
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	4403      	add	r3, r0
 8001d52:	330a      	adds	r3, #10
 8001d54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	440b      	add	r3, r1
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	b21a      	sxth	r2, r3
 8001d60:	4b04      	ldr	r3, [pc, #16]	@ (8001d74 <isTouchingGround+0x2e0>)
 8001d62:	805a      	strh	r2, [r3, #2]
            mario.y_velocity = 0.1;  // Start falling
 8001d64:	4b03      	ldr	r3, [pc, #12]	@ (8001d74 <isTouchingGround+0x2e0>)
 8001d66:	4a04      	ldr	r2, [pc, #16]	@ (8001d78 <isTouchingGround+0x2e4>)
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	e06a      	b.n	8001e42 <isTouchingGround+0x3ae>
 8001d6c:	2000028c 	.word	0x2000028c
 8001d70:	20000008 	.word	0x20000008
 8001d74:	20000018 	.word	0x20000018
 8001d78:	3dcccccd 	.word	0x3dcccccd
        }
        // Hit from left
        else if (prev_mario.x + prev_mario.width <= objects[i].x) {
 8001d7c:	4b61      	ldr	r3, [pc, #388]	@ (8001f04 <isTouchingGround+0x470>)
 8001d7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d82:	461a      	mov	r2, r3
 8001d84:	4b5f      	ldr	r3, [pc, #380]	@ (8001f04 <isTouchingGround+0x470>)
 8001d86:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d8a:	18d1      	adds	r1, r2, r3
 8001d8c:	79ba      	ldrb	r2, [r7, #6]
 8001d8e:	485e      	ldr	r0, [pc, #376]	@ (8001f08 <isTouchingGround+0x474>)
 8001d90:	4613      	mov	r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	4413      	add	r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	4403      	add	r3, r0
 8001d9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d9e:	4299      	cmp	r1, r3
 8001da0:	dc16      	bgt.n	8001dd0 <isTouchingGround+0x33c>
            mario.x = objects[i].x - mario.width;
 8001da2:	79ba      	ldrb	r2, [r7, #6]
 8001da4:	4958      	ldr	r1, [pc, #352]	@ (8001f08 <isTouchingGround+0x474>)
 8001da6:	4613      	mov	r3, r2
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	4413      	add	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	440b      	add	r3, r1
 8001db0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001db4:	b29a      	uxth	r2, r3
 8001db6:	4b55      	ldr	r3, [pc, #340]	@ (8001f0c <isTouchingGround+0x478>)
 8001db8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	b21a      	sxth	r2, r3
 8001dc4:	4b51      	ldr	r3, [pc, #324]	@ (8001f0c <isTouchingGround+0x478>)
 8001dc6:	801a      	strh	r2, [r3, #0]
            mario.x_distance_between_frame = 0;
 8001dc8:	4b50      	ldr	r3, [pc, #320]	@ (8001f0c <isTouchingGround+0x478>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	811a      	strh	r2, [r3, #8]
        else if (prev_mario.x >= objects[i].x + objects[i].width) {
            mario.x = objects[i].x + objects[i].width;
            mario.x_distance_between_frame = 0;
        }

        break;  // Handle only one collision per frame
 8001dce:	e046      	b.n	8001e5e <isTouchingGround+0x3ca>
        else if (prev_mario.x >= objects[i].x + objects[i].width) {
 8001dd0:	4b4c      	ldr	r3, [pc, #304]	@ (8001f04 <isTouchingGround+0x470>)
 8001dd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	79ba      	ldrb	r2, [r7, #6]
 8001dda:	494b      	ldr	r1, [pc, #300]	@ (8001f08 <isTouchingGround+0x474>)
 8001ddc:	4613      	mov	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	4413      	add	r3, r2
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	440b      	add	r3, r1
 8001de6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dea:	461c      	mov	r4, r3
 8001dec:	79ba      	ldrb	r2, [r7, #6]
 8001dee:	4946      	ldr	r1, [pc, #280]	@ (8001f08 <isTouchingGround+0x474>)
 8001df0:	4613      	mov	r3, r2
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	4413      	add	r3, r2
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	440b      	add	r3, r1
 8001dfa:	3308      	adds	r3, #8
 8001dfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e00:	4423      	add	r3, r4
 8001e02:	4298      	cmp	r0, r3
 8001e04:	db2b      	blt.n	8001e5e <isTouchingGround+0x3ca>
            mario.x = objects[i].x + objects[i].width;
 8001e06:	79ba      	ldrb	r2, [r7, #6]
 8001e08:	493f      	ldr	r1, [pc, #252]	@ (8001f08 <isTouchingGround+0x474>)
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	4413      	add	r3, r2
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	440b      	add	r3, r1
 8001e14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e18:	b299      	uxth	r1, r3
 8001e1a:	79ba      	ldrb	r2, [r7, #6]
 8001e1c:	483a      	ldr	r0, [pc, #232]	@ (8001f08 <isTouchingGround+0x474>)
 8001e1e:	4613      	mov	r3, r2
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	4413      	add	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	4403      	add	r3, r0
 8001e28:	3308      	adds	r3, #8
 8001e2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e2e:	b29b      	uxth	r3, r3
 8001e30:	440b      	add	r3, r1
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	b21a      	sxth	r2, r3
 8001e36:	4b35      	ldr	r3, [pc, #212]	@ (8001f0c <isTouchingGround+0x478>)
 8001e38:	801a      	strh	r2, [r3, #0]
            mario.x_distance_between_frame = 0;
 8001e3a:	4b34      	ldr	r3, [pc, #208]	@ (8001f0c <isTouchingGround+0x478>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	811a      	strh	r2, [r3, #8]
        break;  // Handle only one collision per frame
 8001e40:	e00d      	b.n	8001e5e <isTouchingGround+0x3ca>
 8001e42:	e00c      	b.n	8001e5e <isTouchingGround+0x3ca>
        continue;
 8001e44:	bf00      	nop
 8001e46:	e000      	b.n	8001e4a <isTouchingGround+0x3b6>
            continue;
 8001e48:	bf00      	nop
    for (uint8_t i = 0; i < num_objects; i++) {
 8001e4a:	79bb      	ldrb	r3, [r7, #6]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	71bb      	strb	r3, [r7, #6]
 8001e50:	4b2f      	ldr	r3, [pc, #188]	@ (8001f10 <isTouchingGround+0x47c>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	79ba      	ldrb	r2, [r7, #6]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	f4ff ae26 	bcc.w	8001aa8 <isTouchingGround+0x14>
 8001e5c:	e000      	b.n	8001e60 <isTouchingGround+0x3cc>
        break;  // Handle only one collision per frame
 8001e5e:	bf00      	nop
    // 1. Mario is not currently on ground from collision detection
    // 2. Mario is not standing on any platform
    // 3. Mario has zero velocity (not already falling/jumping)
    // 4. Mario is not at the bottom boundary

    if (!onGround && mario.y_velocity == 0 && mario.y < 176) {
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	f083 0301 	eor.w	r3, r3, #1
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d045      	beq.n	8001ef8 <isTouchingGround+0x464>
 8001e6c:	4b27      	ldr	r3, [pc, #156]	@ (8001f0c <isTouchingGround+0x478>)
 8001e6e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e72:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7a:	d13d      	bne.n	8001ef8 <isTouchingGround+0x464>
 8001e7c:	4b23      	ldr	r3, [pc, #140]	@ (8001f0c <isTouchingGround+0x478>)
 8001e7e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e82:	2baf      	cmp	r3, #175	@ 0xaf
 8001e84:	dc38      	bgt.n	8001ef8 <isTouchingGround+0x464>
        bool is_standing_on_something = false;
 8001e86:	2300      	movs	r3, #0
 8001e88:	717b      	strb	r3, [r7, #5]

        for (uint8_t i = 0; i < num_objects; i++) {
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	713b      	strb	r3, [r7, #4]
 8001e8e:	e025      	b.n	8001edc <isTouchingGround+0x448>
            if (objects[i].collidable && standing_on(mario, objects[i])) {
 8001e90:	793a      	ldrb	r2, [r7, #4]
 8001e92:	491d      	ldr	r1, [pc, #116]	@ (8001f08 <isTouchingGround+0x474>)
 8001e94:	4613      	mov	r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	4413      	add	r3, r2
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	440b      	add	r3, r1
 8001e9e:	3310      	adds	r3, #16
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d017      	beq.n	8001ed6 <isTouchingGround+0x442>
 8001ea6:	793a      	ldrb	r2, [r7, #4]
 8001ea8:	4e18      	ldr	r6, [pc, #96]	@ (8001f0c <isTouchingGround+0x478>)
 8001eaa:	4917      	ldr	r1, [pc, #92]	@ (8001f08 <isTouchingGround+0x474>)
 8001eac:	4613      	mov	r3, r2
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	4413      	add	r3, r2
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	440b      	add	r3, r1
 8001eb6:	466c      	mov	r4, sp
 8001eb8:	461d      	mov	r5, r3
 8001eba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ebc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ebe:	682b      	ldr	r3, [r5, #0]
 8001ec0:	6023      	str	r3, [r4, #0]
 8001ec2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001ec6:	f7ff fd87 	bl	80019d8 <standing_on>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d002      	beq.n	8001ed6 <isTouchingGround+0x442>
                is_standing_on_something = true;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	717b      	strb	r3, [r7, #5]
                break;
 8001ed4:	e007      	b.n	8001ee6 <isTouchingGround+0x452>
        for (uint8_t i = 0; i < num_objects; i++) {
 8001ed6:	793b      	ldrb	r3, [r7, #4]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	713b      	strb	r3, [r7, #4]
 8001edc:	4b0c      	ldr	r3, [pc, #48]	@ (8001f10 <isTouchingGround+0x47c>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	793a      	ldrb	r2, [r7, #4]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d3d4      	bcc.n	8001e90 <isTouchingGround+0x3fc>
            }
        }

        // Only apply gravity if not standing on anything
        if (!is_standing_on_something) {
 8001ee6:	797b      	ldrb	r3, [r7, #5]
 8001ee8:	f083 0301 	eor.w	r3, r3, #1
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d002      	beq.n	8001ef8 <isTouchingGround+0x464>
            mario.y_velocity = 0.1;
 8001ef2:	4b06      	ldr	r3, [pc, #24]	@ (8001f0c <isTouchingGround+0x478>)
 8001ef4:	4a07      	ldr	r2, [pc, #28]	@ (8001f14 <isTouchingGround+0x480>)
 8001ef6:	60da      	str	r2, [r3, #12]
        }
    }

    return onGround;
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20000008 	.word	0x20000008
 8001f08:	2000028c 	.word	0x2000028c
 8001f0c:	20000018 	.word	0x20000018
 8001f10:	20002c9c 	.word	0x20002c9c
 8001f14:	3dcccccd 	.word	0x3dcccccd

08001f18 <cleanMarioBackground>:



void cleanMarioBackground(uint16_t* frame, uint16_t* buffer, uint16_t width, uint16_t height, uint16_t buffsize) {
 8001f18:	b480      	push	{r7}
 8001f1a:	b087      	sub	sp, #28
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	4611      	mov	r1, r2
 8001f24:	461a      	mov	r2, r3
 8001f26:	460b      	mov	r3, r1
 8001f28:	80fb      	strh	r3, [r7, #6]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	80bb      	strh	r3, [r7, #4]
    for (uint16_t i = 0; i < buffsize; i++) {
 8001f2e:	2300      	movs	r3, #0
 8001f30:	82fb      	strh	r3, [r7, #22]
 8001f32:	e009      	b.n	8001f48 <cleanMarioBackground+0x30>
        buffer[i] = ILI9341_CYAN;  // Initialize everything to cyan
 8001f34:	8afb      	ldrh	r3, [r7, #22]
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	68ba      	ldr	r2, [r7, #8]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001f40:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < buffsize; i++) {
 8001f42:	8afb      	ldrh	r3, [r7, #22]
 8001f44:	3301      	adds	r3, #1
 8001f46:	82fb      	strh	r3, [r7, #22]
 8001f48:	8afa      	ldrh	r2, [r7, #22]
 8001f4a:	8c3b      	ldrh	r3, [r7, #32]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d3f1      	bcc.n	8001f34 <cleanMarioBackground+0x1c>
    }
	for (uint16_t i = 0; i < width * height; i++) {
 8001f50:	2300      	movs	r3, #0
 8001f52:	82bb      	strh	r3, [r7, #20]
 8001f54:	e013      	b.n	8001f7e <cleanMarioBackground+0x66>
		if (frame[i] != 0){
 8001f56:	8abb      	ldrh	r3, [r7, #20]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d009      	beq.n	8001f78 <cleanMarioBackground+0x60>
			buffer[i] = frame[i];
 8001f64:	8abb      	ldrh	r3, [r7, #20]
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	441a      	add	r2, r3
 8001f6c:	8abb      	ldrh	r3, [r7, #20]
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	68b9      	ldr	r1, [r7, #8]
 8001f72:	440b      	add	r3, r1
 8001f74:	8812      	ldrh	r2, [r2, #0]
 8001f76:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0; i < width * height; i++) {
 8001f78:	8abb      	ldrh	r3, [r7, #20]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	82bb      	strh	r3, [r7, #20]
 8001f7e:	8aba      	ldrh	r2, [r7, #20]
 8001f80:	88fb      	ldrh	r3, [r7, #6]
 8001f82:	88b9      	ldrh	r1, [r7, #4]
 8001f84:	fb01 f303 	mul.w	r3, r1, r3
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	dbe4      	blt.n	8001f56 <cleanMarioBackground+0x3e>
		}
	}
}
 8001f8c:	bf00      	nop
 8001f8e:	bf00      	nop
 8001f90:	371c      	adds	r7, #28
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
	...

08001f9c <draw_map_1>:
}


uint8_t map = 1;

void draw_map_1() {
 8001f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af02      	add	r7, sp, #8
	ILI9341_FillScreen(ILI9341_CYAN);
 8001fa2:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8001fa6:	f7ff f9b7 	bl	8001318 <ILI9341_FillScreen>
	for (int i = 0; i < 10; i++) {
 8001faa:	2300      	movs	r3, #0
 8001fac:	607b      	str	r3, [r7, #4]
 8001fae:	e094      	b.n	80020da <draw_map_1+0x13e>
		objects[i].x = i * 32;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	015b      	lsls	r3, r3, #5
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	b218      	sxth	r0, r3
 8001fba:	4994      	ldr	r1, [pc, #592]	@ (800220c <draw_map_1+0x270>)
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	4413      	add	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	440b      	add	r3, r1
 8001fc8:	4602      	mov	r2, r0
 8001fca:	801a      	strh	r2, [r3, #0]
		objects[i].prev_x = i * 32;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	015b      	lsls	r3, r3, #5
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	b218      	sxth	r0, r3
 8001fd6:	498d      	ldr	r1, [pc, #564]	@ (800220c <draw_map_1+0x270>)
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	4413      	add	r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	440b      	add	r3, r1
 8001fe4:	3304      	adds	r3, #4
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	801a      	strh	r2, [r3, #0]
		objects[i].y = 208;
 8001fea:	4988      	ldr	r1, [pc, #544]	@ (800220c <draw_map_1+0x270>)
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	4413      	add	r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	440b      	add	r3, r1
 8001ff8:	3302      	adds	r3, #2
 8001ffa:	22d0      	movs	r2, #208	@ 0xd0
 8001ffc:	801a      	strh	r2, [r3, #0]
		objects[i].prev_y = 208;
 8001ffe:	4983      	ldr	r1, [pc, #524]	@ (800220c <draw_map_1+0x270>)
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	4613      	mov	r3, r2
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	4413      	add	r3, r2
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	440b      	add	r3, r1
 800200c:	3306      	adds	r3, #6
 800200e:	22d0      	movs	r2, #208	@ 0xd0
 8002010:	801a      	strh	r2, [r3, #0]
		objects[i].width = 32;
 8002012:	497e      	ldr	r1, [pc, #504]	@ (800220c <draw_map_1+0x270>)
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	4613      	mov	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	4413      	add	r3, r2
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	440b      	add	r3, r1
 8002020:	3308      	adds	r3, #8
 8002022:	2220      	movs	r2, #32
 8002024:	801a      	strh	r2, [r3, #0]
		objects[i].height = 32;
 8002026:	4979      	ldr	r1, [pc, #484]	@ (800220c <draw_map_1+0x270>)
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	4613      	mov	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4413      	add	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	440b      	add	r3, r1
 8002034:	330a      	adds	r3, #10
 8002036:	2220      	movs	r2, #32
 8002038:	801a      	strh	r2, [r3, #0]
		objects[i].frame = ground;
 800203a:	4974      	ldr	r1, [pc, #464]	@ (800220c <draw_map_1+0x270>)
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	4613      	mov	r3, r2
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	4413      	add	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	440b      	add	r3, r1
 8002048:	330c      	adds	r3, #12
 800204a:	4a71      	ldr	r2, [pc, #452]	@ (8002210 <draw_map_1+0x274>)
 800204c:	601a      	str	r2, [r3, #0]
		objects[i].collidable = true;
 800204e:	496f      	ldr	r1, [pc, #444]	@ (800220c <draw_map_1+0x270>)
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	4613      	mov	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	4413      	add	r3, r2
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	440b      	add	r3, r1
 800205c:	3310      	adds	r3, #16
 800205e:	2201      	movs	r2, #1
 8002060:	701a      	strb	r2, [r3, #0]


		ILI9341_DrawImage(objects[i].x, objects[i].y, objects[i].width, objects[i].height, objects[i].frame);
 8002062:	496a      	ldr	r1, [pc, #424]	@ (800220c <draw_map_1+0x270>)
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	4613      	mov	r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	4413      	add	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	440b      	add	r3, r1
 8002070:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002074:	b298      	uxth	r0, r3
 8002076:	4965      	ldr	r1, [pc, #404]	@ (800220c <draw_map_1+0x270>)
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	440b      	add	r3, r1
 8002084:	3302      	adds	r3, #2
 8002086:	f9b3 3000 	ldrsh.w	r3, [r3]
 800208a:	b299      	uxth	r1, r3
 800208c:	4c5f      	ldr	r4, [pc, #380]	@ (800220c <draw_map_1+0x270>)
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	4613      	mov	r3, r2
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	4413      	add	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4423      	add	r3, r4
 800209a:	3308      	adds	r3, #8
 800209c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020a0:	b29c      	uxth	r4, r3
 80020a2:	4d5a      	ldr	r5, [pc, #360]	@ (800220c <draw_map_1+0x270>)
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	4613      	mov	r3, r2
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	442b      	add	r3, r5
 80020b0:	330a      	adds	r3, #10
 80020b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020b6:	b29d      	uxth	r5, r3
 80020b8:	4e54      	ldr	r6, [pc, #336]	@ (800220c <draw_map_1+0x270>)
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	4613      	mov	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	4413      	add	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	4433      	add	r3, r6
 80020c6:	330c      	adds	r3, #12
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	9300      	str	r3, [sp, #0]
 80020cc:	462b      	mov	r3, r5
 80020ce:	4622      	mov	r2, r4
 80020d0:	f7ff f934 	bl	800133c <ILI9341_DrawImage>
	for (int i = 0; i < 10; i++) {
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	3301      	adds	r3, #1
 80020d8:	607b      	str	r3, [r7, #4]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b09      	cmp	r3, #9
 80020de:	f77f af67 	ble.w	8001fb0 <draw_map_1+0x14>
	}

	objects[10].x = 160;
 80020e2:	4b4a      	ldr	r3, [pc, #296]	@ (800220c <draw_map_1+0x270>)
 80020e4:	22a0      	movs	r2, #160	@ 0xa0
 80020e6:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
	objects[10].prev_x = 160;
 80020ea:	4b48      	ldr	r3, [pc, #288]	@ (800220c <draw_map_1+0x270>)
 80020ec:	22a0      	movs	r2, #160	@ 0xa0
 80020ee:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
	objects[10].y = 126;
 80020f2:	4b46      	ldr	r3, [pc, #280]	@ (800220c <draw_map_1+0x270>)
 80020f4:	227e      	movs	r2, #126	@ 0x7e
 80020f6:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
	objects[10].prev_y = 160;
 80020fa:	4b44      	ldr	r3, [pc, #272]	@ (800220c <draw_map_1+0x270>)
 80020fc:	22a0      	movs	r2, #160	@ 0xa0
 80020fe:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
	objects[10].width = 32;
 8002102:	4b42      	ldr	r3, [pc, #264]	@ (800220c <draw_map_1+0x270>)
 8002104:	2220      	movs	r2, #32
 8002106:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
	objects[10].height = 32;
 800210a:	4b40      	ldr	r3, [pc, #256]	@ (800220c <draw_map_1+0x270>)
 800210c:	2220      	movs	r2, #32
 800210e:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
	objects[10].frame = brick;
 8002112:	4b3e      	ldr	r3, [pc, #248]	@ (800220c <draw_map_1+0x270>)
 8002114:	4a3f      	ldr	r2, [pc, #252]	@ (8002214 <draw_map_1+0x278>)
 8002116:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
	objects[10].collidable = true;
 800211a:	4b3c      	ldr	r3, [pc, #240]	@ (800220c <draw_map_1+0x270>)
 800211c:	2201      	movs	r2, #1
 800211e:	f883 20d8 	strb.w	r2, [r3, #216]	@ 0xd8
	objects[10].redraw = false;
 8002122:	4b3a      	ldr	r3, [pc, #232]	@ (800220c <draw_map_1+0x270>)
 8002124:	2200      	movs	r2, #0
 8002126:	f883 20d9 	strb.w	r2, [r3, #217]	@ 0xd9

	objects[15].x = 230;
 800212a:	4b38      	ldr	r3, [pc, #224]	@ (800220c <draw_map_1+0x270>)
 800212c:	22e6      	movs	r2, #230	@ 0xe6
 800212e:	f8a3 212c 	strh.w	r2, [r3, #300]	@ 0x12c
	objects[15].prev_x = 230;
 8002132:	4b36      	ldr	r3, [pc, #216]	@ (800220c <draw_map_1+0x270>)
 8002134:	22e6      	movs	r2, #230	@ 0xe6
 8002136:	f8a3 2130 	strh.w	r2, [r3, #304]	@ 0x130
	objects[15].y = 40;
 800213a:	4b34      	ldr	r3, [pc, #208]	@ (800220c <draw_map_1+0x270>)
 800213c:	2228      	movs	r2, #40	@ 0x28
 800213e:	f8a3 212e 	strh.w	r2, [r3, #302]	@ 0x12e
	objects[15].prev_y = 230;
 8002142:	4b32      	ldr	r3, [pc, #200]	@ (800220c <draw_map_1+0x270>)
 8002144:	22e6      	movs	r2, #230	@ 0xe6
 8002146:	f8a3 2132 	strh.w	r2, [r3, #306]	@ 0x132
	objects[15].width = 64;
 800214a:	4b30      	ldr	r3, [pc, #192]	@ (800220c <draw_map_1+0x270>)
 800214c:	2240      	movs	r2, #64	@ 0x40
 800214e:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	objects[15].height = 48;
 8002152:	4b2e      	ldr	r3, [pc, #184]	@ (800220c <draw_map_1+0x270>)
 8002154:	2230      	movs	r2, #48	@ 0x30
 8002156:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	objects[15].frame = cloud;
 800215a:	4b2c      	ldr	r3, [pc, #176]	@ (800220c <draw_map_1+0x270>)
 800215c:	4a2e      	ldr	r2, [pc, #184]	@ (8002218 <draw_map_1+0x27c>)
 800215e:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
	objects[15].collidable = false;
 8002162:	4b2a      	ldr	r3, [pc, #168]	@ (800220c <draw_map_1+0x270>)
 8002164:	2200      	movs	r2, #0
 8002166:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
	objects[15].redraw = false;
 800216a:	4b28      	ldr	r3, [pc, #160]	@ (800220c <draw_map_1+0x270>)
 800216c:	2200      	movs	r2, #0
 800216e:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d


	for (int i = 10; i < 16; i++)
 8002172:	230a      	movs	r3, #10
 8002174:	603b      	str	r3, [r7, #0]
 8002176:	e03b      	b.n	80021f0 <draw_map_1+0x254>
		ILI9341_DrawImage(objects[i].x, objects[i].y, objects[i].width, objects[i].height, objects[i].frame);
 8002178:	4924      	ldr	r1, [pc, #144]	@ (800220c <draw_map_1+0x270>)
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	4613      	mov	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	f9b3 3000 	ldrsh.w	r3, [r3]
 800218a:	b298      	uxth	r0, r3
 800218c:	491f      	ldr	r1, [pc, #124]	@ (800220c <draw_map_1+0x270>)
 800218e:	683a      	ldr	r2, [r7, #0]
 8002190:	4613      	mov	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	440b      	add	r3, r1
 800219a:	3302      	adds	r3, #2
 800219c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021a0:	b299      	uxth	r1, r3
 80021a2:	4c1a      	ldr	r4, [pc, #104]	@ (800220c <draw_map_1+0x270>)
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	4613      	mov	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	4413      	add	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4423      	add	r3, r4
 80021b0:	3308      	adds	r3, #8
 80021b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021b6:	b29c      	uxth	r4, r3
 80021b8:	4d14      	ldr	r5, [pc, #80]	@ (800220c <draw_map_1+0x270>)
 80021ba:	683a      	ldr	r2, [r7, #0]
 80021bc:	4613      	mov	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	442b      	add	r3, r5
 80021c6:	330a      	adds	r3, #10
 80021c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021cc:	b29d      	uxth	r5, r3
 80021ce:	4e0f      	ldr	r6, [pc, #60]	@ (800220c <draw_map_1+0x270>)
 80021d0:	683a      	ldr	r2, [r7, #0]
 80021d2:	4613      	mov	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4433      	add	r3, r6
 80021dc:	330c      	adds	r3, #12
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	9300      	str	r3, [sp, #0]
 80021e2:	462b      	mov	r3, r5
 80021e4:	4622      	mov	r2, r4
 80021e6:	f7ff f8a9 	bl	800133c <ILI9341_DrawImage>
	for (int i = 10; i < 16; i++)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	3301      	adds	r3, #1
 80021ee:	603b      	str	r3, [r7, #0]
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	2b0f      	cmp	r3, #15
 80021f4:	ddc0      	ble.n	8002178 <draw_map_1+0x1dc>

	num_objects = 16;
 80021f6:	4b09      	ldr	r3, [pc, #36]	@ (800221c <draw_map_1+0x280>)
 80021f8:	2210      	movs	r2, #16
 80021fa:	701a      	strb	r2, [r3, #0]
//		uint8_t received = 0;
//		HAL_StatusTypeDef spi_status = HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &test_data, &received, 1, 1000);
//		snprintf(debug_msg, sizeof(debug_msg), "SPI Test: %d, RX: 0x%02X", spi_status, received);
//		ILI9341_WriteString(40, 80, debug_msg, Font_11x18, ILI9341_BLACK, ILI9341_WHITE);

	HAL_Delay(2000); // Give time to read debug info
 80021fc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002200:	f001 f87a 	bl	80032f8 <HAL_Delay>

}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800220c:	2000028c 	.word	0x2000028c
 8002210:	0800d9e0 	.word	0x0800d9e0
 8002214:	0800d1e0 	.word	0x0800d1e0
 8002218:	0800e1e0 	.word	0x0800e1e0
 800221c:	20002c9c 	.word	0x20002c9c

08002220 <draw_bowser>:

void draw_bowser() {
 8002220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002222:	b089      	sub	sp, #36	@ 0x24
 8002224:	af06      	add	r7, sp, #24
	static uint8_t frame_num = 0;
	static uint16_t* frames[4] = { bowser_1, bowser_2, bowser_3, bowser_4 };
	if (frame_num > 3)
 8002226:	4b34      	ldr	r3, [pc, #208]	@ (80022f8 <draw_bowser+0xd8>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b03      	cmp	r3, #3
 800222c:	d902      	bls.n	8002234 <draw_bowser+0x14>
		frame_num = 0;
 800222e:	4b32      	ldr	r3, [pc, #200]	@ (80022f8 <draw_bowser+0xd8>)
 8002230:	2200      	movs	r2, #0
 8002232:	701a      	strb	r2, [r3, #0]
	uint16_t* bowser_frame =  frames[frame_num];
 8002234:	4b30      	ldr	r3, [pc, #192]	@ (80022f8 <draw_bowser+0xd8>)
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	461a      	mov	r2, r3
 800223a:	4b30      	ldr	r3, [pc, #192]	@ (80022fc <draw_bowser+0xdc>)
 800223c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002240:	607b      	str	r3, [r7, #4]

	ILI9341_FillRectangle(prev_bowser.x, prev_bowser.y, prev_bowser.width, prev_bowser.height, ILI9341_CYAN);
 8002242:	4b2f      	ldr	r3, [pc, #188]	@ (8002300 <draw_bowser+0xe0>)
 8002244:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002248:	b298      	uxth	r0, r3
 800224a:	4b2d      	ldr	r3, [pc, #180]	@ (8002300 <draw_bowser+0xe0>)
 800224c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002250:	b299      	uxth	r1, r3
 8002252:	4b2b      	ldr	r3, [pc, #172]	@ (8002300 <draw_bowser+0xe0>)
 8002254:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002258:	b29a      	uxth	r2, r3
 800225a:	4b29      	ldr	r3, [pc, #164]	@ (8002300 <draw_bowser+0xe0>)
 800225c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002260:	b29b      	uxth	r3, r3
 8002262:	f240 74ff 	movw	r4, #2047	@ 0x7ff
 8002266:	9400      	str	r4, [sp, #0]
 8002268:	f7fe ffe8 	bl	800123c <ILI9341_FillRectangle>
	cleanMarioBackground(bowser_frame, bowser_final, 64, 64, 64*64);
 800226c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	2340      	movs	r3, #64	@ 0x40
 8002274:	2240      	movs	r2, #64	@ 0x40
 8002276:	4923      	ldr	r1, [pc, #140]	@ (8002304 <draw_bowser+0xe4>)
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f7ff fe4d 	bl	8001f18 <cleanMarioBackground>
	if (bowser.x > prev_bowser.x) {
 800227e:	4b22      	ldr	r3, [pc, #136]	@ (8002308 <draw_bowser+0xe8>)
 8002280:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002284:	4b1e      	ldr	r3, [pc, #120]	@ (8002300 <draw_bowser+0xe0>)
 8002286:	f9b3 3000 	ldrsh.w	r3, [r3]
 800228a:	429a      	cmp	r2, r3
 800228c:	dd16      	ble.n	80022bc <draw_bowser+0x9c>
		turn_enemy(bowser.width, bowser.height, bowser_final, bowser);
 800228e:	4b1e      	ldr	r3, [pc, #120]	@ (8002308 <draw_bowser+0xe8>)
 8002290:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002294:	fa5f fc83 	uxtb.w	ip, r3
 8002298:	4b1b      	ldr	r3, [pc, #108]	@ (8002308 <draw_bowser+0xe8>)
 800229a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800229e:	fa5f fe83 	uxtb.w	lr, r3
 80022a2:	4e19      	ldr	r6, [pc, #100]	@ (8002308 <draw_bowser+0xe8>)
 80022a4:	466d      	mov	r5, sp
 80022a6:	1d34      	adds	r4, r6, #4
 80022a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022ac:	6823      	ldr	r3, [r4, #0]
 80022ae:	602b      	str	r3, [r5, #0]
 80022b0:	6833      	ldr	r3, [r6, #0]
 80022b2:	4a14      	ldr	r2, [pc, #80]	@ (8002304 <draw_bowser+0xe4>)
 80022b4:	4671      	mov	r1, lr
 80022b6:	4660      	mov	r0, ip
 80022b8:	f7ff f9aa 	bl	8001610 <turn_enemy>
	}

	ILI9341_DrawImage(bowser.x, bowser.y, bowser.width, bowser.height, bowser_final);
 80022bc:	4b12      	ldr	r3, [pc, #72]	@ (8002308 <draw_bowser+0xe8>)
 80022be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022c2:	b298      	uxth	r0, r3
 80022c4:	4b10      	ldr	r3, [pc, #64]	@ (8002308 <draw_bowser+0xe8>)
 80022c6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80022ca:	b299      	uxth	r1, r3
 80022cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002308 <draw_bowser+0xe8>)
 80022ce:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80022d2:	b29a      	uxth	r2, r3
 80022d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002308 <draw_bowser+0xe8>)
 80022d6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80022da:	b29b      	uxth	r3, r3
 80022dc:	4c09      	ldr	r4, [pc, #36]	@ (8002304 <draw_bowser+0xe4>)
 80022de:	9400      	str	r4, [sp, #0]
 80022e0:	f7ff f82c 	bl	800133c <ILI9341_DrawImage>
	frame_num++;
 80022e4:	4b04      	ldr	r3, [pc, #16]	@ (80022f8 <draw_bowser+0xd8>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	3301      	adds	r3, #1
 80022ea:	b2da      	uxtb	r2, r3
 80022ec:	4b02      	ldr	r3, [pc, #8]	@ (80022f8 <draw_bowser+0xd8>)
 80022ee:	701a      	strb	r2, [r3, #0]
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022f8:	20005348 	.word	0x20005348
 80022fc:	20000064 	.word	0x20000064
 8002300:	20000028 	.word	0x20000028
 8002304:	20000c9c 	.word	0x20000c9c
 8002308:	20000040 	.word	0x20000040

0800230c <drawScene>:

void drawScene(uint8_t map_num) {
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	71fb      	strb	r3, [r7, #7]
	if (map_num == 1) {
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d101      	bne.n	8002320 <drawScene+0x14>

		draw_map_1();
 800231c:	f7ff fe3e 	bl	8001f9c <draw_map_1>
	}
}
 8002320:	bf00      	nop
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002328:	b590      	push	{r4, r7, lr}
 800232a:	b0a3      	sub	sp, #140	@ 0x8c
 800232c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800232e:	f000 ff71 	bl	8003214 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002332:	f000 fb09 	bl	8002948 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002336:	f000 fcb3 	bl	8002ca0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800233a:	f000 fc87 	bl	8002c4c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800233e:	f000 fb6b 	bl	8002a18 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002342:	f000 fb9f 	bl	8002a84 <MX_SPI2_Init>
  MX_FATFS_Init();
 8002346:	f003 fcd1 	bl	8005cec <MX_FATFS_Init>
  MX_TIM3_Init();
 800234a:	f000 fbd1 	bl	8002af0 <MX_TIM3_Init>
  MX_TIM4_Init();
 800234e:	f000 fc25 	bl	8002b9c <MX_TIM4_Init>
//  HAL_GPIO_WritePin(SD_Power_GPIO_Port, SD_Power_Pin, GPIO_PIN_SET);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  init();
 8002352:	f7ff f8ed 	bl	8001530 <init>

//  ILI9341_FillScreen(ILI9341_CYAN);


  uint32_t last_tick = HAL_GetTick();
 8002356:	f000 ffc3 	bl	80032e0 <HAL_GetTick>
 800235a:	6638      	str	r0, [r7, #96]	@ 0x60
  uint32_t move_tick = HAL_GetTick();
 800235c:	f000 ffc0 	bl	80032e0 <HAL_GetTick>
 8002360:	65f8      	str	r0, [r7, #92]	@ 0x5c
  uint32_t walk_tick = HAL_GetTick();
 8002362:	f000 ffbd 	bl	80032e0 <HAL_GetTick>
 8002366:	6778      	str	r0, [r7, #116]	@ 0x74
  uint32_t read_pin_tick = HAL_GetTick();
 8002368:	f000 ffba 	bl	80032e0 <HAL_GetTick>
 800236c:	6738      	str	r0, [r7, #112]	@ 0x70
  uint8_t curr_walk_frame = 0;
 800236e:	2300      	movs	r3, #0
 8002370:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t* walk_frames[] = { mario_walk_1, mario_walk_2, mario_walk_3 };
 8002374:	4aa2      	ldr	r2, [pc, #648]	@ (8002600 <main+0x2d8>)
 8002376:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800237a:	ca07      	ldmia	r2, {r0, r1, r2}
 800237c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  uint8_t walk_frames_size[] = { 32, 32, 24, 32, 28, 32 };
 8002380:	4aa0      	ldr	r2, [pc, #640]	@ (8002604 <main+0x2dc>)
 8002382:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002386:	e892 0003 	ldmia.w	r2, {r0, r1}
 800238a:	6018      	str	r0, [r3, #0]
 800238c:	3304      	adds	r3, #4
 800238e:	8019      	strh	r1, [r3, #0]
  uint8_t text_height = 0;
 8002390:	2300      	movs	r3, #0
 8002392:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
  bool idle = false;
 8002396:	2300      	movs	r3, #0
 8002398:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e

  uint32_t now = HAL_GetTick();
 800239c:	f000 ffa0 	bl	80032e0 <HAL_GetTick>
 80023a0:	6578      	str	r0, [r7, #84]	@ 0x54
  uint32_t frame_count = 0;
 80023a2:	2300      	movs	r3, #0
 80023a4:	66bb      	str	r3, [r7, #104]	@ 0x68

//  hard_reset_system();
  HAL_Delay(50);
 80023a6:	2032      	movs	r0, #50	@ 0x32
 80023a8:	f000 ffa6 	bl	80032f8 <HAL_Delay>
  ILI9341_WriteString(40, 20, "Starting Mount!", Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
 80023ac:	4b96      	ldr	r3, [pc, #600]	@ (8002608 <main+0x2e0>)
 80023ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023b2:	9202      	str	r2, [sp, #8]
 80023b4:	2200      	movs	r2, #0
 80023b6:	9201      	str	r2, [sp, #4]
 80023b8:	685a      	ldr	r2, [r3, #4]
 80023ba:	9200      	str	r2, [sp, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a93      	ldr	r2, [pc, #588]	@ (800260c <main+0x2e4>)
 80023c0:	2114      	movs	r1, #20
 80023c2:	2028      	movs	r0, #40	@ 0x28
 80023c4:	f7fe feee 	bl	80011a4 <ILI9341_WriteString>
  HAL_Delay(50);
 80023c8:	2032      	movs	r0, #50	@ 0x32
 80023ca:	f000 ff95 	bl	80032f8 <HAL_Delay>


//	HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, SET);
	// Now try mount
	  //Open the file system
	  fres = f_mount(&FatFs, "", 1); //1=mount now
 80023ce:	2201      	movs	r2, #1
 80023d0:	498f      	ldr	r1, [pc, #572]	@ (8002610 <main+0x2e8>)
 80023d2:	4890      	ldr	r0, [pc, #576]	@ (8002614 <main+0x2ec>)
 80023d4:	f006 fa2c 	bl	8008830 <f_mount>
 80023d8:	4603      	mov	r3, r0
 80023da:	461a      	mov	r2, r3
 80023dc:	4b8e      	ldr	r3, [pc, #568]	@ (8002618 <main+0x2f0>)
 80023de:	701a      	strb	r2, [r3, #0]
	  while (fres != FR_OK) {
 80023e0:	e041      	b.n	8002466 <main+0x13e>
		char msg[32];
		snprintf(msg, sizeof(msg), "mount err %u", (unsigned)fres);
 80023e2:	4b8d      	ldr	r3, [pc, #564]	@ (8002618 <main+0x2f0>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	4638      	mov	r0, r7
 80023e8:	4a8c      	ldr	r2, [pc, #560]	@ (800261c <main+0x2f4>)
 80023ea:	2120      	movs	r1, #32
 80023ec:	f007 f940 	bl	8009670 <sniprintf>
		HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, RESET);
 80023f0:	2200      	movs	r2, #0
 80023f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023f6:	488a      	ldr	r0, [pc, #552]	@ (8002620 <main+0x2f8>)
 80023f8:	f001 fa50 	bl	800389c <HAL_GPIO_WritePin>
		HAL_Delay(100);
 80023fc:	2064      	movs	r0, #100	@ 0x64
 80023fe:	f000 ff7b 	bl	80032f8 <HAL_Delay>
		HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, SET);
 8002402:	2201      	movs	r2, #1
 8002404:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002408:	4885      	ldr	r0, [pc, #532]	@ (8002620 <main+0x2f8>)
 800240a:	f001 fa47 	bl	800389c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 800240e:	200a      	movs	r0, #10
 8002410:	f000 ff72 	bl	80032f8 <HAL_Delay>
		ILI9341_WriteString(40, 60, msg, Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
 8002414:	4b7c      	ldr	r3, [pc, #496]	@ (8002608 <main+0x2e0>)
 8002416:	4639      	mov	r1, r7
 8002418:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800241c:	9202      	str	r2, [sp, #8]
 800241e:	2200      	movs	r2, #0
 8002420:	9201      	str	r2, [sp, #4]
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	9200      	str	r2, [sp, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	460a      	mov	r2, r1
 800242a:	213c      	movs	r1, #60	@ 0x3c
 800242c:	2028      	movs	r0, #40	@ 0x28
 800242e:	f7fe feb9 	bl	80011a4 <ILI9341_WriteString>
		HAL_Delay(100);
 8002432:	2064      	movs	r0, #100	@ 0x64
 8002434:	f000 ff60 	bl	80032f8 <HAL_Delay>
		fres = f_mount(&FatFs, "", 1); //1=mount now
 8002438:	2201      	movs	r2, #1
 800243a:	4975      	ldr	r1, [pc, #468]	@ (8002610 <main+0x2e8>)
 800243c:	4875      	ldr	r0, [pc, #468]	@ (8002614 <main+0x2ec>)
 800243e:	f006 f9f7 	bl	8008830 <f_mount>
 8002442:	4603      	mov	r3, r0
 8002444:	461a      	mov	r2, r3
 8002446:	4b74      	ldr	r3, [pc, #464]	@ (8002618 <main+0x2f0>)
 8002448:	701a      	strb	r2, [r3, #0]
		ILI9341_WriteString(40, 60, "Retrying: please wait!", Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
 800244a:	4b6f      	ldr	r3, [pc, #444]	@ (8002608 <main+0x2e0>)
 800244c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002450:	9202      	str	r2, [sp, #8]
 8002452:	2200      	movs	r2, #0
 8002454:	9201      	str	r2, [sp, #4]
 8002456:	685a      	ldr	r2, [r3, #4]
 8002458:	9200      	str	r2, [sp, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a71      	ldr	r2, [pc, #452]	@ (8002624 <main+0x2fc>)
 800245e:	213c      	movs	r1, #60	@ 0x3c
 8002460:	2028      	movs	r0, #40	@ 0x28
 8002462:	f7fe fe9f 	bl	80011a4 <ILI9341_WriteString>
	  while (fres != FR_OK) {
 8002466:	4b6c      	ldr	r3, [pc, #432]	@ (8002618 <main+0x2f0>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1b9      	bne.n	80023e2 <main+0xba>
	  }

	  HAL_Delay(10);
 800246e:	200a      	movs	r0, #10
 8002470:	f000 ff42 	bl	80032f8 <HAL_Delay>
	  ILI9341_WriteString(0, 280, "SD Card Mounted", Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
 8002474:	4b64      	ldr	r3, [pc, #400]	@ (8002608 <main+0x2e0>)
 8002476:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800247a:	9202      	str	r2, [sp, #8]
 800247c:	2200      	movs	r2, #0
 800247e:	9201      	str	r2, [sp, #4]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	9200      	str	r2, [sp, #0]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a68      	ldr	r2, [pc, #416]	@ (8002628 <main+0x300>)
 8002488:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800248c:	2000      	movs	r0, #0
 800248e:	f7fe fe89 	bl	80011a4 <ILI9341_WriteString>
	  HAL_Delay(5000);
 8002492:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002496:	f000 ff2f 	bl	80032f8 <HAL_Delay>
	  DWORD free_clusters, free_sectors, total_sectors;

	  FATFS* getFreeFs;

	  fres = f_getfree("", &free_clusters, &getFreeFs);
 800249a:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800249e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80024a2:	4619      	mov	r1, r3
 80024a4:	485a      	ldr	r0, [pc, #360]	@ (8002610 <main+0x2e8>)
 80024a6:	f006 ff0b 	bl	80092c0 <f_getfree>
 80024aa:	4603      	mov	r3, r0
 80024ac:	461a      	mov	r2, r3
 80024ae:	4b5a      	ldr	r3, [pc, #360]	@ (8002618 <main+0x2f0>)
 80024b0:	701a      	strb	r2, [r3, #0]
	  if (fres != FR_OK) {
 80024b2:	4b59      	ldr	r3, [pc, #356]	@ (8002618 <main+0x2f0>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d00f      	beq.n	80024da <main+0x1b2>
		  ILI9341_WriteString(40, 40, "step 2", Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
 80024ba:	4b53      	ldr	r3, [pc, #332]	@ (8002608 <main+0x2e0>)
 80024bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024c0:	9202      	str	r2, [sp, #8]
 80024c2:	2200      	movs	r2, #0
 80024c4:	9201      	str	r2, [sp, #4]
 80024c6:	685a      	ldr	r2, [r3, #4]
 80024c8:	9200      	str	r2, [sp, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a57      	ldr	r2, [pc, #348]	@ (800262c <main+0x304>)
 80024ce:	2128      	movs	r1, #40	@ 0x28
 80024d0:	2028      	movs	r0, #40	@ 0x28
 80024d2:	f7fe fe67 	bl	80011a4 <ILI9341_WriteString>
//			myprintf("f_getfree error (%i)\r\n", fres);
		while(1);
 80024d6:	bf00      	nop
 80024d8:	e7fd      	b.n	80024d6 <main+0x1ae>
	  }

	  fres = f_open(&fil, "mario.wav", FA_READ);
 80024da:	2201      	movs	r2, #1
 80024dc:	4954      	ldr	r1, [pc, #336]	@ (8002630 <main+0x308>)
 80024de:	4855      	ldr	r0, [pc, #340]	@ (8002634 <main+0x30c>)
 80024e0:	f006 f9ec 	bl	80088bc <f_open>
 80024e4:	4603      	mov	r3, r0
 80024e6:	461a      	mov	r2, r3
 80024e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002618 <main+0x2f0>)
 80024ea:	701a      	strb	r2, [r3, #0]
	  if (fres != FR_OK) {
 80024ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002618 <main+0x2f0>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00d      	beq.n	8002510 <main+0x1e8>
		  ILI9341_WriteString(40, 40, "step 3", Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
 80024f4:	4b44      	ldr	r3, [pc, #272]	@ (8002608 <main+0x2e0>)
 80024f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024fa:	9202      	str	r2, [sp, #8]
 80024fc:	2200      	movs	r2, #0
 80024fe:	9201      	str	r2, [sp, #4]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	9200      	str	r2, [sp, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a4c      	ldr	r2, [pc, #304]	@ (8002638 <main+0x310>)
 8002508:	2128      	movs	r1, #40	@ 0x28
 800250a:	2028      	movs	r0, #40	@ 0x28
 800250c:	f7fe fe4a 	bl	80011a4 <ILI9341_WriteString>
	  }
//			myprintf("f_open error (%i)\r\n");
	  fres = f_open(&fil_yahoo, "yahoo.wav", FA_READ);
 8002510:	2201      	movs	r2, #1
 8002512:	494a      	ldr	r1, [pc, #296]	@ (800263c <main+0x314>)
 8002514:	484a      	ldr	r0, [pc, #296]	@ (8002640 <main+0x318>)
 8002516:	f006 f9d1 	bl	80088bc <f_open>
 800251a:	4603      	mov	r3, r0
 800251c:	461a      	mov	r2, r3
 800251e:	4b3e      	ldr	r3, [pc, #248]	@ (8002618 <main+0x2f0>)
 8002520:	701a      	strb	r2, [r3, #0]

	  //Read first 44 bytes of the wav file
//	  BYTE readBuff[44];
//      FRESULT res = f_read(&fil, readBuff, 44, &numRead);
	  f_lseek(&fil, 0x2C);
 8002522:	212c      	movs	r1, #44	@ 0x2c
 8002524:	4843      	ldr	r0, [pc, #268]	@ (8002634 <main+0x30c>)
 8002526:	f006 fcc2 	bl	8008eae <f_lseek>
	  f_lseek(&fil_yahoo, 0x55);
 800252a:	2155      	movs	r1, #85	@ 0x55
 800252c:	4844      	ldr	r0, [pc, #272]	@ (8002640 <main+0x318>)
 800252e:	f006 fcbe 	bl	8008eae <f_lseek>
      HAL_Delay(10);
 8002532:	200a      	movs	r0, #10
 8002534:	f000 fee0 	bl	80032f8 <HAL_Delay>

	  int numRead = 0;
 8002538:	2300      	movs	r3, #0
 800253a:	623b      	str	r3, [r7, #32]
      FRESULT res = f_read(&fil, audio_buff, BUFF_SIZE, &numRead);
 800253c:	f107 0320 	add.w	r3, r7, #32
 8002540:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002544:	493f      	ldr	r1, [pc, #252]	@ (8002644 <main+0x31c>)
 8002546:	483b      	ldr	r0, [pc, #236]	@ (8002634 <main+0x30c>)
 8002548:	f006 fb72 	bl	8008c30 <f_read>
 800254c:	4603      	mov	r3, r0
 800254e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
      res = f_read(&fil_yahoo, yahoo_buff, BUFF_SIZE, &numRead);
 8002552:	f107 0320 	add.w	r3, r7, #32
 8002556:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800255a:	493b      	ldr	r1, [pc, #236]	@ (8002648 <main+0x320>)
 800255c:	4838      	ldr	r0, [pc, #224]	@ (8002640 <main+0x318>)
 800255e:	f006 fb67 	bl	8008c30 <f_read>
 8002562:	4603      	mov	r3, r0
 8002564:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	  HAL_Delay(300);
 8002568:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800256c:	f000 fec4 	bl	80032f8 <HAL_Delay>
	  drawScene(1);
 8002570:	2001      	movs	r0, #1
 8002572:	f7ff fecb 	bl	800230c <drawScene>

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);     // PWM out
 8002576:	2100      	movs	r1, #0
 8002578:	4834      	ldr	r0, [pc, #208]	@ (800264c <main+0x324>)
 800257a:	f002 fb53 	bl	8004c24 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 800257e:	4834      	ldr	r0, [pc, #208]	@ (8002650 <main+0x328>)
 8002580:	f002 fa50 	bl	8004a24 <HAL_TIM_Base_Start_IT>
  uint16_t* curr_goomba = goomba_1;
 8002584:	4b33      	ldr	r3, [pc, #204]	@ (8002654 <main+0x32c>)
 8002586:	64fb      	str	r3, [r7, #76]	@ 0x4c
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (mario.x < 0) mario.x = 0;
 8002588:	4b33      	ldr	r3, [pc, #204]	@ (8002658 <main+0x330>)
 800258a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800258e:	2b00      	cmp	r3, #0
 8002590:	da02      	bge.n	8002598 <main+0x270>
 8002592:	4b31      	ldr	r3, [pc, #196]	@ (8002658 <main+0x330>)
 8002594:	2200      	movs	r2, #0
 8002596:	801a      	strh	r2, [r3, #0]
    if (mario.x > 320 - mario.width) mario.x = 320 - mario.width;
 8002598:	4b2f      	ldr	r3, [pc, #188]	@ (8002658 <main+0x330>)
 800259a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800259e:	461a      	mov	r2, r3
 80025a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002658 <main+0x330>)
 80025a2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80025a6:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80025aa:	429a      	cmp	r2, r3
 80025ac:	dd09      	ble.n	80025c2 <main+0x29a>
 80025ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002658 <main+0x330>)
 80025b0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	b21a      	sxth	r2, r3
 80025be:	4b26      	ldr	r3, [pc, #152]	@ (8002658 <main+0x330>)
 80025c0:	801a      	strh	r2, [r3, #0]
	uint32_t now = HAL_GetTick();
 80025c2:	f000 fe8d 	bl	80032e0 <HAL_GetTick>
 80025c6:	64b8      	str	r0, [r7, #72]	@ 0x48
//		idle = true;
//		prev_mario = mario;
//	}

	// DRAW LOOP
	if (now - walk_tick >= 100) {
 80025c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80025ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b63      	cmp	r3, #99	@ 0x63
 80025d0:	f240 8148 	bls.w	8002864 <main+0x53c>
//			ILI9341_FillRectangle(prev_goomba.x, prev_goomba.y, prev_goomba.width, prev_goomba.height, ILI9341_CYAN);
//		}

		uint16_t* frame;
		// no movement happened
		if (!mario.x_distance_between_frame && (!mario.y_velocity)) {
 80025d4:	4b20      	ldr	r3, [pc, #128]	@ (8002658 <main+0x330>)
 80025d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d140      	bne.n	8002660 <main+0x338>
 80025de:	4b1e      	ldr	r3, [pc, #120]	@ (8002658 <main+0x330>)
 80025e0:	edd3 7a03 	vldr	s15, [r3, #12]
 80025e4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80025e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ec:	d138      	bne.n	8002660 <main+0x338>
			frame = mario_idle;
 80025ee:	4b1b      	ldr	r3, [pc, #108]	@ (800265c <main+0x334>)
 80025f0:	667b      	str	r3, [r7, #100]	@ 0x64
			mario.width = 26;
 80025f2:	4b19      	ldr	r3, [pc, #100]	@ (8002658 <main+0x330>)
 80025f4:	221a      	movs	r2, #26
 80025f6:	809a      	strh	r2, [r3, #4]
			mario.height = 32;
 80025f8:	4b17      	ldr	r3, [pc, #92]	@ (8002658 <main+0x330>)
 80025fa:	2220      	movs	r2, #32
 80025fc:	80da      	strh	r2, [r3, #6]
 80025fe:	e0b1      	b.n	8002764 <main+0x43c>
 8002600:	0800a098 	.word	0x0800a098
 8002604:	0800a0a4 	.word	0x0800a0a4
 8002608:	20000000 	.word	0x20000000
 800260c:	0800a024 	.word	0x0800a024
 8002610:	0800a034 	.word	0x0800a034
 8002614:	20004ca4 	.word	0x20004ca4
 8002618:	20005338 	.word	0x20005338
 800261c:	0800a038 	.word	0x0800a038
 8002620:	40020000 	.word	0x40020000
 8002624:	0800a048 	.word	0x0800a048
 8002628:	0800a060 	.word	0x0800a060
 800262c:	0800a070 	.word	0x0800a070
 8002630:	0800a078 	.word	0x0800a078
 8002634:	20004ed8 	.word	0x20004ed8
 8002638:	0800a084 	.word	0x0800a084
 800263c:	0800a08c 	.word	0x0800a08c
 8002640:	20005108 	.word	0x20005108
 8002644:	20002ca0 	.word	0x20002ca0
 8002648:	20003ca0 	.word	0x20003ca0
 800264c:	200001fc 	.word	0x200001fc
 8002650:	200001b4 	.word	0x200001b4
 8002654:	0800f9e0 	.word	0x0800f9e0
 8002658:	20000018 	.word	0x20000018
 800265c:	0800ae50 	.word	0x0800ae50
		}
		else {
			mario.x += mario.x_distance_between_frame;
 8002660:	4bad      	ldr	r3, [pc, #692]	@ (8002918 <main+0x5f0>)
 8002662:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002666:	b29a      	uxth	r2, r3
 8002668:	4bab      	ldr	r3, [pc, #684]	@ (8002918 <main+0x5f0>)
 800266a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800266e:	b29b      	uxth	r3, r3
 8002670:	4413      	add	r3, r2
 8002672:	b29b      	uxth	r3, r3
 8002674:	b21a      	sxth	r2, r3
 8002676:	4ba8      	ldr	r3, [pc, #672]	@ (8002918 <main+0x5f0>)
 8002678:	801a      	strh	r2, [r3, #0]
//			for (int i = 0; i < num_objects; i++) {
//				objects[i].prev_x = objects[i].x;
//				objects[i].x -= mario.x_distance_between_frame;
//			}

			if (mario.y_velocity) {
 800267a:	4ba7      	ldr	r3, [pc, #668]	@ (8002918 <main+0x5f0>)
 800267c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002680:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002688:	d02d      	beq.n	80026e6 <main+0x3be>
					mario.y_velocity += 0.10 * 550;
 800268a:	4ba3      	ldr	r3, [pc, #652]	@ (8002918 <main+0x5f0>)
 800268c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002690:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 800291c <main+0x5f4>
 8002694:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002698:	4b9f      	ldr	r3, [pc, #636]	@ (8002918 <main+0x5f0>)
 800269a:	edc3 7a03 	vstr	s15, [r3, #12]
					float y_traveled = mario.y_velocity * 0.10;
 800269e:	4b9e      	ldr	r3, [pc, #632]	@ (8002918 <main+0x5f0>)
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7fe f87a 	bl	800079c <__aeabi_f2d>
 80026a8:	a399      	add	r3, pc, #612	@ (adr r3, 8002910 <main+0x5e8>)
 80026aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ae:	f7fd fde7 	bl	8000280 <__aeabi_dmul>
 80026b2:	4602      	mov	r2, r0
 80026b4:	460b      	mov	r3, r1
 80026b6:	4610      	mov	r0, r2
 80026b8:	4619      	mov	r1, r3
 80026ba:	f7fe f8c7 	bl	800084c <__aeabi_d2f>
 80026be:	4603      	mov	r3, r0
 80026c0:	647b      	str	r3, [r7, #68]	@ 0x44

					mario.y += y_traveled;
 80026c2:	4b95      	ldr	r3, [pc, #596]	@ (8002918 <main+0x5f0>)
 80026c4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80026c8:	ee07 3a90 	vmov	s15, r3
 80026cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026d0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80026d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026dc:	ee17 3a90 	vmov	r3, s15
 80026e0:	b21a      	sxth	r2, r3
 80026e2:	4b8d      	ldr	r3, [pc, #564]	@ (8002918 <main+0x5f0>)
 80026e4:	805a      	strh	r2, [r3, #2]
//						mario.y = 176;
//						mario.y_velocity = 0;
//					}
			}

			if (mario.y_velocity) {
 80026e6:	4b8c      	ldr	r3, [pc, #560]	@ (8002918 <main+0x5f0>)
 80026e8:	edd3 7a03 	vldr	s15, [r3, #12]
 80026ec:	eef5 7a40 	vcmp.f32	s15, #0.0
 80026f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f4:	d008      	beq.n	8002708 <main+0x3e0>
				frame = mario_jump;
 80026f6:	4b8a      	ldr	r3, [pc, #552]	@ (8002920 <main+0x5f8>)
 80026f8:	667b      	str	r3, [r7, #100]	@ 0x64
				mario.width = 34;
 80026fa:	4b87      	ldr	r3, [pc, #540]	@ (8002918 <main+0x5f0>)
 80026fc:	2222      	movs	r2, #34	@ 0x22
 80026fe:	809a      	strh	r2, [r3, #4]
				mario.height = 32;
 8002700:	4b85      	ldr	r3, [pc, #532]	@ (8002918 <main+0x5f0>)
 8002702:	2220      	movs	r2, #32
 8002704:	80da      	strh	r2, [r3, #6]
 8002706:	e02d      	b.n	8002764 <main+0x43c>
			}
			else {
				curr_walk_frame++;
 8002708:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800270c:	3301      	adds	r3, #1
 800270e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				curr_walk_frame %= 3;
 8002712:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8002716:	4b83      	ldr	r3, [pc, #524]	@ (8002924 <main+0x5fc>)
 8002718:	fba3 1302 	umull	r1, r3, r3, r2
 800271c:	0859      	lsrs	r1, r3, #1
 800271e:	460b      	mov	r3, r1
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	440b      	add	r3, r1
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				frame = walk_frames[curr_walk_frame];
 800272a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	3378      	adds	r3, #120	@ 0x78
 8002732:	443b      	add	r3, r7
 8002734:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8002738:	667b      	str	r3, [r7, #100]	@ 0x64
				mario.width = walk_frames_size[curr_walk_frame * 2];
 800273a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	3378      	adds	r3, #120	@ 0x78
 8002742:	443b      	add	r3, r7
 8002744:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 8002748:	b21a      	sxth	r2, r3
 800274a:	4b73      	ldr	r3, [pc, #460]	@ (8002918 <main+0x5f0>)
 800274c:	809a      	strh	r2, [r3, #4]
				mario.height = walk_frames_size[curr_walk_frame * 2 + 1];
 800274e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	3301      	adds	r3, #1
 8002756:	3378      	adds	r3, #120	@ 0x78
 8002758:	443b      	add	r3, r7
 800275a:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 800275e:	b21a      	sxth	r2, r3
 8002760:	4b6d      	ldr	r3, [pc, #436]	@ (8002918 <main+0x5f0>)
 8002762:	80da      	strh	r2, [r3, #6]

//			sprintf(buf_vel, "%f", mario.y_velocity);
//			ILI9341_WriteString(180, 220, buf_vel, Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
		}

		collision_detection_enemies();
 8002764:	f7ff f820 	bl	80017a8 <collision_detection_enemies>
		bool touching_ground = isTouchingGround();
 8002768:	f7ff f994 	bl	8001a94 <isTouchingGround>
 800276c:	4603      	mov	r3, r0
 800276e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
		// if mario isn't idle or he is but its the first frame where he is idle, then draw
		// otherwise skip to optimize speed.
		if (frame != mario_idle || (frame == mario_idle && !idle)) {
 8002772:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002774:	4a6c      	ldr	r2, [pc, #432]	@ (8002928 <main+0x600>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d10a      	bne.n	8002790 <main+0x468>
 800277a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800277c:	4a6a      	ldr	r2, [pc, #424]	@ (8002928 <main+0x600>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d165      	bne.n	800284e <main+0x526>
 8002782:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002786:	f083 0301 	eor.w	r3, r3, #1
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b00      	cmp	r3, #0
 800278e:	d05e      	beq.n	800284e <main+0x526>

			if (!idle && frame == mario_idle) {
 8002790:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002794:	f083 0301 	eor.w	r3, r3, #1
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b00      	cmp	r3, #0
 800279c:	d006      	beq.n	80027ac <main+0x484>
 800279e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80027a0:	4a61      	ldr	r2, [pc, #388]	@ (8002928 <main+0x600>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d102      	bne.n	80027ac <main+0x484>
				// prevent another print while he's idle
				idle = true;
 80027a6:	2301      	movs	r3, #1
 80027a8:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
			}

			if (idle && frame != mario_idle) {
 80027ac:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d006      	beq.n	80027c2 <main+0x49a>
 80027b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80027b6:	4a5c      	ldr	r2, [pc, #368]	@ (8002928 <main+0x600>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d002      	beq.n	80027c2 <main+0x49a>
				idle = false;
 80027bc:	2300      	movs	r3, #0
 80027be:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
			}


			ILI9341_FillRectangle(prev_mario.x, prev_mario.y, prev_mario.width, prev_mario.height, ILI9341_CYAN);
 80027c2:	4b5a      	ldr	r3, [pc, #360]	@ (800292c <main+0x604>)
 80027c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027c8:	b298      	uxth	r0, r3
 80027ca:	4b58      	ldr	r3, [pc, #352]	@ (800292c <main+0x604>)
 80027cc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80027d0:	b299      	uxth	r1, r3
 80027d2:	4b56      	ldr	r3, [pc, #344]	@ (800292c <main+0x604>)
 80027d4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80027d8:	b29a      	uxth	r2, r3
 80027da:	4b54      	ldr	r3, [pc, #336]	@ (800292c <main+0x604>)
 80027dc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	f240 74ff 	movw	r4, #2047	@ 0x7ff
 80027e6:	9400      	str	r4, [sp, #0]
 80027e8:	f7fe fd28 	bl	800123c <ILI9341_FillRectangle>
	//		ILI9341_DrawImage(mario.x, mario.y, mario.width, mario.height, frame);
			cleanMarioBackground(frame, mario_final, mario.width, mario.height, 34*32);
 80027ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002918 <main+0x5f0>)
 80027ee:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	4b48      	ldr	r3, [pc, #288]	@ (8002918 <main+0x5f0>)
 80027f6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8002800:	9100      	str	r1, [sp, #0]
 8002802:	494b      	ldr	r1, [pc, #300]	@ (8002930 <main+0x608>)
 8002804:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8002806:	f7ff fb87 	bl	8001f18 <cleanMarioBackground>
//				if (objects[i].redraw) {
//					ILI9341_DrawImage(objects[i].x, objects[i].y, objects[i].width, objects[i].height, objects[i].frame);
//					objects[i].redraw = false;
//				}
//			}
			turn_mario(mario.width, mario.height);
 800280a:	4b43      	ldr	r3, [pc, #268]	@ (8002918 <main+0x5f0>)
 800280c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002810:	b2db      	uxtb	r3, r3
 8002812:	4a41      	ldr	r2, [pc, #260]	@ (8002918 <main+0x5f0>)
 8002814:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8002818:	b2d2      	uxtb	r2, r2
 800281a:	4611      	mov	r1, r2
 800281c:	4618      	mov	r0, r3
 800281e:	f7fe fe8f 	bl	8001540 <turn_mario>
//			for (int i = 0; i < num_objects; i++) {
//				if (objects[i].x >= 0 && objects[i].x < 320 || objects[i].y >= 0 || objects[i].y < 240) {
//					ILI9341_DrawImage(objects[i].x, objects[i].y, objects[i].width, objects[i].height, objects[i].frame);
//				}
//			}
			ILI9341_DrawImage(mario.x, mario.y, mario.width, mario.height, mario_final);
 8002822:	4b3d      	ldr	r3, [pc, #244]	@ (8002918 <main+0x5f0>)
 8002824:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002828:	b298      	uxth	r0, r3
 800282a:	4b3b      	ldr	r3, [pc, #236]	@ (8002918 <main+0x5f0>)
 800282c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002830:	b299      	uxth	r1, r3
 8002832:	4b39      	ldr	r3, [pc, #228]	@ (8002918 <main+0x5f0>)
 8002834:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002838:	b29a      	uxth	r2, r3
 800283a:	4b37      	ldr	r3, [pc, #220]	@ (8002918 <main+0x5f0>)
 800283c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002840:	b29b      	uxth	r3, r3
 8002842:	4c3b      	ldr	r4, [pc, #236]	@ (8002930 <main+0x608>)
 8002844:	9400      	str	r4, [sp, #0]
 8002846:	f7fe fd79 	bl	800133c <ILI9341_DrawImage>
			draw_bowser();
 800284a:	f7ff fce9 	bl	8002220 <draw_bowser>
//			cleanMarioBackground(curr_goomba, goomba_final, goomba.width, goomba.height);
//			ILI9341_FillRectangle(prev_goomba.x, prev_goomba.y, prev_goomba.width, prev_goomba.height, ILI9341_CYAN);
//			ILI9341_DrawImage(goomba.x, goomba.y, goomba.width, goomba.height, goomba_final);
//		}

		prev_mario = mario;
 800284e:	4a37      	ldr	r2, [pc, #220]	@ (800292c <main+0x604>)
 8002850:	4b31      	ldr	r3, [pc, #196]	@ (8002918 <main+0x5f0>)
 8002852:	4614      	mov	r4, r2
 8002854:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002856:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		mario.x_distance_between_frame = 0;
 800285a:	4b2f      	ldr	r3, [pc, #188]	@ (8002918 <main+0x5f0>)
 800285c:	2200      	movs	r2, #0
 800285e:	811a      	strh	r2, [r3, #8]
		walk_tick = now;
 8002860:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002862:	677b      	str	r3, [r7, #116]	@ 0x74
	}

	frame_count++;
 8002864:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002866:	3301      	adds	r3, #1
 8002868:	66bb      	str	r3, [r7, #104]	@ 0x68

//	if (frame_count > 30) {
//		HAL_Delay(10);
//	}
	// forward
	if (now - read_pin_tick >= 50) {
 800286a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800286c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	2b31      	cmp	r3, #49	@ 0x31
 8002872:	f67f ae89 	bls.w	8002588 <main+0x260>
		if (HAL_GPIO_ReadPin(RIGHT_BUTTON_GPIO_Port, RIGHT_BUTTON_Pin) == GPIO_PIN_SET) {
 8002876:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800287a:	482e      	ldr	r0, [pc, #184]	@ (8002934 <main+0x60c>)
 800287c:	f000 fff6 	bl	800386c <HAL_GPIO_ReadPin>
 8002880:	4603      	mov	r3, r0
 8002882:	2b01      	cmp	r3, #1
 8002884:	d10b      	bne.n	800289e <main+0x576>
			// Button is held down - move the character
			mario.x_distance_between_frame += 3;
 8002886:	4b24      	ldr	r3, [pc, #144]	@ (8002918 <main+0x5f0>)
 8002888:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800288c:	b29b      	uxth	r3, r3
 800288e:	3303      	adds	r3, #3
 8002890:	b29b      	uxth	r3, r3
 8002892:	b21a      	sxth	r2, r3
 8002894:	4b20      	ldr	r3, [pc, #128]	@ (8002918 <main+0x5f0>)
 8002896:	811a      	strh	r2, [r3, #8]
			move_tick = now;
 8002898:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800289a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800289c:	e012      	b.n	80028c4 <main+0x59c>
	   }
		else if (HAL_GPIO_ReadPin(LEFT_BUTTON_GPIO_Port, LEFT_BUTTON_Pin) == GPIO_PIN_SET) {
 800289e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80028a2:	4825      	ldr	r0, [pc, #148]	@ (8002938 <main+0x610>)
 80028a4:	f000 ffe2 	bl	800386c <HAL_GPIO_ReadPin>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d10a      	bne.n	80028c4 <main+0x59c>
			// Button is held down - move the character
			mario.x_distance_between_frame -= 3;
 80028ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002918 <main+0x5f0>)
 80028b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	3b03      	subs	r3, #3
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	b21a      	sxth	r2, r3
 80028bc:	4b16      	ldr	r3, [pc, #88]	@ (8002918 <main+0x5f0>)
 80028be:	811a      	strh	r2, [r3, #8]
			move_tick = now;
 80028c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
	   if (HAL_GPIO_ReadPin(JUMP_BUTTON_GPIO_Port, JUMP_BUTTON_Pin) == GPIO_PIN_SET) {
 80028c4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80028c8:	481a      	ldr	r0, [pc, #104]	@ (8002934 <main+0x60c>)
 80028ca:	f000 ffcf 	bl	800386c <HAL_GPIO_ReadPin>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d117      	bne.n	8002904 <main+0x5dc>
			// Button is held down - move the character
		   is_jumping = true;
 80028d4:	4b19      	ldr	r3, [pc, #100]	@ (800293c <main+0x614>)
 80028d6:	2201      	movs	r2, #1
 80028d8:	701a      	strb	r2, [r3, #0]
		   jump_timer = HAL_GetTick();
 80028da:	f000 fd01 	bl	80032e0 <HAL_GetTick>
 80028de:	4603      	mov	r3, r0
 80028e0:	4a17      	ldr	r2, [pc, #92]	@ (8002940 <main+0x618>)
 80028e2:	6013      	str	r3, [r2, #0]
		   mario.y_velocity = (mario.y_velocity) ? mario.y_velocity : -350;
 80028e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002918 <main+0x5f0>)
 80028e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80028ea:	eef5 7a40 	vcmp.f32	s15, #0.0
 80028ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f2:	d002      	beq.n	80028fa <main+0x5d2>
 80028f4:	4b08      	ldr	r3, [pc, #32]	@ (8002918 <main+0x5f0>)
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	e000      	b.n	80028fc <main+0x5d4>
 80028fa:	4b12      	ldr	r3, [pc, #72]	@ (8002944 <main+0x61c>)
 80028fc:	4a06      	ldr	r2, [pc, #24]	@ (8002918 <main+0x5f0>)
 80028fe:	60d3      	str	r3, [r2, #12]
		   move_tick = now;
 8002900:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002902:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		read_pin_tick = now;
 8002904:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002906:	673b      	str	r3, [r7, #112]	@ 0x70
  {
 8002908:	e63e      	b.n	8002588 <main+0x260>
 800290a:	bf00      	nop
 800290c:	f3af 8000 	nop.w
 8002910:	9999999a 	.word	0x9999999a
 8002914:	3fb99999 	.word	0x3fb99999
 8002918:	20000018 	.word	0x20000018
 800291c:	425c0000 	.word	0x425c0000
 8002920:	0800c960 	.word	0x0800c960
 8002924:	aaaaaaab 	.word	0xaaaaaaab
 8002928:	0800ae50 	.word	0x0800ae50
 800292c:	20000008 	.word	0x20000008
 8002930:	2000041c 	.word	0x2000041c
 8002934:	40020400 	.word	0x40020400
 8002938:	40020000 	.word	0x40020000
 800293c:	20005340 	.word	0x20005340
 8002940:	20005344 	.word	0x20005344
 8002944:	c3af0000 	.word	0xc3af0000

08002948 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b094      	sub	sp, #80	@ 0x50
 800294c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800294e:	f107 0320 	add.w	r3, r7, #32
 8002952:	2230      	movs	r2, #48	@ 0x30
 8002954:	2100      	movs	r1, #0
 8002956:	4618      	mov	r0, r3
 8002958:	f006 febe 	bl	80096d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800295c:	f107 030c 	add.w	r3, r7, #12
 8002960:	2200      	movs	r2, #0
 8002962:	601a      	str	r2, [r3, #0]
 8002964:	605a      	str	r2, [r3, #4]
 8002966:	609a      	str	r2, [r3, #8]
 8002968:	60da      	str	r2, [r3, #12]
 800296a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800296c:	2300      	movs	r3, #0
 800296e:	60bb      	str	r3, [r7, #8]
 8002970:	4b27      	ldr	r3, [pc, #156]	@ (8002a10 <SystemClock_Config+0xc8>)
 8002972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002974:	4a26      	ldr	r2, [pc, #152]	@ (8002a10 <SystemClock_Config+0xc8>)
 8002976:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800297a:	6413      	str	r3, [r2, #64]	@ 0x40
 800297c:	4b24      	ldr	r3, [pc, #144]	@ (8002a10 <SystemClock_Config+0xc8>)
 800297e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002980:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002984:	60bb      	str	r3, [r7, #8]
 8002986:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002988:	2300      	movs	r3, #0
 800298a:	607b      	str	r3, [r7, #4]
 800298c:	4b21      	ldr	r3, [pc, #132]	@ (8002a14 <SystemClock_Config+0xcc>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a20      	ldr	r2, [pc, #128]	@ (8002a14 <SystemClock_Config+0xcc>)
 8002992:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002996:	6013      	str	r3, [r2, #0]
 8002998:	4b1e      	ldr	r3, [pc, #120]	@ (8002a14 <SystemClock_Config+0xcc>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80029a0:	607b      	str	r3, [r7, #4]
 80029a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80029a4:	2302      	movs	r3, #2
 80029a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029a8:	2301      	movs	r3, #1
 80029aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029ac:	2310      	movs	r3, #16
 80029ae:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029b0:	2302      	movs	r3, #2
 80029b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80029b4:	2300      	movs	r3, #0
 80029b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80029b8:	2308      	movs	r3, #8
 80029ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80029bc:	2364      	movs	r3, #100	@ 0x64
 80029be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029c0:	2302      	movs	r3, #2
 80029c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80029c4:	2304      	movs	r3, #4
 80029c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029c8:	f107 0320 	add.w	r3, r7, #32
 80029cc:	4618      	mov	r0, r3
 80029ce:	f000 ff7f 	bl	80038d0 <HAL_RCC_OscConfig>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80029d8:	f000 f9f8 	bl	8002dcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029dc:	230f      	movs	r3, #15
 80029de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029e0:	2302      	movs	r3, #2
 80029e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029e4:	2300      	movs	r3, #0
 80029e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029ee:	2300      	movs	r3, #0
 80029f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80029f2:	f107 030c 	add.w	r3, r7, #12
 80029f6:	2103      	movs	r1, #3
 80029f8:	4618      	mov	r0, r3
 80029fa:	f001 f9e1 	bl	8003dc0 <HAL_RCC_ClockConfig>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002a04:	f000 f9e2 	bl	8002dcc <Error_Handler>
  }
}
 8002a08:	bf00      	nop
 8002a0a:	3750      	adds	r7, #80	@ 0x50
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	40023800 	.word	0x40023800
 8002a14:	40007000 	.word	0x40007000

08002a18 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002a1c:	4b17      	ldr	r3, [pc, #92]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a1e:	4a18      	ldr	r2, [pc, #96]	@ (8002a80 <MX_SPI1_Init+0x68>)
 8002a20:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a22:	4b16      	ldr	r3, [pc, #88]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a24:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a28:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a2a:	4b14      	ldr	r3, [pc, #80]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a30:	4b12      	ldr	r3, [pc, #72]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a36:	4b11      	ldr	r3, [pc, #68]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a42:	4b0e      	ldr	r3, [pc, #56]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a48:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a50:	4b0a      	ldr	r3, [pc, #40]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a56:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a5c:	4b07      	ldr	r3, [pc, #28]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002a62:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a64:	220a      	movs	r2, #10
 8002a66:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a68:	4804      	ldr	r0, [pc, #16]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a6a:	f001 fb89 	bl	8004180 <HAL_SPI_Init>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002a74:	f000 f9aa 	bl	8002dcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002a78:	bf00      	nop
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	20000104 	.word	0x20000104
 8002a80:	40013000 	.word	0x40013000

08002a84 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002a88:	4b17      	ldr	r3, [pc, #92]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002a8a:	4a18      	ldr	r2, [pc, #96]	@ (8002aec <MX_SPI2_Init+0x68>)
 8002a8c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002a8e:	4b16      	ldr	r3, [pc, #88]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002a90:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a94:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002a96:	4b14      	ldr	r3, [pc, #80]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a9c:	4b12      	ldr	r3, [pc, #72]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002aa2:	4b11      	ldr	r3, [pc, #68]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002aae:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002ab0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ab4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002ab8:	2230      	movs	r2, #48	@ 0x30
 8002aba:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002abc:	4b0a      	ldr	r3, [pc, #40]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ac2:	4b09      	ldr	r3, [pc, #36]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ac8:	4b07      	ldr	r3, [pc, #28]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002ace:	4b06      	ldr	r3, [pc, #24]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002ad0:	220a      	movs	r2, #10
 8002ad2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002ad4:	4804      	ldr	r0, [pc, #16]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002ad6:	f001 fb53 	bl	8004180 <HAL_SPI_Init>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002ae0:	f000 f974 	bl	8002dcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002ae4:	bf00      	nop
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	2000015c 	.word	0x2000015c
 8002aec:	40003800 	.word	0x40003800

08002af0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b08a      	sub	sp, #40	@ 0x28
 8002af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002af6:	f107 0320 	add.w	r3, r7, #32
 8002afa:	2200      	movs	r2, #0
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b00:	1d3b      	adds	r3, r7, #4
 8002b02:	2200      	movs	r2, #0
 8002b04:	601a      	str	r2, [r3, #0]
 8002b06:	605a      	str	r2, [r3, #4]
 8002b08:	609a      	str	r2, [r3, #8]
 8002b0a:	60da      	str	r2, [r3, #12]
 8002b0c:	611a      	str	r2, [r3, #16]
 8002b0e:	615a      	str	r2, [r3, #20]
 8002b10:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b12:	4b20      	ldr	r3, [pc, #128]	@ (8002b94 <MX_TIM3_Init+0xa4>)
 8002b14:	4a20      	ldr	r2, [pc, #128]	@ (8002b98 <MX_TIM3_Init+0xa8>)
 8002b16:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002b18:	4b1e      	ldr	r3, [pc, #120]	@ (8002b94 <MX_TIM3_Init+0xa4>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b1e:	4b1d      	ldr	r3, [pc, #116]	@ (8002b94 <MX_TIM3_Init+0xa4>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 12500;
 8002b24:	4b1b      	ldr	r3, [pc, #108]	@ (8002b94 <MX_TIM3_Init+0xa4>)
 8002b26:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 8002b2a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b2c:	4b19      	ldr	r3, [pc, #100]	@ (8002b94 <MX_TIM3_Init+0xa4>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b32:	4b18      	ldr	r3, [pc, #96]	@ (8002b94 <MX_TIM3_Init+0xa4>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8002b38:	4816      	ldr	r0, [pc, #88]	@ (8002b94 <MX_TIM3_Init+0xa4>)
 8002b3a:	f001 ffd5 	bl	8004ae8 <HAL_TIM_OC_Init>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002b44:	f000 f942 	bl	8002dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b50:	f107 0320 	add.w	r3, r7, #32
 8002b54:	4619      	mov	r1, r3
 8002b56:	480f      	ldr	r0, [pc, #60]	@ (8002b94 <MX_TIM3_Init+0xa4>)
 8002b58:	f002 fd82 	bl	8005660 <HAL_TIMEx_MasterConfigSynchronization>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002b62:	f000 f933 	bl	8002dcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002b66:	2300      	movs	r3, #0
 8002b68:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b72:	2300      	movs	r3, #0
 8002b74:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b76:	1d3b      	adds	r3, r7, #4
 8002b78:	2200      	movs	r2, #0
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	4805      	ldr	r0, [pc, #20]	@ (8002b94 <MX_TIM3_Init+0xa4>)
 8002b7e:	f002 f9f1 	bl	8004f64 <HAL_TIM_OC_ConfigChannel>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002b88:	f000 f920 	bl	8002dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002b8c:	bf00      	nop
 8002b8e:	3728      	adds	r7, #40	@ 0x28
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	200001b4 	.word	0x200001b4
 8002b98:	40000400 	.word	0x40000400

08002b9c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b08a      	sub	sp, #40	@ 0x28
 8002ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ba2:	f107 0320 	add.w	r3, r7, #32
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	601a      	str	r2, [r3, #0]
 8002baa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002bac:	1d3b      	adds	r3, r7, #4
 8002bae:	2200      	movs	r2, #0
 8002bb0:	601a      	str	r2, [r3, #0]
 8002bb2:	605a      	str	r2, [r3, #4]
 8002bb4:	609a      	str	r2, [r3, #8]
 8002bb6:	60da      	str	r2, [r3, #12]
 8002bb8:	611a      	str	r2, [r3, #16]
 8002bba:	615a      	str	r2, [r3, #20]
 8002bbc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002bbe:	4b21      	ldr	r3, [pc, #132]	@ (8002c44 <MX_TIM4_Init+0xa8>)
 8002bc0:	4a21      	ldr	r2, [pc, #132]	@ (8002c48 <MX_TIM4_Init+0xac>)
 8002bc2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002bc4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c44 <MX_TIM4_Init+0xa8>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bca:	4b1e      	ldr	r3, [pc, #120]	@ (8002c44 <MX_TIM4_Init+0xa8>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 255;
 8002bd0:	4b1c      	ldr	r3, [pc, #112]	@ (8002c44 <MX_TIM4_Init+0xa8>)
 8002bd2:	22ff      	movs	r2, #255	@ 0xff
 8002bd4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bd6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c44 <MX_TIM4_Init+0xa8>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bdc:	4b19      	ldr	r3, [pc, #100]	@ (8002c44 <MX_TIM4_Init+0xa8>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002be2:	4818      	ldr	r0, [pc, #96]	@ (8002c44 <MX_TIM4_Init+0xa8>)
 8002be4:	f001 ffcf 	bl	8004b86 <HAL_TIM_PWM_Init>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8002bee:	f000 f8ed 	bl	8002dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002bfa:	f107 0320 	add.w	r3, r7, #32
 8002bfe:	4619      	mov	r1, r3
 8002c00:	4810      	ldr	r0, [pc, #64]	@ (8002c44 <MX_TIM4_Init+0xa8>)
 8002c02:	f002 fd2d 	bl	8005660 <HAL_TIMEx_MasterConfigSynchronization>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8002c0c:	f000 f8de 	bl	8002dcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c10:	2360      	movs	r3, #96	@ 0x60
 8002c12:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002c14:	2300      	movs	r3, #0
 8002c16:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c20:	1d3b      	adds	r3, r7, #4
 8002c22:	2200      	movs	r2, #0
 8002c24:	4619      	mov	r1, r3
 8002c26:	4807      	ldr	r0, [pc, #28]	@ (8002c44 <MX_TIM4_Init+0xa8>)
 8002c28:	f002 f9f8 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002c32:	f000 f8cb 	bl	8002dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002c36:	4803      	ldr	r0, [pc, #12]	@ (8002c44 <MX_TIM4_Init+0xa8>)
 8002c38:	f000 f9be 	bl	8002fb8 <HAL_TIM_MspPostInit>

}
 8002c3c:	bf00      	nop
 8002c3e:	3728      	adds	r7, #40	@ 0x28
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	200001fc 	.word	0x200001fc
 8002c48:	40000800 	.word	0x40000800

08002c4c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c50:	4b11      	ldr	r3, [pc, #68]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c52:	4a12      	ldr	r2, [pc, #72]	@ (8002c9c <MX_USART2_UART_Init+0x50>)
 8002c54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c56:	4b10      	ldr	r3, [pc, #64]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c64:	4b0c      	ldr	r3, [pc, #48]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c70:	4b09      	ldr	r3, [pc, #36]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c72:	220c      	movs	r2, #12
 8002c74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c76:	4b08      	ldr	r3, [pc, #32]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c7c:	4b06      	ldr	r3, [pc, #24]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c82:	4805      	ldr	r0, [pc, #20]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c84:	f002 fd6e 	bl	8005764 <HAL_UART_Init>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002c8e:	f000 f89d 	bl	8002dcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c92:	bf00      	nop
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	20000244 	.word	0x20000244
 8002c9c:	40004400 	.word	0x40004400

08002ca0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b088      	sub	sp, #32
 8002ca4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca6:	f107 030c 	add.w	r3, r7, #12
 8002caa:	2200      	movs	r2, #0
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	605a      	str	r2, [r3, #4]
 8002cb0:	609a      	str	r2, [r3, #8]
 8002cb2:	60da      	str	r2, [r3, #12]
 8002cb4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60bb      	str	r3, [r7, #8]
 8002cba:	4b41      	ldr	r3, [pc, #260]	@ (8002dc0 <MX_GPIO_Init+0x120>)
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cbe:	4a40      	ldr	r2, [pc, #256]	@ (8002dc0 <MX_GPIO_Init+0x120>)
 8002cc0:	f043 0301 	orr.w	r3, r3, #1
 8002cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cc6:	4b3e      	ldr	r3, [pc, #248]	@ (8002dc0 <MX_GPIO_Init+0x120>)
 8002cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	60bb      	str	r3, [r7, #8]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	607b      	str	r3, [r7, #4]
 8002cd6:	4b3a      	ldr	r3, [pc, #232]	@ (8002dc0 <MX_GPIO_Init+0x120>)
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cda:	4a39      	ldr	r2, [pc, #228]	@ (8002dc0 <MX_GPIO_Init+0x120>)
 8002cdc:	f043 0302 	orr.w	r3, r3, #2
 8002ce0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ce2:	4b37      	ldr	r3, [pc, #220]	@ (8002dc0 <MX_GPIO_Init+0x120>)
 8002ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	607b      	str	r3, [r7, #4]
 8002cec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|SD_Power_Pin, GPIO_PIN_RESET);
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f640 0101 	movw	r1, #2049	@ 0x801
 8002cf4:	4833      	ldr	r0, [pc, #204]	@ (8002dc4 <MX_GPIO_Init+0x124>)
 8002cf6:	f000 fdd1 	bl	800389c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RST_Pin|SD_CS_Pin, GPIO_PIN_SET);
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8002d00:	4830      	ldr	r0, [pc, #192]	@ (8002dc4 <MX_GPIO_Init+0x124>)
 8002d02:	f000 fdcb 	bl	800389c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_Pin|DC_Pin|LED_Pin, GPIO_PIN_SET);
 8002d06:	2201      	movs	r2, #1
 8002d08:	2107      	movs	r1, #7
 8002d0a:	482f      	ldr	r0, [pc, #188]	@ (8002dc8 <MX_GPIO_Init+0x128>)
 8002d0c:	f000 fdc6 	bl	800389c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|RST_Pin;
 8002d10:	2311      	movs	r3, #17
 8002d12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d14:	2301      	movs	r3, #1
 8002d16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d20:	f107 030c 	add.w	r3, r7, #12
 8002d24:	4619      	mov	r1, r3
 8002d26:	4827      	ldr	r0, [pc, #156]	@ (8002dc4 <MX_GPIO_Init+0x124>)
 8002d28:	f000 fc1c 	bl	8003564 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin DC_Pin LED_Pin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|LED_Pin;
 8002d2c:	2307      	movs	r3, #7
 8002d2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d30:	2301      	movs	r3, #1
 8002d32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d34:	2300      	movs	r3, #0
 8002d36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d38:	2302      	movs	r3, #2
 8002d3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d3c:	f107 030c 	add.w	r3, r7, #12
 8002d40:	4619      	mov	r1, r3
 8002d42:	4821      	ldr	r0, [pc, #132]	@ (8002dc8 <MX_GPIO_Init+0x128>)
 8002d44:	f000 fc0e 	bl	8003564 <HAL_GPIO_Init>

  /*Configure GPIO pins : JUMP_BUTTON_Pin RIGHT_BUTTON_Pin */
  GPIO_InitStruct.Pin = JUMP_BUTTON_Pin|RIGHT_BUTTON_Pin;
 8002d48:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002d4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002d52:	2302      	movs	r3, #2
 8002d54:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d56:	f107 030c 	add.w	r3, r7, #12
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	481a      	ldr	r0, [pc, #104]	@ (8002dc8 <MX_GPIO_Init+0x128>)
 8002d5e:	f000 fc01 	bl	8003564 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002d62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d70:	2300      	movs	r3, #0
 8002d72:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002d74:	f107 030c 	add.w	r3, r7, #12
 8002d78:	4619      	mov	r1, r3
 8002d7a:	4812      	ldr	r0, [pc, #72]	@ (8002dc4 <MX_GPIO_Init+0x124>)
 8002d7c:	f000 fbf2 	bl	8003564 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEFT_BUTTON_Pin */
  GPIO_InitStruct.Pin = LEFT_BUTTON_Pin;
 8002d80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d86:	2300      	movs	r3, #0
 8002d88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LEFT_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002d8e:	f107 030c 	add.w	r3, r7, #12
 8002d92:	4619      	mov	r1, r3
 8002d94:	480b      	ldr	r0, [pc, #44]	@ (8002dc4 <MX_GPIO_Init+0x124>)
 8002d96:	f000 fbe5 	bl	8003564 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_Power_Pin */
  GPIO_InitStruct.Pin = SD_Power_Pin;
 8002d9a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002d9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002da0:	2301      	movs	r3, #1
 8002da2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da4:	2300      	movs	r3, #0
 8002da6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002da8:	2303      	movs	r3, #3
 8002daa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SD_Power_GPIO_Port, &GPIO_InitStruct);
 8002dac:	f107 030c 	add.w	r3, r7, #12
 8002db0:	4619      	mov	r1, r3
 8002db2:	4804      	ldr	r0, [pc, #16]	@ (8002dc4 <MX_GPIO_Init+0x124>)
 8002db4:	f000 fbd6 	bl	8003564 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
//  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
//  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
/* USER CODE END MX_GPIO_Init_2 */
}
 8002db8:	bf00      	nop
 8002dba:	3720      	adds	r7, #32
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	40023800 	.word	0x40023800
 8002dc4:	40020000 	.word	0x40020000
 8002dc8:	40020400 	.word	0x40020400

08002dcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002dd0:	b672      	cpsid	i
}
 8002dd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002dd4:	bf00      	nop
 8002dd6:	e7fd      	b.n	8002dd4 <Error_Handler+0x8>

08002dd8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dde:	2300      	movs	r3, #0
 8002de0:	607b      	str	r3, [r7, #4]
 8002de2:	4b10      	ldr	r3, [pc, #64]	@ (8002e24 <HAL_MspInit+0x4c>)
 8002de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de6:	4a0f      	ldr	r2, [pc, #60]	@ (8002e24 <HAL_MspInit+0x4c>)
 8002de8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dee:	4b0d      	ldr	r3, [pc, #52]	@ (8002e24 <HAL_MspInit+0x4c>)
 8002df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002df6:	607b      	str	r3, [r7, #4]
 8002df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	603b      	str	r3, [r7, #0]
 8002dfe:	4b09      	ldr	r3, [pc, #36]	@ (8002e24 <HAL_MspInit+0x4c>)
 8002e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e02:	4a08      	ldr	r2, [pc, #32]	@ (8002e24 <HAL_MspInit+0x4c>)
 8002e04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e08:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e0a:	4b06      	ldr	r3, [pc, #24]	@ (8002e24 <HAL_MspInit+0x4c>)
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e12:	603b      	str	r3, [r7, #0]
 8002e14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e16:	bf00      	nop
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	40023800 	.word	0x40023800

08002e28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b08c      	sub	sp, #48	@ 0x30
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e30:	f107 031c 	add.w	r3, r7, #28
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	605a      	str	r2, [r3, #4]
 8002e3a:	609a      	str	r2, [r3, #8]
 8002e3c:	60da      	str	r2, [r3, #12]
 8002e3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a32      	ldr	r2, [pc, #200]	@ (8002f10 <HAL_SPI_MspInit+0xe8>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d12c      	bne.n	8002ea4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	61bb      	str	r3, [r7, #24]
 8002e4e:	4b31      	ldr	r3, [pc, #196]	@ (8002f14 <HAL_SPI_MspInit+0xec>)
 8002e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e52:	4a30      	ldr	r2, [pc, #192]	@ (8002f14 <HAL_SPI_MspInit+0xec>)
 8002e54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e58:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e5a:	4b2e      	ldr	r3, [pc, #184]	@ (8002f14 <HAL_SPI_MspInit+0xec>)
 8002e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e62:	61bb      	str	r3, [r7, #24]
 8002e64:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e66:	2300      	movs	r3, #0
 8002e68:	617b      	str	r3, [r7, #20]
 8002e6a:	4b2a      	ldr	r3, [pc, #168]	@ (8002f14 <HAL_SPI_MspInit+0xec>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6e:	4a29      	ldr	r2, [pc, #164]	@ (8002f14 <HAL_SPI_MspInit+0xec>)
 8002e70:	f043 0301 	orr.w	r3, r3, #1
 8002e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e76:	4b27      	ldr	r3, [pc, #156]	@ (8002f14 <HAL_SPI_MspInit+0xec>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	617b      	str	r3, [r7, #20]
 8002e80:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ILI_SCK_Pin|ILI_MISO_Pin|ILI_MOSI_Pin;
 8002e82:	23e0      	movs	r3, #224	@ 0xe0
 8002e84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e86:	2302      	movs	r3, #2
 8002e88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e92:	2305      	movs	r3, #5
 8002e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e96:	f107 031c 	add.w	r3, r7, #28
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	481e      	ldr	r0, [pc, #120]	@ (8002f18 <HAL_SPI_MspInit+0xf0>)
 8002e9e:	f000 fb61 	bl	8003564 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002ea2:	e031      	b.n	8002f08 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a1c      	ldr	r2, [pc, #112]	@ (8002f1c <HAL_SPI_MspInit+0xf4>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d12c      	bne.n	8002f08 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	613b      	str	r3, [r7, #16]
 8002eb2:	4b18      	ldr	r3, [pc, #96]	@ (8002f14 <HAL_SPI_MspInit+0xec>)
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb6:	4a17      	ldr	r2, [pc, #92]	@ (8002f14 <HAL_SPI_MspInit+0xec>)
 8002eb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ebc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ebe:	4b15      	ldr	r3, [pc, #84]	@ (8002f14 <HAL_SPI_MspInit+0xec>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ec6:	613b      	str	r3, [r7, #16]
 8002ec8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	4b11      	ldr	r3, [pc, #68]	@ (8002f14 <HAL_SPI_MspInit+0xec>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed2:	4a10      	ldr	r2, [pc, #64]	@ (8002f14 <HAL_SPI_MspInit+0xec>)
 8002ed4:	f043 0302 	orr.w	r3, r3, #2
 8002ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eda:	4b0e      	ldr	r3, [pc, #56]	@ (8002f14 <HAL_SPI_MspInit+0xec>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	60fb      	str	r3, [r7, #12]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8002ee6:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8002eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eec:	2302      	movs	r3, #2
 8002eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ef8:	2305      	movs	r3, #5
 8002efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002efc:	f107 031c 	add.w	r3, r7, #28
 8002f00:	4619      	mov	r1, r3
 8002f02:	4807      	ldr	r0, [pc, #28]	@ (8002f20 <HAL_SPI_MspInit+0xf8>)
 8002f04:	f000 fb2e 	bl	8003564 <HAL_GPIO_Init>
}
 8002f08:	bf00      	nop
 8002f0a:	3730      	adds	r7, #48	@ 0x30
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	40013000 	.word	0x40013000
 8002f14:	40023800 	.word	0x40023800
 8002f18:	40020000 	.word	0x40020000
 8002f1c:	40003800 	.word	0x40003800
 8002f20:	40020400 	.word	0x40020400

08002f24 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM3)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a0e      	ldr	r2, [pc, #56]	@ (8002f6c <HAL_TIM_OC_MspInit+0x48>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d115      	bne.n	8002f62 <HAL_TIM_OC_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f36:	2300      	movs	r3, #0
 8002f38:	60fb      	str	r3, [r7, #12]
 8002f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f70 <HAL_TIM_OC_MspInit+0x4c>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3e:	4a0c      	ldr	r2, [pc, #48]	@ (8002f70 <HAL_TIM_OC_MspInit+0x4c>)
 8002f40:	f043 0302 	orr.w	r3, r3, #2
 8002f44:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f46:	4b0a      	ldr	r3, [pc, #40]	@ (8002f70 <HAL_TIM_OC_MspInit+0x4c>)
 8002f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	60fb      	str	r3, [r7, #12]
 8002f50:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002f52:	2200      	movs	r2, #0
 8002f54:	2100      	movs	r1, #0
 8002f56:	201d      	movs	r0, #29
 8002f58:	f000 facd 	bl	80034f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002f5c:	201d      	movs	r0, #29
 8002f5e:	f000 fae6 	bl	800352e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002f62:	bf00      	nop
 8002f64:	3710      	adds	r7, #16
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40000400 	.word	0x40000400
 8002f70:	40023800 	.word	0x40023800

08002f74 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a0b      	ldr	r2, [pc, #44]	@ (8002fb0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d10d      	bne.n	8002fa2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f86:	2300      	movs	r3, #0
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002fb4 <HAL_TIM_PWM_MspInit+0x40>)
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8e:	4a09      	ldr	r2, [pc, #36]	@ (8002fb4 <HAL_TIM_PWM_MspInit+0x40>)
 8002f90:	f043 0304 	orr.w	r3, r3, #4
 8002f94:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f96:	4b07      	ldr	r3, [pc, #28]	@ (8002fb4 <HAL_TIM_PWM_MspInit+0x40>)
 8002f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9a:	f003 0304 	and.w	r3, r3, #4
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002fa2:	bf00      	nop
 8002fa4:	3714      	adds	r7, #20
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	40000800 	.word	0x40000800
 8002fb4:	40023800 	.word	0x40023800

08002fb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b088      	sub	sp, #32
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc0:	f107 030c 	add.w	r3, r7, #12
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	605a      	str	r2, [r3, #4]
 8002fca:	609a      	str	r2, [r3, #8]
 8002fcc:	60da      	str	r2, [r3, #12]
 8002fce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a12      	ldr	r2, [pc, #72]	@ (8003020 <HAL_TIM_MspPostInit+0x68>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d11d      	bne.n	8003016 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fda:	2300      	movs	r3, #0
 8002fdc:	60bb      	str	r3, [r7, #8]
 8002fde:	4b11      	ldr	r3, [pc, #68]	@ (8003024 <HAL_TIM_MspPostInit+0x6c>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	4a10      	ldr	r2, [pc, #64]	@ (8003024 <HAL_TIM_MspPostInit+0x6c>)
 8002fe4:	f043 0302 	orr.w	r3, r3, #2
 8002fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fea:	4b0e      	ldr	r3, [pc, #56]	@ (8003024 <HAL_TIM_MspPostInit+0x6c>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	60bb      	str	r3, [r7, #8]
 8002ff4:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ff6:	2340      	movs	r3, #64	@ 0x40
 8002ff8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffe:	2300      	movs	r3, #0
 8003000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003002:	2300      	movs	r3, #0
 8003004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003006:	2302      	movs	r3, #2
 8003008:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800300a:	f107 030c 	add.w	r3, r7, #12
 800300e:	4619      	mov	r1, r3
 8003010:	4805      	ldr	r0, [pc, #20]	@ (8003028 <HAL_TIM_MspPostInit+0x70>)
 8003012:	f000 faa7 	bl	8003564 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003016:	bf00      	nop
 8003018:	3720      	adds	r7, #32
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40000800 	.word	0x40000800
 8003024:	40023800 	.word	0x40023800
 8003028:	40020400 	.word	0x40020400

0800302c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b08a      	sub	sp, #40	@ 0x28
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003034:	f107 0314 	add.w	r3, r7, #20
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	605a      	str	r2, [r3, #4]
 800303e:	609a      	str	r2, [r3, #8]
 8003040:	60da      	str	r2, [r3, #12]
 8003042:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a19      	ldr	r2, [pc, #100]	@ (80030b0 <HAL_UART_MspInit+0x84>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d12b      	bne.n	80030a6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800304e:	2300      	movs	r3, #0
 8003050:	613b      	str	r3, [r7, #16]
 8003052:	4b18      	ldr	r3, [pc, #96]	@ (80030b4 <HAL_UART_MspInit+0x88>)
 8003054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003056:	4a17      	ldr	r2, [pc, #92]	@ (80030b4 <HAL_UART_MspInit+0x88>)
 8003058:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800305c:	6413      	str	r3, [r2, #64]	@ 0x40
 800305e:	4b15      	ldr	r3, [pc, #84]	@ (80030b4 <HAL_UART_MspInit+0x88>)
 8003060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003066:	613b      	str	r3, [r7, #16]
 8003068:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800306a:	2300      	movs	r3, #0
 800306c:	60fb      	str	r3, [r7, #12]
 800306e:	4b11      	ldr	r3, [pc, #68]	@ (80030b4 <HAL_UART_MspInit+0x88>)
 8003070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003072:	4a10      	ldr	r2, [pc, #64]	@ (80030b4 <HAL_UART_MspInit+0x88>)
 8003074:	f043 0301 	orr.w	r3, r3, #1
 8003078:	6313      	str	r3, [r2, #48]	@ 0x30
 800307a:	4b0e      	ldr	r3, [pc, #56]	@ (80030b4 <HAL_UART_MspInit+0x88>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	60fb      	str	r3, [r7, #12]
 8003084:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003086:	230c      	movs	r3, #12
 8003088:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800308a:	2302      	movs	r3, #2
 800308c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800308e:	2300      	movs	r3, #0
 8003090:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003092:	2303      	movs	r3, #3
 8003094:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003096:	2307      	movs	r3, #7
 8003098:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800309a:	f107 0314 	add.w	r3, r7, #20
 800309e:	4619      	mov	r1, r3
 80030a0:	4805      	ldr	r0, [pc, #20]	@ (80030b8 <HAL_UART_MspInit+0x8c>)
 80030a2:	f000 fa5f 	bl	8003564 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80030a6:	bf00      	nop
 80030a8:	3728      	adds	r7, #40	@ 0x28
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	40004400 	.word	0x40004400
 80030b4:	40023800 	.word	0x40023800
 80030b8:	40020000 	.word	0x40020000

080030bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030c0:	bf00      	nop
 80030c2:	e7fd      	b.n	80030c0 <NMI_Handler+0x4>

080030c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030c8:	bf00      	nop
 80030ca:	e7fd      	b.n	80030c8 <HardFault_Handler+0x4>

080030cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030d0:	bf00      	nop
 80030d2:	e7fd      	b.n	80030d0 <MemManage_Handler+0x4>

080030d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030d8:	bf00      	nop
 80030da:	e7fd      	b.n	80030d8 <BusFault_Handler+0x4>

080030dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030e0:	bf00      	nop
 80030e2:	e7fd      	b.n	80030e0 <UsageFault_Handler+0x4>

080030e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030e8:	bf00      	nop
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr

080030f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030f2:	b480      	push	{r7}
 80030f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030f6:	bf00      	nop
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003104:	bf00      	nop
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr

0800310e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003112:	f000 f8d1 	bl	80032b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003116:	bf00      	nop
 8003118:	bd80      	pop	{r7, pc}
	...

0800311c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003120:	4802      	ldr	r0, [pc, #8]	@ (800312c <TIM3_IRQHandler+0x10>)
 8003122:	f001 fe2f 	bl	8004d84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	200001b4 	.word	0x200001b4

08003130 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003138:	4a14      	ldr	r2, [pc, #80]	@ (800318c <_sbrk+0x5c>)
 800313a:	4b15      	ldr	r3, [pc, #84]	@ (8003190 <_sbrk+0x60>)
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003144:	4b13      	ldr	r3, [pc, #76]	@ (8003194 <_sbrk+0x64>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d102      	bne.n	8003152 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800314c:	4b11      	ldr	r3, [pc, #68]	@ (8003194 <_sbrk+0x64>)
 800314e:	4a12      	ldr	r2, [pc, #72]	@ (8003198 <_sbrk+0x68>)
 8003150:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003152:	4b10      	ldr	r3, [pc, #64]	@ (8003194 <_sbrk+0x64>)
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4413      	add	r3, r2
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	429a      	cmp	r2, r3
 800315e:	d207      	bcs.n	8003170 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003160:	f006 fac2 	bl	80096e8 <__errno>
 8003164:	4603      	mov	r3, r0
 8003166:	220c      	movs	r2, #12
 8003168:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800316a:	f04f 33ff 	mov.w	r3, #4294967295
 800316e:	e009      	b.n	8003184 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003170:	4b08      	ldr	r3, [pc, #32]	@ (8003194 <_sbrk+0x64>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003176:	4b07      	ldr	r3, [pc, #28]	@ (8003194 <_sbrk+0x64>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4413      	add	r3, r2
 800317e:	4a05      	ldr	r2, [pc, #20]	@ (8003194 <_sbrk+0x64>)
 8003180:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003182:	68fb      	ldr	r3, [r7, #12]
}
 8003184:	4618      	mov	r0, r3
 8003186:	3718      	adds	r7, #24
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	20020000 	.word	0x20020000
 8003190:	00000400 	.word	0x00000400
 8003194:	2000534c 	.word	0x2000534c
 8003198:	200056e8 	.word	0x200056e8

0800319c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031a0:	4b06      	ldr	r3, [pc, #24]	@ (80031bc <SystemInit+0x20>)
 80031a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a6:	4a05      	ldr	r2, [pc, #20]	@ (80031bc <SystemInit+0x20>)
 80031a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031b0:	bf00      	nop
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	e000ed00 	.word	0xe000ed00

080031c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80031c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80031f8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031c4:	f7ff ffea 	bl	800319c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80031c8:	480c      	ldr	r0, [pc, #48]	@ (80031fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80031ca:	490d      	ldr	r1, [pc, #52]	@ (8003200 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80031cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003204 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80031ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031d0:	e002      	b.n	80031d8 <LoopCopyDataInit>

080031d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031d6:	3304      	adds	r3, #4

080031d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031dc:	d3f9      	bcc.n	80031d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031de:	4a0a      	ldr	r2, [pc, #40]	@ (8003208 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80031e0:	4c0a      	ldr	r4, [pc, #40]	@ (800320c <LoopFillZerobss+0x22>)
  movs r3, #0
 80031e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031e4:	e001      	b.n	80031ea <LoopFillZerobss>

080031e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031e8:	3204      	adds	r2, #4

080031ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031ec:	d3fb      	bcc.n	80031e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031ee:	f006 fa81 	bl	80096f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031f2:	f7ff f899 	bl	8002328 <main>
  bx  lr    
 80031f6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80031f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80031fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003200:	200000e8 	.word	0x200000e8
  ldr r2, =_sidata
 8003204:	0801867c 	.word	0x0801867c
  ldr r2, =_sbss
 8003208:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 800320c:	200056e4 	.word	0x200056e4

08003210 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003210:	e7fe      	b.n	8003210 <ADC_IRQHandler>
	...

08003214 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003218:	4b0e      	ldr	r3, [pc, #56]	@ (8003254 <HAL_Init+0x40>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a0d      	ldr	r2, [pc, #52]	@ (8003254 <HAL_Init+0x40>)
 800321e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003222:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003224:	4b0b      	ldr	r3, [pc, #44]	@ (8003254 <HAL_Init+0x40>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a0a      	ldr	r2, [pc, #40]	@ (8003254 <HAL_Init+0x40>)
 800322a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800322e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003230:	4b08      	ldr	r3, [pc, #32]	@ (8003254 <HAL_Init+0x40>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a07      	ldr	r2, [pc, #28]	@ (8003254 <HAL_Init+0x40>)
 8003236:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800323a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800323c:	2003      	movs	r0, #3
 800323e:	f000 f94f 	bl	80034e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003242:	200f      	movs	r0, #15
 8003244:	f000 f808 	bl	8003258 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003248:	f7ff fdc6 	bl	8002dd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40023c00 	.word	0x40023c00

08003258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003260:	4b12      	ldr	r3, [pc, #72]	@ (80032ac <HAL_InitTick+0x54>)
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	4b12      	ldr	r3, [pc, #72]	@ (80032b0 <HAL_InitTick+0x58>)
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	4619      	mov	r1, r3
 800326a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800326e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003272:	fbb2 f3f3 	udiv	r3, r2, r3
 8003276:	4618      	mov	r0, r3
 8003278:	f000 f967 	bl	800354a <HAL_SYSTICK_Config>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e00e      	b.n	80032a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2b0f      	cmp	r3, #15
 800328a:	d80a      	bhi.n	80032a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800328c:	2200      	movs	r2, #0
 800328e:	6879      	ldr	r1, [r7, #4]
 8003290:	f04f 30ff 	mov.w	r0, #4294967295
 8003294:	f000 f92f 	bl	80034f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003298:	4a06      	ldr	r2, [pc, #24]	@ (80032b4 <HAL_InitTick+0x5c>)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800329e:	2300      	movs	r3, #0
 80032a0:	e000      	b.n	80032a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3708      	adds	r7, #8
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	20000074 	.word	0x20000074
 80032b0:	2000007c 	.word	0x2000007c
 80032b4:	20000078 	.word	0x20000078

080032b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032bc:	4b06      	ldr	r3, [pc, #24]	@ (80032d8 <HAL_IncTick+0x20>)
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	461a      	mov	r2, r3
 80032c2:	4b06      	ldr	r3, [pc, #24]	@ (80032dc <HAL_IncTick+0x24>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4413      	add	r3, r2
 80032c8:	4a04      	ldr	r2, [pc, #16]	@ (80032dc <HAL_IncTick+0x24>)
 80032ca:	6013      	str	r3, [r2, #0]
}
 80032cc:	bf00      	nop
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	2000007c 	.word	0x2000007c
 80032dc:	20005350 	.word	0x20005350

080032e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  return uwTick;
 80032e4:	4b03      	ldr	r3, [pc, #12]	@ (80032f4 <HAL_GetTick+0x14>)
 80032e6:	681b      	ldr	r3, [r3, #0]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	20005350 	.word	0x20005350

080032f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003300:	f7ff ffee 	bl	80032e0 <HAL_GetTick>
 8003304:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003310:	d005      	beq.n	800331e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003312:	4b0a      	ldr	r3, [pc, #40]	@ (800333c <HAL_Delay+0x44>)
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	461a      	mov	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	4413      	add	r3, r2
 800331c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800331e:	bf00      	nop
 8003320:	f7ff ffde 	bl	80032e0 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	68fa      	ldr	r2, [r7, #12]
 800332c:	429a      	cmp	r2, r3
 800332e:	d8f7      	bhi.n	8003320 <HAL_Delay+0x28>
  {
  }
}
 8003330:	bf00      	nop
 8003332:	bf00      	nop
 8003334:	3710      	adds	r7, #16
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	2000007c 	.word	0x2000007c

08003340 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f003 0307 	and.w	r3, r3, #7
 800334e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003350:	4b0c      	ldr	r3, [pc, #48]	@ (8003384 <__NVIC_SetPriorityGrouping+0x44>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003356:	68ba      	ldr	r2, [r7, #8]
 8003358:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800335c:	4013      	ands	r3, r2
 800335e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003368:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800336c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003370:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003372:	4a04      	ldr	r2, [pc, #16]	@ (8003384 <__NVIC_SetPriorityGrouping+0x44>)
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	60d3      	str	r3, [r2, #12]
}
 8003378:	bf00      	nop
 800337a:	3714      	adds	r7, #20
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr
 8003384:	e000ed00 	.word	0xe000ed00

08003388 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800338c:	4b04      	ldr	r3, [pc, #16]	@ (80033a0 <__NVIC_GetPriorityGrouping+0x18>)
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	0a1b      	lsrs	r3, r3, #8
 8003392:	f003 0307 	and.w	r3, r3, #7
}
 8003396:	4618      	mov	r0, r3
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr
 80033a0:	e000ed00 	.word	0xe000ed00

080033a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	4603      	mov	r3, r0
 80033ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	db0b      	blt.n	80033ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033b6:	79fb      	ldrb	r3, [r7, #7]
 80033b8:	f003 021f 	and.w	r2, r3, #31
 80033bc:	4907      	ldr	r1, [pc, #28]	@ (80033dc <__NVIC_EnableIRQ+0x38>)
 80033be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c2:	095b      	lsrs	r3, r3, #5
 80033c4:	2001      	movs	r0, #1
 80033c6:	fa00 f202 	lsl.w	r2, r0, r2
 80033ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033ce:	bf00      	nop
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	e000e100 	.word	0xe000e100

080033e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	4603      	mov	r3, r0
 80033e8:	6039      	str	r1, [r7, #0]
 80033ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	db0a      	blt.n	800340a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	b2da      	uxtb	r2, r3
 80033f8:	490c      	ldr	r1, [pc, #48]	@ (800342c <__NVIC_SetPriority+0x4c>)
 80033fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033fe:	0112      	lsls	r2, r2, #4
 8003400:	b2d2      	uxtb	r2, r2
 8003402:	440b      	add	r3, r1
 8003404:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003408:	e00a      	b.n	8003420 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	b2da      	uxtb	r2, r3
 800340e:	4908      	ldr	r1, [pc, #32]	@ (8003430 <__NVIC_SetPriority+0x50>)
 8003410:	79fb      	ldrb	r3, [r7, #7]
 8003412:	f003 030f 	and.w	r3, r3, #15
 8003416:	3b04      	subs	r3, #4
 8003418:	0112      	lsls	r2, r2, #4
 800341a:	b2d2      	uxtb	r2, r2
 800341c:	440b      	add	r3, r1
 800341e:	761a      	strb	r2, [r3, #24]
}
 8003420:	bf00      	nop
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	e000e100 	.word	0xe000e100
 8003430:	e000ed00 	.word	0xe000ed00

08003434 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003434:	b480      	push	{r7}
 8003436:	b089      	sub	sp, #36	@ 0x24
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f003 0307 	and.w	r3, r3, #7
 8003446:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	f1c3 0307 	rsb	r3, r3, #7
 800344e:	2b04      	cmp	r3, #4
 8003450:	bf28      	it	cs
 8003452:	2304      	movcs	r3, #4
 8003454:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	3304      	adds	r3, #4
 800345a:	2b06      	cmp	r3, #6
 800345c:	d902      	bls.n	8003464 <NVIC_EncodePriority+0x30>
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	3b03      	subs	r3, #3
 8003462:	e000      	b.n	8003466 <NVIC_EncodePriority+0x32>
 8003464:	2300      	movs	r3, #0
 8003466:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003468:	f04f 32ff 	mov.w	r2, #4294967295
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	fa02 f303 	lsl.w	r3, r2, r3
 8003472:	43da      	mvns	r2, r3
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	401a      	ands	r2, r3
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800347c:	f04f 31ff 	mov.w	r1, #4294967295
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	fa01 f303 	lsl.w	r3, r1, r3
 8003486:	43d9      	mvns	r1, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800348c:	4313      	orrs	r3, r2
         );
}
 800348e:	4618      	mov	r0, r3
 8003490:	3724      	adds	r7, #36	@ 0x24
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
	...

0800349c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	3b01      	subs	r3, #1
 80034a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034ac:	d301      	bcc.n	80034b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034ae:	2301      	movs	r3, #1
 80034b0:	e00f      	b.n	80034d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034b2:	4a0a      	ldr	r2, [pc, #40]	@ (80034dc <SysTick_Config+0x40>)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	3b01      	subs	r3, #1
 80034b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034ba:	210f      	movs	r1, #15
 80034bc:	f04f 30ff 	mov.w	r0, #4294967295
 80034c0:	f7ff ff8e 	bl	80033e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034c4:	4b05      	ldr	r3, [pc, #20]	@ (80034dc <SysTick_Config+0x40>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034ca:	4b04      	ldr	r3, [pc, #16]	@ (80034dc <SysTick_Config+0x40>)
 80034cc:	2207      	movs	r2, #7
 80034ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	e000e010 	.word	0xe000e010

080034e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f7ff ff29 	bl	8003340 <__NVIC_SetPriorityGrouping>
}
 80034ee:	bf00      	nop
 80034f0:	3708      	adds	r7, #8
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}

080034f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034f6:	b580      	push	{r7, lr}
 80034f8:	b086      	sub	sp, #24
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	4603      	mov	r3, r0
 80034fe:	60b9      	str	r1, [r7, #8]
 8003500:	607a      	str	r2, [r7, #4]
 8003502:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003504:	2300      	movs	r3, #0
 8003506:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003508:	f7ff ff3e 	bl	8003388 <__NVIC_GetPriorityGrouping>
 800350c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	68b9      	ldr	r1, [r7, #8]
 8003512:	6978      	ldr	r0, [r7, #20]
 8003514:	f7ff ff8e 	bl	8003434 <NVIC_EncodePriority>
 8003518:	4602      	mov	r2, r0
 800351a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800351e:	4611      	mov	r1, r2
 8003520:	4618      	mov	r0, r3
 8003522:	f7ff ff5d 	bl	80033e0 <__NVIC_SetPriority>
}
 8003526:	bf00      	nop
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}

0800352e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800352e:	b580      	push	{r7, lr}
 8003530:	b082      	sub	sp, #8
 8003532:	af00      	add	r7, sp, #0
 8003534:	4603      	mov	r3, r0
 8003536:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff ff31 	bl	80033a4 <__NVIC_EnableIRQ>
}
 8003542:	bf00      	nop
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}

0800354a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800354a:	b580      	push	{r7, lr}
 800354c:	b082      	sub	sp, #8
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7ff ffa2 	bl	800349c <SysTick_Config>
 8003558:	4603      	mov	r3, r0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
	...

08003564 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003564:	b480      	push	{r7}
 8003566:	b089      	sub	sp, #36	@ 0x24
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800356e:	2300      	movs	r3, #0
 8003570:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003572:	2300      	movs	r3, #0
 8003574:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003576:	2300      	movs	r3, #0
 8003578:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800357a:	2300      	movs	r3, #0
 800357c:	61fb      	str	r3, [r7, #28]
 800357e:	e159      	b.n	8003834 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003580:	2201      	movs	r2, #1
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	4013      	ands	r3, r2
 8003592:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003594:	693a      	ldr	r2, [r7, #16]
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	429a      	cmp	r2, r3
 800359a:	f040 8148 	bne.w	800382e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f003 0303 	and.w	r3, r3, #3
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d005      	beq.n	80035b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d130      	bne.n	8003618 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	2203      	movs	r2, #3
 80035c2:	fa02 f303 	lsl.w	r3, r2, r3
 80035c6:	43db      	mvns	r3, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4013      	ands	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	68da      	ldr	r2, [r3, #12]
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	005b      	lsls	r3, r3, #1
 80035d6:	fa02 f303 	lsl.w	r3, r2, r3
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035ec:	2201      	movs	r2, #1
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	43db      	mvns	r3, r3
 80035f6:	69ba      	ldr	r2, [r7, #24]
 80035f8:	4013      	ands	r3, r2
 80035fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	091b      	lsrs	r3, r3, #4
 8003602:	f003 0201 	and.w	r2, r3, #1
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	4313      	orrs	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f003 0303 	and.w	r3, r3, #3
 8003620:	2b03      	cmp	r3, #3
 8003622:	d017      	beq.n	8003654 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	2203      	movs	r2, #3
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43db      	mvns	r3, r3
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	4013      	ands	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	4313      	orrs	r3, r2
 800364c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	69ba      	ldr	r2, [r7, #24]
 8003652:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f003 0303 	and.w	r3, r3, #3
 800365c:	2b02      	cmp	r3, #2
 800365e:	d123      	bne.n	80036a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	08da      	lsrs	r2, r3, #3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	3208      	adds	r2, #8
 8003668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800366c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	f003 0307 	and.w	r3, r3, #7
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	220f      	movs	r2, #15
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	43db      	mvns	r3, r3
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	4013      	ands	r3, r2
 8003682:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	691a      	ldr	r2, [r3, #16]
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	f003 0307 	and.w	r3, r3, #7
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	fa02 f303 	lsl.w	r3, r2, r3
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	4313      	orrs	r3, r2
 8003698:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	08da      	lsrs	r2, r3, #3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	3208      	adds	r2, #8
 80036a2:	69b9      	ldr	r1, [r7, #24]
 80036a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	2203      	movs	r2, #3
 80036b4:	fa02 f303 	lsl.w	r3, r2, r3
 80036b8:	43db      	mvns	r3, r3
 80036ba:	69ba      	ldr	r2, [r7, #24]
 80036bc:	4013      	ands	r3, r2
 80036be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 0203 	and.w	r2, r3, #3
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	fa02 f303 	lsl.w	r3, r2, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 80a2 	beq.w	800382e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036ea:	2300      	movs	r3, #0
 80036ec:	60fb      	str	r3, [r7, #12]
 80036ee:	4b57      	ldr	r3, [pc, #348]	@ (800384c <HAL_GPIO_Init+0x2e8>)
 80036f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f2:	4a56      	ldr	r2, [pc, #344]	@ (800384c <HAL_GPIO_Init+0x2e8>)
 80036f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80036fa:	4b54      	ldr	r3, [pc, #336]	@ (800384c <HAL_GPIO_Init+0x2e8>)
 80036fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003702:	60fb      	str	r3, [r7, #12]
 8003704:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003706:	4a52      	ldr	r2, [pc, #328]	@ (8003850 <HAL_GPIO_Init+0x2ec>)
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	089b      	lsrs	r3, r3, #2
 800370c:	3302      	adds	r3, #2
 800370e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003712:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	f003 0303 	and.w	r3, r3, #3
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	220f      	movs	r2, #15
 800371e:	fa02 f303 	lsl.w	r3, r2, r3
 8003722:	43db      	mvns	r3, r3
 8003724:	69ba      	ldr	r2, [r7, #24]
 8003726:	4013      	ands	r3, r2
 8003728:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a49      	ldr	r2, [pc, #292]	@ (8003854 <HAL_GPIO_Init+0x2f0>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d019      	beq.n	8003766 <HAL_GPIO_Init+0x202>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a48      	ldr	r2, [pc, #288]	@ (8003858 <HAL_GPIO_Init+0x2f4>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d013      	beq.n	8003762 <HAL_GPIO_Init+0x1fe>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a47      	ldr	r2, [pc, #284]	@ (800385c <HAL_GPIO_Init+0x2f8>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d00d      	beq.n	800375e <HAL_GPIO_Init+0x1fa>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a46      	ldr	r2, [pc, #280]	@ (8003860 <HAL_GPIO_Init+0x2fc>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d007      	beq.n	800375a <HAL_GPIO_Init+0x1f6>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a45      	ldr	r2, [pc, #276]	@ (8003864 <HAL_GPIO_Init+0x300>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d101      	bne.n	8003756 <HAL_GPIO_Init+0x1f2>
 8003752:	2304      	movs	r3, #4
 8003754:	e008      	b.n	8003768 <HAL_GPIO_Init+0x204>
 8003756:	2307      	movs	r3, #7
 8003758:	e006      	b.n	8003768 <HAL_GPIO_Init+0x204>
 800375a:	2303      	movs	r3, #3
 800375c:	e004      	b.n	8003768 <HAL_GPIO_Init+0x204>
 800375e:	2302      	movs	r3, #2
 8003760:	e002      	b.n	8003768 <HAL_GPIO_Init+0x204>
 8003762:	2301      	movs	r3, #1
 8003764:	e000      	b.n	8003768 <HAL_GPIO_Init+0x204>
 8003766:	2300      	movs	r3, #0
 8003768:	69fa      	ldr	r2, [r7, #28]
 800376a:	f002 0203 	and.w	r2, r2, #3
 800376e:	0092      	lsls	r2, r2, #2
 8003770:	4093      	lsls	r3, r2
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	4313      	orrs	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003778:	4935      	ldr	r1, [pc, #212]	@ (8003850 <HAL_GPIO_Init+0x2ec>)
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	089b      	lsrs	r3, r3, #2
 800377e:	3302      	adds	r3, #2
 8003780:	69ba      	ldr	r2, [r7, #24]
 8003782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003786:	4b38      	ldr	r3, [pc, #224]	@ (8003868 <HAL_GPIO_Init+0x304>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	43db      	mvns	r3, r3
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	4013      	ands	r3, r2
 8003794:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d003      	beq.n	80037aa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037aa:	4a2f      	ldr	r2, [pc, #188]	@ (8003868 <HAL_GPIO_Init+0x304>)
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003868 <HAL_GPIO_Init+0x304>)
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	43db      	mvns	r3, r3
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	4013      	ands	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d003      	beq.n	80037d4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80037cc:	69ba      	ldr	r2, [r7, #24]
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037d4:	4a24      	ldr	r2, [pc, #144]	@ (8003868 <HAL_GPIO_Init+0x304>)
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037da:	4b23      	ldr	r3, [pc, #140]	@ (8003868 <HAL_GPIO_Init+0x304>)
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	43db      	mvns	r3, r3
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	4013      	ands	r3, r2
 80037e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037fe:	4a1a      	ldr	r2, [pc, #104]	@ (8003868 <HAL_GPIO_Init+0x304>)
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003804:	4b18      	ldr	r3, [pc, #96]	@ (8003868 <HAL_GPIO_Init+0x304>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	43db      	mvns	r3, r3
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	4013      	ands	r3, r2
 8003812:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d003      	beq.n	8003828 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003820:	69ba      	ldr	r2, [r7, #24]
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	4313      	orrs	r3, r2
 8003826:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003828:	4a0f      	ldr	r2, [pc, #60]	@ (8003868 <HAL_GPIO_Init+0x304>)
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	3301      	adds	r3, #1
 8003832:	61fb      	str	r3, [r7, #28]
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	2b0f      	cmp	r3, #15
 8003838:	f67f aea2 	bls.w	8003580 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800383c:	bf00      	nop
 800383e:	bf00      	nop
 8003840:	3724      	adds	r7, #36	@ 0x24
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	40023800 	.word	0x40023800
 8003850:	40013800 	.word	0x40013800
 8003854:	40020000 	.word	0x40020000
 8003858:	40020400 	.word	0x40020400
 800385c:	40020800 	.word	0x40020800
 8003860:	40020c00 	.word	0x40020c00
 8003864:	40021000 	.word	0x40021000
 8003868:	40013c00 	.word	0x40013c00

0800386c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	460b      	mov	r3, r1
 8003876:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	691a      	ldr	r2, [r3, #16]
 800387c:	887b      	ldrh	r3, [r7, #2]
 800387e:	4013      	ands	r3, r2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d002      	beq.n	800388a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003884:	2301      	movs	r3, #1
 8003886:	73fb      	strb	r3, [r7, #15]
 8003888:	e001      	b.n	800388e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800388a:	2300      	movs	r3, #0
 800388c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800388e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003890:	4618      	mov	r0, r3
 8003892:	3714      	adds	r7, #20
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	460b      	mov	r3, r1
 80038a6:	807b      	strh	r3, [r7, #2]
 80038a8:	4613      	mov	r3, r2
 80038aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038ac:	787b      	ldrb	r3, [r7, #1]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038b2:	887a      	ldrh	r2, [r7, #2]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80038b8:	e003      	b.n	80038c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80038ba:	887b      	ldrh	r3, [r7, #2]
 80038bc:	041a      	lsls	r2, r3, #16
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	619a      	str	r2, [r3, #24]
}
 80038c2:	bf00      	nop
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
	...

080038d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b086      	sub	sp, #24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e267      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d075      	beq.n	80039da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038ee:	4b88      	ldr	r3, [pc, #544]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f003 030c 	and.w	r3, r3, #12
 80038f6:	2b04      	cmp	r3, #4
 80038f8:	d00c      	beq.n	8003914 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038fa:	4b85      	ldr	r3, [pc, #532]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003902:	2b08      	cmp	r3, #8
 8003904:	d112      	bne.n	800392c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003906:	4b82      	ldr	r3, [pc, #520]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800390e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003912:	d10b      	bne.n	800392c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003914:	4b7e      	ldr	r3, [pc, #504]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d05b      	beq.n	80039d8 <HAL_RCC_OscConfig+0x108>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d157      	bne.n	80039d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e242      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003934:	d106      	bne.n	8003944 <HAL_RCC_OscConfig+0x74>
 8003936:	4b76      	ldr	r3, [pc, #472]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a75      	ldr	r2, [pc, #468]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 800393c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003940:	6013      	str	r3, [r2, #0]
 8003942:	e01d      	b.n	8003980 <HAL_RCC_OscConfig+0xb0>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800394c:	d10c      	bne.n	8003968 <HAL_RCC_OscConfig+0x98>
 800394e:	4b70      	ldr	r3, [pc, #448]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a6f      	ldr	r2, [pc, #444]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003954:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003958:	6013      	str	r3, [r2, #0]
 800395a:	4b6d      	ldr	r3, [pc, #436]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a6c      	ldr	r2, [pc, #432]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003960:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003964:	6013      	str	r3, [r2, #0]
 8003966:	e00b      	b.n	8003980 <HAL_RCC_OscConfig+0xb0>
 8003968:	4b69      	ldr	r3, [pc, #420]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a68      	ldr	r2, [pc, #416]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 800396e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003972:	6013      	str	r3, [r2, #0]
 8003974:	4b66      	ldr	r3, [pc, #408]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a65      	ldr	r2, [pc, #404]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 800397a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800397e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d013      	beq.n	80039b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003988:	f7ff fcaa 	bl	80032e0 <HAL_GetTick>
 800398c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800398e:	e008      	b.n	80039a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003990:	f7ff fca6 	bl	80032e0 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b64      	cmp	r3, #100	@ 0x64
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e207      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039a2:	4b5b      	ldr	r3, [pc, #364]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d0f0      	beq.n	8003990 <HAL_RCC_OscConfig+0xc0>
 80039ae:	e014      	b.n	80039da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b0:	f7ff fc96 	bl	80032e0 <HAL_GetTick>
 80039b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039b6:	e008      	b.n	80039ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039b8:	f7ff fc92 	bl	80032e0 <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	2b64      	cmp	r3, #100	@ 0x64
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e1f3      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ca:	4b51      	ldr	r3, [pc, #324]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1f0      	bne.n	80039b8 <HAL_RCC_OscConfig+0xe8>
 80039d6:	e000      	b.n	80039da <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d063      	beq.n	8003aae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039e6:	4b4a      	ldr	r3, [pc, #296]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 030c 	and.w	r3, r3, #12
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00b      	beq.n	8003a0a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039f2:	4b47      	ldr	r3, [pc, #284]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039fa:	2b08      	cmp	r3, #8
 80039fc:	d11c      	bne.n	8003a38 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039fe:	4b44      	ldr	r3, [pc, #272]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d116      	bne.n	8003a38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a0a:	4b41      	ldr	r3, [pc, #260]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d005      	beq.n	8003a22 <HAL_RCC_OscConfig+0x152>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d001      	beq.n	8003a22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e1c7      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a22:	4b3b      	ldr	r3, [pc, #236]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	00db      	lsls	r3, r3, #3
 8003a30:	4937      	ldr	r1, [pc, #220]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a36:	e03a      	b.n	8003aae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d020      	beq.n	8003a82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a40:	4b34      	ldr	r3, [pc, #208]	@ (8003b14 <HAL_RCC_OscConfig+0x244>)
 8003a42:	2201      	movs	r2, #1
 8003a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a46:	f7ff fc4b 	bl	80032e0 <HAL_GetTick>
 8003a4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a4c:	e008      	b.n	8003a60 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a4e:	f7ff fc47 	bl	80032e0 <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d901      	bls.n	8003a60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e1a8      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a60:	4b2b      	ldr	r3, [pc, #172]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d0f0      	beq.n	8003a4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a6c:	4b28      	ldr	r3, [pc, #160]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	691b      	ldr	r3, [r3, #16]
 8003a78:	00db      	lsls	r3, r3, #3
 8003a7a:	4925      	ldr	r1, [pc, #148]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	600b      	str	r3, [r1, #0]
 8003a80:	e015      	b.n	8003aae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a82:	4b24      	ldr	r3, [pc, #144]	@ (8003b14 <HAL_RCC_OscConfig+0x244>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a88:	f7ff fc2a 	bl	80032e0 <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a90:	f7ff fc26 	bl	80032e0 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e187      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1f0      	bne.n	8003a90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0308 	and.w	r3, r3, #8
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d036      	beq.n	8003b28 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d016      	beq.n	8003af0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ac2:	4b15      	ldr	r3, [pc, #84]	@ (8003b18 <HAL_RCC_OscConfig+0x248>)
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ac8:	f7ff fc0a 	bl	80032e0 <HAL_GetTick>
 8003acc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ad0:	f7ff fc06 	bl	80032e0 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e167      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8003b10 <HAL_RCC_OscConfig+0x240>)
 8003ae4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d0f0      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x200>
 8003aee:	e01b      	b.n	8003b28 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003af0:	4b09      	ldr	r3, [pc, #36]	@ (8003b18 <HAL_RCC_OscConfig+0x248>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003af6:	f7ff fbf3 	bl	80032e0 <HAL_GetTick>
 8003afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003afc:	e00e      	b.n	8003b1c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003afe:	f7ff fbef 	bl	80032e0 <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d907      	bls.n	8003b1c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e150      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
 8003b10:	40023800 	.word	0x40023800
 8003b14:	42470000 	.word	0x42470000
 8003b18:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b1c:	4b88      	ldr	r3, [pc, #544]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003b1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d1ea      	bne.n	8003afe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	f000 8097 	beq.w	8003c64 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b36:	2300      	movs	r3, #0
 8003b38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b3a:	4b81      	ldr	r3, [pc, #516]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d10f      	bne.n	8003b66 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b46:	2300      	movs	r3, #0
 8003b48:	60bb      	str	r3, [r7, #8]
 8003b4a:	4b7d      	ldr	r3, [pc, #500]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4e:	4a7c      	ldr	r2, [pc, #496]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003b50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b54:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b56:	4b7a      	ldr	r3, [pc, #488]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b5e:	60bb      	str	r3, [r7, #8]
 8003b60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b62:	2301      	movs	r3, #1
 8003b64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b66:	4b77      	ldr	r3, [pc, #476]	@ (8003d44 <HAL_RCC_OscConfig+0x474>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d118      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b72:	4b74      	ldr	r3, [pc, #464]	@ (8003d44 <HAL_RCC_OscConfig+0x474>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a73      	ldr	r2, [pc, #460]	@ (8003d44 <HAL_RCC_OscConfig+0x474>)
 8003b78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b7e:	f7ff fbaf 	bl	80032e0 <HAL_GetTick>
 8003b82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b84:	e008      	b.n	8003b98 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b86:	f7ff fbab 	bl	80032e0 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e10c      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b98:	4b6a      	ldr	r3, [pc, #424]	@ (8003d44 <HAL_RCC_OscConfig+0x474>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0f0      	beq.n	8003b86 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d106      	bne.n	8003bba <HAL_RCC_OscConfig+0x2ea>
 8003bac:	4b64      	ldr	r3, [pc, #400]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003bae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bb0:	4a63      	ldr	r2, [pc, #396]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003bb2:	f043 0301 	orr.w	r3, r3, #1
 8003bb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bb8:	e01c      	b.n	8003bf4 <HAL_RCC_OscConfig+0x324>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	2b05      	cmp	r3, #5
 8003bc0:	d10c      	bne.n	8003bdc <HAL_RCC_OscConfig+0x30c>
 8003bc2:	4b5f      	ldr	r3, [pc, #380]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc6:	4a5e      	ldr	r2, [pc, #376]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003bc8:	f043 0304 	orr.w	r3, r3, #4
 8003bcc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bce:	4b5c      	ldr	r3, [pc, #368]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003bd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd2:	4a5b      	ldr	r2, [pc, #364]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003bd4:	f043 0301 	orr.w	r3, r3, #1
 8003bd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bda:	e00b      	b.n	8003bf4 <HAL_RCC_OscConfig+0x324>
 8003bdc:	4b58      	ldr	r3, [pc, #352]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be0:	4a57      	ldr	r2, [pc, #348]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003be2:	f023 0301 	bic.w	r3, r3, #1
 8003be6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003be8:	4b55      	ldr	r3, [pc, #340]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003bea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bec:	4a54      	ldr	r2, [pc, #336]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003bee:	f023 0304 	bic.w	r3, r3, #4
 8003bf2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d015      	beq.n	8003c28 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bfc:	f7ff fb70 	bl	80032e0 <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c02:	e00a      	b.n	8003c1a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c04:	f7ff fb6c 	bl	80032e0 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e0cb      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c1a:	4b49      	ldr	r3, [pc, #292]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003c1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0ee      	beq.n	8003c04 <HAL_RCC_OscConfig+0x334>
 8003c26:	e014      	b.n	8003c52 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c28:	f7ff fb5a 	bl	80032e0 <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c2e:	e00a      	b.n	8003c46 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c30:	f7ff fb56 	bl	80032e0 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e0b5      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c46:	4b3e      	ldr	r3, [pc, #248]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003c48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c4a:	f003 0302 	and.w	r3, r3, #2
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d1ee      	bne.n	8003c30 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c52:	7dfb      	ldrb	r3, [r7, #23]
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d105      	bne.n	8003c64 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c58:	4b39      	ldr	r3, [pc, #228]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5c:	4a38      	ldr	r2, [pc, #224]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003c5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c62:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	699b      	ldr	r3, [r3, #24]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f000 80a1 	beq.w	8003db0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c6e:	4b34      	ldr	r3, [pc, #208]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	f003 030c 	and.w	r3, r3, #12
 8003c76:	2b08      	cmp	r3, #8
 8003c78:	d05c      	beq.n	8003d34 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d141      	bne.n	8003d06 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c82:	4b31      	ldr	r3, [pc, #196]	@ (8003d48 <HAL_RCC_OscConfig+0x478>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c88:	f7ff fb2a 	bl	80032e0 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c90:	f7ff fb26 	bl	80032e0 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e087      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ca2:	4b27      	ldr	r3, [pc, #156]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1f0      	bne.n	8003c90 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	69da      	ldr	r2, [r3, #28]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	431a      	orrs	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cbc:	019b      	lsls	r3, r3, #6
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc4:	085b      	lsrs	r3, r3, #1
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	041b      	lsls	r3, r3, #16
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd0:	061b      	lsls	r3, r3, #24
 8003cd2:	491b      	ldr	r1, [pc, #108]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cd8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d48 <HAL_RCC_OscConfig+0x478>)
 8003cda:	2201      	movs	r2, #1
 8003cdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cde:	f7ff faff 	bl	80032e0 <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ce4:	e008      	b.n	8003cf8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce6:	f7ff fafb 	bl	80032e0 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d901      	bls.n	8003cf8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e05c      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cf8:	4b11      	ldr	r3, [pc, #68]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d0f0      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x416>
 8003d04:	e054      	b.n	8003db0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d06:	4b10      	ldr	r3, [pc, #64]	@ (8003d48 <HAL_RCC_OscConfig+0x478>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d0c:	f7ff fae8 	bl	80032e0 <HAL_GetTick>
 8003d10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d14:	f7ff fae4 	bl	80032e0 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e045      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d26:	4b06      	ldr	r3, [pc, #24]	@ (8003d40 <HAL_RCC_OscConfig+0x470>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1f0      	bne.n	8003d14 <HAL_RCC_OscConfig+0x444>
 8003d32:	e03d      	b.n	8003db0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	699b      	ldr	r3, [r3, #24]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d107      	bne.n	8003d4c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e038      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
 8003d40:	40023800 	.word	0x40023800
 8003d44:	40007000 	.word	0x40007000
 8003d48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8003dbc <HAL_RCC_OscConfig+0x4ec>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d028      	beq.n	8003dac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d121      	bne.n	8003dac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d11a      	bne.n	8003dac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d76:	68fa      	ldr	r2, [r7, #12]
 8003d78:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d111      	bne.n	8003dac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d92:	085b      	lsrs	r3, r3, #1
 8003d94:	3b01      	subs	r3, #1
 8003d96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d107      	bne.n	8003dac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d001      	beq.n	8003db0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e000      	b.n	8003db2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3718      	adds	r7, #24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	40023800 	.word	0x40023800

08003dc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e0cc      	b.n	8003f6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dd4:	4b68      	ldr	r3, [pc, #416]	@ (8003f78 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0307 	and.w	r3, r3, #7
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d90c      	bls.n	8003dfc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003de2:	4b65      	ldr	r3, [pc, #404]	@ (8003f78 <HAL_RCC_ClockConfig+0x1b8>)
 8003de4:	683a      	ldr	r2, [r7, #0]
 8003de6:	b2d2      	uxtb	r2, r2
 8003de8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dea:	4b63      	ldr	r3, [pc, #396]	@ (8003f78 <HAL_RCC_ClockConfig+0x1b8>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0307 	and.w	r3, r3, #7
 8003df2:	683a      	ldr	r2, [r7, #0]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d001      	beq.n	8003dfc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e0b8      	b.n	8003f6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d020      	beq.n	8003e4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0304 	and.w	r3, r3, #4
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d005      	beq.n	8003e20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e14:	4b59      	ldr	r3, [pc, #356]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	4a58      	ldr	r2, [pc, #352]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003e1a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e1e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0308 	and.w	r3, r3, #8
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d005      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e2c:	4b53      	ldr	r3, [pc, #332]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	4a52      	ldr	r2, [pc, #328]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003e32:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e38:	4b50      	ldr	r3, [pc, #320]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	494d      	ldr	r1, [pc, #308]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003e46:	4313      	orrs	r3, r2
 8003e48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d044      	beq.n	8003ee0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d107      	bne.n	8003e6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e5e:	4b47      	ldr	r3, [pc, #284]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d119      	bne.n	8003e9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e07f      	b.n	8003f6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d003      	beq.n	8003e7e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e7a:	2b03      	cmp	r3, #3
 8003e7c:	d107      	bne.n	8003e8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e7e:	4b3f      	ldr	r3, [pc, #252]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d109      	bne.n	8003e9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e06f      	b.n	8003f6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e8e:	4b3b      	ldr	r3, [pc, #236]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0302 	and.w	r3, r3, #2
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d101      	bne.n	8003e9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e067      	b.n	8003f6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e9e:	4b37      	ldr	r3, [pc, #220]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f023 0203 	bic.w	r2, r3, #3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	4934      	ldr	r1, [pc, #208]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003eb0:	f7ff fa16 	bl	80032e0 <HAL_GetTick>
 8003eb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eb6:	e00a      	b.n	8003ece <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eb8:	f7ff fa12 	bl	80032e0 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d901      	bls.n	8003ece <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e04f      	b.n	8003f6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ece:	4b2b      	ldr	r3, [pc, #172]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 020c 	and.w	r2, r3, #12
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d1eb      	bne.n	8003eb8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ee0:	4b25      	ldr	r3, [pc, #148]	@ (8003f78 <HAL_RCC_ClockConfig+0x1b8>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0307 	and.w	r3, r3, #7
 8003ee8:	683a      	ldr	r2, [r7, #0]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d20c      	bcs.n	8003f08 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eee:	4b22      	ldr	r3, [pc, #136]	@ (8003f78 <HAL_RCC_ClockConfig+0x1b8>)
 8003ef0:	683a      	ldr	r2, [r7, #0]
 8003ef2:	b2d2      	uxtb	r2, r2
 8003ef4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ef6:	4b20      	ldr	r3, [pc, #128]	@ (8003f78 <HAL_RCC_ClockConfig+0x1b8>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0307 	and.w	r3, r3, #7
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d001      	beq.n	8003f08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e032      	b.n	8003f6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0304 	and.w	r3, r3, #4
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d008      	beq.n	8003f26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f14:	4b19      	ldr	r3, [pc, #100]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	4916      	ldr	r1, [pc, #88]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0308 	and.w	r3, r3, #8
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d009      	beq.n	8003f46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f32:	4b12      	ldr	r3, [pc, #72]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	00db      	lsls	r3, r3, #3
 8003f40:	490e      	ldr	r1, [pc, #56]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003f42:	4313      	orrs	r3, r2
 8003f44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f46:	f000 f821 	bl	8003f8c <HAL_RCC_GetSysClockFreq>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f7c <HAL_RCC_ClockConfig+0x1bc>)
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	091b      	lsrs	r3, r3, #4
 8003f52:	f003 030f 	and.w	r3, r3, #15
 8003f56:	490a      	ldr	r1, [pc, #40]	@ (8003f80 <HAL_RCC_ClockConfig+0x1c0>)
 8003f58:	5ccb      	ldrb	r3, [r1, r3]
 8003f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f5e:	4a09      	ldr	r2, [pc, #36]	@ (8003f84 <HAL_RCC_ClockConfig+0x1c4>)
 8003f60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f62:	4b09      	ldr	r3, [pc, #36]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7ff f976 	bl	8003258 <HAL_InitTick>

  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	40023c00 	.word	0x40023c00
 8003f7c:	40023800 	.word	0x40023800
 8003f80:	080181e0 	.word	0x080181e0
 8003f84:	20000074 	.word	0x20000074
 8003f88:	20000078 	.word	0x20000078

08003f8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f90:	b090      	sub	sp, #64	@ 0x40
 8003f92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f94:	2300      	movs	r3, #0
 8003f96:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fa4:	4b59      	ldr	r3, [pc, #356]	@ (800410c <HAL_RCC_GetSysClockFreq+0x180>)
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f003 030c 	and.w	r3, r3, #12
 8003fac:	2b08      	cmp	r3, #8
 8003fae:	d00d      	beq.n	8003fcc <HAL_RCC_GetSysClockFreq+0x40>
 8003fb0:	2b08      	cmp	r3, #8
 8003fb2:	f200 80a1 	bhi.w	80040f8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d002      	beq.n	8003fc0 <HAL_RCC_GetSysClockFreq+0x34>
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d003      	beq.n	8003fc6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003fbe:	e09b      	b.n	80040f8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fc0:	4b53      	ldr	r3, [pc, #332]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x184>)
 8003fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003fc4:	e09b      	b.n	80040fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fc6:	4b53      	ldr	r3, [pc, #332]	@ (8004114 <HAL_RCC_GetSysClockFreq+0x188>)
 8003fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003fca:	e098      	b.n	80040fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fcc:	4b4f      	ldr	r3, [pc, #316]	@ (800410c <HAL_RCC_GetSysClockFreq+0x180>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fd4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fd6:	4b4d      	ldr	r3, [pc, #308]	@ (800410c <HAL_RCC_GetSysClockFreq+0x180>)
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d028      	beq.n	8004034 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fe2:	4b4a      	ldr	r3, [pc, #296]	@ (800410c <HAL_RCC_GetSysClockFreq+0x180>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	099b      	lsrs	r3, r3, #6
 8003fe8:	2200      	movs	r2, #0
 8003fea:	623b      	str	r3, [r7, #32]
 8003fec:	627a      	str	r2, [r7, #36]	@ 0x24
 8003fee:	6a3b      	ldr	r3, [r7, #32]
 8003ff0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	4b47      	ldr	r3, [pc, #284]	@ (8004114 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ff8:	fb03 f201 	mul.w	r2, r3, r1
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	fb00 f303 	mul.w	r3, r0, r3
 8004002:	4413      	add	r3, r2
 8004004:	4a43      	ldr	r2, [pc, #268]	@ (8004114 <HAL_RCC_GetSysClockFreq+0x188>)
 8004006:	fba0 1202 	umull	r1, r2, r0, r2
 800400a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800400c:	460a      	mov	r2, r1
 800400e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004010:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004012:	4413      	add	r3, r2
 8004014:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004018:	2200      	movs	r2, #0
 800401a:	61bb      	str	r3, [r7, #24]
 800401c:	61fa      	str	r2, [r7, #28]
 800401e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004022:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004026:	f7fc fc61 	bl	80008ec <__aeabi_uldivmod>
 800402a:	4602      	mov	r2, r0
 800402c:	460b      	mov	r3, r1
 800402e:	4613      	mov	r3, r2
 8004030:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004032:	e053      	b.n	80040dc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004034:	4b35      	ldr	r3, [pc, #212]	@ (800410c <HAL_RCC_GetSysClockFreq+0x180>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	099b      	lsrs	r3, r3, #6
 800403a:	2200      	movs	r2, #0
 800403c:	613b      	str	r3, [r7, #16]
 800403e:	617a      	str	r2, [r7, #20]
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004046:	f04f 0b00 	mov.w	fp, #0
 800404a:	4652      	mov	r2, sl
 800404c:	465b      	mov	r3, fp
 800404e:	f04f 0000 	mov.w	r0, #0
 8004052:	f04f 0100 	mov.w	r1, #0
 8004056:	0159      	lsls	r1, r3, #5
 8004058:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800405c:	0150      	lsls	r0, r2, #5
 800405e:	4602      	mov	r2, r0
 8004060:	460b      	mov	r3, r1
 8004062:	ebb2 080a 	subs.w	r8, r2, sl
 8004066:	eb63 090b 	sbc.w	r9, r3, fp
 800406a:	f04f 0200 	mov.w	r2, #0
 800406e:	f04f 0300 	mov.w	r3, #0
 8004072:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004076:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800407a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800407e:	ebb2 0408 	subs.w	r4, r2, r8
 8004082:	eb63 0509 	sbc.w	r5, r3, r9
 8004086:	f04f 0200 	mov.w	r2, #0
 800408a:	f04f 0300 	mov.w	r3, #0
 800408e:	00eb      	lsls	r3, r5, #3
 8004090:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004094:	00e2      	lsls	r2, r4, #3
 8004096:	4614      	mov	r4, r2
 8004098:	461d      	mov	r5, r3
 800409a:	eb14 030a 	adds.w	r3, r4, sl
 800409e:	603b      	str	r3, [r7, #0]
 80040a0:	eb45 030b 	adc.w	r3, r5, fp
 80040a4:	607b      	str	r3, [r7, #4]
 80040a6:	f04f 0200 	mov.w	r2, #0
 80040aa:	f04f 0300 	mov.w	r3, #0
 80040ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040b2:	4629      	mov	r1, r5
 80040b4:	028b      	lsls	r3, r1, #10
 80040b6:	4621      	mov	r1, r4
 80040b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040bc:	4621      	mov	r1, r4
 80040be:	028a      	lsls	r2, r1, #10
 80040c0:	4610      	mov	r0, r2
 80040c2:	4619      	mov	r1, r3
 80040c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040c6:	2200      	movs	r2, #0
 80040c8:	60bb      	str	r3, [r7, #8]
 80040ca:	60fa      	str	r2, [r7, #12]
 80040cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040d0:	f7fc fc0c 	bl	80008ec <__aeabi_uldivmod>
 80040d4:	4602      	mov	r2, r0
 80040d6:	460b      	mov	r3, r1
 80040d8:	4613      	mov	r3, r2
 80040da:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80040dc:	4b0b      	ldr	r3, [pc, #44]	@ (800410c <HAL_RCC_GetSysClockFreq+0x180>)
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	0c1b      	lsrs	r3, r3, #16
 80040e2:	f003 0303 	and.w	r3, r3, #3
 80040e6:	3301      	adds	r3, #1
 80040e8:	005b      	lsls	r3, r3, #1
 80040ea:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80040ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80040ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80040f6:	e002      	b.n	80040fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040f8:	4b05      	ldr	r3, [pc, #20]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x184>)
 80040fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80040fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004100:	4618      	mov	r0, r3
 8004102:	3740      	adds	r7, #64	@ 0x40
 8004104:	46bd      	mov	sp, r7
 8004106:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800410a:	bf00      	nop
 800410c:	40023800 	.word	0x40023800
 8004110:	00f42400 	.word	0x00f42400
 8004114:	017d7840 	.word	0x017d7840

08004118 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004118:	b480      	push	{r7}
 800411a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800411c:	4b03      	ldr	r3, [pc, #12]	@ (800412c <HAL_RCC_GetHCLKFreq+0x14>)
 800411e:	681b      	ldr	r3, [r3, #0]
}
 8004120:	4618      	mov	r0, r3
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
 800412a:	bf00      	nop
 800412c:	20000074 	.word	0x20000074

08004130 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004134:	f7ff fff0 	bl	8004118 <HAL_RCC_GetHCLKFreq>
 8004138:	4602      	mov	r2, r0
 800413a:	4b05      	ldr	r3, [pc, #20]	@ (8004150 <HAL_RCC_GetPCLK1Freq+0x20>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	0a9b      	lsrs	r3, r3, #10
 8004140:	f003 0307 	and.w	r3, r3, #7
 8004144:	4903      	ldr	r1, [pc, #12]	@ (8004154 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004146:	5ccb      	ldrb	r3, [r1, r3]
 8004148:	fa22 f303 	lsr.w	r3, r2, r3
}
 800414c:	4618      	mov	r0, r3
 800414e:	bd80      	pop	{r7, pc}
 8004150:	40023800 	.word	0x40023800
 8004154:	080181f0 	.word	0x080181f0

08004158 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800415c:	f7ff ffdc 	bl	8004118 <HAL_RCC_GetHCLKFreq>
 8004160:	4602      	mov	r2, r0
 8004162:	4b05      	ldr	r3, [pc, #20]	@ (8004178 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	0b5b      	lsrs	r3, r3, #13
 8004168:	f003 0307 	and.w	r3, r3, #7
 800416c:	4903      	ldr	r1, [pc, #12]	@ (800417c <HAL_RCC_GetPCLK2Freq+0x24>)
 800416e:	5ccb      	ldrb	r3, [r1, r3]
 8004170:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004174:	4618      	mov	r0, r3
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40023800 	.word	0x40023800
 800417c:	080181f0 	.word	0x080181f0

08004180 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d101      	bne.n	8004192 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e07b      	b.n	800428a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004196:	2b00      	cmp	r3, #0
 8004198:	d108      	bne.n	80041ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041a2:	d009      	beq.n	80041b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	61da      	str	r2, [r3, #28]
 80041aa:	e005      	b.n	80041b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d106      	bne.n	80041d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f7fe fe28 	bl	8002e28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2202      	movs	r2, #2
 80041dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041ee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004200:	431a      	orrs	r2, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800420a:	431a      	orrs	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	431a      	orrs	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	695b      	ldr	r3, [r3, #20]
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	431a      	orrs	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	699b      	ldr	r3, [r3, #24]
 8004224:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004228:	431a      	orrs	r2, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	69db      	ldr	r3, [r3, #28]
 800422e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004232:	431a      	orrs	r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a1b      	ldr	r3, [r3, #32]
 8004238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800423c:	ea42 0103 	orr.w	r1, r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004244:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	430a      	orrs	r2, r1
 800424e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	0c1b      	lsrs	r3, r3, #16
 8004256:	f003 0104 	and.w	r1, r3, #4
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425e:	f003 0210 	and.w	r2, r3, #16
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	430a      	orrs	r2, r1
 8004268:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	69da      	ldr	r2, [r3, #28]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004278:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3708      	adds	r7, #8
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}

08004292 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004292:	b580      	push	{r7, lr}
 8004294:	b088      	sub	sp, #32
 8004296:	af00      	add	r7, sp, #0
 8004298:	60f8      	str	r0, [r7, #12]
 800429a:	60b9      	str	r1, [r7, #8]
 800429c:	603b      	str	r3, [r7, #0]
 800429e:	4613      	mov	r3, r2
 80042a0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042a2:	f7ff f81d 	bl	80032e0 <HAL_GetTick>
 80042a6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80042a8:	88fb      	ldrh	r3, [r7, #6]
 80042aa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d001      	beq.n	80042bc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80042b8:	2302      	movs	r3, #2
 80042ba:	e12a      	b.n	8004512 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d002      	beq.n	80042c8 <HAL_SPI_Transmit+0x36>
 80042c2:	88fb      	ldrh	r3, [r7, #6]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d101      	bne.n	80042cc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e122      	b.n	8004512 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d101      	bne.n	80042da <HAL_SPI_Transmit+0x48>
 80042d6:	2302      	movs	r3, #2
 80042d8:	e11b      	b.n	8004512 <HAL_SPI_Transmit+0x280>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2201      	movs	r2, #1
 80042de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2203      	movs	r2, #3
 80042e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	88fa      	ldrh	r2, [r7, #6]
 80042fa:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	88fa      	ldrh	r2, [r7, #6]
 8004300:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004328:	d10f      	bne.n	800434a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004338:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004348:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004354:	2b40      	cmp	r3, #64	@ 0x40
 8004356:	d007      	beq.n	8004368 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004366:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004370:	d152      	bne.n	8004418 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d002      	beq.n	8004380 <HAL_SPI_Transmit+0xee>
 800437a:	8b7b      	ldrh	r3, [r7, #26]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d145      	bne.n	800440c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004384:	881a      	ldrh	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004390:	1c9a      	adds	r2, r3, #2
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800439a:	b29b      	uxth	r3, r3
 800439c:	3b01      	subs	r3, #1
 800439e:	b29a      	uxth	r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80043a4:	e032      	b.n	800440c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d112      	bne.n	80043da <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b8:	881a      	ldrh	r2, [r3, #0]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c4:	1c9a      	adds	r2, r3, #2
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	3b01      	subs	r3, #1
 80043d2:	b29a      	uxth	r2, r3
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80043d8:	e018      	b.n	800440c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043da:	f7fe ff81 	bl	80032e0 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	683a      	ldr	r2, [r7, #0]
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d803      	bhi.n	80043f2 <HAL_SPI_Transmit+0x160>
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f0:	d102      	bne.n	80043f8 <HAL_SPI_Transmit+0x166>
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d109      	bne.n	800440c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e082      	b.n	8004512 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004410:	b29b      	uxth	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1c7      	bne.n	80043a6 <HAL_SPI_Transmit+0x114>
 8004416:	e053      	b.n	80044c0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d002      	beq.n	8004426 <HAL_SPI_Transmit+0x194>
 8004420:	8b7b      	ldrh	r3, [r7, #26]
 8004422:	2b01      	cmp	r3, #1
 8004424:	d147      	bne.n	80044b6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	330c      	adds	r3, #12
 8004430:	7812      	ldrb	r2, [r2, #0]
 8004432:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004438:	1c5a      	adds	r2, r3, #1
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004442:	b29b      	uxth	r3, r3
 8004444:	3b01      	subs	r3, #1
 8004446:	b29a      	uxth	r2, r3
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800444c:	e033      	b.n	80044b6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	f003 0302 	and.w	r3, r3, #2
 8004458:	2b02      	cmp	r3, #2
 800445a:	d113      	bne.n	8004484 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	330c      	adds	r3, #12
 8004466:	7812      	ldrb	r2, [r2, #0]
 8004468:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800446e:	1c5a      	adds	r2, r3, #1
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004478:	b29b      	uxth	r3, r3
 800447a:	3b01      	subs	r3, #1
 800447c:	b29a      	uxth	r2, r3
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004482:	e018      	b.n	80044b6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004484:	f7fe ff2c 	bl	80032e0 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	683a      	ldr	r2, [r7, #0]
 8004490:	429a      	cmp	r2, r3
 8004492:	d803      	bhi.n	800449c <HAL_SPI_Transmit+0x20a>
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800449a:	d102      	bne.n	80044a2 <HAL_SPI_Transmit+0x210>
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d109      	bne.n	80044b6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e02d      	b.n	8004512 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d1c6      	bne.n	800444e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044c0:	69fa      	ldr	r2, [r7, #28]
 80044c2:	6839      	ldr	r1, [r7, #0]
 80044c4:	68f8      	ldr	r0, [r7, #12]
 80044c6:	f000 fa59 	bl	800497c <SPI_EndRxTxTransaction>
 80044ca:	4603      	mov	r3, r0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d002      	beq.n	80044d6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2220      	movs	r2, #32
 80044d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d10a      	bne.n	80044f4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044de:	2300      	movs	r3, #0
 80044e0:	617b      	str	r3, [r7, #20]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	617b      	str	r3, [r7, #20]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	617b      	str	r3, [r7, #20]
 80044f2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004508:	2b00      	cmp	r3, #0
 800450a:	d001      	beq.n	8004510 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e000      	b.n	8004512 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004510:	2300      	movs	r3, #0
  }
}
 8004512:	4618      	mov	r0, r3
 8004514:	3720      	adds	r7, #32
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800451a:	b580      	push	{r7, lr}
 800451c:	b08a      	sub	sp, #40	@ 0x28
 800451e:	af00      	add	r7, sp, #0
 8004520:	60f8      	str	r0, [r7, #12]
 8004522:	60b9      	str	r1, [r7, #8]
 8004524:	607a      	str	r2, [r7, #4]
 8004526:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004528:	2301      	movs	r3, #1
 800452a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800452c:	f7fe fed8 	bl	80032e0 <HAL_GetTick>
 8004530:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004538:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004540:	887b      	ldrh	r3, [r7, #2]
 8004542:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004544:	7ffb      	ldrb	r3, [r7, #31]
 8004546:	2b01      	cmp	r3, #1
 8004548:	d00c      	beq.n	8004564 <HAL_SPI_TransmitReceive+0x4a>
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004550:	d106      	bne.n	8004560 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d102      	bne.n	8004560 <HAL_SPI_TransmitReceive+0x46>
 800455a:	7ffb      	ldrb	r3, [r7, #31]
 800455c:	2b04      	cmp	r3, #4
 800455e:	d001      	beq.n	8004564 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004560:	2302      	movs	r3, #2
 8004562:	e17f      	b.n	8004864 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d005      	beq.n	8004576 <HAL_SPI_TransmitReceive+0x5c>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d002      	beq.n	8004576 <HAL_SPI_TransmitReceive+0x5c>
 8004570:	887b      	ldrh	r3, [r7, #2]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d101      	bne.n	800457a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e174      	b.n	8004864 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004580:	2b01      	cmp	r3, #1
 8004582:	d101      	bne.n	8004588 <HAL_SPI_TransmitReceive+0x6e>
 8004584:	2302      	movs	r3, #2
 8004586:	e16d      	b.n	8004864 <HAL_SPI_TransmitReceive+0x34a>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004596:	b2db      	uxtb	r3, r3
 8004598:	2b04      	cmp	r3, #4
 800459a:	d003      	beq.n	80045a4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2205      	movs	r2, #5
 80045a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	887a      	ldrh	r2, [r7, #2]
 80045b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	887a      	ldrh	r2, [r7, #2]
 80045ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	68ba      	ldr	r2, [r7, #8]
 80045c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	887a      	ldrh	r2, [r7, #2]
 80045c6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	887a      	ldrh	r2, [r7, #2]
 80045cc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e4:	2b40      	cmp	r3, #64	@ 0x40
 80045e6:	d007      	beq.n	80045f8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004600:	d17e      	bne.n	8004700 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d002      	beq.n	8004610 <HAL_SPI_TransmitReceive+0xf6>
 800460a:	8afb      	ldrh	r3, [r7, #22]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d16c      	bne.n	80046ea <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004614:	881a      	ldrh	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004620:	1c9a      	adds	r2, r3, #2
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800462a:	b29b      	uxth	r3, r3
 800462c:	3b01      	subs	r3, #1
 800462e:	b29a      	uxth	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004634:	e059      	b.n	80046ea <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	f003 0302 	and.w	r3, r3, #2
 8004640:	2b02      	cmp	r3, #2
 8004642:	d11b      	bne.n	800467c <HAL_SPI_TransmitReceive+0x162>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004648:	b29b      	uxth	r3, r3
 800464a:	2b00      	cmp	r3, #0
 800464c:	d016      	beq.n	800467c <HAL_SPI_TransmitReceive+0x162>
 800464e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004650:	2b01      	cmp	r3, #1
 8004652:	d113      	bne.n	800467c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004658:	881a      	ldrh	r2, [r3, #0]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004664:	1c9a      	adds	r2, r3, #2
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800466e:	b29b      	uxth	r3, r3
 8004670:	3b01      	subs	r3, #1
 8004672:	b29a      	uxth	r2, r3
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004678:	2300      	movs	r3, #0
 800467a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	2b01      	cmp	r3, #1
 8004688:	d119      	bne.n	80046be <HAL_SPI_TransmitReceive+0x1a4>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800468e:	b29b      	uxth	r3, r3
 8004690:	2b00      	cmp	r3, #0
 8004692:	d014      	beq.n	80046be <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68da      	ldr	r2, [r3, #12]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800469e:	b292      	uxth	r2, r2
 80046a0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a6:	1c9a      	adds	r2, r3, #2
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	3b01      	subs	r3, #1
 80046b4:	b29a      	uxth	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046ba:	2301      	movs	r3, #1
 80046bc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80046be:	f7fe fe0f 	bl	80032e0 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	6a3b      	ldr	r3, [r7, #32]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d80d      	bhi.n	80046ea <HAL_SPI_TransmitReceive+0x1d0>
 80046ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d4:	d009      	beq.n	80046ea <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e0bc      	b.n	8004864 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1a0      	bne.n	8004636 <HAL_SPI_TransmitReceive+0x11c>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d19b      	bne.n	8004636 <HAL_SPI_TransmitReceive+0x11c>
 80046fe:	e082      	b.n	8004806 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d002      	beq.n	800470e <HAL_SPI_TransmitReceive+0x1f4>
 8004708:	8afb      	ldrh	r3, [r7, #22]
 800470a:	2b01      	cmp	r3, #1
 800470c:	d171      	bne.n	80047f2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	330c      	adds	r3, #12
 8004718:	7812      	ldrb	r2, [r2, #0]
 800471a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004720:	1c5a      	adds	r2, r3, #1
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800472a:	b29b      	uxth	r3, r3
 800472c:	3b01      	subs	r3, #1
 800472e:	b29a      	uxth	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004734:	e05d      	b.n	80047f2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b02      	cmp	r3, #2
 8004742:	d11c      	bne.n	800477e <HAL_SPI_TransmitReceive+0x264>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004748:	b29b      	uxth	r3, r3
 800474a:	2b00      	cmp	r3, #0
 800474c:	d017      	beq.n	800477e <HAL_SPI_TransmitReceive+0x264>
 800474e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004750:	2b01      	cmp	r3, #1
 8004752:	d114      	bne.n	800477e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	330c      	adds	r3, #12
 800475e:	7812      	ldrb	r2, [r2, #0]
 8004760:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004766:	1c5a      	adds	r2, r3, #1
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004770:	b29b      	uxth	r3, r3
 8004772:	3b01      	subs	r3, #1
 8004774:	b29a      	uxth	r2, r3
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800477a:	2300      	movs	r3, #0
 800477c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f003 0301 	and.w	r3, r3, #1
 8004788:	2b01      	cmp	r3, #1
 800478a:	d119      	bne.n	80047c0 <HAL_SPI_TransmitReceive+0x2a6>
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004790:	b29b      	uxth	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d014      	beq.n	80047c0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68da      	ldr	r2, [r3, #12]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a0:	b2d2      	uxtb	r2, r2
 80047a2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a8:	1c5a      	adds	r2, r3, #1
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	3b01      	subs	r3, #1
 80047b6:	b29a      	uxth	r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047bc:	2301      	movs	r3, #1
 80047be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80047c0:	f7fe fd8e 	bl	80032e0 <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	6a3b      	ldr	r3, [r7, #32]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d803      	bhi.n	80047d8 <HAL_SPI_TransmitReceive+0x2be>
 80047d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d6:	d102      	bne.n	80047de <HAL_SPI_TransmitReceive+0x2c4>
 80047d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d109      	bne.n	80047f2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2201      	movs	r2, #1
 80047e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e038      	b.n	8004864 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d19c      	bne.n	8004736 <HAL_SPI_TransmitReceive+0x21c>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004800:	b29b      	uxth	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	d197      	bne.n	8004736 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004806:	6a3a      	ldr	r2, [r7, #32]
 8004808:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800480a:	68f8      	ldr	r0, [r7, #12]
 800480c:	f000 f8b6 	bl	800497c <SPI_EndRxTxTransaction>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d008      	beq.n	8004828 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2220      	movs	r2, #32
 800481a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e01d      	b.n	8004864 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d10a      	bne.n	8004846 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004830:	2300      	movs	r3, #0
 8004832:	613b      	str	r3, [r7, #16]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	613b      	str	r3, [r7, #16]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	613b      	str	r3, [r7, #16]
 8004844:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800485a:	2b00      	cmp	r3, #0
 800485c:	d001      	beq.n	8004862 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004862:	2300      	movs	r3, #0
  }
}
 8004864:	4618      	mov	r0, r3
 8004866:	3728      	adds	r7, #40	@ 0x28
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}

0800486c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b088      	sub	sp, #32
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	603b      	str	r3, [r7, #0]
 8004878:	4613      	mov	r3, r2
 800487a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800487c:	f7fe fd30 	bl	80032e0 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004884:	1a9b      	subs	r3, r3, r2
 8004886:	683a      	ldr	r2, [r7, #0]
 8004888:	4413      	add	r3, r2
 800488a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800488c:	f7fe fd28 	bl	80032e0 <HAL_GetTick>
 8004890:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004892:	4b39      	ldr	r3, [pc, #228]	@ (8004978 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	015b      	lsls	r3, r3, #5
 8004898:	0d1b      	lsrs	r3, r3, #20
 800489a:	69fa      	ldr	r2, [r7, #28]
 800489c:	fb02 f303 	mul.w	r3, r2, r3
 80048a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048a2:	e055      	b.n	8004950 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048aa:	d051      	beq.n	8004950 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80048ac:	f7fe fd18 	bl	80032e0 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	69fa      	ldr	r2, [r7, #28]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d902      	bls.n	80048c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d13d      	bne.n	800493e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	685a      	ldr	r2, [r3, #4]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80048d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048da:	d111      	bne.n	8004900 <SPI_WaitFlagStateUntilTimeout+0x94>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048e4:	d004      	beq.n	80048f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048ee:	d107      	bne.n	8004900 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004904:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004908:	d10f      	bne.n	800492a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004918:	601a      	str	r2, [r3, #0]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004928:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2201      	movs	r2, #1
 800492e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2200      	movs	r2, #0
 8004936:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e018      	b.n	8004970 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d102      	bne.n	800494a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004944:	2300      	movs	r3, #0
 8004946:	61fb      	str	r3, [r7, #28]
 8004948:	e002      	b.n	8004950 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	3b01      	subs	r3, #1
 800494e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	689a      	ldr	r2, [r3, #8]
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	4013      	ands	r3, r2
 800495a:	68ba      	ldr	r2, [r7, #8]
 800495c:	429a      	cmp	r2, r3
 800495e:	bf0c      	ite	eq
 8004960:	2301      	moveq	r3, #1
 8004962:	2300      	movne	r3, #0
 8004964:	b2db      	uxtb	r3, r3
 8004966:	461a      	mov	r2, r3
 8004968:	79fb      	ldrb	r3, [r7, #7]
 800496a:	429a      	cmp	r2, r3
 800496c:	d19a      	bne.n	80048a4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800496e:	2300      	movs	r3, #0
}
 8004970:	4618      	mov	r0, r3
 8004972:	3720      	adds	r7, #32
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	20000074 	.word	0x20000074

0800497c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b088      	sub	sp, #32
 8004980:	af02      	add	r7, sp, #8
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	9300      	str	r3, [sp, #0]
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	2201      	movs	r2, #1
 8004990:	2102      	movs	r1, #2
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f7ff ff6a 	bl	800486c <SPI_WaitFlagStateUntilTimeout>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d007      	beq.n	80049ae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049a2:	f043 0220 	orr.w	r2, r3, #32
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e032      	b.n	8004a14 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80049ae:	4b1b      	ldr	r3, [pc, #108]	@ (8004a1c <SPI_EndRxTxTransaction+0xa0>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a1b      	ldr	r2, [pc, #108]	@ (8004a20 <SPI_EndRxTxTransaction+0xa4>)
 80049b4:	fba2 2303 	umull	r2, r3, r2, r3
 80049b8:	0d5b      	lsrs	r3, r3, #21
 80049ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80049be:	fb02 f303 	mul.w	r3, r2, r3
 80049c2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049cc:	d112      	bne.n	80049f4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	2200      	movs	r2, #0
 80049d6:	2180      	movs	r1, #128	@ 0x80
 80049d8:	68f8      	ldr	r0, [r7, #12]
 80049da:	f7ff ff47 	bl	800486c <SPI_WaitFlagStateUntilTimeout>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d016      	beq.n	8004a12 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049e8:	f043 0220 	orr.w	r2, r3, #32
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e00f      	b.n	8004a14 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d00a      	beq.n	8004a10 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	3b01      	subs	r3, #1
 80049fe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a0a:	2b80      	cmp	r3, #128	@ 0x80
 8004a0c:	d0f2      	beq.n	80049f4 <SPI_EndRxTxTransaction+0x78>
 8004a0e:	e000      	b.n	8004a12 <SPI_EndRxTxTransaction+0x96>
        break;
 8004a10:	bf00      	nop
  }

  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3718      	adds	r7, #24
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	20000074 	.word	0x20000074
 8004a20:	165e9f81 	.word	0x165e9f81

08004a24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d001      	beq.n	8004a3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e044      	b.n	8004ac6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2202      	movs	r2, #2
 8004a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68da      	ldr	r2, [r3, #12]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f042 0201 	orr.w	r2, r2, #1
 8004a52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a1e      	ldr	r2, [pc, #120]	@ (8004ad4 <HAL_TIM_Base_Start_IT+0xb0>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d018      	beq.n	8004a90 <HAL_TIM_Base_Start_IT+0x6c>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a66:	d013      	beq.n	8004a90 <HAL_TIM_Base_Start_IT+0x6c>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a1a      	ldr	r2, [pc, #104]	@ (8004ad8 <HAL_TIM_Base_Start_IT+0xb4>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d00e      	beq.n	8004a90 <HAL_TIM_Base_Start_IT+0x6c>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a19      	ldr	r2, [pc, #100]	@ (8004adc <HAL_TIM_Base_Start_IT+0xb8>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d009      	beq.n	8004a90 <HAL_TIM_Base_Start_IT+0x6c>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a17      	ldr	r2, [pc, #92]	@ (8004ae0 <HAL_TIM_Base_Start_IT+0xbc>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d004      	beq.n	8004a90 <HAL_TIM_Base_Start_IT+0x6c>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a16      	ldr	r2, [pc, #88]	@ (8004ae4 <HAL_TIM_Base_Start_IT+0xc0>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d111      	bne.n	8004ab4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 0307 	and.w	r3, r3, #7
 8004a9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2b06      	cmp	r3, #6
 8004aa0:	d010      	beq.n	8004ac4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f042 0201 	orr.w	r2, r2, #1
 8004ab0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ab2:	e007      	b.n	8004ac4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f042 0201 	orr.w	r2, r2, #1
 8004ac2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	40010000 	.word	0x40010000
 8004ad8:	40000400 	.word	0x40000400
 8004adc:	40000800 	.word	0x40000800
 8004ae0:	40000c00 	.word	0x40000c00
 8004ae4:	40014000 	.word	0x40014000

08004ae8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d101      	bne.n	8004afa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e041      	b.n	8004b7e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d106      	bne.n	8004b14 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f7fe fa08 	bl	8002f24 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	3304      	adds	r3, #4
 8004b24:	4619      	mov	r1, r3
 8004b26:	4610      	mov	r0, r2
 8004b28:	f000 fb62 	bl	80051f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}

08004b86 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b86:	b580      	push	{r7, lr}
 8004b88:	b082      	sub	sp, #8
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d101      	bne.n	8004b98 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e041      	b.n	8004c1c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d106      	bne.n	8004bb2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f7fe f9e1 	bl	8002f74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2202      	movs	r2, #2
 8004bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	3304      	adds	r3, #4
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	4610      	mov	r0, r2
 8004bc6:	f000 fb13 	bl	80051f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2201      	movs	r2, #1
 8004bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3708      	adds	r7, #8
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d109      	bne.n	8004c48 <HAL_TIM_PWM_Start+0x24>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	bf14      	ite	ne
 8004c40:	2301      	movne	r3, #1
 8004c42:	2300      	moveq	r3, #0
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	e022      	b.n	8004c8e <HAL_TIM_PWM_Start+0x6a>
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	2b04      	cmp	r3, #4
 8004c4c:	d109      	bne.n	8004c62 <HAL_TIM_PWM_Start+0x3e>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	bf14      	ite	ne
 8004c5a:	2301      	movne	r3, #1
 8004c5c:	2300      	moveq	r3, #0
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	e015      	b.n	8004c8e <HAL_TIM_PWM_Start+0x6a>
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	2b08      	cmp	r3, #8
 8004c66:	d109      	bne.n	8004c7c <HAL_TIM_PWM_Start+0x58>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	bf14      	ite	ne
 8004c74:	2301      	movne	r3, #1
 8004c76:	2300      	moveq	r3, #0
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	e008      	b.n	8004c8e <HAL_TIM_PWM_Start+0x6a>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	bf14      	ite	ne
 8004c88:	2301      	movne	r3, #1
 8004c8a:	2300      	moveq	r3, #0
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e068      	b.n	8004d68 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d104      	bne.n	8004ca6 <HAL_TIM_PWM_Start+0x82>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ca4:	e013      	b.n	8004cce <HAL_TIM_PWM_Start+0xaa>
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	2b04      	cmp	r3, #4
 8004caa:	d104      	bne.n	8004cb6 <HAL_TIM_PWM_Start+0x92>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2202      	movs	r2, #2
 8004cb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cb4:	e00b      	b.n	8004cce <HAL_TIM_PWM_Start+0xaa>
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	2b08      	cmp	r3, #8
 8004cba:	d104      	bne.n	8004cc6 <HAL_TIM_PWM_Start+0xa2>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2202      	movs	r2, #2
 8004cc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cc4:	e003      	b.n	8004cce <HAL_TIM_PWM_Start+0xaa>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2202      	movs	r2, #2
 8004cca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	6839      	ldr	r1, [r7, #0]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f000 fc9c 	bl	8005614 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a23      	ldr	r2, [pc, #140]	@ (8004d70 <HAL_TIM_PWM_Start+0x14c>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d107      	bne.n	8004cf6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004cf4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a1d      	ldr	r2, [pc, #116]	@ (8004d70 <HAL_TIM_PWM_Start+0x14c>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d018      	beq.n	8004d32 <HAL_TIM_PWM_Start+0x10e>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d08:	d013      	beq.n	8004d32 <HAL_TIM_PWM_Start+0x10e>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a19      	ldr	r2, [pc, #100]	@ (8004d74 <HAL_TIM_PWM_Start+0x150>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d00e      	beq.n	8004d32 <HAL_TIM_PWM_Start+0x10e>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a17      	ldr	r2, [pc, #92]	@ (8004d78 <HAL_TIM_PWM_Start+0x154>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d009      	beq.n	8004d32 <HAL_TIM_PWM_Start+0x10e>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a16      	ldr	r2, [pc, #88]	@ (8004d7c <HAL_TIM_PWM_Start+0x158>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d004      	beq.n	8004d32 <HAL_TIM_PWM_Start+0x10e>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a14      	ldr	r2, [pc, #80]	@ (8004d80 <HAL_TIM_PWM_Start+0x15c>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d111      	bne.n	8004d56 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f003 0307 	and.w	r3, r3, #7
 8004d3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2b06      	cmp	r3, #6
 8004d42:	d010      	beq.n	8004d66 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f042 0201 	orr.w	r2, r2, #1
 8004d52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d54:	e007      	b.n	8004d66 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f042 0201 	orr.w	r2, r2, #1
 8004d64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3710      	adds	r7, #16
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	40010000 	.word	0x40010000
 8004d74:	40000400 	.word	0x40000400
 8004d78:	40000800 	.word	0x40000800
 8004d7c:	40000c00 	.word	0x40000c00
 8004d80:	40014000 	.word	0x40014000

08004d84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d020      	beq.n	8004de8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d01b      	beq.n	8004de8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f06f 0202 	mvn.w	r2, #2
 8004db8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	f003 0303 	and.w	r3, r3, #3
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d003      	beq.n	8004dd6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 f9f0 	bl	80051b4 <HAL_TIM_IC_CaptureCallback>
 8004dd4:	e005      	b.n	8004de2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 f9e2 	bl	80051a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 f9f3 	bl	80051c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	f003 0304 	and.w	r3, r3, #4
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d020      	beq.n	8004e34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f003 0304 	and.w	r3, r3, #4
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d01b      	beq.n	8004e34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f06f 0204 	mvn.w	r2, #4
 8004e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2202      	movs	r2, #2
 8004e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d003      	beq.n	8004e22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 f9ca 	bl	80051b4 <HAL_TIM_IC_CaptureCallback>
 8004e20:	e005      	b.n	8004e2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 f9bc 	bl	80051a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 f9cd 	bl	80051c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	f003 0308 	and.w	r3, r3, #8
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d020      	beq.n	8004e80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f003 0308 	and.w	r3, r3, #8
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d01b      	beq.n	8004e80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f06f 0208 	mvn.w	r2, #8
 8004e50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2204      	movs	r2, #4
 8004e56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	69db      	ldr	r3, [r3, #28]
 8004e5e:	f003 0303 	and.w	r3, r3, #3
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d003      	beq.n	8004e6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 f9a4 	bl	80051b4 <HAL_TIM_IC_CaptureCallback>
 8004e6c:	e005      	b.n	8004e7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 f996 	bl	80051a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 f9a7 	bl	80051c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	f003 0310 	and.w	r3, r3, #16
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d020      	beq.n	8004ecc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f003 0310 	and.w	r3, r3, #16
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d01b      	beq.n	8004ecc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f06f 0210 	mvn.w	r2, #16
 8004e9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2208      	movs	r2, #8
 8004ea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	69db      	ldr	r3, [r3, #28]
 8004eaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d003      	beq.n	8004eba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f97e 	bl	80051b4 <HAL_TIM_IC_CaptureCallback>
 8004eb8:	e005      	b.n	8004ec6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 f970 	bl	80051a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 f981 	bl	80051c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00c      	beq.n	8004ef0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f003 0301 	and.w	r3, r3, #1
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d007      	beq.n	8004ef0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f06f 0201 	mvn.w	r2, #1
 8004ee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f7fc fa6e 	bl	80013cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00c      	beq.n	8004f14 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d007      	beq.n	8004f14 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 fc1e 	bl	8005750 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00c      	beq.n	8004f38 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d007      	beq.n	8004f38 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004f30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 f952 	bl	80051dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	f003 0320 	and.w	r3, r3, #32
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00c      	beq.n	8004f5c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f003 0320 	and.w	r3, r3, #32
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d007      	beq.n	8004f5c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f06f 0220 	mvn.w	r2, #32
 8004f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 fbf0 	bl	800573c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f5c:	bf00      	nop
 8004f5e:	3710      	adds	r7, #16
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	60b9      	str	r1, [r7, #8]
 8004f6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f70:	2300      	movs	r3, #0
 8004f72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d101      	bne.n	8004f82 <HAL_TIM_OC_ConfigChannel+0x1e>
 8004f7e:	2302      	movs	r3, #2
 8004f80:	e048      	b.n	8005014 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2b0c      	cmp	r3, #12
 8004f8e:	d839      	bhi.n	8005004 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004f90:	a201      	add	r2, pc, #4	@ (adr r2, 8004f98 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f96:	bf00      	nop
 8004f98:	08004fcd 	.word	0x08004fcd
 8004f9c:	08005005 	.word	0x08005005
 8004fa0:	08005005 	.word	0x08005005
 8004fa4:	08005005 	.word	0x08005005
 8004fa8:	08004fdb 	.word	0x08004fdb
 8004fac:	08005005 	.word	0x08005005
 8004fb0:	08005005 	.word	0x08005005
 8004fb4:	08005005 	.word	0x08005005
 8004fb8:	08004fe9 	.word	0x08004fe9
 8004fbc:	08005005 	.word	0x08005005
 8004fc0:	08005005 	.word	0x08005005
 8004fc4:	08005005 	.word	0x08005005
 8004fc8:	08004ff7 	.word	0x08004ff7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68b9      	ldr	r1, [r7, #8]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f000 f992 	bl	80052fc <TIM_OC1_SetConfig>
      break;
 8004fd8:	e017      	b.n	800500a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68b9      	ldr	r1, [r7, #8]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f000 f9f1 	bl	80053c8 <TIM_OC2_SetConfig>
      break;
 8004fe6:	e010      	b.n	800500a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68b9      	ldr	r1, [r7, #8]
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f000 fa56 	bl	80054a0 <TIM_OC3_SetConfig>
      break;
 8004ff4:	e009      	b.n	800500a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68b9      	ldr	r1, [r7, #8]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f000 fab9 	bl	8005574 <TIM_OC4_SetConfig>
      break;
 8005002:	e002      	b.n	800500a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	75fb      	strb	r3, [r7, #23]
      break;
 8005008:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2200      	movs	r2, #0
 800500e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005012:	7dfb      	ldrb	r3, [r7, #23]
}
 8005014:	4618      	mov	r0, r3
 8005016:	3718      	adds	r7, #24
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005028:	2300      	movs	r3, #0
 800502a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005032:	2b01      	cmp	r3, #1
 8005034:	d101      	bne.n	800503a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005036:	2302      	movs	r3, #2
 8005038:	e0ae      	b.n	8005198 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b0c      	cmp	r3, #12
 8005046:	f200 809f 	bhi.w	8005188 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800504a:	a201      	add	r2, pc, #4	@ (adr r2, 8005050 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800504c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005050:	08005085 	.word	0x08005085
 8005054:	08005189 	.word	0x08005189
 8005058:	08005189 	.word	0x08005189
 800505c:	08005189 	.word	0x08005189
 8005060:	080050c5 	.word	0x080050c5
 8005064:	08005189 	.word	0x08005189
 8005068:	08005189 	.word	0x08005189
 800506c:	08005189 	.word	0x08005189
 8005070:	08005107 	.word	0x08005107
 8005074:	08005189 	.word	0x08005189
 8005078:	08005189 	.word	0x08005189
 800507c:	08005189 	.word	0x08005189
 8005080:	08005147 	.word	0x08005147
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68b9      	ldr	r1, [r7, #8]
 800508a:	4618      	mov	r0, r3
 800508c:	f000 f936 	bl	80052fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	699a      	ldr	r2, [r3, #24]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f042 0208 	orr.w	r2, r2, #8
 800509e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	699a      	ldr	r2, [r3, #24]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f022 0204 	bic.w	r2, r2, #4
 80050ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6999      	ldr	r1, [r3, #24]
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	691a      	ldr	r2, [r3, #16]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	619a      	str	r2, [r3, #24]
      break;
 80050c2:	e064      	b.n	800518e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68b9      	ldr	r1, [r7, #8]
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 f97c 	bl	80053c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	699a      	ldr	r2, [r3, #24]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	699a      	ldr	r2, [r3, #24]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6999      	ldr	r1, [r3, #24]
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	691b      	ldr	r3, [r3, #16]
 80050fa:	021a      	lsls	r2, r3, #8
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	430a      	orrs	r2, r1
 8005102:	619a      	str	r2, [r3, #24]
      break;
 8005104:	e043      	b.n	800518e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68b9      	ldr	r1, [r7, #8]
 800510c:	4618      	mov	r0, r3
 800510e:	f000 f9c7 	bl	80054a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	69da      	ldr	r2, [r3, #28]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f042 0208 	orr.w	r2, r2, #8
 8005120:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	69da      	ldr	r2, [r3, #28]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 0204 	bic.w	r2, r2, #4
 8005130:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	69d9      	ldr	r1, [r3, #28]
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	691a      	ldr	r2, [r3, #16]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	430a      	orrs	r2, r1
 8005142:	61da      	str	r2, [r3, #28]
      break;
 8005144:	e023      	b.n	800518e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68b9      	ldr	r1, [r7, #8]
 800514c:	4618      	mov	r0, r3
 800514e:	f000 fa11 	bl	8005574 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	69da      	ldr	r2, [r3, #28]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005160:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	69da      	ldr	r2, [r3, #28]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005170:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	69d9      	ldr	r1, [r3, #28]
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	021a      	lsls	r2, r3, #8
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	430a      	orrs	r2, r1
 8005184:	61da      	str	r2, [r3, #28]
      break;
 8005186:	e002      	b.n	800518e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	75fb      	strb	r3, [r7, #23]
      break;
 800518c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005196:	7dfb      	ldrb	r3, [r7, #23]
}
 8005198:	4618      	mov	r0, r3
 800519a:	3718      	adds	r7, #24
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051e4:	bf00      	nop
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a37      	ldr	r2, [pc, #220]	@ (80052e0 <TIM_Base_SetConfig+0xf0>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d00f      	beq.n	8005228 <TIM_Base_SetConfig+0x38>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800520e:	d00b      	beq.n	8005228 <TIM_Base_SetConfig+0x38>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4a34      	ldr	r2, [pc, #208]	@ (80052e4 <TIM_Base_SetConfig+0xf4>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d007      	beq.n	8005228 <TIM_Base_SetConfig+0x38>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4a33      	ldr	r2, [pc, #204]	@ (80052e8 <TIM_Base_SetConfig+0xf8>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d003      	beq.n	8005228 <TIM_Base_SetConfig+0x38>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a32      	ldr	r2, [pc, #200]	@ (80052ec <TIM_Base_SetConfig+0xfc>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d108      	bne.n	800523a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800522e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	4313      	orrs	r3, r2
 8005238:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a28      	ldr	r2, [pc, #160]	@ (80052e0 <TIM_Base_SetConfig+0xf0>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d01b      	beq.n	800527a <TIM_Base_SetConfig+0x8a>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005248:	d017      	beq.n	800527a <TIM_Base_SetConfig+0x8a>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a25      	ldr	r2, [pc, #148]	@ (80052e4 <TIM_Base_SetConfig+0xf4>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d013      	beq.n	800527a <TIM_Base_SetConfig+0x8a>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a24      	ldr	r2, [pc, #144]	@ (80052e8 <TIM_Base_SetConfig+0xf8>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d00f      	beq.n	800527a <TIM_Base_SetConfig+0x8a>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a23      	ldr	r2, [pc, #140]	@ (80052ec <TIM_Base_SetConfig+0xfc>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d00b      	beq.n	800527a <TIM_Base_SetConfig+0x8a>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a22      	ldr	r2, [pc, #136]	@ (80052f0 <TIM_Base_SetConfig+0x100>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d007      	beq.n	800527a <TIM_Base_SetConfig+0x8a>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a21      	ldr	r2, [pc, #132]	@ (80052f4 <TIM_Base_SetConfig+0x104>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d003      	beq.n	800527a <TIM_Base_SetConfig+0x8a>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a20      	ldr	r2, [pc, #128]	@ (80052f8 <TIM_Base_SetConfig+0x108>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d108      	bne.n	800528c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005280:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	4313      	orrs	r3, r2
 800528a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	4313      	orrs	r3, r2
 8005298:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	689a      	ldr	r2, [r3, #8]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a0c      	ldr	r2, [pc, #48]	@ (80052e0 <TIM_Base_SetConfig+0xf0>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d103      	bne.n	80052ba <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	691a      	ldr	r2, [r3, #16]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f043 0204 	orr.w	r2, r3, #4
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	68fa      	ldr	r2, [r7, #12]
 80052d0:	601a      	str	r2, [r3, #0]
}
 80052d2:	bf00      	nop
 80052d4:	3714      	adds	r7, #20
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	40010000 	.word	0x40010000
 80052e4:	40000400 	.word	0x40000400
 80052e8:	40000800 	.word	0x40000800
 80052ec:	40000c00 	.word	0x40000c00
 80052f0:	40014000 	.word	0x40014000
 80052f4:	40014400 	.word	0x40014400
 80052f8:	40014800 	.word	0x40014800

080052fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b087      	sub	sp, #28
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a1b      	ldr	r3, [r3, #32]
 800530a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a1b      	ldr	r3, [r3, #32]
 8005310:	f023 0201 	bic.w	r2, r3, #1
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800532a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f023 0303 	bic.w	r3, r3, #3
 8005332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	4313      	orrs	r3, r2
 800533c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f023 0302 	bic.w	r3, r3, #2
 8005344:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	4313      	orrs	r3, r2
 800534e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a1c      	ldr	r2, [pc, #112]	@ (80053c4 <TIM_OC1_SetConfig+0xc8>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d10c      	bne.n	8005372 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f023 0308 	bic.w	r3, r3, #8
 800535e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	4313      	orrs	r3, r2
 8005368:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	f023 0304 	bic.w	r3, r3, #4
 8005370:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a13      	ldr	r2, [pc, #76]	@ (80053c4 <TIM_OC1_SetConfig+0xc8>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d111      	bne.n	800539e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005380:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005388:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	693a      	ldr	r2, [r7, #16]
 8005390:	4313      	orrs	r3, r2
 8005392:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	699b      	ldr	r3, [r3, #24]
 8005398:	693a      	ldr	r2, [r7, #16]
 800539a:	4313      	orrs	r3, r2
 800539c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	693a      	ldr	r2, [r7, #16]
 80053a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	685a      	ldr	r2, [r3, #4]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	697a      	ldr	r2, [r7, #20]
 80053b6:	621a      	str	r2, [r3, #32]
}
 80053b8:	bf00      	nop
 80053ba:	371c      	adds	r7, #28
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr
 80053c4:	40010000 	.word	0x40010000

080053c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a1b      	ldr	r3, [r3, #32]
 80053dc:	f023 0210 	bic.w	r2, r3, #16
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	699b      	ldr	r3, [r3, #24]
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	021b      	lsls	r3, r3, #8
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	4313      	orrs	r3, r2
 800540a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	f023 0320 	bic.w	r3, r3, #32
 8005412:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	011b      	lsls	r3, r3, #4
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	4313      	orrs	r3, r2
 800541e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a1e      	ldr	r2, [pc, #120]	@ (800549c <TIM_OC2_SetConfig+0xd4>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d10d      	bne.n	8005444 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800542e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	011b      	lsls	r3, r3, #4
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	4313      	orrs	r3, r2
 800543a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005442:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a15      	ldr	r2, [pc, #84]	@ (800549c <TIM_OC2_SetConfig+0xd4>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d113      	bne.n	8005474 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005452:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800545a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	695b      	ldr	r3, [r3, #20]
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	693a      	ldr	r2, [r7, #16]
 8005464:	4313      	orrs	r3, r2
 8005466:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	699b      	ldr	r3, [r3, #24]
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	4313      	orrs	r3, r2
 8005472:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	68fa      	ldr	r2, [r7, #12]
 800547e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	685a      	ldr	r2, [r3, #4]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	621a      	str	r2, [r3, #32]
}
 800548e:	bf00      	nop
 8005490:	371c      	adds	r7, #28
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop
 800549c:	40010000 	.word	0x40010000

080054a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b087      	sub	sp, #28
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a1b      	ldr	r3, [r3, #32]
 80054ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a1b      	ldr	r3, [r3, #32]
 80054b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	69db      	ldr	r3, [r3, #28]
 80054c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f023 0303 	bic.w	r3, r3, #3
 80054d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68fa      	ldr	r2, [r7, #12]
 80054de:	4313      	orrs	r3, r2
 80054e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	021b      	lsls	r3, r3, #8
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005570 <TIM_OC3_SetConfig+0xd0>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d10d      	bne.n	800551a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005504:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	021b      	lsls	r3, r3, #8
 800550c:	697a      	ldr	r2, [r7, #20]
 800550e:	4313      	orrs	r3, r2
 8005510:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005518:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a14      	ldr	r2, [pc, #80]	@ (8005570 <TIM_OC3_SetConfig+0xd0>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d113      	bne.n	800554a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005528:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005530:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	011b      	lsls	r3, r3, #4
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	4313      	orrs	r3, r2
 800553c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	011b      	lsls	r3, r3, #4
 8005544:	693a      	ldr	r2, [r7, #16]
 8005546:	4313      	orrs	r3, r2
 8005548:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	693a      	ldr	r2, [r7, #16]
 800554e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	685a      	ldr	r2, [r3, #4]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	697a      	ldr	r2, [r7, #20]
 8005562:	621a      	str	r2, [r3, #32]
}
 8005564:	bf00      	nop
 8005566:	371c      	adds	r7, #28
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr
 8005570:	40010000 	.word	0x40010000

08005574 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005574:	b480      	push	{r7}
 8005576:	b087      	sub	sp, #28
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a1b      	ldr	r3, [r3, #32]
 8005582:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a1b      	ldr	r3, [r3, #32]
 8005588:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	69db      	ldr	r3, [r3, #28]
 800559a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	021b      	lsls	r3, r3, #8
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	031b      	lsls	r3, r3, #12
 80055c6:	693a      	ldr	r2, [r7, #16]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a10      	ldr	r2, [pc, #64]	@ (8005610 <TIM_OC4_SetConfig+0x9c>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d109      	bne.n	80055e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	695b      	ldr	r3, [r3, #20]
 80055e0:	019b      	lsls	r3, r3, #6
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	68fa      	ldr	r2, [r7, #12]
 80055f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	685a      	ldr	r2, [r3, #4]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	693a      	ldr	r2, [r7, #16]
 8005600:	621a      	str	r2, [r3, #32]
}
 8005602:	bf00      	nop
 8005604:	371c      	adds	r7, #28
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	40010000 	.word	0x40010000

08005614 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005614:	b480      	push	{r7}
 8005616:	b087      	sub	sp, #28
 8005618:	af00      	add	r7, sp, #0
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	f003 031f 	and.w	r3, r3, #31
 8005626:	2201      	movs	r2, #1
 8005628:	fa02 f303 	lsl.w	r3, r2, r3
 800562c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6a1a      	ldr	r2, [r3, #32]
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	43db      	mvns	r3, r3
 8005636:	401a      	ands	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6a1a      	ldr	r2, [r3, #32]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	f003 031f 	and.w	r3, r3, #31
 8005646:	6879      	ldr	r1, [r7, #4]
 8005648:	fa01 f303 	lsl.w	r3, r1, r3
 800564c:	431a      	orrs	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	621a      	str	r2, [r3, #32]
}
 8005652:	bf00      	nop
 8005654:	371c      	adds	r7, #28
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
	...

08005660 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005660:	b480      	push	{r7}
 8005662:	b085      	sub	sp, #20
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005670:	2b01      	cmp	r3, #1
 8005672:	d101      	bne.n	8005678 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005674:	2302      	movs	r3, #2
 8005676:	e050      	b.n	800571a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800569e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a1c      	ldr	r2, [pc, #112]	@ (8005728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d018      	beq.n	80056ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056c4:	d013      	beq.n	80056ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a18      	ldr	r2, [pc, #96]	@ (800572c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d00e      	beq.n	80056ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a16      	ldr	r2, [pc, #88]	@ (8005730 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d009      	beq.n	80056ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a15      	ldr	r2, [pc, #84]	@ (8005734 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d004      	beq.n	80056ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a13      	ldr	r2, [pc, #76]	@ (8005738 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d10c      	bne.n	8005708 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	68ba      	ldr	r2, [r7, #8]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	68ba      	ldr	r2, [r7, #8]
 8005706:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3714      	adds	r7, #20
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr
 8005726:	bf00      	nop
 8005728:	40010000 	.word	0x40010000
 800572c:	40000400 	.word	0x40000400
 8005730:	40000800 	.word	0x40000800
 8005734:	40000c00 	.word	0x40000c00
 8005738:	40014000 	.word	0x40014000

0800573c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005744:	bf00      	nop
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr

08005750 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005750:	b480      	push	{r7}
 8005752:	b083      	sub	sp, #12
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005758:	bf00      	nop
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr

08005764 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e042      	b.n	80057fc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d106      	bne.n	8005790 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f7fd fc4e 	bl	800302c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2224      	movs	r2, #36	@ 0x24
 8005794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68da      	ldr	r2, [r3, #12]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 f82b 	bl	8005804 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	691a      	ldr	r2, [r3, #16]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80057bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	695a      	ldr	r2, [r3, #20]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80057cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68da      	ldr	r2, [r3, #12]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2220      	movs	r2, #32
 80057e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2220      	movs	r2, #32
 80057f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2200      	movs	r2, #0
 80057f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80057fa:	2300      	movs	r3, #0
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3708      	adds	r7, #8
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005804:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005808:	b0c0      	sub	sp, #256	@ 0x100
 800580a:	af00      	add	r7, sp, #0
 800580c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800581c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005820:	68d9      	ldr	r1, [r3, #12]
 8005822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	ea40 0301 	orr.w	r3, r0, r1
 800582c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800582e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005832:	689a      	ldr	r2, [r3, #8]
 8005834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	431a      	orrs	r2, r3
 800583c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	431a      	orrs	r2, r3
 8005844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005848:	69db      	ldr	r3, [r3, #28]
 800584a:	4313      	orrs	r3, r2
 800584c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800585c:	f021 010c 	bic.w	r1, r1, #12
 8005860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800586a:	430b      	orrs	r3, r1
 800586c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800586e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800587a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800587e:	6999      	ldr	r1, [r3, #24]
 8005880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	ea40 0301 	orr.w	r3, r0, r1
 800588a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800588c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	4b8f      	ldr	r3, [pc, #572]	@ (8005ad0 <UART_SetConfig+0x2cc>)
 8005894:	429a      	cmp	r2, r3
 8005896:	d005      	beq.n	80058a4 <UART_SetConfig+0xa0>
 8005898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	4b8d      	ldr	r3, [pc, #564]	@ (8005ad4 <UART_SetConfig+0x2d0>)
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d104      	bne.n	80058ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80058a4:	f7fe fc58 	bl	8004158 <HAL_RCC_GetPCLK2Freq>
 80058a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80058ac:	e003      	b.n	80058b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80058ae:	f7fe fc3f 	bl	8004130 <HAL_RCC_GetPCLK1Freq>
 80058b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058ba:	69db      	ldr	r3, [r3, #28]
 80058bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058c0:	f040 810c 	bne.w	8005adc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80058c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058c8:	2200      	movs	r2, #0
 80058ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80058ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80058d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80058d6:	4622      	mov	r2, r4
 80058d8:	462b      	mov	r3, r5
 80058da:	1891      	adds	r1, r2, r2
 80058dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80058de:	415b      	adcs	r3, r3
 80058e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80058e6:	4621      	mov	r1, r4
 80058e8:	eb12 0801 	adds.w	r8, r2, r1
 80058ec:	4629      	mov	r1, r5
 80058ee:	eb43 0901 	adc.w	r9, r3, r1
 80058f2:	f04f 0200 	mov.w	r2, #0
 80058f6:	f04f 0300 	mov.w	r3, #0
 80058fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80058fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005902:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005906:	4690      	mov	r8, r2
 8005908:	4699      	mov	r9, r3
 800590a:	4623      	mov	r3, r4
 800590c:	eb18 0303 	adds.w	r3, r8, r3
 8005910:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005914:	462b      	mov	r3, r5
 8005916:	eb49 0303 	adc.w	r3, r9, r3
 800591a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800591e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	2200      	movs	r2, #0
 8005926:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800592a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800592e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005932:	460b      	mov	r3, r1
 8005934:	18db      	adds	r3, r3, r3
 8005936:	653b      	str	r3, [r7, #80]	@ 0x50
 8005938:	4613      	mov	r3, r2
 800593a:	eb42 0303 	adc.w	r3, r2, r3
 800593e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005940:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005944:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005948:	f7fa ffd0 	bl	80008ec <__aeabi_uldivmod>
 800594c:	4602      	mov	r2, r0
 800594e:	460b      	mov	r3, r1
 8005950:	4b61      	ldr	r3, [pc, #388]	@ (8005ad8 <UART_SetConfig+0x2d4>)
 8005952:	fba3 2302 	umull	r2, r3, r3, r2
 8005956:	095b      	lsrs	r3, r3, #5
 8005958:	011c      	lsls	r4, r3, #4
 800595a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800595e:	2200      	movs	r2, #0
 8005960:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005964:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005968:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800596c:	4642      	mov	r2, r8
 800596e:	464b      	mov	r3, r9
 8005970:	1891      	adds	r1, r2, r2
 8005972:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005974:	415b      	adcs	r3, r3
 8005976:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005978:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800597c:	4641      	mov	r1, r8
 800597e:	eb12 0a01 	adds.w	sl, r2, r1
 8005982:	4649      	mov	r1, r9
 8005984:	eb43 0b01 	adc.w	fp, r3, r1
 8005988:	f04f 0200 	mov.w	r2, #0
 800598c:	f04f 0300 	mov.w	r3, #0
 8005990:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005994:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005998:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800599c:	4692      	mov	sl, r2
 800599e:	469b      	mov	fp, r3
 80059a0:	4643      	mov	r3, r8
 80059a2:	eb1a 0303 	adds.w	r3, sl, r3
 80059a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059aa:	464b      	mov	r3, r9
 80059ac:	eb4b 0303 	adc.w	r3, fp, r3
 80059b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80059b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80059c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80059c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80059c8:	460b      	mov	r3, r1
 80059ca:	18db      	adds	r3, r3, r3
 80059cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80059ce:	4613      	mov	r3, r2
 80059d0:	eb42 0303 	adc.w	r3, r2, r3
 80059d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80059d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80059da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80059de:	f7fa ff85 	bl	80008ec <__aeabi_uldivmod>
 80059e2:	4602      	mov	r2, r0
 80059e4:	460b      	mov	r3, r1
 80059e6:	4611      	mov	r1, r2
 80059e8:	4b3b      	ldr	r3, [pc, #236]	@ (8005ad8 <UART_SetConfig+0x2d4>)
 80059ea:	fba3 2301 	umull	r2, r3, r3, r1
 80059ee:	095b      	lsrs	r3, r3, #5
 80059f0:	2264      	movs	r2, #100	@ 0x64
 80059f2:	fb02 f303 	mul.w	r3, r2, r3
 80059f6:	1acb      	subs	r3, r1, r3
 80059f8:	00db      	lsls	r3, r3, #3
 80059fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80059fe:	4b36      	ldr	r3, [pc, #216]	@ (8005ad8 <UART_SetConfig+0x2d4>)
 8005a00:	fba3 2302 	umull	r2, r3, r3, r2
 8005a04:	095b      	lsrs	r3, r3, #5
 8005a06:	005b      	lsls	r3, r3, #1
 8005a08:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005a0c:	441c      	add	r4, r3
 8005a0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a12:	2200      	movs	r2, #0
 8005a14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a18:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005a1c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005a20:	4642      	mov	r2, r8
 8005a22:	464b      	mov	r3, r9
 8005a24:	1891      	adds	r1, r2, r2
 8005a26:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005a28:	415b      	adcs	r3, r3
 8005a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005a30:	4641      	mov	r1, r8
 8005a32:	1851      	adds	r1, r2, r1
 8005a34:	6339      	str	r1, [r7, #48]	@ 0x30
 8005a36:	4649      	mov	r1, r9
 8005a38:	414b      	adcs	r3, r1
 8005a3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a3c:	f04f 0200 	mov.w	r2, #0
 8005a40:	f04f 0300 	mov.w	r3, #0
 8005a44:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005a48:	4659      	mov	r1, fp
 8005a4a:	00cb      	lsls	r3, r1, #3
 8005a4c:	4651      	mov	r1, sl
 8005a4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a52:	4651      	mov	r1, sl
 8005a54:	00ca      	lsls	r2, r1, #3
 8005a56:	4610      	mov	r0, r2
 8005a58:	4619      	mov	r1, r3
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	4642      	mov	r2, r8
 8005a5e:	189b      	adds	r3, r3, r2
 8005a60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a64:	464b      	mov	r3, r9
 8005a66:	460a      	mov	r2, r1
 8005a68:	eb42 0303 	adc.w	r3, r2, r3
 8005a6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005a7c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005a80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005a84:	460b      	mov	r3, r1
 8005a86:	18db      	adds	r3, r3, r3
 8005a88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	eb42 0303 	adc.w	r3, r2, r3
 8005a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005a96:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005a9a:	f7fa ff27 	bl	80008ec <__aeabi_uldivmod>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad8 <UART_SetConfig+0x2d4>)
 8005aa4:	fba3 1302 	umull	r1, r3, r3, r2
 8005aa8:	095b      	lsrs	r3, r3, #5
 8005aaa:	2164      	movs	r1, #100	@ 0x64
 8005aac:	fb01 f303 	mul.w	r3, r1, r3
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	00db      	lsls	r3, r3, #3
 8005ab4:	3332      	adds	r3, #50	@ 0x32
 8005ab6:	4a08      	ldr	r2, [pc, #32]	@ (8005ad8 <UART_SetConfig+0x2d4>)
 8005ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8005abc:	095b      	lsrs	r3, r3, #5
 8005abe:	f003 0207 	and.w	r2, r3, #7
 8005ac2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4422      	add	r2, r4
 8005aca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005acc:	e106      	b.n	8005cdc <UART_SetConfig+0x4d8>
 8005ace:	bf00      	nop
 8005ad0:	40011000 	.word	0x40011000
 8005ad4:	40011400 	.word	0x40011400
 8005ad8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005adc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ae6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005aea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005aee:	4642      	mov	r2, r8
 8005af0:	464b      	mov	r3, r9
 8005af2:	1891      	adds	r1, r2, r2
 8005af4:	6239      	str	r1, [r7, #32]
 8005af6:	415b      	adcs	r3, r3
 8005af8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005afa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005afe:	4641      	mov	r1, r8
 8005b00:	1854      	adds	r4, r2, r1
 8005b02:	4649      	mov	r1, r9
 8005b04:	eb43 0501 	adc.w	r5, r3, r1
 8005b08:	f04f 0200 	mov.w	r2, #0
 8005b0c:	f04f 0300 	mov.w	r3, #0
 8005b10:	00eb      	lsls	r3, r5, #3
 8005b12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b16:	00e2      	lsls	r2, r4, #3
 8005b18:	4614      	mov	r4, r2
 8005b1a:	461d      	mov	r5, r3
 8005b1c:	4643      	mov	r3, r8
 8005b1e:	18e3      	adds	r3, r4, r3
 8005b20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005b24:	464b      	mov	r3, r9
 8005b26:	eb45 0303 	adc.w	r3, r5, r3
 8005b2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005b3a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b3e:	f04f 0200 	mov.w	r2, #0
 8005b42:	f04f 0300 	mov.w	r3, #0
 8005b46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005b4a:	4629      	mov	r1, r5
 8005b4c:	008b      	lsls	r3, r1, #2
 8005b4e:	4621      	mov	r1, r4
 8005b50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b54:	4621      	mov	r1, r4
 8005b56:	008a      	lsls	r2, r1, #2
 8005b58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005b5c:	f7fa fec6 	bl	80008ec <__aeabi_uldivmod>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	4b60      	ldr	r3, [pc, #384]	@ (8005ce8 <UART_SetConfig+0x4e4>)
 8005b66:	fba3 2302 	umull	r2, r3, r3, r2
 8005b6a:	095b      	lsrs	r3, r3, #5
 8005b6c:	011c      	lsls	r4, r3, #4
 8005b6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b72:	2200      	movs	r2, #0
 8005b74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005b78:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005b7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005b80:	4642      	mov	r2, r8
 8005b82:	464b      	mov	r3, r9
 8005b84:	1891      	adds	r1, r2, r2
 8005b86:	61b9      	str	r1, [r7, #24]
 8005b88:	415b      	adcs	r3, r3
 8005b8a:	61fb      	str	r3, [r7, #28]
 8005b8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b90:	4641      	mov	r1, r8
 8005b92:	1851      	adds	r1, r2, r1
 8005b94:	6139      	str	r1, [r7, #16]
 8005b96:	4649      	mov	r1, r9
 8005b98:	414b      	adcs	r3, r1
 8005b9a:	617b      	str	r3, [r7, #20]
 8005b9c:	f04f 0200 	mov.w	r2, #0
 8005ba0:	f04f 0300 	mov.w	r3, #0
 8005ba4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ba8:	4659      	mov	r1, fp
 8005baa:	00cb      	lsls	r3, r1, #3
 8005bac:	4651      	mov	r1, sl
 8005bae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bb2:	4651      	mov	r1, sl
 8005bb4:	00ca      	lsls	r2, r1, #3
 8005bb6:	4610      	mov	r0, r2
 8005bb8:	4619      	mov	r1, r3
 8005bba:	4603      	mov	r3, r0
 8005bbc:	4642      	mov	r2, r8
 8005bbe:	189b      	adds	r3, r3, r2
 8005bc0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005bc4:	464b      	mov	r3, r9
 8005bc6:	460a      	mov	r2, r1
 8005bc8:	eb42 0303 	adc.w	r3, r2, r3
 8005bcc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005bda:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005bdc:	f04f 0200 	mov.w	r2, #0
 8005be0:	f04f 0300 	mov.w	r3, #0
 8005be4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005be8:	4649      	mov	r1, r9
 8005bea:	008b      	lsls	r3, r1, #2
 8005bec:	4641      	mov	r1, r8
 8005bee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bf2:	4641      	mov	r1, r8
 8005bf4:	008a      	lsls	r2, r1, #2
 8005bf6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005bfa:	f7fa fe77 	bl	80008ec <__aeabi_uldivmod>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	460b      	mov	r3, r1
 8005c02:	4611      	mov	r1, r2
 8005c04:	4b38      	ldr	r3, [pc, #224]	@ (8005ce8 <UART_SetConfig+0x4e4>)
 8005c06:	fba3 2301 	umull	r2, r3, r3, r1
 8005c0a:	095b      	lsrs	r3, r3, #5
 8005c0c:	2264      	movs	r2, #100	@ 0x64
 8005c0e:	fb02 f303 	mul.w	r3, r2, r3
 8005c12:	1acb      	subs	r3, r1, r3
 8005c14:	011b      	lsls	r3, r3, #4
 8005c16:	3332      	adds	r3, #50	@ 0x32
 8005c18:	4a33      	ldr	r2, [pc, #204]	@ (8005ce8 <UART_SetConfig+0x4e4>)
 8005c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c1e:	095b      	lsrs	r3, r3, #5
 8005c20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c24:	441c      	add	r4, r3
 8005c26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c2e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005c30:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005c34:	4642      	mov	r2, r8
 8005c36:	464b      	mov	r3, r9
 8005c38:	1891      	adds	r1, r2, r2
 8005c3a:	60b9      	str	r1, [r7, #8]
 8005c3c:	415b      	adcs	r3, r3
 8005c3e:	60fb      	str	r3, [r7, #12]
 8005c40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c44:	4641      	mov	r1, r8
 8005c46:	1851      	adds	r1, r2, r1
 8005c48:	6039      	str	r1, [r7, #0]
 8005c4a:	4649      	mov	r1, r9
 8005c4c:	414b      	adcs	r3, r1
 8005c4e:	607b      	str	r3, [r7, #4]
 8005c50:	f04f 0200 	mov.w	r2, #0
 8005c54:	f04f 0300 	mov.w	r3, #0
 8005c58:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005c5c:	4659      	mov	r1, fp
 8005c5e:	00cb      	lsls	r3, r1, #3
 8005c60:	4651      	mov	r1, sl
 8005c62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c66:	4651      	mov	r1, sl
 8005c68:	00ca      	lsls	r2, r1, #3
 8005c6a:	4610      	mov	r0, r2
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	4603      	mov	r3, r0
 8005c70:	4642      	mov	r2, r8
 8005c72:	189b      	adds	r3, r3, r2
 8005c74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c76:	464b      	mov	r3, r9
 8005c78:	460a      	mov	r2, r1
 8005c7a:	eb42 0303 	adc.w	r3, r2, r3
 8005c7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c8a:	667a      	str	r2, [r7, #100]	@ 0x64
 8005c8c:	f04f 0200 	mov.w	r2, #0
 8005c90:	f04f 0300 	mov.w	r3, #0
 8005c94:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005c98:	4649      	mov	r1, r9
 8005c9a:	008b      	lsls	r3, r1, #2
 8005c9c:	4641      	mov	r1, r8
 8005c9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ca2:	4641      	mov	r1, r8
 8005ca4:	008a      	lsls	r2, r1, #2
 8005ca6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005caa:	f7fa fe1f 	bl	80008ec <__aeabi_uldivmod>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce8 <UART_SetConfig+0x4e4>)
 8005cb4:	fba3 1302 	umull	r1, r3, r3, r2
 8005cb8:	095b      	lsrs	r3, r3, #5
 8005cba:	2164      	movs	r1, #100	@ 0x64
 8005cbc:	fb01 f303 	mul.w	r3, r1, r3
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	011b      	lsls	r3, r3, #4
 8005cc4:	3332      	adds	r3, #50	@ 0x32
 8005cc6:	4a08      	ldr	r2, [pc, #32]	@ (8005ce8 <UART_SetConfig+0x4e4>)
 8005cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005ccc:	095b      	lsrs	r3, r3, #5
 8005cce:	f003 020f 	and.w	r2, r3, #15
 8005cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4422      	add	r2, r4
 8005cda:	609a      	str	r2, [r3, #8]
}
 8005cdc:	bf00      	nop
 8005cde:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ce8:	51eb851f 	.word	0x51eb851f

08005cec <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005cf0:	4904      	ldr	r1, [pc, #16]	@ (8005d04 <MX_FATFS_Init+0x18>)
 8005cf2:	4805      	ldr	r0, [pc, #20]	@ (8005d08 <MX_FATFS_Init+0x1c>)
 8005cf4:	f003 fbe6 	bl	80094c4 <FATFS_LinkDriver>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	4b03      	ldr	r3, [pc, #12]	@ (8005d0c <MX_FATFS_Init+0x20>)
 8005cfe:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005d00:	bf00      	nop
 8005d02:	bd80      	pop	{r7, pc}
 8005d04:	20005358 	.word	0x20005358
 8005d08:	20000080 	.word	0x20000080
 8005d0c:	20005354 	.word	0x20005354

08005d10 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005d10:	b480      	push	{r7}
 8005d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005d14:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b082      	sub	sp, #8
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	4603      	mov	r3, r0
 8005d28:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8005d2a:	79fb      	ldrb	r3, [r7, #7]
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f000 f9d7 	bl	80060e0 <USER_SPI_initialize>
 8005d32:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3708      	adds	r7, #8
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	4603      	mov	r3, r0
 8005d44:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8005d46:	79fb      	ldrb	r3, [r7, #7]
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f000 fab5 	bl	80062b8 <USER_SPI_status>
 8005d4e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3708      	adds	r7, #8
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60b9      	str	r1, [r7, #8]
 8005d60:	607a      	str	r2, [r7, #4]
 8005d62:	603b      	str	r3, [r7, #0]
 8005d64:	4603      	mov	r3, r0
 8005d66:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8005d68:	7bf8      	ldrb	r0, [r7, #15]
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	68b9      	ldr	r1, [r7, #8]
 8005d70:	f000 fab8 	bl	80062e4 <USER_SPI_read>
 8005d74:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3710      	adds	r7, #16
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}

08005d7e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8005d7e:	b580      	push	{r7, lr}
 8005d80:	b084      	sub	sp, #16
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	60b9      	str	r1, [r7, #8]
 8005d86:	607a      	str	r2, [r7, #4]
 8005d88:	603b      	str	r3, [r7, #0]
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8005d8e:	7bf8      	ldrb	r0, [r7, #15]
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	68b9      	ldr	r1, [r7, #8]
 8005d96:	f000 fb0b 	bl	80063b0 <USER_SPI_write>
 8005d9a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3710      	adds	r7, #16
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	4603      	mov	r3, r0
 8005dac:	603a      	str	r2, [r7, #0]
 8005dae:	71fb      	strb	r3, [r7, #7]
 8005db0:	460b      	mov	r3, r1
 8005db2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8005db4:	79b9      	ldrb	r1, [r7, #6]
 8005db6:	79fb      	ldrb	r3, [r7, #7]
 8005db8:	683a      	ldr	r2, [r7, #0]
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f000 fb74 	bl	80064a8 <USER_SPI_ioctl>
 8005dc0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3708      	adds	r7, #8
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
	...

08005dcc <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8005dd4:	f7fd fa84 	bl	80032e0 <HAL_GetTick>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	4a04      	ldr	r2, [pc, #16]	@ (8005dec <SPI_Timer_On+0x20>)
 8005ddc:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8005dde:	4a04      	ldr	r2, [pc, #16]	@ (8005df0 <SPI_Timer_On+0x24>)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6013      	str	r3, [r2, #0]
}
 8005de4:	bf00      	nop
 8005de6:	3708      	adds	r7, #8
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	20005360 	.word	0x20005360
 8005df0:	20005364 	.word	0x20005364

08005df4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8005df4:	b580      	push	{r7, lr}
 8005df6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8005df8:	f7fd fa72 	bl	80032e0 <HAL_GetTick>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	4b06      	ldr	r3, [pc, #24]	@ (8005e18 <SPI_Timer_Status+0x24>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	1ad2      	subs	r2, r2, r3
 8005e04:	4b05      	ldr	r3, [pc, #20]	@ (8005e1c <SPI_Timer_Status+0x28>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	bf34      	ite	cc
 8005e0c:	2301      	movcc	r3, #1
 8005e0e:	2300      	movcs	r3, #0
 8005e10:	b2db      	uxtb	r3, r3
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	20005360 	.word	0x20005360
 8005e1c:	20005364 	.word	0x20005364

08005e20 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b086      	sub	sp, #24
 8005e24:	af02      	add	r7, sp, #8
 8005e26:	4603      	mov	r3, r0
 8005e28:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8005e2a:	f107 020f 	add.w	r2, r7, #15
 8005e2e:	1df9      	adds	r1, r7, #7
 8005e30:	2332      	movs	r3, #50	@ 0x32
 8005e32:	9300      	str	r3, [sp, #0]
 8005e34:	2301      	movs	r3, #1
 8005e36:	4804      	ldr	r0, [pc, #16]	@ (8005e48 <xchg_spi+0x28>)
 8005e38:	f7fe fb6f 	bl	800451a <HAL_SPI_TransmitReceive>
    return rxDat;
 8005e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3710      	adds	r7, #16
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop
 8005e48:	2000015c 	.word	0x2000015c

08005e4c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8005e4c:	b590      	push	{r4, r7, lr}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8005e56:	2300      	movs	r3, #0
 8005e58:	60fb      	str	r3, [r7, #12]
 8005e5a:	e00a      	b.n	8005e72 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	18d4      	adds	r4, r2, r3
 8005e62:	20ff      	movs	r0, #255	@ 0xff
 8005e64:	f7ff ffdc 	bl	8005e20 <xchg_spi>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	3301      	adds	r3, #1
 8005e70:	60fb      	str	r3, [r7, #12]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d3f0      	bcc.n	8005e5c <rcvr_spi_multi+0x10>
	}
}
 8005e7a:	bf00      	nop
 8005e7c:	bf00      	nop
 8005e7e:	3714      	adds	r7, #20
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd90      	pop	{r4, r7, pc}

08005e84 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b082      	sub	sp, #8
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	f04f 33ff 	mov.w	r3, #4294967295
 8005e96:	6879      	ldr	r1, [r7, #4]
 8005e98:	4803      	ldr	r0, [pc, #12]	@ (8005ea8 <xmit_spi_multi+0x24>)
 8005e9a:	f7fe f9fa 	bl	8004292 <HAL_SPI_Transmit>
}
 8005e9e:	bf00      	nop
 8005ea0:	3708      	adds	r7, #8
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}
 8005ea6:	bf00      	nop
 8005ea8:	2000015c 	.word	0x2000015c

08005eac <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b086      	sub	sp, #24
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8005eb4:	f7fd fa14 	bl	80032e0 <HAL_GetTick>
 8005eb8:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8005ebe:	20ff      	movs	r0, #255	@ 0xff
 8005ec0:	f7ff ffae 	bl	8005e20 <xchg_spi>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8005ec8:	7bfb      	ldrb	r3, [r7, #15]
 8005eca:	2bff      	cmp	r3, #255	@ 0xff
 8005ecc:	d007      	beq.n	8005ede <wait_ready+0x32>
 8005ece:	f7fd fa07 	bl	80032e0 <HAL_GetTick>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	1ad3      	subs	r3, r2, r3
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d8ef      	bhi.n	8005ebe <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8005ede:	7bfb      	ldrb	r3, [r7, #15]
 8005ee0:	2bff      	cmp	r3, #255	@ 0xff
 8005ee2:	bf0c      	ite	eq
 8005ee4:	2301      	moveq	r3, #1
 8005ee6:	2300      	movne	r3, #0
 8005ee8:	b2db      	uxtb	r3, r3
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3718      	adds	r7, #24
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
	...

08005ef4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8005ef8:	2201      	movs	r2, #1
 8005efa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005efe:	4804      	ldr	r0, [pc, #16]	@ (8005f10 <despiselect+0x1c>)
 8005f00:	f7fd fccc 	bl	800389c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8005f04:	20ff      	movs	r0, #255	@ 0xff
 8005f06:	f7ff ff8b 	bl	8005e20 <xchg_spi>

}
 8005f0a:	bf00      	nop
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop
 8005f10:	40020000 	.word	0x40020000

08005f14 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005f1e:	480a      	ldr	r0, [pc, #40]	@ (8005f48 <spiselect+0x34>)
 8005f20:	f7fd fcbc 	bl	800389c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8005f24:	20ff      	movs	r0, #255	@ 0xff
 8005f26:	f7ff ff7b 	bl	8005e20 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8005f2a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005f2e:	f7ff ffbd 	bl	8005eac <wait_ready>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <spiselect+0x28>
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e002      	b.n	8005f42 <spiselect+0x2e>

	despiselect();
 8005f3c:	f7ff ffda 	bl	8005ef4 <despiselect>
	return 0;	/* Timeout */
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	40020000 	.word	0x40020000

08005f4c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8005f56:	20c8      	movs	r0, #200	@ 0xc8
 8005f58:	f7ff ff38 	bl	8005dcc <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8005f5c:	20ff      	movs	r0, #255	@ 0xff
 8005f5e:	f7ff ff5f 	bl	8005e20 <xchg_spi>
 8005f62:	4603      	mov	r3, r0
 8005f64:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8005f66:	7bfb      	ldrb	r3, [r7, #15]
 8005f68:	2bff      	cmp	r3, #255	@ 0xff
 8005f6a:	d104      	bne.n	8005f76 <rcvr_datablock+0x2a>
 8005f6c:	f7ff ff42 	bl	8005df4 <SPI_Timer_Status>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d1f2      	bne.n	8005f5c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8005f76:	7bfb      	ldrb	r3, [r7, #15]
 8005f78:	2bfe      	cmp	r3, #254	@ 0xfe
 8005f7a:	d001      	beq.n	8005f80 <rcvr_datablock+0x34>
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	e00a      	b.n	8005f96 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8005f80:	6839      	ldr	r1, [r7, #0]
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f7ff ff62 	bl	8005e4c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8005f88:	20ff      	movs	r0, #255	@ 0xff
 8005f8a:	f7ff ff49 	bl	8005e20 <xchg_spi>
 8005f8e:	20ff      	movs	r0, #255	@ 0xff
 8005f90:	f7ff ff46 	bl	8005e20 <xchg_spi>

	return 1;						/* Function succeeded */
 8005f94:	2301      	movs	r3, #1
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3710      	adds	r7, #16
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}

08005f9e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8005f9e:	b580      	push	{r7, lr}
 8005fa0:	b084      	sub	sp, #16
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8005faa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005fae:	f7ff ff7d 	bl	8005eac <wait_ready>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d101      	bne.n	8005fbc <xmit_datablock+0x1e>
 8005fb8:	2300      	movs	r3, #0
 8005fba:	e01e      	b.n	8005ffa <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8005fbc:	78fb      	ldrb	r3, [r7, #3]
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7ff ff2e 	bl	8005e20 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8005fc4:	78fb      	ldrb	r3, [r7, #3]
 8005fc6:	2bfd      	cmp	r3, #253	@ 0xfd
 8005fc8:	d016      	beq.n	8005ff8 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8005fca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f7ff ff58 	bl	8005e84 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8005fd4:	20ff      	movs	r0, #255	@ 0xff
 8005fd6:	f7ff ff23 	bl	8005e20 <xchg_spi>
 8005fda:	20ff      	movs	r0, #255	@ 0xff
 8005fdc:	f7ff ff20 	bl	8005e20 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8005fe0:	20ff      	movs	r0, #255	@ 0xff
 8005fe2:	f7ff ff1d 	bl	8005e20 <xchg_spi>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8005fea:	7bfb      	ldrb	r3, [r7, #15]
 8005fec:	f003 031f 	and.w	r3, r3, #31
 8005ff0:	2b05      	cmp	r3, #5
 8005ff2:	d001      	beq.n	8005ff8 <xmit_datablock+0x5a>
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	e000      	b.n	8005ffa <xmit_datablock+0x5c>
	}
	return 1;
 8005ff8:	2301      	movs	r3, #1
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b084      	sub	sp, #16
 8006006:	af00      	add	r7, sp, #0
 8006008:	4603      	mov	r3, r0
 800600a:	6039      	str	r1, [r7, #0]
 800600c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800600e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006012:	2b00      	cmp	r3, #0
 8006014:	da0e      	bge.n	8006034 <send_cmd+0x32>
		cmd &= 0x7F;
 8006016:	79fb      	ldrb	r3, [r7, #7]
 8006018:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800601c:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800601e:	2100      	movs	r1, #0
 8006020:	2037      	movs	r0, #55	@ 0x37
 8006022:	f7ff ffee 	bl	8006002 <send_cmd>
 8006026:	4603      	mov	r3, r0
 8006028:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800602a:	7bbb      	ldrb	r3, [r7, #14]
 800602c:	2b01      	cmp	r3, #1
 800602e:	d901      	bls.n	8006034 <send_cmd+0x32>
 8006030:	7bbb      	ldrb	r3, [r7, #14]
 8006032:	e051      	b.n	80060d8 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006034:	79fb      	ldrb	r3, [r7, #7]
 8006036:	2b0c      	cmp	r3, #12
 8006038:	d008      	beq.n	800604c <send_cmd+0x4a>
		despiselect();
 800603a:	f7ff ff5b 	bl	8005ef4 <despiselect>
		if (!spiselect()) return 0xFF;
 800603e:	f7ff ff69 	bl	8005f14 <spiselect>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d101      	bne.n	800604c <send_cmd+0x4a>
 8006048:	23ff      	movs	r3, #255	@ 0xff
 800604a:	e045      	b.n	80060d8 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800604c:	79fb      	ldrb	r3, [r7, #7]
 800604e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006052:	b2db      	uxtb	r3, r3
 8006054:	4618      	mov	r0, r3
 8006056:	f7ff fee3 	bl	8005e20 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	0e1b      	lsrs	r3, r3, #24
 800605e:	b2db      	uxtb	r3, r3
 8006060:	4618      	mov	r0, r3
 8006062:	f7ff fedd 	bl	8005e20 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	0c1b      	lsrs	r3, r3, #16
 800606a:	b2db      	uxtb	r3, r3
 800606c:	4618      	mov	r0, r3
 800606e:	f7ff fed7 	bl	8005e20 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	0a1b      	lsrs	r3, r3, #8
 8006076:	b2db      	uxtb	r3, r3
 8006078:	4618      	mov	r0, r3
 800607a:	f7ff fed1 	bl	8005e20 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	b2db      	uxtb	r3, r3
 8006082:	4618      	mov	r0, r3
 8006084:	f7ff fecc 	bl	8005e20 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006088:	2301      	movs	r3, #1
 800608a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800608c:	79fb      	ldrb	r3, [r7, #7]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d101      	bne.n	8006096 <send_cmd+0x94>
 8006092:	2395      	movs	r3, #149	@ 0x95
 8006094:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006096:	79fb      	ldrb	r3, [r7, #7]
 8006098:	2b08      	cmp	r3, #8
 800609a:	d101      	bne.n	80060a0 <send_cmd+0x9e>
 800609c:	2387      	movs	r3, #135	@ 0x87
 800609e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80060a0:	7bfb      	ldrb	r3, [r7, #15]
 80060a2:	4618      	mov	r0, r3
 80060a4:	f7ff febc 	bl	8005e20 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80060a8:	79fb      	ldrb	r3, [r7, #7]
 80060aa:	2b0c      	cmp	r3, #12
 80060ac:	d102      	bne.n	80060b4 <send_cmd+0xb2>
 80060ae:	20ff      	movs	r0, #255	@ 0xff
 80060b0:	f7ff feb6 	bl	8005e20 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80060b4:	230a      	movs	r3, #10
 80060b6:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80060b8:	20ff      	movs	r0, #255	@ 0xff
 80060ba:	f7ff feb1 	bl	8005e20 <xchg_spi>
 80060be:	4603      	mov	r3, r0
 80060c0:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80060c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	da05      	bge.n	80060d6 <send_cmd+0xd4>
 80060ca:	7bfb      	ldrb	r3, [r7, #15]
 80060cc:	3b01      	subs	r3, #1
 80060ce:	73fb      	strb	r3, [r7, #15]
 80060d0:	7bfb      	ldrb	r3, [r7, #15]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d1f0      	bne.n	80060b8 <send_cmd+0xb6>

	return res;							/* Return received response */
 80060d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80060e0:	b590      	push	{r4, r7, lr}
 80060e2:	b085      	sub	sp, #20
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	4603      	mov	r3, r0
 80060e8:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80060ea:	79fb      	ldrb	r3, [r7, #7]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d001      	beq.n	80060f4 <USER_SPI_initialize+0x14>
 80060f0:	2301      	movs	r3, #1
 80060f2:	e0d6      	b.n	80062a2 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80060f4:	4b6d      	ldr	r3, [pc, #436]	@ (80062ac <USER_SPI_initialize+0x1cc>)
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d003      	beq.n	800610a <USER_SPI_initialize+0x2a>
 8006102:	4b6a      	ldr	r3, [pc, #424]	@ (80062ac <USER_SPI_initialize+0x1cc>)
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	b2db      	uxtb	r3, r3
 8006108:	e0cb      	b.n	80062a2 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800610a:	4b69      	ldr	r3, [pc, #420]	@ (80062b0 <USER_SPI_initialize+0x1d0>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8006114:	4b66      	ldr	r3, [pc, #408]	@ (80062b0 <USER_SPI_initialize+0x1d0>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 800611c:	601a      	str	r2, [r3, #0]
	for (n = 30; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800611e:	231e      	movs	r3, #30
 8006120:	73fb      	strb	r3, [r7, #15]
 8006122:	e005      	b.n	8006130 <USER_SPI_initialize+0x50>
 8006124:	20ff      	movs	r0, #255	@ 0xff
 8006126:	f7ff fe7b 	bl	8005e20 <xchg_spi>
 800612a:	7bfb      	ldrb	r3, [r7, #15]
 800612c:	3b01      	subs	r3, #1
 800612e:	73fb      	strb	r3, [r7, #15]
 8006130:	7bfb      	ldrb	r3, [r7, #15]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1f6      	bne.n	8006124 <USER_SPI_initialize+0x44>

	ty = 0;
 8006136:	2300      	movs	r3, #0
 8006138:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800613a:	2100      	movs	r1, #0
 800613c:	2000      	movs	r0, #0
 800613e:	f7ff ff60 	bl	8006002 <send_cmd>
 8006142:	4603      	mov	r3, r0
 8006144:	2b01      	cmp	r3, #1
 8006146:	f040 808b 	bne.w	8006260 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800614a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800614e:	f7ff fe3d 	bl	8005dcc <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8006152:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8006156:	2008      	movs	r0, #8
 8006158:	f7ff ff53 	bl	8006002 <send_cmd>
 800615c:	4603      	mov	r3, r0
 800615e:	2b01      	cmp	r3, #1
 8006160:	d151      	bne.n	8006206 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8006162:	2300      	movs	r3, #0
 8006164:	73fb      	strb	r3, [r7, #15]
 8006166:	e00d      	b.n	8006184 <USER_SPI_initialize+0xa4>
 8006168:	7bfc      	ldrb	r4, [r7, #15]
 800616a:	20ff      	movs	r0, #255	@ 0xff
 800616c:	f7ff fe58 	bl	8005e20 <xchg_spi>
 8006170:	4603      	mov	r3, r0
 8006172:	461a      	mov	r2, r3
 8006174:	f104 0310 	add.w	r3, r4, #16
 8006178:	443b      	add	r3, r7
 800617a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800617e:	7bfb      	ldrb	r3, [r7, #15]
 8006180:	3301      	adds	r3, #1
 8006182:	73fb      	strb	r3, [r7, #15]
 8006184:	7bfb      	ldrb	r3, [r7, #15]
 8006186:	2b03      	cmp	r3, #3
 8006188:	d9ee      	bls.n	8006168 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800618a:	7abb      	ldrb	r3, [r7, #10]
 800618c:	2b01      	cmp	r3, #1
 800618e:	d167      	bne.n	8006260 <USER_SPI_initialize+0x180>
 8006190:	7afb      	ldrb	r3, [r7, #11]
 8006192:	2baa      	cmp	r3, #170	@ 0xaa
 8006194:	d164      	bne.n	8006260 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8006196:	bf00      	nop
 8006198:	f7ff fe2c 	bl	8005df4 <SPI_Timer_Status>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d007      	beq.n	80061b2 <USER_SPI_initialize+0xd2>
 80061a2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80061a6:	20a9      	movs	r0, #169	@ 0xa9
 80061a8:	f7ff ff2b 	bl	8006002 <send_cmd>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d1f2      	bne.n	8006198 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80061b2:	f7ff fe1f 	bl	8005df4 <SPI_Timer_Status>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d051      	beq.n	8006260 <USER_SPI_initialize+0x180>
 80061bc:	2100      	movs	r1, #0
 80061be:	203a      	movs	r0, #58	@ 0x3a
 80061c0:	f7ff ff1f 	bl	8006002 <send_cmd>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d14a      	bne.n	8006260 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80061ca:	2300      	movs	r3, #0
 80061cc:	73fb      	strb	r3, [r7, #15]
 80061ce:	e00d      	b.n	80061ec <USER_SPI_initialize+0x10c>
 80061d0:	7bfc      	ldrb	r4, [r7, #15]
 80061d2:	20ff      	movs	r0, #255	@ 0xff
 80061d4:	f7ff fe24 	bl	8005e20 <xchg_spi>
 80061d8:	4603      	mov	r3, r0
 80061da:	461a      	mov	r2, r3
 80061dc:	f104 0310 	add.w	r3, r4, #16
 80061e0:	443b      	add	r3, r7
 80061e2:	f803 2c08 	strb.w	r2, [r3, #-8]
 80061e6:	7bfb      	ldrb	r3, [r7, #15]
 80061e8:	3301      	adds	r3, #1
 80061ea:	73fb      	strb	r3, [r7, #15]
 80061ec:	7bfb      	ldrb	r3, [r7, #15]
 80061ee:	2b03      	cmp	r3, #3
 80061f0:	d9ee      	bls.n	80061d0 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80061f2:	7a3b      	ldrb	r3, [r7, #8]
 80061f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d001      	beq.n	8006200 <USER_SPI_initialize+0x120>
 80061fc:	230c      	movs	r3, #12
 80061fe:	e000      	b.n	8006202 <USER_SPI_initialize+0x122>
 8006200:	2304      	movs	r3, #4
 8006202:	737b      	strb	r3, [r7, #13]
 8006204:	e02c      	b.n	8006260 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8006206:	2100      	movs	r1, #0
 8006208:	20a9      	movs	r0, #169	@ 0xa9
 800620a:	f7ff fefa 	bl	8006002 <send_cmd>
 800620e:	4603      	mov	r3, r0
 8006210:	2b01      	cmp	r3, #1
 8006212:	d804      	bhi.n	800621e <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8006214:	2302      	movs	r3, #2
 8006216:	737b      	strb	r3, [r7, #13]
 8006218:	23a9      	movs	r3, #169	@ 0xa9
 800621a:	73bb      	strb	r3, [r7, #14]
 800621c:	e003      	b.n	8006226 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800621e:	2301      	movs	r3, #1
 8006220:	737b      	strb	r3, [r7, #13]
 8006222:	2301      	movs	r3, #1
 8006224:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8006226:	bf00      	nop
 8006228:	f7ff fde4 	bl	8005df4 <SPI_Timer_Status>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d007      	beq.n	8006242 <USER_SPI_initialize+0x162>
 8006232:	7bbb      	ldrb	r3, [r7, #14]
 8006234:	2100      	movs	r1, #0
 8006236:	4618      	mov	r0, r3
 8006238:	f7ff fee3 	bl	8006002 <send_cmd>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1f2      	bne.n	8006228 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8006242:	f7ff fdd7 	bl	8005df4 <SPI_Timer_Status>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d007      	beq.n	800625c <USER_SPI_initialize+0x17c>
 800624c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006250:	2010      	movs	r0, #16
 8006252:	f7ff fed6 	bl	8006002 <send_cmd>
 8006256:	4603      	mov	r3, r0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d001      	beq.n	8006260 <USER_SPI_initialize+0x180>
				ty = 0;
 800625c:	2300      	movs	r3, #0
 800625e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8006260:	4a14      	ldr	r2, [pc, #80]	@ (80062b4 <USER_SPI_initialize+0x1d4>)
 8006262:	7b7b      	ldrb	r3, [r7, #13]
 8006264:	7013      	strb	r3, [r2, #0]
	despiselect();
 8006266:	f7ff fe45 	bl	8005ef4 <despiselect>

	if (ty) {			/* OK */
 800626a:	7b7b      	ldrb	r3, [r7, #13]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d012      	beq.n	8006296 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8006270:	4b0f      	ldr	r3, [pc, #60]	@ (80062b0 <USER_SPI_initialize+0x1d0>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800627a:	4b0d      	ldr	r3, [pc, #52]	@ (80062b0 <USER_SPI_initialize+0x1d0>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f042 0208 	orr.w	r2, r2, #8
 8006282:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006284:	4b09      	ldr	r3, [pc, #36]	@ (80062ac <USER_SPI_initialize+0x1cc>)
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	b2db      	uxtb	r3, r3
 800628a:	f023 0301 	bic.w	r3, r3, #1
 800628e:	b2da      	uxtb	r2, r3
 8006290:	4b06      	ldr	r3, [pc, #24]	@ (80062ac <USER_SPI_initialize+0x1cc>)
 8006292:	701a      	strb	r2, [r3, #0]
 8006294:	e002      	b.n	800629c <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006296:	4b05      	ldr	r3, [pc, #20]	@ (80062ac <USER_SPI_initialize+0x1cc>)
 8006298:	2201      	movs	r2, #1
 800629a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800629c:	4b03      	ldr	r3, [pc, #12]	@ (80062ac <USER_SPI_initialize+0x1cc>)
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	b2db      	uxtb	r3, r3
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3714      	adds	r7, #20
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd90      	pop	{r4, r7, pc}
 80062aa:	bf00      	nop
 80062ac:	20000094 	.word	0x20000094
 80062b0:	2000015c 	.word	0x2000015c
 80062b4:	2000535c 	.word	0x2000535c

080062b8 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	4603      	mov	r3, r0
 80062c0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80062c2:	79fb      	ldrb	r3, [r7, #7]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d001      	beq.n	80062cc <USER_SPI_status+0x14>
 80062c8:	2301      	movs	r3, #1
 80062ca:	e002      	b.n	80062d2 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80062cc:	4b04      	ldr	r3, [pc, #16]	@ (80062e0 <USER_SPI_status+0x28>)
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	b2db      	uxtb	r3, r3
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	370c      	adds	r7, #12
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	20000094 	.word	0x20000094

080062e4 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60b9      	str	r1, [r7, #8]
 80062ec:	607a      	str	r2, [r7, #4]
 80062ee:	603b      	str	r3, [r7, #0]
 80062f0:	4603      	mov	r3, r0
 80062f2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80062f4:	7bfb      	ldrb	r3, [r7, #15]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d102      	bne.n	8006300 <USER_SPI_read+0x1c>
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d101      	bne.n	8006304 <USER_SPI_read+0x20>
 8006300:	2304      	movs	r3, #4
 8006302:	e04d      	b.n	80063a0 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006304:	4b28      	ldr	r3, [pc, #160]	@ (80063a8 <USER_SPI_read+0xc4>)
 8006306:	781b      	ldrb	r3, [r3, #0]
 8006308:	b2db      	uxtb	r3, r3
 800630a:	f003 0301 	and.w	r3, r3, #1
 800630e:	2b00      	cmp	r3, #0
 8006310:	d001      	beq.n	8006316 <USER_SPI_read+0x32>
 8006312:	2303      	movs	r3, #3
 8006314:	e044      	b.n	80063a0 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8006316:	4b25      	ldr	r3, [pc, #148]	@ (80063ac <USER_SPI_read+0xc8>)
 8006318:	781b      	ldrb	r3, [r3, #0]
 800631a:	f003 0308 	and.w	r3, r3, #8
 800631e:	2b00      	cmp	r3, #0
 8006320:	d102      	bne.n	8006328 <USER_SPI_read+0x44>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	025b      	lsls	r3, r3, #9
 8006326:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d111      	bne.n	8006352 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800632e:	6879      	ldr	r1, [r7, #4]
 8006330:	2011      	movs	r0, #17
 8006332:	f7ff fe66 	bl	8006002 <send_cmd>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d129      	bne.n	8006390 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800633c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006340:	68b8      	ldr	r0, [r7, #8]
 8006342:	f7ff fe03 	bl	8005f4c <rcvr_datablock>
 8006346:	4603      	mov	r3, r0
 8006348:	2b00      	cmp	r3, #0
 800634a:	d021      	beq.n	8006390 <USER_SPI_read+0xac>
			count = 0;
 800634c:	2300      	movs	r3, #0
 800634e:	603b      	str	r3, [r7, #0]
 8006350:	e01e      	b.n	8006390 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8006352:	6879      	ldr	r1, [r7, #4]
 8006354:	2012      	movs	r0, #18
 8006356:	f7ff fe54 	bl	8006002 <send_cmd>
 800635a:	4603      	mov	r3, r0
 800635c:	2b00      	cmp	r3, #0
 800635e:	d117      	bne.n	8006390 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8006360:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006364:	68b8      	ldr	r0, [r7, #8]
 8006366:	f7ff fdf1 	bl	8005f4c <rcvr_datablock>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d00a      	beq.n	8006386 <USER_SPI_read+0xa2>
				buff += 512;
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006376:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	3b01      	subs	r3, #1
 800637c:	603b      	str	r3, [r7, #0]
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d1ed      	bne.n	8006360 <USER_SPI_read+0x7c>
 8006384:	e000      	b.n	8006388 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006386:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006388:	2100      	movs	r1, #0
 800638a:	200c      	movs	r0, #12
 800638c:	f7ff fe39 	bl	8006002 <send_cmd>
		}
	}
	despiselect();
 8006390:	f7ff fdb0 	bl	8005ef4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	2b00      	cmp	r3, #0
 8006398:	bf14      	ite	ne
 800639a:	2301      	movne	r3, #1
 800639c:	2300      	moveq	r3, #0
 800639e:	b2db      	uxtb	r3, r3
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	3710      	adds	r7, #16
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}
 80063a8:	20000094 	.word	0x20000094
 80063ac:	2000535c 	.word	0x2000535c

080063b0 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	60b9      	str	r1, [r7, #8]
 80063b8:	607a      	str	r2, [r7, #4]
 80063ba:	603b      	str	r3, [r7, #0]
 80063bc:	4603      	mov	r3, r0
 80063be:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80063c0:	7bfb      	ldrb	r3, [r7, #15]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d102      	bne.n	80063cc <USER_SPI_write+0x1c>
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d101      	bne.n	80063d0 <USER_SPI_write+0x20>
 80063cc:	2304      	movs	r3, #4
 80063ce:	e063      	b.n	8006498 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80063d0:	4b33      	ldr	r3, [pc, #204]	@ (80064a0 <USER_SPI_write+0xf0>)
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	f003 0301 	and.w	r3, r3, #1
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d001      	beq.n	80063e2 <USER_SPI_write+0x32>
 80063de:	2303      	movs	r3, #3
 80063e0:	e05a      	b.n	8006498 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80063e2:	4b2f      	ldr	r3, [pc, #188]	@ (80064a0 <USER_SPI_write+0xf0>)
 80063e4:	781b      	ldrb	r3, [r3, #0]
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	f003 0304 	and.w	r3, r3, #4
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d001      	beq.n	80063f4 <USER_SPI_write+0x44>
 80063f0:	2302      	movs	r3, #2
 80063f2:	e051      	b.n	8006498 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80063f4:	4b2b      	ldr	r3, [pc, #172]	@ (80064a4 <USER_SPI_write+0xf4>)
 80063f6:	781b      	ldrb	r3, [r3, #0]
 80063f8:	f003 0308 	and.w	r3, r3, #8
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d102      	bne.n	8006406 <USER_SPI_write+0x56>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	025b      	lsls	r3, r3, #9
 8006404:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	2b01      	cmp	r3, #1
 800640a:	d110      	bne.n	800642e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800640c:	6879      	ldr	r1, [r7, #4]
 800640e:	2018      	movs	r0, #24
 8006410:	f7ff fdf7 	bl	8006002 <send_cmd>
 8006414:	4603      	mov	r3, r0
 8006416:	2b00      	cmp	r3, #0
 8006418:	d136      	bne.n	8006488 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800641a:	21fe      	movs	r1, #254	@ 0xfe
 800641c:	68b8      	ldr	r0, [r7, #8]
 800641e:	f7ff fdbe 	bl	8005f9e <xmit_datablock>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d02f      	beq.n	8006488 <USER_SPI_write+0xd8>
			count = 0;
 8006428:	2300      	movs	r3, #0
 800642a:	603b      	str	r3, [r7, #0]
 800642c:	e02c      	b.n	8006488 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800642e:	4b1d      	ldr	r3, [pc, #116]	@ (80064a4 <USER_SPI_write+0xf4>)
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	f003 0306 	and.w	r3, r3, #6
 8006436:	2b00      	cmp	r3, #0
 8006438:	d003      	beq.n	8006442 <USER_SPI_write+0x92>
 800643a:	6839      	ldr	r1, [r7, #0]
 800643c:	2097      	movs	r0, #151	@ 0x97
 800643e:	f7ff fde0 	bl	8006002 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8006442:	6879      	ldr	r1, [r7, #4]
 8006444:	2019      	movs	r0, #25
 8006446:	f7ff fddc 	bl	8006002 <send_cmd>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d11b      	bne.n	8006488 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8006450:	21fc      	movs	r1, #252	@ 0xfc
 8006452:	68b8      	ldr	r0, [r7, #8]
 8006454:	f7ff fda3 	bl	8005f9e <xmit_datablock>
 8006458:	4603      	mov	r3, r0
 800645a:	2b00      	cmp	r3, #0
 800645c:	d00a      	beq.n	8006474 <USER_SPI_write+0xc4>
				buff += 512;
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006464:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	3b01      	subs	r3, #1
 800646a:	603b      	str	r3, [r7, #0]
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d1ee      	bne.n	8006450 <USER_SPI_write+0xa0>
 8006472:	e000      	b.n	8006476 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006474:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8006476:	21fd      	movs	r1, #253	@ 0xfd
 8006478:	2000      	movs	r0, #0
 800647a:	f7ff fd90 	bl	8005f9e <xmit_datablock>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d101      	bne.n	8006488 <USER_SPI_write+0xd8>
 8006484:	2301      	movs	r3, #1
 8006486:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8006488:	f7ff fd34 	bl	8005ef4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	2b00      	cmp	r3, #0
 8006490:	bf14      	ite	ne
 8006492:	2301      	movne	r3, #1
 8006494:	2300      	moveq	r3, #0
 8006496:	b2db      	uxtb	r3, r3
}
 8006498:	4618      	mov	r0, r3
 800649a:	3710      	adds	r7, #16
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	20000094 	.word	0x20000094
 80064a4:	2000535c 	.word	0x2000535c

080064a8 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b08c      	sub	sp, #48	@ 0x30
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	4603      	mov	r3, r0
 80064b0:	603a      	str	r2, [r7, #0]
 80064b2:	71fb      	strb	r3, [r7, #7]
 80064b4:	460b      	mov	r3, r1
 80064b6:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80064b8:	79fb      	ldrb	r3, [r7, #7]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d001      	beq.n	80064c2 <USER_SPI_ioctl+0x1a>
 80064be:	2304      	movs	r3, #4
 80064c0:	e15a      	b.n	8006778 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80064c2:	4baf      	ldr	r3, [pc, #700]	@ (8006780 <USER_SPI_ioctl+0x2d8>)
 80064c4:	781b      	ldrb	r3, [r3, #0]
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	f003 0301 	and.w	r3, r3, #1
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d001      	beq.n	80064d4 <USER_SPI_ioctl+0x2c>
 80064d0:	2303      	movs	r3, #3
 80064d2:	e151      	b.n	8006778 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 80064da:	79bb      	ldrb	r3, [r7, #6]
 80064dc:	2b04      	cmp	r3, #4
 80064de:	f200 8136 	bhi.w	800674e <USER_SPI_ioctl+0x2a6>
 80064e2:	a201      	add	r2, pc, #4	@ (adr r2, 80064e8 <USER_SPI_ioctl+0x40>)
 80064e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064e8:	080064fd 	.word	0x080064fd
 80064ec:	08006511 	.word	0x08006511
 80064f0:	0800674f 	.word	0x0800674f
 80064f4:	080065bd 	.word	0x080065bd
 80064f8:	080066b3 	.word	0x080066b3
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80064fc:	f7ff fd0a 	bl	8005f14 <spiselect>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 8127 	beq.w	8006756 <USER_SPI_ioctl+0x2ae>
 8006508:	2300      	movs	r3, #0
 800650a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800650e:	e122      	b.n	8006756 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8006510:	2100      	movs	r1, #0
 8006512:	2009      	movs	r0, #9
 8006514:	f7ff fd75 	bl	8006002 <send_cmd>
 8006518:	4603      	mov	r3, r0
 800651a:	2b00      	cmp	r3, #0
 800651c:	f040 811d 	bne.w	800675a <USER_SPI_ioctl+0x2b2>
 8006520:	f107 030c 	add.w	r3, r7, #12
 8006524:	2110      	movs	r1, #16
 8006526:	4618      	mov	r0, r3
 8006528:	f7ff fd10 	bl	8005f4c <rcvr_datablock>
 800652c:	4603      	mov	r3, r0
 800652e:	2b00      	cmp	r3, #0
 8006530:	f000 8113 	beq.w	800675a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8006534:	7b3b      	ldrb	r3, [r7, #12]
 8006536:	099b      	lsrs	r3, r3, #6
 8006538:	b2db      	uxtb	r3, r3
 800653a:	2b01      	cmp	r3, #1
 800653c:	d111      	bne.n	8006562 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800653e:	7d7b      	ldrb	r3, [r7, #21]
 8006540:	461a      	mov	r2, r3
 8006542:	7d3b      	ldrb	r3, [r7, #20]
 8006544:	021b      	lsls	r3, r3, #8
 8006546:	4413      	add	r3, r2
 8006548:	461a      	mov	r2, r3
 800654a:	7cfb      	ldrb	r3, [r7, #19]
 800654c:	041b      	lsls	r3, r3, #16
 800654e:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8006552:	4413      	add	r3, r2
 8006554:	3301      	adds	r3, #1
 8006556:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	029a      	lsls	r2, r3, #10
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	601a      	str	r2, [r3, #0]
 8006560:	e028      	b.n	80065b4 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8006562:	7c7b      	ldrb	r3, [r7, #17]
 8006564:	f003 030f 	and.w	r3, r3, #15
 8006568:	b2da      	uxtb	r2, r3
 800656a:	7dbb      	ldrb	r3, [r7, #22]
 800656c:	09db      	lsrs	r3, r3, #7
 800656e:	b2db      	uxtb	r3, r3
 8006570:	4413      	add	r3, r2
 8006572:	b2da      	uxtb	r2, r3
 8006574:	7d7b      	ldrb	r3, [r7, #21]
 8006576:	005b      	lsls	r3, r3, #1
 8006578:	b2db      	uxtb	r3, r3
 800657a:	f003 0306 	and.w	r3, r3, #6
 800657e:	b2db      	uxtb	r3, r3
 8006580:	4413      	add	r3, r2
 8006582:	b2db      	uxtb	r3, r3
 8006584:	3302      	adds	r3, #2
 8006586:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800658a:	7d3b      	ldrb	r3, [r7, #20]
 800658c:	099b      	lsrs	r3, r3, #6
 800658e:	b2db      	uxtb	r3, r3
 8006590:	461a      	mov	r2, r3
 8006592:	7cfb      	ldrb	r3, [r7, #19]
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	441a      	add	r2, r3
 8006598:	7cbb      	ldrb	r3, [r7, #18]
 800659a:	029b      	lsls	r3, r3, #10
 800659c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80065a0:	4413      	add	r3, r2
 80065a2:	3301      	adds	r3, #1
 80065a4:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80065a6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80065aa:	3b09      	subs	r3, #9
 80065ac:	69fa      	ldr	r2, [r7, #28]
 80065ae:	409a      	lsls	r2, r3
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80065b4:	2300      	movs	r3, #0
 80065b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80065ba:	e0ce      	b.n	800675a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80065bc:	4b71      	ldr	r3, [pc, #452]	@ (8006784 <USER_SPI_ioctl+0x2dc>)
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	f003 0304 	and.w	r3, r3, #4
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d031      	beq.n	800662c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80065c8:	2100      	movs	r1, #0
 80065ca:	208d      	movs	r0, #141	@ 0x8d
 80065cc:	f7ff fd19 	bl	8006002 <send_cmd>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f040 80c3 	bne.w	800675e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80065d8:	20ff      	movs	r0, #255	@ 0xff
 80065da:	f7ff fc21 	bl	8005e20 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80065de:	f107 030c 	add.w	r3, r7, #12
 80065e2:	2110      	movs	r1, #16
 80065e4:	4618      	mov	r0, r3
 80065e6:	f7ff fcb1 	bl	8005f4c <rcvr_datablock>
 80065ea:	4603      	mov	r3, r0
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	f000 80b6 	beq.w	800675e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80065f2:	2330      	movs	r3, #48	@ 0x30
 80065f4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80065f8:	e007      	b.n	800660a <USER_SPI_ioctl+0x162>
 80065fa:	20ff      	movs	r0, #255	@ 0xff
 80065fc:	f7ff fc10 	bl	8005e20 <xchg_spi>
 8006600:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006604:	3b01      	subs	r3, #1
 8006606:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800660a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800660e:	2b00      	cmp	r3, #0
 8006610:	d1f3      	bne.n	80065fa <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8006612:	7dbb      	ldrb	r3, [r7, #22]
 8006614:	091b      	lsrs	r3, r3, #4
 8006616:	b2db      	uxtb	r3, r3
 8006618:	461a      	mov	r2, r3
 800661a:	2310      	movs	r3, #16
 800661c:	fa03 f202 	lsl.w	r2, r3, r2
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8006624:	2300      	movs	r3, #0
 8006626:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800662a:	e098      	b.n	800675e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800662c:	2100      	movs	r1, #0
 800662e:	2009      	movs	r0, #9
 8006630:	f7ff fce7 	bl	8006002 <send_cmd>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	f040 8091 	bne.w	800675e <USER_SPI_ioctl+0x2b6>
 800663c:	f107 030c 	add.w	r3, r7, #12
 8006640:	2110      	movs	r1, #16
 8006642:	4618      	mov	r0, r3
 8006644:	f7ff fc82 	bl	8005f4c <rcvr_datablock>
 8006648:	4603      	mov	r3, r0
 800664a:	2b00      	cmp	r3, #0
 800664c:	f000 8087 	beq.w	800675e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8006650:	4b4c      	ldr	r3, [pc, #304]	@ (8006784 <USER_SPI_ioctl+0x2dc>)
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	f003 0302 	and.w	r3, r3, #2
 8006658:	2b00      	cmp	r3, #0
 800665a:	d012      	beq.n	8006682 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800665c:	7dbb      	ldrb	r3, [r7, #22]
 800665e:	005b      	lsls	r3, r3, #1
 8006660:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8006664:	7dfa      	ldrb	r2, [r7, #23]
 8006666:	09d2      	lsrs	r2, r2, #7
 8006668:	b2d2      	uxtb	r2, r2
 800666a:	4413      	add	r3, r2
 800666c:	1c5a      	adds	r2, r3, #1
 800666e:	7e7b      	ldrb	r3, [r7, #25]
 8006670:	099b      	lsrs	r3, r3, #6
 8006672:	b2db      	uxtb	r3, r3
 8006674:	3b01      	subs	r3, #1
 8006676:	fa02 f303 	lsl.w	r3, r2, r3
 800667a:	461a      	mov	r2, r3
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	601a      	str	r2, [r3, #0]
 8006680:	e013      	b.n	80066aa <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8006682:	7dbb      	ldrb	r3, [r7, #22]
 8006684:	109b      	asrs	r3, r3, #2
 8006686:	b29b      	uxth	r3, r3
 8006688:	f003 031f 	and.w	r3, r3, #31
 800668c:	3301      	adds	r3, #1
 800668e:	7dfa      	ldrb	r2, [r7, #23]
 8006690:	00d2      	lsls	r2, r2, #3
 8006692:	f002 0218 	and.w	r2, r2, #24
 8006696:	7df9      	ldrb	r1, [r7, #23]
 8006698:	0949      	lsrs	r1, r1, #5
 800669a:	b2c9      	uxtb	r1, r1
 800669c:	440a      	add	r2, r1
 800669e:	3201      	adds	r2, #1
 80066a0:	fb02 f303 	mul.w	r3, r2, r3
 80066a4:	461a      	mov	r2, r3
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80066aa:	2300      	movs	r3, #0
 80066ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80066b0:	e055      	b.n	800675e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80066b2:	4b34      	ldr	r3, [pc, #208]	@ (8006784 <USER_SPI_ioctl+0x2dc>)
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	f003 0306 	and.w	r3, r3, #6
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d051      	beq.n	8006762 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80066be:	f107 020c 	add.w	r2, r7, #12
 80066c2:	79fb      	ldrb	r3, [r7, #7]
 80066c4:	210b      	movs	r1, #11
 80066c6:	4618      	mov	r0, r3
 80066c8:	f7ff feee 	bl	80064a8 <USER_SPI_ioctl>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d149      	bne.n	8006766 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80066d2:	7b3b      	ldrb	r3, [r7, #12]
 80066d4:	099b      	lsrs	r3, r3, #6
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d104      	bne.n	80066e6 <USER_SPI_ioctl+0x23e>
 80066dc:	7dbb      	ldrb	r3, [r7, #22]
 80066de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d041      	beq.n	800676a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	623b      	str	r3, [r7, #32]
 80066ea:	6a3b      	ldr	r3, [r7, #32]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066f0:	6a3b      	ldr	r3, [r7, #32]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80066f6:	4b23      	ldr	r3, [pc, #140]	@ (8006784 <USER_SPI_ioctl+0x2dc>)
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	f003 0308 	and.w	r3, r3, #8
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d105      	bne.n	800670e <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8006702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006704:	025b      	lsls	r3, r3, #9
 8006706:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800670a:	025b      	lsls	r3, r3, #9
 800670c:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800670e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006710:	2020      	movs	r0, #32
 8006712:	f7ff fc76 	bl	8006002 <send_cmd>
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d128      	bne.n	800676e <USER_SPI_ioctl+0x2c6>
 800671c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800671e:	2021      	movs	r0, #33	@ 0x21
 8006720:	f7ff fc6f 	bl	8006002 <send_cmd>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d121      	bne.n	800676e <USER_SPI_ioctl+0x2c6>
 800672a:	2100      	movs	r1, #0
 800672c:	2026      	movs	r0, #38	@ 0x26
 800672e:	f7ff fc68 	bl	8006002 <send_cmd>
 8006732:	4603      	mov	r3, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	d11a      	bne.n	800676e <USER_SPI_ioctl+0x2c6>
 8006738:	f247 5030 	movw	r0, #30000	@ 0x7530
 800673c:	f7ff fbb6 	bl	8005eac <wait_ready>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d013      	beq.n	800676e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8006746:	2300      	movs	r3, #0
 8006748:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800674c:	e00f      	b.n	800676e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800674e:	2304      	movs	r3, #4
 8006750:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006754:	e00c      	b.n	8006770 <USER_SPI_ioctl+0x2c8>
		break;
 8006756:	bf00      	nop
 8006758:	e00a      	b.n	8006770 <USER_SPI_ioctl+0x2c8>
		break;
 800675a:	bf00      	nop
 800675c:	e008      	b.n	8006770 <USER_SPI_ioctl+0x2c8>
		break;
 800675e:	bf00      	nop
 8006760:	e006      	b.n	8006770 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006762:	bf00      	nop
 8006764:	e004      	b.n	8006770 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006766:	bf00      	nop
 8006768:	e002      	b.n	8006770 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800676a:	bf00      	nop
 800676c:	e000      	b.n	8006770 <USER_SPI_ioctl+0x2c8>
		break;
 800676e:	bf00      	nop
	}

	despiselect();
 8006770:	f7ff fbc0 	bl	8005ef4 <despiselect>

	return res;
 8006774:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006778:	4618      	mov	r0, r3
 800677a:	3730      	adds	r7, #48	@ 0x30
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}
 8006780:	20000094 	.word	0x20000094
 8006784:	2000535c 	.word	0x2000535c

08006788 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
 800678e:	4603      	mov	r3, r0
 8006790:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006792:	79fb      	ldrb	r3, [r7, #7]
 8006794:	4a08      	ldr	r2, [pc, #32]	@ (80067b8 <disk_status+0x30>)
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	4413      	add	r3, r2
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	79fa      	ldrb	r2, [r7, #7]
 80067a0:	4905      	ldr	r1, [pc, #20]	@ (80067b8 <disk_status+0x30>)
 80067a2:	440a      	add	r2, r1
 80067a4:	7a12      	ldrb	r2, [r2, #8]
 80067a6:	4610      	mov	r0, r2
 80067a8:	4798      	blx	r3
 80067aa:	4603      	mov	r3, r0
 80067ac:	73fb      	strb	r3, [r7, #15]
  return stat;
 80067ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3710      	adds	r7, #16
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}
 80067b8:	20005590 	.word	0x20005590

080067bc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	4603      	mov	r3, r0
 80067c4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80067c6:	2300      	movs	r3, #0
 80067c8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80067ca:	79fb      	ldrb	r3, [r7, #7]
 80067cc:	4a0e      	ldr	r2, [pc, #56]	@ (8006808 <disk_initialize+0x4c>)
 80067ce:	5cd3      	ldrb	r3, [r2, r3]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d114      	bne.n	80067fe <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80067d4:	79fb      	ldrb	r3, [r7, #7]
 80067d6:	4a0c      	ldr	r2, [pc, #48]	@ (8006808 <disk_initialize+0x4c>)
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	4413      	add	r3, r2
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	79fa      	ldrb	r2, [r7, #7]
 80067e2:	4909      	ldr	r1, [pc, #36]	@ (8006808 <disk_initialize+0x4c>)
 80067e4:	440a      	add	r2, r1
 80067e6:	7a12      	ldrb	r2, [r2, #8]
 80067e8:	4610      	mov	r0, r2
 80067ea:	4798      	blx	r3
 80067ec:	4603      	mov	r3, r0
 80067ee:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80067f0:	7bfb      	ldrb	r3, [r7, #15]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d103      	bne.n	80067fe <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80067f6:	79fb      	ldrb	r3, [r7, #7]
 80067f8:	4a03      	ldr	r2, [pc, #12]	@ (8006808 <disk_initialize+0x4c>)
 80067fa:	2101      	movs	r1, #1
 80067fc:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80067fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006800:	4618      	mov	r0, r3
 8006802:	3710      	adds	r7, #16
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}
 8006808:	20005590 	.word	0x20005590

0800680c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800680c:	b590      	push	{r4, r7, lr}
 800680e:	b087      	sub	sp, #28
 8006810:	af00      	add	r7, sp, #0
 8006812:	60b9      	str	r1, [r7, #8]
 8006814:	607a      	str	r2, [r7, #4]
 8006816:	603b      	str	r3, [r7, #0]
 8006818:	4603      	mov	r3, r0
 800681a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800681c:	7bfb      	ldrb	r3, [r7, #15]
 800681e:	4a0a      	ldr	r2, [pc, #40]	@ (8006848 <disk_read+0x3c>)
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	4413      	add	r3, r2
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	689c      	ldr	r4, [r3, #8]
 8006828:	7bfb      	ldrb	r3, [r7, #15]
 800682a:	4a07      	ldr	r2, [pc, #28]	@ (8006848 <disk_read+0x3c>)
 800682c:	4413      	add	r3, r2
 800682e:	7a18      	ldrb	r0, [r3, #8]
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	68b9      	ldr	r1, [r7, #8]
 8006836:	47a0      	blx	r4
 8006838:	4603      	mov	r3, r0
 800683a:	75fb      	strb	r3, [r7, #23]
  return res;
 800683c:	7dfb      	ldrb	r3, [r7, #23]
}
 800683e:	4618      	mov	r0, r3
 8006840:	371c      	adds	r7, #28
 8006842:	46bd      	mov	sp, r7
 8006844:	bd90      	pop	{r4, r7, pc}
 8006846:	bf00      	nop
 8006848:	20005590 	.word	0x20005590

0800684c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800684c:	b590      	push	{r4, r7, lr}
 800684e:	b087      	sub	sp, #28
 8006850:	af00      	add	r7, sp, #0
 8006852:	60b9      	str	r1, [r7, #8]
 8006854:	607a      	str	r2, [r7, #4]
 8006856:	603b      	str	r3, [r7, #0]
 8006858:	4603      	mov	r3, r0
 800685a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800685c:	7bfb      	ldrb	r3, [r7, #15]
 800685e:	4a0a      	ldr	r2, [pc, #40]	@ (8006888 <disk_write+0x3c>)
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	4413      	add	r3, r2
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	68dc      	ldr	r4, [r3, #12]
 8006868:	7bfb      	ldrb	r3, [r7, #15]
 800686a:	4a07      	ldr	r2, [pc, #28]	@ (8006888 <disk_write+0x3c>)
 800686c:	4413      	add	r3, r2
 800686e:	7a18      	ldrb	r0, [r3, #8]
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	68b9      	ldr	r1, [r7, #8]
 8006876:	47a0      	blx	r4
 8006878:	4603      	mov	r3, r0
 800687a:	75fb      	strb	r3, [r7, #23]
  return res;
 800687c:	7dfb      	ldrb	r3, [r7, #23]
}
 800687e:	4618      	mov	r0, r3
 8006880:	371c      	adds	r7, #28
 8006882:	46bd      	mov	sp, r7
 8006884:	bd90      	pop	{r4, r7, pc}
 8006886:	bf00      	nop
 8006888:	20005590 	.word	0x20005590

0800688c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800688c:	b480      	push	{r7}
 800688e:	b085      	sub	sp, #20
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	3301      	adds	r3, #1
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800689c:	89fb      	ldrh	r3, [r7, #14]
 800689e:	021b      	lsls	r3, r3, #8
 80068a0:	b21a      	sxth	r2, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	b21b      	sxth	r3, r3
 80068a8:	4313      	orrs	r3, r2
 80068aa:	b21b      	sxth	r3, r3
 80068ac:	81fb      	strh	r3, [r7, #14]
	return rv;
 80068ae:	89fb      	ldrh	r3, [r7, #14]
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3714      	adds	r7, #20
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr

080068bc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80068bc:	b480      	push	{r7}
 80068be:	b085      	sub	sp, #20
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	3303      	adds	r3, #3
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	021b      	lsls	r3, r3, #8
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	3202      	adds	r2, #2
 80068d4:	7812      	ldrb	r2, [r2, #0]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	021b      	lsls	r3, r3, #8
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	3201      	adds	r2, #1
 80068e2:	7812      	ldrb	r2, [r2, #0]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	021b      	lsls	r3, r3, #8
 80068ec:	687a      	ldr	r2, [r7, #4]
 80068ee:	7812      	ldrb	r2, [r2, #0]
 80068f0:	4313      	orrs	r3, r2
 80068f2:	60fb      	str	r3, [r7, #12]
	return rv;
 80068f4:	68fb      	ldr	r3, [r7, #12]
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3714      	adds	r7, #20
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr

08006902 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006902:	b480      	push	{r7}
 8006904:	b083      	sub	sp, #12
 8006906:	af00      	add	r7, sp, #0
 8006908:	6078      	str	r0, [r7, #4]
 800690a:	460b      	mov	r3, r1
 800690c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	1c5a      	adds	r2, r3, #1
 8006912:	607a      	str	r2, [r7, #4]
 8006914:	887a      	ldrh	r2, [r7, #2]
 8006916:	b2d2      	uxtb	r2, r2
 8006918:	701a      	strb	r2, [r3, #0]
 800691a:	887b      	ldrh	r3, [r7, #2]
 800691c:	0a1b      	lsrs	r3, r3, #8
 800691e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	1c5a      	adds	r2, r3, #1
 8006924:	607a      	str	r2, [r7, #4]
 8006926:	887a      	ldrh	r2, [r7, #2]
 8006928:	b2d2      	uxtb	r2, r2
 800692a:	701a      	strb	r2, [r3, #0]
}
 800692c:	bf00      	nop
 800692e:	370c      	adds	r7, #12
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr

08006938 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	1c5a      	adds	r2, r3, #1
 8006946:	607a      	str	r2, [r7, #4]
 8006948:	683a      	ldr	r2, [r7, #0]
 800694a:	b2d2      	uxtb	r2, r2
 800694c:	701a      	strb	r2, [r3, #0]
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	0a1b      	lsrs	r3, r3, #8
 8006952:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	1c5a      	adds	r2, r3, #1
 8006958:	607a      	str	r2, [r7, #4]
 800695a:	683a      	ldr	r2, [r7, #0]
 800695c:	b2d2      	uxtb	r2, r2
 800695e:	701a      	strb	r2, [r3, #0]
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	0a1b      	lsrs	r3, r3, #8
 8006964:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	1c5a      	adds	r2, r3, #1
 800696a:	607a      	str	r2, [r7, #4]
 800696c:	683a      	ldr	r2, [r7, #0]
 800696e:	b2d2      	uxtb	r2, r2
 8006970:	701a      	strb	r2, [r3, #0]
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	0a1b      	lsrs	r3, r3, #8
 8006976:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	1c5a      	adds	r2, r3, #1
 800697c:	607a      	str	r2, [r7, #4]
 800697e:	683a      	ldr	r2, [r7, #0]
 8006980:	b2d2      	uxtb	r2, r2
 8006982:	701a      	strb	r2, [r3, #0]
}
 8006984:	bf00      	nop
 8006986:	370c      	adds	r7, #12
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006990:	b480      	push	{r7}
 8006992:	b087      	sub	sp, #28
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d00d      	beq.n	80069c6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80069aa:	693a      	ldr	r2, [r7, #16]
 80069ac:	1c53      	adds	r3, r2, #1
 80069ae:	613b      	str	r3, [r7, #16]
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	1c59      	adds	r1, r3, #1
 80069b4:	6179      	str	r1, [r7, #20]
 80069b6:	7812      	ldrb	r2, [r2, #0]
 80069b8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	3b01      	subs	r3, #1
 80069be:	607b      	str	r3, [r7, #4]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d1f1      	bne.n	80069aa <mem_cpy+0x1a>
	}
}
 80069c6:	bf00      	nop
 80069c8:	371c      	adds	r7, #28
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr

080069d2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80069d2:	b480      	push	{r7}
 80069d4:	b087      	sub	sp, #28
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	60f8      	str	r0, [r7, #12]
 80069da:	60b9      	str	r1, [r7, #8]
 80069dc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	1c5a      	adds	r2, r3, #1
 80069e6:	617a      	str	r2, [r7, #20]
 80069e8:	68ba      	ldr	r2, [r7, #8]
 80069ea:	b2d2      	uxtb	r2, r2
 80069ec:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	3b01      	subs	r3, #1
 80069f2:	607b      	str	r3, [r7, #4]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d1f3      	bne.n	80069e2 <mem_set+0x10>
}
 80069fa:	bf00      	nop
 80069fc:	bf00      	nop
 80069fe:	371c      	adds	r7, #28
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr

08006a08 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006a08:	b480      	push	{r7}
 8006a0a:	b089      	sub	sp, #36	@ 0x24
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	61fb      	str	r3, [r7, #28]
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	1c5a      	adds	r2, r3, #1
 8006a24:	61fa      	str	r2, [r7, #28]
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	4619      	mov	r1, r3
 8006a2a:	69bb      	ldr	r3, [r7, #24]
 8006a2c:	1c5a      	adds	r2, r3, #1
 8006a2e:	61ba      	str	r2, [r7, #24]
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	1acb      	subs	r3, r1, r3
 8006a34:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	3b01      	subs	r3, #1
 8006a3a:	607b      	str	r3, [r7, #4]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d002      	beq.n	8006a48 <mem_cmp+0x40>
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d0eb      	beq.n	8006a20 <mem_cmp+0x18>

	return r;
 8006a48:	697b      	ldr	r3, [r7, #20]
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3724      	adds	r7, #36	@ 0x24
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006a56:	b480      	push	{r7}
 8006a58:	b083      	sub	sp, #12
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
 8006a5e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006a60:	e002      	b.n	8006a68 <chk_chr+0x12>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	3301      	adds	r3, #1
 8006a66:	607b      	str	r3, [r7, #4]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d005      	beq.n	8006a7c <chk_chr+0x26>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	781b      	ldrb	r3, [r3, #0]
 8006a74:	461a      	mov	r2, r3
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d1f2      	bne.n	8006a62 <chk_chr+0xc>
	return *str;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	781b      	ldrb	r3, [r3, #0]
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b085      	sub	sp, #20
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006a96:	2300      	movs	r3, #0
 8006a98:	60bb      	str	r3, [r7, #8]
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	60fb      	str	r3, [r7, #12]
 8006a9e:	e029      	b.n	8006af4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006aa0:	4a27      	ldr	r2, [pc, #156]	@ (8006b40 <chk_lock+0xb4>)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	011b      	lsls	r3, r3, #4
 8006aa6:	4413      	add	r3, r2
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d01d      	beq.n	8006aea <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006aae:	4a24      	ldr	r2, [pc, #144]	@ (8006b40 <chk_lock+0xb4>)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	011b      	lsls	r3, r3, #4
 8006ab4:	4413      	add	r3, r2
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d116      	bne.n	8006aee <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006ac0:	4a1f      	ldr	r2, [pc, #124]	@ (8006b40 <chk_lock+0xb4>)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	011b      	lsls	r3, r3, #4
 8006ac6:	4413      	add	r3, r2
 8006ac8:	3304      	adds	r3, #4
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d10c      	bne.n	8006aee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006ad4:	4a1a      	ldr	r2, [pc, #104]	@ (8006b40 <chk_lock+0xb4>)
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	011b      	lsls	r3, r3, #4
 8006ada:	4413      	add	r3, r2
 8006adc:	3308      	adds	r3, #8
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d102      	bne.n	8006aee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006ae8:	e007      	b.n	8006afa <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8006aea:	2301      	movs	r3, #1
 8006aec:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	3301      	adds	r3, #1
 8006af2:	60fb      	str	r3, [r7, #12]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d9d2      	bls.n	8006aa0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d109      	bne.n	8006b14 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d102      	bne.n	8006b0c <chk_lock+0x80>
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d101      	bne.n	8006b10 <chk_lock+0x84>
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	e010      	b.n	8006b32 <chk_lock+0xa6>
 8006b10:	2312      	movs	r3, #18
 8006b12:	e00e      	b.n	8006b32 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d108      	bne.n	8006b2c <chk_lock+0xa0>
 8006b1a:	4a09      	ldr	r2, [pc, #36]	@ (8006b40 <chk_lock+0xb4>)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	011b      	lsls	r3, r3, #4
 8006b20:	4413      	add	r3, r2
 8006b22:	330c      	adds	r3, #12
 8006b24:	881b      	ldrh	r3, [r3, #0]
 8006b26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b2a:	d101      	bne.n	8006b30 <chk_lock+0xa4>
 8006b2c:	2310      	movs	r3, #16
 8006b2e:	e000      	b.n	8006b32 <chk_lock+0xa6>
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3714      	adds	r7, #20
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop
 8006b40:	20005370 	.word	0x20005370

08006b44 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	607b      	str	r3, [r7, #4]
 8006b4e:	e002      	b.n	8006b56 <enq_lock+0x12>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	3301      	adds	r3, #1
 8006b54:	607b      	str	r3, [r7, #4]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d806      	bhi.n	8006b6a <enq_lock+0x26>
 8006b5c:	4a09      	ldr	r2, [pc, #36]	@ (8006b84 <enq_lock+0x40>)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	011b      	lsls	r3, r3, #4
 8006b62:	4413      	add	r3, r2
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1f2      	bne.n	8006b50 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2b02      	cmp	r3, #2
 8006b6e:	bf14      	ite	ne
 8006b70:	2301      	movne	r3, #1
 8006b72:	2300      	moveq	r3, #0
 8006b74:	b2db      	uxtb	r3, r3
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	370c      	adds	r7, #12
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
 8006b82:	bf00      	nop
 8006b84:	20005370 	.word	0x20005370

08006b88 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b085      	sub	sp, #20
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006b92:	2300      	movs	r3, #0
 8006b94:	60fb      	str	r3, [r7, #12]
 8006b96:	e01f      	b.n	8006bd8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006b98:	4a41      	ldr	r2, [pc, #260]	@ (8006ca0 <inc_lock+0x118>)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	011b      	lsls	r3, r3, #4
 8006b9e:	4413      	add	r3, r2
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d113      	bne.n	8006bd2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006baa:	4a3d      	ldr	r2, [pc, #244]	@ (8006ca0 <inc_lock+0x118>)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	4413      	add	r3, r2
 8006bb2:	3304      	adds	r3, #4
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d109      	bne.n	8006bd2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006bbe:	4a38      	ldr	r2, [pc, #224]	@ (8006ca0 <inc_lock+0x118>)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	011b      	lsls	r3, r3, #4
 8006bc4:	4413      	add	r3, r2
 8006bc6:	3308      	adds	r3, #8
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d006      	beq.n	8006be0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	60fb      	str	r3, [r7, #12]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d9dc      	bls.n	8006b98 <inc_lock+0x10>
 8006bde:	e000      	b.n	8006be2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006be0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2b02      	cmp	r3, #2
 8006be6:	d132      	bne.n	8006c4e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006be8:	2300      	movs	r3, #0
 8006bea:	60fb      	str	r3, [r7, #12]
 8006bec:	e002      	b.n	8006bf4 <inc_lock+0x6c>
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	3301      	adds	r3, #1
 8006bf2:	60fb      	str	r3, [r7, #12]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d806      	bhi.n	8006c08 <inc_lock+0x80>
 8006bfa:	4a29      	ldr	r2, [pc, #164]	@ (8006ca0 <inc_lock+0x118>)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	011b      	lsls	r3, r3, #4
 8006c00:	4413      	add	r3, r2
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1f2      	bne.n	8006bee <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2b02      	cmp	r3, #2
 8006c0c:	d101      	bne.n	8006c12 <inc_lock+0x8a>
 8006c0e:	2300      	movs	r3, #0
 8006c10:	e040      	b.n	8006c94 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	4922      	ldr	r1, [pc, #136]	@ (8006ca0 <inc_lock+0x118>)
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	011b      	lsls	r3, r3, #4
 8006c1c:	440b      	add	r3, r1
 8006c1e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	689a      	ldr	r2, [r3, #8]
 8006c24:	491e      	ldr	r1, [pc, #120]	@ (8006ca0 <inc_lock+0x118>)
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	011b      	lsls	r3, r3, #4
 8006c2a:	440b      	add	r3, r1
 8006c2c:	3304      	adds	r3, #4
 8006c2e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	695a      	ldr	r2, [r3, #20]
 8006c34:	491a      	ldr	r1, [pc, #104]	@ (8006ca0 <inc_lock+0x118>)
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	011b      	lsls	r3, r3, #4
 8006c3a:	440b      	add	r3, r1
 8006c3c:	3308      	adds	r3, #8
 8006c3e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006c40:	4a17      	ldr	r2, [pc, #92]	@ (8006ca0 <inc_lock+0x118>)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	011b      	lsls	r3, r3, #4
 8006c46:	4413      	add	r3, r2
 8006c48:	330c      	adds	r3, #12
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d009      	beq.n	8006c68 <inc_lock+0xe0>
 8006c54:	4a12      	ldr	r2, [pc, #72]	@ (8006ca0 <inc_lock+0x118>)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	011b      	lsls	r3, r3, #4
 8006c5a:	4413      	add	r3, r2
 8006c5c:	330c      	adds	r3, #12
 8006c5e:	881b      	ldrh	r3, [r3, #0]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d001      	beq.n	8006c68 <inc_lock+0xe0>
 8006c64:	2300      	movs	r3, #0
 8006c66:	e015      	b.n	8006c94 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d108      	bne.n	8006c80 <inc_lock+0xf8>
 8006c6e:	4a0c      	ldr	r2, [pc, #48]	@ (8006ca0 <inc_lock+0x118>)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	011b      	lsls	r3, r3, #4
 8006c74:	4413      	add	r3, r2
 8006c76:	330c      	adds	r3, #12
 8006c78:	881b      	ldrh	r3, [r3, #0]
 8006c7a:	3301      	adds	r3, #1
 8006c7c:	b29a      	uxth	r2, r3
 8006c7e:	e001      	b.n	8006c84 <inc_lock+0xfc>
 8006c80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006c84:	4906      	ldr	r1, [pc, #24]	@ (8006ca0 <inc_lock+0x118>)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	011b      	lsls	r3, r3, #4
 8006c8a:	440b      	add	r3, r1
 8006c8c:	330c      	adds	r3, #12
 8006c8e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	3301      	adds	r3, #1
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3714      	adds	r7, #20
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr
 8006ca0:	20005370 	.word	0x20005370

08006ca4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b085      	sub	sp, #20
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006cac:	2300      	movs	r3, #0
 8006cae:	60fb      	str	r3, [r7, #12]
 8006cb0:	e010      	b.n	8006cd4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006cb2:	4a0d      	ldr	r2, [pc, #52]	@ (8006ce8 <clear_lock+0x44>)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	011b      	lsls	r3, r3, #4
 8006cb8:	4413      	add	r3, r2
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d105      	bne.n	8006cce <clear_lock+0x2a>
 8006cc2:	4a09      	ldr	r2, [pc, #36]	@ (8006ce8 <clear_lock+0x44>)
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	011b      	lsls	r3, r3, #4
 8006cc8:	4413      	add	r3, r2
 8006cca:	2200      	movs	r2, #0
 8006ccc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	3301      	adds	r3, #1
 8006cd2:	60fb      	str	r3, [r7, #12]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	d9eb      	bls.n	8006cb2 <clear_lock+0xe>
	}
}
 8006cda:	bf00      	nop
 8006cdc:	bf00      	nop
 8006cde:	3714      	adds	r7, #20
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr
 8006ce8:	20005370 	.word	0x20005370

08006cec <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	78db      	ldrb	r3, [r3, #3]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d034      	beq.n	8006d6a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d04:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	7858      	ldrb	r0, [r3, #1]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006d10:	2301      	movs	r3, #1
 8006d12:	697a      	ldr	r2, [r7, #20]
 8006d14:	f7ff fd9a 	bl	800684c <disk_write>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d002      	beq.n	8006d24 <sync_window+0x38>
			res = FR_DISK_ERR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	73fb      	strb	r3, [r7, #15]
 8006d22:	e022      	b.n	8006d6a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	1ad2      	subs	r2, r2, r3
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	69db      	ldr	r3, [r3, #28]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d217      	bcs.n	8006d6a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	789b      	ldrb	r3, [r3, #2]
 8006d3e:	613b      	str	r3, [r7, #16]
 8006d40:	e010      	b.n	8006d64 <sync_window+0x78>
					wsect += fs->fsize;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	69db      	ldr	r3, [r3, #28]
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	4413      	add	r3, r2
 8006d4a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	7858      	ldrb	r0, [r3, #1]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006d56:	2301      	movs	r3, #1
 8006d58:	697a      	ldr	r2, [r7, #20]
 8006d5a:	f7ff fd77 	bl	800684c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	3b01      	subs	r3, #1
 8006d62:	613b      	str	r3, [r7, #16]
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d8eb      	bhi.n	8006d42 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3718      	adds	r7, #24
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}

08006d74 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d86:	683a      	ldr	r2, [r7, #0]
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d01b      	beq.n	8006dc4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f7ff ffad 	bl	8006cec <sync_window>
 8006d92:	4603      	mov	r3, r0
 8006d94:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006d96:	7bfb      	ldrb	r3, [r7, #15]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d113      	bne.n	8006dc4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	7858      	ldrb	r0, [r3, #1]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006da6:	2301      	movs	r3, #1
 8006da8:	683a      	ldr	r2, [r7, #0]
 8006daa:	f7ff fd2f 	bl	800680c <disk_read>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d004      	beq.n	8006dbe <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006db4:	f04f 33ff 	mov.w	r3, #4294967295
 8006db8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	683a      	ldr	r2, [r7, #0]
 8006dc2:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8006dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3710      	adds	r7, #16
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}

08006dce <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006dce:	b480      	push	{r7}
 8006dd0:	b083      	sub	sp, #12
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	6078      	str	r0, [r7, #4]
 8006dd6:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	3b02      	subs	r3, #2
 8006ddc:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	699b      	ldr	r3, [r3, #24]
 8006de2:	3b02      	subs	r3, #2
 8006de4:	683a      	ldr	r2, [r7, #0]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d301      	bcc.n	8006dee <clust2sect+0x20>
 8006dea:	2300      	movs	r3, #0
 8006dec:	e008      	b.n	8006e00 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	895b      	ldrh	r3, [r3, #10]
 8006df2:	461a      	mov	r2, r3
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	fb03 f202 	mul.w	r2, r3, r2
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dfe:	4413      	add	r3, r2
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b086      	sub	sp, #24
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	2b01      	cmp	r3, #1
 8006e20:	d904      	bls.n	8006e2c <get_fat+0x20>
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	699b      	ldr	r3, [r3, #24]
 8006e26:	683a      	ldr	r2, [r7, #0]
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d302      	bcc.n	8006e32 <get_fat+0x26>
		val = 1;	/* Internal error */
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	617b      	str	r3, [r7, #20]
 8006e30:	e08e      	b.n	8006f50 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006e32:	f04f 33ff 	mov.w	r3, #4294967295
 8006e36:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	2b03      	cmp	r3, #3
 8006e3e:	d061      	beq.n	8006f04 <get_fat+0xf8>
 8006e40:	2b03      	cmp	r3, #3
 8006e42:	dc7b      	bgt.n	8006f3c <get_fat+0x130>
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d002      	beq.n	8006e4e <get_fat+0x42>
 8006e48:	2b02      	cmp	r3, #2
 8006e4a:	d041      	beq.n	8006ed0 <get_fat+0xc4>
 8006e4c:	e076      	b.n	8006f3c <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	60fb      	str	r3, [r7, #12]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	085b      	lsrs	r3, r3, #1
 8006e56:	68fa      	ldr	r2, [r7, #12]
 8006e58:	4413      	add	r3, r2
 8006e5a:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	0a5b      	lsrs	r3, r3, #9
 8006e64:	4413      	add	r3, r2
 8006e66:	4619      	mov	r1, r3
 8006e68:	6938      	ldr	r0, [r7, #16]
 8006e6a:	f7ff ff83 	bl	8006d74 <move_window>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d166      	bne.n	8006f42 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	1c5a      	adds	r2, r3, #1
 8006e78:	60fa      	str	r2, [r7, #12]
 8006e7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	4413      	add	r3, r2
 8006e82:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006e86:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	0a5b      	lsrs	r3, r3, #9
 8006e90:	4413      	add	r3, r2
 8006e92:	4619      	mov	r1, r3
 8006e94:	6938      	ldr	r0, [r7, #16]
 8006e96:	f7ff ff6d 	bl	8006d74 <move_window>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d152      	bne.n	8006f46 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ea6:	693a      	ldr	r2, [r7, #16]
 8006ea8:	4413      	add	r3, r2
 8006eaa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006eae:	021b      	lsls	r3, r3, #8
 8006eb0:	68ba      	ldr	r2, [r7, #8]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	f003 0301 	and.w	r3, r3, #1
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d002      	beq.n	8006ec6 <get_fat+0xba>
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	091b      	lsrs	r3, r3, #4
 8006ec4:	e002      	b.n	8006ecc <get_fat+0xc0>
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ecc:	617b      	str	r3, [r7, #20]
			break;
 8006ece:	e03f      	b.n	8006f50 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	0a1b      	lsrs	r3, r3, #8
 8006ed8:	4413      	add	r3, r2
 8006eda:	4619      	mov	r1, r3
 8006edc:	6938      	ldr	r0, [r7, #16]
 8006ede:	f7ff ff49 	bl	8006d74 <move_window>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d130      	bne.n	8006f4a <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	005b      	lsls	r3, r3, #1
 8006ef2:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8006ef6:	4413      	add	r3, r2
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f7ff fcc7 	bl	800688c <ld_word>
 8006efe:	4603      	mov	r3, r0
 8006f00:	617b      	str	r3, [r7, #20]
			break;
 8006f02:	e025      	b.n	8006f50 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	09db      	lsrs	r3, r3, #7
 8006f0c:	4413      	add	r3, r2
 8006f0e:	4619      	mov	r1, r3
 8006f10:	6938      	ldr	r0, [r7, #16]
 8006f12:	f7ff ff2f 	bl	8006d74 <move_window>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d118      	bne.n	8006f4e <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8006f2a:	4413      	add	r3, r2
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f7ff fcc5 	bl	80068bc <ld_dword>
 8006f32:	4603      	mov	r3, r0
 8006f34:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006f38:	617b      	str	r3, [r7, #20]
			break;
 8006f3a:	e009      	b.n	8006f50 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	617b      	str	r3, [r7, #20]
 8006f40:	e006      	b.n	8006f50 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f42:	bf00      	nop
 8006f44:	e004      	b.n	8006f50 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f46:	bf00      	nop
 8006f48:	e002      	b.n	8006f50 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006f4a:	bf00      	nop
 8006f4c:	e000      	b.n	8006f50 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006f4e:	bf00      	nop
		}
	}

	return val;
 8006f50:	697b      	ldr	r3, [r7, #20]
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3718      	adds	r7, #24
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006f5a:	b590      	push	{r4, r7, lr}
 8006f5c:	b089      	sub	sp, #36	@ 0x24
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	60f8      	str	r0, [r7, #12]
 8006f62:	60b9      	str	r1, [r7, #8]
 8006f64:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006f66:	2302      	movs	r3, #2
 8006f68:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	f240 80d9 	bls.w	8007124 <put_fat+0x1ca>
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	699b      	ldr	r3, [r3, #24]
 8006f76:	68ba      	ldr	r2, [r7, #8]
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	f080 80d3 	bcs.w	8007124 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	2b03      	cmp	r3, #3
 8006f84:	f000 8096 	beq.w	80070b4 <put_fat+0x15a>
 8006f88:	2b03      	cmp	r3, #3
 8006f8a:	f300 80cb 	bgt.w	8007124 <put_fat+0x1ca>
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d002      	beq.n	8006f98 <put_fat+0x3e>
 8006f92:	2b02      	cmp	r3, #2
 8006f94:	d06e      	beq.n	8007074 <put_fat+0x11a>
 8006f96:	e0c5      	b.n	8007124 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	61bb      	str	r3, [r7, #24]
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	085b      	lsrs	r3, r3, #1
 8006fa0:	69ba      	ldr	r2, [r7, #24]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	0a5b      	lsrs	r3, r3, #9
 8006fae:	4413      	add	r3, r2
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	f7ff fede 	bl	8006d74 <move_window>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006fbc:	7ffb      	ldrb	r3, [r7, #31]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	f040 80a9 	bne.w	8007116 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	1c59      	adds	r1, r3, #1
 8006fce:	61b9      	str	r1, [r7, #24]
 8006fd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fd4:	4413      	add	r3, r2
 8006fd6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	f003 0301 	and.w	r3, r3, #1
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d00d      	beq.n	8006ffe <put_fat+0xa4>
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	b25b      	sxtb	r3, r3
 8006fe8:	f003 030f 	and.w	r3, r3, #15
 8006fec:	b25a      	sxtb	r2, r3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	011b      	lsls	r3, r3, #4
 8006ff4:	b25b      	sxtb	r3, r3
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	b25b      	sxtb	r3, r3
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	e001      	b.n	8007002 <put_fat+0xa8>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	b2db      	uxtb	r3, r3
 8007002:	697a      	ldr	r2, [r7, #20]
 8007004:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2201      	movs	r2, #1
 800700a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	0a5b      	lsrs	r3, r3, #9
 8007014:	4413      	add	r3, r2
 8007016:	4619      	mov	r1, r3
 8007018:	68f8      	ldr	r0, [r7, #12]
 800701a:	f7ff feab 	bl	8006d74 <move_window>
 800701e:	4603      	mov	r3, r0
 8007020:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007022:	7ffb      	ldrb	r3, [r7, #31]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d178      	bne.n	800711a <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800702e:	69bb      	ldr	r3, [r7, #24]
 8007030:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007034:	4413      	add	r3, r2
 8007036:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	f003 0301 	and.w	r3, r3, #1
 800703e:	2b00      	cmp	r3, #0
 8007040:	d003      	beq.n	800704a <put_fat+0xf0>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	091b      	lsrs	r3, r3, #4
 8007046:	b2db      	uxtb	r3, r3
 8007048:	e00e      	b.n	8007068 <put_fat+0x10e>
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	b25b      	sxtb	r3, r3
 8007050:	f023 030f 	bic.w	r3, r3, #15
 8007054:	b25a      	sxtb	r2, r3
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	0a1b      	lsrs	r3, r3, #8
 800705a:	b25b      	sxtb	r3, r3
 800705c:	f003 030f 	and.w	r3, r3, #15
 8007060:	b25b      	sxtb	r3, r3
 8007062:	4313      	orrs	r3, r2
 8007064:	b25b      	sxtb	r3, r3
 8007066:	b2db      	uxtb	r3, r3
 8007068:	697a      	ldr	r2, [r7, #20]
 800706a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2201      	movs	r2, #1
 8007070:	70da      	strb	r2, [r3, #3]
			break;
 8007072:	e057      	b.n	8007124 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	0a1b      	lsrs	r3, r3, #8
 800707c:	4413      	add	r3, r2
 800707e:	4619      	mov	r1, r3
 8007080:	68f8      	ldr	r0, [r7, #12]
 8007082:	f7ff fe77 	bl	8006d74 <move_window>
 8007086:	4603      	mov	r3, r0
 8007088:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800708a:	7ffb      	ldrb	r3, [r7, #31]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d146      	bne.n	800711e <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	005b      	lsls	r3, r3, #1
 800709a:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800709e:	4413      	add	r3, r2
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	b292      	uxth	r2, r2
 80070a4:	4611      	mov	r1, r2
 80070a6:	4618      	mov	r0, r3
 80070a8:	f7ff fc2b 	bl	8006902 <st_word>
			fs->wflag = 1;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2201      	movs	r2, #1
 80070b0:	70da      	strb	r2, [r3, #3]
			break;
 80070b2:	e037      	b.n	8007124 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	09db      	lsrs	r3, r3, #7
 80070bc:	4413      	add	r3, r2
 80070be:	4619      	mov	r1, r3
 80070c0:	68f8      	ldr	r0, [r7, #12]
 80070c2:	f7ff fe57 	bl	8006d74 <move_window>
 80070c6:	4603      	mov	r3, r0
 80070c8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80070ca:	7ffb      	ldrb	r3, [r7, #31]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d128      	bne.n	8007122 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80070e4:	4413      	add	r3, r2
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7ff fbe8 	bl	80068bc <ld_dword>
 80070ec:	4603      	mov	r3, r0
 80070ee:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80070f2:	4323      	orrs	r3, r4
 80070f4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	009b      	lsls	r3, r3, #2
 8007100:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007104:	4413      	add	r3, r2
 8007106:	6879      	ldr	r1, [r7, #4]
 8007108:	4618      	mov	r0, r3
 800710a:	f7ff fc15 	bl	8006938 <st_dword>
			fs->wflag = 1;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2201      	movs	r2, #1
 8007112:	70da      	strb	r2, [r3, #3]
			break;
 8007114:	e006      	b.n	8007124 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007116:	bf00      	nop
 8007118:	e004      	b.n	8007124 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800711a:	bf00      	nop
 800711c:	e002      	b.n	8007124 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800711e:	bf00      	nop
 8007120:	e000      	b.n	8007124 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007122:	bf00      	nop
		}
	}
	return res;
 8007124:	7ffb      	ldrb	r3, [r7, #31]
}
 8007126:	4618      	mov	r0, r3
 8007128:	3724      	adds	r7, #36	@ 0x24
 800712a:	46bd      	mov	sp, r7
 800712c:	bd90      	pop	{r4, r7, pc}

0800712e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800712e:	b580      	push	{r7, lr}
 8007130:	b088      	sub	sp, #32
 8007132:	af00      	add	r7, sp, #0
 8007134:	60f8      	str	r0, [r7, #12]
 8007136:	60b9      	str	r1, [r7, #8]
 8007138:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800713a:	2300      	movs	r3, #0
 800713c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	2b01      	cmp	r3, #1
 8007148:	d904      	bls.n	8007154 <remove_chain+0x26>
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	699b      	ldr	r3, [r3, #24]
 800714e:	68ba      	ldr	r2, [r7, #8]
 8007150:	429a      	cmp	r2, r3
 8007152:	d301      	bcc.n	8007158 <remove_chain+0x2a>
 8007154:	2302      	movs	r3, #2
 8007156:	e04b      	b.n	80071f0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00c      	beq.n	8007178 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800715e:	f04f 32ff 	mov.w	r2, #4294967295
 8007162:	6879      	ldr	r1, [r7, #4]
 8007164:	69b8      	ldr	r0, [r7, #24]
 8007166:	f7ff fef8 	bl	8006f5a <put_fat>
 800716a:	4603      	mov	r3, r0
 800716c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800716e:	7ffb      	ldrb	r3, [r7, #31]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d001      	beq.n	8007178 <remove_chain+0x4a>
 8007174:	7ffb      	ldrb	r3, [r7, #31]
 8007176:	e03b      	b.n	80071f0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007178:	68b9      	ldr	r1, [r7, #8]
 800717a:	68f8      	ldr	r0, [r7, #12]
 800717c:	f7ff fe46 	bl	8006e0c <get_fat>
 8007180:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d031      	beq.n	80071ec <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	2b01      	cmp	r3, #1
 800718c:	d101      	bne.n	8007192 <remove_chain+0x64>
 800718e:	2302      	movs	r3, #2
 8007190:	e02e      	b.n	80071f0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007198:	d101      	bne.n	800719e <remove_chain+0x70>
 800719a:	2301      	movs	r3, #1
 800719c:	e028      	b.n	80071f0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800719e:	2200      	movs	r2, #0
 80071a0:	68b9      	ldr	r1, [r7, #8]
 80071a2:	69b8      	ldr	r0, [r7, #24]
 80071a4:	f7ff fed9 	bl	8006f5a <put_fat>
 80071a8:	4603      	mov	r3, r0
 80071aa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80071ac:	7ffb      	ldrb	r3, [r7, #31]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d001      	beq.n	80071b6 <remove_chain+0x88>
 80071b2:	7ffb      	ldrb	r3, [r7, #31]
 80071b4:	e01c      	b.n	80071f0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80071b6:	69bb      	ldr	r3, [r7, #24]
 80071b8:	695a      	ldr	r2, [r3, #20]
 80071ba:	69bb      	ldr	r3, [r7, #24]
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	3b02      	subs	r3, #2
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d20b      	bcs.n	80071dc <remove_chain+0xae>
			fs->free_clst++;
 80071c4:	69bb      	ldr	r3, [r7, #24]
 80071c6:	695b      	ldr	r3, [r3, #20]
 80071c8:	1c5a      	adds	r2, r3, #1
 80071ca:	69bb      	ldr	r3, [r7, #24]
 80071cc:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80071ce:	69bb      	ldr	r3, [r7, #24]
 80071d0:	791b      	ldrb	r3, [r3, #4]
 80071d2:	f043 0301 	orr.w	r3, r3, #1
 80071d6:	b2da      	uxtb	r2, r3
 80071d8:	69bb      	ldr	r3, [r7, #24]
 80071da:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80071e0:	69bb      	ldr	r3, [r7, #24]
 80071e2:	699b      	ldr	r3, [r3, #24]
 80071e4:	68ba      	ldr	r2, [r7, #8]
 80071e6:	429a      	cmp	r2, r3
 80071e8:	d3c6      	bcc.n	8007178 <remove_chain+0x4a>
 80071ea:	e000      	b.n	80071ee <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80071ec:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80071ee:	2300      	movs	r3, #0
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3720      	adds	r7, #32
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b088      	sub	sp, #32
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d10d      	bne.n	800722a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	691b      	ldr	r3, [r3, #16]
 8007212:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d004      	beq.n	8007224 <create_chain+0x2c>
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	699b      	ldr	r3, [r3, #24]
 800721e:	69ba      	ldr	r2, [r7, #24]
 8007220:	429a      	cmp	r2, r3
 8007222:	d31b      	bcc.n	800725c <create_chain+0x64>
 8007224:	2301      	movs	r3, #1
 8007226:	61bb      	str	r3, [r7, #24]
 8007228:	e018      	b.n	800725c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800722a:	6839      	ldr	r1, [r7, #0]
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f7ff fded 	bl	8006e0c <get_fat>
 8007232:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2b01      	cmp	r3, #1
 8007238:	d801      	bhi.n	800723e <create_chain+0x46>
 800723a:	2301      	movs	r3, #1
 800723c:	e070      	b.n	8007320 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007244:	d101      	bne.n	800724a <create_chain+0x52>
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	e06a      	b.n	8007320 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	699b      	ldr	r3, [r3, #24]
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	429a      	cmp	r2, r3
 8007252:	d201      	bcs.n	8007258 <create_chain+0x60>
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	e063      	b.n	8007320 <create_chain+0x128>
		scl = clst;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	3301      	adds	r3, #1
 8007264:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	699b      	ldr	r3, [r3, #24]
 800726a:	69fa      	ldr	r2, [r7, #28]
 800726c:	429a      	cmp	r2, r3
 800726e:	d307      	bcc.n	8007280 <create_chain+0x88>
				ncl = 2;
 8007270:	2302      	movs	r3, #2
 8007272:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007274:	69fa      	ldr	r2, [r7, #28]
 8007276:	69bb      	ldr	r3, [r7, #24]
 8007278:	429a      	cmp	r2, r3
 800727a:	d901      	bls.n	8007280 <create_chain+0x88>
 800727c:	2300      	movs	r3, #0
 800727e:	e04f      	b.n	8007320 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007280:	69f9      	ldr	r1, [r7, #28]
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f7ff fdc2 	bl	8006e0c <get_fat>
 8007288:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d00e      	beq.n	80072ae <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2b01      	cmp	r3, #1
 8007294:	d003      	beq.n	800729e <create_chain+0xa6>
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800729c:	d101      	bne.n	80072a2 <create_chain+0xaa>
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	e03e      	b.n	8007320 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80072a2:	69fa      	ldr	r2, [r7, #28]
 80072a4:	69bb      	ldr	r3, [r7, #24]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d1da      	bne.n	8007260 <create_chain+0x68>
 80072aa:	2300      	movs	r3, #0
 80072ac:	e038      	b.n	8007320 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80072ae:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80072b0:	f04f 32ff 	mov.w	r2, #4294967295
 80072b4:	69f9      	ldr	r1, [r7, #28]
 80072b6:	6938      	ldr	r0, [r7, #16]
 80072b8:	f7ff fe4f 	bl	8006f5a <put_fat>
 80072bc:	4603      	mov	r3, r0
 80072be:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80072c0:	7dfb      	ldrb	r3, [r7, #23]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d109      	bne.n	80072da <create_chain+0xe2>
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d006      	beq.n	80072da <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80072cc:	69fa      	ldr	r2, [r7, #28]
 80072ce:	6839      	ldr	r1, [r7, #0]
 80072d0:	6938      	ldr	r0, [r7, #16]
 80072d2:	f7ff fe42 	bl	8006f5a <put_fat>
 80072d6:	4603      	mov	r3, r0
 80072d8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80072da:	7dfb      	ldrb	r3, [r7, #23]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d116      	bne.n	800730e <create_chain+0x116>
		fs->last_clst = ncl;
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	69fa      	ldr	r2, [r7, #28]
 80072e4:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	695a      	ldr	r2, [r3, #20]
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	699b      	ldr	r3, [r3, #24]
 80072ee:	3b02      	subs	r3, #2
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d804      	bhi.n	80072fe <create_chain+0x106>
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	695b      	ldr	r3, [r3, #20]
 80072f8:	1e5a      	subs	r2, r3, #1
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	791b      	ldrb	r3, [r3, #4]
 8007302:	f043 0301 	orr.w	r3, r3, #1
 8007306:	b2da      	uxtb	r2, r3
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	711a      	strb	r2, [r3, #4]
 800730c:	e007      	b.n	800731e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800730e:	7dfb      	ldrb	r3, [r7, #23]
 8007310:	2b01      	cmp	r3, #1
 8007312:	d102      	bne.n	800731a <create_chain+0x122>
 8007314:	f04f 33ff 	mov.w	r3, #4294967295
 8007318:	e000      	b.n	800731c <create_chain+0x124>
 800731a:	2301      	movs	r3, #1
 800731c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800731e:	69fb      	ldr	r3, [r7, #28]
}
 8007320:	4618      	mov	r0, r3
 8007322:	3720      	adds	r7, #32
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007328:	b480      	push	{r7}
 800732a:	b087      	sub	sp, #28
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800733c:	3304      	adds	r3, #4
 800733e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	0a5b      	lsrs	r3, r3, #9
 8007344:	68fa      	ldr	r2, [r7, #12]
 8007346:	8952      	ldrh	r2, [r2, #10]
 8007348:	fbb3 f3f2 	udiv	r3, r3, r2
 800734c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	1d1a      	adds	r2, r3, #4
 8007352:	613a      	str	r2, [r7, #16]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <clmt_clust+0x3a>
 800735e:	2300      	movs	r3, #0
 8007360:	e010      	b.n	8007384 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8007362:	697a      	ldr	r2, [r7, #20]
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	429a      	cmp	r2, r3
 8007368:	d307      	bcc.n	800737a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800736a:	697a      	ldr	r2, [r7, #20]
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	1ad3      	subs	r3, r2, r3
 8007370:	617b      	str	r3, [r7, #20]
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	3304      	adds	r3, #4
 8007376:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007378:	e7e9      	b.n	800734e <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800737a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	4413      	add	r3, r2
}
 8007384:	4618      	mov	r0, r3
 8007386:	371c      	adds	r7, #28
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr

08007390 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b086      	sub	sp, #24
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80073a6:	d204      	bcs.n	80073b2 <dir_sdi+0x22>
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	f003 031f 	and.w	r3, r3, #31
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d001      	beq.n	80073b6 <dir_sdi+0x26>
		return FR_INT_ERR;
 80073b2:	2302      	movs	r3, #2
 80073b4:	e063      	b.n	800747e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	683a      	ldr	r2, [r7, #0]
 80073ba:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d106      	bne.n	80073d6 <dir_sdi+0x46>
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	781b      	ldrb	r3, [r3, #0]
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d902      	bls.n	80073d6 <dir_sdi+0x46>
		clst = fs->dirbase;
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073d4:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d10c      	bne.n	80073f6 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	095b      	lsrs	r3, r3, #5
 80073e0:	693a      	ldr	r2, [r7, #16]
 80073e2:	8912      	ldrh	r2, [r2, #8]
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d301      	bcc.n	80073ec <dir_sdi+0x5c>
 80073e8:	2302      	movs	r3, #2
 80073ea:	e048      	b.n	800747e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	61da      	str	r2, [r3, #28]
 80073f4:	e029      	b.n	800744a <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	895b      	ldrh	r3, [r3, #10]
 80073fa:	025b      	lsls	r3, r3, #9
 80073fc:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80073fe:	e019      	b.n	8007434 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6979      	ldr	r1, [r7, #20]
 8007404:	4618      	mov	r0, r3
 8007406:	f7ff fd01 	bl	8006e0c <get_fat>
 800740a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007412:	d101      	bne.n	8007418 <dir_sdi+0x88>
 8007414:	2301      	movs	r3, #1
 8007416:	e032      	b.n	800747e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	2b01      	cmp	r3, #1
 800741c:	d904      	bls.n	8007428 <dir_sdi+0x98>
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	699b      	ldr	r3, [r3, #24]
 8007422:	697a      	ldr	r2, [r7, #20]
 8007424:	429a      	cmp	r2, r3
 8007426:	d301      	bcc.n	800742c <dir_sdi+0x9c>
 8007428:	2302      	movs	r3, #2
 800742a:	e028      	b.n	800747e <dir_sdi+0xee>
			ofs -= csz;
 800742c:	683a      	ldr	r2, [r7, #0]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	1ad3      	subs	r3, r2, r3
 8007432:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007434:	683a      	ldr	r2, [r7, #0]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	429a      	cmp	r2, r3
 800743a:	d2e1      	bcs.n	8007400 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800743c:	6979      	ldr	r1, [r7, #20]
 800743e:	6938      	ldr	r0, [r7, #16]
 8007440:	f7ff fcc5 	bl	8006dce <clust2sect>
 8007444:	4602      	mov	r2, r0
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	697a      	ldr	r2, [r7, #20]
 800744e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	69db      	ldr	r3, [r3, #28]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d101      	bne.n	800745c <dir_sdi+0xcc>
 8007458:	2302      	movs	r3, #2
 800745a:	e010      	b.n	800747e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	69da      	ldr	r2, [r3, #28]
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	0a5b      	lsrs	r3, r3, #9
 8007464:	441a      	add	r2, r3
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007476:	441a      	add	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800747c:	2300      	movs	r3, #0
}
 800747e:	4618      	mov	r0, r3
 8007480:	3718      	adds	r7, #24
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}

08007486 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007486:	b580      	push	{r7, lr}
 8007488:	b086      	sub	sp, #24
 800748a:	af00      	add	r7, sp, #0
 800748c:	6078      	str	r0, [r7, #4]
 800748e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	695b      	ldr	r3, [r3, #20]
 800749a:	3320      	adds	r3, #32
 800749c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	69db      	ldr	r3, [r3, #28]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d003      	beq.n	80074ae <dir_next+0x28>
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074ac:	d301      	bcc.n	80074b2 <dir_next+0x2c>
 80074ae:	2304      	movs	r3, #4
 80074b0:	e0aa      	b.n	8007608 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	f040 8098 	bne.w	80075ee <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	69db      	ldr	r3, [r3, #28]
 80074c2:	1c5a      	adds	r2, r3, #1
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	699b      	ldr	r3, [r3, #24]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d10b      	bne.n	80074e8 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	095b      	lsrs	r3, r3, #5
 80074d4:	68fa      	ldr	r2, [r7, #12]
 80074d6:	8912      	ldrh	r2, [r2, #8]
 80074d8:	4293      	cmp	r3, r2
 80074da:	f0c0 8088 	bcc.w	80075ee <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2200      	movs	r2, #0
 80074e2:	61da      	str	r2, [r3, #28]
 80074e4:	2304      	movs	r3, #4
 80074e6:	e08f      	b.n	8007608 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	0a5b      	lsrs	r3, r3, #9
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	8952      	ldrh	r2, [r2, #10]
 80074f0:	3a01      	subs	r2, #1
 80074f2:	4013      	ands	r3, r2
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d17a      	bne.n	80075ee <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	699b      	ldr	r3, [r3, #24]
 80074fe:	4619      	mov	r1, r3
 8007500:	4610      	mov	r0, r2
 8007502:	f7ff fc83 	bl	8006e0c <get_fat>
 8007506:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	2b01      	cmp	r3, #1
 800750c:	d801      	bhi.n	8007512 <dir_next+0x8c>
 800750e:	2302      	movs	r3, #2
 8007510:	e07a      	b.n	8007608 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007518:	d101      	bne.n	800751e <dir_next+0x98>
 800751a:	2301      	movs	r3, #1
 800751c:	e074      	b.n	8007608 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	699b      	ldr	r3, [r3, #24]
 8007522:	697a      	ldr	r2, [r7, #20]
 8007524:	429a      	cmp	r2, r3
 8007526:	d358      	bcc.n	80075da <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d104      	bne.n	8007538 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2200      	movs	r2, #0
 8007532:	61da      	str	r2, [r3, #28]
 8007534:	2304      	movs	r3, #4
 8007536:	e067      	b.n	8007608 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007538:	687a      	ldr	r2, [r7, #4]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	699b      	ldr	r3, [r3, #24]
 800753e:	4619      	mov	r1, r3
 8007540:	4610      	mov	r0, r2
 8007542:	f7ff fe59 	bl	80071f8 <create_chain>
 8007546:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d101      	bne.n	8007552 <dir_next+0xcc>
 800754e:	2307      	movs	r3, #7
 8007550:	e05a      	b.n	8007608 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	2b01      	cmp	r3, #1
 8007556:	d101      	bne.n	800755c <dir_next+0xd6>
 8007558:	2302      	movs	r3, #2
 800755a:	e055      	b.n	8007608 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800755c:	697b      	ldr	r3, [r7, #20]
 800755e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007562:	d101      	bne.n	8007568 <dir_next+0xe2>
 8007564:	2301      	movs	r3, #1
 8007566:	e04f      	b.n	8007608 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f7ff fbbf 	bl	8006cec <sync_window>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d001      	beq.n	8007578 <dir_next+0xf2>
 8007574:	2301      	movs	r3, #1
 8007576:	e047      	b.n	8007608 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	3334      	adds	r3, #52	@ 0x34
 800757c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007580:	2100      	movs	r1, #0
 8007582:	4618      	mov	r0, r3
 8007584:	f7ff fa25 	bl	80069d2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007588:	2300      	movs	r3, #0
 800758a:	613b      	str	r3, [r7, #16]
 800758c:	6979      	ldr	r1, [r7, #20]
 800758e:	68f8      	ldr	r0, [r7, #12]
 8007590:	f7ff fc1d 	bl	8006dce <clust2sect>
 8007594:	4602      	mov	r2, r0
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	631a      	str	r2, [r3, #48]	@ 0x30
 800759a:	e012      	b.n	80075c2 <dir_next+0x13c>
						fs->wflag = 1;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2201      	movs	r2, #1
 80075a0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f7ff fba2 	bl	8006cec <sync_window>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d001      	beq.n	80075b2 <dir_next+0x12c>
 80075ae:	2301      	movs	r3, #1
 80075b0:	e02a      	b.n	8007608 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	3301      	adds	r3, #1
 80075b6:	613b      	str	r3, [r7, #16]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075bc:	1c5a      	adds	r2, r3, #1
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	895b      	ldrh	r3, [r3, #10]
 80075c6:	461a      	mov	r2, r3
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d3e6      	bcc.n	800759c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	1ad2      	subs	r2, r2, r3
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	697a      	ldr	r2, [r7, #20]
 80075de:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80075e0:	6979      	ldr	r1, [r7, #20]
 80075e2:	68f8      	ldr	r0, [r7, #12]
 80075e4:	f7ff fbf3 	bl	8006dce <clust2sect>
 80075e8:	4602      	mov	r2, r0
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	68ba      	ldr	r2, [r7, #8]
 80075f2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007600:	441a      	add	r2, r3
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007606:	2300      	movs	r3, #0
}
 8007608:	4618      	mov	r0, r3
 800760a:	3718      	adds	r7, #24
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}

08007610 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007620:	2100      	movs	r1, #0
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f7ff feb4 	bl	8007390 <dir_sdi>
 8007628:	4603      	mov	r3, r0
 800762a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800762c:	7dfb      	ldrb	r3, [r7, #23]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d12b      	bne.n	800768a <dir_alloc+0x7a>
		n = 0;
 8007632:	2300      	movs	r3, #0
 8007634:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	69db      	ldr	r3, [r3, #28]
 800763a:	4619      	mov	r1, r3
 800763c:	68f8      	ldr	r0, [r7, #12]
 800763e:	f7ff fb99 	bl	8006d74 <move_window>
 8007642:	4603      	mov	r3, r0
 8007644:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007646:	7dfb      	ldrb	r3, [r7, #23]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d11d      	bne.n	8007688 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6a1b      	ldr	r3, [r3, #32]
 8007650:	781b      	ldrb	r3, [r3, #0]
 8007652:	2be5      	cmp	r3, #229	@ 0xe5
 8007654:	d004      	beq.n	8007660 <dir_alloc+0x50>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a1b      	ldr	r3, [r3, #32]
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d107      	bne.n	8007670 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	3301      	adds	r3, #1
 8007664:	613b      	str	r3, [r7, #16]
 8007666:	693a      	ldr	r2, [r7, #16]
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	429a      	cmp	r2, r3
 800766c:	d102      	bne.n	8007674 <dir_alloc+0x64>
 800766e:	e00c      	b.n	800768a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007670:	2300      	movs	r3, #0
 8007672:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8007674:	2101      	movs	r1, #1
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f7ff ff05 	bl	8007486 <dir_next>
 800767c:	4603      	mov	r3, r0
 800767e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8007680:	7dfb      	ldrb	r3, [r7, #23]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d0d7      	beq.n	8007636 <dir_alloc+0x26>
 8007686:	e000      	b.n	800768a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007688:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800768a:	7dfb      	ldrb	r3, [r7, #23]
 800768c:	2b04      	cmp	r3, #4
 800768e:	d101      	bne.n	8007694 <dir_alloc+0x84>
 8007690:	2307      	movs	r3, #7
 8007692:	75fb      	strb	r3, [r7, #23]
	return res;
 8007694:	7dfb      	ldrb	r3, [r7, #23]
}
 8007696:	4618      	mov	r0, r3
 8007698:	3718      	adds	r7, #24
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800769e:	b580      	push	{r7, lr}
 80076a0:	b084      	sub	sp, #16
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
 80076a6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	331a      	adds	r3, #26
 80076ac:	4618      	mov	r0, r3
 80076ae:	f7ff f8ed 	bl	800688c <ld_word>
 80076b2:	4603      	mov	r3, r0
 80076b4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	2b03      	cmp	r3, #3
 80076bc:	d109      	bne.n	80076d2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	3314      	adds	r3, #20
 80076c2:	4618      	mov	r0, r3
 80076c4:	f7ff f8e2 	bl	800688c <ld_word>
 80076c8:	4603      	mov	r3, r0
 80076ca:	041b      	lsls	r3, r3, #16
 80076cc:	68fa      	ldr	r2, [r7, #12]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80076d2:	68fb      	ldr	r3, [r7, #12]
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3710      	adds	r7, #16
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b084      	sub	sp, #16
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	60f8      	str	r0, [r7, #12]
 80076e4:	60b9      	str	r1, [r7, #8]
 80076e6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	331a      	adds	r3, #26
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	b292      	uxth	r2, r2
 80076f0:	4611      	mov	r1, r2
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7ff f905 	bl	8006902 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	781b      	ldrb	r3, [r3, #0]
 80076fc:	2b03      	cmp	r3, #3
 80076fe:	d109      	bne.n	8007714 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	f103 0214 	add.w	r2, r3, #20
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	0c1b      	lsrs	r3, r3, #16
 800770a:	b29b      	uxth	r3, r3
 800770c:	4619      	mov	r1, r3
 800770e:	4610      	mov	r0, r2
 8007710:	f7ff f8f7 	bl	8006902 <st_word>
	}
}
 8007714:	bf00      	nop
 8007716:	3710      	adds	r7, #16
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800771c:	b590      	push	{r4, r7, lr}
 800771e:	b087      	sub	sp, #28
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	331a      	adds	r3, #26
 800772a:	4618      	mov	r0, r3
 800772c:	f7ff f8ae 	bl	800688c <ld_word>
 8007730:	4603      	mov	r3, r0
 8007732:	2b00      	cmp	r3, #0
 8007734:	d001      	beq.n	800773a <cmp_lfn+0x1e>
 8007736:	2300      	movs	r3, #0
 8007738:	e059      	b.n	80077ee <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	781b      	ldrb	r3, [r3, #0]
 800773e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007742:	1e5a      	subs	r2, r3, #1
 8007744:	4613      	mov	r3, r2
 8007746:	005b      	lsls	r3, r3, #1
 8007748:	4413      	add	r3, r2
 800774a:	009b      	lsls	r3, r3, #2
 800774c:	4413      	add	r3, r2
 800774e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007750:	2301      	movs	r3, #1
 8007752:	81fb      	strh	r3, [r7, #14]
 8007754:	2300      	movs	r3, #0
 8007756:	613b      	str	r3, [r7, #16]
 8007758:	e033      	b.n	80077c2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800775a:	4a27      	ldr	r2, [pc, #156]	@ (80077f8 <cmp_lfn+0xdc>)
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	4413      	add	r3, r2
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	461a      	mov	r2, r3
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	4413      	add	r3, r2
 8007768:	4618      	mov	r0, r3
 800776a:	f7ff f88f 	bl	800688c <ld_word>
 800776e:	4603      	mov	r3, r0
 8007770:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8007772:	89fb      	ldrh	r3, [r7, #14]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d01a      	beq.n	80077ae <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	2bfe      	cmp	r3, #254	@ 0xfe
 800777c:	d812      	bhi.n	80077a4 <cmp_lfn+0x88>
 800777e:	89bb      	ldrh	r3, [r7, #12]
 8007780:	4618      	mov	r0, r3
 8007782:	f001 feeb 	bl	800955c <ff_wtoupper>
 8007786:	4603      	mov	r3, r0
 8007788:	461c      	mov	r4, r3
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	1c5a      	adds	r2, r3, #1
 800778e:	617a      	str	r2, [r7, #20]
 8007790:	005b      	lsls	r3, r3, #1
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	4413      	add	r3, r2
 8007796:	881b      	ldrh	r3, [r3, #0]
 8007798:	4618      	mov	r0, r3
 800779a:	f001 fedf 	bl	800955c <ff_wtoupper>
 800779e:	4603      	mov	r3, r0
 80077a0:	429c      	cmp	r4, r3
 80077a2:	d001      	beq.n	80077a8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80077a4:	2300      	movs	r3, #0
 80077a6:	e022      	b.n	80077ee <cmp_lfn+0xd2>
			}
			wc = uc;
 80077a8:	89bb      	ldrh	r3, [r7, #12]
 80077aa:	81fb      	strh	r3, [r7, #14]
 80077ac:	e006      	b.n	80077bc <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80077ae:	89bb      	ldrh	r3, [r7, #12]
 80077b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d001      	beq.n	80077bc <cmp_lfn+0xa0>
 80077b8:	2300      	movs	r3, #0
 80077ba:	e018      	b.n	80077ee <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	3301      	adds	r3, #1
 80077c0:	613b      	str	r3, [r7, #16]
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	2b0c      	cmp	r3, #12
 80077c6:	d9c8      	bls.n	800775a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	781b      	ldrb	r3, [r3, #0]
 80077cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d00b      	beq.n	80077ec <cmp_lfn+0xd0>
 80077d4:	89fb      	ldrh	r3, [r7, #14]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d008      	beq.n	80077ec <cmp_lfn+0xd0>
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	005b      	lsls	r3, r3, #1
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	4413      	add	r3, r2
 80077e2:	881b      	ldrh	r3, [r3, #0]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d001      	beq.n	80077ec <cmp_lfn+0xd0>
 80077e8:	2300      	movs	r3, #0
 80077ea:	e000      	b.n	80077ee <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80077ec:	2301      	movs	r3, #1
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	371c      	adds	r7, #28
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd90      	pop	{r4, r7, pc}
 80077f6:	bf00      	nop
 80077f8:	08018278 	.word	0x08018278

080077fc <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b088      	sub	sp, #32
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	4611      	mov	r1, r2
 8007808:	461a      	mov	r2, r3
 800780a:	460b      	mov	r3, r1
 800780c:	71fb      	strb	r3, [r7, #7]
 800780e:	4613      	mov	r3, r2
 8007810:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	330d      	adds	r3, #13
 8007816:	79ba      	ldrb	r2, [r7, #6]
 8007818:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	330b      	adds	r3, #11
 800781e:	220f      	movs	r2, #15
 8007820:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	330c      	adds	r3, #12
 8007826:	2200      	movs	r2, #0
 8007828:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	331a      	adds	r3, #26
 800782e:	2100      	movs	r1, #0
 8007830:	4618      	mov	r0, r3
 8007832:	f7ff f866 	bl	8006902 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8007836:	79fb      	ldrb	r3, [r7, #7]
 8007838:	1e5a      	subs	r2, r3, #1
 800783a:	4613      	mov	r3, r2
 800783c:	005b      	lsls	r3, r3, #1
 800783e:	4413      	add	r3, r2
 8007840:	009b      	lsls	r3, r3, #2
 8007842:	4413      	add	r3, r2
 8007844:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8007846:	2300      	movs	r3, #0
 8007848:	82fb      	strh	r3, [r7, #22]
 800784a:	2300      	movs	r3, #0
 800784c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800784e:	8afb      	ldrh	r3, [r7, #22]
 8007850:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007854:	4293      	cmp	r3, r2
 8007856:	d007      	beq.n	8007868 <put_lfn+0x6c>
 8007858:	69fb      	ldr	r3, [r7, #28]
 800785a:	1c5a      	adds	r2, r3, #1
 800785c:	61fa      	str	r2, [r7, #28]
 800785e:	005b      	lsls	r3, r3, #1
 8007860:	68fa      	ldr	r2, [r7, #12]
 8007862:	4413      	add	r3, r2
 8007864:	881b      	ldrh	r3, [r3, #0]
 8007866:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8007868:	4a17      	ldr	r2, [pc, #92]	@ (80078c8 <put_lfn+0xcc>)
 800786a:	69bb      	ldr	r3, [r7, #24]
 800786c:	4413      	add	r3, r2
 800786e:	781b      	ldrb	r3, [r3, #0]
 8007870:	461a      	mov	r2, r3
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	4413      	add	r3, r2
 8007876:	8afa      	ldrh	r2, [r7, #22]
 8007878:	4611      	mov	r1, r2
 800787a:	4618      	mov	r0, r3
 800787c:	f7ff f841 	bl	8006902 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8007880:	8afb      	ldrh	r3, [r7, #22]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d102      	bne.n	800788c <put_lfn+0x90>
 8007886:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800788a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	3301      	adds	r3, #1
 8007890:	61bb      	str	r3, [r7, #24]
 8007892:	69bb      	ldr	r3, [r7, #24]
 8007894:	2b0c      	cmp	r3, #12
 8007896:	d9da      	bls.n	800784e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8007898:	8afb      	ldrh	r3, [r7, #22]
 800789a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800789e:	4293      	cmp	r3, r2
 80078a0:	d006      	beq.n	80078b0 <put_lfn+0xb4>
 80078a2:	69fb      	ldr	r3, [r7, #28]
 80078a4:	005b      	lsls	r3, r3, #1
 80078a6:	68fa      	ldr	r2, [r7, #12]
 80078a8:	4413      	add	r3, r2
 80078aa:	881b      	ldrh	r3, [r3, #0]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d103      	bne.n	80078b8 <put_lfn+0xbc>
 80078b0:	79fb      	ldrb	r3, [r7, #7]
 80078b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078b6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	79fa      	ldrb	r2, [r7, #7]
 80078bc:	701a      	strb	r2, [r3, #0]
}
 80078be:	bf00      	nop
 80078c0:	3720      	adds	r7, #32
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	08018278 	.word	0x08018278

080078cc <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b08c      	sub	sp, #48	@ 0x30
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	60b9      	str	r1, [r7, #8]
 80078d6:	607a      	str	r2, [r7, #4]
 80078d8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80078da:	220b      	movs	r2, #11
 80078dc:	68b9      	ldr	r1, [r7, #8]
 80078de:	68f8      	ldr	r0, [r7, #12]
 80078e0:	f7ff f856 	bl	8006990 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	2b05      	cmp	r3, #5
 80078e8:	d92b      	bls.n	8007942 <gen_numname+0x76>
		sr = seq;
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80078ee:	e022      	b.n	8007936 <gen_numname+0x6a>
			wc = *lfn++;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	1c9a      	adds	r2, r3, #2
 80078f4:	607a      	str	r2, [r7, #4]
 80078f6:	881b      	ldrh	r3, [r3, #0]
 80078f8:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80078fa:	2300      	movs	r3, #0
 80078fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80078fe:	e017      	b.n	8007930 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8007900:	69fb      	ldr	r3, [r7, #28]
 8007902:	005a      	lsls	r2, r3, #1
 8007904:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007906:	f003 0301 	and.w	r3, r3, #1
 800790a:	4413      	add	r3, r2
 800790c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800790e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007910:	085b      	lsrs	r3, r3, #1
 8007912:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8007914:	69fb      	ldr	r3, [r7, #28]
 8007916:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800791a:	2b00      	cmp	r3, #0
 800791c:	d005      	beq.n	800792a <gen_numname+0x5e>
 800791e:	69fb      	ldr	r3, [r7, #28]
 8007920:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8007924:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8007928:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800792a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800792c:	3301      	adds	r3, #1
 800792e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007932:	2b0f      	cmp	r3, #15
 8007934:	d9e4      	bls.n	8007900 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	881b      	ldrh	r3, [r3, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d1d8      	bne.n	80078f0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8007942:	2307      	movs	r3, #7
 8007944:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	b2db      	uxtb	r3, r3
 800794a:	f003 030f 	and.w	r3, r3, #15
 800794e:	b2db      	uxtb	r3, r3
 8007950:	3330      	adds	r3, #48	@ 0x30
 8007952:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8007956:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800795a:	2b39      	cmp	r3, #57	@ 0x39
 800795c:	d904      	bls.n	8007968 <gen_numname+0x9c>
 800795e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007962:	3307      	adds	r3, #7
 8007964:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8007968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800796a:	1e5a      	subs	r2, r3, #1
 800796c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800796e:	3330      	adds	r3, #48	@ 0x30
 8007970:	443b      	add	r3, r7
 8007972:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8007976:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	091b      	lsrs	r3, r3, #4
 800797e:	603b      	str	r3, [r7, #0]
	} while (seq);
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d1df      	bne.n	8007946 <gen_numname+0x7a>
	ns[i] = '~';
 8007986:	f107 0214 	add.w	r2, r7, #20
 800798a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800798c:	4413      	add	r3, r2
 800798e:	227e      	movs	r2, #126	@ 0x7e
 8007990:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8007992:	2300      	movs	r3, #0
 8007994:	627b      	str	r3, [r7, #36]	@ 0x24
 8007996:	e002      	b.n	800799e <gen_numname+0xd2>
 8007998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799a:	3301      	adds	r3, #1
 800799c:	627b      	str	r3, [r7, #36]	@ 0x24
 800799e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d205      	bcs.n	80079b2 <gen_numname+0xe6>
 80079a6:	68fa      	ldr	r2, [r7, #12]
 80079a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079aa:	4413      	add	r3, r2
 80079ac:	781b      	ldrb	r3, [r3, #0]
 80079ae:	2b20      	cmp	r3, #32
 80079b0:	d1f2      	bne.n	8007998 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80079b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b4:	2b07      	cmp	r3, #7
 80079b6:	d807      	bhi.n	80079c8 <gen_numname+0xfc>
 80079b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ba:	1c5a      	adds	r2, r3, #1
 80079bc:	62ba      	str	r2, [r7, #40]	@ 0x28
 80079be:	3330      	adds	r3, #48	@ 0x30
 80079c0:	443b      	add	r3, r7
 80079c2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80079c6:	e000      	b.n	80079ca <gen_numname+0xfe>
 80079c8:	2120      	movs	r1, #32
 80079ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079cc:	1c5a      	adds	r2, r3, #1
 80079ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80079d0:	68fa      	ldr	r2, [r7, #12]
 80079d2:	4413      	add	r3, r2
 80079d4:	460a      	mov	r2, r1
 80079d6:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80079d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079da:	2b07      	cmp	r3, #7
 80079dc:	d9e9      	bls.n	80079b2 <gen_numname+0xe6>
}
 80079de:	bf00      	nop
 80079e0:	bf00      	nop
 80079e2:	3730      	adds	r7, #48	@ 0x30
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b085      	sub	sp, #20
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80079f0:	2300      	movs	r3, #0
 80079f2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80079f4:	230b      	movs	r3, #11
 80079f6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80079f8:	7bfb      	ldrb	r3, [r7, #15]
 80079fa:	b2da      	uxtb	r2, r3
 80079fc:	0852      	lsrs	r2, r2, #1
 80079fe:	01db      	lsls	r3, r3, #7
 8007a00:	4313      	orrs	r3, r2
 8007a02:	b2da      	uxtb	r2, r3
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	1c59      	adds	r1, r3, #1
 8007a08:	6079      	str	r1, [r7, #4]
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	4413      	add	r3, r2
 8007a0e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	3b01      	subs	r3, #1
 8007a14:	60bb      	str	r3, [r7, #8]
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d1ed      	bne.n	80079f8 <sum_sfn+0x10>
	return sum;
 8007a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3714      	adds	r7, #20
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr

08007a2a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007a2a:	b580      	push	{r7, lr}
 8007a2c:	b086      	sub	sp, #24
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007a38:	2100      	movs	r1, #0
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f7ff fca8 	bl	8007390 <dir_sdi>
 8007a40:	4603      	mov	r3, r0
 8007a42:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007a44:	7dfb      	ldrb	r3, [r7, #23]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d001      	beq.n	8007a4e <dir_find+0x24>
 8007a4a:	7dfb      	ldrb	r3, [r7, #23]
 8007a4c:	e0a9      	b.n	8007ba2 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8007a4e:	23ff      	movs	r3, #255	@ 0xff
 8007a50:	753b      	strb	r3, [r7, #20]
 8007a52:	7d3b      	ldrb	r3, [r7, #20]
 8007a54:	757b      	strb	r3, [r7, #21]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f04f 32ff 	mov.w	r2, #4294967295
 8007a5c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	69db      	ldr	r3, [r3, #28]
 8007a62:	4619      	mov	r1, r3
 8007a64:	6938      	ldr	r0, [r7, #16]
 8007a66:	f7ff f985 	bl	8006d74 <move_window>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007a6e:	7dfb      	ldrb	r3, [r7, #23]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f040 8090 	bne.w	8007b96 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6a1b      	ldr	r3, [r3, #32]
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007a7e:	7dbb      	ldrb	r3, [r7, #22]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d102      	bne.n	8007a8a <dir_find+0x60>
 8007a84:	2304      	movs	r3, #4
 8007a86:	75fb      	strb	r3, [r7, #23]
 8007a88:	e08a      	b.n	8007ba0 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a1b      	ldr	r3, [r3, #32]
 8007a8e:	330b      	adds	r3, #11
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a96:	73fb      	strb	r3, [r7, #15]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	7bfa      	ldrb	r2, [r7, #15]
 8007a9c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8007a9e:	7dbb      	ldrb	r3, [r7, #22]
 8007aa0:	2be5      	cmp	r3, #229	@ 0xe5
 8007aa2:	d007      	beq.n	8007ab4 <dir_find+0x8a>
 8007aa4:	7bfb      	ldrb	r3, [r7, #15]
 8007aa6:	f003 0308 	and.w	r3, r3, #8
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d009      	beq.n	8007ac2 <dir_find+0x98>
 8007aae:	7bfb      	ldrb	r3, [r7, #15]
 8007ab0:	2b0f      	cmp	r3, #15
 8007ab2:	d006      	beq.n	8007ac2 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8007ab4:	23ff      	movs	r3, #255	@ 0xff
 8007ab6:	757b      	strb	r3, [r7, #21]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f04f 32ff 	mov.w	r2, #4294967295
 8007abe:	631a      	str	r2, [r3, #48]	@ 0x30
 8007ac0:	e05e      	b.n	8007b80 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8007ac2:	7bfb      	ldrb	r3, [r7, #15]
 8007ac4:	2b0f      	cmp	r3, #15
 8007ac6:	d136      	bne.n	8007b36 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d154      	bne.n	8007b80 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8007ad6:	7dbb      	ldrb	r3, [r7, #22]
 8007ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d00d      	beq.n	8007afc <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6a1b      	ldr	r3, [r3, #32]
 8007ae4:	7b5b      	ldrb	r3, [r3, #13]
 8007ae6:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8007ae8:	7dbb      	ldrb	r3, [r7, #22]
 8007aea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007aee:	75bb      	strb	r3, [r7, #22]
 8007af0:	7dbb      	ldrb	r3, [r7, #22]
 8007af2:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	695a      	ldr	r2, [r3, #20]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8007afc:	7dba      	ldrb	r2, [r7, #22]
 8007afe:	7d7b      	ldrb	r3, [r7, #21]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d115      	bne.n	8007b30 <dir_find+0x106>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6a1b      	ldr	r3, [r3, #32]
 8007b08:	330d      	adds	r3, #13
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	7d3a      	ldrb	r2, [r7, #20]
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d10e      	bne.n	8007b30 <dir_find+0x106>
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	68da      	ldr	r2, [r3, #12]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6a1b      	ldr	r3, [r3, #32]
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	4610      	mov	r0, r2
 8007b1e:	f7ff fdfd 	bl	800771c <cmp_lfn>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d003      	beq.n	8007b30 <dir_find+0x106>
 8007b28:	7d7b      	ldrb	r3, [r7, #21]
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	e000      	b.n	8007b32 <dir_find+0x108>
 8007b30:	23ff      	movs	r3, #255	@ 0xff
 8007b32:	757b      	strb	r3, [r7, #21]
 8007b34:	e024      	b.n	8007b80 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8007b36:	7d7b      	ldrb	r3, [r7, #21]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d109      	bne.n	8007b50 <dir_find+0x126>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6a1b      	ldr	r3, [r3, #32]
 8007b40:	4618      	mov	r0, r3
 8007b42:	f7ff ff51 	bl	80079e8 <sum_sfn>
 8007b46:	4603      	mov	r3, r0
 8007b48:	461a      	mov	r2, r3
 8007b4a:	7d3b      	ldrb	r3, [r7, #20]
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d024      	beq.n	8007b9a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007b56:	f003 0301 	and.w	r3, r3, #1
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d10a      	bne.n	8007b74 <dir_find+0x14a>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6a18      	ldr	r0, [r3, #32]
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	3324      	adds	r3, #36	@ 0x24
 8007b66:	220b      	movs	r2, #11
 8007b68:	4619      	mov	r1, r3
 8007b6a:	f7fe ff4d 	bl	8006a08 <mem_cmp>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d014      	beq.n	8007b9e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8007b74:	23ff      	movs	r3, #255	@ 0xff
 8007b76:	757b      	strb	r3, [r7, #21]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b7e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8007b80:	2100      	movs	r1, #0
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f7ff fc7f 	bl	8007486 <dir_next>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8007b8c:	7dfb      	ldrb	r3, [r7, #23]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	f43f af65 	beq.w	8007a5e <dir_find+0x34>
 8007b94:	e004      	b.n	8007ba0 <dir_find+0x176>
		if (res != FR_OK) break;
 8007b96:	bf00      	nop
 8007b98:	e002      	b.n	8007ba0 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8007b9a:	bf00      	nop
 8007b9c:	e000      	b.n	8007ba0 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8007b9e:	bf00      	nop

	return res;
 8007ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3718      	adds	r7, #24
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
	...

08007bac <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b08c      	sub	sp, #48	@ 0x30
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007bc0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d001      	beq.n	8007bcc <dir_register+0x20>
 8007bc8:	2306      	movs	r3, #6
 8007bca:	e0e0      	b.n	8007d8e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8007bcc:	2300      	movs	r3, #0
 8007bce:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bd0:	e002      	b.n	8007bd8 <dir_register+0x2c>
 8007bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bd8:	69fb      	ldr	r3, [r7, #28]
 8007bda:	68da      	ldr	r2, [r3, #12]
 8007bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bde:	005b      	lsls	r3, r3, #1
 8007be0:	4413      	add	r3, r2
 8007be2:	881b      	ldrh	r3, [r3, #0]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d1f4      	bne.n	8007bd2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8007bee:	f107 030c 	add.w	r3, r7, #12
 8007bf2:	220c      	movs	r2, #12
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f7fe fecb 	bl	8006990 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8007bfa:	7dfb      	ldrb	r3, [r7, #23]
 8007bfc:	f003 0301 	and.w	r3, r3, #1
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d032      	beq.n	8007c6a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2240      	movs	r2, #64	@ 0x40
 8007c08:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c10:	e016      	b.n	8007c40 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8007c18:	69fb      	ldr	r3, [r7, #28]
 8007c1a:	68da      	ldr	r2, [r3, #12]
 8007c1c:	f107 010c 	add.w	r1, r7, #12
 8007c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c22:	f7ff fe53 	bl	80078cc <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f7ff feff 	bl	8007a2a <dir_find>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8007c32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d106      	bne.n	8007c48 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8007c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c3c:	3301      	adds	r3, #1
 8007c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c42:	2b63      	cmp	r3, #99	@ 0x63
 8007c44:	d9e5      	bls.n	8007c12 <dir_register+0x66>
 8007c46:	e000      	b.n	8007c4a <dir_register+0x9e>
			if (res != FR_OK) break;
 8007c48:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8007c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c4c:	2b64      	cmp	r3, #100	@ 0x64
 8007c4e:	d101      	bne.n	8007c54 <dir_register+0xa8>
 8007c50:	2307      	movs	r3, #7
 8007c52:	e09c      	b.n	8007d8e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8007c54:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007c58:	2b04      	cmp	r3, #4
 8007c5a:	d002      	beq.n	8007c62 <dir_register+0xb6>
 8007c5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007c60:	e095      	b.n	8007d8e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8007c62:	7dfa      	ldrb	r2, [r7, #23]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8007c6a:	7dfb      	ldrb	r3, [r7, #23]
 8007c6c:	f003 0302 	and.w	r3, r3, #2
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d007      	beq.n	8007c84 <dir_register+0xd8>
 8007c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c76:	330c      	adds	r3, #12
 8007c78:	4a47      	ldr	r2, [pc, #284]	@ (8007d98 <dir_register+0x1ec>)
 8007c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c7e:	089b      	lsrs	r3, r3, #2
 8007c80:	3301      	adds	r3, #1
 8007c82:	e000      	b.n	8007c86 <dir_register+0xda>
 8007c84:	2301      	movs	r3, #1
 8007c86:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8007c88:	6a39      	ldr	r1, [r7, #32]
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f7ff fcc0 	bl	8007610 <dir_alloc>
 8007c90:	4603      	mov	r3, r0
 8007c92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8007c96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d148      	bne.n	8007d30 <dir_register+0x184>
 8007c9e:	6a3b      	ldr	r3, [r7, #32]
 8007ca0:	3b01      	subs	r3, #1
 8007ca2:	623b      	str	r3, [r7, #32]
 8007ca4:	6a3b      	ldr	r3, [r7, #32]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d042      	beq.n	8007d30 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	695a      	ldr	r2, [r3, #20]
 8007cae:	6a3b      	ldr	r3, [r7, #32]
 8007cb0:	015b      	lsls	r3, r3, #5
 8007cb2:	1ad3      	subs	r3, r2, r3
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f7ff fb6a 	bl	8007390 <dir_sdi>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8007cc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d132      	bne.n	8007d30 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	3324      	adds	r3, #36	@ 0x24
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f7ff fe8a 	bl	80079e8 <sum_sfn>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	69db      	ldr	r3, [r3, #28]
 8007cdc:	4619      	mov	r1, r3
 8007cde:	69f8      	ldr	r0, [r7, #28]
 8007ce0:	f7ff f848 	bl	8006d74 <move_window>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8007cea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d11d      	bne.n	8007d2e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	68d8      	ldr	r0, [r3, #12]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6a19      	ldr	r1, [r3, #32]
 8007cfa:	6a3b      	ldr	r3, [r7, #32]
 8007cfc:	b2da      	uxtb	r2, r3
 8007cfe:	7efb      	ldrb	r3, [r7, #27]
 8007d00:	f7ff fd7c 	bl	80077fc <put_lfn>
				fs->wflag = 1;
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	2201      	movs	r2, #1
 8007d08:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8007d0a:	2100      	movs	r1, #0
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f7ff fbba 	bl	8007486 <dir_next>
 8007d12:	4603      	mov	r3, r0
 8007d14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8007d18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d107      	bne.n	8007d30 <dir_register+0x184>
 8007d20:	6a3b      	ldr	r3, [r7, #32]
 8007d22:	3b01      	subs	r3, #1
 8007d24:	623b      	str	r3, [r7, #32]
 8007d26:	6a3b      	ldr	r3, [r7, #32]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d1d5      	bne.n	8007cd8 <dir_register+0x12c>
 8007d2c:	e000      	b.n	8007d30 <dir_register+0x184>
				if (res != FR_OK) break;
 8007d2e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8007d30:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d128      	bne.n	8007d8a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	69db      	ldr	r3, [r3, #28]
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	69f8      	ldr	r0, [r7, #28]
 8007d40:	f7ff f818 	bl	8006d74 <move_window>
 8007d44:	4603      	mov	r3, r0
 8007d46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8007d4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d11b      	bne.n	8007d8a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6a1b      	ldr	r3, [r3, #32]
 8007d56:	2220      	movs	r2, #32
 8007d58:	2100      	movs	r1, #0
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f7fe fe39 	bl	80069d2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6a18      	ldr	r0, [r3, #32]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	3324      	adds	r3, #36	@ 0x24
 8007d68:	220b      	movs	r2, #11
 8007d6a:	4619      	mov	r1, r3
 8007d6c:	f7fe fe10 	bl	8006990 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a1b      	ldr	r3, [r3, #32]
 8007d7a:	330c      	adds	r3, #12
 8007d7c:	f002 0218 	and.w	r2, r2, #24
 8007d80:	b2d2      	uxtb	r2, r2
 8007d82:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	2201      	movs	r2, #1
 8007d88:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8007d8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3730      	adds	r7, #48	@ 0x30
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}
 8007d96:	bf00      	nop
 8007d98:	4ec4ec4f 	.word	0x4ec4ec4f

08007d9c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b08a      	sub	sp, #40	@ 0x28
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	613b      	str	r3, [r7, #16]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68db      	ldr	r3, [r3, #12]
 8007db2:	60fb      	str	r3, [r7, #12]
 8007db4:	2300      	movs	r3, #0
 8007db6:	617b      	str	r3, [r7, #20]
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8007dbc:	69bb      	ldr	r3, [r7, #24]
 8007dbe:	1c5a      	adds	r2, r3, #1
 8007dc0:	61ba      	str	r2, [r7, #24]
 8007dc2:	693a      	ldr	r2, [r7, #16]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	781b      	ldrb	r3, [r3, #0]
 8007dc8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8007dca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007dcc:	2b1f      	cmp	r3, #31
 8007dce:	d940      	bls.n	8007e52 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8007dd0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007dd2:	2b2f      	cmp	r3, #47	@ 0x2f
 8007dd4:	d006      	beq.n	8007de4 <create_name+0x48>
 8007dd6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007dd8:	2b5c      	cmp	r3, #92	@ 0x5c
 8007dda:	d110      	bne.n	8007dfe <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007ddc:	e002      	b.n	8007de4 <create_name+0x48>
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	3301      	adds	r3, #1
 8007de2:	61bb      	str	r3, [r7, #24]
 8007de4:	693a      	ldr	r2, [r7, #16]
 8007de6:	69bb      	ldr	r3, [r7, #24]
 8007de8:	4413      	add	r3, r2
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	2b2f      	cmp	r3, #47	@ 0x2f
 8007dee:	d0f6      	beq.n	8007dde <create_name+0x42>
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	4413      	add	r3, r2
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	2b5c      	cmp	r3, #92	@ 0x5c
 8007dfa:	d0f0      	beq.n	8007dde <create_name+0x42>
			break;
 8007dfc:	e02a      	b.n	8007e54 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8007dfe:	697b      	ldr	r3, [r7, #20]
 8007e00:	2bfe      	cmp	r3, #254	@ 0xfe
 8007e02:	d901      	bls.n	8007e08 <create_name+0x6c>
 8007e04:	2306      	movs	r3, #6
 8007e06:	e17d      	b.n	8008104 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8007e08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e0a:	b2db      	uxtb	r3, r3
 8007e0c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8007e0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e10:	2101      	movs	r1, #1
 8007e12:	4618      	mov	r0, r3
 8007e14:	f001 fb66 	bl	80094e4 <ff_convert>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8007e1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d101      	bne.n	8007e26 <create_name+0x8a>
 8007e22:	2306      	movs	r3, #6
 8007e24:	e16e      	b.n	8008104 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8007e26:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e28:	2b7f      	cmp	r3, #127	@ 0x7f
 8007e2a:	d809      	bhi.n	8007e40 <create_name+0xa4>
 8007e2c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e2e:	4619      	mov	r1, r3
 8007e30:	488d      	ldr	r0, [pc, #564]	@ (8008068 <create_name+0x2cc>)
 8007e32:	f7fe fe10 	bl	8006a56 <chk_chr>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d001      	beq.n	8007e40 <create_name+0xa4>
 8007e3c:	2306      	movs	r3, #6
 8007e3e:	e161      	b.n	8008104 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	1c5a      	adds	r2, r3, #1
 8007e44:	617a      	str	r2, [r7, #20]
 8007e46:	005b      	lsls	r3, r3, #1
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	4413      	add	r3, r2
 8007e4c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007e4e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8007e50:	e7b4      	b.n	8007dbc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8007e52:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8007e54:	693a      	ldr	r2, [r7, #16]
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	441a      	add	r2, r3
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007e5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e60:	2b1f      	cmp	r3, #31
 8007e62:	d801      	bhi.n	8007e68 <create_name+0xcc>
 8007e64:	2304      	movs	r3, #4
 8007e66:	e000      	b.n	8007e6a <create_name+0xce>
 8007e68:	2300      	movs	r3, #0
 8007e6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8007e6e:	e011      	b.n	8007e94 <create_name+0xf8>
		w = lfn[di - 1];
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007e76:	3b01      	subs	r3, #1
 8007e78:	005b      	lsls	r3, r3, #1
 8007e7a:	68fa      	ldr	r2, [r7, #12]
 8007e7c:	4413      	add	r3, r2
 8007e7e:	881b      	ldrh	r3, [r3, #0]
 8007e80:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8007e82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e84:	2b20      	cmp	r3, #32
 8007e86:	d002      	beq.n	8007e8e <create_name+0xf2>
 8007e88:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e8c:	d106      	bne.n	8007e9c <create_name+0x100>
		di--;
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	3b01      	subs	r3, #1
 8007e92:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d1ea      	bne.n	8007e70 <create_name+0xd4>
 8007e9a:	e000      	b.n	8007e9e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8007e9c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	005b      	lsls	r3, r3, #1
 8007ea2:	68fa      	ldr	r2, [r7, #12]
 8007ea4:	4413      	add	r3, r2
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d101      	bne.n	8007eb4 <create_name+0x118>
 8007eb0:	2306      	movs	r3, #6
 8007eb2:	e127      	b.n	8008104 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	3324      	adds	r3, #36	@ 0x24
 8007eb8:	220b      	movs	r2, #11
 8007eba:	2120      	movs	r1, #32
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	f7fe fd88 	bl	80069d2 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	61bb      	str	r3, [r7, #24]
 8007ec6:	e002      	b.n	8007ece <create_name+0x132>
 8007ec8:	69bb      	ldr	r3, [r7, #24]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	61bb      	str	r3, [r7, #24]
 8007ece:	69bb      	ldr	r3, [r7, #24]
 8007ed0:	005b      	lsls	r3, r3, #1
 8007ed2:	68fa      	ldr	r2, [r7, #12]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	881b      	ldrh	r3, [r3, #0]
 8007ed8:	2b20      	cmp	r3, #32
 8007eda:	d0f5      	beq.n	8007ec8 <create_name+0x12c>
 8007edc:	69bb      	ldr	r3, [r7, #24]
 8007ede:	005b      	lsls	r3, r3, #1
 8007ee0:	68fa      	ldr	r2, [r7, #12]
 8007ee2:	4413      	add	r3, r2
 8007ee4:	881b      	ldrh	r3, [r3, #0]
 8007ee6:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ee8:	d0ee      	beq.n	8007ec8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8007eea:	69bb      	ldr	r3, [r7, #24]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d009      	beq.n	8007f04 <create_name+0x168>
 8007ef0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ef4:	f043 0303 	orr.w	r3, r3, #3
 8007ef8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8007efc:	e002      	b.n	8007f04 <create_name+0x168>
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	3b01      	subs	r3, #1
 8007f02:	617b      	str	r3, [r7, #20]
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d009      	beq.n	8007f1e <create_name+0x182>
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007f10:	3b01      	subs	r3, #1
 8007f12:	005b      	lsls	r3, r3, #1
 8007f14:	68fa      	ldr	r2, [r7, #12]
 8007f16:	4413      	add	r3, r2
 8007f18:	881b      	ldrh	r3, [r3, #0]
 8007f1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f1c:	d1ef      	bne.n	8007efe <create_name+0x162>

	i = b = 0; ni = 8;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007f24:	2300      	movs	r3, #0
 8007f26:	623b      	str	r3, [r7, #32]
 8007f28:	2308      	movs	r3, #8
 8007f2a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8007f2c:	69bb      	ldr	r3, [r7, #24]
 8007f2e:	1c5a      	adds	r2, r3, #1
 8007f30:	61ba      	str	r2, [r7, #24]
 8007f32:	005b      	lsls	r3, r3, #1
 8007f34:	68fa      	ldr	r2, [r7, #12]
 8007f36:	4413      	add	r3, r2
 8007f38:	881b      	ldrh	r3, [r3, #0]
 8007f3a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8007f3c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	f000 8090 	beq.w	8008064 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8007f44:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007f46:	2b20      	cmp	r3, #32
 8007f48:	d006      	beq.n	8007f58 <create_name+0x1bc>
 8007f4a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007f4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f4e:	d10a      	bne.n	8007f66 <create_name+0x1ca>
 8007f50:	69ba      	ldr	r2, [r7, #24]
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	429a      	cmp	r2, r3
 8007f56:	d006      	beq.n	8007f66 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8007f58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f5c:	f043 0303 	orr.w	r3, r3, #3
 8007f60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007f64:	e07d      	b.n	8008062 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8007f66:	6a3a      	ldr	r2, [r7, #32]
 8007f68:	69fb      	ldr	r3, [r7, #28]
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	d203      	bcs.n	8007f76 <create_name+0x1da>
 8007f6e:	69ba      	ldr	r2, [r7, #24]
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d123      	bne.n	8007fbe <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8007f76:	69fb      	ldr	r3, [r7, #28]
 8007f78:	2b0b      	cmp	r3, #11
 8007f7a:	d106      	bne.n	8007f8a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8007f7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f80:	f043 0303 	orr.w	r3, r3, #3
 8007f84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007f88:	e075      	b.n	8008076 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8007f8a:	69ba      	ldr	r2, [r7, #24]
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d005      	beq.n	8007f9e <create_name+0x202>
 8007f92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f96:	f043 0303 	orr.w	r3, r3, #3
 8007f9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8007f9e:	69ba      	ldr	r2, [r7, #24]
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d866      	bhi.n	8008074 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	61bb      	str	r3, [r7, #24]
 8007faa:	2308      	movs	r3, #8
 8007fac:	623b      	str	r3, [r7, #32]
 8007fae:	230b      	movs	r3, #11
 8007fb0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8007fb2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007fb6:	009b      	lsls	r3, r3, #2
 8007fb8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007fbc:	e051      	b.n	8008062 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8007fbe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007fc0:	2b7f      	cmp	r3, #127	@ 0x7f
 8007fc2:	d914      	bls.n	8007fee <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8007fc4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007fc6:	2100      	movs	r1, #0
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f001 fa8b 	bl	80094e4 <ff_convert>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8007fd2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d004      	beq.n	8007fe2 <create_name+0x246>
 8007fd8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007fda:	3b80      	subs	r3, #128	@ 0x80
 8007fdc:	4a23      	ldr	r2, [pc, #140]	@ (800806c <create_name+0x2d0>)
 8007fde:	5cd3      	ldrb	r3, [r2, r3]
 8007fe0:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8007fe2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fe6:	f043 0302 	orr.w	r3, r3, #2
 8007fea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8007fee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d007      	beq.n	8008004 <create_name+0x268>
 8007ff4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	481d      	ldr	r0, [pc, #116]	@ (8008070 <create_name+0x2d4>)
 8007ffa:	f7fe fd2c 	bl	8006a56 <chk_chr>
 8007ffe:	4603      	mov	r3, r0
 8008000:	2b00      	cmp	r3, #0
 8008002:	d008      	beq.n	8008016 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8008004:	235f      	movs	r3, #95	@ 0x5f
 8008006:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008008:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800800c:	f043 0303 	orr.w	r3, r3, #3
 8008010:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008014:	e01b      	b.n	800804e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8008016:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008018:	2b40      	cmp	r3, #64	@ 0x40
 800801a:	d909      	bls.n	8008030 <create_name+0x294>
 800801c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800801e:	2b5a      	cmp	r3, #90	@ 0x5a
 8008020:	d806      	bhi.n	8008030 <create_name+0x294>
					b |= 2;
 8008022:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008026:	f043 0302 	orr.w	r3, r3, #2
 800802a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800802e:	e00e      	b.n	800804e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8008030:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008032:	2b60      	cmp	r3, #96	@ 0x60
 8008034:	d90b      	bls.n	800804e <create_name+0x2b2>
 8008036:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008038:	2b7a      	cmp	r3, #122	@ 0x7a
 800803a:	d808      	bhi.n	800804e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800803c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008040:	f043 0301 	orr.w	r3, r3, #1
 8008044:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8008048:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800804a:	3b20      	subs	r3, #32
 800804c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800804e:	6a3b      	ldr	r3, [r7, #32]
 8008050:	1c5a      	adds	r2, r3, #1
 8008052:	623a      	str	r2, [r7, #32]
 8008054:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008056:	b2d1      	uxtb	r1, r2
 8008058:	687a      	ldr	r2, [r7, #4]
 800805a:	4413      	add	r3, r2
 800805c:	460a      	mov	r2, r1
 800805e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8008062:	e763      	b.n	8007f2c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8008064:	bf00      	nop
 8008066:	e006      	b.n	8008076 <create_name+0x2da>
 8008068:	0800a0ac 	.word	0x0800a0ac
 800806c:	080181f8 	.word	0x080181f8
 8008070:	0800a0b8 	.word	0x0800a0b8
			if (si > di) break;			/* No extension */
 8008074:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800807c:	2be5      	cmp	r3, #229	@ 0xe5
 800807e:	d103      	bne.n	8008088 <create_name+0x2ec>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2205      	movs	r2, #5
 8008084:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8008088:	69fb      	ldr	r3, [r7, #28]
 800808a:	2b08      	cmp	r3, #8
 800808c:	d104      	bne.n	8008098 <create_name+0x2fc>
 800808e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8008098:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800809c:	f003 030c 	and.w	r3, r3, #12
 80080a0:	2b0c      	cmp	r3, #12
 80080a2:	d005      	beq.n	80080b0 <create_name+0x314>
 80080a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80080a8:	f003 0303 	and.w	r3, r3, #3
 80080ac:	2b03      	cmp	r3, #3
 80080ae:	d105      	bne.n	80080bc <create_name+0x320>
 80080b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080b4:	f043 0302 	orr.w	r3, r3, #2
 80080b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80080bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080c0:	f003 0302 	and.w	r3, r3, #2
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d117      	bne.n	80080f8 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80080c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80080cc:	f003 0303 	and.w	r3, r3, #3
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d105      	bne.n	80080e0 <create_name+0x344>
 80080d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080d8:	f043 0310 	orr.w	r3, r3, #16
 80080dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80080e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80080e4:	f003 030c 	and.w	r3, r3, #12
 80080e8:	2b04      	cmp	r3, #4
 80080ea:	d105      	bne.n	80080f8 <create_name+0x35c>
 80080ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080f0:	f043 0308 	orr.w	r3, r3, #8
 80080f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80080fe:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8008102:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8008104:	4618      	mov	r0, r3
 8008106:	3728      	adds	r7, #40	@ 0x28
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b086      	sub	sp, #24
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800811a:	693b      	ldr	r3, [r7, #16]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008120:	e002      	b.n	8008128 <follow_path+0x1c>
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	3301      	adds	r3, #1
 8008126:	603b      	str	r3, [r7, #0]
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	2b2f      	cmp	r3, #47	@ 0x2f
 800812e:	d0f8      	beq.n	8008122 <follow_path+0x16>
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	2b5c      	cmp	r3, #92	@ 0x5c
 8008136:	d0f4      	beq.n	8008122 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	2200      	movs	r2, #0
 800813c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	2b1f      	cmp	r3, #31
 8008144:	d80a      	bhi.n	800815c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2280      	movs	r2, #128	@ 0x80
 800814a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800814e:	2100      	movs	r1, #0
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f7ff f91d 	bl	8007390 <dir_sdi>
 8008156:	4603      	mov	r3, r0
 8008158:	75fb      	strb	r3, [r7, #23]
 800815a:	e043      	b.n	80081e4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800815c:	463b      	mov	r3, r7
 800815e:	4619      	mov	r1, r3
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f7ff fe1b 	bl	8007d9c <create_name>
 8008166:	4603      	mov	r3, r0
 8008168:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800816a:	7dfb      	ldrb	r3, [r7, #23]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d134      	bne.n	80081da <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f7ff fc5a 	bl	8007a2a <dir_find>
 8008176:	4603      	mov	r3, r0
 8008178:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008180:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008182:	7dfb      	ldrb	r3, [r7, #23]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d00a      	beq.n	800819e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008188:	7dfb      	ldrb	r3, [r7, #23]
 800818a:	2b04      	cmp	r3, #4
 800818c:	d127      	bne.n	80081de <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800818e:	7afb      	ldrb	r3, [r7, #11]
 8008190:	f003 0304 	and.w	r3, r3, #4
 8008194:	2b00      	cmp	r3, #0
 8008196:	d122      	bne.n	80081de <follow_path+0xd2>
 8008198:	2305      	movs	r3, #5
 800819a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800819c:	e01f      	b.n	80081de <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800819e:	7afb      	ldrb	r3, [r7, #11]
 80081a0:	f003 0304 	and.w	r3, r3, #4
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d11c      	bne.n	80081e2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	799b      	ldrb	r3, [r3, #6]
 80081ac:	f003 0310 	and.w	r3, r3, #16
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d102      	bne.n	80081ba <follow_path+0xae>
				res = FR_NO_PATH; break;
 80081b4:	2305      	movs	r3, #5
 80081b6:	75fb      	strb	r3, [r7, #23]
 80081b8:	e014      	b.n	80081e4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	695b      	ldr	r3, [r3, #20]
 80081c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081c8:	4413      	add	r3, r2
 80081ca:	4619      	mov	r1, r3
 80081cc:	68f8      	ldr	r0, [r7, #12]
 80081ce:	f7ff fa66 	bl	800769e <ld_clust>
 80081d2:	4602      	mov	r2, r0
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80081d8:	e7c0      	b.n	800815c <follow_path+0x50>
			if (res != FR_OK) break;
 80081da:	bf00      	nop
 80081dc:	e002      	b.n	80081e4 <follow_path+0xd8>
				break;
 80081de:	bf00      	nop
 80081e0:	e000      	b.n	80081e4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80081e2:	bf00      	nop
			}
		}
	}

	return res;
 80081e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3718      	adds	r7, #24
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}

080081ee <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80081ee:	b480      	push	{r7}
 80081f0:	b087      	sub	sp, #28
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80081f6:	f04f 33ff 	mov.w	r3, #4294967295
 80081fa:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d031      	beq.n	8008268 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	617b      	str	r3, [r7, #20]
 800820a:	e002      	b.n	8008212 <get_ldnumber+0x24>
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	3301      	adds	r3, #1
 8008210:	617b      	str	r3, [r7, #20]
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	2b1f      	cmp	r3, #31
 8008218:	d903      	bls.n	8008222 <get_ldnumber+0x34>
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	2b3a      	cmp	r3, #58	@ 0x3a
 8008220:	d1f4      	bne.n	800820c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	781b      	ldrb	r3, [r3, #0]
 8008226:	2b3a      	cmp	r3, #58	@ 0x3a
 8008228:	d11c      	bne.n	8008264 <get_ldnumber+0x76>
			tp = *path;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	1c5a      	adds	r2, r3, #1
 8008234:	60fa      	str	r2, [r7, #12]
 8008236:	781b      	ldrb	r3, [r3, #0]
 8008238:	3b30      	subs	r3, #48	@ 0x30
 800823a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	2b09      	cmp	r3, #9
 8008240:	d80e      	bhi.n	8008260 <get_ldnumber+0x72>
 8008242:	68fa      	ldr	r2, [r7, #12]
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	429a      	cmp	r2, r3
 8008248:	d10a      	bne.n	8008260 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d107      	bne.n	8008260 <get_ldnumber+0x72>
					vol = (int)i;
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	3301      	adds	r3, #1
 8008258:	617b      	str	r3, [r7, #20]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	697a      	ldr	r2, [r7, #20]
 800825e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	e002      	b.n	800826a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008264:	2300      	movs	r3, #0
 8008266:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008268:	693b      	ldr	r3, [r7, #16]
}
 800826a:	4618      	mov	r0, r3
 800826c:	371c      	adds	r7, #28
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr
	...

08008278 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b082      	sub	sp, #8
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	70da      	strb	r2, [r3, #3]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f04f 32ff 	mov.w	r2, #4294967295
 800828e:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008290:	6839      	ldr	r1, [r7, #0]
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f7fe fd6e 	bl	8006d74 <move_window>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d001      	beq.n	80082a2 <check_fs+0x2a>
 800829e:	2304      	movs	r3, #4
 80082a0:	e038      	b.n	8008314 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	3334      	adds	r3, #52	@ 0x34
 80082a6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80082aa:	4618      	mov	r0, r3
 80082ac:	f7fe faee 	bl	800688c <ld_word>
 80082b0:	4603      	mov	r3, r0
 80082b2:	461a      	mov	r2, r3
 80082b4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d001      	beq.n	80082c0 <check_fs+0x48>
 80082bc:	2303      	movs	r3, #3
 80082be:	e029      	b.n	8008314 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80082c6:	2be9      	cmp	r3, #233	@ 0xe9
 80082c8:	d009      	beq.n	80082de <check_fs+0x66>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80082d0:	2beb      	cmp	r3, #235	@ 0xeb
 80082d2:	d11e      	bne.n	8008312 <check_fs+0x9a>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80082da:	2b90      	cmp	r3, #144	@ 0x90
 80082dc:	d119      	bne.n	8008312 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	3334      	adds	r3, #52	@ 0x34
 80082e2:	3336      	adds	r3, #54	@ 0x36
 80082e4:	4618      	mov	r0, r3
 80082e6:	f7fe fae9 	bl	80068bc <ld_dword>
 80082ea:	4603      	mov	r3, r0
 80082ec:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80082f0:	4a0a      	ldr	r2, [pc, #40]	@ (800831c <check_fs+0xa4>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d101      	bne.n	80082fa <check_fs+0x82>
 80082f6:	2300      	movs	r3, #0
 80082f8:	e00c      	b.n	8008314 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	3334      	adds	r3, #52	@ 0x34
 80082fe:	3352      	adds	r3, #82	@ 0x52
 8008300:	4618      	mov	r0, r3
 8008302:	f7fe fadb 	bl	80068bc <ld_dword>
 8008306:	4603      	mov	r3, r0
 8008308:	4a05      	ldr	r2, [pc, #20]	@ (8008320 <check_fs+0xa8>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d101      	bne.n	8008312 <check_fs+0x9a>
 800830e:	2300      	movs	r3, #0
 8008310:	e000      	b.n	8008314 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008312:	2302      	movs	r3, #2
}
 8008314:	4618      	mov	r0, r3
 8008316:	3708      	adds	r7, #8
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}
 800831c:	00544146 	.word	0x00544146
 8008320:	33544146 	.word	0x33544146

08008324 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b096      	sub	sp, #88	@ 0x58
 8008328:	af00      	add	r7, sp, #0
 800832a:	60f8      	str	r0, [r7, #12]
 800832c:	60b9      	str	r1, [r7, #8]
 800832e:	4613      	mov	r3, r2
 8008330:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	2200      	movs	r2, #0
 8008336:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008338:	68f8      	ldr	r0, [r7, #12]
 800833a:	f7ff ff58 	bl	80081ee <get_ldnumber>
 800833e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008342:	2b00      	cmp	r3, #0
 8008344:	da01      	bge.n	800834a <find_volume+0x26>
 8008346:	230b      	movs	r3, #11
 8008348:	e230      	b.n	80087ac <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800834a:	4aa1      	ldr	r2, [pc, #644]	@ (80085d0 <find_volume+0x2ac>)
 800834c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800834e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008352:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008356:	2b00      	cmp	r3, #0
 8008358:	d101      	bne.n	800835e <find_volume+0x3a>
 800835a:	230c      	movs	r3, #12
 800835c:	e226      	b.n	80087ac <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008362:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008364:	79fb      	ldrb	r3, [r7, #7]
 8008366:	f023 0301 	bic.w	r3, r3, #1
 800836a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800836c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d01a      	beq.n	80083aa <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008376:	785b      	ldrb	r3, [r3, #1]
 8008378:	4618      	mov	r0, r3
 800837a:	f7fe fa05 	bl	8006788 <disk_status>
 800837e:	4603      	mov	r3, r0
 8008380:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008384:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008388:	f003 0301 	and.w	r3, r3, #1
 800838c:	2b00      	cmp	r3, #0
 800838e:	d10c      	bne.n	80083aa <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008390:	79fb      	ldrb	r3, [r7, #7]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d007      	beq.n	80083a6 <find_volume+0x82>
 8008396:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800839a:	f003 0304 	and.w	r3, r3, #4
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d001      	beq.n	80083a6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80083a2:	230a      	movs	r3, #10
 80083a4:	e202      	b.n	80087ac <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 80083a6:	2300      	movs	r3, #0
 80083a8:	e200      	b.n	80087ac <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80083aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ac:	2200      	movs	r2, #0
 80083ae:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80083b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083b2:	b2da      	uxtb	r2, r3
 80083b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083b6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80083b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ba:	785b      	ldrb	r3, [r3, #1]
 80083bc:	4618      	mov	r0, r3
 80083be:	f7fe f9fd 	bl	80067bc <disk_initialize>
 80083c2:	4603      	mov	r3, r0
 80083c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80083c8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80083cc:	f003 0301 	and.w	r3, r3, #1
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d001      	beq.n	80083d8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80083d4:	2303      	movs	r3, #3
 80083d6:	e1e9      	b.n	80087ac <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80083d8:	79fb      	ldrb	r3, [r7, #7]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d007      	beq.n	80083ee <find_volume+0xca>
 80083de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80083e2:	f003 0304 	and.w	r3, r3, #4
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d001      	beq.n	80083ee <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80083ea:	230a      	movs	r3, #10
 80083ec:	e1de      	b.n	80087ac <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80083ee:	2300      	movs	r3, #0
 80083f0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80083f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80083f4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80083f6:	f7ff ff3f 	bl	8008278 <check_fs>
 80083fa:	4603      	mov	r3, r0
 80083fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008400:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008404:	2b02      	cmp	r3, #2
 8008406:	d149      	bne.n	800849c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008408:	2300      	movs	r3, #0
 800840a:	643b      	str	r3, [r7, #64]	@ 0x40
 800840c:	e01e      	b.n	800844c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800840e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008410:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008414:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008416:	011b      	lsls	r3, r3, #4
 8008418:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800841c:	4413      	add	r3, r2
 800841e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008422:	3304      	adds	r3, #4
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d006      	beq.n	8008438 <find_volume+0x114>
 800842a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800842c:	3308      	adds	r3, #8
 800842e:	4618      	mov	r0, r3
 8008430:	f7fe fa44 	bl	80068bc <ld_dword>
 8008434:	4602      	mov	r2, r0
 8008436:	e000      	b.n	800843a <find_volume+0x116>
 8008438:	2200      	movs	r2, #0
 800843a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	3358      	adds	r3, #88	@ 0x58
 8008440:	443b      	add	r3, r7
 8008442:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008448:	3301      	adds	r3, #1
 800844a:	643b      	str	r3, [r7, #64]	@ 0x40
 800844c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800844e:	2b03      	cmp	r3, #3
 8008450:	d9dd      	bls.n	800840e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008452:	2300      	movs	r3, #0
 8008454:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8008456:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008458:	2b00      	cmp	r3, #0
 800845a:	d002      	beq.n	8008462 <find_volume+0x13e>
 800845c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800845e:	3b01      	subs	r3, #1
 8008460:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	3358      	adds	r3, #88	@ 0x58
 8008468:	443b      	add	r3, r7
 800846a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800846e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008470:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008472:	2b00      	cmp	r3, #0
 8008474:	d005      	beq.n	8008482 <find_volume+0x15e>
 8008476:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008478:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800847a:	f7ff fefd 	bl	8008278 <check_fs>
 800847e:	4603      	mov	r3, r0
 8008480:	e000      	b.n	8008484 <find_volume+0x160>
 8008482:	2303      	movs	r3, #3
 8008484:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008488:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800848c:	2b01      	cmp	r3, #1
 800848e:	d905      	bls.n	800849c <find_volume+0x178>
 8008490:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008492:	3301      	adds	r3, #1
 8008494:	643b      	str	r3, [r7, #64]	@ 0x40
 8008496:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008498:	2b03      	cmp	r3, #3
 800849a:	d9e2      	bls.n	8008462 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800849c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80084a0:	2b04      	cmp	r3, #4
 80084a2:	d101      	bne.n	80084a8 <find_volume+0x184>
 80084a4:	2301      	movs	r3, #1
 80084a6:	e181      	b.n	80087ac <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80084a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d901      	bls.n	80084b4 <find_volume+0x190>
 80084b0:	230d      	movs	r3, #13
 80084b2:	e17b      	b.n	80087ac <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80084b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084b6:	3334      	adds	r3, #52	@ 0x34
 80084b8:	330b      	adds	r3, #11
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7fe f9e6 	bl	800688c <ld_word>
 80084c0:	4603      	mov	r3, r0
 80084c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084c6:	d001      	beq.n	80084cc <find_volume+0x1a8>
 80084c8:	230d      	movs	r3, #13
 80084ca:	e16f      	b.n	80087ac <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80084cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084ce:	3334      	adds	r3, #52	@ 0x34
 80084d0:	3316      	adds	r3, #22
 80084d2:	4618      	mov	r0, r3
 80084d4:	f7fe f9da 	bl	800688c <ld_word>
 80084d8:	4603      	mov	r3, r0
 80084da:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80084dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d106      	bne.n	80084f0 <find_volume+0x1cc>
 80084e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084e4:	3334      	adds	r3, #52	@ 0x34
 80084e6:	3324      	adds	r3, #36	@ 0x24
 80084e8:	4618      	mov	r0, r3
 80084ea:	f7fe f9e7 	bl	80068bc <ld_dword>
 80084ee:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80084f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80084f4:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80084f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f8:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80084fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084fe:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008502:	789b      	ldrb	r3, [r3, #2]
 8008504:	2b01      	cmp	r3, #1
 8008506:	d005      	beq.n	8008514 <find_volume+0x1f0>
 8008508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800850a:	789b      	ldrb	r3, [r3, #2]
 800850c:	2b02      	cmp	r3, #2
 800850e:	d001      	beq.n	8008514 <find_volume+0x1f0>
 8008510:	230d      	movs	r3, #13
 8008512:	e14b      	b.n	80087ac <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008516:	789b      	ldrb	r3, [r3, #2]
 8008518:	461a      	mov	r2, r3
 800851a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800851c:	fb02 f303 	mul.w	r3, r2, r3
 8008520:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008524:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008528:	461a      	mov	r2, r3
 800852a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800852c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800852e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008530:	895b      	ldrh	r3, [r3, #10]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d008      	beq.n	8008548 <find_volume+0x224>
 8008536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008538:	895b      	ldrh	r3, [r3, #10]
 800853a:	461a      	mov	r2, r3
 800853c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800853e:	895b      	ldrh	r3, [r3, #10]
 8008540:	3b01      	subs	r3, #1
 8008542:	4013      	ands	r3, r2
 8008544:	2b00      	cmp	r3, #0
 8008546:	d001      	beq.n	800854c <find_volume+0x228>
 8008548:	230d      	movs	r3, #13
 800854a:	e12f      	b.n	80087ac <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800854c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800854e:	3334      	adds	r3, #52	@ 0x34
 8008550:	3311      	adds	r3, #17
 8008552:	4618      	mov	r0, r3
 8008554:	f7fe f99a 	bl	800688c <ld_word>
 8008558:	4603      	mov	r3, r0
 800855a:	461a      	mov	r2, r3
 800855c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800855e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008562:	891b      	ldrh	r3, [r3, #8]
 8008564:	f003 030f 	and.w	r3, r3, #15
 8008568:	b29b      	uxth	r3, r3
 800856a:	2b00      	cmp	r3, #0
 800856c:	d001      	beq.n	8008572 <find_volume+0x24e>
 800856e:	230d      	movs	r3, #13
 8008570:	e11c      	b.n	80087ac <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008574:	3334      	adds	r3, #52	@ 0x34
 8008576:	3313      	adds	r3, #19
 8008578:	4618      	mov	r0, r3
 800857a:	f7fe f987 	bl	800688c <ld_word>
 800857e:	4603      	mov	r3, r0
 8008580:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008582:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008584:	2b00      	cmp	r3, #0
 8008586:	d106      	bne.n	8008596 <find_volume+0x272>
 8008588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800858a:	3334      	adds	r3, #52	@ 0x34
 800858c:	3320      	adds	r3, #32
 800858e:	4618      	mov	r0, r3
 8008590:	f7fe f994 	bl	80068bc <ld_dword>
 8008594:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008598:	3334      	adds	r3, #52	@ 0x34
 800859a:	330e      	adds	r3, #14
 800859c:	4618      	mov	r0, r3
 800859e:	f7fe f975 	bl	800688c <ld_word>
 80085a2:	4603      	mov	r3, r0
 80085a4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80085a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d101      	bne.n	80085b0 <find_volume+0x28c>
 80085ac:	230d      	movs	r3, #13
 80085ae:	e0fd      	b.n	80087ac <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80085b0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80085b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085b4:	4413      	add	r3, r2
 80085b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80085b8:	8912      	ldrh	r2, [r2, #8]
 80085ba:	0912      	lsrs	r2, r2, #4
 80085bc:	b292      	uxth	r2, r2
 80085be:	4413      	add	r3, r2
 80085c0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80085c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085c6:	429a      	cmp	r2, r3
 80085c8:	d204      	bcs.n	80085d4 <find_volume+0x2b0>
 80085ca:	230d      	movs	r3, #13
 80085cc:	e0ee      	b.n	80087ac <find_volume+0x488>
 80085ce:	bf00      	nop
 80085d0:	20005368 	.word	0x20005368
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80085d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d8:	1ad3      	subs	r3, r2, r3
 80085da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80085dc:	8952      	ldrh	r2, [r2, #10]
 80085de:	fbb3 f3f2 	udiv	r3, r3, r2
 80085e2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80085e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d101      	bne.n	80085ee <find_volume+0x2ca>
 80085ea:	230d      	movs	r3, #13
 80085ec:	e0de      	b.n	80087ac <find_volume+0x488>
		fmt = FS_FAT32;
 80085ee:	2303      	movs	r3, #3
 80085f0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80085f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d802      	bhi.n	8008604 <find_volume+0x2e0>
 80085fe:	2302      	movs	r3, #2
 8008600:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008606:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800860a:	4293      	cmp	r3, r2
 800860c:	d802      	bhi.n	8008614 <find_volume+0x2f0>
 800860e:	2301      	movs	r3, #1
 8008610:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008616:	1c9a      	adds	r2, r3, #2
 8008618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800861a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800861c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800861e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008620:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008622:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008626:	441a      	add	r2, r3
 8008628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800862a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800862c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800862e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008630:	441a      	add	r2, r3
 8008632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008634:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8008636:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800863a:	2b03      	cmp	r3, #3
 800863c:	d11e      	bne.n	800867c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800863e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008640:	3334      	adds	r3, #52	@ 0x34
 8008642:	332a      	adds	r3, #42	@ 0x2a
 8008644:	4618      	mov	r0, r3
 8008646:	f7fe f921 	bl	800688c <ld_word>
 800864a:	4603      	mov	r3, r0
 800864c:	2b00      	cmp	r3, #0
 800864e:	d001      	beq.n	8008654 <find_volume+0x330>
 8008650:	230d      	movs	r3, #13
 8008652:	e0ab      	b.n	80087ac <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008656:	891b      	ldrh	r3, [r3, #8]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d001      	beq.n	8008660 <find_volume+0x33c>
 800865c:	230d      	movs	r3, #13
 800865e:	e0a5      	b.n	80087ac <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008662:	3334      	adds	r3, #52	@ 0x34
 8008664:	332c      	adds	r3, #44	@ 0x2c
 8008666:	4618      	mov	r0, r3
 8008668:	f7fe f928 	bl	80068bc <ld_dword>
 800866c:	4602      	mov	r2, r0
 800866e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008670:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008674:	699b      	ldr	r3, [r3, #24]
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	647b      	str	r3, [r7, #68]	@ 0x44
 800867a:	e01f      	b.n	80086bc <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800867c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800867e:	891b      	ldrh	r3, [r3, #8]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d101      	bne.n	8008688 <find_volume+0x364>
 8008684:	230d      	movs	r3, #13
 8008686:	e091      	b.n	80087ac <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800868a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800868c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800868e:	441a      	add	r2, r3
 8008690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008692:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008694:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008698:	2b02      	cmp	r3, #2
 800869a:	d103      	bne.n	80086a4 <find_volume+0x380>
 800869c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800869e:	699b      	ldr	r3, [r3, #24]
 80086a0:	005b      	lsls	r3, r3, #1
 80086a2:	e00a      	b.n	80086ba <find_volume+0x396>
 80086a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086a6:	699a      	ldr	r2, [r3, #24]
 80086a8:	4613      	mov	r3, r2
 80086aa:	005b      	lsls	r3, r3, #1
 80086ac:	4413      	add	r3, r2
 80086ae:	085a      	lsrs	r2, r3, #1
 80086b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086b2:	699b      	ldr	r3, [r3, #24]
 80086b4:	f003 0301 	and.w	r3, r3, #1
 80086b8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80086ba:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80086bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086be:	69da      	ldr	r2, [r3, #28]
 80086c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086c2:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80086c6:	0a5b      	lsrs	r3, r3, #9
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d201      	bcs.n	80086d0 <find_volume+0x3ac>
 80086cc:	230d      	movs	r3, #13
 80086ce:	e06d      	b.n	80087ac <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80086d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086d2:	f04f 32ff 	mov.w	r2, #4294967295
 80086d6:	615a      	str	r2, [r3, #20]
 80086d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086da:	695a      	ldr	r2, [r3, #20]
 80086dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086de:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80086e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086e2:	2280      	movs	r2, #128	@ 0x80
 80086e4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80086e6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80086ea:	2b03      	cmp	r3, #3
 80086ec:	d149      	bne.n	8008782 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80086ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f0:	3334      	adds	r3, #52	@ 0x34
 80086f2:	3330      	adds	r3, #48	@ 0x30
 80086f4:	4618      	mov	r0, r3
 80086f6:	f7fe f8c9 	bl	800688c <ld_word>
 80086fa:	4603      	mov	r3, r0
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d140      	bne.n	8008782 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008700:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008702:	3301      	adds	r3, #1
 8008704:	4619      	mov	r1, r3
 8008706:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008708:	f7fe fb34 	bl	8006d74 <move_window>
 800870c:	4603      	mov	r3, r0
 800870e:	2b00      	cmp	r3, #0
 8008710:	d137      	bne.n	8008782 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8008712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008714:	2200      	movs	r2, #0
 8008716:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800871a:	3334      	adds	r3, #52	@ 0x34
 800871c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008720:	4618      	mov	r0, r3
 8008722:	f7fe f8b3 	bl	800688c <ld_word>
 8008726:	4603      	mov	r3, r0
 8008728:	461a      	mov	r2, r3
 800872a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800872e:	429a      	cmp	r2, r3
 8008730:	d127      	bne.n	8008782 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008734:	3334      	adds	r3, #52	@ 0x34
 8008736:	4618      	mov	r0, r3
 8008738:	f7fe f8c0 	bl	80068bc <ld_dword>
 800873c:	4603      	mov	r3, r0
 800873e:	4a1d      	ldr	r2, [pc, #116]	@ (80087b4 <find_volume+0x490>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d11e      	bne.n	8008782 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008746:	3334      	adds	r3, #52	@ 0x34
 8008748:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800874c:	4618      	mov	r0, r3
 800874e:	f7fe f8b5 	bl	80068bc <ld_dword>
 8008752:	4603      	mov	r3, r0
 8008754:	4a18      	ldr	r2, [pc, #96]	@ (80087b8 <find_volume+0x494>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d113      	bne.n	8008782 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800875a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800875c:	3334      	adds	r3, #52	@ 0x34
 800875e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8008762:	4618      	mov	r0, r3
 8008764:	f7fe f8aa 	bl	80068bc <ld_dword>
 8008768:	4602      	mov	r2, r0
 800876a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800876c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800876e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008770:	3334      	adds	r3, #52	@ 0x34
 8008772:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8008776:	4618      	mov	r0, r3
 8008778:	f7fe f8a0 	bl	80068bc <ld_dword>
 800877c:	4602      	mov	r2, r0
 800877e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008780:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008784:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8008788:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800878a:	4b0c      	ldr	r3, [pc, #48]	@ (80087bc <find_volume+0x498>)
 800878c:	881b      	ldrh	r3, [r3, #0]
 800878e:	3301      	adds	r3, #1
 8008790:	b29a      	uxth	r2, r3
 8008792:	4b0a      	ldr	r3, [pc, #40]	@ (80087bc <find_volume+0x498>)
 8008794:	801a      	strh	r2, [r3, #0]
 8008796:	4b09      	ldr	r3, [pc, #36]	@ (80087bc <find_volume+0x498>)
 8008798:	881a      	ldrh	r2, [r3, #0]
 800879a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800879c:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800879e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087a0:	4a07      	ldr	r2, [pc, #28]	@ (80087c0 <find_volume+0x49c>)
 80087a2:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80087a4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80087a6:	f7fe fa7d 	bl	8006ca4 <clear_lock>
#endif
	return FR_OK;
 80087aa:	2300      	movs	r3, #0
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3758      	adds	r7, #88	@ 0x58
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}
 80087b4:	41615252 	.word	0x41615252
 80087b8:	61417272 	.word	0x61417272
 80087bc:	2000536c 	.word	0x2000536c
 80087c0:	20005390 	.word	0x20005390

080087c4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b084      	sub	sp, #16
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80087ce:	2309      	movs	r3, #9
 80087d0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d01c      	beq.n	8008812 <validate+0x4e>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d018      	beq.n	8008812 <validate+0x4e>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d013      	beq.n	8008812 <validate+0x4e>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	889a      	ldrh	r2, [r3, #4]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	88db      	ldrh	r3, [r3, #6]
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d10c      	bne.n	8008812 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	785b      	ldrb	r3, [r3, #1]
 80087fe:	4618      	mov	r0, r3
 8008800:	f7fd ffc2 	bl	8006788 <disk_status>
 8008804:	4603      	mov	r3, r0
 8008806:	f003 0301 	and.w	r3, r3, #1
 800880a:	2b00      	cmp	r3, #0
 800880c:	d101      	bne.n	8008812 <validate+0x4e>
			res = FR_OK;
 800880e:	2300      	movs	r3, #0
 8008810:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008812:	7bfb      	ldrb	r3, [r7, #15]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d102      	bne.n	800881e <validate+0x5a>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	e000      	b.n	8008820 <validate+0x5c>
 800881e:	2300      	movs	r3, #0
 8008820:	683a      	ldr	r2, [r7, #0]
 8008822:	6013      	str	r3, [r2, #0]
	return res;
 8008824:	7bfb      	ldrb	r3, [r7, #15]
}
 8008826:	4618      	mov	r0, r3
 8008828:	3710      	adds	r7, #16
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}
	...

08008830 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b088      	sub	sp, #32
 8008834:	af00      	add	r7, sp, #0
 8008836:	60f8      	str	r0, [r7, #12]
 8008838:	60b9      	str	r1, [r7, #8]
 800883a:	4613      	mov	r3, r2
 800883c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008842:	f107 0310 	add.w	r3, r7, #16
 8008846:	4618      	mov	r0, r3
 8008848:	f7ff fcd1 	bl	80081ee <get_ldnumber>
 800884c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800884e:	69fb      	ldr	r3, [r7, #28]
 8008850:	2b00      	cmp	r3, #0
 8008852:	da01      	bge.n	8008858 <f_mount+0x28>
 8008854:	230b      	movs	r3, #11
 8008856:	e02b      	b.n	80088b0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008858:	4a17      	ldr	r2, [pc, #92]	@ (80088b8 <f_mount+0x88>)
 800885a:	69fb      	ldr	r3, [r7, #28]
 800885c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008860:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008862:	69bb      	ldr	r3, [r7, #24]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d005      	beq.n	8008874 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008868:	69b8      	ldr	r0, [r7, #24]
 800886a:	f7fe fa1b 	bl	8006ca4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800886e:	69bb      	ldr	r3, [r7, #24]
 8008870:	2200      	movs	r2, #0
 8008872:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d002      	beq.n	8008880 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2200      	movs	r2, #0
 800887e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008880:	68fa      	ldr	r2, [r7, #12]
 8008882:	490d      	ldr	r1, [pc, #52]	@ (80088b8 <f_mount+0x88>)
 8008884:	69fb      	ldr	r3, [r7, #28]
 8008886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d002      	beq.n	8008896 <f_mount+0x66>
 8008890:	79fb      	ldrb	r3, [r7, #7]
 8008892:	2b01      	cmp	r3, #1
 8008894:	d001      	beq.n	800889a <f_mount+0x6a>
 8008896:	2300      	movs	r3, #0
 8008898:	e00a      	b.n	80088b0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800889a:	f107 010c 	add.w	r1, r7, #12
 800889e:	f107 0308 	add.w	r3, r7, #8
 80088a2:	2200      	movs	r2, #0
 80088a4:	4618      	mov	r0, r3
 80088a6:	f7ff fd3d 	bl	8008324 <find_volume>
 80088aa:	4603      	mov	r3, r0
 80088ac:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80088ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3720      	adds	r7, #32
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}
 80088b8:	20005368 	.word	0x20005368

080088bc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b09a      	sub	sp, #104	@ 0x68
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	60b9      	str	r1, [r7, #8]
 80088c6:	4613      	mov	r3, r2
 80088c8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d101      	bne.n	80088d4 <f_open+0x18>
 80088d0:	2309      	movs	r3, #9
 80088d2:	e1a9      	b.n	8008c28 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80088d4:	79fb      	ldrb	r3, [r7, #7]
 80088d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088da:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80088dc:	79fa      	ldrb	r2, [r7, #7]
 80088de:	f107 0114 	add.w	r1, r7, #20
 80088e2:	f107 0308 	add.w	r3, r7, #8
 80088e6:	4618      	mov	r0, r3
 80088e8:	f7ff fd1c 	bl	8008324 <find_volume>
 80088ec:	4603      	mov	r3, r0
 80088ee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 80088f2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	f040 818d 	bne.w	8008c16 <f_open+0x35a>
		dj.obj.fs = fs;
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008900:	68ba      	ldr	r2, [r7, #8]
 8008902:	f107 0318 	add.w	r3, r7, #24
 8008906:	4611      	mov	r1, r2
 8008908:	4618      	mov	r0, r3
 800890a:	f7ff fbff 	bl	800810c <follow_path>
 800890e:	4603      	mov	r3, r0
 8008910:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008914:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008918:	2b00      	cmp	r3, #0
 800891a:	d118      	bne.n	800894e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800891c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008920:	b25b      	sxtb	r3, r3
 8008922:	2b00      	cmp	r3, #0
 8008924:	da03      	bge.n	800892e <f_open+0x72>
				res = FR_INVALID_NAME;
 8008926:	2306      	movs	r3, #6
 8008928:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800892c:	e00f      	b.n	800894e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800892e:	79fb      	ldrb	r3, [r7, #7]
 8008930:	2b01      	cmp	r3, #1
 8008932:	bf8c      	ite	hi
 8008934:	2301      	movhi	r3, #1
 8008936:	2300      	movls	r3, #0
 8008938:	b2db      	uxtb	r3, r3
 800893a:	461a      	mov	r2, r3
 800893c:	f107 0318 	add.w	r3, r7, #24
 8008940:	4611      	mov	r1, r2
 8008942:	4618      	mov	r0, r3
 8008944:	f7fe f8a2 	bl	8006a8c <chk_lock>
 8008948:	4603      	mov	r3, r0
 800894a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800894e:	79fb      	ldrb	r3, [r7, #7]
 8008950:	f003 031c 	and.w	r3, r3, #28
 8008954:	2b00      	cmp	r3, #0
 8008956:	d07f      	beq.n	8008a58 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8008958:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800895c:	2b00      	cmp	r3, #0
 800895e:	d017      	beq.n	8008990 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008960:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008964:	2b04      	cmp	r3, #4
 8008966:	d10e      	bne.n	8008986 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008968:	f7fe f8ec 	bl	8006b44 <enq_lock>
 800896c:	4603      	mov	r3, r0
 800896e:	2b00      	cmp	r3, #0
 8008970:	d006      	beq.n	8008980 <f_open+0xc4>
 8008972:	f107 0318 	add.w	r3, r7, #24
 8008976:	4618      	mov	r0, r3
 8008978:	f7ff f918 	bl	8007bac <dir_register>
 800897c:	4603      	mov	r3, r0
 800897e:	e000      	b.n	8008982 <f_open+0xc6>
 8008980:	2312      	movs	r3, #18
 8008982:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008986:	79fb      	ldrb	r3, [r7, #7]
 8008988:	f043 0308 	orr.w	r3, r3, #8
 800898c:	71fb      	strb	r3, [r7, #7]
 800898e:	e010      	b.n	80089b2 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008990:	7fbb      	ldrb	r3, [r7, #30]
 8008992:	f003 0311 	and.w	r3, r3, #17
 8008996:	2b00      	cmp	r3, #0
 8008998:	d003      	beq.n	80089a2 <f_open+0xe6>
					res = FR_DENIED;
 800899a:	2307      	movs	r3, #7
 800899c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80089a0:	e007      	b.n	80089b2 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80089a2:	79fb      	ldrb	r3, [r7, #7]
 80089a4:	f003 0304 	and.w	r3, r3, #4
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d002      	beq.n	80089b2 <f_open+0xf6>
 80089ac:	2308      	movs	r3, #8
 80089ae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80089b2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d168      	bne.n	8008a8c <f_open+0x1d0>
 80089ba:	79fb      	ldrb	r3, [r7, #7]
 80089bc:	f003 0308 	and.w	r3, r3, #8
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d063      	beq.n	8008a8c <f_open+0x1d0>
				dw = GET_FATTIME();
 80089c4:	f7fd f9a4 	bl	8005d10 <get_fattime>
 80089c8:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80089ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089cc:	330e      	adds	r3, #14
 80089ce:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80089d0:	4618      	mov	r0, r3
 80089d2:	f7fd ffb1 	bl	8006938 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80089d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d8:	3316      	adds	r3, #22
 80089da:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80089dc:	4618      	mov	r0, r3
 80089de:	f7fd ffab 	bl	8006938 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80089e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089e4:	330b      	adds	r3, #11
 80089e6:	2220      	movs	r2, #32
 80089e8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80089ee:	4611      	mov	r1, r2
 80089f0:	4618      	mov	r0, r3
 80089f2:	f7fe fe54 	bl	800769e <ld_clust>
 80089f6:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80089fc:	2200      	movs	r2, #0
 80089fe:	4618      	mov	r0, r3
 8008a00:	f7fe fe6c 	bl	80076dc <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a06:	331c      	adds	r3, #28
 8008a08:	2100      	movs	r1, #0
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f7fd ff94 	bl	8006938 <st_dword>
					fs->wflag = 1;
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	2201      	movs	r2, #1
 8008a14:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008a16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d037      	beq.n	8008a8c <f_open+0x1d0>
						dw = fs->winsect;
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a20:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8008a22:	f107 0318 	add.w	r3, r7, #24
 8008a26:	2200      	movs	r2, #0
 8008a28:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f7fe fb7f 	bl	800712e <remove_chain>
 8008a30:	4603      	mov	r3, r0
 8008a32:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8008a36:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d126      	bne.n	8008a8c <f_open+0x1d0>
							res = move_window(fs, dw);
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008a42:	4618      	mov	r0, r3
 8008a44:	f7fe f996 	bl	8006d74 <move_window>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008a52:	3a01      	subs	r2, #1
 8008a54:	611a      	str	r2, [r3, #16]
 8008a56:	e019      	b.n	8008a8c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008a58:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d115      	bne.n	8008a8c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008a60:	7fbb      	ldrb	r3, [r7, #30]
 8008a62:	f003 0310 	and.w	r3, r3, #16
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d003      	beq.n	8008a72 <f_open+0x1b6>
					res = FR_NO_FILE;
 8008a6a:	2304      	movs	r3, #4
 8008a6c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8008a70:	e00c      	b.n	8008a8c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008a72:	79fb      	ldrb	r3, [r7, #7]
 8008a74:	f003 0302 	and.w	r3, r3, #2
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d007      	beq.n	8008a8c <f_open+0x1d0>
 8008a7c:	7fbb      	ldrb	r3, [r7, #30]
 8008a7e:	f003 0301 	and.w	r3, r3, #1
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d002      	beq.n	8008a8c <f_open+0x1d0>
						res = FR_DENIED;
 8008a86:	2307      	movs	r3, #7
 8008a88:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8008a8c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d126      	bne.n	8008ae2 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008a94:	79fb      	ldrb	r3, [r7, #7]
 8008a96:	f003 0308 	and.w	r3, r3, #8
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d003      	beq.n	8008aa6 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8008a9e:	79fb      	ldrb	r3, [r7, #7]
 8008aa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008aa4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8008aae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008ab4:	79fb      	ldrb	r3, [r7, #7]
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	bf8c      	ite	hi
 8008aba:	2301      	movhi	r3, #1
 8008abc:	2300      	movls	r3, #0
 8008abe:	b2db      	uxtb	r3, r3
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	f107 0318 	add.w	r3, r7, #24
 8008ac6:	4611      	mov	r1, r2
 8008ac8:	4618      	mov	r0, r3
 8008aca:	f7fe f85d 	bl	8006b88 <inc_lock>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	691b      	ldr	r3, [r3, #16]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d102      	bne.n	8008ae2 <f_open+0x226>
 8008adc:	2302      	movs	r3, #2
 8008ade:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008ae2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	f040 8095 	bne.w	8008c16 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008af0:	4611      	mov	r1, r2
 8008af2:	4618      	mov	r0, r3
 8008af4:	f7fe fdd3 	bl	800769e <ld_clust>
 8008af8:	4602      	mov	r2, r0
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008afe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b00:	331c      	adds	r3, #28
 8008b02:	4618      	mov	r0, r3
 8008b04:	f7fd feda 	bl	80068bc <ld_dword>
 8008b08:	4602      	mov	r2, r0
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2200      	movs	r2, #0
 8008b12:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008b14:	697a      	ldr	r2, [r7, #20]
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	88da      	ldrh	r2, [r3, #6]
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	79fa      	ldrb	r2, [r7, #7]
 8008b26:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2200      	movs	r2, #0
 8008b32:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2200      	movs	r2, #0
 8008b38:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	3330      	adds	r3, #48	@ 0x30
 8008b3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008b42:	2100      	movs	r1, #0
 8008b44:	4618      	mov	r0, r3
 8008b46:	f7fd ff44 	bl	80069d2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008b4a:	79fb      	ldrb	r3, [r7, #7]
 8008b4c:	f003 0320 	and.w	r3, r3, #32
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d060      	beq.n	8008c16 <f_open+0x35a>
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d05c      	beq.n	8008c16 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	68da      	ldr	r2, [r3, #12]
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	895b      	ldrh	r3, [r3, #10]
 8008b68:	025b      	lsls	r3, r3, #9
 8008b6a:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	689b      	ldr	r3, [r3, #8]
 8008b70:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	68db      	ldr	r3, [r3, #12]
 8008b76:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b78:	e016      	b.n	8008ba8 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7fe f944 	bl	8006e0c <get_fat>
 8008b84:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8008b86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	d802      	bhi.n	8008b92 <f_open+0x2d6>
 8008b8c:	2302      	movs	r3, #2
 8008b8e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008b92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b98:	d102      	bne.n	8008ba0 <f_open+0x2e4>
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008ba0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008ba2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ba4:	1ad3      	subs	r3, r2, r3
 8008ba6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008ba8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d103      	bne.n	8008bb8 <f_open+0x2fc>
 8008bb0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008bb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	d8e0      	bhi.n	8008b7a <f_open+0x2be>
				}
				fp->clust = clst;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008bbc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008bbe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d127      	bne.n	8008c16 <f_open+0x35a>
 8008bc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d022      	beq.n	8008c16 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f7fe f8fa 	bl	8006dce <clust2sect>
 8008bda:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8008bdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d103      	bne.n	8008bea <f_open+0x32e>
						res = FR_INT_ERR;
 8008be2:	2302      	movs	r3, #2
 8008be4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8008be8:	e015      	b.n	8008c16 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8008bea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bec:	0a5a      	lsrs	r2, r3, #9
 8008bee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bf0:	441a      	add	r2, r3
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	7858      	ldrb	r0, [r3, #1]
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	6a1a      	ldr	r2, [r3, #32]
 8008c04:	2301      	movs	r3, #1
 8008c06:	f7fd fe01 	bl	800680c <disk_read>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d002      	beq.n	8008c16 <f_open+0x35a>
 8008c10:	2301      	movs	r3, #1
 8008c12:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008c16:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d002      	beq.n	8008c24 <f_open+0x368>
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	2200      	movs	r2, #0
 8008c22:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008c24:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3768      	adds	r7, #104	@ 0x68
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}

08008c30 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b08e      	sub	sp, #56	@ 0x38
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	607a      	str	r2, [r7, #4]
 8008c3c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	2200      	movs	r2, #0
 8008c46:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f107 0214 	add.w	r2, r7, #20
 8008c4e:	4611      	mov	r1, r2
 8008c50:	4618      	mov	r0, r3
 8008c52:	f7ff fdb7 	bl	80087c4 <validate>
 8008c56:	4603      	mov	r3, r0
 8008c58:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008c5c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d107      	bne.n	8008c74 <f_read+0x44>
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	7d5b      	ldrb	r3, [r3, #21]
 8008c68:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8008c6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d002      	beq.n	8008c7a <f_read+0x4a>
 8008c74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008c78:	e115      	b.n	8008ea6 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	7d1b      	ldrb	r3, [r3, #20]
 8008c7e:	f003 0301 	and.w	r3, r3, #1
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d101      	bne.n	8008c8a <f_read+0x5a>
 8008c86:	2307      	movs	r3, #7
 8008c88:	e10d      	b.n	8008ea6 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	68da      	ldr	r2, [r3, #12]
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	699b      	ldr	r3, [r3, #24]
 8008c92:	1ad3      	subs	r3, r2, r3
 8008c94:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8008c96:	687a      	ldr	r2, [r7, #4]
 8008c98:	6a3b      	ldr	r3, [r7, #32]
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	f240 80fe 	bls.w	8008e9c <f_read+0x26c>
 8008ca0:	6a3b      	ldr	r3, [r7, #32]
 8008ca2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8008ca4:	e0fa      	b.n	8008e9c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	699b      	ldr	r3, [r3, #24]
 8008caa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	f040 80c6 	bne.w	8008e40 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	699b      	ldr	r3, [r3, #24]
 8008cb8:	0a5b      	lsrs	r3, r3, #9
 8008cba:	697a      	ldr	r2, [r7, #20]
 8008cbc:	8952      	ldrh	r2, [r2, #10]
 8008cbe:	3a01      	subs	r2, #1
 8008cc0:	4013      	ands	r3, r2
 8008cc2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8008cc4:	69fb      	ldr	r3, [r7, #28]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d12f      	bne.n	8008d2a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	699b      	ldr	r3, [r3, #24]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d103      	bne.n	8008cda <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	689b      	ldr	r3, [r3, #8]
 8008cd6:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cd8:	e013      	b.n	8008d02 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d007      	beq.n	8008cf2 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	699b      	ldr	r3, [r3, #24]
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	68f8      	ldr	r0, [r7, #12]
 8008cea:	f7fe fb1d 	bl	8007328 <clmt_clust>
 8008cee:	6338      	str	r0, [r7, #48]	@ 0x30
 8008cf0:	e007      	b.n	8008d02 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8008cf2:	68fa      	ldr	r2, [r7, #12]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	69db      	ldr	r3, [r3, #28]
 8008cf8:	4619      	mov	r1, r3
 8008cfa:	4610      	mov	r0, r2
 8008cfc:	f7fe f886 	bl	8006e0c <get_fat>
 8008d00:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8008d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d804      	bhi.n	8008d12 <f_read+0xe2>
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	2202      	movs	r2, #2
 8008d0c:	755a      	strb	r2, [r3, #21]
 8008d0e:	2302      	movs	r3, #2
 8008d10:	e0c9      	b.n	8008ea6 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d18:	d104      	bne.n	8008d24 <f_read+0xf4>
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	2201      	movs	r2, #1
 8008d1e:	755a      	strb	r2, [r3, #21]
 8008d20:	2301      	movs	r3, #1
 8008d22:	e0c0      	b.n	8008ea6 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d28:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	69db      	ldr	r3, [r3, #28]
 8008d30:	4619      	mov	r1, r3
 8008d32:	4610      	mov	r0, r2
 8008d34:	f7fe f84b 	bl	8006dce <clust2sect>
 8008d38:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008d3a:	69bb      	ldr	r3, [r7, #24]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d104      	bne.n	8008d4a <f_read+0x11a>
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2202      	movs	r2, #2
 8008d44:	755a      	strb	r2, [r3, #21]
 8008d46:	2302      	movs	r3, #2
 8008d48:	e0ad      	b.n	8008ea6 <f_read+0x276>
			sect += csect;
 8008d4a:	69ba      	ldr	r2, [r7, #24]
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	4413      	add	r3, r2
 8008d50:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	0a5b      	lsrs	r3, r3, #9
 8008d56:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8008d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d039      	beq.n	8008dd2 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008d5e:	69fa      	ldr	r2, [r7, #28]
 8008d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d62:	4413      	add	r3, r2
 8008d64:	697a      	ldr	r2, [r7, #20]
 8008d66:	8952      	ldrh	r2, [r2, #10]
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d905      	bls.n	8008d78 <f_read+0x148>
					cc = fs->csize - csect;
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	895b      	ldrh	r3, [r3, #10]
 8008d70:	461a      	mov	r2, r3
 8008d72:	69fb      	ldr	r3, [r7, #28]
 8008d74:	1ad3      	subs	r3, r2, r3
 8008d76:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	7858      	ldrb	r0, [r3, #1]
 8008d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d7e:	69ba      	ldr	r2, [r7, #24]
 8008d80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008d82:	f7fd fd43 	bl	800680c <disk_read>
 8008d86:	4603      	mov	r3, r0
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d004      	beq.n	8008d96 <f_read+0x166>
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2201      	movs	r2, #1
 8008d90:	755a      	strb	r2, [r3, #21]
 8008d92:	2301      	movs	r3, #1
 8008d94:	e087      	b.n	8008ea6 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	7d1b      	ldrb	r3, [r3, #20]
 8008d9a:	b25b      	sxtb	r3, r3
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	da14      	bge.n	8008dca <f_read+0x19a>
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	6a1a      	ldr	r2, [r3, #32]
 8008da4:	69bb      	ldr	r3, [r7, #24]
 8008da6:	1ad3      	subs	r3, r2, r3
 8008da8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d90d      	bls.n	8008dca <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	6a1a      	ldr	r2, [r3, #32]
 8008db2:	69bb      	ldr	r3, [r7, #24]
 8008db4:	1ad3      	subs	r3, r2, r3
 8008db6:	025b      	lsls	r3, r3, #9
 8008db8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008dba:	18d0      	adds	r0, r2, r3
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	3330      	adds	r3, #48	@ 0x30
 8008dc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	f7fd fde3 	bl	8006990 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8008dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dcc:	025b      	lsls	r3, r3, #9
 8008dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8008dd0:	e050      	b.n	8008e74 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	6a1b      	ldr	r3, [r3, #32]
 8008dd6:	69ba      	ldr	r2, [r7, #24]
 8008dd8:	429a      	cmp	r2, r3
 8008dda:	d02e      	beq.n	8008e3a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	7d1b      	ldrb	r3, [r3, #20]
 8008de0:	b25b      	sxtb	r3, r3
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	da18      	bge.n	8008e18 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	7858      	ldrb	r0, [r3, #1]
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	6a1a      	ldr	r2, [r3, #32]
 8008df4:	2301      	movs	r3, #1
 8008df6:	f7fd fd29 	bl	800684c <disk_write>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d004      	beq.n	8008e0a <f_read+0x1da>
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2201      	movs	r2, #1
 8008e04:	755a      	strb	r2, [r3, #21]
 8008e06:	2301      	movs	r3, #1
 8008e08:	e04d      	b.n	8008ea6 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	7d1b      	ldrb	r3, [r3, #20]
 8008e0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e12:	b2da      	uxtb	r2, r3
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	7858      	ldrb	r0, [r3, #1]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008e22:	2301      	movs	r3, #1
 8008e24:	69ba      	ldr	r2, [r7, #24]
 8008e26:	f7fd fcf1 	bl	800680c <disk_read>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d004      	beq.n	8008e3a <f_read+0x20a>
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2201      	movs	r2, #1
 8008e34:	755a      	strb	r2, [r3, #21]
 8008e36:	2301      	movs	r3, #1
 8008e38:	e035      	b.n	8008ea6 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	69ba      	ldr	r2, [r7, #24]
 8008e3e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	699b      	ldr	r3, [r3, #24]
 8008e44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e48:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8008e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8008e4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d901      	bls.n	8008e5a <f_read+0x22a>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	699b      	ldr	r3, [r3, #24]
 8008e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e68:	4413      	add	r3, r2
 8008e6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e6c:	4619      	mov	r1, r3
 8008e6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008e70:	f7fd fd8e 	bl	8006990 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8008e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e78:	4413      	add	r3, r2
 8008e7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	699a      	ldr	r2, [r3, #24]
 8008e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e82:	441a      	add	r2, r3
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	619a      	str	r2, [r3, #24]
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	681a      	ldr	r2, [r3, #0]
 8008e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e8e:	441a      	add	r2, r3
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	601a      	str	r2, [r3, #0]
 8008e94:	687a      	ldr	r2, [r7, #4]
 8008e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e98:	1ad3      	subs	r3, r2, r3
 8008e9a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	f47f af01 	bne.w	8008ca6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8008ea4:	2300      	movs	r3, #0
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3738      	adds	r7, #56	@ 0x38
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}

08008eae <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8008eae:	b580      	push	{r7, lr}
 8008eb0:	b090      	sub	sp, #64	@ 0x40
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	6078      	str	r0, [r7, #4]
 8008eb6:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f107 0208 	add.w	r2, r7, #8
 8008ebe:	4611      	mov	r1, r2
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	f7ff fc7f 	bl	80087c4 <validate>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8008ecc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d103      	bne.n	8008edc <f_lseek+0x2e>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	7d5b      	ldrb	r3, [r3, #21]
 8008ed8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8008edc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d002      	beq.n	8008eea <f_lseek+0x3c>
 8008ee4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008ee8:	e1e6      	b.n	80092b8 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	f000 80d1 	beq.w	8009096 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008efa:	d15a      	bne.n	8008fb2 <f_lseek+0x104>
			tbl = fp->cltbl;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f00:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8008f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f04:	1d1a      	adds	r2, r3, #4
 8008f06:	627a      	str	r2, [r7, #36]	@ 0x24
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	617b      	str	r3, [r7, #20]
 8008f0c:	2302      	movs	r3, #2
 8008f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8008f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d03a      	beq.n	8008f92 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8008f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f1e:	613b      	str	r3, [r7, #16]
 8008f20:	2300      	movs	r3, #0
 8008f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f26:	3302      	adds	r3, #2
 8008f28:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8008f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2c:	60fb      	str	r3, [r7, #12]
 8008f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f30:	3301      	adds	r3, #1
 8008f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f7fd ff67 	bl	8006e0c <get_fat>
 8008f3e:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8008f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f42:	2b01      	cmp	r3, #1
 8008f44:	d804      	bhi.n	8008f50 <f_lseek+0xa2>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2202      	movs	r2, #2
 8008f4a:	755a      	strb	r2, [r3, #21]
 8008f4c:	2302      	movs	r3, #2
 8008f4e:	e1b3      	b.n	80092b8 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f56:	d104      	bne.n	8008f62 <f_lseek+0xb4>
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	755a      	strb	r2, [r3, #21]
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e1aa      	b.n	80092b8 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	3301      	adds	r3, #1
 8008f66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	d0de      	beq.n	8008f2a <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8008f6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	429a      	cmp	r2, r3
 8008f72:	d809      	bhi.n	8008f88 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8008f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f76:	1d1a      	adds	r2, r3, #4
 8008f78:	627a      	str	r2, [r7, #36]	@ 0x24
 8008f7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f7c:	601a      	str	r2, [r3, #0]
 8008f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f80:	1d1a      	adds	r2, r3, #4
 8008f82:	627a      	str	r2, [r7, #36]	@ 0x24
 8008f84:	693a      	ldr	r2, [r7, #16]
 8008f86:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	699b      	ldr	r3, [r3, #24]
 8008f8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d3c4      	bcc.n	8008f1c <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f98:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8008f9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d803      	bhi.n	8008faa <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8008fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	601a      	str	r2, [r3, #0]
 8008fa8:	e184      	b.n	80092b4 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8008faa:	2311      	movs	r3, #17
 8008fac:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008fb0:	e180      	b.n	80092b4 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	68db      	ldr	r3, [r3, #12]
 8008fb6:	683a      	ldr	r2, [r7, #0]
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d902      	bls.n	8008fc2 <f_lseek+0x114>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	68db      	ldr	r3, [r3, #12]
 8008fc0:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	683a      	ldr	r2, [r7, #0]
 8008fc6:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	f000 8172 	beq.w	80092b4 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	3b01      	subs	r3, #1
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f7fe f9a6 	bl	8007328 <clmt_clust>
 8008fdc:	4602      	mov	r2, r0
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8008fe2:	68ba      	ldr	r2, [r7, #8]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	69db      	ldr	r3, [r3, #28]
 8008fe8:	4619      	mov	r1, r3
 8008fea:	4610      	mov	r0, r2
 8008fec:	f7fd feef 	bl	8006dce <clust2sect>
 8008ff0:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d104      	bne.n	8009002 <f_lseek+0x154>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2202      	movs	r2, #2
 8008ffc:	755a      	strb	r2, [r3, #21]
 8008ffe:	2302      	movs	r3, #2
 8009000:	e15a      	b.n	80092b8 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	3b01      	subs	r3, #1
 8009006:	0a5b      	lsrs	r3, r3, #9
 8009008:	68ba      	ldr	r2, [r7, #8]
 800900a:	8952      	ldrh	r2, [r2, #10]
 800900c:	3a01      	subs	r2, #1
 800900e:	4013      	ands	r3, r2
 8009010:	69ba      	ldr	r2, [r7, #24]
 8009012:	4413      	add	r3, r2
 8009014:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	699b      	ldr	r3, [r3, #24]
 800901a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800901e:	2b00      	cmp	r3, #0
 8009020:	f000 8148 	beq.w	80092b4 <f_lseek+0x406>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	6a1b      	ldr	r3, [r3, #32]
 8009028:	69ba      	ldr	r2, [r7, #24]
 800902a:	429a      	cmp	r2, r3
 800902c:	f000 8142 	beq.w	80092b4 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	7d1b      	ldrb	r3, [r3, #20]
 8009034:	b25b      	sxtb	r3, r3
 8009036:	2b00      	cmp	r3, #0
 8009038:	da18      	bge.n	800906c <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	7858      	ldrb	r0, [r3, #1]
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6a1a      	ldr	r2, [r3, #32]
 8009048:	2301      	movs	r3, #1
 800904a:	f7fd fbff 	bl	800684c <disk_write>
 800904e:	4603      	mov	r3, r0
 8009050:	2b00      	cmp	r3, #0
 8009052:	d004      	beq.n	800905e <f_lseek+0x1b0>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2201      	movs	r2, #1
 8009058:	755a      	strb	r2, [r3, #21]
 800905a:	2301      	movs	r3, #1
 800905c:	e12c      	b.n	80092b8 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	7d1b      	ldrb	r3, [r3, #20]
 8009062:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009066:	b2da      	uxtb	r2, r3
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	7858      	ldrb	r0, [r3, #1]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009076:	2301      	movs	r3, #1
 8009078:	69ba      	ldr	r2, [r7, #24]
 800907a:	f7fd fbc7 	bl	800680c <disk_read>
 800907e:	4603      	mov	r3, r0
 8009080:	2b00      	cmp	r3, #0
 8009082:	d004      	beq.n	800908e <f_lseek+0x1e0>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2201      	movs	r2, #1
 8009088:	755a      	strb	r2, [r3, #21]
 800908a:	2301      	movs	r3, #1
 800908c:	e114      	b.n	80092b8 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	69ba      	ldr	r2, [r7, #24]
 8009092:	621a      	str	r2, [r3, #32]
 8009094:	e10e      	b.n	80092b4 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	68db      	ldr	r3, [r3, #12]
 800909a:	683a      	ldr	r2, [r7, #0]
 800909c:	429a      	cmp	r2, r3
 800909e:	d908      	bls.n	80090b2 <f_lseek+0x204>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	7d1b      	ldrb	r3, [r3, #20]
 80090a4:	f003 0302 	and.w	r3, r3, #2
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d102      	bne.n	80090b2 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	68db      	ldr	r3, [r3, #12]
 80090b0:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	699b      	ldr	r3, [r3, #24]
 80090b6:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80090b8:	2300      	movs	r3, #0
 80090ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090c0:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	f000 80a7 	beq.w	8009218 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	895b      	ldrh	r3, [r3, #10]
 80090ce:	025b      	lsls	r3, r3, #9
 80090d0:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80090d2:	6a3b      	ldr	r3, [r7, #32]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d01b      	beq.n	8009110 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	1e5a      	subs	r2, r3, #1
 80090dc:	69fb      	ldr	r3, [r7, #28]
 80090de:	fbb2 f2f3 	udiv	r2, r2, r3
 80090e2:	6a3b      	ldr	r3, [r7, #32]
 80090e4:	1e59      	subs	r1, r3, #1
 80090e6:	69fb      	ldr	r3, [r7, #28]
 80090e8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80090ec:	429a      	cmp	r2, r3
 80090ee:	d30f      	bcc.n	8009110 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80090f0:	6a3b      	ldr	r3, [r7, #32]
 80090f2:	1e5a      	subs	r2, r3, #1
 80090f4:	69fb      	ldr	r3, [r7, #28]
 80090f6:	425b      	negs	r3, r3
 80090f8:	401a      	ands	r2, r3
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	699b      	ldr	r3, [r3, #24]
 8009102:	683a      	ldr	r2, [r7, #0]
 8009104:	1ad3      	subs	r3, r2, r3
 8009106:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	69db      	ldr	r3, [r3, #28]
 800910c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800910e:	e022      	b.n	8009156 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	689b      	ldr	r3, [r3, #8]
 8009114:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8009116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009118:	2b00      	cmp	r3, #0
 800911a:	d119      	bne.n	8009150 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2100      	movs	r1, #0
 8009120:	4618      	mov	r0, r3
 8009122:	f7fe f869 	bl	80071f8 <create_chain>
 8009126:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800912a:	2b01      	cmp	r3, #1
 800912c:	d104      	bne.n	8009138 <f_lseek+0x28a>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2202      	movs	r2, #2
 8009132:	755a      	strb	r2, [r3, #21]
 8009134:	2302      	movs	r3, #2
 8009136:	e0bf      	b.n	80092b8 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800913a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800913e:	d104      	bne.n	800914a <f_lseek+0x29c>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2201      	movs	r2, #1
 8009144:	755a      	strb	r2, [r3, #21]
 8009146:	2301      	movs	r3, #1
 8009148:	e0b6      	b.n	80092b8 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800914e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009154:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8009156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009158:	2b00      	cmp	r3, #0
 800915a:	d05d      	beq.n	8009218 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800915c:	e03a      	b.n	80091d4 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800915e:	683a      	ldr	r2, [r7, #0]
 8009160:	69fb      	ldr	r3, [r7, #28]
 8009162:	1ad3      	subs	r3, r2, r3
 8009164:	603b      	str	r3, [r7, #0]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	699a      	ldr	r2, [r3, #24]
 800916a:	69fb      	ldr	r3, [r7, #28]
 800916c:	441a      	add	r2, r3
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	7d1b      	ldrb	r3, [r3, #20]
 8009176:	f003 0302 	and.w	r3, r3, #2
 800917a:	2b00      	cmp	r3, #0
 800917c:	d00b      	beq.n	8009196 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009182:	4618      	mov	r0, r3
 8009184:	f7fe f838 	bl	80071f8 <create_chain>
 8009188:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800918a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800918c:	2b00      	cmp	r3, #0
 800918e:	d108      	bne.n	80091a2 <f_lseek+0x2f4>
							ofs = 0; break;
 8009190:	2300      	movs	r3, #0
 8009192:	603b      	str	r3, [r7, #0]
 8009194:	e022      	b.n	80091dc <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800919a:	4618      	mov	r0, r3
 800919c:	f7fd fe36 	bl	8006e0c <get_fat>
 80091a0:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80091a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091a8:	d104      	bne.n	80091b4 <f_lseek+0x306>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2201      	movs	r2, #1
 80091ae:	755a      	strb	r2, [r3, #21]
 80091b0:	2301      	movs	r3, #1
 80091b2:	e081      	b.n	80092b8 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80091b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	d904      	bls.n	80091c4 <f_lseek+0x316>
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	699b      	ldr	r3, [r3, #24]
 80091be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80091c0:	429a      	cmp	r2, r3
 80091c2:	d304      	bcc.n	80091ce <f_lseek+0x320>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2202      	movs	r2, #2
 80091c8:	755a      	strb	r2, [r3, #21]
 80091ca:	2302      	movs	r3, #2
 80091cc:	e074      	b.n	80092b8 <f_lseek+0x40a>
					fp->clust = clst;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80091d2:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80091d4:	683a      	ldr	r2, [r7, #0]
 80091d6:	69fb      	ldr	r3, [r7, #28]
 80091d8:	429a      	cmp	r2, r3
 80091da:	d8c0      	bhi.n	800915e <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	699a      	ldr	r2, [r3, #24]
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	441a      	add	r2, r3
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d012      	beq.n	8009218 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80091f6:	4618      	mov	r0, r3
 80091f8:	f7fd fde9 	bl	8006dce <clust2sect>
 80091fc:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80091fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009200:	2b00      	cmp	r3, #0
 8009202:	d104      	bne.n	800920e <f_lseek+0x360>
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2202      	movs	r2, #2
 8009208:	755a      	strb	r2, [r3, #21]
 800920a:	2302      	movs	r3, #2
 800920c:	e054      	b.n	80092b8 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	0a5b      	lsrs	r3, r3, #9
 8009212:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009214:	4413      	add	r3, r2
 8009216:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	699a      	ldr	r2, [r3, #24]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	68db      	ldr	r3, [r3, #12]
 8009220:	429a      	cmp	r2, r3
 8009222:	d90a      	bls.n	800923a <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	699a      	ldr	r2, [r3, #24]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	7d1b      	ldrb	r3, [r3, #20]
 8009230:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009234:	b2da      	uxtb	r2, r3
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	699b      	ldr	r3, [r3, #24]
 800923e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009242:	2b00      	cmp	r3, #0
 8009244:	d036      	beq.n	80092b4 <f_lseek+0x406>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6a1b      	ldr	r3, [r3, #32]
 800924a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800924c:	429a      	cmp	r2, r3
 800924e:	d031      	beq.n	80092b4 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	7d1b      	ldrb	r3, [r3, #20]
 8009254:	b25b      	sxtb	r3, r3
 8009256:	2b00      	cmp	r3, #0
 8009258:	da18      	bge.n	800928c <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	7858      	ldrb	r0, [r3, #1]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6a1a      	ldr	r2, [r3, #32]
 8009268:	2301      	movs	r3, #1
 800926a:	f7fd faef 	bl	800684c <disk_write>
 800926e:	4603      	mov	r3, r0
 8009270:	2b00      	cmp	r3, #0
 8009272:	d004      	beq.n	800927e <f_lseek+0x3d0>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2201      	movs	r2, #1
 8009278:	755a      	strb	r2, [r3, #21]
 800927a:	2301      	movs	r3, #1
 800927c:	e01c      	b.n	80092b8 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	7d1b      	ldrb	r3, [r3, #20]
 8009282:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009286:	b2da      	uxtb	r2, r3
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	7858      	ldrb	r0, [r3, #1]
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009296:	2301      	movs	r3, #1
 8009298:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800929a:	f7fd fab7 	bl	800680c <disk_read>
 800929e:	4603      	mov	r3, r0
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d004      	beq.n	80092ae <f_lseek+0x400>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2201      	movs	r2, #1
 80092a8:	755a      	strb	r2, [r3, #21]
 80092aa:	2301      	movs	r3, #1
 80092ac:	e004      	b.n	80092b8 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80092b2:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80092b4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3740      	adds	r7, #64	@ 0x40
 80092bc:	46bd      	mov	sp, r7
 80092be:	bd80      	pop	{r7, pc}

080092c0 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b092      	sub	sp, #72	@ 0x48
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	60f8      	str	r0, [r7, #12]
 80092c8:	60b9      	str	r1, [r7, #8]
 80092ca:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80092cc:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80092d0:	f107 030c 	add.w	r3, r7, #12
 80092d4:	2200      	movs	r2, #0
 80092d6:	4618      	mov	r0, r3
 80092d8:	f7ff f824 	bl	8008324 <find_volume>
 80092dc:	4603      	mov	r3, r0
 80092de:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 80092e2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f040 8099 	bne.w	800941e <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 80092ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 80092f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f4:	695a      	ldr	r2, [r3, #20]
 80092f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f8:	699b      	ldr	r3, [r3, #24]
 80092fa:	3b02      	subs	r3, #2
 80092fc:	429a      	cmp	r2, r3
 80092fe:	d804      	bhi.n	800930a <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8009300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009302:	695a      	ldr	r2, [r3, #20]
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	601a      	str	r2, [r3, #0]
 8009308:	e089      	b.n	800941e <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800930a:	2300      	movs	r3, #0
 800930c:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800930e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	2b01      	cmp	r3, #1
 8009314:	d128      	bne.n	8009368 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8009316:	2302      	movs	r3, #2
 8009318:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800931a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800931c:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800931e:	f107 0314 	add.w	r3, r7, #20
 8009322:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009324:	4618      	mov	r0, r3
 8009326:	f7fd fd71 	bl	8006e0c <get_fat>
 800932a:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800932c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800932e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009332:	d103      	bne.n	800933c <f_getfree+0x7c>
 8009334:	2301      	movs	r3, #1
 8009336:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800933a:	e063      	b.n	8009404 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800933c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800933e:	2b01      	cmp	r3, #1
 8009340:	d103      	bne.n	800934a <f_getfree+0x8a>
 8009342:	2302      	movs	r3, #2
 8009344:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009348:	e05c      	b.n	8009404 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800934a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800934c:	2b00      	cmp	r3, #0
 800934e:	d102      	bne.n	8009356 <f_getfree+0x96>
 8009350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009352:	3301      	adds	r3, #1
 8009354:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8009356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009358:	3301      	adds	r3, #1
 800935a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800935c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800935e:	699b      	ldr	r3, [r3, #24]
 8009360:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009362:	429a      	cmp	r2, r3
 8009364:	d3db      	bcc.n	800931e <f_getfree+0x5e>
 8009366:	e04d      	b.n	8009404 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8009368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800936a:	699b      	ldr	r3, [r3, #24]
 800936c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800936e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009372:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8009374:	2300      	movs	r3, #0
 8009376:	637b      	str	r3, [r7, #52]	@ 0x34
 8009378:	2300      	movs	r3, #0
 800937a:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 800937c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800937e:	2b00      	cmp	r3, #0
 8009380:	d113      	bne.n	80093aa <f_getfree+0xea>
							res = move_window(fs, sect++);
 8009382:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009386:	1c5a      	adds	r2, r3, #1
 8009388:	63ba      	str	r2, [r7, #56]	@ 0x38
 800938a:	4619      	mov	r1, r3
 800938c:	f7fd fcf2 	bl	8006d74 <move_window>
 8009390:	4603      	mov	r3, r0
 8009392:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8009396:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800939a:	2b00      	cmp	r3, #0
 800939c:	d131      	bne.n	8009402 <f_getfree+0x142>
							p = fs->win;
 800939e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093a0:	3334      	adds	r3, #52	@ 0x34
 80093a2:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 80093a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80093a8:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 80093aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ac:	781b      	ldrb	r3, [r3, #0]
 80093ae:	2b02      	cmp	r3, #2
 80093b0:	d10f      	bne.n	80093d2 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 80093b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80093b4:	f7fd fa6a 	bl	800688c <ld_word>
 80093b8:	4603      	mov	r3, r0
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d102      	bne.n	80093c4 <f_getfree+0x104>
 80093be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093c0:	3301      	adds	r3, #1
 80093c2:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 80093c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093c6:	3302      	adds	r3, #2
 80093c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80093ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093cc:	3b02      	subs	r3, #2
 80093ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80093d0:	e010      	b.n	80093f4 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 80093d2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80093d4:	f7fd fa72 	bl	80068bc <ld_dword>
 80093d8:	4603      	mov	r3, r0
 80093da:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d102      	bne.n	80093e8 <f_getfree+0x128>
 80093e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093e4:	3301      	adds	r3, #1
 80093e6:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 80093e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ea:	3304      	adds	r3, #4
 80093ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80093ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093f0:	3b04      	subs	r3, #4
 80093f2:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 80093f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093f6:	3b01      	subs	r3, #1
 80093f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d1bd      	bne.n	800937c <f_getfree+0xbc>
 8009400:	e000      	b.n	8009404 <f_getfree+0x144>
							if (res != FR_OK) break;
 8009402:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009408:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800940a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800940c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800940e:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8009410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009412:	791a      	ldrb	r2, [r3, #4]
 8009414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009416:	f042 0201 	orr.w	r2, r2, #1
 800941a:	b2d2      	uxtb	r2, r2
 800941c:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800941e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009422:	4618      	mov	r0, r3
 8009424:	3748      	adds	r7, #72	@ 0x48
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}
	...

0800942c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800942c:	b480      	push	{r7}
 800942e:	b087      	sub	sp, #28
 8009430:	af00      	add	r7, sp, #0
 8009432:	60f8      	str	r0, [r7, #12]
 8009434:	60b9      	str	r1, [r7, #8]
 8009436:	4613      	mov	r3, r2
 8009438:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800943a:	2301      	movs	r3, #1
 800943c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800943e:	2300      	movs	r3, #0
 8009440:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009442:	4b1f      	ldr	r3, [pc, #124]	@ (80094c0 <FATFS_LinkDriverEx+0x94>)
 8009444:	7a5b      	ldrb	r3, [r3, #9]
 8009446:	b2db      	uxtb	r3, r3
 8009448:	2b00      	cmp	r3, #0
 800944a:	d131      	bne.n	80094b0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800944c:	4b1c      	ldr	r3, [pc, #112]	@ (80094c0 <FATFS_LinkDriverEx+0x94>)
 800944e:	7a5b      	ldrb	r3, [r3, #9]
 8009450:	b2db      	uxtb	r3, r3
 8009452:	461a      	mov	r2, r3
 8009454:	4b1a      	ldr	r3, [pc, #104]	@ (80094c0 <FATFS_LinkDriverEx+0x94>)
 8009456:	2100      	movs	r1, #0
 8009458:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800945a:	4b19      	ldr	r3, [pc, #100]	@ (80094c0 <FATFS_LinkDriverEx+0x94>)
 800945c:	7a5b      	ldrb	r3, [r3, #9]
 800945e:	b2db      	uxtb	r3, r3
 8009460:	4a17      	ldr	r2, [pc, #92]	@ (80094c0 <FATFS_LinkDriverEx+0x94>)
 8009462:	009b      	lsls	r3, r3, #2
 8009464:	4413      	add	r3, r2
 8009466:	68fa      	ldr	r2, [r7, #12]
 8009468:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800946a:	4b15      	ldr	r3, [pc, #84]	@ (80094c0 <FATFS_LinkDriverEx+0x94>)
 800946c:	7a5b      	ldrb	r3, [r3, #9]
 800946e:	b2db      	uxtb	r3, r3
 8009470:	461a      	mov	r2, r3
 8009472:	4b13      	ldr	r3, [pc, #76]	@ (80094c0 <FATFS_LinkDriverEx+0x94>)
 8009474:	4413      	add	r3, r2
 8009476:	79fa      	ldrb	r2, [r7, #7]
 8009478:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800947a:	4b11      	ldr	r3, [pc, #68]	@ (80094c0 <FATFS_LinkDriverEx+0x94>)
 800947c:	7a5b      	ldrb	r3, [r3, #9]
 800947e:	b2db      	uxtb	r3, r3
 8009480:	1c5a      	adds	r2, r3, #1
 8009482:	b2d1      	uxtb	r1, r2
 8009484:	4a0e      	ldr	r2, [pc, #56]	@ (80094c0 <FATFS_LinkDriverEx+0x94>)
 8009486:	7251      	strb	r1, [r2, #9]
 8009488:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800948a:	7dbb      	ldrb	r3, [r7, #22]
 800948c:	3330      	adds	r3, #48	@ 0x30
 800948e:	b2da      	uxtb	r2, r3
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	3301      	adds	r3, #1
 8009498:	223a      	movs	r2, #58	@ 0x3a
 800949a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	3302      	adds	r3, #2
 80094a0:	222f      	movs	r2, #47	@ 0x2f
 80094a2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80094a4:	68bb      	ldr	r3, [r7, #8]
 80094a6:	3303      	adds	r3, #3
 80094a8:	2200      	movs	r2, #0
 80094aa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80094ac:	2300      	movs	r3, #0
 80094ae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80094b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	371c      	adds	r7, #28
 80094b6:	46bd      	mov	sp, r7
 80094b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094bc:	4770      	bx	lr
 80094be:	bf00      	nop
 80094c0:	20005590 	.word	0x20005590

080094c4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b082      	sub	sp, #8
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
 80094cc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80094ce:	2200      	movs	r2, #0
 80094d0:	6839      	ldr	r1, [r7, #0]
 80094d2:	6878      	ldr	r0, [r7, #4]
 80094d4:	f7ff ffaa 	bl	800942c <FATFS_LinkDriverEx>
 80094d8:	4603      	mov	r3, r0
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3708      	adds	r7, #8
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
	...

080094e4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b085      	sub	sp, #20
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	4603      	mov	r3, r0
 80094ec:	6039      	str	r1, [r7, #0]
 80094ee:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80094f0:	88fb      	ldrh	r3, [r7, #6]
 80094f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80094f4:	d802      	bhi.n	80094fc <ff_convert+0x18>
		c = chr;
 80094f6:	88fb      	ldrh	r3, [r7, #6]
 80094f8:	81fb      	strh	r3, [r7, #14]
 80094fa:	e025      	b.n	8009548 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d00b      	beq.n	800951a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8009502:	88fb      	ldrh	r3, [r7, #6]
 8009504:	2bff      	cmp	r3, #255	@ 0xff
 8009506:	d805      	bhi.n	8009514 <ff_convert+0x30>
 8009508:	88fb      	ldrh	r3, [r7, #6]
 800950a:	3b80      	subs	r3, #128	@ 0x80
 800950c:	4a12      	ldr	r2, [pc, #72]	@ (8009558 <ff_convert+0x74>)
 800950e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009512:	e000      	b.n	8009516 <ff_convert+0x32>
 8009514:	2300      	movs	r3, #0
 8009516:	81fb      	strh	r3, [r7, #14]
 8009518:	e016      	b.n	8009548 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800951a:	2300      	movs	r3, #0
 800951c:	81fb      	strh	r3, [r7, #14]
 800951e:	e009      	b.n	8009534 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8009520:	89fb      	ldrh	r3, [r7, #14]
 8009522:	4a0d      	ldr	r2, [pc, #52]	@ (8009558 <ff_convert+0x74>)
 8009524:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009528:	88fa      	ldrh	r2, [r7, #6]
 800952a:	429a      	cmp	r2, r3
 800952c:	d006      	beq.n	800953c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800952e:	89fb      	ldrh	r3, [r7, #14]
 8009530:	3301      	adds	r3, #1
 8009532:	81fb      	strh	r3, [r7, #14]
 8009534:	89fb      	ldrh	r3, [r7, #14]
 8009536:	2b7f      	cmp	r3, #127	@ 0x7f
 8009538:	d9f2      	bls.n	8009520 <ff_convert+0x3c>
 800953a:	e000      	b.n	800953e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800953c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800953e:	89fb      	ldrh	r3, [r7, #14]
 8009540:	3380      	adds	r3, #128	@ 0x80
 8009542:	b29b      	uxth	r3, r3
 8009544:	b2db      	uxtb	r3, r3
 8009546:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8009548:	89fb      	ldrh	r3, [r7, #14]
}
 800954a:	4618      	mov	r0, r3
 800954c:	3714      	adds	r7, #20
 800954e:	46bd      	mov	sp, r7
 8009550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009554:	4770      	bx	lr
 8009556:	bf00      	nop
 8009558:	08018288 	.word	0x08018288

0800955c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800955c:	b480      	push	{r7}
 800955e:	b087      	sub	sp, #28
 8009560:	af00      	add	r7, sp, #0
 8009562:	4603      	mov	r3, r0
 8009564:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8009566:	88fb      	ldrh	r3, [r7, #6]
 8009568:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800956c:	d201      	bcs.n	8009572 <ff_wtoupper+0x16>
 800956e:	4b3e      	ldr	r3, [pc, #248]	@ (8009668 <ff_wtoupper+0x10c>)
 8009570:	e000      	b.n	8009574 <ff_wtoupper+0x18>
 8009572:	4b3e      	ldr	r3, [pc, #248]	@ (800966c <ff_wtoupper+0x110>)
 8009574:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	1c9a      	adds	r2, r3, #2
 800957a:	617a      	str	r2, [r7, #20]
 800957c:	881b      	ldrh	r3, [r3, #0]
 800957e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8009580:	8a7b      	ldrh	r3, [r7, #18]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d068      	beq.n	8009658 <ff_wtoupper+0xfc>
 8009586:	88fa      	ldrh	r2, [r7, #6]
 8009588:	8a7b      	ldrh	r3, [r7, #18]
 800958a:	429a      	cmp	r2, r3
 800958c:	d364      	bcc.n	8009658 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	1c9a      	adds	r2, r3, #2
 8009592:	617a      	str	r2, [r7, #20]
 8009594:	881b      	ldrh	r3, [r3, #0]
 8009596:	823b      	strh	r3, [r7, #16]
 8009598:	8a3b      	ldrh	r3, [r7, #16]
 800959a:	0a1b      	lsrs	r3, r3, #8
 800959c:	81fb      	strh	r3, [r7, #14]
 800959e:	8a3b      	ldrh	r3, [r7, #16]
 80095a0:	b2db      	uxtb	r3, r3
 80095a2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80095a4:	88fa      	ldrh	r2, [r7, #6]
 80095a6:	8a79      	ldrh	r1, [r7, #18]
 80095a8:	8a3b      	ldrh	r3, [r7, #16]
 80095aa:	440b      	add	r3, r1
 80095ac:	429a      	cmp	r2, r3
 80095ae:	da49      	bge.n	8009644 <ff_wtoupper+0xe8>
			switch (cmd) {
 80095b0:	89fb      	ldrh	r3, [r7, #14]
 80095b2:	2b08      	cmp	r3, #8
 80095b4:	d84f      	bhi.n	8009656 <ff_wtoupper+0xfa>
 80095b6:	a201      	add	r2, pc, #4	@ (adr r2, 80095bc <ff_wtoupper+0x60>)
 80095b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095bc:	080095e1 	.word	0x080095e1
 80095c0:	080095f3 	.word	0x080095f3
 80095c4:	08009609 	.word	0x08009609
 80095c8:	08009611 	.word	0x08009611
 80095cc:	08009619 	.word	0x08009619
 80095d0:	08009621 	.word	0x08009621
 80095d4:	08009629 	.word	0x08009629
 80095d8:	08009631 	.word	0x08009631
 80095dc:	08009639 	.word	0x08009639
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 80095e0:	88fa      	ldrh	r2, [r7, #6]
 80095e2:	8a7b      	ldrh	r3, [r7, #18]
 80095e4:	1ad3      	subs	r3, r2, r3
 80095e6:	005b      	lsls	r3, r3, #1
 80095e8:	697a      	ldr	r2, [r7, #20]
 80095ea:	4413      	add	r3, r2
 80095ec:	881b      	ldrh	r3, [r3, #0]
 80095ee:	80fb      	strh	r3, [r7, #6]
 80095f0:	e027      	b.n	8009642 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80095f2:	88fa      	ldrh	r2, [r7, #6]
 80095f4:	8a7b      	ldrh	r3, [r7, #18]
 80095f6:	1ad3      	subs	r3, r2, r3
 80095f8:	b29b      	uxth	r3, r3
 80095fa:	f003 0301 	and.w	r3, r3, #1
 80095fe:	b29b      	uxth	r3, r3
 8009600:	88fa      	ldrh	r2, [r7, #6]
 8009602:	1ad3      	subs	r3, r2, r3
 8009604:	80fb      	strh	r3, [r7, #6]
 8009606:	e01c      	b.n	8009642 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8009608:	88fb      	ldrh	r3, [r7, #6]
 800960a:	3b10      	subs	r3, #16
 800960c:	80fb      	strh	r3, [r7, #6]
 800960e:	e018      	b.n	8009642 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8009610:	88fb      	ldrh	r3, [r7, #6]
 8009612:	3b20      	subs	r3, #32
 8009614:	80fb      	strh	r3, [r7, #6]
 8009616:	e014      	b.n	8009642 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8009618:	88fb      	ldrh	r3, [r7, #6]
 800961a:	3b30      	subs	r3, #48	@ 0x30
 800961c:	80fb      	strh	r3, [r7, #6]
 800961e:	e010      	b.n	8009642 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8009620:	88fb      	ldrh	r3, [r7, #6]
 8009622:	3b1a      	subs	r3, #26
 8009624:	80fb      	strh	r3, [r7, #6]
 8009626:	e00c      	b.n	8009642 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8009628:	88fb      	ldrh	r3, [r7, #6]
 800962a:	3308      	adds	r3, #8
 800962c:	80fb      	strh	r3, [r7, #6]
 800962e:	e008      	b.n	8009642 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8009630:	88fb      	ldrh	r3, [r7, #6]
 8009632:	3b50      	subs	r3, #80	@ 0x50
 8009634:	80fb      	strh	r3, [r7, #6]
 8009636:	e004      	b.n	8009642 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8009638:	88fb      	ldrh	r3, [r7, #6]
 800963a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800963e:	80fb      	strh	r3, [r7, #6]
 8009640:	bf00      	nop
			}
			break;
 8009642:	e008      	b.n	8009656 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8009644:	89fb      	ldrh	r3, [r7, #14]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d195      	bne.n	8009576 <ff_wtoupper+0x1a>
 800964a:	8a3b      	ldrh	r3, [r7, #16]
 800964c:	005b      	lsls	r3, r3, #1
 800964e:	697a      	ldr	r2, [r7, #20]
 8009650:	4413      	add	r3, r2
 8009652:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8009654:	e78f      	b.n	8009576 <ff_wtoupper+0x1a>
			break;
 8009656:	bf00      	nop
	}

	return chr;
 8009658:	88fb      	ldrh	r3, [r7, #6]
}
 800965a:	4618      	mov	r0, r3
 800965c:	371c      	adds	r7, #28
 800965e:	46bd      	mov	sp, r7
 8009660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009664:	4770      	bx	lr
 8009666:	bf00      	nop
 8009668:	08018388 	.word	0x08018388
 800966c:	0801857c 	.word	0x0801857c

08009670 <sniprintf>:
 8009670:	b40c      	push	{r2, r3}
 8009672:	b530      	push	{r4, r5, lr}
 8009674:	4b17      	ldr	r3, [pc, #92]	@ (80096d4 <sniprintf+0x64>)
 8009676:	1e0c      	subs	r4, r1, #0
 8009678:	681d      	ldr	r5, [r3, #0]
 800967a:	b09d      	sub	sp, #116	@ 0x74
 800967c:	da08      	bge.n	8009690 <sniprintf+0x20>
 800967e:	238b      	movs	r3, #139	@ 0x8b
 8009680:	602b      	str	r3, [r5, #0]
 8009682:	f04f 30ff 	mov.w	r0, #4294967295
 8009686:	b01d      	add	sp, #116	@ 0x74
 8009688:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800968c:	b002      	add	sp, #8
 800968e:	4770      	bx	lr
 8009690:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009694:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009698:	bf14      	ite	ne
 800969a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800969e:	4623      	moveq	r3, r4
 80096a0:	9304      	str	r3, [sp, #16]
 80096a2:	9307      	str	r3, [sp, #28]
 80096a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80096a8:	9002      	str	r0, [sp, #8]
 80096aa:	9006      	str	r0, [sp, #24]
 80096ac:	f8ad 3016 	strh.w	r3, [sp, #22]
 80096b0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80096b2:	ab21      	add	r3, sp, #132	@ 0x84
 80096b4:	a902      	add	r1, sp, #8
 80096b6:	4628      	mov	r0, r5
 80096b8:	9301      	str	r3, [sp, #4]
 80096ba:	f000 f995 	bl	80099e8 <_svfiprintf_r>
 80096be:	1c43      	adds	r3, r0, #1
 80096c0:	bfbc      	itt	lt
 80096c2:	238b      	movlt	r3, #139	@ 0x8b
 80096c4:	602b      	strlt	r3, [r5, #0]
 80096c6:	2c00      	cmp	r4, #0
 80096c8:	d0dd      	beq.n	8009686 <sniprintf+0x16>
 80096ca:	9b02      	ldr	r3, [sp, #8]
 80096cc:	2200      	movs	r2, #0
 80096ce:	701a      	strb	r2, [r3, #0]
 80096d0:	e7d9      	b.n	8009686 <sniprintf+0x16>
 80096d2:	bf00      	nop
 80096d4:	20000098 	.word	0x20000098

080096d8 <memset>:
 80096d8:	4402      	add	r2, r0
 80096da:	4603      	mov	r3, r0
 80096dc:	4293      	cmp	r3, r2
 80096de:	d100      	bne.n	80096e2 <memset+0xa>
 80096e0:	4770      	bx	lr
 80096e2:	f803 1b01 	strb.w	r1, [r3], #1
 80096e6:	e7f9      	b.n	80096dc <memset+0x4>

080096e8 <__errno>:
 80096e8:	4b01      	ldr	r3, [pc, #4]	@ (80096f0 <__errno+0x8>)
 80096ea:	6818      	ldr	r0, [r3, #0]
 80096ec:	4770      	bx	lr
 80096ee:	bf00      	nop
 80096f0:	20000098 	.word	0x20000098

080096f4 <__libc_init_array>:
 80096f4:	b570      	push	{r4, r5, r6, lr}
 80096f6:	4d0d      	ldr	r5, [pc, #52]	@ (800972c <__libc_init_array+0x38>)
 80096f8:	4c0d      	ldr	r4, [pc, #52]	@ (8009730 <__libc_init_array+0x3c>)
 80096fa:	1b64      	subs	r4, r4, r5
 80096fc:	10a4      	asrs	r4, r4, #2
 80096fe:	2600      	movs	r6, #0
 8009700:	42a6      	cmp	r6, r4
 8009702:	d109      	bne.n	8009718 <__libc_init_array+0x24>
 8009704:	4d0b      	ldr	r5, [pc, #44]	@ (8009734 <__libc_init_array+0x40>)
 8009706:	4c0c      	ldr	r4, [pc, #48]	@ (8009738 <__libc_init_array+0x44>)
 8009708:	f000 fc66 	bl	8009fd8 <_init>
 800970c:	1b64      	subs	r4, r4, r5
 800970e:	10a4      	asrs	r4, r4, #2
 8009710:	2600      	movs	r6, #0
 8009712:	42a6      	cmp	r6, r4
 8009714:	d105      	bne.n	8009722 <__libc_init_array+0x2e>
 8009716:	bd70      	pop	{r4, r5, r6, pc}
 8009718:	f855 3b04 	ldr.w	r3, [r5], #4
 800971c:	4798      	blx	r3
 800971e:	3601      	adds	r6, #1
 8009720:	e7ee      	b.n	8009700 <__libc_init_array+0xc>
 8009722:	f855 3b04 	ldr.w	r3, [r5], #4
 8009726:	4798      	blx	r3
 8009728:	3601      	adds	r6, #1
 800972a:	e7f2      	b.n	8009712 <__libc_init_array+0x1e>
 800972c:	08018674 	.word	0x08018674
 8009730:	08018674 	.word	0x08018674
 8009734:	08018674 	.word	0x08018674
 8009738:	08018678 	.word	0x08018678

0800973c <__retarget_lock_acquire_recursive>:
 800973c:	4770      	bx	lr

0800973e <__retarget_lock_release_recursive>:
 800973e:	4770      	bx	lr

08009740 <_free_r>:
 8009740:	b538      	push	{r3, r4, r5, lr}
 8009742:	4605      	mov	r5, r0
 8009744:	2900      	cmp	r1, #0
 8009746:	d041      	beq.n	80097cc <_free_r+0x8c>
 8009748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800974c:	1f0c      	subs	r4, r1, #4
 800974e:	2b00      	cmp	r3, #0
 8009750:	bfb8      	it	lt
 8009752:	18e4      	addlt	r4, r4, r3
 8009754:	f000 f8e0 	bl	8009918 <__malloc_lock>
 8009758:	4a1d      	ldr	r2, [pc, #116]	@ (80097d0 <_free_r+0x90>)
 800975a:	6813      	ldr	r3, [r2, #0]
 800975c:	b933      	cbnz	r3, 800976c <_free_r+0x2c>
 800975e:	6063      	str	r3, [r4, #4]
 8009760:	6014      	str	r4, [r2, #0]
 8009762:	4628      	mov	r0, r5
 8009764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009768:	f000 b8dc 	b.w	8009924 <__malloc_unlock>
 800976c:	42a3      	cmp	r3, r4
 800976e:	d908      	bls.n	8009782 <_free_r+0x42>
 8009770:	6820      	ldr	r0, [r4, #0]
 8009772:	1821      	adds	r1, r4, r0
 8009774:	428b      	cmp	r3, r1
 8009776:	bf01      	itttt	eq
 8009778:	6819      	ldreq	r1, [r3, #0]
 800977a:	685b      	ldreq	r3, [r3, #4]
 800977c:	1809      	addeq	r1, r1, r0
 800977e:	6021      	streq	r1, [r4, #0]
 8009780:	e7ed      	b.n	800975e <_free_r+0x1e>
 8009782:	461a      	mov	r2, r3
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	b10b      	cbz	r3, 800978c <_free_r+0x4c>
 8009788:	42a3      	cmp	r3, r4
 800978a:	d9fa      	bls.n	8009782 <_free_r+0x42>
 800978c:	6811      	ldr	r1, [r2, #0]
 800978e:	1850      	adds	r0, r2, r1
 8009790:	42a0      	cmp	r0, r4
 8009792:	d10b      	bne.n	80097ac <_free_r+0x6c>
 8009794:	6820      	ldr	r0, [r4, #0]
 8009796:	4401      	add	r1, r0
 8009798:	1850      	adds	r0, r2, r1
 800979a:	4283      	cmp	r3, r0
 800979c:	6011      	str	r1, [r2, #0]
 800979e:	d1e0      	bne.n	8009762 <_free_r+0x22>
 80097a0:	6818      	ldr	r0, [r3, #0]
 80097a2:	685b      	ldr	r3, [r3, #4]
 80097a4:	6053      	str	r3, [r2, #4]
 80097a6:	4408      	add	r0, r1
 80097a8:	6010      	str	r0, [r2, #0]
 80097aa:	e7da      	b.n	8009762 <_free_r+0x22>
 80097ac:	d902      	bls.n	80097b4 <_free_r+0x74>
 80097ae:	230c      	movs	r3, #12
 80097b0:	602b      	str	r3, [r5, #0]
 80097b2:	e7d6      	b.n	8009762 <_free_r+0x22>
 80097b4:	6820      	ldr	r0, [r4, #0]
 80097b6:	1821      	adds	r1, r4, r0
 80097b8:	428b      	cmp	r3, r1
 80097ba:	bf04      	itt	eq
 80097bc:	6819      	ldreq	r1, [r3, #0]
 80097be:	685b      	ldreq	r3, [r3, #4]
 80097c0:	6063      	str	r3, [r4, #4]
 80097c2:	bf04      	itt	eq
 80097c4:	1809      	addeq	r1, r1, r0
 80097c6:	6021      	streq	r1, [r4, #0]
 80097c8:	6054      	str	r4, [r2, #4]
 80097ca:	e7ca      	b.n	8009762 <_free_r+0x22>
 80097cc:	bd38      	pop	{r3, r4, r5, pc}
 80097ce:	bf00      	nop
 80097d0:	200056e0 	.word	0x200056e0

080097d4 <sbrk_aligned>:
 80097d4:	b570      	push	{r4, r5, r6, lr}
 80097d6:	4e0f      	ldr	r6, [pc, #60]	@ (8009814 <sbrk_aligned+0x40>)
 80097d8:	460c      	mov	r4, r1
 80097da:	6831      	ldr	r1, [r6, #0]
 80097dc:	4605      	mov	r5, r0
 80097de:	b911      	cbnz	r1, 80097e6 <sbrk_aligned+0x12>
 80097e0:	f000 fba6 	bl	8009f30 <_sbrk_r>
 80097e4:	6030      	str	r0, [r6, #0]
 80097e6:	4621      	mov	r1, r4
 80097e8:	4628      	mov	r0, r5
 80097ea:	f000 fba1 	bl	8009f30 <_sbrk_r>
 80097ee:	1c43      	adds	r3, r0, #1
 80097f0:	d103      	bne.n	80097fa <sbrk_aligned+0x26>
 80097f2:	f04f 34ff 	mov.w	r4, #4294967295
 80097f6:	4620      	mov	r0, r4
 80097f8:	bd70      	pop	{r4, r5, r6, pc}
 80097fa:	1cc4      	adds	r4, r0, #3
 80097fc:	f024 0403 	bic.w	r4, r4, #3
 8009800:	42a0      	cmp	r0, r4
 8009802:	d0f8      	beq.n	80097f6 <sbrk_aligned+0x22>
 8009804:	1a21      	subs	r1, r4, r0
 8009806:	4628      	mov	r0, r5
 8009808:	f000 fb92 	bl	8009f30 <_sbrk_r>
 800980c:	3001      	adds	r0, #1
 800980e:	d1f2      	bne.n	80097f6 <sbrk_aligned+0x22>
 8009810:	e7ef      	b.n	80097f2 <sbrk_aligned+0x1e>
 8009812:	bf00      	nop
 8009814:	200056dc 	.word	0x200056dc

08009818 <_malloc_r>:
 8009818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800981c:	1ccd      	adds	r5, r1, #3
 800981e:	f025 0503 	bic.w	r5, r5, #3
 8009822:	3508      	adds	r5, #8
 8009824:	2d0c      	cmp	r5, #12
 8009826:	bf38      	it	cc
 8009828:	250c      	movcc	r5, #12
 800982a:	2d00      	cmp	r5, #0
 800982c:	4606      	mov	r6, r0
 800982e:	db01      	blt.n	8009834 <_malloc_r+0x1c>
 8009830:	42a9      	cmp	r1, r5
 8009832:	d904      	bls.n	800983e <_malloc_r+0x26>
 8009834:	230c      	movs	r3, #12
 8009836:	6033      	str	r3, [r6, #0]
 8009838:	2000      	movs	r0, #0
 800983a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800983e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009914 <_malloc_r+0xfc>
 8009842:	f000 f869 	bl	8009918 <__malloc_lock>
 8009846:	f8d8 3000 	ldr.w	r3, [r8]
 800984a:	461c      	mov	r4, r3
 800984c:	bb44      	cbnz	r4, 80098a0 <_malloc_r+0x88>
 800984e:	4629      	mov	r1, r5
 8009850:	4630      	mov	r0, r6
 8009852:	f7ff ffbf 	bl	80097d4 <sbrk_aligned>
 8009856:	1c43      	adds	r3, r0, #1
 8009858:	4604      	mov	r4, r0
 800985a:	d158      	bne.n	800990e <_malloc_r+0xf6>
 800985c:	f8d8 4000 	ldr.w	r4, [r8]
 8009860:	4627      	mov	r7, r4
 8009862:	2f00      	cmp	r7, #0
 8009864:	d143      	bne.n	80098ee <_malloc_r+0xd6>
 8009866:	2c00      	cmp	r4, #0
 8009868:	d04b      	beq.n	8009902 <_malloc_r+0xea>
 800986a:	6823      	ldr	r3, [r4, #0]
 800986c:	4639      	mov	r1, r7
 800986e:	4630      	mov	r0, r6
 8009870:	eb04 0903 	add.w	r9, r4, r3
 8009874:	f000 fb5c 	bl	8009f30 <_sbrk_r>
 8009878:	4581      	cmp	r9, r0
 800987a:	d142      	bne.n	8009902 <_malloc_r+0xea>
 800987c:	6821      	ldr	r1, [r4, #0]
 800987e:	1a6d      	subs	r5, r5, r1
 8009880:	4629      	mov	r1, r5
 8009882:	4630      	mov	r0, r6
 8009884:	f7ff ffa6 	bl	80097d4 <sbrk_aligned>
 8009888:	3001      	adds	r0, #1
 800988a:	d03a      	beq.n	8009902 <_malloc_r+0xea>
 800988c:	6823      	ldr	r3, [r4, #0]
 800988e:	442b      	add	r3, r5
 8009890:	6023      	str	r3, [r4, #0]
 8009892:	f8d8 3000 	ldr.w	r3, [r8]
 8009896:	685a      	ldr	r2, [r3, #4]
 8009898:	bb62      	cbnz	r2, 80098f4 <_malloc_r+0xdc>
 800989a:	f8c8 7000 	str.w	r7, [r8]
 800989e:	e00f      	b.n	80098c0 <_malloc_r+0xa8>
 80098a0:	6822      	ldr	r2, [r4, #0]
 80098a2:	1b52      	subs	r2, r2, r5
 80098a4:	d420      	bmi.n	80098e8 <_malloc_r+0xd0>
 80098a6:	2a0b      	cmp	r2, #11
 80098a8:	d917      	bls.n	80098da <_malloc_r+0xc2>
 80098aa:	1961      	adds	r1, r4, r5
 80098ac:	42a3      	cmp	r3, r4
 80098ae:	6025      	str	r5, [r4, #0]
 80098b0:	bf18      	it	ne
 80098b2:	6059      	strne	r1, [r3, #4]
 80098b4:	6863      	ldr	r3, [r4, #4]
 80098b6:	bf08      	it	eq
 80098b8:	f8c8 1000 	streq.w	r1, [r8]
 80098bc:	5162      	str	r2, [r4, r5]
 80098be:	604b      	str	r3, [r1, #4]
 80098c0:	4630      	mov	r0, r6
 80098c2:	f000 f82f 	bl	8009924 <__malloc_unlock>
 80098c6:	f104 000b 	add.w	r0, r4, #11
 80098ca:	1d23      	adds	r3, r4, #4
 80098cc:	f020 0007 	bic.w	r0, r0, #7
 80098d0:	1ac2      	subs	r2, r0, r3
 80098d2:	bf1c      	itt	ne
 80098d4:	1a1b      	subne	r3, r3, r0
 80098d6:	50a3      	strne	r3, [r4, r2]
 80098d8:	e7af      	b.n	800983a <_malloc_r+0x22>
 80098da:	6862      	ldr	r2, [r4, #4]
 80098dc:	42a3      	cmp	r3, r4
 80098de:	bf0c      	ite	eq
 80098e0:	f8c8 2000 	streq.w	r2, [r8]
 80098e4:	605a      	strne	r2, [r3, #4]
 80098e6:	e7eb      	b.n	80098c0 <_malloc_r+0xa8>
 80098e8:	4623      	mov	r3, r4
 80098ea:	6864      	ldr	r4, [r4, #4]
 80098ec:	e7ae      	b.n	800984c <_malloc_r+0x34>
 80098ee:	463c      	mov	r4, r7
 80098f0:	687f      	ldr	r7, [r7, #4]
 80098f2:	e7b6      	b.n	8009862 <_malloc_r+0x4a>
 80098f4:	461a      	mov	r2, r3
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	42a3      	cmp	r3, r4
 80098fa:	d1fb      	bne.n	80098f4 <_malloc_r+0xdc>
 80098fc:	2300      	movs	r3, #0
 80098fe:	6053      	str	r3, [r2, #4]
 8009900:	e7de      	b.n	80098c0 <_malloc_r+0xa8>
 8009902:	230c      	movs	r3, #12
 8009904:	6033      	str	r3, [r6, #0]
 8009906:	4630      	mov	r0, r6
 8009908:	f000 f80c 	bl	8009924 <__malloc_unlock>
 800990c:	e794      	b.n	8009838 <_malloc_r+0x20>
 800990e:	6005      	str	r5, [r0, #0]
 8009910:	e7d6      	b.n	80098c0 <_malloc_r+0xa8>
 8009912:	bf00      	nop
 8009914:	200056e0 	.word	0x200056e0

08009918 <__malloc_lock>:
 8009918:	4801      	ldr	r0, [pc, #4]	@ (8009920 <__malloc_lock+0x8>)
 800991a:	f7ff bf0f 	b.w	800973c <__retarget_lock_acquire_recursive>
 800991e:	bf00      	nop
 8009920:	200056d8 	.word	0x200056d8

08009924 <__malloc_unlock>:
 8009924:	4801      	ldr	r0, [pc, #4]	@ (800992c <__malloc_unlock+0x8>)
 8009926:	f7ff bf0a 	b.w	800973e <__retarget_lock_release_recursive>
 800992a:	bf00      	nop
 800992c:	200056d8 	.word	0x200056d8

08009930 <__ssputs_r>:
 8009930:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009934:	688e      	ldr	r6, [r1, #8]
 8009936:	461f      	mov	r7, r3
 8009938:	42be      	cmp	r6, r7
 800993a:	680b      	ldr	r3, [r1, #0]
 800993c:	4682      	mov	sl, r0
 800993e:	460c      	mov	r4, r1
 8009940:	4690      	mov	r8, r2
 8009942:	d82d      	bhi.n	80099a0 <__ssputs_r+0x70>
 8009944:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009948:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800994c:	d026      	beq.n	800999c <__ssputs_r+0x6c>
 800994e:	6965      	ldr	r5, [r4, #20]
 8009950:	6909      	ldr	r1, [r1, #16]
 8009952:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009956:	eba3 0901 	sub.w	r9, r3, r1
 800995a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800995e:	1c7b      	adds	r3, r7, #1
 8009960:	444b      	add	r3, r9
 8009962:	106d      	asrs	r5, r5, #1
 8009964:	429d      	cmp	r5, r3
 8009966:	bf38      	it	cc
 8009968:	461d      	movcc	r5, r3
 800996a:	0553      	lsls	r3, r2, #21
 800996c:	d527      	bpl.n	80099be <__ssputs_r+0x8e>
 800996e:	4629      	mov	r1, r5
 8009970:	f7ff ff52 	bl	8009818 <_malloc_r>
 8009974:	4606      	mov	r6, r0
 8009976:	b360      	cbz	r0, 80099d2 <__ssputs_r+0xa2>
 8009978:	6921      	ldr	r1, [r4, #16]
 800997a:	464a      	mov	r2, r9
 800997c:	f000 fae8 	bl	8009f50 <memcpy>
 8009980:	89a3      	ldrh	r3, [r4, #12]
 8009982:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009986:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800998a:	81a3      	strh	r3, [r4, #12]
 800998c:	6126      	str	r6, [r4, #16]
 800998e:	6165      	str	r5, [r4, #20]
 8009990:	444e      	add	r6, r9
 8009992:	eba5 0509 	sub.w	r5, r5, r9
 8009996:	6026      	str	r6, [r4, #0]
 8009998:	60a5      	str	r5, [r4, #8]
 800999a:	463e      	mov	r6, r7
 800999c:	42be      	cmp	r6, r7
 800999e:	d900      	bls.n	80099a2 <__ssputs_r+0x72>
 80099a0:	463e      	mov	r6, r7
 80099a2:	6820      	ldr	r0, [r4, #0]
 80099a4:	4632      	mov	r2, r6
 80099a6:	4641      	mov	r1, r8
 80099a8:	f000 faa8 	bl	8009efc <memmove>
 80099ac:	68a3      	ldr	r3, [r4, #8]
 80099ae:	1b9b      	subs	r3, r3, r6
 80099b0:	60a3      	str	r3, [r4, #8]
 80099b2:	6823      	ldr	r3, [r4, #0]
 80099b4:	4433      	add	r3, r6
 80099b6:	6023      	str	r3, [r4, #0]
 80099b8:	2000      	movs	r0, #0
 80099ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099be:	462a      	mov	r2, r5
 80099c0:	f000 fad4 	bl	8009f6c <_realloc_r>
 80099c4:	4606      	mov	r6, r0
 80099c6:	2800      	cmp	r0, #0
 80099c8:	d1e0      	bne.n	800998c <__ssputs_r+0x5c>
 80099ca:	6921      	ldr	r1, [r4, #16]
 80099cc:	4650      	mov	r0, sl
 80099ce:	f7ff feb7 	bl	8009740 <_free_r>
 80099d2:	230c      	movs	r3, #12
 80099d4:	f8ca 3000 	str.w	r3, [sl]
 80099d8:	89a3      	ldrh	r3, [r4, #12]
 80099da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099de:	81a3      	strh	r3, [r4, #12]
 80099e0:	f04f 30ff 	mov.w	r0, #4294967295
 80099e4:	e7e9      	b.n	80099ba <__ssputs_r+0x8a>
	...

080099e8 <_svfiprintf_r>:
 80099e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ec:	4698      	mov	r8, r3
 80099ee:	898b      	ldrh	r3, [r1, #12]
 80099f0:	061b      	lsls	r3, r3, #24
 80099f2:	b09d      	sub	sp, #116	@ 0x74
 80099f4:	4607      	mov	r7, r0
 80099f6:	460d      	mov	r5, r1
 80099f8:	4614      	mov	r4, r2
 80099fa:	d510      	bpl.n	8009a1e <_svfiprintf_r+0x36>
 80099fc:	690b      	ldr	r3, [r1, #16]
 80099fe:	b973      	cbnz	r3, 8009a1e <_svfiprintf_r+0x36>
 8009a00:	2140      	movs	r1, #64	@ 0x40
 8009a02:	f7ff ff09 	bl	8009818 <_malloc_r>
 8009a06:	6028      	str	r0, [r5, #0]
 8009a08:	6128      	str	r0, [r5, #16]
 8009a0a:	b930      	cbnz	r0, 8009a1a <_svfiprintf_r+0x32>
 8009a0c:	230c      	movs	r3, #12
 8009a0e:	603b      	str	r3, [r7, #0]
 8009a10:	f04f 30ff 	mov.w	r0, #4294967295
 8009a14:	b01d      	add	sp, #116	@ 0x74
 8009a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a1a:	2340      	movs	r3, #64	@ 0x40
 8009a1c:	616b      	str	r3, [r5, #20]
 8009a1e:	2300      	movs	r3, #0
 8009a20:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a22:	2320      	movs	r3, #32
 8009a24:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a28:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a2c:	2330      	movs	r3, #48	@ 0x30
 8009a2e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009bcc <_svfiprintf_r+0x1e4>
 8009a32:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009a36:	f04f 0901 	mov.w	r9, #1
 8009a3a:	4623      	mov	r3, r4
 8009a3c:	469a      	mov	sl, r3
 8009a3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a42:	b10a      	cbz	r2, 8009a48 <_svfiprintf_r+0x60>
 8009a44:	2a25      	cmp	r2, #37	@ 0x25
 8009a46:	d1f9      	bne.n	8009a3c <_svfiprintf_r+0x54>
 8009a48:	ebba 0b04 	subs.w	fp, sl, r4
 8009a4c:	d00b      	beq.n	8009a66 <_svfiprintf_r+0x7e>
 8009a4e:	465b      	mov	r3, fp
 8009a50:	4622      	mov	r2, r4
 8009a52:	4629      	mov	r1, r5
 8009a54:	4638      	mov	r0, r7
 8009a56:	f7ff ff6b 	bl	8009930 <__ssputs_r>
 8009a5a:	3001      	adds	r0, #1
 8009a5c:	f000 80a7 	beq.w	8009bae <_svfiprintf_r+0x1c6>
 8009a60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a62:	445a      	add	r2, fp
 8009a64:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a66:	f89a 3000 	ldrb.w	r3, [sl]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	f000 809f 	beq.w	8009bae <_svfiprintf_r+0x1c6>
 8009a70:	2300      	movs	r3, #0
 8009a72:	f04f 32ff 	mov.w	r2, #4294967295
 8009a76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a7a:	f10a 0a01 	add.w	sl, sl, #1
 8009a7e:	9304      	str	r3, [sp, #16]
 8009a80:	9307      	str	r3, [sp, #28]
 8009a82:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009a86:	931a      	str	r3, [sp, #104]	@ 0x68
 8009a88:	4654      	mov	r4, sl
 8009a8a:	2205      	movs	r2, #5
 8009a8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a90:	484e      	ldr	r0, [pc, #312]	@ (8009bcc <_svfiprintf_r+0x1e4>)
 8009a92:	f7f6 fba5 	bl	80001e0 <memchr>
 8009a96:	9a04      	ldr	r2, [sp, #16]
 8009a98:	b9d8      	cbnz	r0, 8009ad2 <_svfiprintf_r+0xea>
 8009a9a:	06d0      	lsls	r0, r2, #27
 8009a9c:	bf44      	itt	mi
 8009a9e:	2320      	movmi	r3, #32
 8009aa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009aa4:	0711      	lsls	r1, r2, #28
 8009aa6:	bf44      	itt	mi
 8009aa8:	232b      	movmi	r3, #43	@ 0x2b
 8009aaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009aae:	f89a 3000 	ldrb.w	r3, [sl]
 8009ab2:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ab4:	d015      	beq.n	8009ae2 <_svfiprintf_r+0xfa>
 8009ab6:	9a07      	ldr	r2, [sp, #28]
 8009ab8:	4654      	mov	r4, sl
 8009aba:	2000      	movs	r0, #0
 8009abc:	f04f 0c0a 	mov.w	ip, #10
 8009ac0:	4621      	mov	r1, r4
 8009ac2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ac6:	3b30      	subs	r3, #48	@ 0x30
 8009ac8:	2b09      	cmp	r3, #9
 8009aca:	d94b      	bls.n	8009b64 <_svfiprintf_r+0x17c>
 8009acc:	b1b0      	cbz	r0, 8009afc <_svfiprintf_r+0x114>
 8009ace:	9207      	str	r2, [sp, #28]
 8009ad0:	e014      	b.n	8009afc <_svfiprintf_r+0x114>
 8009ad2:	eba0 0308 	sub.w	r3, r0, r8
 8009ad6:	fa09 f303 	lsl.w	r3, r9, r3
 8009ada:	4313      	orrs	r3, r2
 8009adc:	9304      	str	r3, [sp, #16]
 8009ade:	46a2      	mov	sl, r4
 8009ae0:	e7d2      	b.n	8009a88 <_svfiprintf_r+0xa0>
 8009ae2:	9b03      	ldr	r3, [sp, #12]
 8009ae4:	1d19      	adds	r1, r3, #4
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	9103      	str	r1, [sp, #12]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	bfbb      	ittet	lt
 8009aee:	425b      	neglt	r3, r3
 8009af0:	f042 0202 	orrlt.w	r2, r2, #2
 8009af4:	9307      	strge	r3, [sp, #28]
 8009af6:	9307      	strlt	r3, [sp, #28]
 8009af8:	bfb8      	it	lt
 8009afa:	9204      	strlt	r2, [sp, #16]
 8009afc:	7823      	ldrb	r3, [r4, #0]
 8009afe:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b00:	d10a      	bne.n	8009b18 <_svfiprintf_r+0x130>
 8009b02:	7863      	ldrb	r3, [r4, #1]
 8009b04:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b06:	d132      	bne.n	8009b6e <_svfiprintf_r+0x186>
 8009b08:	9b03      	ldr	r3, [sp, #12]
 8009b0a:	1d1a      	adds	r2, r3, #4
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	9203      	str	r2, [sp, #12]
 8009b10:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b14:	3402      	adds	r4, #2
 8009b16:	9305      	str	r3, [sp, #20]
 8009b18:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009bdc <_svfiprintf_r+0x1f4>
 8009b1c:	7821      	ldrb	r1, [r4, #0]
 8009b1e:	2203      	movs	r2, #3
 8009b20:	4650      	mov	r0, sl
 8009b22:	f7f6 fb5d 	bl	80001e0 <memchr>
 8009b26:	b138      	cbz	r0, 8009b38 <_svfiprintf_r+0x150>
 8009b28:	9b04      	ldr	r3, [sp, #16]
 8009b2a:	eba0 000a 	sub.w	r0, r0, sl
 8009b2e:	2240      	movs	r2, #64	@ 0x40
 8009b30:	4082      	lsls	r2, r0
 8009b32:	4313      	orrs	r3, r2
 8009b34:	3401      	adds	r4, #1
 8009b36:	9304      	str	r3, [sp, #16]
 8009b38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b3c:	4824      	ldr	r0, [pc, #144]	@ (8009bd0 <_svfiprintf_r+0x1e8>)
 8009b3e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009b42:	2206      	movs	r2, #6
 8009b44:	f7f6 fb4c 	bl	80001e0 <memchr>
 8009b48:	2800      	cmp	r0, #0
 8009b4a:	d036      	beq.n	8009bba <_svfiprintf_r+0x1d2>
 8009b4c:	4b21      	ldr	r3, [pc, #132]	@ (8009bd4 <_svfiprintf_r+0x1ec>)
 8009b4e:	bb1b      	cbnz	r3, 8009b98 <_svfiprintf_r+0x1b0>
 8009b50:	9b03      	ldr	r3, [sp, #12]
 8009b52:	3307      	adds	r3, #7
 8009b54:	f023 0307 	bic.w	r3, r3, #7
 8009b58:	3308      	adds	r3, #8
 8009b5a:	9303      	str	r3, [sp, #12]
 8009b5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b5e:	4433      	add	r3, r6
 8009b60:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b62:	e76a      	b.n	8009a3a <_svfiprintf_r+0x52>
 8009b64:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b68:	460c      	mov	r4, r1
 8009b6a:	2001      	movs	r0, #1
 8009b6c:	e7a8      	b.n	8009ac0 <_svfiprintf_r+0xd8>
 8009b6e:	2300      	movs	r3, #0
 8009b70:	3401      	adds	r4, #1
 8009b72:	9305      	str	r3, [sp, #20]
 8009b74:	4619      	mov	r1, r3
 8009b76:	f04f 0c0a 	mov.w	ip, #10
 8009b7a:	4620      	mov	r0, r4
 8009b7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b80:	3a30      	subs	r2, #48	@ 0x30
 8009b82:	2a09      	cmp	r2, #9
 8009b84:	d903      	bls.n	8009b8e <_svfiprintf_r+0x1a6>
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d0c6      	beq.n	8009b18 <_svfiprintf_r+0x130>
 8009b8a:	9105      	str	r1, [sp, #20]
 8009b8c:	e7c4      	b.n	8009b18 <_svfiprintf_r+0x130>
 8009b8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b92:	4604      	mov	r4, r0
 8009b94:	2301      	movs	r3, #1
 8009b96:	e7f0      	b.n	8009b7a <_svfiprintf_r+0x192>
 8009b98:	ab03      	add	r3, sp, #12
 8009b9a:	9300      	str	r3, [sp, #0]
 8009b9c:	462a      	mov	r2, r5
 8009b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8009bd8 <_svfiprintf_r+0x1f0>)
 8009ba0:	a904      	add	r1, sp, #16
 8009ba2:	4638      	mov	r0, r7
 8009ba4:	f3af 8000 	nop.w
 8009ba8:	1c42      	adds	r2, r0, #1
 8009baa:	4606      	mov	r6, r0
 8009bac:	d1d6      	bne.n	8009b5c <_svfiprintf_r+0x174>
 8009bae:	89ab      	ldrh	r3, [r5, #12]
 8009bb0:	065b      	lsls	r3, r3, #25
 8009bb2:	f53f af2d 	bmi.w	8009a10 <_svfiprintf_r+0x28>
 8009bb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009bb8:	e72c      	b.n	8009a14 <_svfiprintf_r+0x2c>
 8009bba:	ab03      	add	r3, sp, #12
 8009bbc:	9300      	str	r3, [sp, #0]
 8009bbe:	462a      	mov	r2, r5
 8009bc0:	4b05      	ldr	r3, [pc, #20]	@ (8009bd8 <_svfiprintf_r+0x1f0>)
 8009bc2:	a904      	add	r1, sp, #16
 8009bc4:	4638      	mov	r0, r7
 8009bc6:	f000 f879 	bl	8009cbc <_printf_i>
 8009bca:	e7ed      	b.n	8009ba8 <_svfiprintf_r+0x1c0>
 8009bcc:	08018638 	.word	0x08018638
 8009bd0:	08018642 	.word	0x08018642
 8009bd4:	00000000 	.word	0x00000000
 8009bd8:	08009931 	.word	0x08009931
 8009bdc:	0801863e 	.word	0x0801863e

08009be0 <_printf_common>:
 8009be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009be4:	4616      	mov	r6, r2
 8009be6:	4698      	mov	r8, r3
 8009be8:	688a      	ldr	r2, [r1, #8]
 8009bea:	690b      	ldr	r3, [r1, #16]
 8009bec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	bfb8      	it	lt
 8009bf4:	4613      	movlt	r3, r2
 8009bf6:	6033      	str	r3, [r6, #0]
 8009bf8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009bfc:	4607      	mov	r7, r0
 8009bfe:	460c      	mov	r4, r1
 8009c00:	b10a      	cbz	r2, 8009c06 <_printf_common+0x26>
 8009c02:	3301      	adds	r3, #1
 8009c04:	6033      	str	r3, [r6, #0]
 8009c06:	6823      	ldr	r3, [r4, #0]
 8009c08:	0699      	lsls	r1, r3, #26
 8009c0a:	bf42      	ittt	mi
 8009c0c:	6833      	ldrmi	r3, [r6, #0]
 8009c0e:	3302      	addmi	r3, #2
 8009c10:	6033      	strmi	r3, [r6, #0]
 8009c12:	6825      	ldr	r5, [r4, #0]
 8009c14:	f015 0506 	ands.w	r5, r5, #6
 8009c18:	d106      	bne.n	8009c28 <_printf_common+0x48>
 8009c1a:	f104 0a19 	add.w	sl, r4, #25
 8009c1e:	68e3      	ldr	r3, [r4, #12]
 8009c20:	6832      	ldr	r2, [r6, #0]
 8009c22:	1a9b      	subs	r3, r3, r2
 8009c24:	42ab      	cmp	r3, r5
 8009c26:	dc26      	bgt.n	8009c76 <_printf_common+0x96>
 8009c28:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009c2c:	6822      	ldr	r2, [r4, #0]
 8009c2e:	3b00      	subs	r3, #0
 8009c30:	bf18      	it	ne
 8009c32:	2301      	movne	r3, #1
 8009c34:	0692      	lsls	r2, r2, #26
 8009c36:	d42b      	bmi.n	8009c90 <_printf_common+0xb0>
 8009c38:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009c3c:	4641      	mov	r1, r8
 8009c3e:	4638      	mov	r0, r7
 8009c40:	47c8      	blx	r9
 8009c42:	3001      	adds	r0, #1
 8009c44:	d01e      	beq.n	8009c84 <_printf_common+0xa4>
 8009c46:	6823      	ldr	r3, [r4, #0]
 8009c48:	6922      	ldr	r2, [r4, #16]
 8009c4a:	f003 0306 	and.w	r3, r3, #6
 8009c4e:	2b04      	cmp	r3, #4
 8009c50:	bf02      	ittt	eq
 8009c52:	68e5      	ldreq	r5, [r4, #12]
 8009c54:	6833      	ldreq	r3, [r6, #0]
 8009c56:	1aed      	subeq	r5, r5, r3
 8009c58:	68a3      	ldr	r3, [r4, #8]
 8009c5a:	bf0c      	ite	eq
 8009c5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009c60:	2500      	movne	r5, #0
 8009c62:	4293      	cmp	r3, r2
 8009c64:	bfc4      	itt	gt
 8009c66:	1a9b      	subgt	r3, r3, r2
 8009c68:	18ed      	addgt	r5, r5, r3
 8009c6a:	2600      	movs	r6, #0
 8009c6c:	341a      	adds	r4, #26
 8009c6e:	42b5      	cmp	r5, r6
 8009c70:	d11a      	bne.n	8009ca8 <_printf_common+0xc8>
 8009c72:	2000      	movs	r0, #0
 8009c74:	e008      	b.n	8009c88 <_printf_common+0xa8>
 8009c76:	2301      	movs	r3, #1
 8009c78:	4652      	mov	r2, sl
 8009c7a:	4641      	mov	r1, r8
 8009c7c:	4638      	mov	r0, r7
 8009c7e:	47c8      	blx	r9
 8009c80:	3001      	adds	r0, #1
 8009c82:	d103      	bne.n	8009c8c <_printf_common+0xac>
 8009c84:	f04f 30ff 	mov.w	r0, #4294967295
 8009c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c8c:	3501      	adds	r5, #1
 8009c8e:	e7c6      	b.n	8009c1e <_printf_common+0x3e>
 8009c90:	18e1      	adds	r1, r4, r3
 8009c92:	1c5a      	adds	r2, r3, #1
 8009c94:	2030      	movs	r0, #48	@ 0x30
 8009c96:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009c9a:	4422      	add	r2, r4
 8009c9c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009ca0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ca4:	3302      	adds	r3, #2
 8009ca6:	e7c7      	b.n	8009c38 <_printf_common+0x58>
 8009ca8:	2301      	movs	r3, #1
 8009caa:	4622      	mov	r2, r4
 8009cac:	4641      	mov	r1, r8
 8009cae:	4638      	mov	r0, r7
 8009cb0:	47c8      	blx	r9
 8009cb2:	3001      	adds	r0, #1
 8009cb4:	d0e6      	beq.n	8009c84 <_printf_common+0xa4>
 8009cb6:	3601      	adds	r6, #1
 8009cb8:	e7d9      	b.n	8009c6e <_printf_common+0x8e>
	...

08009cbc <_printf_i>:
 8009cbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009cc0:	7e0f      	ldrb	r7, [r1, #24]
 8009cc2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009cc4:	2f78      	cmp	r7, #120	@ 0x78
 8009cc6:	4691      	mov	r9, r2
 8009cc8:	4680      	mov	r8, r0
 8009cca:	460c      	mov	r4, r1
 8009ccc:	469a      	mov	sl, r3
 8009cce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009cd2:	d807      	bhi.n	8009ce4 <_printf_i+0x28>
 8009cd4:	2f62      	cmp	r7, #98	@ 0x62
 8009cd6:	d80a      	bhi.n	8009cee <_printf_i+0x32>
 8009cd8:	2f00      	cmp	r7, #0
 8009cda:	f000 80d2 	beq.w	8009e82 <_printf_i+0x1c6>
 8009cde:	2f58      	cmp	r7, #88	@ 0x58
 8009ce0:	f000 80b9 	beq.w	8009e56 <_printf_i+0x19a>
 8009ce4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ce8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009cec:	e03a      	b.n	8009d64 <_printf_i+0xa8>
 8009cee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009cf2:	2b15      	cmp	r3, #21
 8009cf4:	d8f6      	bhi.n	8009ce4 <_printf_i+0x28>
 8009cf6:	a101      	add	r1, pc, #4	@ (adr r1, 8009cfc <_printf_i+0x40>)
 8009cf8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009cfc:	08009d55 	.word	0x08009d55
 8009d00:	08009d69 	.word	0x08009d69
 8009d04:	08009ce5 	.word	0x08009ce5
 8009d08:	08009ce5 	.word	0x08009ce5
 8009d0c:	08009ce5 	.word	0x08009ce5
 8009d10:	08009ce5 	.word	0x08009ce5
 8009d14:	08009d69 	.word	0x08009d69
 8009d18:	08009ce5 	.word	0x08009ce5
 8009d1c:	08009ce5 	.word	0x08009ce5
 8009d20:	08009ce5 	.word	0x08009ce5
 8009d24:	08009ce5 	.word	0x08009ce5
 8009d28:	08009e69 	.word	0x08009e69
 8009d2c:	08009d93 	.word	0x08009d93
 8009d30:	08009e23 	.word	0x08009e23
 8009d34:	08009ce5 	.word	0x08009ce5
 8009d38:	08009ce5 	.word	0x08009ce5
 8009d3c:	08009e8b 	.word	0x08009e8b
 8009d40:	08009ce5 	.word	0x08009ce5
 8009d44:	08009d93 	.word	0x08009d93
 8009d48:	08009ce5 	.word	0x08009ce5
 8009d4c:	08009ce5 	.word	0x08009ce5
 8009d50:	08009e2b 	.word	0x08009e2b
 8009d54:	6833      	ldr	r3, [r6, #0]
 8009d56:	1d1a      	adds	r2, r3, #4
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	6032      	str	r2, [r6, #0]
 8009d5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d60:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009d64:	2301      	movs	r3, #1
 8009d66:	e09d      	b.n	8009ea4 <_printf_i+0x1e8>
 8009d68:	6833      	ldr	r3, [r6, #0]
 8009d6a:	6820      	ldr	r0, [r4, #0]
 8009d6c:	1d19      	adds	r1, r3, #4
 8009d6e:	6031      	str	r1, [r6, #0]
 8009d70:	0606      	lsls	r6, r0, #24
 8009d72:	d501      	bpl.n	8009d78 <_printf_i+0xbc>
 8009d74:	681d      	ldr	r5, [r3, #0]
 8009d76:	e003      	b.n	8009d80 <_printf_i+0xc4>
 8009d78:	0645      	lsls	r5, r0, #25
 8009d7a:	d5fb      	bpl.n	8009d74 <_printf_i+0xb8>
 8009d7c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009d80:	2d00      	cmp	r5, #0
 8009d82:	da03      	bge.n	8009d8c <_printf_i+0xd0>
 8009d84:	232d      	movs	r3, #45	@ 0x2d
 8009d86:	426d      	negs	r5, r5
 8009d88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d8c:	4859      	ldr	r0, [pc, #356]	@ (8009ef4 <_printf_i+0x238>)
 8009d8e:	230a      	movs	r3, #10
 8009d90:	e011      	b.n	8009db6 <_printf_i+0xfa>
 8009d92:	6821      	ldr	r1, [r4, #0]
 8009d94:	6833      	ldr	r3, [r6, #0]
 8009d96:	0608      	lsls	r0, r1, #24
 8009d98:	f853 5b04 	ldr.w	r5, [r3], #4
 8009d9c:	d402      	bmi.n	8009da4 <_printf_i+0xe8>
 8009d9e:	0649      	lsls	r1, r1, #25
 8009da0:	bf48      	it	mi
 8009da2:	b2ad      	uxthmi	r5, r5
 8009da4:	2f6f      	cmp	r7, #111	@ 0x6f
 8009da6:	4853      	ldr	r0, [pc, #332]	@ (8009ef4 <_printf_i+0x238>)
 8009da8:	6033      	str	r3, [r6, #0]
 8009daa:	bf14      	ite	ne
 8009dac:	230a      	movne	r3, #10
 8009dae:	2308      	moveq	r3, #8
 8009db0:	2100      	movs	r1, #0
 8009db2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009db6:	6866      	ldr	r6, [r4, #4]
 8009db8:	60a6      	str	r6, [r4, #8]
 8009dba:	2e00      	cmp	r6, #0
 8009dbc:	bfa2      	ittt	ge
 8009dbe:	6821      	ldrge	r1, [r4, #0]
 8009dc0:	f021 0104 	bicge.w	r1, r1, #4
 8009dc4:	6021      	strge	r1, [r4, #0]
 8009dc6:	b90d      	cbnz	r5, 8009dcc <_printf_i+0x110>
 8009dc8:	2e00      	cmp	r6, #0
 8009dca:	d04b      	beq.n	8009e64 <_printf_i+0x1a8>
 8009dcc:	4616      	mov	r6, r2
 8009dce:	fbb5 f1f3 	udiv	r1, r5, r3
 8009dd2:	fb03 5711 	mls	r7, r3, r1, r5
 8009dd6:	5dc7      	ldrb	r7, [r0, r7]
 8009dd8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ddc:	462f      	mov	r7, r5
 8009dde:	42bb      	cmp	r3, r7
 8009de0:	460d      	mov	r5, r1
 8009de2:	d9f4      	bls.n	8009dce <_printf_i+0x112>
 8009de4:	2b08      	cmp	r3, #8
 8009de6:	d10b      	bne.n	8009e00 <_printf_i+0x144>
 8009de8:	6823      	ldr	r3, [r4, #0]
 8009dea:	07df      	lsls	r7, r3, #31
 8009dec:	d508      	bpl.n	8009e00 <_printf_i+0x144>
 8009dee:	6923      	ldr	r3, [r4, #16]
 8009df0:	6861      	ldr	r1, [r4, #4]
 8009df2:	4299      	cmp	r1, r3
 8009df4:	bfde      	ittt	le
 8009df6:	2330      	movle	r3, #48	@ 0x30
 8009df8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009dfc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009e00:	1b92      	subs	r2, r2, r6
 8009e02:	6122      	str	r2, [r4, #16]
 8009e04:	f8cd a000 	str.w	sl, [sp]
 8009e08:	464b      	mov	r3, r9
 8009e0a:	aa03      	add	r2, sp, #12
 8009e0c:	4621      	mov	r1, r4
 8009e0e:	4640      	mov	r0, r8
 8009e10:	f7ff fee6 	bl	8009be0 <_printf_common>
 8009e14:	3001      	adds	r0, #1
 8009e16:	d14a      	bne.n	8009eae <_printf_i+0x1f2>
 8009e18:	f04f 30ff 	mov.w	r0, #4294967295
 8009e1c:	b004      	add	sp, #16
 8009e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e22:	6823      	ldr	r3, [r4, #0]
 8009e24:	f043 0320 	orr.w	r3, r3, #32
 8009e28:	6023      	str	r3, [r4, #0]
 8009e2a:	4833      	ldr	r0, [pc, #204]	@ (8009ef8 <_printf_i+0x23c>)
 8009e2c:	2778      	movs	r7, #120	@ 0x78
 8009e2e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009e32:	6823      	ldr	r3, [r4, #0]
 8009e34:	6831      	ldr	r1, [r6, #0]
 8009e36:	061f      	lsls	r7, r3, #24
 8009e38:	f851 5b04 	ldr.w	r5, [r1], #4
 8009e3c:	d402      	bmi.n	8009e44 <_printf_i+0x188>
 8009e3e:	065f      	lsls	r7, r3, #25
 8009e40:	bf48      	it	mi
 8009e42:	b2ad      	uxthmi	r5, r5
 8009e44:	6031      	str	r1, [r6, #0]
 8009e46:	07d9      	lsls	r1, r3, #31
 8009e48:	bf44      	itt	mi
 8009e4a:	f043 0320 	orrmi.w	r3, r3, #32
 8009e4e:	6023      	strmi	r3, [r4, #0]
 8009e50:	b11d      	cbz	r5, 8009e5a <_printf_i+0x19e>
 8009e52:	2310      	movs	r3, #16
 8009e54:	e7ac      	b.n	8009db0 <_printf_i+0xf4>
 8009e56:	4827      	ldr	r0, [pc, #156]	@ (8009ef4 <_printf_i+0x238>)
 8009e58:	e7e9      	b.n	8009e2e <_printf_i+0x172>
 8009e5a:	6823      	ldr	r3, [r4, #0]
 8009e5c:	f023 0320 	bic.w	r3, r3, #32
 8009e60:	6023      	str	r3, [r4, #0]
 8009e62:	e7f6      	b.n	8009e52 <_printf_i+0x196>
 8009e64:	4616      	mov	r6, r2
 8009e66:	e7bd      	b.n	8009de4 <_printf_i+0x128>
 8009e68:	6833      	ldr	r3, [r6, #0]
 8009e6a:	6825      	ldr	r5, [r4, #0]
 8009e6c:	6961      	ldr	r1, [r4, #20]
 8009e6e:	1d18      	adds	r0, r3, #4
 8009e70:	6030      	str	r0, [r6, #0]
 8009e72:	062e      	lsls	r6, r5, #24
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	d501      	bpl.n	8009e7c <_printf_i+0x1c0>
 8009e78:	6019      	str	r1, [r3, #0]
 8009e7a:	e002      	b.n	8009e82 <_printf_i+0x1c6>
 8009e7c:	0668      	lsls	r0, r5, #25
 8009e7e:	d5fb      	bpl.n	8009e78 <_printf_i+0x1bc>
 8009e80:	8019      	strh	r1, [r3, #0]
 8009e82:	2300      	movs	r3, #0
 8009e84:	6123      	str	r3, [r4, #16]
 8009e86:	4616      	mov	r6, r2
 8009e88:	e7bc      	b.n	8009e04 <_printf_i+0x148>
 8009e8a:	6833      	ldr	r3, [r6, #0]
 8009e8c:	1d1a      	adds	r2, r3, #4
 8009e8e:	6032      	str	r2, [r6, #0]
 8009e90:	681e      	ldr	r6, [r3, #0]
 8009e92:	6862      	ldr	r2, [r4, #4]
 8009e94:	2100      	movs	r1, #0
 8009e96:	4630      	mov	r0, r6
 8009e98:	f7f6 f9a2 	bl	80001e0 <memchr>
 8009e9c:	b108      	cbz	r0, 8009ea2 <_printf_i+0x1e6>
 8009e9e:	1b80      	subs	r0, r0, r6
 8009ea0:	6060      	str	r0, [r4, #4]
 8009ea2:	6863      	ldr	r3, [r4, #4]
 8009ea4:	6123      	str	r3, [r4, #16]
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009eac:	e7aa      	b.n	8009e04 <_printf_i+0x148>
 8009eae:	6923      	ldr	r3, [r4, #16]
 8009eb0:	4632      	mov	r2, r6
 8009eb2:	4649      	mov	r1, r9
 8009eb4:	4640      	mov	r0, r8
 8009eb6:	47d0      	blx	sl
 8009eb8:	3001      	adds	r0, #1
 8009eba:	d0ad      	beq.n	8009e18 <_printf_i+0x15c>
 8009ebc:	6823      	ldr	r3, [r4, #0]
 8009ebe:	079b      	lsls	r3, r3, #30
 8009ec0:	d413      	bmi.n	8009eea <_printf_i+0x22e>
 8009ec2:	68e0      	ldr	r0, [r4, #12]
 8009ec4:	9b03      	ldr	r3, [sp, #12]
 8009ec6:	4298      	cmp	r0, r3
 8009ec8:	bfb8      	it	lt
 8009eca:	4618      	movlt	r0, r3
 8009ecc:	e7a6      	b.n	8009e1c <_printf_i+0x160>
 8009ece:	2301      	movs	r3, #1
 8009ed0:	4632      	mov	r2, r6
 8009ed2:	4649      	mov	r1, r9
 8009ed4:	4640      	mov	r0, r8
 8009ed6:	47d0      	blx	sl
 8009ed8:	3001      	adds	r0, #1
 8009eda:	d09d      	beq.n	8009e18 <_printf_i+0x15c>
 8009edc:	3501      	adds	r5, #1
 8009ede:	68e3      	ldr	r3, [r4, #12]
 8009ee0:	9903      	ldr	r1, [sp, #12]
 8009ee2:	1a5b      	subs	r3, r3, r1
 8009ee4:	42ab      	cmp	r3, r5
 8009ee6:	dcf2      	bgt.n	8009ece <_printf_i+0x212>
 8009ee8:	e7eb      	b.n	8009ec2 <_printf_i+0x206>
 8009eea:	2500      	movs	r5, #0
 8009eec:	f104 0619 	add.w	r6, r4, #25
 8009ef0:	e7f5      	b.n	8009ede <_printf_i+0x222>
 8009ef2:	bf00      	nop
 8009ef4:	08018649 	.word	0x08018649
 8009ef8:	0801865a 	.word	0x0801865a

08009efc <memmove>:
 8009efc:	4288      	cmp	r0, r1
 8009efe:	b510      	push	{r4, lr}
 8009f00:	eb01 0402 	add.w	r4, r1, r2
 8009f04:	d902      	bls.n	8009f0c <memmove+0x10>
 8009f06:	4284      	cmp	r4, r0
 8009f08:	4623      	mov	r3, r4
 8009f0a:	d807      	bhi.n	8009f1c <memmove+0x20>
 8009f0c:	1e43      	subs	r3, r0, #1
 8009f0e:	42a1      	cmp	r1, r4
 8009f10:	d008      	beq.n	8009f24 <memmove+0x28>
 8009f12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f1a:	e7f8      	b.n	8009f0e <memmove+0x12>
 8009f1c:	4402      	add	r2, r0
 8009f1e:	4601      	mov	r1, r0
 8009f20:	428a      	cmp	r2, r1
 8009f22:	d100      	bne.n	8009f26 <memmove+0x2a>
 8009f24:	bd10      	pop	{r4, pc}
 8009f26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009f2e:	e7f7      	b.n	8009f20 <memmove+0x24>

08009f30 <_sbrk_r>:
 8009f30:	b538      	push	{r3, r4, r5, lr}
 8009f32:	4d06      	ldr	r5, [pc, #24]	@ (8009f4c <_sbrk_r+0x1c>)
 8009f34:	2300      	movs	r3, #0
 8009f36:	4604      	mov	r4, r0
 8009f38:	4608      	mov	r0, r1
 8009f3a:	602b      	str	r3, [r5, #0]
 8009f3c:	f7f9 f8f8 	bl	8003130 <_sbrk>
 8009f40:	1c43      	adds	r3, r0, #1
 8009f42:	d102      	bne.n	8009f4a <_sbrk_r+0x1a>
 8009f44:	682b      	ldr	r3, [r5, #0]
 8009f46:	b103      	cbz	r3, 8009f4a <_sbrk_r+0x1a>
 8009f48:	6023      	str	r3, [r4, #0]
 8009f4a:	bd38      	pop	{r3, r4, r5, pc}
 8009f4c:	200056d4 	.word	0x200056d4

08009f50 <memcpy>:
 8009f50:	440a      	add	r2, r1
 8009f52:	4291      	cmp	r1, r2
 8009f54:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f58:	d100      	bne.n	8009f5c <memcpy+0xc>
 8009f5a:	4770      	bx	lr
 8009f5c:	b510      	push	{r4, lr}
 8009f5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f66:	4291      	cmp	r1, r2
 8009f68:	d1f9      	bne.n	8009f5e <memcpy+0xe>
 8009f6a:	bd10      	pop	{r4, pc}

08009f6c <_realloc_r>:
 8009f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f70:	4680      	mov	r8, r0
 8009f72:	4615      	mov	r5, r2
 8009f74:	460c      	mov	r4, r1
 8009f76:	b921      	cbnz	r1, 8009f82 <_realloc_r+0x16>
 8009f78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f7c:	4611      	mov	r1, r2
 8009f7e:	f7ff bc4b 	b.w	8009818 <_malloc_r>
 8009f82:	b92a      	cbnz	r2, 8009f90 <_realloc_r+0x24>
 8009f84:	f7ff fbdc 	bl	8009740 <_free_r>
 8009f88:	2400      	movs	r4, #0
 8009f8a:	4620      	mov	r0, r4
 8009f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f90:	f000 f81a 	bl	8009fc8 <_malloc_usable_size_r>
 8009f94:	4285      	cmp	r5, r0
 8009f96:	4606      	mov	r6, r0
 8009f98:	d802      	bhi.n	8009fa0 <_realloc_r+0x34>
 8009f9a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009f9e:	d8f4      	bhi.n	8009f8a <_realloc_r+0x1e>
 8009fa0:	4629      	mov	r1, r5
 8009fa2:	4640      	mov	r0, r8
 8009fa4:	f7ff fc38 	bl	8009818 <_malloc_r>
 8009fa8:	4607      	mov	r7, r0
 8009faa:	2800      	cmp	r0, #0
 8009fac:	d0ec      	beq.n	8009f88 <_realloc_r+0x1c>
 8009fae:	42b5      	cmp	r5, r6
 8009fb0:	462a      	mov	r2, r5
 8009fb2:	4621      	mov	r1, r4
 8009fb4:	bf28      	it	cs
 8009fb6:	4632      	movcs	r2, r6
 8009fb8:	f7ff ffca 	bl	8009f50 <memcpy>
 8009fbc:	4621      	mov	r1, r4
 8009fbe:	4640      	mov	r0, r8
 8009fc0:	f7ff fbbe 	bl	8009740 <_free_r>
 8009fc4:	463c      	mov	r4, r7
 8009fc6:	e7e0      	b.n	8009f8a <_realloc_r+0x1e>

08009fc8 <_malloc_usable_size_r>:
 8009fc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fcc:	1f18      	subs	r0, r3, #4
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	bfbc      	itt	lt
 8009fd2:	580b      	ldrlt	r3, [r1, r0]
 8009fd4:	18c0      	addlt	r0, r0, r3
 8009fd6:	4770      	bx	lr

08009fd8 <_init>:
 8009fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fda:	bf00      	nop
 8009fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fde:	bc08      	pop	{r3}
 8009fe0:	469e      	mov	lr, r3
 8009fe2:	4770      	bx	lr

08009fe4 <_fini>:
 8009fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fe6:	bf00      	nop
 8009fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fea:	bc08      	pop	{r3}
 8009fec:	469e      	mov	lr, r3
 8009fee:	4770      	bx	lr
