// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_matmul_HH_
#define _dut_matmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_fadd_32ns_32ns_32_5_full_dsp.h"
#include "dut_fmul_32ns_32ns_32_4_max_dsp.h"
#include "dut_matmul_A.h"

namespace ap_rtl {

struct dut_matmul : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > strm_in_V_dout;
    sc_in< sc_logic > strm_in_V_empty_n;
    sc_out< sc_logic > strm_in_V_read;
    sc_out< sc_lv<32> > strm_out_V_din;
    sc_in< sc_logic > strm_out_V_full_n;
    sc_out< sc_logic > strm_out_V_write;


    // Module declarations
    dut_matmul(sc_module_name name);
    SC_HAS_PROCESS(dut_matmul);

    ~dut_matmul();

    sc_trace_file* mVcdFile;

    dut_matmul_A* A_U;
    dut_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* dut_fadd_32ns_32ns_32_5_full_dsp_U6;
    dut_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* dut_fmul_32ns_32ns_32_4_max_dsp_U7;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_24;
    sc_signal< sc_logic > strm_in_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg2_fsm_3;
    sc_signal< bool > ap_sig_43;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_360;
    sc_signal< sc_lv<1> > tmp_mid2_reg_408;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg3_fsm_4;
    sc_signal< bool > ap_sig_65;
    sc_signal< sc_lv<1> > tmp_2_reg_412;
    sc_signal< sc_logic > strm_out_V_blk_n;
    sc_signal< sc_lv<1> > tmp_6_reg_421;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_6_reg_421_pp0_iter1;
    sc_signal< sc_lv<26> > indvar_flatten1_reg_124;
    sc_signal< sc_lv<17> > indvar_flatten_reg_135;
    sc_signal< sc_lv<10> > j_reg_146;
    sc_signal< sc_lv<7> > k_reg_157;
    sc_signal< sc_lv<32> > reg_177;
    sc_signal< bool > ap_sig_98;
    sc_signal< bool > ap_sig_102;
    sc_signal< sc_lv<32> > A_q0;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg4_fsm_5;
    sc_signal< bool > ap_sig_117;
    sc_signal< sc_lv<32> > grp_fu_172_p2;
    sc_signal< sc_lv<32> > reg_187;
    sc_signal< bool > ap_sig_127;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_197_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_145;
    sc_signal< sc_lv<26> > indvar_flatten_next1_fu_203_p2;
    sc_signal< sc_lv<26> > indvar_flatten_next1_reg_364;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_209_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_369;
    sc_signal< sc_lv<1> > tmp20_fu_223_p2;
    sc_signal< sc_lv<1> > tmp20_reg_374;
    sc_signal< sc_lv<1> > exitcond_mid_fu_241_p2;
    sc_signal< sc_lv<1> > exitcond_mid_reg_379;
    sc_signal< sc_lv<7> > k_mid2_fu_259_p3;
    sc_signal< sc_lv<7> > k_mid2_reg_384;
    sc_signal< sc_lv<1> > tmp_mid1_fu_267_p2;
    sc_signal< sc_lv<1> > tmp_mid1_reg_393;
    sc_signal< sc_lv<10> > j_mid2_fu_273_p3;
    sc_signal< sc_lv<10> > j_mid2_reg_398;
    sc_signal< sc_lv<17> > indvar_flatten_next_fu_287_p3;
    sc_signal< sc_lv<17> > indvar_flatten_next_reg_403;
    sc_signal< sc_lv<1> > tmp_mid2_fu_299_p3;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg1_fsm_2;
    sc_signal< bool > ap_sig_176;
    sc_signal< sc_lv<1> > tmp_2_fu_309_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_2_reg_412_pp0_iter1;
    sc_signal< sc_lv<1> > tmp_6_fu_318_p2;
    sc_signal< sc_lv<7> > k_1_fu_323_p2;
    sc_signal< sc_lv<7> > k_1_reg_425;
    sc_signal< sc_lv<7> > A_address0;
    sc_signal< sc_logic > A_ce0;
    sc_signal< sc_logic > A_we0;
    sc_signal< sc_lv<26> > indvar_flatten1_phi_fu_128_p4;
    sc_signal< sc_lv<17> > indvar_flatten_phi_fu_139_p4;
    sc_signal< sc_lv<10> > j_phi_fu_150_p4;
    sc_signal< sc_lv<7> > k_phi_fu_161_p4;
    sc_signal< sc_lv<64> > tmp_s_fu_305_p1;
    sc_signal< sc_lv<64> > tmp_3_fu_314_p1;
    sc_signal< sc_lv<32> > tmp_fu_76;
    sc_signal< sc_lv<32> > grp_fu_168_p2;
    sc_signal< sc_lv<1> > exitcond_fu_235_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_229_p2;
    sc_signal< sc_lv<10> > j_mid_fu_215_p3;
    sc_signal< sc_lv<1> > tmp_7_fu_253_p2;
    sc_signal< sc_lv<10> > j_1_fu_247_p2;
    sc_signal< sc_lv<17> > indvar_flatten_op_fu_281_p2;
    sc_signal< sc_lv<1> > tmp_mid_fu_295_p2;
    sc_signal< sc_logic > grp_fu_168_ce;
    sc_signal< sc_logic > grp_fu_172_ce;
    sc_signal< sc_logic > ap_sig_cseq_ST_st16_fsm_6;
    sc_signal< bool > ap_sig_365;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_sig_400;
    sc_signal< bool > ap_sig_402;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_st1_fsm_0;
    static const sc_lv<7> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<7> ap_ST_pp0_stg1_fsm_2;
    static const sc_lv<7> ap_ST_pp0_stg2_fsm_3;
    static const sc_lv<7> ap_ST_pp0_stg3_fsm_4;
    static const sc_lv<7> ap_ST_pp0_stg4_fsm_5;
    static const sc_lv<7> ap_ST_st16_fsm_6;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<26> ap_const_lv26_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<26> ap_const_lv26_3A9E400;
    static const sc_lv<26> ap_const_lv26_1;
    static const sc_lv<17> ap_const_lv17_13240;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<7> ap_const_lv7_63;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_A_we0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_102();
    void thread_ap_sig_117();
    void thread_ap_sig_127();
    void thread_ap_sig_145();
    void thread_ap_sig_176();
    void thread_ap_sig_24();
    void thread_ap_sig_365();
    void thread_ap_sig_400();
    void thread_ap_sig_402();
    void thread_ap_sig_43();
    void thread_ap_sig_65();
    void thread_ap_sig_98();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_pp0_stg1_fsm_2();
    void thread_ap_sig_cseq_ST_pp0_stg2_fsm_3();
    void thread_ap_sig_cseq_ST_pp0_stg3_fsm_4();
    void thread_ap_sig_cseq_ST_pp0_stg4_fsm_5();
    void thread_ap_sig_cseq_ST_st16_fsm_6();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_exitcond_flatten1_fu_197_p2();
    void thread_exitcond_flatten_fu_209_p2();
    void thread_exitcond_fu_235_p2();
    void thread_exitcond_mid_fu_241_p2();
    void thread_grp_fu_168_ce();
    void thread_grp_fu_172_ce();
    void thread_indvar_flatten1_phi_fu_128_p4();
    void thread_indvar_flatten_next1_fu_203_p2();
    void thread_indvar_flatten_next_fu_287_p3();
    void thread_indvar_flatten_op_fu_281_p2();
    void thread_indvar_flatten_phi_fu_139_p4();
    void thread_j_1_fu_247_p2();
    void thread_j_mid2_fu_273_p3();
    void thread_j_mid_fu_215_p3();
    void thread_j_phi_fu_150_p4();
    void thread_k_1_fu_323_p2();
    void thread_k_mid2_fu_259_p3();
    void thread_k_phi_fu_161_p4();
    void thread_not_exitcond_flatten_fu_229_p2();
    void thread_strm_in_V_blk_n();
    void thread_strm_in_V_read();
    void thread_strm_out_V_blk_n();
    void thread_strm_out_V_din();
    void thread_strm_out_V_write();
    void thread_tmp20_fu_223_p2();
    void thread_tmp_2_fu_309_p2();
    void thread_tmp_3_fu_314_p1();
    void thread_tmp_6_fu_318_p2();
    void thread_tmp_7_fu_253_p2();
    void thread_tmp_mid1_fu_267_p2();
    void thread_tmp_mid2_fu_299_p3();
    void thread_tmp_mid_fu_295_p2();
    void thread_tmp_s_fu_305_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
