
ThrusterDynamometer_F7_STM32CubeIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00021584  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c2c  08021784  08021784  00031784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080243b0  080243b0  00040378  2**0
                  CONTENTS
  4 .ARM          00000008  080243b0  080243b0  000343b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080243b8  080243b8  00040378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080243b8  080243b8  000343b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080243bc  080243bc  000343bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000378  20000000  080243c0  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000177d0  20000378  08024738  00040378  2**2
                  ALLOC
 10 ._user_heap_stack 00006000  20017b48  08024738  00047b48  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00040378  2**0
                  CONTENTS, READONLY
 12 .debug_info   00059c89  00000000  00000000  000403a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000a6cb  00000000  00000000  0009a02f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002fe8  00000000  00000000  000a4700  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002c60  00000000  00000000  000a76e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003f0a0  00000000  00000000  000aa348  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0003f0a7  00000000  00000000  000e93e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0012e39c  00000000  00000000  0012848f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0025682b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cfc8  00000000  00000000  002568a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000378 	.word	0x20000378
 800021c:	00000000 	.word	0x00000000
 8000220:	0802176c 	.word	0x0802176c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000037c 	.word	0x2000037c
 800023c:	0802176c 	.word	0x0802176c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <vTaskSendData>:


/*
 * task do wysylania danych z czujnikow
 */
void vTaskSendData(void *p){
 80005f0:	b590      	push	{r4, r7, lr}
 80005f2:	b0af      	sub	sp, #188	; 0xbc
 80005f4:	af04      	add	r7, sp, #16
 80005f6:	6078      	str	r0, [r7, #4]

	char frame[150];
	uint16_t frame_length = 0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
	uint32_t ulNotifiedValue = 0x0;
 80005fe:	2300      	movs	r3, #0
 8000600:	60fb      	str	r3, [r7, #12]
	start_ms = 0;
 8000602:	4b53      	ldr	r3, [pc, #332]	; (8000750 <vTaskSendData+0x160>)
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
	pausa_time = 0;
 8000608:	4b52      	ldr	r3, [pc, #328]	; (8000754 <vTaskSendData+0x164>)
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]

	if(xSemaphoreTake(xMutexSensValue, portMAX_DELAY) == 1){
 800060e:	4b52      	ldr	r3, [pc, #328]	; (8000758 <vTaskSendData+0x168>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f04f 31ff 	mov.w	r1, #4294967295
 8000616:	4618      	mov	r0, r3
 8000618:	f00e fa9a 	bl	800eb50 <xQueueSemaphoreTake>
 800061c:	4603      	mov	r3, r0
 800061e:	2b01      	cmp	r3, #1
 8000620:	d11a      	bne.n	8000658 <vTaskSendData+0x68>

		empty_table(sens_value.vibro_value, VIBRO_TABLE_LEN);
 8000622:	210a      	movs	r1, #10
 8000624:	484d      	ldr	r0, [pc, #308]	; (800075c <vTaskSendData+0x16c>)
 8000626:	f000 fe40 	bl	80012aa <empty_table>
		empty_table(sens_value.hal_value, HAL_TABLE_LEN);
 800062a:	210a      	movs	r1, #10
 800062c:	484c      	ldr	r0, [pc, #304]	; (8000760 <vTaskSendData+0x170>)
 800062e:	f000 fe3c 	bl	80012aa <empty_table>
		sens_value.shunt_value = 0;
 8000632:	4b4c      	ldr	r3, [pc, #304]	; (8000764 <vTaskSendData+0x174>)
 8000634:	2200      	movs	r2, #0
 8000636:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
		sens_value.tenso_value = 0;
 800063a:	4b4a      	ldr	r3, [pc, #296]	; (8000764 <vTaskSendData+0x174>)
 800063c:	2200      	movs	r2, #0
 800063e:	869a      	strh	r2, [r3, #52]	; 0x34
		strncpy(sens_value.temp, "", sizeof(sens_value.temp));
 8000640:	2233      	movs	r2, #51	; 0x33
 8000642:	4949      	ldr	r1, [pc, #292]	; (8000768 <vTaskSendData+0x178>)
 8000644:	4847      	ldr	r0, [pc, #284]	; (8000764 <vTaskSendData+0x174>)
 8000646:	f01f fc59 	bl	801fefc <strncpy>

		xSemaphoreGive(xMutexSensValue);
 800064a:	4b43      	ldr	r3, [pc, #268]	; (8000758 <vTaskSendData+0x168>)
 800064c:	6818      	ldr	r0, [r3, #0]
 800064e:	2300      	movs	r3, #0
 8000650:	2200      	movs	r2, #0
 8000652:	2100      	movs	r1, #0
 8000654:	f00d fee2 	bl	800e41c <xQueueGenericSend>
	}

	reset_time = 1;
 8000658:	4b44      	ldr	r3, [pc, #272]	; (800076c <vTaskSendData+0x17c>)
 800065a:	2201      	movs	r2, #1
 800065c:	701a      	strb	r2, [r3, #0]


	while(1){

		if( xTaskNotifyWait( 0xFFFFFFFF, 0, &ulNotifiedValue, portMAX_DELAY) == pdTRUE ){
 800065e:	f107 020c 	add.w	r2, r7, #12
 8000662:	f04f 33ff 	mov.w	r3, #4294967295
 8000666:	2100      	movs	r1, #0
 8000668:	f04f 30ff 	mov.w	r0, #4294967295
 800066c:	f010 f830 	bl	80106d0 <xTaskNotifyWait>
 8000670:	4603      	mov	r3, r0
 8000672:	2b01      	cmp	r3, #1
 8000674:	d1f3      	bne.n	800065e <vTaskSendData+0x6e>

			if(xSemaphoreTake(xMutexSensValue, portMAX_DELAY) == 1){
 8000676:	4b38      	ldr	r3, [pc, #224]	; (8000758 <vTaskSendData+0x168>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f04f 31ff 	mov.w	r1, #4294967295
 800067e:	4618      	mov	r0, r3
 8000680:	f00e fa66 	bl	800eb50 <xQueueSemaphoreTake>
 8000684:	4603      	mov	r3, r0
 8000686:	2b01      	cmp	r3, #1
 8000688:	d1e9      	bne.n	800065e <vTaskSendData+0x6e>

				memset(frame, '\0', sizeof(frame));
 800068a:	f107 0310 	add.w	r3, r7, #16
 800068e:	2296      	movs	r2, #150	; 0x96
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f01f fab4 	bl	801fc00 <memset>

				if (reset_time == 1){
 8000698:	4b34      	ldr	r3, [pc, #208]	; (800076c <vTaskSendData+0x17c>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2b01      	cmp	r3, #1
 800069e:	d108      	bne.n	80006b2 <vTaskSendData+0xc2>
					start_ms = HAL_GetTick();
 80006a0:	f002 fc7e 	bl	8002fa0 <HAL_GetTick>
 80006a4:	4602      	mov	r2, r0
 80006a6:	4b2a      	ldr	r3, [pc, #168]	; (8000750 <vTaskSendData+0x160>)
 80006a8:	601a      	str	r2, [r3, #0]
					reset_time = 0;
 80006aa:	4b30      	ldr	r3, [pc, #192]	; (800076c <vTaskSendData+0x17c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
 80006b0:	e00e      	b.n	80006d0 <vTaskSendData+0xe0>
				}else if( pausa_time > 0) {
 80006b2:	4b28      	ldr	r3, [pc, #160]	; (8000754 <vTaskSendData+0x164>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d00a      	beq.n	80006d0 <vTaskSendData+0xe0>
						start_ms = HAL_GetTick() - pausa_time;
 80006ba:	f002 fc71 	bl	8002fa0 <HAL_GetTick>
 80006be:	4602      	mov	r2, r0
 80006c0:	4b24      	ldr	r3, [pc, #144]	; (8000754 <vTaskSendData+0x164>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	1ad3      	subs	r3, r2, r3
 80006c6:	4a22      	ldr	r2, [pc, #136]	; (8000750 <vTaskSendData+0x160>)
 80006c8:	6013      	str	r3, [r2, #0]
						pausa_time = 0;
 80006ca:	4b22      	ldr	r3, [pc, #136]	; (8000754 <vTaskSendData+0x164>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
				}


			    make_framev2(frame, get_time(start_ms), sens_value.temp,
 80006d0:	4b1f      	ldr	r3, [pc, #124]	; (8000750 <vTaskSendData+0x160>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f000 fd79 	bl	80011cc <get_time>
 80006da:	4601      	mov	r1, r0
			    		(int*)sens_value.vibro_value,
						sens_value.shunt_value,
 80006dc:	4b21      	ldr	r3, [pc, #132]	; (8000764 <vTaskSendData+0x174>)
 80006de:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
			    make_framev2(frame, get_time(start_ms), sens_value.temp,
 80006e2:	461a      	mov	r2, r3
						(int*)sens_value.hal_value,
						sens_value.tenso_value);
 80006e4:	4b1f      	ldr	r3, [pc, #124]	; (8000764 <vTaskSendData+0x174>)
 80006e6:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
			    make_framev2(frame, get_time(start_ms), sens_value.temp,
 80006e8:	f107 0010 	add.w	r0, r7, #16
 80006ec:	9302      	str	r3, [sp, #8]
 80006ee:	4b1c      	ldr	r3, [pc, #112]	; (8000760 <vTaskSendData+0x170>)
 80006f0:	9301      	str	r3, [sp, #4]
 80006f2:	9200      	str	r2, [sp, #0]
 80006f4:	4b19      	ldr	r3, [pc, #100]	; (800075c <vTaskSendData+0x16c>)
 80006f6:	4a1b      	ldr	r2, [pc, #108]	; (8000764 <vTaskSendData+0x174>)
 80006f8:	f000 fee0 	bl	80014bc <make_framev2>



				if (accept_err == ERR_OK) {
 80006fc:	4b1c      	ldr	r3, [pc, #112]	; (8000770 <vTaskSendData+0x180>)
 80006fe:	f993 3000 	ldrsb.w	r3, [r3]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d10f      	bne.n	8000726 <vTaskSendData+0x136>

					netconn_write(newconn, (const unsigned char* )frame, strlen(frame), NETCONN_COPY);
 8000706:	4b1b      	ldr	r3, [pc, #108]	; (8000774 <vTaskSendData+0x184>)
 8000708:	681c      	ldr	r4, [r3, #0]
 800070a:	f107 0310 	add.w	r3, r7, #16
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff fd96 	bl	8000240 <strlen>
 8000714:	4602      	mov	r2, r0
 8000716:	f107 0110 	add.w	r1, r7, #16
 800071a:	2300      	movs	r3, #0
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2301      	movs	r3, #1
 8000720:	4620      	mov	r0, r4
 8000722:	f011 f983 	bl	8011a2c <netconn_write_partly>

				}

				empty_table(sens_value.vibro_value, VIBRO_TABLE_LEN);
 8000726:	210a      	movs	r1, #10
 8000728:	480c      	ldr	r0, [pc, #48]	; (800075c <vTaskSendData+0x16c>)
 800072a:	f000 fdbe 	bl	80012aa <empty_table>
				empty_table(sens_value.hal_value, HAL_TABLE_LEN);
 800072e:	210a      	movs	r1, #10
 8000730:	480b      	ldr	r0, [pc, #44]	; (8000760 <vTaskSendData+0x170>)
 8000732:	f000 fdba 	bl	80012aa <empty_table>
				sens_value.shunt_value = 0;
 8000736:	4b0b      	ldr	r3, [pc, #44]	; (8000764 <vTaskSendData+0x174>)
 8000738:	2200      	movs	r2, #0
 800073a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

				xSemaphoreGive(xMutexSensValue);
 800073e:	4b06      	ldr	r3, [pc, #24]	; (8000758 <vTaskSendData+0x168>)
 8000740:	6818      	ldr	r0, [r3, #0]
 8000742:	2300      	movs	r3, #0
 8000744:	2200      	movs	r2, #0
 8000746:	2100      	movs	r1, #0
 8000748:	f00d fe68 	bl	800e41c <xQueueGenericSend>
		if( xTaskNotifyWait( 0xFFFFFFFF, 0, &ulNotifiedValue, portMAX_DELAY) == pdTRUE ){
 800074c:	e787      	b.n	800065e <vTaskSendData+0x6e>
 800074e:	bf00      	nop
 8000750:	200003c4 	.word	0x200003c4
 8000754:	200003c0 	.word	0x200003c0
 8000758:	2000f234 	.word	0x2000f234
 800075c:	2000f372 	.word	0x2000f372
 8000760:	2000f388 	.word	0x2000f388
 8000764:	2000f33c 	.word	0x2000f33c
 8000768:	08021784 	.word	0x08021784
 800076c:	2000f3dd 	.word	0x2000f3dd
 8000770:	2000f45c 	.word	0x2000f45c
 8000774:	2000f458 	.word	0x2000f458

08000778 <vTaskReceivedData>:
}

/*
 * Przetworzenie odbebranych danych i wlaczenie odpowiedniej funkcji
 */
void vTaskReceivedData(void *p){
 8000778:	b590      	push	{r4, r7, lr}
 800077a:	b089      	sub	sp, #36	; 0x24
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
	struct netbuf* buffer;
	void* data;
	u16_t len;
	err_t recv_err;

	vTaskSuspend(NULL);
 8000780:	2000      	movs	r0, #0
 8000782:	f00f f80b 	bl	800f79c <vTaskSuspend>
	while(1){



			//Obsluga polaczenia
			if (accept_err == ERR_OK) {
 8000786:	4bb9      	ldr	r3, [pc, #740]	; (8000a6c <vTaskReceivedData+0x2f4>)
 8000788:	f993 3000 	ldrsb.w	r3, [r3]
 800078c:	2b00      	cmp	r3, #0
 800078e:	f040 8161 	bne.w	8000a54 <vTaskReceivedData+0x2dc>

				while ((recv_err = netconn_recv(newconn, &buffer)) == ERR_OK) {
 8000792:	e146      	b.n	8000a22 <vTaskReceivedData+0x2aa>

					do {

						netbuf_data(buffer, &data, &len);
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	f107 020e 	add.w	r2, r7, #14
 800079a:	f107 0110 	add.w	r1, r7, #16
 800079e:	4618      	mov	r0, r3
 80007a0:	f012 fe48 	bl	8013434 <netbuf_data>

					} while (netbuf_next(buffer) >= 0);
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	4618      	mov	r0, r3
 80007a8:	f012 fe8e 	bl	80134c8 <netbuf_next>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	daf0      	bge.n	8000794 <vTaskReceivedData+0x1c>

					netbuf_delete(buffer);
 80007b2:	697b      	ldr	r3, [r7, #20]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f012 fe1d 	bl	80133f4 <netbuf_delete>

					command_mode = (CMD_MODE_t*) pvPortMalloc(sizeof(CMD_MODE_t));
 80007ba:	2005      	movs	r0, #5
 80007bc:	f010 fc6e 	bl	801109c <pvPortMalloc>
 80007c0:	61b8      	str	r0, [r7, #24]
					extract_arg(command_mode, data);
 80007c2:	693b      	ldr	r3, [r7, #16]
 80007c4:	4619      	mov	r1, r3
 80007c6:	69b8      	ldr	r0, [r7, #24]
 80007c8:	f000 fbda 	bl	8000f80 <extract_arg>

					uart_print(data);
 80007cc:	693b      	ldr	r3, [r7, #16]
 80007ce:	4618      	mov	r0, r3
 80007d0:	f000 fcda 	bl	8001188 <uart_print>

				switch (command_mode->num) {
 80007d4:	69bb      	ldr	r3, [r7, #24]
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	2b0b      	cmp	r3, #11
 80007da:	f200 8116 	bhi.w	8000a0a <vTaskReceivedData+0x292>
 80007de:	a201      	add	r2, pc, #4	; (adr r2, 80007e4 <vTaskReceivedData+0x6c>)
 80007e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007e4:	08000831 	.word	0x08000831
 80007e8:	08000815 	.word	0x08000815
 80007ec:	080008af 	.word	0x080008af
 80007f0:	080008bb 	.word	0x080008bb
 80007f4:	080008c3 	.word	0x080008c3
 80007f8:	08000925 	.word	0x08000925
 80007fc:	080008db 	.word	0x080008db
 8000800:	08000965 	.word	0x08000965
 8000804:	080009a5 	.word	0x080009a5
 8000808:	080009b9 	.word	0x080009b9
 800080c:	080009c3 	.word	0x080009c3
 8000810:	080009ed 	.word	0x080009ed

				case START_COMMAND: {

					HAL_ADC_Start_DMA(&hadc1, adcValue, 3);
 8000814:	2203      	movs	r2, #3
 8000816:	4996      	ldr	r1, [pc, #600]	; (8000a70 <vTaskReceivedData+0x2f8>)
 8000818:	4896      	ldr	r0, [pc, #600]	; (8000a74 <vTaskReceivedData+0x2fc>)
 800081a:	f002 fd75 	bl	8003308 <HAL_ADC_Start_DMA>

					HAL_TIM_Base_Start_IT(&htim11); // send
 800081e:	4896      	ldr	r0, [pc, #600]	; (8000a78 <vTaskReceivedData+0x300>)
 8000820:	f007 fc5a 	bl	80080d8 <HAL_TIM_Base_Start_IT>
	//				HAL_TIM_Base_Start_IT(&htim9); // tenso

					HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 8000824:	2201      	movs	r2, #1
 8000826:	2180      	movs	r1, #128	; 0x80
 8000828:	4894      	ldr	r0, [pc, #592]	; (8000a7c <vTaskReceivedData+0x304>)
 800082a:	f005 f81b 	bl	8005864 <HAL_GPIO_WritePin>

					//pwm
	//				duty = DUTY_MIN;
	//				HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_1, &duty, 1);

					break;
 800082e:	e0f5      	b.n	8000a1c <vTaskReceivedData+0x2a4>
				}
				case STOP_COMMAND: {

					HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 8000830:	2200      	movs	r2, #0
 8000832:	2180      	movs	r1, #128	; 0x80
 8000834:	4891      	ldr	r0, [pc, #580]	; (8000a7c <vTaskReceivedData+0x304>)
 8000836:	f005 f815 	bl	8005864 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000840:	488e      	ldr	r0, [pc, #568]	; (8000a7c <vTaskReceivedData+0x304>)
 8000842:	f005 f80f 	bl	8005864 <HAL_GPIO_WritePin>


					HAL_ADC_Stop_DMA(&hadc1);
 8000846:	488b      	ldr	r0, [pc, #556]	; (8000a74 <vTaskReceivedData+0x2fc>)
 8000848:	f002 fe4c 	bl	80034e4 <HAL_ADC_Stop_DMA>

	//				HAL_TIM_Base_Stop_IT(&htim9);
					reset_time = 1; HAL_TIM_Base_Stop_IT(&htim11);
 800084c:	4b8c      	ldr	r3, [pc, #560]	; (8000a80 <vTaskReceivedData+0x308>)
 800084e:	2201      	movs	r2, #1
 8000850:	701a      	strb	r2, [r3, #0]
 8000852:	4889      	ldr	r0, [pc, #548]	; (8000a78 <vTaskReceivedData+0x300>)
 8000854:	f007 fc6a 	bl	800812c <HAL_TIM_Base_Stop_IT>

					HAL_TIM_PWM_Stop_DMA(&htim8, TIM_CHANNEL_1);
 8000858:	2100      	movs	r1, #0
 800085a:	488a      	ldr	r0, [pc, #552]	; (8000a84 <vTaskReceivedData+0x30c>)
 800085c:	f007 fdde 	bl	800841c <HAL_TIM_PWM_Stop_DMA>

					if(xSemaphoreTake(xMutexSensValue, portMAX_DELAY) == 1){
 8000860:	4b89      	ldr	r3, [pc, #548]	; (8000a88 <vTaskReceivedData+0x310>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f04f 31ff 	mov.w	r1, #4294967295
 8000868:	4618      	mov	r0, r3
 800086a:	f00e f971 	bl	800eb50 <xQueueSemaphoreTake>
 800086e:	4603      	mov	r3, r0
 8000870:	2b01      	cmp	r3, #1
 8000872:	f040 80cc 	bne.w	8000a0e <vTaskReceivedData+0x296>

						empty_table(sens_value.vibro_value, VIBRO_TABLE_LEN);
 8000876:	210a      	movs	r1, #10
 8000878:	4884      	ldr	r0, [pc, #528]	; (8000a8c <vTaskReceivedData+0x314>)
 800087a:	f000 fd16 	bl	80012aa <empty_table>
						empty_table(sens_value.hal_value, HAL_TABLE_LEN);
 800087e:	210a      	movs	r1, #10
 8000880:	4883      	ldr	r0, [pc, #524]	; (8000a90 <vTaskReceivedData+0x318>)
 8000882:	f000 fd12 	bl	80012aa <empty_table>
						sens_value.shunt_value = 0;
 8000886:	4b83      	ldr	r3, [pc, #524]	; (8000a94 <vTaskReceivedData+0x31c>)
 8000888:	2200      	movs	r2, #0
 800088a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
						sens_value.tenso_value = 0;
 800088e:	4b81      	ldr	r3, [pc, #516]	; (8000a94 <vTaskReceivedData+0x31c>)
 8000890:	2200      	movs	r2, #0
 8000892:	869a      	strh	r2, [r3, #52]	; 0x34
						strncpy(sens_value.temp, "", sizeof(sens_value.temp));
 8000894:	2233      	movs	r2, #51	; 0x33
 8000896:	4980      	ldr	r1, [pc, #512]	; (8000a98 <vTaskReceivedData+0x320>)
 8000898:	487e      	ldr	r0, [pc, #504]	; (8000a94 <vTaskReceivedData+0x31c>)
 800089a:	f01f fb2f 	bl	801fefc <strncpy>

						xSemaphoreGive(xMutexSensValue);
 800089e:	4b7a      	ldr	r3, [pc, #488]	; (8000a88 <vTaskReceivedData+0x310>)
 80008a0:	6818      	ldr	r0, [r3, #0]
 80008a2:	2300      	movs	r3, #0
 80008a4:	2200      	movs	r2, #0
 80008a6:	2100      	movs	r1, #0
 80008a8:	f00d fdb8 	bl	800e41c <xQueueGenericSend>
					}

					break;
 80008ac:	e0af      	b.n	8000a0e <vTaskReceivedData+0x296>
				}
				case CHANGE_DUTY_COMMAND: {
					duty = command_mode->arg;
 80008ae:	69bb      	ldr	r3, [r7, #24]
 80008b0:	785b      	ldrb	r3, [r3, #1]
 80008b2:	b29a      	uxth	r2, r3
 80008b4:	4b79      	ldr	r3, [pc, #484]	; (8000a9c <vTaskReceivedData+0x324>)
 80008b6:	801a      	strh	r2, [r3, #0]
					break;
 80008b8:	e0b0      	b.n	8000a1c <vTaskReceivedData+0x2a4>
				}
				case TENSO_OFFSET_COMMAND: {
					HX711_Tare(10);
 80008ba:	200a      	movs	r0, #10
 80008bc:	f002 fad8 	bl	8002e70 <HX711_Tare>
					break;
 80008c0:	e0ac      	b.n	8000a1c <vTaskReceivedData+0x2a4>
				}
				case TENSO_CALIBRATION_COMMAND: {
					HX711_Calibration(command_mode->arg, HX711_Average_Value(10));
 80008c2:	69bb      	ldr	r3, [r7, #24]
 80008c4:	785b      	ldrb	r3, [r3, #1]
 80008c6:	461c      	mov	r4, r3
 80008c8:	200a      	movs	r0, #10
 80008ca:	f002 fa5f 	bl	8002d8c <HX711_Average_Value>
 80008ce:	4603      	mov	r3, r0
 80008d0:	4619      	mov	r1, r3
 80008d2:	4620      	mov	r0, r4
 80008d4:	f002 fae0 	bl	8002e98 <HX711_Calibration>
					break;
 80008d8:	e0a0      	b.n	8000a1c <vTaskReceivedData+0x2a4>
				}
				case SHORT_TEST_COMMAND: {

					if(xSemaphoreTake(xMutexBLDC, 0) == 1){
 80008da:	4b71      	ldr	r3, [pc, #452]	; (8000aa0 <vTaskReceivedData+0x328>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	2100      	movs	r1, #0
 80008e0:	4618      	mov	r0, r3
 80008e2:	f00e f935 	bl	800eb50 <xQueueSemaphoreTake>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	f040 8092 	bne.w	8000a12 <vTaskReceivedData+0x29a>

						rise = command_mode->rise_time;
 80008ee:	69bb      	ldr	r3, [r7, #24]
 80008f0:	789a      	ldrb	r2, [r3, #2]
 80008f2:	4b6c      	ldr	r3, [pc, #432]	; (8000aa4 <vTaskReceivedData+0x32c>)
 80008f4:	701a      	strb	r2, [r3, #0]
						stay = command_mode->stay_time;
 80008f6:	69bb      	ldr	r3, [r7, #24]
 80008f8:	78da      	ldrb	r2, [r3, #3]
 80008fa:	4b6b      	ldr	r3, [pc, #428]	; (8000aa8 <vTaskReceivedData+0x330>)
 80008fc:	701a      	strb	r2, [r3, #0]
						fall = command_mode->fall_time;
 80008fe:	69bb      	ldr	r3, [r7, #24]
 8000900:	791a      	ldrb	r2, [r3, #4]
 8000902:	4b6a      	ldr	r3, [pc, #424]	; (8000aac <vTaskReceivedData+0x334>)
 8000904:	701a      	strb	r2, [r3, #0]

						xTaskNotify(xTaskBLDCHandle, 0x1, eSetValueWithoutOverwrite);
 8000906:	4b6a      	ldr	r3, [pc, #424]	; (8000ab0 <vTaskReceivedData+0x338>)
 8000908:	6818      	ldr	r0, [r3, #0]
 800090a:	2300      	movs	r3, #0
 800090c:	2204      	movs	r2, #4
 800090e:	2101      	movs	r1, #1
 8000910:	f00f ff42 	bl	8010798 <xTaskGenericNotify>

						xSemaphoreGive(xMutexBLDC);
 8000914:	4b62      	ldr	r3, [pc, #392]	; (8000aa0 <vTaskReceivedData+0x328>)
 8000916:	6818      	ldr	r0, [r3, #0]
 8000918:	2300      	movs	r3, #0
 800091a:	2200      	movs	r2, #0
 800091c:	2100      	movs	r1, #0
 800091e:	f00d fd7d 	bl	800e41c <xQueueGenericSend>
					}

					break;
 8000922:	e076      	b.n	8000a12 <vTaskReceivedData+0x29a>
				}
				case LONG_TEST_COMMAND: {

					if(xSemaphoreTake(xMutexBLDC, 0) == 1){
 8000924:	4b5e      	ldr	r3, [pc, #376]	; (8000aa0 <vTaskReceivedData+0x328>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2100      	movs	r1, #0
 800092a:	4618      	mov	r0, r3
 800092c:	f00e f910 	bl	800eb50 <xQueueSemaphoreTake>
 8000930:	4603      	mov	r3, r0
 8000932:	2b01      	cmp	r3, #1
 8000934:	d16f      	bne.n	8000a16 <vTaskReceivedData+0x29e>

						rise = command_mode->rise_time;
 8000936:	69bb      	ldr	r3, [r7, #24]
 8000938:	789a      	ldrb	r2, [r3, #2]
 800093a:	4b5a      	ldr	r3, [pc, #360]	; (8000aa4 <vTaskReceivedData+0x32c>)
 800093c:	701a      	strb	r2, [r3, #0]
						fall = command_mode->fall_time;
 800093e:	69bb      	ldr	r3, [r7, #24]
 8000940:	791a      	ldrb	r2, [r3, #4]
 8000942:	4b5a      	ldr	r3, [pc, #360]	; (8000aac <vTaskReceivedData+0x334>)
 8000944:	701a      	strb	r2, [r3, #0]

						xTaskNotify(xTaskBLDCHandle, 0x2, eSetValueWithoutOverwrite);
 8000946:	4b5a      	ldr	r3, [pc, #360]	; (8000ab0 <vTaskReceivedData+0x338>)
 8000948:	6818      	ldr	r0, [r3, #0]
 800094a:	2300      	movs	r3, #0
 800094c:	2204      	movs	r2, #4
 800094e:	2102      	movs	r1, #2
 8000950:	f00f ff22 	bl	8010798 <xTaskGenericNotify>

						xSemaphoreGive(xMutexBLDC);
 8000954:	4b52      	ldr	r3, [pc, #328]	; (8000aa0 <vTaskReceivedData+0x328>)
 8000956:	6818      	ldr	r0, [r3, #0]
 8000958:	2300      	movs	r3, #0
 800095a:	2200      	movs	r2, #0
 800095c:	2100      	movs	r1, #0
 800095e:	f00d fd5d 	bl	800e41c <xQueueGenericSend>
					}

					break;
 8000962:	e058      	b.n	8000a16 <vTaskReceivedData+0x29e>
				}
				case THROTTLE_TEST_COMMAND: {

					if(xSemaphoreTake(xMutexBLDC, 0) == 1){
 8000964:	4b4e      	ldr	r3, [pc, #312]	; (8000aa0 <vTaskReceivedData+0x328>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	2100      	movs	r1, #0
 800096a:	4618      	mov	r0, r3
 800096c:	f00e f8f0 	bl	800eb50 <xQueueSemaphoreTake>
 8000970:	4603      	mov	r3, r0
 8000972:	2b01      	cmp	r3, #1
 8000974:	d151      	bne.n	8000a1a <vTaskReceivedData+0x2a2>

						rise = command_mode->rise_time;
 8000976:	69bb      	ldr	r3, [r7, #24]
 8000978:	789a      	ldrb	r2, [r3, #2]
 800097a:	4b4a      	ldr	r3, [pc, #296]	; (8000aa4 <vTaskReceivedData+0x32c>)
 800097c:	701a      	strb	r2, [r3, #0]
						fall = command_mode->fall_time;
 800097e:	69bb      	ldr	r3, [r7, #24]
 8000980:	791a      	ldrb	r2, [r3, #4]
 8000982:	4b4a      	ldr	r3, [pc, #296]	; (8000aac <vTaskReceivedData+0x334>)
 8000984:	701a      	strb	r2, [r3, #0]

						xTaskNotify(xTaskBLDCHandle, 0x3, eSetValueWithoutOverwrite);
 8000986:	4b4a      	ldr	r3, [pc, #296]	; (8000ab0 <vTaskReceivedData+0x338>)
 8000988:	6818      	ldr	r0, [r3, #0]
 800098a:	2300      	movs	r3, #0
 800098c:	2204      	movs	r2, #4
 800098e:	2103      	movs	r1, #3
 8000990:	f00f ff02 	bl	8010798 <xTaskGenericNotify>

						xSemaphoreGive(xMutexBLDC);
 8000994:	4b42      	ldr	r3, [pc, #264]	; (8000aa0 <vTaskReceivedData+0x328>)
 8000996:	6818      	ldr	r0, [r3, #0]
 8000998:	2300      	movs	r3, #0
 800099a:	2200      	movs	r2, #0
 800099c:	2100      	movs	r1, #0
 800099e:	f00d fd3d 	bl	800e41c <xQueueGenericSend>
					}

					break;
 80009a2:	e03a      	b.n	8000a1a <vTaskReceivedData+0x2a2>
				}
				case START_PWM: {

					duty = 0;
 80009a4:	4b3d      	ldr	r3, [pc, #244]	; (8000a9c <vTaskReceivedData+0x324>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	801a      	strh	r2, [r3, #0]
					HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_1, &duty, 1);
 80009aa:	2301      	movs	r3, #1
 80009ac:	4a3b      	ldr	r2, [pc, #236]	; (8000a9c <vTaskReceivedData+0x324>)
 80009ae:	2100      	movs	r1, #0
 80009b0:	4834      	ldr	r0, [pc, #208]	; (8000a84 <vTaskReceivedData+0x30c>)
 80009b2:	f007 fc1b 	bl	80081ec <HAL_TIM_PWM_Start_DMA>

					break;
 80009b6:	e031      	b.n	8000a1c <vTaskReceivedData+0x2a4>
				}
				case STOP_PWM: {
					HAL_TIM_PWM_Stop_DMA(&htim8, TIM_CHANNEL_1);
 80009b8:	2100      	movs	r1, #0
 80009ba:	4832      	ldr	r0, [pc, #200]	; (8000a84 <vTaskReceivedData+0x30c>)
 80009bc:	f007 fd2e 	bl	800841c <HAL_TIM_PWM_Stop_DMA>
					break;
 80009c0:	e02c      	b.n	8000a1c <vTaskReceivedData+0x2a4>
				}
				case PAUSE: {

					// zatrzymuje pomiar z czujnikow, silnik jedzie dalej

					HAL_ADC_Stop_DMA(&hadc1);
 80009c2:	482c      	ldr	r0, [pc, #176]	; (8000a74 <vTaskReceivedData+0x2fc>)
 80009c4:	f002 fd8e 	bl	80034e4 <HAL_ADC_Stop_DMA>
					HAL_TIM_Base_Stop(&htim2);
 80009c8:	483a      	ldr	r0, [pc, #232]	; (8000ab4 <vTaskReceivedData+0x33c>)
 80009ca:	f007 fb59 	bl	8008080 <HAL_TIM_Base_Stop>

					HAL_TIM_Base_Stop_IT(&htim9);
 80009ce:	483a      	ldr	r0, [pc, #232]	; (8000ab8 <vTaskReceivedData+0x340>)
 80009d0:	f007 fbac 	bl	800812c <HAL_TIM_Base_Stop_IT>
					HAL_TIM_Base_Stop_IT(&htim11);
 80009d4:	4828      	ldr	r0, [pc, #160]	; (8000a78 <vTaskReceivedData+0x300>)
 80009d6:	f007 fba9 	bl	800812c <HAL_TIM_Base_Stop_IT>

					pausa_time = (HAL_GetTick() - start_ms);
 80009da:	f002 fae1 	bl	8002fa0 <HAL_GetTick>
 80009de:	4602      	mov	r2, r0
 80009e0:	4b36      	ldr	r3, [pc, #216]	; (8000abc <vTaskReceivedData+0x344>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	4a36      	ldr	r2, [pc, #216]	; (8000ac0 <vTaskReceivedData+0x348>)
 80009e8:	6013      	str	r3, [r2, #0]


					break;
 80009ea:	e017      	b.n	8000a1c <vTaskReceivedData+0x2a4>
				}
				case CONTINUE: {

					HAL_TIM_Base_Start(&htim2); // adc
 80009ec:	4831      	ldr	r0, [pc, #196]	; (8000ab4 <vTaskReceivedData+0x33c>)
 80009ee:	f007 fb1d 	bl	800802c <HAL_TIM_Base_Start>
					HAL_ADC_Start_DMA(&hadc1, adcValue, 3);
 80009f2:	2203      	movs	r2, #3
 80009f4:	491e      	ldr	r1, [pc, #120]	; (8000a70 <vTaskReceivedData+0x2f8>)
 80009f6:	481f      	ldr	r0, [pc, #124]	; (8000a74 <vTaskReceivedData+0x2fc>)
 80009f8:	f002 fc86 	bl	8003308 <HAL_ADC_Start_DMA>

					HAL_TIM_Base_Start_IT(&htim11); // send
 80009fc:	481e      	ldr	r0, [pc, #120]	; (8000a78 <vTaskReceivedData+0x300>)
 80009fe:	f007 fb6b 	bl	80080d8 <HAL_TIM_Base_Start_IT>
					HAL_TIM_Base_Start_IT(&htim9); // tenso
 8000a02:	482d      	ldr	r0, [pc, #180]	; (8000ab8 <vTaskReceivedData+0x340>)
 8000a04:	f007 fb68 	bl	80080d8 <HAL_TIM_Base_Start_IT>


					break;
 8000a08:	e008      	b.n	8000a1c <vTaskReceivedData+0x2a4>
				}
				default: {

					break;
 8000a0a:	bf00      	nop
 8000a0c:	e006      	b.n	8000a1c <vTaskReceivedData+0x2a4>
					break;
 8000a0e:	bf00      	nop
 8000a10:	e004      	b.n	8000a1c <vTaskReceivedData+0x2a4>
					break;
 8000a12:	bf00      	nop
 8000a14:	e002      	b.n	8000a1c <vTaskReceivedData+0x2a4>
					break;
 8000a16:	bf00      	nop
 8000a18:	e000      	b.n	8000a1c <vTaskReceivedData+0x2a4>
					break;
 8000a1a:	bf00      	nop
				}

				}

				vPortFree(command_mode);
 8000a1c:	69b8      	ldr	r0, [r7, #24]
 8000a1e:	f010 fc05 	bl	801122c <vPortFree>
				while ((recv_err = netconn_recv(newconn, &buffer)) == ERR_OK) {
 8000a22:	4b28      	ldr	r3, [pc, #160]	; (8000ac4 <vTaskReceivedData+0x34c>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f107 0214 	add.w	r2, r7, #20
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f010 ff85 	bl	801193c <netconn_recv>
 8000a32:	4603      	mov	r3, r0
 8000a34:	77fb      	strb	r3, [r7, #31]
 8000a36:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	f43f aeaa 	beq.w	8000794 <vTaskReceivedData+0x1c>

				}

				netconn_close(newconn);
 8000a40:	4b20      	ldr	r3, [pc, #128]	; (8000ac4 <vTaskReceivedData+0x34c>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f011 f899 	bl	8011b7c <netconn_close>
				netconn_delete(newconn);
 8000a4a:	4b1e      	ldr	r3, [pc, #120]	; (8000ac4 <vTaskReceivedData+0x34c>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f010 fd9c 	bl	801158c <netconn_delete>

			}

		accept_err = netconn_accept(conn, &newconn);
 8000a54:	4b1c      	ldr	r3, [pc, #112]	; (8000ac8 <vTaskReceivedData+0x350>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	491a      	ldr	r1, [pc, #104]	; (8000ac4 <vTaskReceivedData+0x34c>)
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f010 fe20 	bl	80116a0 <netconn_accept>
 8000a60:	4603      	mov	r3, r0
 8000a62:	461a      	mov	r2, r3
 8000a64:	4b01      	ldr	r3, [pc, #4]	; (8000a6c <vTaskReceivedData+0x2f4>)
 8000a66:	701a      	strb	r2, [r3, #0]
			if (accept_err == ERR_OK) {
 8000a68:	e68d      	b.n	8000786 <vTaskReceivedData+0xe>
 8000a6a:	bf00      	nop
 8000a6c:	2000f45c 	.word	0x2000f45c
 8000a70:	2000f460 	.word	0x2000f460
 8000a74:	2000f680 	.word	0x2000f680
 8000a78:	2000f710 	.word	0x2000f710
 8000a7c:	40020400 	.word	0x40020400
 8000a80:	2000f3dd 	.word	0x2000f3dd
 8000a84:	2000f4d4 	.word	0x2000f4d4
 8000a88:	2000f234 	.word	0x2000f234
 8000a8c:	2000f372 	.word	0x2000f372
 8000a90:	2000f388 	.word	0x2000f388
 8000a94:	2000f33c 	.word	0x2000f33c
 8000a98:	08021784 	.word	0x08021784
 8000a9c:	2000f454 	.word	0x2000f454
 8000aa0:	2000f3d8 	.word	0x2000f3d8
 8000aa4:	2000f335 	.word	0x2000f335
 8000aa8:	2000f334 	.word	0x2000f334
 8000aac:	2000f3e4 	.word	0x2000f3e4
 8000ab0:	2000f3e8 	.word	0x2000f3e8
 8000ab4:	2000f850 	.word	0x2000f850
 8000ab8:	2000f810 	.word	0x2000f810
 8000abc:	200003c4 	.word	0x200003c4
 8000ac0:	200003c0 	.word	0x200003c0
 8000ac4:	2000f458 	.word	0x2000f458
 8000ac8:	2000f22c 	.word	0x2000f22c

08000acc <vTaskADC>:
}

/*
 * Odczyt danych z czujnikow wykorzystujacych ADC
 */
void vTaskADC(void *p){
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]

	uint32_t ulNotifiedValue = 0x0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60fb      	str	r3, [r7, #12]


	while(1){

		if( xTaskNotifyWait( 0xFFFFFFFF, 0, &ulNotifiedValue, portMAX_DELAY) == pdTRUE ){
 8000ad8:	f107 020c 	add.w	r2, r7, #12
 8000adc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae6:	f00f fdf3 	bl	80106d0 <xTaskNotifyWait>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d1f3      	bne.n	8000ad8 <vTaskADC+0xc>
			/*
			 * Odczyt z wibracji co 1ms, z hal i shunt co 100 ms, w rytm timerï¿½w, ktore beda
			 * uzywac funkcji xtasknotify()
			 */

			if(xSemaphoreTake(xMutexSensValue, portMAX_DELAY) == 1){
 8000af0:	4b13      	ldr	r3, [pc, #76]	; (8000b40 <vTaskADC+0x74>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f04f 31ff 	mov.w	r1, #4294967295
 8000af8:	4618      	mov	r0, r3
 8000afa:	f00e f829 	bl	800eb50 <xQueueSemaphoreTake>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d1e9      	bne.n	8000ad8 <vTaskADC+0xc>

				sens_value.shunt_value = adcValue[1];
 8000b04:	4b0f      	ldr	r3, [pc, #60]	; (8000b44 <vTaskADC+0x78>)
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	b29a      	uxth	r2, r3
 8000b0a:	4b0f      	ldr	r3, [pc, #60]	; (8000b48 <vTaskADC+0x7c>)
 8000b0c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
				copy_table(vibro_value_table, sens_value.vibro_value, VIBRO_TABLE_LEN);		// vibro - adc1_ch3 - 10000Hz
 8000b10:	220a      	movs	r2, #10
 8000b12:	490e      	ldr	r1, [pc, #56]	; (8000b4c <vTaskADC+0x80>)
 8000b14:	480e      	ldr	r0, [pc, #56]	; (8000b50 <vTaskADC+0x84>)
 8000b16:	f000 fba7 	bl	8001268 <copy_table>
				copy_table(hal_value_table, sens_value.hal_value, HAL_TABLE_LEN);			// hal - adc1_ch6	  - 10000Hz
 8000b1a:	220a      	movs	r2, #10
 8000b1c:	490d      	ldr	r1, [pc, #52]	; (8000b54 <vTaskADC+0x88>)
 8000b1e:	480e      	ldr	r0, [pc, #56]	; (8000b58 <vTaskADC+0x8c>)
 8000b20:	f000 fba2 	bl	8001268 <copy_table>

				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000b24:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b28:	480c      	ldr	r0, [pc, #48]	; (8000b5c <vTaskADC+0x90>)
 8000b2a:	f004 feb4 	bl	8005896 <HAL_GPIO_TogglePin>

				xSemaphoreGive(xMutexSensValue);
 8000b2e:	4b04      	ldr	r3, [pc, #16]	; (8000b40 <vTaskADC+0x74>)
 8000b30:	6818      	ldr	r0, [r3, #0]
 8000b32:	2300      	movs	r3, #0
 8000b34:	2200      	movs	r2, #0
 8000b36:	2100      	movs	r1, #0
 8000b38:	f00d fc70 	bl	800e41c <xQueueGenericSend>
		if( xTaskNotifyWait( 0xFFFFFFFF, 0, &ulNotifiedValue, portMAX_DELAY) == pdTRUE ){
 8000b3c:	e7cc      	b.n	8000ad8 <vTaskADC+0xc>
 8000b3e:	bf00      	nop
 8000b40:	2000f234 	.word	0x2000f234
 8000b44:	2000f460 	.word	0x2000f460
 8000b48:	2000f33c 	.word	0x2000f33c
 8000b4c:	2000f372 	.word	0x2000f372
 8000b50:	20000398 	.word	0x20000398
 8000b54:	2000f388 	.word	0x2000f388
 8000b58:	200003ac 	.word	0x200003ac
 8000b5c:	40020400 	.word	0x40020400

08000b60 <vTaskBLDC>:
}

/*
 * Obsluga automatycznych trybow pracy hamowni
 */
void vTaskBLDC(void *p){
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	; 0x28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]

	uint32_t ulNotifiedValue = 0x0;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60bb      	str	r3, [r7, #8]
	uint16_t inc;

	while(1){


		if( xTaskNotifyWait( 0xFFFFFFFF, 0, &ulNotifiedValue, portMAX_DELAY) == pdTRUE ){
 8000b6c:	f107 0208 	add.w	r2, r7, #8
 8000b70:	f04f 33ff 	mov.w	r3, #4294967295
 8000b74:	2100      	movs	r1, #0
 8000b76:	f04f 30ff 	mov.w	r0, #4294967295
 8000b7a:	f00f fda9 	bl	80106d0 <xTaskNotifyWait>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d1f3      	bne.n	8000b6c <vTaskBLDC+0xc>

			if(xSemaphoreTake(xMutexSensValue, portMAX_DELAY) == 1){
 8000b84:	4b71      	ldr	r3, [pc, #452]	; (8000d4c <vTaskBLDC+0x1ec>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	f04f 31ff 	mov.w	r1, #4294967295
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f00d ffdf 	bl	800eb50 <xQueueSemaphoreTake>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d1e9      	bne.n	8000b6c <vTaskBLDC+0xc>

			duty = DUTY_MIN;
 8000b98:	4b6d      	ldr	r3, [pc, #436]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000b9a:	2219      	movs	r2, #25
 8000b9c:	801a      	strh	r2, [r3, #0]

			switch(ulNotifiedValue) {
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	2b02      	cmp	r3, #2
 8000ba2:	d04c      	beq.n	8000c3e <vTaskBLDC+0xde>
 8000ba4:	2b03      	cmp	r3, #3
 8000ba6:	f000 808b 	beq.w	8000cc0 <vTaskBLDC+0x160>
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	f040 80c5 	bne.w	8000d3a <vTaskBLDC+0x1da>
			case 1: { // short

				inc = (DUTY_MAX - DUTY_MIN)/(rise - 1);
 8000bb0:	4b68      	ldr	r3, [pc, #416]	; (8000d54 <vTaskBLDC+0x1f4>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	3b01      	subs	r3, #1
 8000bb6:	2246      	movs	r2, #70	; 0x46
 8000bb8:	fb92 f3f3 	sdiv	r3, r2, r3
 8000bbc:	81fb      	strh	r3, [r7, #14]
				for(int i = 0; i <= rise; i++){
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	627b      	str	r3, [r7, #36]	; 0x24
 8000bc2:	e00d      	b.n	8000be0 <vTaskBLDC+0x80>
					vTaskDelay(1000);
 8000bc4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bc8:	f00e fdae 	bl	800f728 <vTaskDelay>
					duty += inc;
 8000bcc:	4b60      	ldr	r3, [pc, #384]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000bce:	881a      	ldrh	r2, [r3, #0]
 8000bd0:	89fb      	ldrh	r3, [r7, #14]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	b29a      	uxth	r2, r3
 8000bd6:	4b5e      	ldr	r3, [pc, #376]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000bd8:	801a      	strh	r2, [r3, #0]
				for(int i = 0; i <= rise; i++){
 8000bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bdc:	3301      	adds	r3, #1
 8000bde:	627b      	str	r3, [r7, #36]	; 0x24
 8000be0:	4b5c      	ldr	r3, [pc, #368]	; (8000d54 <vTaskBLDC+0x1f4>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	461a      	mov	r2, r3
 8000be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be8:	4293      	cmp	r3, r2
 8000bea:	ddeb      	ble.n	8000bc4 <vTaskBLDC+0x64>
				}
				vTaskDelay(stay*1000);
 8000bec:	4b5a      	ldr	r3, [pc, #360]	; (8000d58 <vTaskBLDC+0x1f8>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bf6:	fb03 f302 	mul.w	r3, r3, r2
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f00e fd94 	bl	800f728 <vTaskDelay>
				inc = (DUTY_MAX - DUTY_MIN)/(fall - 1);
 8000c00:	4b56      	ldr	r3, [pc, #344]	; (8000d5c <vTaskBLDC+0x1fc>)
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	3b01      	subs	r3, #1
 8000c06:	2246      	movs	r2, #70	; 0x46
 8000c08:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c0c:	81fb      	strh	r3, [r7, #14]
				for(int i = 0; i <= fall; i++){
 8000c0e:	2300      	movs	r3, #0
 8000c10:	623b      	str	r3, [r7, #32]
 8000c12:	e00d      	b.n	8000c30 <vTaskBLDC+0xd0>
					vTaskDelay(1000);
 8000c14:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c18:	f00e fd86 	bl	800f728 <vTaskDelay>
					duty -= inc;
 8000c1c:	4b4c      	ldr	r3, [pc, #304]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000c1e:	881a      	ldrh	r2, [r3, #0]
 8000c20:	89fb      	ldrh	r3, [r7, #14]
 8000c22:	1ad3      	subs	r3, r2, r3
 8000c24:	b29a      	uxth	r2, r3
 8000c26:	4b4a      	ldr	r3, [pc, #296]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000c28:	801a      	strh	r2, [r3, #0]
				for(int i = 0; i <= fall; i++){
 8000c2a:	6a3b      	ldr	r3, [r7, #32]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	623b      	str	r3, [r7, #32]
 8000c30:	4b4a      	ldr	r3, [pc, #296]	; (8000d5c <vTaskBLDC+0x1fc>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	461a      	mov	r2, r3
 8000c36:	6a3b      	ldr	r3, [r7, #32]
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	ddeb      	ble.n	8000c14 <vTaskBLDC+0xb4>
				}

				break;
 8000c3c:	e07d      	b.n	8000d3a <vTaskBLDC+0x1da>
			}
			case 2: { // long

				inc = (DUTY_MAX - DUTY_MIN)/(rise - 1);
 8000c3e:	4b45      	ldr	r3, [pc, #276]	; (8000d54 <vTaskBLDC+0x1f4>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	3b01      	subs	r3, #1
 8000c44:	2246      	movs	r2, #70	; 0x46
 8000c46:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c4a:	81fb      	strh	r3, [r7, #14]
				for(int i = 0; i <= rise; i++){
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	61fb      	str	r3, [r7, #28]
 8000c50:	e00d      	b.n	8000c6e <vTaskBLDC+0x10e>
					vTaskDelay(1000);
 8000c52:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c56:	f00e fd67 	bl	800f728 <vTaskDelay>
					duty += inc;
 8000c5a:	4b3d      	ldr	r3, [pc, #244]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000c5c:	881a      	ldrh	r2, [r3, #0]
 8000c5e:	89fb      	ldrh	r3, [r7, #14]
 8000c60:	4413      	add	r3, r2
 8000c62:	b29a      	uxth	r2, r3
 8000c64:	4b3a      	ldr	r3, [pc, #232]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000c66:	801a      	strh	r2, [r3, #0]
				for(int i = 0; i <= rise; i++){
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	61fb      	str	r3, [r7, #28]
 8000c6e:	4b39      	ldr	r3, [pc, #228]	; (8000d54 <vTaskBLDC+0x1f4>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	461a      	mov	r2, r3
 8000c74:	69fb      	ldr	r3, [r7, #28]
 8000c76:	4293      	cmp	r3, r2
 8000c78:	ddeb      	ble.n	8000c52 <vTaskBLDC+0xf2>
				}
				vTaskDelay(60000);
 8000c7a:	f64e 2060 	movw	r0, #60000	; 0xea60
 8000c7e:	f00e fd53 	bl	800f728 <vTaskDelay>
				inc = (DUTY_MAX - DUTY_MIN)/(fall - 1);
 8000c82:	4b36      	ldr	r3, [pc, #216]	; (8000d5c <vTaskBLDC+0x1fc>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	3b01      	subs	r3, #1
 8000c88:	2246      	movs	r2, #70	; 0x46
 8000c8a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c8e:	81fb      	strh	r3, [r7, #14]
				for(int i = 0; i <= fall; i++){
 8000c90:	2300      	movs	r3, #0
 8000c92:	61bb      	str	r3, [r7, #24]
 8000c94:	e00d      	b.n	8000cb2 <vTaskBLDC+0x152>
					vTaskDelay(1000);
 8000c96:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c9a:	f00e fd45 	bl	800f728 <vTaskDelay>
					duty -= inc;
 8000c9e:	4b2c      	ldr	r3, [pc, #176]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000ca0:	881a      	ldrh	r2, [r3, #0]
 8000ca2:	89fb      	ldrh	r3, [r7, #14]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	b29a      	uxth	r2, r3
 8000ca8:	4b29      	ldr	r3, [pc, #164]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000caa:	801a      	strh	r2, [r3, #0]
				for(int i = 0; i <= fall; i++){
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	61bb      	str	r3, [r7, #24]
 8000cb2:	4b2a      	ldr	r3, [pc, #168]	; (8000d5c <vTaskBLDC+0x1fc>)
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	69bb      	ldr	r3, [r7, #24]
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	ddeb      	ble.n	8000c96 <vTaskBLDC+0x136>
				}

				break;
 8000cbe:	e03c      	b.n	8000d3a <vTaskBLDC+0x1da>
			}
			case 3: { // throttle

				inc = (DUTY_MAX - DUTY_MIN)/(rise - 1);
 8000cc0:	4b24      	ldr	r3, [pc, #144]	; (8000d54 <vTaskBLDC+0x1f4>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	3b01      	subs	r3, #1
 8000cc6:	2246      	movs	r2, #70	; 0x46
 8000cc8:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ccc:	81fb      	strh	r3, [r7, #14]
				for(int i = 0; i <= rise; i++){
 8000cce:	2300      	movs	r3, #0
 8000cd0:	617b      	str	r3, [r7, #20]
 8000cd2:	e00d      	b.n	8000cf0 <vTaskBLDC+0x190>
					vTaskDelay(1000);
 8000cd4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cd8:	f00e fd26 	bl	800f728 <vTaskDelay>
					duty += inc;
 8000cdc:	4b1c      	ldr	r3, [pc, #112]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000cde:	881a      	ldrh	r2, [r3, #0]
 8000ce0:	89fb      	ldrh	r3, [r7, #14]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	b29a      	uxth	r2, r3
 8000ce6:	4b1a      	ldr	r3, [pc, #104]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000ce8:	801a      	strh	r2, [r3, #0]
				for(int i = 0; i <= rise; i++){
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	3301      	adds	r3, #1
 8000cee:	617b      	str	r3, [r7, #20]
 8000cf0:	4b18      	ldr	r3, [pc, #96]	; (8000d54 <vTaskBLDC+0x1f4>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	ddeb      	ble.n	8000cd4 <vTaskBLDC+0x174>
				}
				inc = (DUTY_MAX - DUTY_MIN)/(fall - 1);
 8000cfc:	4b17      	ldr	r3, [pc, #92]	; (8000d5c <vTaskBLDC+0x1fc>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	3b01      	subs	r3, #1
 8000d02:	2246      	movs	r2, #70	; 0x46
 8000d04:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d08:	81fb      	strh	r3, [r7, #14]
				for(int i = 0; i <= fall; i++){
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	613b      	str	r3, [r7, #16]
 8000d0e:	e00d      	b.n	8000d2c <vTaskBLDC+0x1cc>
					vTaskDelay(1000);
 8000d10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d14:	f00e fd08 	bl	800f728 <vTaskDelay>
					duty -= inc;
 8000d18:	4b0d      	ldr	r3, [pc, #52]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000d1a:	881a      	ldrh	r2, [r3, #0]
 8000d1c:	89fb      	ldrh	r3, [r7, #14]
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	b29a      	uxth	r2, r3
 8000d22:	4b0b      	ldr	r3, [pc, #44]	; (8000d50 <vTaskBLDC+0x1f0>)
 8000d24:	801a      	strh	r2, [r3, #0]
				for(int i = 0; i <= fall; i++){
 8000d26:	693b      	ldr	r3, [r7, #16]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	613b      	str	r3, [r7, #16]
 8000d2c:	4b0b      	ldr	r3, [pc, #44]	; (8000d5c <vTaskBLDC+0x1fc>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	461a      	mov	r2, r3
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	4293      	cmp	r3, r2
 8000d36:	ddeb      	ble.n	8000d10 <vTaskBLDC+0x1b0>
				}

				break;
 8000d38:	bf00      	nop
			}
			}

			xSemaphoreGive(xMutexSensValue);
 8000d3a:	4b04      	ldr	r3, [pc, #16]	; (8000d4c <vTaskBLDC+0x1ec>)
 8000d3c:	6818      	ldr	r0, [r3, #0]
 8000d3e:	2300      	movs	r3, #0
 8000d40:	2200      	movs	r2, #0
 8000d42:	2100      	movs	r1, #0
 8000d44:	f00d fb6a 	bl	800e41c <xQueueGenericSend>
		if( xTaskNotifyWait( 0xFFFFFFFF, 0, &ulNotifiedValue, portMAX_DELAY) == pdTRUE ){
 8000d48:	e710      	b.n	8000b6c <vTaskBLDC+0xc>
 8000d4a:	bf00      	nop
 8000d4c:	2000f234 	.word	0x2000f234
 8000d50:	2000f454 	.word	0x2000f454
 8000d54:	2000f335 	.word	0x2000f335
 8000d58:	2000f334 	.word	0x2000f334
 8000d5c:	2000f3e4 	.word	0x2000f3e4

08000d60 <vTaskTempF4UART>:


/*
 * Odbior danych z temperatura od F4
 */
void vTaskTempF4UART(void *p){
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]

	uint32_t ulNotifiedValue = 0x0;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60fb      	str	r3, [r7, #12]

	while(1){

		if( xTaskNotifyWait( 0xFFFFFFFF, 0, &ulNotifiedValue, portMAX_DELAY) == pdTRUE ){
 8000d6c:	f107 020c 	add.w	r2, r7, #12
 8000d70:	f04f 33ff 	mov.w	r3, #4294967295
 8000d74:	2100      	movs	r1, #0
 8000d76:	f04f 30ff 	mov.w	r0, #4294967295
 8000d7a:	f00f fca9 	bl	80106d0 <xTaskNotifyWait>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b01      	cmp	r3, #1
 8000d82:	d1f3      	bne.n	8000d6c <vTaskTempF4UART+0xc>

			if (xSemaphoreTake(xMutexSensValue, portMAX_DELAY) == 1) {
 8000d84:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <vTaskTempF4UART+0x58>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f04f 31ff 	mov.w	r1, #4294967295
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f00d fedf 	bl	800eb50 <xQueueSemaphoreTake>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	d1e9      	bne.n	8000d6c <vTaskTempF4UART+0xc>

				strcpy(sens_value.temp, uartf4_received);
 8000d98:	4908      	ldr	r1, [pc, #32]	; (8000dbc <vTaskTempF4UART+0x5c>)
 8000d9a:	4809      	ldr	r0, [pc, #36]	; (8000dc0 <vTaskTempF4UART+0x60>)
 8000d9c:	f01f f8a6 	bl	801feec <strcpy>

				HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000da0:	2101      	movs	r1, #1
 8000da2:	4808      	ldr	r0, [pc, #32]	; (8000dc4 <vTaskTempF4UART+0x64>)
 8000da4:	f004 fd77 	bl	8005896 <HAL_GPIO_TogglePin>

				xSemaphoreGive(xMutexSensValue);
 8000da8:	4b03      	ldr	r3, [pc, #12]	; (8000db8 <vTaskTempF4UART+0x58>)
 8000daa:	6818      	ldr	r0, [r3, #0]
 8000dac:	2300      	movs	r3, #0
 8000dae:	2200      	movs	r2, #0
 8000db0:	2100      	movs	r1, #0
 8000db2:	f00d fb33 	bl	800e41c <xQueueGenericSend>
		if( xTaskNotifyWait( 0xFFFFFFFF, 0, &ulNotifiedValue, portMAX_DELAY) == pdTRUE ){
 8000db6:	e7d9      	b.n	8000d6c <vTaskTempF4UART+0xc>
 8000db8:	2000f234 	.word	0x2000f234
 8000dbc:	2000f3a4 	.word	0x2000f3a4
 8000dc0:	2000f33c 	.word	0x2000f33c
 8000dc4:	40020400 	.word	0x40020400

08000dc8 <vTaskTenso>:


/*
 * Odbior i odczyt danych z tensometru
 */
void vTaskTenso(void *p){
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]

	uint32_t ulNotifiedValue = 0x0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60fb      	str	r3, [r7, #12]

	while(1){


		if( xTaskNotifyWait( 0xFFFFFFFF, 0, &ulNotifiedValue, portMAX_DELAY) == pdTRUE ){
 8000dd4:	f107 020c 	add.w	r2, r7, #12
 8000dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ddc:	2100      	movs	r1, #0
 8000dde:	f04f 30ff 	mov.w	r0, #4294967295
 8000de2:	f00f fc75 	bl	80106d0 <xTaskNotifyWait>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d1f3      	bne.n	8000dd4 <vTaskTenso+0xc>


			if (xSemaphoreTake(xMutexSensValue, portMAX_DELAY) == 1) {
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <vTaskTenso+0x48>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f04f 31ff 	mov.w	r1, #4294967295
 8000df4:	4618      	mov	r0, r3
 8000df6:	f00d feab 	bl	800eb50 <xQueueSemaphoreTake>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d1e9      	bne.n	8000dd4 <vTaskTenso+0xc>

//				sens_value.tenso_value = HX711_Value_Gram();

				xSemaphoreGive(xMutexSensValue);
 8000e00:	4b03      	ldr	r3, [pc, #12]	; (8000e10 <vTaskTenso+0x48>)
 8000e02:	6818      	ldr	r0, [r3, #0]
 8000e04:	2300      	movs	r3, #0
 8000e06:	2200      	movs	r2, #0
 8000e08:	2100      	movs	r1, #0
 8000e0a:	f00d fb07 	bl	800e41c <xQueueGenericSend>
		if( xTaskNotifyWait( 0xFFFFFFFF, 0, &ulNotifiedValue, portMAX_DELAY) == pdTRUE ){
 8000e0e:	e7e1      	b.n	8000dd4 <vTaskTenso+0xc>
 8000e10:	2000f234 	.word	0x2000f234

08000e14 <HAL_UART_RxCpltCallback>:
	configASSERT( xResult == pdPASS );
	portYIELD_FROM_ISR(checkIfYieldRequired);

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){  // function (callback) - receiving from stm32 f4
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af02      	add	r7, sp, #8
 8000e1a:	6078      	str	r0, [r7, #4]

	BaseType_t checkIfYieldRequired  = pdFALSE, xResult;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	60fb      	str	r3, [r7, #12]

	if (huart->Instance == USART2) {
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a18      	ldr	r2, [pc, #96]	; (8000e88 <HAL_UART_RxCpltCallback+0x74>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d129      	bne.n	8000e7e <HAL_UART_RxCpltCallback+0x6a>

		xResult = xTaskNotifyFromISR(xTaskTempF4UARTHandle, 0, eNoAction, &checkIfYieldRequired);
 8000e2a:	4b18      	ldr	r3, [pc, #96]	; (8000e8c <HAL_UART_RxCpltCallback+0x78>)
 8000e2c:	6818      	ldr	r0, [r3, #0]
 8000e2e:	f107 030c 	add.w	r3, r7, #12
 8000e32:	9300      	str	r3, [sp, #0]
 8000e34:	2300      	movs	r3, #0
 8000e36:	2200      	movs	r2, #0
 8000e38:	2100      	movs	r1, #0
 8000e3a:	f00f fd63 	bl	8010904 <xTaskGenericNotifyFromISR>
 8000e3e:	6178      	str	r0, [r7, #20]

		HAL_UART_Receive_DMA(&huart2, (uint8_t*) uartf4_received, UARTF4_TEMP_FRAME_SIZE);
 8000e40:	2232      	movs	r2, #50	; 0x32
 8000e42:	4913      	ldr	r1, [pc, #76]	; (8000e90 <HAL_UART_RxCpltCallback+0x7c>)
 8000e44:	4813      	ldr	r0, [pc, #76]	; (8000e94 <HAL_UART_RxCpltCallback+0x80>)
 8000e46:	f008 fce1 	bl	800980c <HAL_UART_Receive_DMA>

		configASSERT( xResult == pdPASS );
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d00b      	beq.n	8000e68 <HAL_UART_RxCpltCallback+0x54>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e54:	b672      	cpsid	i
 8000e56:	f383 8811 	msr	BASEPRI, r3
 8000e5a:	f3bf 8f6f 	isb	sy
 8000e5e:	f3bf 8f4f 	dsb	sy
 8000e62:	b662      	cpsie	i
 8000e64:	613b      	str	r3, [r7, #16]
 8000e66:	e7fe      	b.n	8000e66 <HAL_UART_RxCpltCallback+0x52>
		portYIELD_FROM_ISR(checkIfYieldRequired);
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d007      	beq.n	8000e7e <HAL_UART_RxCpltCallback+0x6a>
 8000e6e:	4b0a      	ldr	r3, [pc, #40]	; (8000e98 <HAL_UART_RxCpltCallback+0x84>)
 8000e70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	f3bf 8f4f 	dsb	sy
 8000e7a:	f3bf 8f6f 	isb	sy

	}
}
 8000e7e:	bf00      	nop
 8000e80:	3718      	adds	r7, #24
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40004400 	.word	0x40004400
 8000e8c:	2000f450 	.word	0x2000f450
 8000e90:	2000f3a4 	.word	0x2000f3a4
 8000e94:	2000f890 	.word	0x2000f890
 8000e98:	e000ed04 	.word	0xe000ed04

08000e9c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) // tim2 trigger adc1 with 10000 Hz
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b088      	sub	sp, #32
 8000ea0:	af02      	add	r7, sp, #8
 8000ea2:	6078      	str	r0, [r7, #4]
	BaseType_t checkIfYieldRequired = pdFALSE, xResult;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60bb      	str	r3, [r7, #8]

	count_adc++;
 8000ea8:	4b30      	ldr	r3, [pc, #192]	; (8000f6c <HAL_ADC_ConvCpltCallback+0xd0>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	3301      	adds	r3, #1
 8000eae:	4a2f      	ldr	r2, [pc, #188]	; (8000f6c <HAL_ADC_ConvCpltCallback+0xd0>)
 8000eb0:	6013      	str	r3, [r2, #0]

	if (count_adc == 1) {
 8000eb2:	4b2e      	ldr	r3, [pc, #184]	; (8000f6c <HAL_ADC_ConvCpltCallback+0xd0>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d112      	bne.n	8000ee0 <HAL_ADC_ConvCpltCallback+0x44>
		for (int i = 0; i < VIBRO_TABLE_LEN; i++) {
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
 8000ebe:	e00c      	b.n	8000eda <HAL_ADC_ConvCpltCallback+0x3e>
			vibro_value_table[i] = 0;
 8000ec0:	4a2b      	ldr	r2, [pc, #172]	; (8000f70 <HAL_ADC_ConvCpltCallback+0xd4>)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			hal_value_table[i] = 0;
 8000eca:	4a2a      	ldr	r2, [pc, #168]	; (8000f74 <HAL_ADC_ConvCpltCallback+0xd8>)
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	2100      	movs	r1, #0
 8000ed0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < VIBRO_TABLE_LEN; i++) {
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	617b      	str	r3, [r7, #20]
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	2b09      	cmp	r3, #9
 8000ede:	ddef      	ble.n	8000ec0 <HAL_ADC_ConvCpltCallback+0x24>
	}

	//	vibro_value_table[count_adc-1] = adcValue[0];
	//	hal_value_table[count_adc-1] = adcValue[2];

	vibro_value_table[count_adc - 1]++;
 8000ee0:	4b22      	ldr	r3, [pc, #136]	; (8000f6c <HAL_ADC_ConvCpltCallback+0xd0>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	3b01      	subs	r3, #1
 8000ee6:	4a22      	ldr	r2, [pc, #136]	; (8000f70 <HAL_ADC_ConvCpltCallback+0xd4>)
 8000ee8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000eec:	3201      	adds	r2, #1
 8000eee:	b291      	uxth	r1, r2
 8000ef0:	4a1f      	ldr	r2, [pc, #124]	; (8000f70 <HAL_ADC_ConvCpltCallback+0xd4>)
 8000ef2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	hal_value_table[count_adc - 1]++;
 8000ef6:	4b1d      	ldr	r3, [pc, #116]	; (8000f6c <HAL_ADC_ConvCpltCallback+0xd0>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	3b01      	subs	r3, #1
 8000efc:	4a1d      	ldr	r2, [pc, #116]	; (8000f74 <HAL_ADC_ConvCpltCallback+0xd8>)
 8000efe:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000f02:	3201      	adds	r2, #1
 8000f04:	b291      	uxth	r1, r2
 8000f06:	4a1b      	ldr	r2, [pc, #108]	; (8000f74 <HAL_ADC_ConvCpltCallback+0xd8>)
 8000f08:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	if (count_adc == 5) {
 8000f0c:	4b17      	ldr	r3, [pc, #92]	; (8000f6c <HAL_ADC_ConvCpltCallback+0xd0>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b05      	cmp	r3, #5
 8000f12:	d127      	bne.n	8000f64 <HAL_ADC_ConvCpltCallback+0xc8>
		xResult = xTaskNotifyFromISR(xTaskADCHandle, 0, eNoAction, &checkIfYieldRequired);
 8000f14:	4b18      	ldr	r3, [pc, #96]	; (8000f78 <HAL_ADC_ConvCpltCallback+0xdc>)
 8000f16:	6818      	ldr	r0, [r3, #0]
 8000f18:	f107 0308 	add.w	r3, r7, #8
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	2300      	movs	r3, #0
 8000f20:	2200      	movs	r2, #0
 8000f22:	2100      	movs	r1, #0
 8000f24:	f00f fcee 	bl	8010904 <xTaskGenericNotifyFromISR>
 8000f28:	6138      	str	r0, [r7, #16]

		count_adc = 0;
 8000f2a:	4b10      	ldr	r3, [pc, #64]	; (8000f6c <HAL_ADC_ConvCpltCallback+0xd0>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]

		configASSERT(xResult == pdPASS);
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d00b      	beq.n	8000f4e <HAL_ADC_ConvCpltCallback+0xb2>
 8000f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f3a:	b672      	cpsid	i
 8000f3c:	f383 8811 	msr	BASEPRI, r3
 8000f40:	f3bf 8f6f 	isb	sy
 8000f44:	f3bf 8f4f 	dsb	sy
 8000f48:	b662      	cpsie	i
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	e7fe      	b.n	8000f4c <HAL_ADC_ConvCpltCallback+0xb0>
		portYIELD_FROM_ISR(checkIfYieldRequired);
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d007      	beq.n	8000f64 <HAL_ADC_ConvCpltCallback+0xc8>
 8000f54:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <HAL_ADC_ConvCpltCallback+0xe0>)
 8000f56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	f3bf 8f4f 	dsb	sy
 8000f60:	f3bf 8f6f 	isb	sy
	}
}
 8000f64:	bf00      	nop
 8000f66:	3718      	adds	r7, #24
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20000394 	.word	0x20000394
 8000f70:	20000398 	.word	0x20000398
 8000f74:	200003ac 	.word	0x200003ac
 8000f78:	2000f39c 	.word	0x2000f39c
 8000f7c:	e000ed04 	.word	0xe000ed04

08000f80 <extract_arg>:

/****************************Additionals functions*****************************/
void extract_arg(CMD_MODE_t *cmd, char * received_command){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]

	char argument[4];

	memset(argument, '\0', sizeof(argument));
 8000f8a:	f107 0308 	add.w	r3, r7, #8
 8000f8e:	2204      	movs	r2, #4
 8000f90:	2100      	movs	r1, #0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f01e fe34 	bl	801fc00 <memset>
	uint8_t i = 1; uint8_t j = 0;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	73fb      	strb	r3, [r7, #15]
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73bb      	strb	r3, [r7, #14]
	while( received_command[i] != '|') {
 8000fa0:	e00f      	b.n	8000fc2 <extract_arg+0x42>

		argument[j] = received_command[i];
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
 8000fa4:	683a      	ldr	r2, [r7, #0]
 8000fa6:	441a      	add	r2, r3
 8000fa8:	7bbb      	ldrb	r3, [r7, #14]
 8000faa:	7812      	ldrb	r2, [r2, #0]
 8000fac:	f107 0110 	add.w	r1, r7, #16
 8000fb0:	440b      	add	r3, r1
 8000fb2:	f803 2c08 	strb.w	r2, [r3, #-8]
		j++;
 8000fb6:	7bbb      	ldrb	r3, [r7, #14]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	73bb      	strb	r3, [r7, #14]
		i++;
 8000fbc:	7bfb      	ldrb	r3, [r7, #15]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	73fb      	strb	r3, [r7, #15]
	while( received_command[i] != '|') {
 8000fc2:	7bfb      	ldrb	r3, [r7, #15]
 8000fc4:	683a      	ldr	r2, [r7, #0]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	2b7c      	cmp	r3, #124	; 0x7c
 8000fcc:	d1e9      	bne.n	8000fa2 <extract_arg+0x22>

	}
	argument[j] = '\0';
 8000fce:	7bbb      	ldrb	r3, [r7, #14]
 8000fd0:	f107 0210 	add.w	r2, r7, #16
 8000fd4:	4413      	add	r3, r2
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	f803 2c08 	strb.w	r2, [r3, #-8]
	sscanf(argument, "%d", &(cmd->num)); // numer komendy
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	f107 0308 	add.w	r3, r7, #8
 8000fe2:	4968      	ldr	r1, [pc, #416]	; (8001184 <extract_arg+0x204>)
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f01e ff03 	bl	801fdf0 <siscanf>

	memset(argument, '\0', sizeof(argument));
 8000fea:	f107 0308 	add.w	r3, r7, #8
 8000fee:	2204      	movs	r2, #4
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f01e fe04 	bl	801fc00 <memset>
	j = 0; i++;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	73bb      	strb	r3, [r7, #14]
 8000ffc:	7bfb      	ldrb	r3, [r7, #15]
 8000ffe:	3301      	adds	r3, #1
 8001000:	73fb      	strb	r3, [r7, #15]
	while (received_command[i] != '|') {
 8001002:	e00f      	b.n	8001024 <extract_arg+0xa4>

		argument[j] = received_command[i];
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	683a      	ldr	r2, [r7, #0]
 8001008:	441a      	add	r2, r3
 800100a:	7bbb      	ldrb	r3, [r7, #14]
 800100c:	7812      	ldrb	r2, [r2, #0]
 800100e:	f107 0110 	add.w	r1, r7, #16
 8001012:	440b      	add	r3, r1
 8001014:	f803 2c08 	strb.w	r2, [r3, #-8]
		j++;
 8001018:	7bbb      	ldrb	r3, [r7, #14]
 800101a:	3301      	adds	r3, #1
 800101c:	73bb      	strb	r3, [r7, #14]
		i++;
 800101e:	7bfb      	ldrb	r3, [r7, #15]
 8001020:	3301      	adds	r3, #1
 8001022:	73fb      	strb	r3, [r7, #15]
	while (received_command[i] != '|') {
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	683a      	ldr	r2, [r7, #0]
 8001028:	4413      	add	r3, r2
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	2b7c      	cmp	r3, #124	; 0x7c
 800102e:	d1e9      	bne.n	8001004 <extract_arg+0x84>

	}
	argument[j] = '\0';
 8001030:	7bbb      	ldrb	r3, [r7, #14]
 8001032:	f107 0210 	add.w	r2, r7, #16
 8001036:	4413      	add	r3, r2
 8001038:	2200      	movs	r2, #0
 800103a:	f803 2c08 	strb.w	r2, [r3, #-8]
	sscanf(argument, "%d", &(cmd->arg)); // duty lub tenso kalibracja
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	1c5a      	adds	r2, r3, #1
 8001042:	f107 0308 	add.w	r3, r7, #8
 8001046:	494f      	ldr	r1, [pc, #316]	; (8001184 <extract_arg+0x204>)
 8001048:	4618      	mov	r0, r3
 800104a:	f01e fed1 	bl	801fdf0 <siscanf>

	memset(argument, '\0', sizeof(argument));
 800104e:	f107 0308 	add.w	r3, r7, #8
 8001052:	2204      	movs	r2, #4
 8001054:	2100      	movs	r1, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f01e fdd2 	bl	801fc00 <memset>
	j = 0; i++;
 800105c:	2300      	movs	r3, #0
 800105e:	73bb      	strb	r3, [r7, #14]
 8001060:	7bfb      	ldrb	r3, [r7, #15]
 8001062:	3301      	adds	r3, #1
 8001064:	73fb      	strb	r3, [r7, #15]
	while (received_command[i] != '|') {
 8001066:	e00f      	b.n	8001088 <extract_arg+0x108>

		argument[j] = received_command[i];
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	683a      	ldr	r2, [r7, #0]
 800106c:	441a      	add	r2, r3
 800106e:	7bbb      	ldrb	r3, [r7, #14]
 8001070:	7812      	ldrb	r2, [r2, #0]
 8001072:	f107 0110 	add.w	r1, r7, #16
 8001076:	440b      	add	r3, r1
 8001078:	f803 2c08 	strb.w	r2, [r3, #-8]
		j++;
 800107c:	7bbb      	ldrb	r3, [r7, #14]
 800107e:	3301      	adds	r3, #1
 8001080:	73bb      	strb	r3, [r7, #14]
		i++;
 8001082:	7bfb      	ldrb	r3, [r7, #15]
 8001084:	3301      	adds	r3, #1
 8001086:	73fb      	strb	r3, [r7, #15]
	while (received_command[i] != '|') {
 8001088:	7bfb      	ldrb	r3, [r7, #15]
 800108a:	683a      	ldr	r2, [r7, #0]
 800108c:	4413      	add	r3, r2
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b7c      	cmp	r3, #124	; 0x7c
 8001092:	d1e9      	bne.n	8001068 <extract_arg+0xe8>

	}
	argument[j] = '\0';
 8001094:	7bbb      	ldrb	r3, [r7, #14]
 8001096:	f107 0210 	add.w	r2, r7, #16
 800109a:	4413      	add	r3, r2
 800109c:	2200      	movs	r2, #0
 800109e:	f803 2c08 	strb.w	r2, [r3, #-8]
	sscanf(argument, "%d", &(cmd->rise_time)); // rise time
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	1c9a      	adds	r2, r3, #2
 80010a6:	f107 0308 	add.w	r3, r7, #8
 80010aa:	4936      	ldr	r1, [pc, #216]	; (8001184 <extract_arg+0x204>)
 80010ac:	4618      	mov	r0, r3
 80010ae:	f01e fe9f 	bl	801fdf0 <siscanf>

	memset(argument, '\0', sizeof(argument));
 80010b2:	f107 0308 	add.w	r3, r7, #8
 80010b6:	2204      	movs	r2, #4
 80010b8:	2100      	movs	r1, #0
 80010ba:	4618      	mov	r0, r3
 80010bc:	f01e fda0 	bl	801fc00 <memset>
	j = 0; i++;
 80010c0:	2300      	movs	r3, #0
 80010c2:	73bb      	strb	r3, [r7, #14]
 80010c4:	7bfb      	ldrb	r3, [r7, #15]
 80010c6:	3301      	adds	r3, #1
 80010c8:	73fb      	strb	r3, [r7, #15]
	while (received_command[i] != '|') {
 80010ca:	e00f      	b.n	80010ec <extract_arg+0x16c>

		argument[j] = received_command[i];
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	683a      	ldr	r2, [r7, #0]
 80010d0:	441a      	add	r2, r3
 80010d2:	7bbb      	ldrb	r3, [r7, #14]
 80010d4:	7812      	ldrb	r2, [r2, #0]
 80010d6:	f107 0110 	add.w	r1, r7, #16
 80010da:	440b      	add	r3, r1
 80010dc:	f803 2c08 	strb.w	r2, [r3, #-8]
		j++;
 80010e0:	7bbb      	ldrb	r3, [r7, #14]
 80010e2:	3301      	adds	r3, #1
 80010e4:	73bb      	strb	r3, [r7, #14]
		i++;
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
 80010e8:	3301      	adds	r3, #1
 80010ea:	73fb      	strb	r3, [r7, #15]
	while (received_command[i] != '|') {
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
 80010ee:	683a      	ldr	r2, [r7, #0]
 80010f0:	4413      	add	r3, r2
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b7c      	cmp	r3, #124	; 0x7c
 80010f6:	d1e9      	bne.n	80010cc <extract_arg+0x14c>

	}
	argument[j] = '\0';
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	f107 0210 	add.w	r2, r7, #16
 80010fe:	4413      	add	r3, r2
 8001100:	2200      	movs	r2, #0
 8001102:	f803 2c08 	strb.w	r2, [r3, #-8]
	sscanf(argument, "%d", &(cmd->stay_time)); // stay time
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	1cda      	adds	r2, r3, #3
 800110a:	f107 0308 	add.w	r3, r7, #8
 800110e:	491d      	ldr	r1, [pc, #116]	; (8001184 <extract_arg+0x204>)
 8001110:	4618      	mov	r0, r3
 8001112:	f01e fe6d 	bl	801fdf0 <siscanf>

	memset(argument, '\0', sizeof(argument));
 8001116:	f107 0308 	add.w	r3, r7, #8
 800111a:	2204      	movs	r2, #4
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f01e fd6e 	bl	801fc00 <memset>
	j = 0; i++;
 8001124:	2300      	movs	r3, #0
 8001126:	73bb      	strb	r3, [r7, #14]
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	3301      	adds	r3, #1
 800112c:	73fb      	strb	r3, [r7, #15]
	while (received_command[i] != ']') {
 800112e:	e00f      	b.n	8001150 <extract_arg+0x1d0>

		argument[j] = received_command[i];
 8001130:	7bfb      	ldrb	r3, [r7, #15]
 8001132:	683a      	ldr	r2, [r7, #0]
 8001134:	441a      	add	r2, r3
 8001136:	7bbb      	ldrb	r3, [r7, #14]
 8001138:	7812      	ldrb	r2, [r2, #0]
 800113a:	f107 0110 	add.w	r1, r7, #16
 800113e:	440b      	add	r3, r1
 8001140:	f803 2c08 	strb.w	r2, [r3, #-8]
		j++;
 8001144:	7bbb      	ldrb	r3, [r7, #14]
 8001146:	3301      	adds	r3, #1
 8001148:	73bb      	strb	r3, [r7, #14]
		i++;
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	3301      	adds	r3, #1
 800114e:	73fb      	strb	r3, [r7, #15]
	while (received_command[i] != ']') {
 8001150:	7bfb      	ldrb	r3, [r7, #15]
 8001152:	683a      	ldr	r2, [r7, #0]
 8001154:	4413      	add	r3, r2
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b5d      	cmp	r3, #93	; 0x5d
 800115a:	d1e9      	bne.n	8001130 <extract_arg+0x1b0>

	}
	argument[j] = '\0';
 800115c:	7bbb      	ldrb	r3, [r7, #14]
 800115e:	f107 0210 	add.w	r2, r7, #16
 8001162:	4413      	add	r3, r2
 8001164:	2200      	movs	r2, #0
 8001166:	f803 2c08 	strb.w	r2, [r3, #-8]
	sscanf(argument, "%d", &(cmd->fall_time)); // fall time
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	1d1a      	adds	r2, r3, #4
 800116e:	f107 0308 	add.w	r3, r7, #8
 8001172:	4904      	ldr	r1, [pc, #16]	; (8001184 <extract_arg+0x204>)
 8001174:	4618      	mov	r0, r3
 8001176:	f01e fe3b 	bl	801fdf0 <siscanf>

}
 800117a:	bf00      	nop
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	08021788 	.word	0x08021788

08001188 <uart_print>:
//	memset(msg_to_send, '\0', sizeof(msg_to_send));
//	sprintf(msg_to_send, "%s\r\n", msg);
//	CDC_Transmit_FS(msg_to_send, strlen(msg_to_send));
//}

void uart_print(char * msg){
 8001188:	b580      	push	{r7, lr}
 800118a:	b09c      	sub	sp, #112	; 0x70
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
	char msg_to_send[100];
	sprintf(msg_to_send, "%s\r\n", msg);
 8001190:	f107 030c 	add.w	r3, r7, #12
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	490b      	ldr	r1, [pc, #44]	; (80011c4 <uart_print+0x3c>)
 8001198:	4618      	mov	r0, r3
 800119a:	f01e fe09 	bl	801fdb0 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t *) msg_to_send, strlen(msg_to_send), HAL_MAX_DELAY);
 800119e:	f107 030c 	add.w	r3, r7, #12
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff f84c 	bl	8000240 <strlen>
 80011a8:	4603      	mov	r3, r0
 80011aa:	b29a      	uxth	r2, r3
 80011ac:	f107 010c 	add.w	r1, r7, #12
 80011b0:	f04f 33ff 	mov.w	r3, #4294967295
 80011b4:	4804      	ldr	r0, [pc, #16]	; (80011c8 <uart_print+0x40>)
 80011b6:	f008 fa97 	bl	80096e8 <HAL_UART_Transmit>
}
 80011ba:	bf00      	nop
 80011bc:	3770      	adds	r7, #112	; 0x70
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	0802178c 	.word	0x0802178c
 80011c8:	2000f514 	.word	0x2000f514

080011cc <get_time>:

char * get_time(uint32_t start_ms){
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af02      	add	r7, sp, #8
 80011d2:	6078      	str	r0, [r7, #4]
	uint16_t min, sec, milisec;
	uint32_t sys_tick_ms = HAL_GetTick() - start_ms;
 80011d4:	f001 fee4 	bl	8002fa0 <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	617b      	str	r3, [r7, #20]


	milisec = sys_tick_ms % 1000;
 80011e0:	697a      	ldr	r2, [r7, #20]
 80011e2:	4b1c      	ldr	r3, [pc, #112]	; (8001254 <get_time+0x88>)
 80011e4:	fba3 1302 	umull	r1, r3, r3, r2
 80011e8:	099b      	lsrs	r3, r3, #6
 80011ea:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80011ee:	fb01 f303 	mul.w	r3, r1, r3
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	827b      	strh	r3, [r7, #18]
	sec = (sys_tick_ms / 1000);
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	4a16      	ldr	r2, [pc, #88]	; (8001254 <get_time+0x88>)
 80011fa:	fba2 2303 	umull	r2, r3, r2, r3
 80011fe:	099b      	lsrs	r3, r3, #6
 8001200:	823b      	strh	r3, [r7, #16]
	min = sec / 60;
 8001202:	8a3b      	ldrh	r3, [r7, #16]
 8001204:	4a14      	ldr	r2, [pc, #80]	; (8001258 <get_time+0x8c>)
 8001206:	fba2 2303 	umull	r2, r3, r2, r3
 800120a:	095b      	lsrs	r3, r3, #5
 800120c:	81fb      	strh	r3, [r7, #14]
	sec = (sys_tick_ms / 1000) % 60;
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	4a10      	ldr	r2, [pc, #64]	; (8001254 <get_time+0x88>)
 8001212:	fba2 2303 	umull	r2, r3, r2, r3
 8001216:	0999      	lsrs	r1, r3, #6
 8001218:	4b0f      	ldr	r3, [pc, #60]	; (8001258 <get_time+0x8c>)
 800121a:	fba3 2301 	umull	r2, r3, r3, r1
 800121e:	095a      	lsrs	r2, r3, #5
 8001220:	4613      	mov	r3, r2
 8001222:	011b      	lsls	r3, r3, #4
 8001224:	1a9b      	subs	r3, r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	1aca      	subs	r2, r1, r3
 800122a:	4613      	mov	r3, r2
 800122c:	823b      	strh	r3, [r7, #16]

	strncpy(current_time, "", sizeof(current_time));
 800122e:	2228      	movs	r2, #40	; 0x28
 8001230:	490a      	ldr	r1, [pc, #40]	; (800125c <get_time+0x90>)
 8001232:	480b      	ldr	r0, [pc, #44]	; (8001260 <get_time+0x94>)
 8001234:	f01e fe62 	bl	801fefc <strncpy>
	sprintf(current_time, "%d|%d|%d", min, sec, milisec);
 8001238:	89fa      	ldrh	r2, [r7, #14]
 800123a:	8a39      	ldrh	r1, [r7, #16]
 800123c:	8a7b      	ldrh	r3, [r7, #18]
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	460b      	mov	r3, r1
 8001242:	4908      	ldr	r1, [pc, #32]	; (8001264 <get_time+0x98>)
 8001244:	4806      	ldr	r0, [pc, #24]	; (8001260 <get_time+0x94>)
 8001246:	f01e fdb3 	bl	801fdb0 <siprintf>
	return current_time;
 800124a:	4b05      	ldr	r3, [pc, #20]	; (8001260 <get_time+0x94>)
}
 800124c:	4618      	mov	r0, r3
 800124e:	3718      	adds	r7, #24
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	10624dd3 	.word	0x10624dd3
 8001258:	88888889 	.word	0x88888889
 800125c:	08021784 	.word	0x08021784
 8001260:	2000f30c 	.word	0x2000f30c
 8001264:	08021794 	.word	0x08021794

08001268 <copy_table>:

void copy_table(uint16_t tab[], uint16_t tab_bufor[], uint8_t table_len){
 8001268:	b480      	push	{r7}
 800126a:	b087      	sub	sp, #28
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	4613      	mov	r3, r2
 8001274:	71fb      	strb	r3, [r7, #7]

	for(int i = 0; i < table_len; i++){
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	e00c      	b.n	8001296 <copy_table+0x2e>
		tab_bufor[i] = tab[i];
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	441a      	add	r2, r3
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	68b9      	ldr	r1, [r7, #8]
 800128a:	440b      	add	r3, r1
 800128c:	8812      	ldrh	r2, [r2, #0]
 800128e:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < table_len; i++){
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	3301      	adds	r3, #1
 8001294:	617b      	str	r3, [r7, #20]
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	697a      	ldr	r2, [r7, #20]
 800129a:	429a      	cmp	r2, r3
 800129c:	dbee      	blt.n	800127c <copy_table+0x14>
	}

}
 800129e:	bf00      	nop
 80012a0:	371c      	adds	r7, #28
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <empty_table>:

void empty_table(uint16_t tab[], uint8_t table_len){
 80012aa:	b480      	push	{r7}
 80012ac:	b085      	sub	sp, #20
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
 80012b2:	460b      	mov	r3, r1
 80012b4:	70fb      	strb	r3, [r7, #3]

	for(int i = 0; i < table_len; i++){
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	e008      	b.n	80012ce <empty_table+0x24>
		tab[i] = 0;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	4413      	add	r3, r2
 80012c4:	2200      	movs	r2, #0
 80012c6:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < table_len; i++){
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	3301      	adds	r3, #1
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	78fb      	ldrb	r3, [r7, #3]
 80012d0:	68fa      	ldr	r2, [r7, #12]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	dbf2      	blt.n	80012bc <empty_table+0x12>
	}

}
 80012d6:	bf00      	nop
 80012d8:	3714      	adds	r7, #20
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <add_zero_to_string>:



// ********************** make frame *********************************//
char * add_zero_to_string(char * str, int jak_dlugosc){
 80012e2:	b590      	push	{r4, r7, lr}
 80012e4:	b087      	sub	sp, #28
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
 80012ea:	6039      	str	r1, [r7, #0]
    if(strlen(str)>=jak_dlugosc) return str;
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f7fe ffa7 	bl	8000240 <strlen>
 80012f2:	4602      	mov	r2, r0
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d301      	bcc.n	80012fe <add_zero_to_string+0x1c>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	e03f      	b.n	800137e <add_zero_to_string+0x9c>

    int ile_zer = jak_dlugosc-strlen(str);
 80012fe:	683c      	ldr	r4, [r7, #0]
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7fe ff9d 	bl	8000240 <strlen>
 8001306:	4603      	mov	r3, r0
 8001308:	1ae3      	subs	r3, r4, r3
 800130a:	613b      	str	r3, [r7, #16]
    char * new_str = (char*)malloc((strlen(str)+ile_zer+1)* sizeof(char));
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7fe ff97 	bl	8000240 <strlen>
 8001312:	4602      	mov	r2, r0
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	4413      	add	r3, r2
 8001318:	3301      	adds	r3, #1
 800131a:	4618      	mov	r0, r3
 800131c:	f01e fc46 	bl	801fbac <malloc>
 8001320:	4603      	mov	r3, r0
 8001322:	60fb      	str	r3, [r7, #12]
    char * zero_string = (char*)malloc((ile_zer+1)* sizeof(char));
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	3301      	adds	r3, #1
 8001328:	4618      	mov	r0, r3
 800132a:	f01e fc3f 	bl	801fbac <malloc>
 800132e:	4603      	mov	r3, r0
 8001330:	60bb      	str	r3, [r7, #8]

    int i = 0;
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]
    zero_string[0] = '\0';
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	2200      	movs	r2, #0
 800133a:	701a      	strb	r2, [r3, #0]
    while (i<ile_zer){
 800133c:	e007      	b.n	800134e <add_zero_to_string+0x6c>
        zero_string[i++] = '0';
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	1c5a      	adds	r2, r3, #1
 8001342:	617a      	str	r2, [r7, #20]
 8001344:	461a      	mov	r2, r3
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	4413      	add	r3, r2
 800134a:	2230      	movs	r2, #48	; 0x30
 800134c:	701a      	strb	r2, [r3, #0]
    while (i<ile_zer){
 800134e:	697a      	ldr	r2, [r7, #20]
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	429a      	cmp	r2, r3
 8001354:	dbf3      	blt.n	800133e <add_zero_to_string+0x5c>
    }
    zero_string[i] = '\0';
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	68ba      	ldr	r2, [r7, #8]
 800135a:	4413      	add	r3, r2
 800135c:	2200      	movs	r2, #0
 800135e:	701a      	strb	r2, [r3, #0]

    new_str[0] = '\0';   // ensures the memory is an empty string
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2200      	movs	r2, #0
 8001364:	701a      	strb	r2, [r3, #0]
    strcat(new_str, zero_string);
 8001366:	68b9      	ldr	r1, [r7, #8]
 8001368:	68f8      	ldr	r0, [r7, #12]
 800136a:	f01e fdb0 	bl	801fece <strcat>
    strcat(new_str, str);
 800136e:	6879      	ldr	r1, [r7, #4]
 8001370:	68f8      	ldr	r0, [r7, #12]
 8001372:	f01e fdac 	bl	801fece <strcat>

    free(zero_string);
 8001376:	68b8      	ldr	r0, [r7, #8]
 8001378:	f01e fc20 	bl	801fbbc <free>

    return new_str;
 800137c:	68fb      	ldr	r3, [r7, #12]
}
 800137e:	4618      	mov	r0, r3
 8001380:	371c      	adds	r7, #28
 8001382:	46bd      	mov	sp, r7
 8001384:	bd90      	pop	{r4, r7, pc}
	...

08001388 <int_to_stringv2>:

char * int_to_stringv2(int liczba){ // 0 - 9999
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]

    if(liczba == 0) return "0";
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d101      	bne.n	800139a <int_to_stringv2+0x12>
 8001396:	4b30      	ldr	r3, [pc, #192]	; (8001458 <int_to_stringv2+0xd0>)
 8001398:	e059      	b.n	800144e <int_to_stringv2+0xc6>

    char * string_liczba = (char*)malloc(5* sizeof(char));
 800139a:	2005      	movs	r0, #5
 800139c:	f01e fc06 	bl	801fbac <malloc>
 80013a0:	4603      	mov	r3, r0
 80013a2:	60bb      	str	r3, [r7, #8]
    int dzielnik = 1000;
 80013a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a8:	617b      	str	r3, [r7, #20]
    int int_length = 4;
 80013aa:	2304      	movs	r3, #4
 80013ac:	613b      	str	r3, [r7, #16]

    while(liczba/dzielnik == 0){
 80013ae:	e017      	b.n	80013e0 <int_to_stringv2+0x58>
        liczba %=1000;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4a2a      	ldr	r2, [pc, #168]	; (800145c <int_to_stringv2+0xd4>)
 80013b4:	fb82 1203 	smull	r1, r2, r2, r3
 80013b8:	1191      	asrs	r1, r2, #6
 80013ba:	17da      	asrs	r2, r3, #31
 80013bc:	1a8a      	subs	r2, r1, r2
 80013be:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013c2:	fb01 f202 	mul.w	r2, r1, r2
 80013c6:	1a9b      	subs	r3, r3, r2
 80013c8:	607b      	str	r3, [r7, #4]
        dzielnik /=10;
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	4a24      	ldr	r2, [pc, #144]	; (8001460 <int_to_stringv2+0xd8>)
 80013ce:	fb82 1203 	smull	r1, r2, r2, r3
 80013d2:	1092      	asrs	r2, r2, #2
 80013d4:	17db      	asrs	r3, r3, #31
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	617b      	str	r3, [r7, #20]
        int_length--;
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	3b01      	subs	r3, #1
 80013de:	613b      	str	r3, [r7, #16]
    while(liczba/dzielnik == 0){
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	fb92 f3f3 	sdiv	r3, r2, r3
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d0e1      	beq.n	80013b0 <int_to_stringv2+0x28>
    }

    int i = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]
    while (liczba>0 || int_length>0){
 80013f0:	e021      	b.n	8001436 <int_to_stringv2+0xae>
        string_liczba[i++] = (liczba/dzielnik)+48;
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	fb92 f3f3 	sdiv	r3, r2, r3
 80013fa:	b2da      	uxtb	r2, r3
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	1c59      	adds	r1, r3, #1
 8001400:	60f9      	str	r1, [r7, #12]
 8001402:	4619      	mov	r1, r3
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	440b      	add	r3, r1
 8001408:	3230      	adds	r2, #48	; 0x30
 800140a:	b2d2      	uxtb	r2, r2
 800140c:	701a      	strb	r2, [r3, #0]
        liczba %= dzielnik;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	697a      	ldr	r2, [r7, #20]
 8001412:	fb93 f2f2 	sdiv	r2, r3, r2
 8001416:	6979      	ldr	r1, [r7, #20]
 8001418:	fb01 f202 	mul.w	r2, r1, r2
 800141c:	1a9b      	subs	r3, r3, r2
 800141e:	607b      	str	r3, [r7, #4]
        dzielnik /= 10;
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	4a0f      	ldr	r2, [pc, #60]	; (8001460 <int_to_stringv2+0xd8>)
 8001424:	fb82 1203 	smull	r1, r2, r2, r3
 8001428:	1092      	asrs	r2, r2, #2
 800142a:	17db      	asrs	r3, r3, #31
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	617b      	str	r3, [r7, #20]
        int_length--;
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	3b01      	subs	r3, #1
 8001434:	613b      	str	r3, [r7, #16]
    while (liczba>0 || int_length>0){
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2b00      	cmp	r3, #0
 800143a:	dcda      	bgt.n	80013f2 <int_to_stringv2+0x6a>
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	2b00      	cmp	r3, #0
 8001440:	dcd7      	bgt.n	80013f2 <int_to_stringv2+0x6a>
    }
    string_liczba[i] = '\0';
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	68ba      	ldr	r2, [r7, #8]
 8001446:	4413      	add	r3, r2
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]

    return  string_liczba;
 800144c:	68bb      	ldr	r3, [r7, #8]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3718      	adds	r7, #24
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	080217a0 	.word	0x080217a0
 800145c:	10624dd3 	.word	0x10624dd3
 8001460:	66666667 	.word	0x66666667

08001464 <insert_to_frame>:

void insert_to_frame(char frame[], int index, char * element){
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
    int i;
    int j = 0;
 8001470:	2300      	movs	r3, #0
 8001472:	613b      	str	r3, [r7, #16]
    for(i = index; i < (index+strlen(element));i++){
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	617b      	str	r3, [r7, #20]
 8001478:	e00d      	b.n	8001496 <insert_to_frame+0x32>
        frame[i] = element[j++];
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	1c5a      	adds	r2, r3, #1
 800147e:	613a      	str	r2, [r7, #16]
 8001480:	461a      	mov	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	441a      	add	r2, r3
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	68f9      	ldr	r1, [r7, #12]
 800148a:	440b      	add	r3, r1
 800148c:	7812      	ldrb	r2, [r2, #0]
 800148e:	701a      	strb	r2, [r3, #0]
    for(i = index; i < (index+strlen(element));i++){
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	3301      	adds	r3, #1
 8001494:	617b      	str	r3, [r7, #20]
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f7fe fed2 	bl	8000240 <strlen>
 800149c:	4602      	mov	r2, r0
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	441a      	add	r2, r3
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d8e8      	bhi.n	800147a <insert_to_frame+0x16>
    }
    frame[i] = '\0';
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	68fa      	ldr	r2, [r7, #12]
 80014ac:	4413      	add	r3, r2
 80014ae:	2200      	movs	r2, #0
 80014b0:	701a      	strb	r2, [r3, #0]
}
 80014b2:	bf00      	nop
 80014b4:	3718      	adds	r7, #24
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
	...

080014bc <make_framev2>:

void make_framev2(char frame[], char * time, char * temp_f4, int vibro_value[10], int shunt_value, int hal_value[10], int tenso_value){
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
 80014c8:	603b      	str	r3, [r7, #0]
    int i;
    char * string_value;
    insert_to_frame(frame, 0, "[");
 80014ca:	4a5f      	ldr	r2, [pc, #380]	; (8001648 <make_framev2+0x18c>)
 80014cc:	2100      	movs	r1, #0
 80014ce:	68f8      	ldr	r0, [r7, #12]
 80014d0:	f7ff ffc8 	bl	8001464 <insert_to_frame>

    // time
    time = add_zero_to_string(time, 11);
 80014d4:	210b      	movs	r1, #11
 80014d6:	68b8      	ldr	r0, [r7, #8]
 80014d8:	f7ff ff03 	bl	80012e2 <add_zero_to_string>
 80014dc:	60b8      	str	r0, [r7, #8]
    insert_to_frame(frame, strlen(frame), time);
 80014de:	68f8      	ldr	r0, [r7, #12]
 80014e0:	f7fe feae 	bl	8000240 <strlen>
 80014e4:	4603      	mov	r3, r0
 80014e6:	68ba      	ldr	r2, [r7, #8]
 80014e8:	4619      	mov	r1, r3
 80014ea:	68f8      	ldr	r0, [r7, #12]
 80014ec:	f7ff ffba 	bl	8001464 <insert_to_frame>
    insert_to_frame(frame, strlen(frame), "|");
 80014f0:	68f8      	ldr	r0, [r7, #12]
 80014f2:	f7fe fea5 	bl	8000240 <strlen>
 80014f6:	4603      	mov	r3, r0
 80014f8:	4a54      	ldr	r2, [pc, #336]	; (800164c <make_framev2+0x190>)
 80014fa:	4619      	mov	r1, r3
 80014fc:	68f8      	ldr	r0, [r7, #12]
 80014fe:	f7ff ffb1 	bl	8001464 <insert_to_frame>

    // temp_f4
    temp_f4 = add_zero_to_string(temp_f4, 18);
 8001502:	2112      	movs	r1, #18
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f7ff feec 	bl	80012e2 <add_zero_to_string>
 800150a:	6078      	str	r0, [r7, #4]
    insert_to_frame(frame, strlen(frame), temp_f4);
 800150c:	68f8      	ldr	r0, [r7, #12]
 800150e:	f7fe fe97 	bl	8000240 <strlen>
 8001512:	4603      	mov	r3, r0
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	4619      	mov	r1, r3
 8001518:	68f8      	ldr	r0, [r7, #12]
 800151a:	f7ff ffa3 	bl	8001464 <insert_to_frame>
    insert_to_frame(frame, strlen(frame), "|");
 800151e:	68f8      	ldr	r0, [r7, #12]
 8001520:	f7fe fe8e 	bl	8000240 <strlen>
 8001524:	4603      	mov	r3, r0
 8001526:	4a49      	ldr	r2, [pc, #292]	; (800164c <make_framev2+0x190>)
 8001528:	4619      	mov	r1, r3
 800152a:	68f8      	ldr	r0, [r7, #12]
 800152c:	f7ff ff9a 	bl	8001464 <insert_to_frame>

    // vibro
    for(i = 0; i < 10; i++){
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
 8001534:	e022      	b.n	800157c <make_framev2+0xc0>
        string_value = add_zero_to_string(int_to_stringv2(vibro_value[i]), 4);
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	683a      	ldr	r2, [r7, #0]
 800153c:	4413      	add	r3, r2
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff ff21 	bl	8001388 <int_to_stringv2>
 8001546:	4603      	mov	r3, r0
 8001548:	2104      	movs	r1, #4
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fec9 	bl	80012e2 <add_zero_to_string>
 8001550:	6138      	str	r0, [r7, #16]
        insert_to_frame(frame, strlen(frame), string_value);
 8001552:	68f8      	ldr	r0, [r7, #12]
 8001554:	f7fe fe74 	bl	8000240 <strlen>
 8001558:	4603      	mov	r3, r0
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	4619      	mov	r1, r3
 800155e:	68f8      	ldr	r0, [r7, #12]
 8001560:	f7ff ff80 	bl	8001464 <insert_to_frame>
        insert_to_frame(frame, strlen(frame), "|");
 8001564:	68f8      	ldr	r0, [r7, #12]
 8001566:	f7fe fe6b 	bl	8000240 <strlen>
 800156a:	4603      	mov	r3, r0
 800156c:	4a37      	ldr	r2, [pc, #220]	; (800164c <make_framev2+0x190>)
 800156e:	4619      	mov	r1, r3
 8001570:	68f8      	ldr	r0, [r7, #12]
 8001572:	f7ff ff77 	bl	8001464 <insert_to_frame>
    for(i = 0; i < 10; i++){
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	3301      	adds	r3, #1
 800157a:	617b      	str	r3, [r7, #20]
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	2b09      	cmp	r3, #9
 8001580:	ddd9      	ble.n	8001536 <make_framev2+0x7a>
    }

    // shunt
    string_value = add_zero_to_string(int_to_stringv2(shunt_value), 4);
 8001582:	6a38      	ldr	r0, [r7, #32]
 8001584:	f7ff ff00 	bl	8001388 <int_to_stringv2>
 8001588:	4603      	mov	r3, r0
 800158a:	2104      	movs	r1, #4
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff fea8 	bl	80012e2 <add_zero_to_string>
 8001592:	6138      	str	r0, [r7, #16]
    insert_to_frame(frame, strlen(frame), string_value);
 8001594:	68f8      	ldr	r0, [r7, #12]
 8001596:	f7fe fe53 	bl	8000240 <strlen>
 800159a:	4603      	mov	r3, r0
 800159c:	693a      	ldr	r2, [r7, #16]
 800159e:	4619      	mov	r1, r3
 80015a0:	68f8      	ldr	r0, [r7, #12]
 80015a2:	f7ff ff5f 	bl	8001464 <insert_to_frame>
    insert_to_frame(frame, strlen(frame), "|");
 80015a6:	68f8      	ldr	r0, [r7, #12]
 80015a8:	f7fe fe4a 	bl	8000240 <strlen>
 80015ac:	4603      	mov	r3, r0
 80015ae:	4a27      	ldr	r2, [pc, #156]	; (800164c <make_framev2+0x190>)
 80015b0:	4619      	mov	r1, r3
 80015b2:	68f8      	ldr	r0, [r7, #12]
 80015b4:	f7ff ff56 	bl	8001464 <insert_to_frame>

    // hal
    for(i = 0; i < 10; i++){
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
 80015bc:	e022      	b.n	8001604 <make_framev2+0x148>
        string_value = add_zero_to_string(int_to_stringv2(hal_value[i]), 4);
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015c4:	4413      	add	r3, r2
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff fedd 	bl	8001388 <int_to_stringv2>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2104      	movs	r1, #4
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff fe85 	bl	80012e2 <add_zero_to_string>
 80015d8:	6138      	str	r0, [r7, #16]
        insert_to_frame(frame, strlen(frame), string_value);
 80015da:	68f8      	ldr	r0, [r7, #12]
 80015dc:	f7fe fe30 	bl	8000240 <strlen>
 80015e0:	4603      	mov	r3, r0
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	4619      	mov	r1, r3
 80015e6:	68f8      	ldr	r0, [r7, #12]
 80015e8:	f7ff ff3c 	bl	8001464 <insert_to_frame>
        insert_to_frame(frame, strlen(frame), "|");
 80015ec:	68f8      	ldr	r0, [r7, #12]
 80015ee:	f7fe fe27 	bl	8000240 <strlen>
 80015f2:	4603      	mov	r3, r0
 80015f4:	4a15      	ldr	r2, [pc, #84]	; (800164c <make_framev2+0x190>)
 80015f6:	4619      	mov	r1, r3
 80015f8:	68f8      	ldr	r0, [r7, #12]
 80015fa:	f7ff ff33 	bl	8001464 <insert_to_frame>
    for(i = 0; i < 10; i++){
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	3301      	adds	r3, #1
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	2b09      	cmp	r3, #9
 8001608:	ddd9      	ble.n	80015be <make_framev2+0x102>
    }

    // tenso
    string_value = add_zero_to_string(int_to_stringv2(tenso_value), 4);
 800160a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800160c:	f7ff febc 	bl	8001388 <int_to_stringv2>
 8001610:	4603      	mov	r3, r0
 8001612:	2104      	movs	r1, #4
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fe64 	bl	80012e2 <add_zero_to_string>
 800161a:	6138      	str	r0, [r7, #16]
    insert_to_frame(frame, strlen(frame), string_value);
 800161c:	68f8      	ldr	r0, [r7, #12]
 800161e:	f7fe fe0f 	bl	8000240 <strlen>
 8001622:	4603      	mov	r3, r0
 8001624:	693a      	ldr	r2, [r7, #16]
 8001626:	4619      	mov	r1, r3
 8001628:	68f8      	ldr	r0, [r7, #12]
 800162a:	f7ff ff1b 	bl	8001464 <insert_to_frame>
    insert_to_frame(frame, strlen(frame), "]");
 800162e:	68f8      	ldr	r0, [r7, #12]
 8001630:	f7fe fe06 	bl	8000240 <strlen>
 8001634:	4603      	mov	r3, r0
 8001636:	4a06      	ldr	r2, [pc, #24]	; (8001650 <make_framev2+0x194>)
 8001638:	4619      	mov	r1, r3
 800163a:	68f8      	ldr	r0, [r7, #12]
 800163c:	f7ff ff12 	bl	8001464 <insert_to_frame>
}
 8001640:	bf00      	nop
 8001642:	3718      	adds	r7, #24
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	080217a4 	.word	0x080217a4
 800164c:	080217a8 	.word	0x080217a8
 8001650:	080217ac 	.word	0x080217ac

08001654 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	4a07      	ldr	r2, [pc, #28]	; (8001680 <vApplicationGetIdleTaskMemory+0x2c>)
 8001664:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	4a06      	ldr	r2, [pc, #24]	; (8001684 <vApplicationGetIdleTaskMemory+0x30>)
 800166a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2280      	movs	r2, #128	; 0x80
 8001670:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8001672:	bf00      	nop
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	200003c8 	.word	0x200003c8
 8001684:	2000041c 	.word	0x2000041c

08001688 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001688:	b5b0      	push	{r4, r5, r7, lr}
 800168a:	b090      	sub	sp, #64	; 0x40
 800168c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  DWT->CTRL |= (1 << 0);
 800168e:	4b5c      	ldr	r3, [pc, #368]	; (8001800 <main+0x178>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a5b      	ldr	r2, [pc, #364]	; (8001800 <main+0x178>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6013      	str	r3, [r2, #0]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800169a:	f001 fc60 	bl	8002f5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800169e:	f000 f8e7 	bl	8001870 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016a2:	f000 fcfd 	bl	80020a0 <MX_GPIO_Init>
  MX_DMA_Init();
 80016a6:	f000 fcc1 	bl	800202c <MX_DMA_Init>
  MX_USART3_UART_Init();
 80016aa:	f000 fc8f 	bl	8001fcc <MX_USART3_UART_Init>
  MX_TIM6_Init();
 80016ae:	f000 faf7 	bl	8001ca0 <MX_TIM6_Init>
  MX_RTC_Init();
 80016b2:	f000 fa8d 	bl	8001bd0 <MX_RTC_Init>
  MX_USART2_UART_Init();
 80016b6:	f000 fc59 	bl	8001f6c <MX_USART2_UART_Init>
  MX_TIM9_Init();
 80016ba:	f000 fbd5 	bl	8001e68 <MX_TIM9_Init>
  MX_TIM10_Init();
 80016be:	f000 fc0d 	bl	8001edc <MX_TIM10_Init>
  MX_TIM11_Init();
 80016c2:	f000 fc2f 	bl	8001f24 <MX_TIM11_Init>
  MX_ADC1_Init();
 80016c6:	f000 f971 	bl	80019ac <MX_ADC1_Init>
  MX_ADC2_Init();
 80016ca:	f000 f9dd 	bl	8001a88 <MX_ADC2_Init>
  MX_ADC3_Init();
 80016ce:	f000 fa2d 	bl	8001b2c <MX_ADC3_Init>
  MX_TIM2_Init();
 80016d2:	f000 fa99 	bl	8001c08 <MX_TIM2_Init>
  MX_TIM8_Init();
 80016d6:	f000 fb1b 	bl	8001d10 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80016da:	484a      	ldr	r0, [pc, #296]	; (8001804 <main+0x17c>)
 80016dc:	f006 fcfc 	bl	80080d8 <HAL_TIM_Base_Start_IT>

  memset(uartf4_received, '\0', sizeof(uartf4_received));
 80016e0:	2233      	movs	r2, #51	; 0x33
 80016e2:	2100      	movs	r1, #0
 80016e4:	4848      	ldr	r0, [pc, #288]	; (8001808 <main+0x180>)
 80016e6:	f01e fa8b 	bl	801fc00 <memset>
  HAL_UART_Receive_DMA(&huart2, (uint8_t*) uartf4_received, UARTF4_TEMP_FRAME_SIZE);
 80016ea:	2232      	movs	r2, #50	; 0x32
 80016ec:	4946      	ldr	r1, [pc, #280]	; (8001808 <main+0x180>)
 80016ee:	4847      	ldr	r0, [pc, #284]	; (800180c <main+0x184>)
 80016f0:	f008 f88c 	bl	800980c <HAL_UART_Receive_DMA>

  vSetVarulMaxPRIGROUPValue();
 80016f4:	f00f fc48 	bl	8010f88 <vSetVarulMaxPRIGROUPValue>
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */

  xMutexSensValue = xSemaphoreCreateMutex();
 80016f8:	2001      	movs	r0, #1
 80016fa:	f00c fe5b 	bl	800e3b4 <xQueueCreateMutex>
 80016fe:	4602      	mov	r2, r0
 8001700:	4b43      	ldr	r3, [pc, #268]	; (8001810 <main+0x188>)
 8001702:	601a      	str	r2, [r3, #0]
  xSemaphoreGive(xMutexSensValue);
 8001704:	4b42      	ldr	r3, [pc, #264]	; (8001810 <main+0x188>)
 8001706:	6818      	ldr	r0, [r3, #0]
 8001708:	2300      	movs	r3, #0
 800170a:	2200      	movs	r2, #0
 800170c:	2100      	movs	r1, #0
 800170e:	f00c fe85 	bl	800e41c <xQueueGenericSend>
  xMutexBLDC = xSemaphoreCreateMutex();
 8001712:	2001      	movs	r0, #1
 8001714:	f00c fe4e 	bl	800e3b4 <xQueueCreateMutex>
 8001718:	4602      	mov	r2, r0
 800171a:	4b3e      	ldr	r3, [pc, #248]	; (8001814 <main+0x18c>)
 800171c:	601a      	str	r2, [r3, #0]
  xSemaphoreGive(xMutexBLDC);
 800171e:	4b3d      	ldr	r3, [pc, #244]	; (8001814 <main+0x18c>)
 8001720:	6818      	ldr	r0, [r3, #0]
 8001722:	2300      	movs	r3, #0
 8001724:	2200      	movs	r2, #0
 8001726:	2100      	movs	r1, #0
 8001728:	f00c fe78 	bl	800e41c <xQueueGenericSend>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800172c:	4b3a      	ldr	r3, [pc, #232]	; (8001818 <main+0x190>)
 800172e:	f107 041c 	add.w	r4, r7, #28
 8001732:	461d      	mov	r5, r3
 8001734:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001736:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001738:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800173c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001740:	f107 031c 	add.w	r3, r7, #28
 8001744:	2100      	movs	r1, #0
 8001746:	4618      	mov	r0, r3
 8001748:	f00c f93b 	bl	800d9c2 <osThreadCreate>
 800174c:	4602      	mov	r2, r0
 800174e:	4b33      	ldr	r3, [pc, #204]	; (800181c <main+0x194>)
 8001750:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  osThreadDef(TaskTCPinit, vTaskTCPinit, osPriorityNormal, 0, 128);
 8001752:	4b33      	ldr	r3, [pc, #204]	; (8001820 <main+0x198>)
 8001754:	463c      	mov	r4, r7
 8001756:	461d      	mov	r5, r3
 8001758:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800175a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800175c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001760:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  xTaskTCPinitHandle = osThreadCreate(osThread(TaskTCPinit), NULL);
 8001764:	463b      	mov	r3, r7
 8001766:	2100      	movs	r1, #0
 8001768:	4618      	mov	r0, r3
 800176a:	f00c f92a 	bl	800d9c2 <osThreadCreate>
 800176e:	4602      	mov	r2, r0
 8001770:	4b2c      	ldr	r3, [pc, #176]	; (8001824 <main+0x19c>)
 8001772:	601a      	str	r2, [r3, #0]

  /* control panel tasks */
  xTaskCreate(vTaskSendData, "Task-Send", 500, NULL, 3, &xTaskSendDataHandle);
 8001774:	4b2c      	ldr	r3, [pc, #176]	; (8001828 <main+0x1a0>)
 8001776:	9301      	str	r3, [sp, #4]
 8001778:	2303      	movs	r3, #3
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	2300      	movs	r3, #0
 800177e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001782:	492a      	ldr	r1, [pc, #168]	; (800182c <main+0x1a4>)
 8001784:	482a      	ldr	r0, [pc, #168]	; (8001830 <main+0x1a8>)
 8001786:	f00d fde4 	bl	800f352 <xTaskCreate>

  xTaskCreate(vTaskReceivedData, "Task-Received", 500, NULL, 3, &xTaskReceivedDataHandle);
 800178a:	4b2a      	ldr	r3, [pc, #168]	; (8001834 <main+0x1ac>)
 800178c:	9301      	str	r3, [sp, #4]
 800178e:	2303      	movs	r3, #3
 8001790:	9300      	str	r3, [sp, #0]
 8001792:	2300      	movs	r3, #0
 8001794:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001798:	4927      	ldr	r1, [pc, #156]	; (8001838 <main+0x1b0>)
 800179a:	4828      	ldr	r0, [pc, #160]	; (800183c <main+0x1b4>)
 800179c:	f00d fdd9 	bl	800f352 <xTaskCreate>

  xTaskCreate(vTaskBLDC, "Task-BLDC", 500, NULL, 1, &xTaskBLDCHandle);
 80017a0:	4b27      	ldr	r3, [pc, #156]	; (8001840 <main+0x1b8>)
 80017a2:	9301      	str	r3, [sp, #4]
 80017a4:	2301      	movs	r3, #1
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	2300      	movs	r3, #0
 80017aa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80017ae:	4925      	ldr	r1, [pc, #148]	; (8001844 <main+0x1bc>)
 80017b0:	4825      	ldr	r0, [pc, #148]	; (8001848 <main+0x1c0>)
 80017b2:	f00d fdce 	bl	800f352 <xTaskCreate>

  xTaskCreate(vTaskADC, "Task-ADC", 500, NULL, 4, &xTaskADCHandle);
 80017b6:	4b25      	ldr	r3, [pc, #148]	; (800184c <main+0x1c4>)
 80017b8:	9301      	str	r3, [sp, #4]
 80017ba:	2304      	movs	r3, #4
 80017bc:	9300      	str	r3, [sp, #0]
 80017be:	2300      	movs	r3, #0
 80017c0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80017c4:	4922      	ldr	r1, [pc, #136]	; (8001850 <main+0x1c8>)
 80017c6:	4823      	ldr	r0, [pc, #140]	; (8001854 <main+0x1cc>)
 80017c8:	f00d fdc3 	bl	800f352 <xTaskCreate>

  xTaskCreate(vTaskTempF4UART, "Task-Temp", 500, NULL, 5, &xTaskTempF4UARTHandle);
 80017cc:	4b22      	ldr	r3, [pc, #136]	; (8001858 <main+0x1d0>)
 80017ce:	9301      	str	r3, [sp, #4]
 80017d0:	2305      	movs	r3, #5
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	2300      	movs	r3, #0
 80017d6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80017da:	4920      	ldr	r1, [pc, #128]	; (800185c <main+0x1d4>)
 80017dc:	4820      	ldr	r0, [pc, #128]	; (8001860 <main+0x1d8>)
 80017de:	f00d fdb8 	bl	800f352 <xTaskCreate>

  xTaskCreate(vTaskTenso, "Task-Tenso", 500, NULL, 2, &xTaskTensoHandle);
 80017e2:	4b20      	ldr	r3, [pc, #128]	; (8001864 <main+0x1dc>)
 80017e4:	9301      	str	r3, [sp, #4]
 80017e6:	2302      	movs	r3, #2
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	2300      	movs	r3, #0
 80017ec:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80017f0:	491d      	ldr	r1, [pc, #116]	; (8001868 <main+0x1e0>)
 80017f2:	481e      	ldr	r0, [pc, #120]	; (800186c <main+0x1e4>)
 80017f4:	f00d fdad 	bl	800f352 <xTaskCreate>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80017f8:	f00c f8cc 	bl	800d994 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017fc:	e7fe      	b.n	80017fc <main+0x174>
 80017fe:	bf00      	nop
 8001800:	e0001000 	.word	0xe0001000
 8001804:	2000f850 	.word	0x2000f850
 8001808:	2000f3a4 	.word	0x2000f3a4
 800180c:	2000f890 	.word	0x2000f890
 8001810:	2000f234 	.word	0x2000f234
 8001814:	2000f3d8 	.word	0x2000f3d8
 8001818:	08021808 	.word	0x08021808
 800181c:	2000f46c 	.word	0x2000f46c
 8001820:	08021830 	.word	0x08021830
 8001824:	2000f4d0 	.word	0x2000f4d0
 8001828:	2000f3e0 	.word	0x2000f3e0
 800182c:	080217b0 	.word	0x080217b0
 8001830:	080005f1 	.word	0x080005f1
 8001834:	2000f230 	.word	0x2000f230
 8001838:	080217bc 	.word	0x080217bc
 800183c:	08000779 	.word	0x08000779
 8001840:	2000f3e8 	.word	0x2000f3e8
 8001844:	080217cc 	.word	0x080217cc
 8001848:	08000b61 	.word	0x08000b61
 800184c:	2000f39c 	.word	0x2000f39c
 8001850:	080217d8 	.word	0x080217d8
 8001854:	08000acd 	.word	0x08000acd
 8001858:	2000f450 	.word	0x2000f450
 800185c:	080217e4 	.word	0x080217e4
 8001860:	08000d61 	.word	0x08000d61
 8001864:	2000f238 	.word	0x2000f238
 8001868:	080217f0 	.word	0x080217f0
 800186c:	08000dc9 	.word	0x08000dc9

08001870 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b0b8      	sub	sp, #224	; 0xe0
 8001874:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001876:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800187a:	2234      	movs	r2, #52	; 0x34
 800187c:	2100      	movs	r1, #0
 800187e:	4618      	mov	r0, r3
 8001880:	f01e f9be 	bl	801fc00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001884:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001894:	f107 0308 	add.w	r3, r7, #8
 8001898:	2290      	movs	r2, #144	; 0x90
 800189a:	2100      	movs	r1, #0
 800189c:	4618      	mov	r0, r3
 800189e:	f01e f9af 	bl	801fc00 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80018a2:	f005 f9d1 	bl	8006c48 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a6:	4b3e      	ldr	r3, [pc, #248]	; (80019a0 <SystemClock_Config+0x130>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018aa:	4a3d      	ldr	r2, [pc, #244]	; (80019a0 <SystemClock_Config+0x130>)
 80018ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b0:	6413      	str	r3, [r2, #64]	; 0x40
 80018b2:	4b3b      	ldr	r3, [pc, #236]	; (80019a0 <SystemClock_Config+0x130>)
 80018b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ba:	607b      	str	r3, [r7, #4]
 80018bc:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018be:	4b39      	ldr	r3, [pc, #228]	; (80019a4 <SystemClock_Config+0x134>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a38      	ldr	r2, [pc, #224]	; (80019a4 <SystemClock_Config+0x134>)
 80018c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80018c8:	6013      	str	r3, [r2, #0]
 80018ca:	4b36      	ldr	r3, [pc, #216]	; (80019a4 <SystemClock_Config+0x134>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80018d6:	2309      	movs	r3, #9
 80018d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80018dc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80018e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80018e4:	2301      	movs	r3, #1
 80018e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ea:	2302      	movs	r3, #2
 80018ec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018f0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018f4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018f8:	2304      	movs	r3, #4
 80018fa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 80018fe:	23d8      	movs	r3, #216	; 0xd8
 8001900:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001904:	2302      	movs	r3, #2
 8001906:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800190a:	2309      	movs	r3, #9
 800190c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001910:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001914:	4618      	mov	r0, r3
 8001916:	f005 f9f7 	bl	8006d08 <HAL_RCC_OscConfig>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001920:	f000 fd66 	bl	80023f0 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001924:	f005 f9a0 	bl	8006c68 <HAL_PWREx_EnableOverDrive>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800192e:	f000 fd5f 	bl	80023f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001932:	230f      	movs	r3, #15
 8001934:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001938:	2302      	movs	r3, #2
 800193a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800193e:	2300      	movs	r3, #0
 8001940:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001944:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001948:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800194c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001950:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001954:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001958:	2107      	movs	r1, #7
 800195a:	4618      	mov	r0, r3
 800195c:	f005 fc46 	bl	80071ec <HAL_RCC_ClockConfig>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <SystemClock_Config+0xfa>
  {
    Error_Handler();
 8001966:	f000 fd43 	bl	80023f0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 800196a:	4b0f      	ldr	r3, [pc, #60]	; (80019a8 <SystemClock_Config+0x138>)
 800196c:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800196e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001972:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001974:	2300      	movs	r3, #0
 8001976:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001978:	2300      	movs	r3, #0
 800197a:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800197c:	2300      	movs	r3, #0
 800197e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001982:	f107 0308 	add.w	r3, r7, #8
 8001986:	4618      	mov	r0, r3
 8001988:	f005 fe56 	bl	8007638 <HAL_RCCEx_PeriphCLKConfig>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <SystemClock_Config+0x126>
  {
    Error_Handler();
 8001992:	f000 fd2d 	bl	80023f0 <Error_Handler>
  }
}
 8001996:	bf00      	nop
 8001998:	37e0      	adds	r7, #224	; 0xe0
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40007000 	.word	0x40007000
 80019a8:	002001a0 	.word	0x002001a0

080019ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019b2:	463b      	mov	r3, r7
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80019be:	4b30      	ldr	r3, [pc, #192]	; (8001a80 <MX_ADC1_Init+0xd4>)
 80019c0:	4a30      	ldr	r2, [pc, #192]	; (8001a84 <MX_ADC1_Init+0xd8>)
 80019c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80019c4:	4b2e      	ldr	r3, [pc, #184]	; (8001a80 <MX_ADC1_Init+0xd4>)
 80019c6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80019ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019cc:	4b2c      	ldr	r3, [pc, #176]	; (8001a80 <MX_ADC1_Init+0xd4>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80019d2:	4b2b      	ldr	r3, [pc, #172]	; (8001a80 <MX_ADC1_Init+0xd4>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019d8:	4b29      	ldr	r3, [pc, #164]	; (8001a80 <MX_ADC1_Init+0xd4>)
 80019da:	2200      	movs	r2, #0
 80019dc:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019de:	4b28      	ldr	r3, [pc, #160]	; (8001a80 <MX_ADC1_Init+0xd4>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80019e6:	4b26      	ldr	r3, [pc, #152]	; (8001a80 <MX_ADC1_Init+0xd4>)
 80019e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80019ee:	4b24      	ldr	r3, [pc, #144]	; (8001a80 <MX_ADC1_Init+0xd4>)
 80019f0:	f04f 6230 	mov.w	r2, #184549376	; 0xb000000
 80019f4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019f6:	4b22      	ldr	r3, [pc, #136]	; (8001a80 <MX_ADC1_Init+0xd4>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80019fc:	4b20      	ldr	r3, [pc, #128]	; (8001a80 <MX_ADC1_Init+0xd4>)
 80019fe:	2203      	movs	r2, #3
 8001a00:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a02:	4b1f      	ldr	r3, [pc, #124]	; (8001a80 <MX_ADC1_Init+0xd4>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001a0a:	4b1d      	ldr	r3, [pc, #116]	; (8001a80 <MX_ADC1_Init+0xd4>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a10:	481b      	ldr	r0, [pc, #108]	; (8001a80 <MX_ADC1_Init+0xd4>)
 8001a12:	f001 faf3 	bl	8002ffc <HAL_ADC_Init>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001a1c:	f000 fce8 	bl	80023f0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001a20:	2303      	movs	r3, #3
 8001a22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a24:	2301      	movs	r3, #1
 8001a26:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001a28:	2307      	movs	r3, #7
 8001a2a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a2c:	463b      	mov	r3, r7
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4813      	ldr	r0, [pc, #76]	; (8001a80 <MX_ADC1_Init+0xd4>)
 8001a32:	f001 fdbf 	bl	80035b4 <HAL_ADC_ConfigChannel>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001a3c:	f000 fcd8 	bl	80023f0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001a40:	2304      	movs	r3, #4
 8001a42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001a44:	2302      	movs	r3, #2
 8001a46:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a48:	463b      	mov	r3, r7
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	480c      	ldr	r0, [pc, #48]	; (8001a80 <MX_ADC1_Init+0xd4>)
 8001a4e:	f001 fdb1 	bl	80035b4 <HAL_ADC_ConfigChannel>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001a58:	f000 fcca 	bl	80023f0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001a5c:	2306      	movs	r3, #6
 8001a5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001a60:	2303      	movs	r3, #3
 8001a62:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a64:	463b      	mov	r3, r7
 8001a66:	4619      	mov	r1, r3
 8001a68:	4805      	ldr	r0, [pc, #20]	; (8001a80 <MX_ADC1_Init+0xd4>)
 8001a6a:	f001 fda3 	bl	80035b4 <HAL_ADC_ConfigChannel>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8001a74:	f000 fcbc 	bl	80023f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a78:	bf00      	nop
 8001a7a:	3710      	adds	r7, #16
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	2000f680 	.word	0x2000f680
 8001a84:	40012000 	.word	0x40012000

08001a88 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a8e:	463b      	mov	r3, r7
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	605a      	str	r2, [r3, #4]
 8001a96:	609a      	str	r2, [r3, #8]
 8001a98:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 8001a9a:	4b21      	ldr	r3, [pc, #132]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001a9c:	4a21      	ldr	r2, [pc, #132]	; (8001b24 <MX_ADC2_Init+0x9c>)
 8001a9e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001aa0:	4b1f      	ldr	r3, [pc, #124]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001aa2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001aa6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001aae:	4b1c      	ldr	r3, [pc, #112]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001ab4:	4b1a      	ldr	r3, [pc, #104]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001aba:	4b19      	ldr	r3, [pc, #100]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ac2:	4b17      	ldr	r3, [pc, #92]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ac8:	4b15      	ldr	r3, [pc, #84]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001aca:	4a17      	ldr	r2, [pc, #92]	; (8001b28 <MX_ADC2_Init+0xa0>)
 8001acc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ace:	4b14      	ldr	r3, [pc, #80]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001ad4:	4b12      	ldr	r3, [pc, #72]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001ada:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ae2:	4b0f      	ldr	r3, [pc, #60]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001ae8:	480d      	ldr	r0, [pc, #52]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001aea:	f001 fa87 	bl	8002ffc <HAL_ADC_Init>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001af4:	f000 fc7c 	bl	80023f0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001af8:	2305      	movs	r3, #5
 8001afa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001afc:	2301      	movs	r3, #1
 8001afe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001b04:	463b      	mov	r3, r7
 8001b06:	4619      	mov	r1, r3
 8001b08:	4805      	ldr	r0, [pc, #20]	; (8001b20 <MX_ADC2_Init+0x98>)
 8001b0a:	f001 fd53 	bl	80035b4 <HAL_ADC_ConfigChannel>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001b14:	f000 fc6c 	bl	80023f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001b18:	bf00      	nop
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	2000f594 	.word	0x2000f594
 8001b24:	40012100 	.word	0x40012100
 8001b28:	0f000001 	.word	0x0f000001

08001b2c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b32:	463b      	mov	r3, r7
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc3.Instance = ADC3;
 8001b3e:	4b21      	ldr	r3, [pc, #132]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b40:	4a21      	ldr	r2, [pc, #132]	; (8001bc8 <MX_ADC3_Init+0x9c>)
 8001b42:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001b44:	4b1f      	ldr	r3, [pc, #124]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b46:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001b4a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001b4c:	4b1d      	ldr	r3, [pc, #116]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b52:	4b1c      	ldr	r3, [pc, #112]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001b58:	4b1a      	ldr	r3, [pc, #104]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001b5e:	4b19      	ldr	r3, [pc, #100]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b66:	4b17      	ldr	r3, [pc, #92]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b6c:	4b15      	ldr	r3, [pc, #84]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b6e:	4a17      	ldr	r2, [pc, #92]	; (8001bcc <MX_ADC3_Init+0xa0>)
 8001b70:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b72:	4b14      	ldr	r3, [pc, #80]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001b78:	4b12      	ldr	r3, [pc, #72]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001b7e:	4b11      	ldr	r3, [pc, #68]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b86:	4b0f      	ldr	r3, [pc, #60]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b88:	2201      	movs	r2, #1
 8001b8a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001b8c:	480d      	ldr	r0, [pc, #52]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001b8e:	f001 fa35 	bl	8002ffc <HAL_ADC_Init>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001b98:	f000 fc2a 	bl	80023f0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001b9c:	2306      	movs	r3, #6
 8001b9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001ba8:	463b      	mov	r3, r7
 8001baa:	4619      	mov	r1, r3
 8001bac:	4805      	ldr	r0, [pc, #20]	; (8001bc4 <MX_ADC3_Init+0x98>)
 8001bae:	f001 fd01 	bl	80035b4 <HAL_ADC_ConfigChannel>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001bb8:	f000 fc1a 	bl	80023f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001bbc:	bf00      	nop
 8001bbe:	3710      	adds	r7, #16
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	2000f6c8 	.word	0x2000f6c8
 8001bc8:	40012200 	.word	0x40012200
 8001bcc:	0f000001 	.word	0x0f000001

08001bd0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001bd4:	4b0a      	ldr	r3, [pc, #40]	; (8001c00 <MX_RTC_Init+0x30>)
 8001bd6:	4a0b      	ldr	r2, [pc, #44]	; (8001c04 <MX_RTC_Init+0x34>)
 8001bd8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8001bda:	4b09      	ldr	r3, [pc, #36]	; (8001c00 <MX_RTC_Init+0x30>)
 8001bdc:	2240      	movs	r2, #64	; 0x40
 8001bde:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001be0:	4b07      	ldr	r3, [pc, #28]	; (8001c00 <MX_RTC_Init+0x30>)
 8001be2:	227f      	movs	r2, #127	; 0x7f
 8001be4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001be6:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <MX_RTC_Init+0x30>)
 8001be8:	22ff      	movs	r2, #255	; 0xff
 8001bea:	60da      	str	r2, [r3, #12]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001bec:	4804      	ldr	r0, [pc, #16]	; (8001c00 <MX_RTC_Init+0x30>)
 8001bee:	f006 f949 	bl	8007e84 <HAL_RTC_Init>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_RTC_Init+0x2c>
  {
    Error_Handler();
 8001bf8:	f000 fbfa 	bl	80023f0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001bfc:	bf00      	nop
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	2000f7b0 	.word	0x2000f7b0
 8001c04:	40002800 	.word	0x40002800

08001c08 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b088      	sub	sp, #32
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c0e:	f107 0310 	add.w	r3, r7, #16
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c1c:	1d3b      	adds	r3, r7, #4
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]
 8001c24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c26:	4b1d      	ldr	r3, [pc, #116]	; (8001c9c <MX_TIM2_Init+0x94>)
 8001c28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c2c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 107;
 8001c2e:	4b1b      	ldr	r3, [pc, #108]	; (8001c9c <MX_TIM2_Init+0x94>)
 8001c30:	226b      	movs	r2, #107	; 0x6b
 8001c32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c34:	4b19      	ldr	r3, [pc, #100]	; (8001c9c <MX_TIM2_Init+0x94>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001c3a:	4b18      	ldr	r3, [pc, #96]	; (8001c9c <MX_TIM2_Init+0x94>)
 8001c3c:	2263      	movs	r2, #99	; 0x63
 8001c3e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c40:	4b16      	ldr	r3, [pc, #88]	; (8001c9c <MX_TIM2_Init+0x94>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c46:	4b15      	ldr	r3, [pc, #84]	; (8001c9c <MX_TIM2_Init+0x94>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c4c:	4813      	ldr	r0, [pc, #76]	; (8001c9c <MX_TIM2_Init+0x94>)
 8001c4e:	f006 f9c1 	bl	8007fd4 <HAL_TIM_Base_Init>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001c58:	f000 fbca 	bl	80023f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c62:	f107 0310 	add.w	r3, r7, #16
 8001c66:	4619      	mov	r1, r3
 8001c68:	480c      	ldr	r0, [pc, #48]	; (8001c9c <MX_TIM2_Init+0x94>)
 8001c6a:	f006 fec1 	bl	80089f0 <HAL_TIM_ConfigClockSource>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001c74:	f000 fbbc 	bl	80023f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c78:	2320      	movs	r3, #32
 8001c7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	4619      	mov	r1, r3
 8001c84:	4805      	ldr	r0, [pc, #20]	; (8001c9c <MX_TIM2_Init+0x94>)
 8001c86:	f007 fbe9 	bl	800945c <HAL_TIMEx_MasterConfigSynchronization>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001c90:	f000 fbae 	bl	80023f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c94:	bf00      	nop
 8001c96:	3720      	adds	r7, #32
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	2000f850 	.word	0x2000f850

08001ca0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca6:	1d3b      	adds	r3, r7, #4
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001cb0:	4b15      	ldr	r3, [pc, #84]	; (8001d08 <MX_TIM6_Init+0x68>)
 8001cb2:	4a16      	ldr	r2, [pc, #88]	; (8001d0c <MX_TIM6_Init+0x6c>)
 8001cb4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10799;
 8001cb6:	4b14      	ldr	r3, [pc, #80]	; (8001d08 <MX_TIM6_Init+0x68>)
 8001cb8:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8001cbc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cbe:	4b12      	ldr	r3, [pc, #72]	; (8001d08 <MX_TIM6_Init+0x68>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000;
 8001cc4:	4b10      	ldr	r3, [pc, #64]	; (8001d08 <MX_TIM6_Init+0x68>)
 8001cc6:	f242 7210 	movw	r2, #10000	; 0x2710
 8001cca:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ccc:	4b0e      	ldr	r3, [pc, #56]	; (8001d08 <MX_TIM6_Init+0x68>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001cd2:	480d      	ldr	r0, [pc, #52]	; (8001d08 <MX_TIM6_Init+0x68>)
 8001cd4:	f006 f97e 	bl	8007fd4 <HAL_TIM_Base_Init>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001cde:	f000 fb87 	bl	80023f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001cea:	1d3b      	adds	r3, r7, #4
 8001cec:	4619      	mov	r1, r3
 8001cee:	4806      	ldr	r0, [pc, #24]	; (8001d08 <MX_TIM6_Init+0x68>)
 8001cf0:	f007 fbb4 	bl	800945c <HAL_TIMEx_MasterConfigSynchronization>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001cfa:	f000 fb79 	bl	80023f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001cfe:	bf00      	nop
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	2000f7d0 	.word	0x2000f7d0
 8001d0c:	40001000 	.word	0x40001000

08001d10 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b09a      	sub	sp, #104	; 0x68
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d16:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]
 8001d1e:	605a      	str	r2, [r3, #4]
 8001d20:	609a      	str	r2, [r3, #8]
 8001d22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d24:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d30:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
 8001d38:	605a      	str	r2, [r3, #4]
 8001d3a:	609a      	str	r2, [r3, #8]
 8001d3c:	60da      	str	r2, [r3, #12]
 8001d3e:	611a      	str	r2, [r3, #16]
 8001d40:	615a      	str	r2, [r3, #20]
 8001d42:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d44:	1d3b      	adds	r3, r7, #4
 8001d46:	222c      	movs	r2, #44	; 0x2c
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f01d ff58 	bl	801fc00 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001d50:	4b43      	ldr	r3, [pc, #268]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001d52:	4a44      	ldr	r2, [pc, #272]	; (8001e64 <MX_TIM8_Init+0x154>)
 8001d54:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 5399;
 8001d56:	4b42      	ldr	r3, [pc, #264]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001d58:	f241 5217 	movw	r2, #5399	; 0x1517
 8001d5c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d5e:	4b40      	ldr	r3, [pc, #256]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 8001d64:	4b3e      	ldr	r3, [pc, #248]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001d66:	2263      	movs	r2, #99	; 0x63
 8001d68:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d6a:	4b3d      	ldr	r3, [pc, #244]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001d70:	4b3b      	ldr	r3, [pc, #236]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d76:	4b3a      	ldr	r3, [pc, #232]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001d7c:	4838      	ldr	r0, [pc, #224]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001d7e:	f006 f929 	bl	8007fd4 <HAL_TIM_Base_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001d88:	f000 fb32 	bl	80023f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d90:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001d92:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001d96:	4619      	mov	r1, r3
 8001d98:	4831      	ldr	r0, [pc, #196]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001d9a:	f006 fe29 	bl	80089f0 <HAL_TIM_ConfigClockSource>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001da4:	f000 fb24 	bl	80023f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001da8:	482d      	ldr	r0, [pc, #180]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001daa:	f006 f9ea 	bl	8008182 <HAL_TIM_PWM_Init>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001db4:	f000 fb1c 	bl	80023f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001db8:	2300      	movs	r3, #0
 8001dba:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001dc4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4825      	ldr	r0, [pc, #148]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001dcc:	f007 fb46 	bl	800945c <HAL_TIMEx_MasterConfigSynchronization>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8001dd6:	f000 fb0b 	bl	80023f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dda:	2360      	movs	r3, #96	; 0x60
 8001ddc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001dde:	2300      	movs	r3, #0
 8001de0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001de2:	2300      	movs	r3, #0
 8001de4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001de6:	2300      	movs	r3, #0
 8001de8:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dea:	2300      	movs	r3, #0
 8001dec:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001dee:	2300      	movs	r3, #0
 8001df0:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001df2:	2300      	movs	r3, #0
 8001df4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001df6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4818      	ldr	r0, [pc, #96]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001e00:	f006 fcde 	bl	80087c0 <HAL_TIM_PWM_ConfigChannel>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 8001e0a:	f000 faf1 	bl	80023f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e12:	2300      	movs	r3, #0
 8001e14:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e16:	2300      	movs	r3, #0
 8001e18:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e26:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001e30:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e34:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001e3e:	1d3b      	adds	r3, r7, #4
 8001e40:	4619      	mov	r1, r3
 8001e42:	4807      	ldr	r0, [pc, #28]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001e44:	f007 fb66 	bl	8009514 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001e4e:	f000 facf 	bl	80023f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001e52:	4803      	ldr	r0, [pc, #12]	; (8001e60 <MX_TIM8_Init+0x150>)
 8001e54:	f000 fcd8 	bl	8002808 <HAL_TIM_MspPostInit>

}
 8001e58:	bf00      	nop
 8001e5a:	3768      	adds	r7, #104	; 0x68
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	2000f4d4 	.word	0x2000f4d4
 8001e64:	40010400 	.word	0x40010400

08001e68 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e6e:	463b      	mov	r3, r7
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001e7a:	4b16      	ldr	r3, [pc, #88]	; (8001ed4 <MX_TIM9_Init+0x6c>)
 8001e7c:	4a16      	ldr	r2, [pc, #88]	; (8001ed8 <MX_TIM9_Init+0x70>)
 8001e7e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 2159;
 8001e80:	4b14      	ldr	r3, [pc, #80]	; (8001ed4 <MX_TIM9_Init+0x6c>)
 8001e82:	f640 026f 	movw	r2, #2159	; 0x86f
 8001e86:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e88:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <MX_TIM9_Init+0x6c>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 9999;
 8001e8e:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <MX_TIM9_Init+0x6c>)
 8001e90:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e94:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e96:	4b0f      	ldr	r3, [pc, #60]	; (8001ed4 <MX_TIM9_Init+0x6c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e9c:	4b0d      	ldr	r3, [pc, #52]	; (8001ed4 <MX_TIM9_Init+0x6c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001ea2:	480c      	ldr	r0, [pc, #48]	; (8001ed4 <MX_TIM9_Init+0x6c>)
 8001ea4:	f006 f896 	bl	8007fd4 <HAL_TIM_Base_Init>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8001eae:	f000 fa9f 	bl	80023f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eb6:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001eb8:	463b      	mov	r3, r7
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4805      	ldr	r0, [pc, #20]	; (8001ed4 <MX_TIM9_Init+0x6c>)
 8001ebe:	f006 fd97 	bl	80089f0 <HAL_TIM_ConfigClockSource>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8001ec8:	f000 fa92 	bl	80023f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001ecc:	bf00      	nop
 8001ece:	3710      	adds	r7, #16
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	2000f810 	.word	0x2000f810
 8001ed8:	40014000 	.word	0x40014000

08001edc <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001ee0:	4b0e      	ldr	r3, [pc, #56]	; (8001f1c <MX_TIM10_Init+0x40>)
 8001ee2:	4a0f      	ldr	r2, [pc, #60]	; (8001f20 <MX_TIM10_Init+0x44>)
 8001ee4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 215;
 8001ee6:	4b0d      	ldr	r3, [pc, #52]	; (8001f1c <MX_TIM10_Init+0x40>)
 8001ee8:	22d7      	movs	r2, #215	; 0xd7
 8001eea:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eec:	4b0b      	ldr	r3, [pc, #44]	; (8001f1c <MX_TIM10_Init+0x40>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 999;
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	; (8001f1c <MX_TIM10_Init+0x40>)
 8001ef4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ef8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001efa:	4b08      	ldr	r3, [pc, #32]	; (8001f1c <MX_TIM10_Init+0x40>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f00:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <MX_TIM10_Init+0x40>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001f06:	4805      	ldr	r0, [pc, #20]	; (8001f1c <MX_TIM10_Init+0x40>)
 8001f08:	f006 f864 	bl	8007fd4 <HAL_TIM_Base_Init>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001f12:	f000 fa6d 	bl	80023f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	2000f5dc 	.word	0x2000f5dc
 8001f20:	40014400 	.word	0x40014400

08001f24 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001f28:	4b0e      	ldr	r3, [pc, #56]	; (8001f64 <MX_TIM11_Init+0x40>)
 8001f2a:	4a0f      	ldr	r2, [pc, #60]	; (8001f68 <MX_TIM11_Init+0x44>)
 8001f2c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 215;
 8001f2e:	4b0d      	ldr	r3, [pc, #52]	; (8001f64 <MX_TIM11_Init+0x40>)
 8001f30:	22d7      	movs	r2, #215	; 0xd7
 8001f32:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f34:	4b0b      	ldr	r3, [pc, #44]	; (8001f64 <MX_TIM11_Init+0x40>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 999;
 8001f3a:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <MX_TIM11_Init+0x40>)
 8001f3c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f40:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f42:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <MX_TIM11_Init+0x40>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f48:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <MX_TIM11_Init+0x40>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001f4e:	4805      	ldr	r0, [pc, #20]	; (8001f64 <MX_TIM11_Init+0x40>)
 8001f50:	f006 f840 	bl	8007fd4 <HAL_TIM_Base_Init>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001f5a:	f000 fa49 	bl	80023f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	2000f710 	.word	0x2000f710
 8001f68:	40014800 	.word	0x40014800

08001f6c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f70:	4b14      	ldr	r3, [pc, #80]	; (8001fc4 <MX_USART2_UART_Init+0x58>)
 8001f72:	4a15      	ldr	r2, [pc, #84]	; (8001fc8 <MX_USART2_UART_Init+0x5c>)
 8001f74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f76:	4b13      	ldr	r3, [pc, #76]	; (8001fc4 <MX_USART2_UART_Init+0x58>)
 8001f78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f7e:	4b11      	ldr	r3, [pc, #68]	; (8001fc4 <MX_USART2_UART_Init+0x58>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f84:	4b0f      	ldr	r3, [pc, #60]	; (8001fc4 <MX_USART2_UART_Init+0x58>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	; (8001fc4 <MX_USART2_UART_Init+0x58>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f90:	4b0c      	ldr	r3, [pc, #48]	; (8001fc4 <MX_USART2_UART_Init+0x58>)
 8001f92:	220c      	movs	r2, #12
 8001f94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f96:	4b0b      	ldr	r3, [pc, #44]	; (8001fc4 <MX_USART2_UART_Init+0x58>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f9c:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <MX_USART2_UART_Init+0x58>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fa2:	4b08      	ldr	r3, [pc, #32]	; (8001fc4 <MX_USART2_UART_Init+0x58>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fa8:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <MX_USART2_UART_Init+0x58>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fae:	4805      	ldr	r0, [pc, #20]	; (8001fc4 <MX_USART2_UART_Init+0x58>)
 8001fb0:	f007 fb4c 	bl	800964c <HAL_UART_Init>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001fba:	f000 fa19 	bl	80023f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	2000f890 	.word	0x2000f890
 8001fc8:	40004400 	.word	0x40004400

08001fcc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fd0:	4b14      	ldr	r3, [pc, #80]	; (8002024 <MX_USART3_UART_Init+0x58>)
 8001fd2:	4a15      	ldr	r2, [pc, #84]	; (8002028 <MX_USART3_UART_Init+0x5c>)
 8001fd4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001fd6:	4b13      	ldr	r3, [pc, #76]	; (8002024 <MX_USART3_UART_Init+0x58>)
 8001fd8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fdc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fde:	4b11      	ldr	r3, [pc, #68]	; (8002024 <MX_USART3_UART_Init+0x58>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fe4:	4b0f      	ldr	r3, [pc, #60]	; (8002024 <MX_USART3_UART_Init+0x58>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fea:	4b0e      	ldr	r3, [pc, #56]	; (8002024 <MX_USART3_UART_Init+0x58>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ff0:	4b0c      	ldr	r3, [pc, #48]	; (8002024 <MX_USART3_UART_Init+0x58>)
 8001ff2:	220c      	movs	r2, #12
 8001ff4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ff6:	4b0b      	ldr	r3, [pc, #44]	; (8002024 <MX_USART3_UART_Init+0x58>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ffc:	4b09      	ldr	r3, [pc, #36]	; (8002024 <MX_USART3_UART_Init+0x58>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002002:	4b08      	ldr	r3, [pc, #32]	; (8002024 <MX_USART3_UART_Init+0x58>)
 8002004:	2200      	movs	r2, #0
 8002006:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002008:	4b06      	ldr	r3, [pc, #24]	; (8002024 <MX_USART3_UART_Init+0x58>)
 800200a:	2200      	movs	r2, #0
 800200c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800200e:	4805      	ldr	r0, [pc, #20]	; (8002024 <MX_USART3_UART_Init+0x58>)
 8002010:	f007 fb1c 	bl	800964c <HAL_UART_Init>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800201a:	f000 f9e9 	bl	80023f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800201e:	bf00      	nop
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	2000f514 	.word	0x2000f514
 8002028:	40004800 	.word	0x40004800

0800202c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002032:	4b1a      	ldr	r3, [pc, #104]	; (800209c <MX_DMA_Init+0x70>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002036:	4a19      	ldr	r2, [pc, #100]	; (800209c <MX_DMA_Init+0x70>)
 8002038:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800203c:	6313      	str	r3, [r2, #48]	; 0x30
 800203e:	4b17      	ldr	r3, [pc, #92]	; (800209c <MX_DMA_Init+0x70>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002042:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002046:	607b      	str	r3, [r7, #4]
 8002048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800204a:	4b14      	ldr	r3, [pc, #80]	; (800209c <MX_DMA_Init+0x70>)
 800204c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204e:	4a13      	ldr	r2, [pc, #76]	; (800209c <MX_DMA_Init+0x70>)
 8002050:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002054:	6313      	str	r3, [r2, #48]	; 0x30
 8002056:	4b11      	ldr	r3, [pc, #68]	; (800209c <MX_DMA_Init+0x70>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800205e:	603b      	str	r3, [r7, #0]
 8002060:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8002062:	2200      	movs	r2, #0
 8002064:	2105      	movs	r1, #5
 8002066:	2010      	movs	r0, #16
 8002068:	f001 fe16 	bl	8003c98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800206c:	2010      	movs	r0, #16
 800206e:	f001 fe2f 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2105      	movs	r1, #5
 8002076:	2038      	movs	r0, #56	; 0x38
 8002078:	f001 fe0e 	bl	8003c98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800207c:	2038      	movs	r0, #56	; 0x38
 800207e:	f001 fe27 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002082:	2200      	movs	r2, #0
 8002084:	2105      	movs	r1, #5
 8002086:	203a      	movs	r0, #58	; 0x3a
 8002088:	f001 fe06 	bl	8003c98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800208c:	203a      	movs	r0, #58	; 0x3a
 800208e:	f001 fe1f 	bl	8003cd0 <HAL_NVIC_EnableIRQ>

}
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40023800 	.word	0x40023800

080020a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08c      	sub	sp, #48	; 0x30
 80020a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a6:	f107 031c 	add.w	r3, r7, #28
 80020aa:	2200      	movs	r2, #0
 80020ac:	601a      	str	r2, [r3, #0]
 80020ae:	605a      	str	r2, [r3, #4]
 80020b0:	609a      	str	r2, [r3, #8]
 80020b2:	60da      	str	r2, [r3, #12]
 80020b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020b6:	4b52      	ldr	r3, [pc, #328]	; (8002200 <MX_GPIO_Init+0x160>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ba:	4a51      	ldr	r2, [pc, #324]	; (8002200 <MX_GPIO_Init+0x160>)
 80020bc:	f043 0304 	orr.w	r3, r3, #4
 80020c0:	6313      	str	r3, [r2, #48]	; 0x30
 80020c2:	4b4f      	ldr	r3, [pc, #316]	; (8002200 <MX_GPIO_Init+0x160>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	f003 0304 	and.w	r3, r3, #4
 80020ca:	61bb      	str	r3, [r7, #24]
 80020cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80020ce:	4b4c      	ldr	r3, [pc, #304]	; (8002200 <MX_GPIO_Init+0x160>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d2:	4a4b      	ldr	r2, [pc, #300]	; (8002200 <MX_GPIO_Init+0x160>)
 80020d4:	f043 0320 	orr.w	r3, r3, #32
 80020d8:	6313      	str	r3, [r2, #48]	; 0x30
 80020da:	4b49      	ldr	r3, [pc, #292]	; (8002200 <MX_GPIO_Init+0x160>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020de:	f003 0320 	and.w	r3, r3, #32
 80020e2:	617b      	str	r3, [r7, #20]
 80020e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020e6:	4b46      	ldr	r3, [pc, #280]	; (8002200 <MX_GPIO_Init+0x160>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ea:	4a45      	ldr	r2, [pc, #276]	; (8002200 <MX_GPIO_Init+0x160>)
 80020ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020f0:	6313      	str	r3, [r2, #48]	; 0x30
 80020f2:	4b43      	ldr	r3, [pc, #268]	; (8002200 <MX_GPIO_Init+0x160>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fe:	4b40      	ldr	r3, [pc, #256]	; (8002200 <MX_GPIO_Init+0x160>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	4a3f      	ldr	r2, [pc, #252]	; (8002200 <MX_GPIO_Init+0x160>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6313      	str	r3, [r2, #48]	; 0x30
 800210a:	4b3d      	ldr	r3, [pc, #244]	; (8002200 <MX_GPIO_Init+0x160>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002116:	4b3a      	ldr	r3, [pc, #232]	; (8002200 <MX_GPIO_Init+0x160>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	4a39      	ldr	r2, [pc, #228]	; (8002200 <MX_GPIO_Init+0x160>)
 800211c:	f043 0302 	orr.w	r3, r3, #2
 8002120:	6313      	str	r3, [r2, #48]	; 0x30
 8002122:	4b37      	ldr	r3, [pc, #220]	; (8002200 <MX_GPIO_Init+0x160>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	60bb      	str	r3, [r7, #8]
 800212c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800212e:	4b34      	ldr	r3, [pc, #208]	; (8002200 <MX_GPIO_Init+0x160>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	4a33      	ldr	r2, [pc, #204]	; (8002200 <MX_GPIO_Init+0x160>)
 8002134:	f043 0308 	orr.w	r3, r3, #8
 8002138:	6313      	str	r3, [r2, #48]	; 0x30
 800213a:	4b31      	ldr	r3, [pc, #196]	; (8002200 <MX_GPIO_Init+0x160>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	f003 0308 	and.w	r3, r3, #8
 8002142:	607b      	str	r3, [r7, #4]
 8002144:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002146:	4b2e      	ldr	r3, [pc, #184]	; (8002200 <MX_GPIO_Init+0x160>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	4a2d      	ldr	r2, [pc, #180]	; (8002200 <MX_GPIO_Init+0x160>)
 800214c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002150:	6313      	str	r3, [r2, #48]	; 0x30
 8002152:	4b2b      	ldr	r3, [pc, #172]	; (8002200 <MX_GPIO_Init+0x160>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002156:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800215a:	603b      	str	r3, [r7, #0]
 800215c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|gpioSck_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 800215e:	2200      	movs	r2, #0
 8002160:	f244 0185 	movw	r1, #16517	; 0x4085
 8002164:	4827      	ldr	r0, [pc, #156]	; (8002204 <MX_GPIO_Init+0x164>)
 8002166:	f003 fb7d 	bl	8005864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800216a:	2200      	movs	r2, #0
 800216c:	2140      	movs	r1, #64	; 0x40
 800216e:	4826      	ldr	r0, [pc, #152]	; (8002208 <MX_GPIO_Init+0x168>)
 8002170:	f003 fb78 	bl	8005864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8002174:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002178:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800217a:	4b24      	ldr	r3, [pc, #144]	; (800220c <MX_GPIO_Init+0x16c>)
 800217c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002182:	f107 031c 	add.w	r3, r7, #28
 8002186:	4619      	mov	r1, r3
 8002188:	4821      	ldr	r0, [pc, #132]	; (8002210 <MX_GPIO_Init+0x170>)
 800218a:	f003 f9a9 	bl	80054e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin gpioSck_Pin LED_RED_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|gpioSck_Pin|LED_RED_Pin|LED_BLUE_Pin;
 800218e:	f244 0385 	movw	r3, #16517	; 0x4085
 8002192:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002194:	2301      	movs	r3, #1
 8002196:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	2300      	movs	r3, #0
 800219a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219c:	2300      	movs	r3, #0
 800219e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a0:	f107 031c 	add.w	r3, r7, #28
 80021a4:	4619      	mov	r1, r3
 80021a6:	4817      	ldr	r0, [pc, #92]	; (8002204 <MX_GPIO_Init+0x164>)
 80021a8:	f003 f99a 	bl	80054e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : gpioData_Pin */
  GPIO_InitStruct.Pin = gpioData_Pin;
 80021ac:	2302      	movs	r3, #2
 80021ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021b0:	2300      	movs	r3, #0
 80021b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(gpioData_GPIO_Port, &GPIO_InitStruct);
 80021b8:	f107 031c 	add.w	r3, r7, #28
 80021bc:	4619      	mov	r1, r3
 80021be:	4811      	ldr	r0, [pc, #68]	; (8002204 <MX_GPIO_Init+0x164>)
 80021c0:	f003 f98e 	bl	80054e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80021c4:	2340      	movs	r3, #64	; 0x40
 80021c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021c8:	2301      	movs	r3, #1
 80021ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d0:	2300      	movs	r3, #0
 80021d2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80021d4:	f107 031c 	add.w	r3, r7, #28
 80021d8:	4619      	mov	r1, r3
 80021da:	480b      	ldr	r0, [pc, #44]	; (8002208 <MX_GPIO_Init+0x168>)
 80021dc:	f003 f980 	bl	80054e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021e4:	2300      	movs	r3, #0
 80021e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e8:	2300      	movs	r3, #0
 80021ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80021ec:	f107 031c 	add.w	r3, r7, #28
 80021f0:	4619      	mov	r1, r3
 80021f2:	4805      	ldr	r0, [pc, #20]	; (8002208 <MX_GPIO_Init+0x168>)
 80021f4:	f003 f974 	bl	80054e0 <HAL_GPIO_Init>

}
 80021f8:	bf00      	nop
 80021fa:	3730      	adds	r7, #48	; 0x30
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40023800 	.word	0x40023800
 8002204:	40020400 	.word	0x40020400
 8002208:	40021800 	.word	0x40021800
 800220c:	10110000 	.word	0x10110000
 8002210:	40020800 	.word	0x40020800

08002214 <vTaskTCPinit>:

/* USER CODE BEGIN 4 */


void vTaskTCPinit(void const * argument){
 8002214:	b580      	push	{r7, lr}
 8002216:	b090      	sub	sp, #64	; 0x40
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]

	char buffer[50] = { 0 };
 800221c:	f107 0308 	add.w	r3, r7, #8
 8002220:	2232      	movs	r2, #50	; 0x32
 8002222:	2100      	movs	r1, #0
 8002224:	4618      	mov	r0, r3
 8002226:	f01d fceb 	bl	801fc00 <memset>

	accept_err = ERR_CONN;
 800222a:	4b22      	ldr	r3, [pc, #136]	; (80022b4 <vTaskTCPinit+0xa0>)
 800222c:	22f5      	movs	r2, #245	; 0xf5
 800222e:	701a      	strb	r2, [r3, #0]
	err = ERR_CONN;
 8002230:	4b21      	ldr	r3, [pc, #132]	; (80022b8 <vTaskTCPinit+0xa4>)
 8002232:	22f5      	movs	r2, #245	; 0xf5
 8002234:	701a      	strb	r2, [r3, #0]

	conn = netconn_new(NETCONN_TCP);
 8002236:	2200      	movs	r2, #0
 8002238:	2100      	movs	r1, #0
 800223a:	2010      	movs	r0, #16
 800223c:	f00f f92c 	bl	8011498 <netconn_new_with_proto_and_callback>
 8002240:	4602      	mov	r2, r0
 8002242:	4b1e      	ldr	r3, [pc, #120]	; (80022bc <vTaskTCPinit+0xa8>)
 8002244:	601a      	str	r2, [r3, #0]

	if (conn != NULL) {
 8002246:	4b1d      	ldr	r3, [pc, #116]	; (80022bc <vTaskTCPinit+0xa8>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d01f      	beq.n	800228e <vTaskTCPinit+0x7a>
		err = netconn_bind(conn, NULL, 80);					//Pod³¹czenie
 800224e:	4b1b      	ldr	r3, [pc, #108]	; (80022bc <vTaskTCPinit+0xa8>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2250      	movs	r2, #80	; 0x50
 8002254:	2100      	movs	r1, #0
 8002256:	4618      	mov	r0, r3
 8002258:	f00f f9be 	bl	80115d8 <netconn_bind>
 800225c:	4603      	mov	r3, r0
 800225e:	461a      	mov	r2, r3
 8002260:	4b15      	ldr	r3, [pc, #84]	; (80022b8 <vTaskTCPinit+0xa4>)
 8002262:	701a      	strb	r2, [r3, #0]
		if (err == ERR_OK) {
 8002264:	4b14      	ldr	r3, [pc, #80]	; (80022b8 <vTaskTCPinit+0xa4>)
 8002266:	f993 3000 	ldrsb.w	r3, [r3]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10f      	bne.n	800228e <vTaskTCPinit+0x7a>
			netconn_listen(conn);				//Przejscie w tryb nas³uchiwania
 800226e:	4b13      	ldr	r3, [pc, #76]	; (80022bc <vTaskTCPinit+0xa8>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	21ff      	movs	r1, #255	; 0xff
 8002274:	4618      	mov	r0, r3
 8002276:	f00f f9e7 	bl	8011648 <netconn_listen_with_backlog>
			accept_err = netconn_accept(conn, &newconn);//Akceptacja po³¹czenia
 800227a:	4b10      	ldr	r3, [pc, #64]	; (80022bc <vTaskTCPinit+0xa8>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4910      	ldr	r1, [pc, #64]	; (80022c0 <vTaskTCPinit+0xac>)
 8002280:	4618      	mov	r0, r3
 8002282:	f00f fa0d 	bl	80116a0 <netconn_accept>
 8002286:	4603      	mov	r3, r0
 8002288:	461a      	mov	r2, r3
 800228a:	4b0a      	ldr	r3, [pc, #40]	; (80022b4 <vTaskTCPinit+0xa0>)
 800228c:	701a      	strb	r2, [r3, #0]
		}
	}

	vTaskResume(xTaskReceivedDataHandle);
 800228e:	4b0d      	ldr	r3, [pc, #52]	; (80022c4 <vTaskTCPinit+0xb0>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4618      	mov	r0, r3
 8002294:	f00d fb60 	bl	800f958 <vTaskResume>

	 SEGGER_SYSVIEW_Conf();
 8002298:	f01b f8fa 	bl	801d490 <SEGGER_SYSVIEW_Conf>
	 SEGGER_SYSVIEW_Start();
 800229c:	f01c f9c4 	bl	801e628 <SEGGER_SYSVIEW_Start>

	 osThreadId id;
	 id = osThreadGetId ();
 80022a0:	f00b fbdb 	bl	800da5a <osThreadGetId>
 80022a4:	63f8      	str	r0, [r7, #60]	; 0x3c
	 osThreadTerminate (id);
 80022a6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80022a8:	f00b fbde 	bl	800da68 <osThreadTerminate>


	for(;;){

		osDelay(100);
 80022ac:	2064      	movs	r0, #100	; 0x64
 80022ae:	f00b fbe7 	bl	800da80 <osDelay>
 80022b2:	e7fb      	b.n	80022ac <vTaskTCPinit+0x98>
 80022b4:	2000f45c 	.word	0x2000f45c
 80022b8:	2000f3dc 	.word	0x2000f3dc
 80022bc:	2000f22c 	.word	0x2000f22c
 80022c0:	2000f458 	.word	0x2000f458
 80022c4:	2000f230 	.word	0x2000f230

080022c8 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 80022d0:	f009 fb9c 	bl	800ba0c <MX_LWIP_Init>

  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80022d4:	f01c ff04 	bl	801f0e0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */

  osThreadId id;
  id = osThreadGetId ();
 80022d8:	f00b fbbf 	bl	800da5a <osThreadGetId>
 80022dc:	60f8      	str	r0, [r7, #12]
  osThreadTerminate (id);
 80022de:	68f8      	ldr	r0, [r7, #12]
 80022e0:	f00b fbc2 	bl	800da68 <osThreadTerminate>

  /* Infinite loop */
  for(;;)
  {

	 osDelay(1000);
 80022e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022e8:	f00b fbca 	bl	800da80 <osDelay>
 80022ec:	e7fa      	b.n	80022e4 <StartDefaultTask+0x1c>
	...

080022f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b088      	sub	sp, #32
 80022f4:	af02      	add	r7, sp, #8
 80022f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

	BaseType_t checkIfYieldRequired = pdFALSE, xResult;
 80022f8:	2300      	movs	r3, #0
 80022fa:	60bb      	str	r3, [r7, #8]

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a33      	ldr	r2, [pc, #204]	; (80023d0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d101      	bne.n	800230a <HAL_TIM_PeriodElapsedCallback+0x1a>
    HAL_IncTick();
 8002306:	f000 fe37 	bl	8002f78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM6) {
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a31      	ldr	r2, [pc, #196]	; (80023d4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d059      	beq.n	80023c8 <HAL_TIM_PeriodElapsedCallback+0xd8>


  }else if(htim->Instance == TIM9){ // tenso - 10 Hz
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a2f      	ldr	r2, [pc, #188]	; (80023d8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d125      	bne.n	800236a <HAL_TIM_PeriodElapsedCallback+0x7a>

	  	xResult = xTaskNotifyFromISR(xTaskTensoHandle, 0, eNoAction, &checkIfYieldRequired);
 800231e:	4b2f      	ldr	r3, [pc, #188]	; (80023dc <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002320:	6818      	ldr	r0, [r3, #0]
 8002322:	f107 0308 	add.w	r3, r7, #8
 8002326:	9300      	str	r3, [sp, #0]
 8002328:	2300      	movs	r3, #0
 800232a:	2200      	movs	r2, #0
 800232c:	2100      	movs	r1, #0
 800232e:	f00e fae9 	bl	8010904 <xTaskGenericNotifyFromISR>
 8002332:	6178      	str	r0, [r7, #20]

	  	configASSERT( xResult == pdPASS );
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	2b01      	cmp	r3, #1
 8002338:	d00b      	beq.n	8002352 <HAL_TIM_PeriodElapsedCallback+0x62>
 800233a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800233e:	b672      	cpsid	i
 8002340:	f383 8811 	msr	BASEPRI, r3
 8002344:	f3bf 8f6f 	isb	sy
 8002348:	f3bf 8f4f 	dsb	sy
 800234c:	b662      	cpsie	i
 800234e:	613b      	str	r3, [r7, #16]
 8002350:	e7fe      	b.n	8002350 <HAL_TIM_PeriodElapsedCallback+0x60>
		portYIELD_FROM_ISR(checkIfYieldRequired);
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d037      	beq.n	80023c8 <HAL_TIM_PeriodElapsedCallback+0xd8>
 8002358:	4b21      	ldr	r3, [pc, #132]	; (80023e0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800235a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	f3bf 8f4f 	dsb	sy
 8002364:	f3bf 8f6f 	isb	sy
//	  	  configASSERT( xResult == pdPASS );
//	  	  portYIELD_FROM_ISR(checkIfYieldRequired);
//	  }
  }
  /* USER CODE END Callback 1 */
}
 8002368:	e02e      	b.n	80023c8 <HAL_TIM_PeriodElapsedCallback+0xd8>
  }else if(htim->Instance == TIM10){ // adc - jednak nie
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a1d      	ldr	r2, [pc, #116]	; (80023e4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d029      	beq.n	80023c8 <HAL_TIM_PeriodElapsedCallback+0xd8>
  }else if(htim->Instance == TIM11){ // send - 1000 Hz
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a1b      	ldr	r2, [pc, #108]	; (80023e8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d124      	bne.n	80023c8 <HAL_TIM_PeriodElapsedCallback+0xd8>
	  	xResult = xTaskNotifyFromISR(xTaskSendDataHandle, 0, eNoAction, &checkIfYieldRequired);
 800237e:	4b1b      	ldr	r3, [pc, #108]	; (80023ec <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8002380:	6818      	ldr	r0, [r3, #0]
 8002382:	f107 0308 	add.w	r3, r7, #8
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	2300      	movs	r3, #0
 800238a:	2200      	movs	r2, #0
 800238c:	2100      	movs	r1, #0
 800238e:	f00e fab9 	bl	8010904 <xTaskGenericNotifyFromISR>
 8002392:	6178      	str	r0, [r7, #20]
	  	configASSERT( xResult == pdPASS );
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d00b      	beq.n	80023b2 <HAL_TIM_PeriodElapsedCallback+0xc2>
 800239a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800239e:	b672      	cpsid	i
 80023a0:	f383 8811 	msr	BASEPRI, r3
 80023a4:	f3bf 8f6f 	isb	sy
 80023a8:	f3bf 8f4f 	dsb	sy
 80023ac:	b662      	cpsie	i
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	e7fe      	b.n	80023b0 <HAL_TIM_PeriodElapsedCallback+0xc0>
		portYIELD_FROM_ISR(checkIfYieldRequired);
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d007      	beq.n	80023c8 <HAL_TIM_PeriodElapsedCallback+0xd8>
 80023b8:	4b09      	ldr	r3, [pc, #36]	; (80023e0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80023ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	f3bf 8f4f 	dsb	sy
 80023c4:	f3bf 8f6f 	isb	sy
}
 80023c8:	bf00      	nop
 80023ca:	3718      	adds	r7, #24
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40010000 	.word	0x40010000
 80023d4:	40001000 	.word	0x40001000
 80023d8:	40014000 	.word	0x40014000
 80023dc:	2000f238 	.word	0x2000f238
 80023e0:	e000ed04 	.word	0xe000ed04
 80023e4:	40014400 	.word	0x40014400
 80023e8:	40014800 	.word	0x40014800
 80023ec:	2000f3e0 	.word	0x2000f3e0

080023f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80023f4:	bf00      	nop
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
	...

08002400 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002406:	4b11      	ldr	r3, [pc, #68]	; (800244c <HAL_MspInit+0x4c>)
 8002408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240a:	4a10      	ldr	r2, [pc, #64]	; (800244c <HAL_MspInit+0x4c>)
 800240c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002410:	6413      	str	r3, [r2, #64]	; 0x40
 8002412:	4b0e      	ldr	r3, [pc, #56]	; (800244c <HAL_MspInit+0x4c>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800241a:	607b      	str	r3, [r7, #4]
 800241c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800241e:	4b0b      	ldr	r3, [pc, #44]	; (800244c <HAL_MspInit+0x4c>)
 8002420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002422:	4a0a      	ldr	r2, [pc, #40]	; (800244c <HAL_MspInit+0x4c>)
 8002424:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002428:	6453      	str	r3, [r2, #68]	; 0x44
 800242a:	4b08      	ldr	r3, [pc, #32]	; (800244c <HAL_MspInit+0x4c>)
 800242c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002432:	603b      	str	r3, [r7, #0]
 8002434:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002436:	2200      	movs	r2, #0
 8002438:	210f      	movs	r1, #15
 800243a:	f06f 0001 	mvn.w	r0, #1
 800243e:	f001 fc2b 	bl	8003c98 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002442:	bf00      	nop
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	40023800 	.word	0x40023800

08002450 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08e      	sub	sp, #56	; 0x38
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002458:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	605a      	str	r2, [r3, #4]
 8002462:	609a      	str	r2, [r3, #8]
 8002464:	60da      	str	r2, [r3, #12]
 8002466:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a63      	ldr	r2, [pc, #396]	; (80025fc <HAL_ADC_MspInit+0x1ac>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d15c      	bne.n	800252c <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002472:	4b63      	ldr	r3, [pc, #396]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 8002474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002476:	4a62      	ldr	r2, [pc, #392]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 8002478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800247c:	6453      	str	r3, [r2, #68]	; 0x44
 800247e:	4b60      	ldr	r3, [pc, #384]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 8002480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002486:	623b      	str	r3, [r7, #32]
 8002488:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800248a:	4b5d      	ldr	r3, [pc, #372]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248e:	4a5c      	ldr	r2, [pc, #368]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	6313      	str	r3, [r2, #48]	; 0x30
 8002496:	4b5a      	ldr	r3, [pc, #360]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	61fb      	str	r3, [r7, #28]
 80024a0:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration    
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
 80024a2:	2358      	movs	r3, #88	; 0x58
 80024a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024a6:	2303      	movs	r3, #3
 80024a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024b2:	4619      	mov	r1, r3
 80024b4:	4853      	ldr	r0, [pc, #332]	; (8002604 <HAL_ADC_MspInit+0x1b4>)
 80024b6:	f003 f813 	bl	80054e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80024ba:	4b53      	ldr	r3, [pc, #332]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 80024bc:	4a53      	ldr	r2, [pc, #332]	; (800260c <HAL_ADC_MspInit+0x1bc>)
 80024be:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80024c0:	4b51      	ldr	r3, [pc, #324]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024c6:	4b50      	ldr	r3, [pc, #320]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80024cc:	4b4e      	ldr	r3, [pc, #312]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80024d2:	4b4d      	ldr	r3, [pc, #308]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 80024d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024d8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80024da:	4b4b      	ldr	r3, [pc, #300]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 80024dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024e0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80024e2:	4b49      	ldr	r3, [pc, #292]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 80024e4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80024e8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80024ea:	4b47      	ldr	r3, [pc, #284]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 80024ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024f0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80024f2:	4b45      	ldr	r3, [pc, #276]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024f8:	4b43      	ldr	r3, [pc, #268]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80024fe:	4842      	ldr	r0, [pc, #264]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 8002500:	f001 fbf4 	bl	8003cec <HAL_DMA_Init>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 800250a:	f7ff ff71 	bl	80023f0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a3d      	ldr	r2, [pc, #244]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 8002512:	639a      	str	r2, [r3, #56]	; 0x38
 8002514:	4a3c      	ldr	r2, [pc, #240]	; (8002608 <HAL_ADC_MspInit+0x1b8>)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 800251a:	2200      	movs	r2, #0
 800251c:	2105      	movs	r1, #5
 800251e:	2012      	movs	r0, #18
 8002520:	f001 fbba 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002524:	2012      	movs	r0, #18
 8002526:	f001 fbd3 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800252a:	e063      	b.n	80025f4 <HAL_ADC_MspInit+0x1a4>
  else if(hadc->Instance==ADC2)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a37      	ldr	r2, [pc, #220]	; (8002610 <HAL_ADC_MspInit+0x1c0>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d12c      	bne.n	8002590 <HAL_ADC_MspInit+0x140>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002536:	4b32      	ldr	r3, [pc, #200]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 8002538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253a:	4a31      	ldr	r2, [pc, #196]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 800253c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002540:	6453      	str	r3, [r2, #68]	; 0x44
 8002542:	4b2f      	ldr	r3, [pc, #188]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 8002544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002546:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800254a:	61bb      	str	r3, [r7, #24]
 800254c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800254e:	4b2c      	ldr	r3, [pc, #176]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002552:	4a2b      	ldr	r2, [pc, #172]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 8002554:	f043 0301 	orr.w	r3, r3, #1
 8002558:	6313      	str	r3, [r2, #48]	; 0x30
 800255a:	4b29      	ldr	r3, [pc, #164]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	617b      	str	r3, [r7, #20]
 8002564:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002566:	2320      	movs	r3, #32
 8002568:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800256a:	2303      	movs	r3, #3
 800256c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256e:	2300      	movs	r3, #0
 8002570:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002572:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002576:	4619      	mov	r1, r3
 8002578:	4822      	ldr	r0, [pc, #136]	; (8002604 <HAL_ADC_MspInit+0x1b4>)
 800257a:	f002 ffb1 	bl	80054e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 800257e:	2200      	movs	r2, #0
 8002580:	2105      	movs	r1, #5
 8002582:	2012      	movs	r0, #18
 8002584:	f001 fb88 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002588:	2012      	movs	r0, #18
 800258a:	f001 fba1 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
}
 800258e:	e031      	b.n	80025f4 <HAL_ADC_MspInit+0x1a4>
  else if(hadc->Instance==ADC3)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a1f      	ldr	r2, [pc, #124]	; (8002614 <HAL_ADC_MspInit+0x1c4>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d12c      	bne.n	80025f4 <HAL_ADC_MspInit+0x1a4>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800259a:	4b19      	ldr	r3, [pc, #100]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 800259c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800259e:	4a18      	ldr	r2, [pc, #96]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 80025a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025a4:	6453      	str	r3, [r2, #68]	; 0x44
 80025a6:	4b16      	ldr	r3, [pc, #88]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 80025a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80025b2:	4b13      	ldr	r3, [pc, #76]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b6:	4a12      	ldr	r2, [pc, #72]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 80025b8:	f043 0320 	orr.w	r3, r3, #32
 80025bc:	6313      	str	r3, [r2, #48]	; 0x30
 80025be:	4b10      	ldr	r3, [pc, #64]	; (8002600 <HAL_ADC_MspInit+0x1b0>)
 80025c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c2:	f003 0320 	and.w	r3, r3, #32
 80025c6:	60fb      	str	r3, [r7, #12]
 80025c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80025ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025d0:	2303      	movs	r3, #3
 80025d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d4:	2300      	movs	r3, #0
 80025d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80025d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025dc:	4619      	mov	r1, r3
 80025de:	480e      	ldr	r0, [pc, #56]	; (8002618 <HAL_ADC_MspInit+0x1c8>)
 80025e0:	f002 ff7e 	bl	80054e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80025e4:	2200      	movs	r2, #0
 80025e6:	2105      	movs	r1, #5
 80025e8:	2012      	movs	r0, #18
 80025ea:	f001 fb55 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80025ee:	2012      	movs	r0, #18
 80025f0:	f001 fb6e 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
}
 80025f4:	bf00      	nop
 80025f6:	3738      	adds	r7, #56	; 0x38
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40012000 	.word	0x40012000
 8002600:	40023800 	.word	0x40023800
 8002604:	40020000 	.word	0x40020000
 8002608:	2000f750 	.word	0x2000f750
 800260c:	40026410 	.word	0x40026410
 8002610:	40012100 	.word	0x40012100
 8002614:	40012200 	.word	0x40012200
 8002618:	40021400 	.word	0x40021400

0800261c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a07      	ldr	r2, [pc, #28]	; (8002648 <HAL_RTC_MspInit+0x2c>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d105      	bne.n	800263a <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800262e:	4b07      	ldr	r3, [pc, #28]	; (800264c <HAL_RTC_MspInit+0x30>)
 8002630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002632:	4a06      	ldr	r2, [pc, #24]	; (800264c <HAL_RTC_MspInit+0x30>)
 8002634:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002638:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	40002800 	.word	0x40002800
 800264c:	40023800 	.word	0x40023800

08002650 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b088      	sub	sp, #32
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002660:	d114      	bne.n	800268c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002662:	4b61      	ldr	r3, [pc, #388]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	4a60      	ldr	r2, [pc, #384]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 8002668:	f043 0301 	orr.w	r3, r3, #1
 800266c:	6413      	str	r3, [r2, #64]	; 0x40
 800266e:	4b5e      	ldr	r3, [pc, #376]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	61fb      	str	r3, [r7, #28]
 8002678:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800267a:	2200      	movs	r2, #0
 800267c:	2105      	movs	r1, #5
 800267e:	201c      	movs	r0, #28
 8002680:	f001 fb0a 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002684:	201c      	movs	r0, #28
 8002686:	f001 fb23 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800268a:	e0a9      	b.n	80027e0 <HAL_TIM_Base_MspInit+0x190>
  else if(htim_base->Instance==TIM6)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a56      	ldr	r2, [pc, #344]	; (80027ec <HAL_TIM_Base_MspInit+0x19c>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d114      	bne.n	80026c0 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002696:	4b54      	ldr	r3, [pc, #336]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 8002698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269a:	4a53      	ldr	r2, [pc, #332]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 800269c:	f043 0310 	orr.w	r3, r3, #16
 80026a0:	6413      	str	r3, [r2, #64]	; 0x40
 80026a2:	4b51      	ldr	r3, [pc, #324]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	f003 0310 	and.w	r3, r3, #16
 80026aa:	61bb      	str	r3, [r7, #24]
 80026ac:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80026ae:	2200      	movs	r2, #0
 80026b0:	2105      	movs	r1, #5
 80026b2:	2036      	movs	r0, #54	; 0x36
 80026b4:	f001 faf0 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80026b8:	2036      	movs	r0, #54	; 0x36
 80026ba:	f001 fb09 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
}
 80026be:	e08f      	b.n	80027e0 <HAL_TIM_Base_MspInit+0x190>
  else if(htim_base->Instance==TIM8)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a4a      	ldr	r2, [pc, #296]	; (80027f0 <HAL_TIM_Base_MspInit+0x1a0>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d13d      	bne.n	8002746 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80026ca:	4b47      	ldr	r3, [pc, #284]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 80026cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ce:	4a46      	ldr	r2, [pc, #280]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 80026d0:	f043 0302 	orr.w	r3, r3, #2
 80026d4:	6453      	str	r3, [r2, #68]	; 0x44
 80026d6:	4b44      	ldr	r3, [pc, #272]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 80026d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026da:	f003 0302 	and.w	r3, r3, #2
 80026de:	617b      	str	r3, [r7, #20]
 80026e0:	697b      	ldr	r3, [r7, #20]
    hdma_tim8_ch1.Instance = DMA2_Stream2;
 80026e2:	4b44      	ldr	r3, [pc, #272]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 80026e4:	4a44      	ldr	r2, [pc, #272]	; (80027f8 <HAL_TIM_Base_MspInit+0x1a8>)
 80026e6:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch1.Init.Channel = DMA_CHANNEL_7;
 80026e8:	4b42      	ldr	r3, [pc, #264]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 80026ea:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80026ee:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026f0:	4b40      	ldr	r3, [pc, #256]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f6:	4b3f      	ldr	r3, [pc, #252]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80026fc:	4b3d      	ldr	r3, [pc, #244]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 80026fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002702:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002704:	4b3b      	ldr	r3, [pc, #236]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 8002706:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800270a:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800270c:	4b39      	ldr	r3, [pc, #228]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 800270e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002712:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
 8002714:	4b37      	ldr	r3, [pc, #220]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 8002716:	f44f 7280 	mov.w	r2, #256	; 0x100
 800271a:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800271c:	4b35      	ldr	r3, [pc, #212]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 800271e:	2200      	movs	r2, #0
 8002720:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002722:	4b34      	ldr	r3, [pc, #208]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 8002724:	2200      	movs	r2, #0
 8002726:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch1) != HAL_OK)
 8002728:	4832      	ldr	r0, [pc, #200]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 800272a:	f001 fadf 	bl	8003cec <HAL_DMA_Init>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <HAL_TIM_Base_MspInit+0xe8>
      Error_Handler();
 8002734:	f7ff fe5c 	bl	80023f0 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4a2e      	ldr	r2, [pc, #184]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 800273c:	625a      	str	r2, [r3, #36]	; 0x24
 800273e:	4a2d      	ldr	r2, [pc, #180]	; (80027f4 <HAL_TIM_Base_MspInit+0x1a4>)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002744:	e04c      	b.n	80027e0 <HAL_TIM_Base_MspInit+0x190>
  else if(htim_base->Instance==TIM9)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a2c      	ldr	r2, [pc, #176]	; (80027fc <HAL_TIM_Base_MspInit+0x1ac>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d114      	bne.n	800277a <HAL_TIM_Base_MspInit+0x12a>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002750:	4b25      	ldr	r3, [pc, #148]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 8002752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002754:	4a24      	ldr	r2, [pc, #144]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 8002756:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800275a:	6453      	str	r3, [r2, #68]	; 0x44
 800275c:	4b22      	ldr	r3, [pc, #136]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 800275e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002760:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002764:	613b      	str	r3, [r7, #16]
 8002766:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 6, 0);
 8002768:	2200      	movs	r2, #0
 800276a:	2106      	movs	r1, #6
 800276c:	2018      	movs	r0, #24
 800276e:	f001 fa93 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002772:	2018      	movs	r0, #24
 8002774:	f001 faac 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
}
 8002778:	e032      	b.n	80027e0 <HAL_TIM_Base_MspInit+0x190>
  else if(htim_base->Instance==TIM10)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a20      	ldr	r2, [pc, #128]	; (8002800 <HAL_TIM_Base_MspInit+0x1b0>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d114      	bne.n	80027ae <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002784:	4b18      	ldr	r3, [pc, #96]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 8002786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002788:	4a17      	ldr	r2, [pc, #92]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 800278a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800278e:	6453      	str	r3, [r2, #68]	; 0x44
 8002790:	4b15      	ldr	r3, [pc, #84]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 8002792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002794:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800279c:	2200      	movs	r2, #0
 800279e:	2100      	movs	r1, #0
 80027a0:	2019      	movs	r0, #25
 80027a2:	f001 fa79 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80027a6:	2019      	movs	r0, #25
 80027a8:	f001 fa92 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
}
 80027ac:	e018      	b.n	80027e0 <HAL_TIM_Base_MspInit+0x190>
  else if(htim_base->Instance==TIM11)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a14      	ldr	r2, [pc, #80]	; (8002804 <HAL_TIM_Base_MspInit+0x1b4>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d113      	bne.n	80027e0 <HAL_TIM_Base_MspInit+0x190>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80027b8:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 80027ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027bc:	4a0a      	ldr	r2, [pc, #40]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 80027be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027c2:	6453      	str	r3, [r2, #68]	; 0x44
 80027c4:	4b08      	ldr	r3, [pc, #32]	; (80027e8 <HAL_TIM_Base_MspInit+0x198>)
 80027c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 7, 0);
 80027d0:	2200      	movs	r2, #0
 80027d2:	2107      	movs	r1, #7
 80027d4:	201a      	movs	r0, #26
 80027d6:	f001 fa5f 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80027da:	201a      	movs	r0, #26
 80027dc:	f001 fa78 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
}
 80027e0:	bf00      	nop
 80027e2:	3720      	adds	r7, #32
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40001000 	.word	0x40001000
 80027f0:	40010400 	.word	0x40010400
 80027f4:	2000f620 	.word	0x2000f620
 80027f8:	40026440 	.word	0x40026440
 80027fc:	40014000 	.word	0x40014000
 8002800:	40014400 	.word	0x40014400
 8002804:	40014800 	.word	0x40014800

08002808 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b088      	sub	sp, #32
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002810:	f107 030c 	add.w	r3, r7, #12
 8002814:	2200      	movs	r2, #0
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	605a      	str	r2, [r3, #4]
 800281a:	609a      	str	r2, [r3, #8]
 800281c:	60da      	str	r2, [r3, #12]
 800281e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a11      	ldr	r2, [pc, #68]	; (800286c <HAL_TIM_MspPostInit+0x64>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d11b      	bne.n	8002862 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800282a:	4b11      	ldr	r3, [pc, #68]	; (8002870 <HAL_TIM_MspPostInit+0x68>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	4a10      	ldr	r2, [pc, #64]	; (8002870 <HAL_TIM_MspPostInit+0x68>)
 8002830:	f043 0304 	orr.w	r3, r3, #4
 8002834:	6313      	str	r3, [r2, #48]	; 0x30
 8002836:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <HAL_TIM_MspPostInit+0x68>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	f003 0304 	and.w	r3, r3, #4
 800283e:	60bb      	str	r3, [r7, #8]
 8002840:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration    
    PC6     ------> TIM8_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002842:	2340      	movs	r3, #64	; 0x40
 8002844:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002846:	2302      	movs	r3, #2
 8002848:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284a:	2300      	movs	r3, #0
 800284c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284e:	2300      	movs	r3, #0
 8002850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002852:	2303      	movs	r3, #3
 8002854:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002856:	f107 030c 	add.w	r3, r7, #12
 800285a:	4619      	mov	r1, r3
 800285c:	4805      	ldr	r0, [pc, #20]	; (8002874 <HAL_TIM_MspPostInit+0x6c>)
 800285e:	f002 fe3f 	bl	80054e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002862:	bf00      	nop
 8002864:	3720      	adds	r7, #32
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40010400 	.word	0x40010400
 8002870:	40023800 	.word	0x40023800
 8002874:	40020800 	.word	0x40020800

08002878 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08c      	sub	sp, #48	; 0x30
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002880:	f107 031c 	add.w	r3, r7, #28
 8002884:	2200      	movs	r2, #0
 8002886:	601a      	str	r2, [r3, #0]
 8002888:	605a      	str	r2, [r3, #4]
 800288a:	609a      	str	r2, [r3, #8]
 800288c:	60da      	str	r2, [r3, #12]
 800288e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a4d      	ldr	r2, [pc, #308]	; (80029cc <HAL_UART_MspInit+0x154>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d15e      	bne.n	8002958 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800289a:	4b4d      	ldr	r3, [pc, #308]	; (80029d0 <HAL_UART_MspInit+0x158>)
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	4a4c      	ldr	r2, [pc, #304]	; (80029d0 <HAL_UART_MspInit+0x158>)
 80028a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028a4:	6413      	str	r3, [r2, #64]	; 0x40
 80028a6:	4b4a      	ldr	r3, [pc, #296]	; (80029d0 <HAL_UART_MspInit+0x158>)
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ae:	61bb      	str	r3, [r7, #24]
 80028b0:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028b2:	4b47      	ldr	r3, [pc, #284]	; (80029d0 <HAL_UART_MspInit+0x158>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	4a46      	ldr	r2, [pc, #280]	; (80029d0 <HAL_UART_MspInit+0x158>)
 80028b8:	f043 0308 	orr.w	r3, r3, #8
 80028bc:	6313      	str	r3, [r2, #48]	; 0x30
 80028be:	4b44      	ldr	r3, [pc, #272]	; (80029d0 <HAL_UART_MspInit+0x158>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80028ca:	2360      	movs	r3, #96	; 0x60
 80028cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ce:	2302      	movs	r3, #2
 80028d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d2:	2300      	movs	r3, #0
 80028d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028d6:	2303      	movs	r3, #3
 80028d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028da:	2307      	movs	r3, #7
 80028dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028de:	f107 031c 	add.w	r3, r7, #28
 80028e2:	4619      	mov	r1, r3
 80028e4:	483b      	ldr	r0, [pc, #236]	; (80029d4 <HAL_UART_MspInit+0x15c>)
 80028e6:	f002 fdfb 	bl	80054e0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80028ea:	4b3b      	ldr	r3, [pc, #236]	; (80029d8 <HAL_UART_MspInit+0x160>)
 80028ec:	4a3b      	ldr	r2, [pc, #236]	; (80029dc <HAL_UART_MspInit+0x164>)
 80028ee:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80028f0:	4b39      	ldr	r3, [pc, #228]	; (80029d8 <HAL_UART_MspInit+0x160>)
 80028f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80028f6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028f8:	4b37      	ldr	r3, [pc, #220]	; (80029d8 <HAL_UART_MspInit+0x160>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028fe:	4b36      	ldr	r3, [pc, #216]	; (80029d8 <HAL_UART_MspInit+0x160>)
 8002900:	2200      	movs	r2, #0
 8002902:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002904:	4b34      	ldr	r3, [pc, #208]	; (80029d8 <HAL_UART_MspInit+0x160>)
 8002906:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800290a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800290c:	4b32      	ldr	r3, [pc, #200]	; (80029d8 <HAL_UART_MspInit+0x160>)
 800290e:	2200      	movs	r2, #0
 8002910:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002912:	4b31      	ldr	r3, [pc, #196]	; (80029d8 <HAL_UART_MspInit+0x160>)
 8002914:	2200      	movs	r2, #0
 8002916:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002918:	4b2f      	ldr	r3, [pc, #188]	; (80029d8 <HAL_UART_MspInit+0x160>)
 800291a:	2200      	movs	r2, #0
 800291c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800291e:	4b2e      	ldr	r3, [pc, #184]	; (80029d8 <HAL_UART_MspInit+0x160>)
 8002920:	2200      	movs	r2, #0
 8002922:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002924:	4b2c      	ldr	r3, [pc, #176]	; (80029d8 <HAL_UART_MspInit+0x160>)
 8002926:	2200      	movs	r2, #0
 8002928:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800292a:	482b      	ldr	r0, [pc, #172]	; (80029d8 <HAL_UART_MspInit+0x160>)
 800292c:	f001 f9de 	bl	8003cec <HAL_DMA_Init>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8002936:	f7ff fd5b 	bl	80023f0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a26      	ldr	r2, [pc, #152]	; (80029d8 <HAL_UART_MspInit+0x160>)
 800293e:	66da      	str	r2, [r3, #108]	; 0x6c
 8002940:	4a25      	ldr	r2, [pc, #148]	; (80029d8 <HAL_UART_MspInit+0x160>)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002946:	2200      	movs	r2, #0
 8002948:	2105      	movs	r1, #5
 800294a:	2026      	movs	r0, #38	; 0x26
 800294c:	f001 f9a4 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002950:	2026      	movs	r0, #38	; 0x26
 8002952:	f001 f9bd 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002956:	e035      	b.n	80029c4 <HAL_UART_MspInit+0x14c>
  else if(huart->Instance==USART3)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a20      	ldr	r2, [pc, #128]	; (80029e0 <HAL_UART_MspInit+0x168>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d130      	bne.n	80029c4 <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002962:	4b1b      	ldr	r3, [pc, #108]	; (80029d0 <HAL_UART_MspInit+0x158>)
 8002964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002966:	4a1a      	ldr	r2, [pc, #104]	; (80029d0 <HAL_UART_MspInit+0x158>)
 8002968:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800296c:	6413      	str	r3, [r2, #64]	; 0x40
 800296e:	4b18      	ldr	r3, [pc, #96]	; (80029d0 <HAL_UART_MspInit+0x158>)
 8002970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002972:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002976:	613b      	str	r3, [r7, #16]
 8002978:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800297a:	4b15      	ldr	r3, [pc, #84]	; (80029d0 <HAL_UART_MspInit+0x158>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	4a14      	ldr	r2, [pc, #80]	; (80029d0 <HAL_UART_MspInit+0x158>)
 8002980:	f043 0308 	orr.w	r3, r3, #8
 8002984:	6313      	str	r3, [r2, #48]	; 0x30
 8002986:	4b12      	ldr	r3, [pc, #72]	; (80029d0 <HAL_UART_MspInit+0x158>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	f003 0308 	and.w	r3, r3, #8
 800298e:	60fb      	str	r3, [r7, #12]
 8002990:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002992:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002998:	2302      	movs	r3, #2
 800299a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299c:	2300      	movs	r3, #0
 800299e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029a0:	2303      	movs	r3, #3
 80029a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80029a4:	2307      	movs	r3, #7
 80029a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029a8:	f107 031c 	add.w	r3, r7, #28
 80029ac:	4619      	mov	r1, r3
 80029ae:	4809      	ldr	r0, [pc, #36]	; (80029d4 <HAL_UART_MspInit+0x15c>)
 80029b0:	f002 fd96 	bl	80054e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80029b4:	2200      	movs	r2, #0
 80029b6:	2105      	movs	r1, #5
 80029b8:	2027      	movs	r0, #39	; 0x27
 80029ba:	f001 f96d 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80029be:	2027      	movs	r0, #39	; 0x27
 80029c0:	f001 f986 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
}
 80029c4:	bf00      	nop
 80029c6:	3730      	adds	r7, #48	; 0x30
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40004400 	.word	0x40004400
 80029d0:	40023800 	.word	0x40023800
 80029d4:	40020c00 	.word	0x40020c00
 80029d8:	2000f470 	.word	0x2000f470
 80029dc:	40026088 	.word	0x40026088
 80029e0:	40004800 	.word	0x40004800

080029e4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b08c      	sub	sp, #48	; 0x30
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80029ec:	2300      	movs	r3, #0
 80029ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80029f0:	2300      	movs	r3, #0
 80029f2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 80029f4:	2200      	movs	r2, #0
 80029f6:	6879      	ldr	r1, [r7, #4]
 80029f8:	2019      	movs	r0, #25
 80029fa:	f001 f94d 	bl	8003c98 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 80029fe:	2019      	movs	r0, #25
 8002a00:	f001 f966 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002a04:	4b1f      	ldr	r3, [pc, #124]	; (8002a84 <HAL_InitTick+0xa0>)
 8002a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a08:	4a1e      	ldr	r2, [pc, #120]	; (8002a84 <HAL_InitTick+0xa0>)
 8002a0a:	f043 0301 	orr.w	r3, r3, #1
 8002a0e:	6453      	str	r3, [r2, #68]	; 0x44
 8002a10:	4b1c      	ldr	r3, [pc, #112]	; (8002a84 <HAL_InitTick+0xa0>)
 8002a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002a1c:	f107 0210 	add.w	r2, r7, #16
 8002a20:	f107 0314 	add.w	r3, r7, #20
 8002a24:	4611      	mov	r1, r2
 8002a26:	4618      	mov	r0, r3
 8002a28:	f004 fdd4 	bl	80075d4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002a2c:	f004 fdbe 	bl	80075ac <HAL_RCC_GetPCLK2Freq>
 8002a30:	4603      	mov	r3, r0
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a38:	4a13      	ldr	r2, [pc, #76]	; (8002a88 <HAL_InitTick+0xa4>)
 8002a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a3e:	0c9b      	lsrs	r3, r3, #18
 8002a40:	3b01      	subs	r3, #1
 8002a42:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002a44:	4b11      	ldr	r3, [pc, #68]	; (8002a8c <HAL_InitTick+0xa8>)
 8002a46:	4a12      	ldr	r2, [pc, #72]	; (8002a90 <HAL_InitTick+0xac>)
 8002a48:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8002a4a:	4b10      	ldr	r3, [pc, #64]	; (8002a8c <HAL_InitTick+0xa8>)
 8002a4c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002a50:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002a52:	4a0e      	ldr	r2, [pc, #56]	; (8002a8c <HAL_InitTick+0xa8>)
 8002a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a56:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002a58:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <HAL_InitTick+0xa8>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a5e:	4b0b      	ldr	r3, [pc, #44]	; (8002a8c <HAL_InitTick+0xa8>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002a64:	4809      	ldr	r0, [pc, #36]	; (8002a8c <HAL_InitTick+0xa8>)
 8002a66:	f005 fab5 	bl	8007fd4 <HAL_TIM_Base_Init>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d104      	bne.n	8002a7a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002a70:	4806      	ldr	r0, [pc, #24]	; (8002a8c <HAL_InitTick+0xa8>)
 8002a72:	f005 fb31 	bl	80080d8 <HAL_TIM_Base_Start_IT>
 8002a76:	4603      	mov	r3, r0
 8002a78:	e000      	b.n	8002a7c <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3730      	adds	r7, #48	; 0x30
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	40023800 	.word	0x40023800
 8002a88:	431bde83 	.word	0x431bde83
 8002a8c:	2000f910 	.word	0x2000f910
 8002a90:	40010000 	.word	0x40010000

08002a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002a98:	bf00      	nop
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr

08002aa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002aa6:	e7fe      	b.n	8002aa6 <HardFault_Handler+0x4>

08002aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002aac:	e7fe      	b.n	8002aac <MemManage_Handler+0x4>

08002aae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ab2:	e7fe      	b.n	8002ab2 <BusFault_Handler+0x4>

08002ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ab8:	e7fe      	b.n	8002ab8 <UsageFault_Handler+0x4>

08002aba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002aba:	b480      	push	{r7}
 8002abc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002abe:	bf00      	nop
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002acc:	4802      	ldr	r0, [pc, #8]	; (8002ad8 <DMA1_Stream5_IRQHandler+0x10>)
 8002ace:	f001 faad 	bl	800402c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002ad2:	bf00      	nop
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	2000f470 	.word	0x2000f470

08002adc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002ae0:	4805      	ldr	r0, [pc, #20]	; (8002af8 <ADC_IRQHandler+0x1c>)
 8002ae2:	f000 facf 	bl	8003084 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002ae6:	4805      	ldr	r0, [pc, #20]	; (8002afc <ADC_IRQHandler+0x20>)
 8002ae8:	f000 facc 	bl	8003084 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8002aec:	4804      	ldr	r0, [pc, #16]	; (8002b00 <ADC_IRQHandler+0x24>)
 8002aee:	f000 fac9 	bl	8003084 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	2000f680 	.word	0x2000f680
 8002afc:	2000f594 	.word	0x2000f594
 8002b00:	2000f6c8 	.word	0x2000f6c8

08002b04 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8002b08:	4802      	ldr	r0, [pc, #8]	; (8002b14 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002b0a:	f005 fd39 	bl	8008580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002b0e:	bf00      	nop
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	2000f810 	.word	0x2000f810

08002b18 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b1c:	4803      	ldr	r0, [pc, #12]	; (8002b2c <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002b1e:	f005 fd2f 	bl	8008580 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002b22:	4803      	ldr	r0, [pc, #12]	; (8002b30 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002b24:	f005 fd2c 	bl	8008580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002b28:	bf00      	nop
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	2000f910 	.word	0x2000f910
 8002b30:	2000f5dc 	.word	0x2000f5dc

08002b34 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002b38:	4802      	ldr	r0, [pc, #8]	; (8002b44 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002b3a:	f005 fd21 	bl	8008580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002b3e:	bf00      	nop
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	2000f710 	.word	0x2000f710

08002b48 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b4c:	4802      	ldr	r0, [pc, #8]	; (8002b58 <TIM2_IRQHandler+0x10>)
 8002b4e:	f005 fd17 	bl	8008580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b52:	bf00      	nop
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	2000f850 	.word	0x2000f850

08002b5c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b60:	4802      	ldr	r0, [pc, #8]	; (8002b6c <USART2_IRQHandler+0x10>)
 8002b62:	f006 fed7 	bl	8009914 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b66:	bf00      	nop
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	2000f890 	.word	0x2000f890

08002b70 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002b74:	4802      	ldr	r0, [pc, #8]	; (8002b80 <USART3_IRQHandler+0x10>)
 8002b76:	f006 fecd 	bl	8009914 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002b7a:	bf00      	nop
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	2000f514 	.word	0x2000f514

08002b84 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002b88:	4802      	ldr	r0, [pc, #8]	; (8002b94 <TIM6_DAC_IRQHandler+0x10>)
 8002b8a:	f005 fcf9 	bl	8008580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002b8e:	bf00      	nop
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	2000f7d0 	.word	0x2000f7d0

08002b98 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002b9c:	4802      	ldr	r0, [pc, #8]	; (8002ba8 <DMA2_Stream0_IRQHandler+0x10>)
 8002b9e:	f001 fa45 	bl	800402c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002ba2:	bf00      	nop
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	2000f750 	.word	0x2000f750

08002bac <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch1);
 8002bb0:	4802      	ldr	r0, [pc, #8]	; (8002bbc <DMA2_Stream2_IRQHandler+0x10>)
 8002bb2:	f001 fa3b 	bl	800402c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002bb6:	bf00      	nop
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	2000f620 	.word	0x2000f620

08002bc0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002bc4:	4802      	ldr	r0, [pc, #8]	; (8002bd0 <ETH_IRQHandler+0x10>)
 8002bc6:	f002 f87d 	bl	8004cc4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002bca:	bf00      	nop
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	2001126c 	.word	0x2001126c

08002bd4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002bd8:	4802      	ldr	r0, [pc, #8]	; (8002be4 <OTG_FS_IRQHandler+0x10>)
 8002bda:	f002 ffb1 	bl	8005b40 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002bde:	bf00      	nop
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	20017744 	.word	0x20017744

08002be8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b086      	sub	sp, #24
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	617b      	str	r3, [r7, #20]
 8002bf8:	e00a      	b.n	8002c10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002bfa:	f3af 8000 	nop.w
 8002bfe:	4601      	mov	r1, r0
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	1c5a      	adds	r2, r3, #1
 8002c04:	60ba      	str	r2, [r7, #8]
 8002c06:	b2ca      	uxtb	r2, r1
 8002c08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	617b      	str	r3, [r7, #20]
 8002c10:	697a      	ldr	r2, [r7, #20]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	dbf0      	blt.n	8002bfa <_read+0x12>
	}

return len;
 8002c18:	687b      	ldr	r3, [r7, #4]
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3718      	adds	r7, #24
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b086      	sub	sp, #24
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	60f8      	str	r0, [r7, #12]
 8002c2a:	60b9      	str	r1, [r7, #8]
 8002c2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c2e:	2300      	movs	r3, #0
 8002c30:	617b      	str	r3, [r7, #20]
 8002c32:	e009      	b.n	8002c48 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	1c5a      	adds	r2, r3, #1
 8002c38:	60ba      	str	r2, [r7, #8]
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	3301      	adds	r3, #1
 8002c46:	617b      	str	r3, [r7, #20]
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	dbf1      	blt.n	8002c34 <_write+0x12>
	}
	return len;
 8002c50:	687b      	ldr	r3, [r7, #4]
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3718      	adds	r7, #24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <_close>:

int _close(int file)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b083      	sub	sp, #12
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
	return -1;
 8002c62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c72:	b480      	push	{r7}
 8002c74:	b083      	sub	sp, #12
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
 8002c7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c82:	605a      	str	r2, [r3, #4]
	return 0;
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr

08002c92 <_isatty>:

int _isatty(int file)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b083      	sub	sp, #12
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
	return 1;
 8002c9a:	2301      	movs	r3, #1
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
	return 0;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3714      	adds	r7, #20
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
	...

08002cc4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002ccc:	4b11      	ldr	r3, [pc, #68]	; (8002d14 <_sbrk+0x50>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d102      	bne.n	8002cda <_sbrk+0x16>
		heap_end = &end;
 8002cd4:	4b0f      	ldr	r3, [pc, #60]	; (8002d14 <_sbrk+0x50>)
 8002cd6:	4a10      	ldr	r2, [pc, #64]	; (8002d18 <_sbrk+0x54>)
 8002cd8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002cda:	4b0e      	ldr	r3, [pc, #56]	; (8002d14 <_sbrk+0x50>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002ce0:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <_sbrk+0x50>)
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	466a      	mov	r2, sp
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d905      	bls.n	8002cfa <_sbrk+0x36>
	{
		errno = ENOMEM;
 8002cee:	4b0b      	ldr	r3, [pc, #44]	; (8002d1c <_sbrk+0x58>)
 8002cf0:	220c      	movs	r2, #12
 8002cf2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf8:	e006      	b.n	8002d08 <_sbrk+0x44>
	}

	heap_end += incr;
 8002cfa:	4b06      	ldr	r3, [pc, #24]	; (8002d14 <_sbrk+0x50>)
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4413      	add	r3, r2
 8002d02:	4a04      	ldr	r2, [pc, #16]	; (8002d14 <_sbrk+0x50>)
 8002d04:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002d06:	68fb      	ldr	r3, [r7, #12]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	2000061c 	.word	0x2000061c
 8002d18:	20017b48 	.word	0x20017b48
 8002d1c:	200161f8 	.word	0x200161f8

08002d20 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d24:	4b15      	ldr	r3, [pc, #84]	; (8002d7c <SystemInit+0x5c>)
 8002d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d2a:	4a14      	ldr	r2, [pc, #80]	; (8002d7c <SystemInit+0x5c>)
 8002d2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002d34:	4b12      	ldr	r3, [pc, #72]	; (8002d80 <SystemInit+0x60>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a11      	ldr	r2, [pc, #68]	; (8002d80 <SystemInit+0x60>)
 8002d3a:	f043 0301 	orr.w	r3, r3, #1
 8002d3e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002d40:	4b0f      	ldr	r3, [pc, #60]	; (8002d80 <SystemInit+0x60>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002d46:	4b0e      	ldr	r3, [pc, #56]	; (8002d80 <SystemInit+0x60>)
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	490d      	ldr	r1, [pc, #52]	; (8002d80 <SystemInit+0x60>)
 8002d4c:	4b0d      	ldr	r3, [pc, #52]	; (8002d84 <SystemInit+0x64>)
 8002d4e:	4013      	ands	r3, r2
 8002d50:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002d52:	4b0b      	ldr	r3, [pc, #44]	; (8002d80 <SystemInit+0x60>)
 8002d54:	4a0c      	ldr	r2, [pc, #48]	; (8002d88 <SystemInit+0x68>)
 8002d56:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002d58:	4b09      	ldr	r3, [pc, #36]	; (8002d80 <SystemInit+0x60>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a08      	ldr	r2, [pc, #32]	; (8002d80 <SystemInit+0x60>)
 8002d5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d62:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002d64:	4b06      	ldr	r3, [pc, #24]	; (8002d80 <SystemInit+0x60>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d6a:	4b04      	ldr	r3, [pc, #16]	; (8002d7c <SystemInit+0x5c>)
 8002d6c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d70:	609a      	str	r2, [r3, #8]
#endif
}
 8002d72:	bf00      	nop
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr
 8002d7c:	e000ed00 	.word	0xe000ed00
 8002d80:	40023800 	.word	0x40023800
 8002d84:	fef6ffff 	.word	0xfef6ffff
 8002d88:	24003010 	.word	0x24003010

08002d8c <HX711_Average_Value>:

HX711 data = {0, 0, 0, DATA_GAIN_FACTOR};


int HX711_Average_Value(uint8_t times)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	4603      	mov	r3, r0
 8002d94:	71fb      	strb	r3, [r7, #7]
    int sum = 0;
 8002d96:	2300      	movs	r3, #0
 8002d98:	60fb      	str	r3, [r7, #12]
    int i = 0;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < times; i++)
 8002d9e:	2300      	movs	r3, #0
 8002da0:	60bb      	str	r3, [r7, #8]
 8002da2:	e008      	b.n	8002db6 <HX711_Average_Value+0x2a>
    {
        sum += HX711_Value();
 8002da4:	f000 f814 	bl	8002dd0 <HX711_Value>
 8002da8:	4602      	mov	r2, r0
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	4413      	add	r3, r2
 8002dae:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < times; i++)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	3301      	adds	r3, #1
 8002db4:	60bb      	str	r3, [r7, #8]
 8002db6:	79fb      	ldrb	r3, [r7, #7]
 8002db8:	68ba      	ldr	r2, [r7, #8]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	dbf2      	blt.n	8002da4 <HX711_Average_Value+0x18>
    }

    return sum / times;
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	68fa      	ldr	r2, [r7, #12]
 8002dc2:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
	...

08002dd0 <HX711_Value>:

int HX711_Value()
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
    int buffer;
    buffer = 0;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	607b      	str	r3, [r7, #4]

    while (HAL_GPIO_ReadPin(gpioData_GPIO_Port, gpioData_Pin)==1);
 8002dda:	bf00      	nop
 8002ddc:	2102      	movs	r1, #2
 8002dde:	4822      	ldr	r0, [pc, #136]	; (8002e68 <HX711_Value+0x98>)
 8002de0:	f002 fd28 	bl	8005834 <HAL_GPIO_ReadPin>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d0f8      	beq.n	8002ddc <HX711_Value+0xc>

    uint8_t i;
    for (i = 0; i < 24; i++)
 8002dea:	2300      	movs	r3, #0
 8002dec:	70fb      	strb	r3, [r7, #3]
 8002dee:	e019      	b.n	8002e24 <HX711_Value+0x54>
    {
    	HAL_GPIO_WritePin(gpioSck_GPIO_Port, gpioSck_Pin, GPIO_PIN_SET);
 8002df0:	2201      	movs	r2, #1
 8002df2:	2104      	movs	r1, #4
 8002df4:	481c      	ldr	r0, [pc, #112]	; (8002e68 <HX711_Value+0x98>)
 8002df6:	f002 fd35 	bl	8005864 <HAL_GPIO_WritePin>

        buffer = buffer << 1 ;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	607b      	str	r3, [r7, #4]

        if (HAL_GPIO_ReadPin(gpioData_GPIO_Port, gpioData_Pin))
 8002e00:	2102      	movs	r1, #2
 8002e02:	4819      	ldr	r0, [pc, #100]	; (8002e68 <HX711_Value+0x98>)
 8002e04:	f002 fd16 	bl	8005834 <HAL_GPIO_ReadPin>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d002      	beq.n	8002e14 <HX711_Value+0x44>
        {
            buffer ++;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	3301      	adds	r3, #1
 8002e12:	607b      	str	r3, [r7, #4]
        }

        HAL_GPIO_WritePin(gpioSck_GPIO_Port, gpioSck_Pin, GPIO_PIN_RESET);
 8002e14:	2200      	movs	r2, #0
 8002e16:	2104      	movs	r1, #4
 8002e18:	4813      	ldr	r0, [pc, #76]	; (8002e68 <HX711_Value+0x98>)
 8002e1a:	f002 fd23 	bl	8005864 <HAL_GPIO_WritePin>
    for (i = 0; i < 24; i++)
 8002e1e:	78fb      	ldrb	r3, [r7, #3]
 8002e20:	3301      	adds	r3, #1
 8002e22:	70fb      	strb	r3, [r7, #3]
 8002e24:	78fb      	ldrb	r3, [r7, #3]
 8002e26:	2b17      	cmp	r3, #23
 8002e28:	d9e2      	bls.n	8002df0 <HX711_Value+0x20>
    }

    for (i = 0; i < data.gain; i++)
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	70fb      	strb	r3, [r7, #3]
 8002e2e:	e00c      	b.n	8002e4a <HX711_Value+0x7a>
    {
    	HAL_GPIO_WritePin(gpioSck_GPIO_Port, gpioSck_Pin, GPIO_PIN_SET);
 8002e30:	2201      	movs	r2, #1
 8002e32:	2104      	movs	r1, #4
 8002e34:	480c      	ldr	r0, [pc, #48]	; (8002e68 <HX711_Value+0x98>)
 8002e36:	f002 fd15 	bl	8005864 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(gpioSck_GPIO_Port, gpioSck_Pin, GPIO_PIN_RESET);
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	2104      	movs	r1, #4
 8002e3e:	480a      	ldr	r0, [pc, #40]	; (8002e68 <HX711_Value+0x98>)
 8002e40:	f002 fd10 	bl	8005864 <HAL_GPIO_WritePin>
    for (i = 0; i < data.gain; i++)
 8002e44:	78fb      	ldrb	r3, [r7, #3]
 8002e46:	3301      	adds	r3, #1
 8002e48:	70fb      	strb	r3, [r7, #3]
 8002e4a:	78fa      	ldrb	r2, [r7, #3]
 8002e4c:	4b07      	ldr	r3, [pc, #28]	; (8002e6c <HX711_Value+0x9c>)
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	dbed      	blt.n	8002e30 <HX711_Value+0x60>
    }

    buffer = buffer ^ 0x800000;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 8002e5a:	607b      	str	r3, [r7, #4]

    return buffer;
 8002e5c:	687b      	ldr	r3, [r7, #4]
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40020400 	.word	0x40020400
 8002e6c:	20000004 	.word	0x20000004

08002e70 <HX711_Tare>:

void HX711_Tare(uint8_t times)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	4603      	mov	r3, r0
 8002e78:	71fb      	strb	r3, [r7, #7]
    int sum = HX711_Average_Value(times);
 8002e7a:	79fb      	ldrb	r3, [r7, #7]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff ff85 	bl	8002d8c <HX711_Average_Value>
 8002e82:	60f8      	str	r0, [r7, #12]
    data.offset = sum;
 8002e84:	4a03      	ldr	r2, [pc, #12]	; (8002e94 <HX711_Tare+0x24>)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6093      	str	r3, [r2, #8]
}
 8002e8a:	bf00      	nop
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	20000004 	.word	0x20000004

08002e98 <HX711_Calibration>:

void HX711_Calibration(int weight, int value){
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
	data.a = (float)(weight)/(value - data.offset);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	ee07 3a90 	vmov	s15, r3
 8002ea8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002eac:	4b16      	ldr	r3, [pc, #88]	; (8002f08 <HX711_Calibration+0x70>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	683a      	ldr	r2, [r7, #0]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	ee07 3a90 	vmov	s15, r3
 8002eb8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ebc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ec0:	4b11      	ldr	r3, [pc, #68]	; (8002f08 <HX711_Calibration+0x70>)
 8002ec2:	edc3 7a00 	vstr	s15, [r3]
	data.b = (float)(weight)/(value - data.offset)*data.offset;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	ee07 3a90 	vmov	s15, r3
 8002ecc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ed0:	4b0d      	ldr	r3, [pc, #52]	; (8002f08 <HX711_Calibration+0x70>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	ee07 3a90 	vmov	s15, r3
 8002edc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ee0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ee4:	4b08      	ldr	r3, [pc, #32]	; (8002f08 <HX711_Calibration+0x70>)
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	ee07 3a90 	vmov	s15, r3
 8002eec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ef4:	4b04      	ldr	r3, [pc, #16]	; (8002f08 <HX711_Calibration+0x70>)
 8002ef6:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8002efa:	bf00      	nop
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	20000004 	.word	0x20000004

08002f0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002f0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f44 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002f10:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002f12:	e003      	b.n	8002f1c <LoopCopyDataInit>

08002f14 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002f14:	4b0c      	ldr	r3, [pc, #48]	; (8002f48 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002f16:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002f18:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002f1a:	3104      	adds	r1, #4

08002f1c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002f1c:	480b      	ldr	r0, [pc, #44]	; (8002f4c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002f1e:	4b0c      	ldr	r3, [pc, #48]	; (8002f50 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002f20:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002f22:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002f24:	d3f6      	bcc.n	8002f14 <CopyDataInit>
  ldr  r2, =_sbss
 8002f26:	4a0b      	ldr	r2, [pc, #44]	; (8002f54 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002f28:	e002      	b.n	8002f30 <LoopFillZerobss>

08002f2a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002f2a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002f2c:	f842 3b04 	str.w	r3, [r2], #4

08002f30 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002f30:	4b09      	ldr	r3, [pc, #36]	; (8002f58 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002f32:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002f34:	d3f9      	bcc.n	8002f2a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002f36:	f7ff fef3 	bl	8002d20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f3a:	f01c fe13 	bl	801fb64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f3e:	f7fe fba3 	bl	8001688 <main>
  bx  lr    
 8002f42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f44:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8002f48:	080243c0 	.word	0x080243c0
  ldr  r0, =_sdata
 8002f4c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002f50:	20000378 	.word	0x20000378
  ldr  r2, =_sbss
 8002f54:	20000378 	.word	0x20000378
  ldr  r3, = _ebss
 8002f58:	20017b48 	.word	0x20017b48

08002f5c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f5c:	e7fe      	b.n	8002f5c <CAN1_RX0_IRQHandler>

08002f5e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f5e:	b580      	push	{r7, lr}
 8002f60:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f62:	2003      	movs	r0, #3
 8002f64:	f000 fe8d 	bl	8003c82 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f68:	2000      	movs	r0, #0
 8002f6a:	f7ff fd3b 	bl	80029e4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002f6e:	f7ff fa47 	bl	8002400 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f7c:	4b06      	ldr	r3, [pc, #24]	; (8002f98 <HAL_IncTick+0x20>)
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	461a      	mov	r2, r3
 8002f82:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <HAL_IncTick+0x24>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4413      	add	r3, r2
 8002f88:	4a04      	ldr	r2, [pc, #16]	; (8002f9c <HAL_IncTick+0x24>)
 8002f8a:	6013      	str	r3, [r2, #0]
}
 8002f8c:	bf00      	nop
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	20000014 	.word	0x20000014
 8002f9c:	2000f950 	.word	0x2000f950

08002fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8002fa4:	4b03      	ldr	r3, [pc, #12]	; (8002fb4 <HAL_GetTick+0x14>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	2000f950 	.word	0x2000f950

08002fb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fc0:	f7ff ffee 	bl	8002fa0 <HAL_GetTick>
 8002fc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd0:	d005      	beq.n	8002fde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fd2:	4b09      	ldr	r3, [pc, #36]	; (8002ff8 <HAL_Delay+0x40>)
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	4413      	add	r3, r2
 8002fdc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fde:	bf00      	nop
 8002fe0:	f7ff ffde 	bl	8002fa0 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d8f7      	bhi.n	8002fe0 <HAL_Delay+0x28>
  {
  }
}
 8002ff0:	bf00      	nop
 8002ff2:	3710      	adds	r7, #16
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	20000014 	.word	0x20000014

08002ffc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003004:	2300      	movs	r3, #0
 8003006:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e031      	b.n	8003076 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003016:	2b00      	cmp	r3, #0
 8003018:	d109      	bne.n	800302e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f7ff fa18 	bl	8002450 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003032:	f003 0310 	and.w	r3, r3, #16
 8003036:	2b00      	cmp	r3, #0
 8003038:	d116      	bne.n	8003068 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800303e:	4b10      	ldr	r3, [pc, #64]	; (8003080 <HAL_ADC_Init+0x84>)
 8003040:	4013      	ands	r3, r2
 8003042:	f043 0202 	orr.w	r2, r3, #2
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 fbe6 	bl	800381c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305a:	f023 0303 	bic.w	r3, r3, #3
 800305e:	f043 0201 	orr.w	r2, r3, #1
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	641a      	str	r2, [r3, #64]	; 0x40
 8003066:	e001      	b.n	800306c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003074:	7bfb      	ldrb	r3, [r7, #15]
}
 8003076:	4618      	mov	r0, r3
 8003078:	3710      	adds	r7, #16
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	ffffeefd 	.word	0xffffeefd

08003084 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 800308c:	2300      	movs	r3, #0
 800308e:	60fb      	str	r3, [r7, #12]
 8003090:	2300      	movs	r3, #0
 8003092:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b02      	cmp	r3, #2
 80030a0:	bf0c      	ite	eq
 80030a2:	2301      	moveq	r3, #1
 80030a4:	2300      	movne	r3, #0
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 0320 	and.w	r3, r3, #32
 80030b4:	2b20      	cmp	r3, #32
 80030b6:	bf0c      	ite	eq
 80030b8:	2301      	moveq	r3, #1
 80030ba:	2300      	movne	r3, #0
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d049      	beq.n	800315a <HAL_ADC_IRQHandler+0xd6>
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d046      	beq.n	800315a <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d0:	f003 0310 	and.w	r3, r3, #16
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d105      	bne.n	80030e4 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030dc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d12b      	bne.n	800314a <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d127      	bne.n	800314a <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003100:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003104:	2b00      	cmp	r3, #0
 8003106:	d006      	beq.n	8003116 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003112:	2b00      	cmp	r3, #0
 8003114:	d119      	bne.n	800314a <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	685a      	ldr	r2, [r3, #4]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f022 0220 	bic.w	r2, r2, #32
 8003124:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003136:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d105      	bne.n	800314a <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003142:	f043 0201 	orr.w	r2, r3, #1
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f7fd fea6 	bl	8000e9c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f06f 0212 	mvn.w	r2, #18
 8003158:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	2b04      	cmp	r3, #4
 8003166:	bf0c      	ite	eq
 8003168:	2301      	moveq	r3, #1
 800316a:	2300      	movne	r3, #0
 800316c:	b2db      	uxtb	r3, r3
 800316e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800317a:	2b80      	cmp	r3, #128	; 0x80
 800317c:	bf0c      	ite	eq
 800317e:	2301      	moveq	r3, #1
 8003180:	2300      	movne	r3, #0
 8003182:	b2db      	uxtb	r3, r3
 8003184:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d057      	beq.n	800323c <HAL_ADC_IRQHandler+0x1b8>
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d054      	beq.n	800323c <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	f003 0310 	and.w	r3, r3, #16
 800319a:	2b00      	cmp	r3, #0
 800319c:	d105      	bne.n	80031aa <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d139      	bne.n	800322c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031be:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d006      	beq.n	80031d4 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d12b      	bne.n	800322c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d124      	bne.n	800322c <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d11d      	bne.n	800322c <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d119      	bne.n	800322c <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003206:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321c:	2b00      	cmp	r3, #0
 800321e:	d105      	bne.n	800322c <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003224:	f043 0201 	orr.w	r2, r3, #1
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	f000 fc71 	bl	8003b14 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f06f 020c 	mvn.w	r2, #12
 800323a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b01      	cmp	r3, #1
 8003248:	bf0c      	ite	eq
 800324a:	2301      	moveq	r3, #1
 800324c:	2300      	movne	r3, #0
 800324e:	b2db      	uxtb	r3, r3
 8003250:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800325c:	2b40      	cmp	r3, #64	; 0x40
 800325e:	bf0c      	ite	eq
 8003260:	2301      	moveq	r3, #1
 8003262:	2300      	movne	r3, #0
 8003264:	b2db      	uxtb	r3, r3
 8003266:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d017      	beq.n	800329e <HAL_ADC_IRQHandler+0x21a>
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d014      	beq.n	800329e <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b01      	cmp	r3, #1
 8003280:	d10d      	bne.n	800329e <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f000 f97c 	bl	800358c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f06f 0201 	mvn.w	r2, #1
 800329c:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0320 	and.w	r3, r3, #32
 80032a8:	2b20      	cmp	r3, #32
 80032aa:	bf0c      	ite	eq
 80032ac:	2301      	moveq	r3, #1
 80032ae:	2300      	movne	r3, #0
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032be:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032c2:	bf0c      	ite	eq
 80032c4:	2301      	moveq	r3, #1
 80032c6:	2300      	movne	r3, #0
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d015      	beq.n	80032fe <HAL_ADC_IRQHandler+0x27a>
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d012      	beq.n	80032fe <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032dc:	f043 0202 	orr.w	r2, r3, #2
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f06f 0220 	mvn.w	r2, #32
 80032ec:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 f956 	bl	80035a0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f06f 0220 	mvn.w	r2, #32
 80032fc:	601a      	str	r2, [r3, #0]
  }
}
 80032fe:	bf00      	nop
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
	...

08003308 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b086      	sub	sp, #24
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8003314:	2300      	movs	r3, #0
 8003316:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800331e:	2b01      	cmp	r3, #1
 8003320:	d101      	bne.n	8003326 <HAL_ADC_Start_DMA+0x1e>
 8003322:	2302      	movs	r3, #2
 8003324:	e0c7      	b.n	80034b6 <HAL_ADC_Start_DMA+0x1ae>
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b01      	cmp	r3, #1
 800333a:	d018      	beq.n	800336e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689a      	ldr	r2, [r3, #8]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0201 	orr.w	r2, r2, #1
 800334a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800334c:	4b5c      	ldr	r3, [pc, #368]	; (80034c0 <HAL_ADC_Start_DMA+0x1b8>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a5c      	ldr	r2, [pc, #368]	; (80034c4 <HAL_ADC_Start_DMA+0x1bc>)
 8003352:	fba2 2303 	umull	r2, r3, r2, r3
 8003356:	0c9a      	lsrs	r2, r3, #18
 8003358:	4613      	mov	r3, r2
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	4413      	add	r3, r2
 800335e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003360:	e002      	b.n	8003368 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	3b01      	subs	r3, #1
 8003366:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1f9      	bne.n	8003362 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f003 0301 	and.w	r3, r3, #1
 8003378:	2b01      	cmp	r3, #1
 800337a:	f040 809b 	bne.w	80034b4 <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003382:	4b51      	ldr	r3, [pc, #324]	; (80034c8 <HAL_ADC_Start_DMA+0x1c0>)
 8003384:	4013      	ands	r3, r2
 8003386:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003398:	2b00      	cmp	r3, #0
 800339a:	d007      	beq.n	80033ac <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80033a4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033b8:	d106      	bne.n	80033c8 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033be:	f023 0206 	bic.w	r2, r3, #6
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	645a      	str	r2, [r3, #68]	; 0x44
 80033c6:	e002      	b.n	80033ce <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033da:	4a3c      	ldr	r2, [pc, #240]	; (80034cc <HAL_ADC_Start_DMA+0x1c4>)
 80033dc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e2:	4a3b      	ldr	r2, [pc, #236]	; (80034d0 <HAL_ADC_Start_DMA+0x1c8>)
 80033e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ea:	4a3a      	ldr	r2, [pc, #232]	; (80034d4 <HAL_ADC_Start_DMA+0x1cc>)
 80033ec:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80033f6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685a      	ldr	r2, [r3, #4]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003406:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	689a      	ldr	r2, [r3, #8]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003416:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	334c      	adds	r3, #76	; 0x4c
 8003422:	4619      	mov	r1, r3
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f000 fd0e 	bl	8003e48 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800342c:	4b2a      	ldr	r3, [pc, #168]	; (80034d8 <HAL_ADC_Start_DMA+0x1d0>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f003 031f 	and.w	r3, r3, #31
 8003434:	2b00      	cmp	r3, #0
 8003436:	d10f      	bne.n	8003458 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d136      	bne.n	80034b4 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	689a      	ldr	r2, [r3, #8]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003454:	609a      	str	r2, [r3, #8]
 8003456:	e02d      	b.n	80034b4 <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a1f      	ldr	r2, [pc, #124]	; (80034dc <HAL_ADC_Start_DMA+0x1d4>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d10e      	bne.n	8003480 <HAL_ADC_Start_DMA+0x178>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d107      	bne.n	8003480 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	689a      	ldr	r2, [r3, #8]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800347e:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003480:	4b15      	ldr	r3, [pc, #84]	; (80034d8 <HAL_ADC_Start_DMA+0x1d0>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f003 0310 	and.w	r3, r3, #16
 8003488:	2b00      	cmp	r3, #0
 800348a:	d113      	bne.n	80034b4 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a13      	ldr	r2, [pc, #76]	; (80034e0 <HAL_ADC_Start_DMA+0x1d8>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d10e      	bne.n	80034b4 <HAL_ADC_Start_DMA+0x1ac>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d107      	bne.n	80034b4 <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80034b2:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3718      	adds	r7, #24
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	20000000 	.word	0x20000000
 80034c4:	431bde83 	.word	0x431bde83
 80034c8:	fffff8fe 	.word	0xfffff8fe
 80034cc:	08003a11 	.word	0x08003a11
 80034d0:	08003acb 	.word	0x08003acb
 80034d4:	08003ae7 	.word	0x08003ae7
 80034d8:	40012300 	.word	0x40012300
 80034dc:	40012000 	.word	0x40012000
 80034e0:	40012200 	.word	0x40012200

080034e4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034ec:	2300      	movs	r3, #0
 80034ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d101      	bne.n	80034fe <HAL_ADC_Stop_DMA+0x1a>
 80034fa:	2302      	movs	r3, #2
 80034fc:	e036      	b.n	800356c <HAL_ADC_Stop_DMA+0x88>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2201      	movs	r2, #1
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f022 0201 	bic.w	r2, r2, #1
 8003514:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	2b00      	cmp	r3, #0
 8003522:	d11e      	bne.n	8003562 <HAL_ADC_Stop_DMA+0x7e>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003532:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003538:	4618      	mov	r0, r3
 800353a:	f000 fce5 	bl	8003f08 <HAL_DMA_Abort>
 800353e:	4603      	mov	r3, r0
 8003540:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003550:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003556:	4b07      	ldr	r3, [pc, #28]	; (8003574 <HAL_ADC_Stop_DMA+0x90>)
 8003558:	4013      	ands	r3, r2
 800355a:	f043 0201 	orr.w	r2, r3, #1
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800356a:	7bfb      	ldrb	r3, [r7, #15]
}
 800356c:	4618      	mov	r0, r3
 800356e:	3710      	adds	r7, #16
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	ffffeefe 	.word	0xffffeefe

08003578 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003580:	bf00      	nop
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003594:	bf00      	nop
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr

080035a0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80035be:	2300      	movs	r3, #0
 80035c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d101      	bne.n	80035d0 <HAL_ADC_ConfigChannel+0x1c>
 80035cc:	2302      	movs	r3, #2
 80035ce:	e115      	b.n	80037fc <HAL_ADC_ConfigChannel+0x248>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2b09      	cmp	r3, #9
 80035de:	d935      	bls.n	800364c <HAL_ADC_ConfigChannel+0x98>
	{
		/* Clear the old sample time */
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68d9      	ldr	r1, [r3, #12]
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	461a      	mov	r2, r3
 80035ee:	4613      	mov	r3, r2
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	4413      	add	r3, r2
 80035f4:	3b1e      	subs	r3, #30
 80035f6:	2207      	movs	r2, #7
 80035f8:	fa02 f303 	lsl.w	r3, r2, r3
 80035fc:	43da      	mvns	r2, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	400a      	ands	r2, r1
 8003604:	60da      	str	r2, [r3, #12]

		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a7f      	ldr	r2, [pc, #508]	; (8003808 <HAL_ADC_ConfigChannel+0x254>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d10a      	bne.n	8003626 <HAL_ADC_ConfigChannel+0x72>
		{
			/* Set the new sample time */
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	68d9      	ldr	r1, [r3, #12]
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	061a      	lsls	r2, r3, #24
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	60da      	str	r2, [r3, #12]
 8003624:	e035      	b.n	8003692 <HAL_ADC_ConfigChannel+0xde>
		}
	  else
	  {	
		  /* Set the new sample time */
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68d9      	ldr	r1, [r3, #12]
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	689a      	ldr	r2, [r3, #8]
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	b29b      	uxth	r3, r3
 8003636:	4618      	mov	r0, r3
 8003638:	4603      	mov	r3, r0
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	4403      	add	r3, r0
 800363e:	3b1e      	subs	r3, #30
 8003640:	409a      	lsls	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	60da      	str	r2, [r3, #12]
 800364a:	e022      	b.n	8003692 <HAL_ADC_ConfigChannel+0xde>
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6919      	ldr	r1, [r3, #16]
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	b29b      	uxth	r3, r3
 8003658:	461a      	mov	r2, r3
 800365a:	4613      	mov	r3, r2
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	4413      	add	r3, r2
 8003660:	2207      	movs	r2, #7
 8003662:	fa02 f303 	lsl.w	r3, r2, r3
 8003666:	43da      	mvns	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	400a      	ands	r2, r1
 800366e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6919      	ldr	r1, [r3, #16]
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	689a      	ldr	r2, [r3, #8]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	b29b      	uxth	r3, r3
 8003680:	4618      	mov	r0, r3
 8003682:	4603      	mov	r3, r0
 8003684:	005b      	lsls	r3, r3, #1
 8003686:	4403      	add	r3, r0
 8003688:	409a      	lsls	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	430a      	orrs	r2, r1
 8003690:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b06      	cmp	r3, #6
 8003698:	d824      	bhi.n	80036e4 <HAL_ADC_ConfigChannel+0x130>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	4613      	mov	r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4413      	add	r3, r2
 80036aa:	3b05      	subs	r3, #5
 80036ac:	221f      	movs	r2, #31
 80036ae:	fa02 f303 	lsl.w	r3, r2, r3
 80036b2:	43da      	mvns	r2, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	400a      	ands	r2, r1
 80036ba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	4618      	mov	r0, r3
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685a      	ldr	r2, [r3, #4]
 80036ce:	4613      	mov	r3, r2
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	4413      	add	r3, r2
 80036d4:	3b05      	subs	r3, #5
 80036d6:	fa00 f203 	lsl.w	r2, r0, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	635a      	str	r2, [r3, #52]	; 0x34
 80036e2:	e04c      	b.n	800377e <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	2b0c      	cmp	r3, #12
 80036ea:	d824      	bhi.n	8003736 <HAL_ADC_ConfigChannel+0x182>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	4613      	mov	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	3b23      	subs	r3, #35	; 0x23
 80036fe:	221f      	movs	r2, #31
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	43da      	mvns	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	400a      	ands	r2, r1
 800370c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	b29b      	uxth	r3, r3
 800371a:	4618      	mov	r0, r3
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	4613      	mov	r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	4413      	add	r3, r2
 8003726:	3b23      	subs	r3, #35	; 0x23
 8003728:	fa00 f203 	lsl.w	r2, r0, r3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	430a      	orrs	r2, r1
 8003732:	631a      	str	r2, [r3, #48]	; 0x30
 8003734:	e023      	b.n	800377e <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	685a      	ldr	r2, [r3, #4]
 8003740:	4613      	mov	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4413      	add	r3, r2
 8003746:	3b41      	subs	r3, #65	; 0x41
 8003748:	221f      	movs	r2, #31
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	43da      	mvns	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	400a      	ands	r2, r1
 8003756:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	b29b      	uxth	r3, r3
 8003764:	4618      	mov	r0, r3
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	685a      	ldr	r2, [r3, #4]
 800376a:	4613      	mov	r3, r2
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	4413      	add	r3, r2
 8003770:	3b41      	subs	r3, #65	; 0x41
 8003772:	fa00 f203 	lsl.w	r2, r0, r3
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	430a      	orrs	r2, r1
 800377c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a22      	ldr	r2, [pc, #136]	; (800380c <HAL_ADC_ConfigChannel+0x258>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d109      	bne.n	800379c <HAL_ADC_ConfigChannel+0x1e8>
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2b12      	cmp	r3, #18
 800378e:	d105      	bne.n	800379c <HAL_ADC_ConfigChannel+0x1e8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003790:	4b1f      	ldr	r3, [pc, #124]	; (8003810 <HAL_ADC_ConfigChannel+0x25c>)
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	4a1e      	ldr	r2, [pc, #120]	; (8003810 <HAL_ADC_ConfigChannel+0x25c>)
 8003796:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800379a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a1a      	ldr	r2, [pc, #104]	; (800380c <HAL_ADC_ConfigChannel+0x258>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d125      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x23e>
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a17      	ldr	r2, [pc, #92]	; (8003808 <HAL_ADC_ConfigChannel+0x254>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d003      	beq.n	80037b8 <HAL_ADC_ConfigChannel+0x204>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2b11      	cmp	r3, #17
 80037b6:	d11c      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80037b8:	4b15      	ldr	r3, [pc, #84]	; (8003810 <HAL_ADC_ConfigChannel+0x25c>)
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	4a14      	ldr	r2, [pc, #80]	; (8003810 <HAL_ADC_ConfigChannel+0x25c>)
 80037be:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80037c2:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a0f      	ldr	r2, [pc, #60]	; (8003808 <HAL_ADC_ConfigChannel+0x254>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d111      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80037ce:	4b11      	ldr	r3, [pc, #68]	; (8003814 <HAL_ADC_ConfigChannel+0x260>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a11      	ldr	r2, [pc, #68]	; (8003818 <HAL_ADC_ConfigChannel+0x264>)
 80037d4:	fba2 2303 	umull	r2, r3, r2, r3
 80037d8:	0c9a      	lsrs	r2, r3, #18
 80037da:	4613      	mov	r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	4413      	add	r3, r2
 80037e0:	005b      	lsls	r3, r3, #1
 80037e2:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80037e4:	e002      	b.n	80037ec <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	3b01      	subs	r3, #1
 80037ea:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1f9      	bne.n	80037e6 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr
 8003808:	10000012 	.word	0x10000012
 800380c:	40012000 	.word	0x40012000
 8003810:	40012300 	.word	0x40012300
 8003814:	20000000 	.word	0x20000000
 8003818:	431bde83 	.word	0x431bde83

0800381c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003824:	4b78      	ldr	r3, [pc, #480]	; (8003a08 <ADC_Init+0x1ec>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	4a77      	ldr	r2, [pc, #476]	; (8003a08 <ADC_Init+0x1ec>)
 800382a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800382e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003830:	4b75      	ldr	r3, [pc, #468]	; (8003a08 <ADC_Init+0x1ec>)
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	4973      	ldr	r1, [pc, #460]	; (8003a08 <ADC_Init+0x1ec>)
 800383a:	4313      	orrs	r3, r2
 800383c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800384c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6859      	ldr	r1, [r3, #4]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	691b      	ldr	r3, [r3, #16]
 8003858:	021a      	lsls	r2, r3, #8
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	430a      	orrs	r2, r1
 8003860:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	685a      	ldr	r2, [r3, #4]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003870:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	6859      	ldr	r1, [r3, #4]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	430a      	orrs	r2, r1
 8003882:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	689a      	ldr	r2, [r3, #8]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003892:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6899      	ldr	r1, [r3, #8]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68da      	ldr	r2, [r3, #12]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	430a      	orrs	r2, r1
 80038a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038aa:	4a58      	ldr	r2, [pc, #352]	; (8003a0c <ADC_Init+0x1f0>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d022      	beq.n	80038f6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80038be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	6899      	ldr	r1, [r3, #8]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	689a      	ldr	r2, [r3, #8]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80038e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	6899      	ldr	r1, [r3, #8]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	430a      	orrs	r2, r1
 80038f2:	609a      	str	r2, [r3, #8]
 80038f4:	e00f      	b.n	8003916 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689a      	ldr	r2, [r3, #8]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003904:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689a      	ldr	r2, [r3, #8]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003914:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	689a      	ldr	r2, [r3, #8]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 0202 	bic.w	r2, r2, #2
 8003924:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6899      	ldr	r1, [r3, #8]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	005a      	lsls	r2, r3, #1
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	430a      	orrs	r2, r1
 8003938:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d01b      	beq.n	800397c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	685a      	ldr	r2, [r3, #4]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003952:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	685a      	ldr	r2, [r3, #4]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003962:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	6859      	ldr	r1, [r3, #4]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396e:	3b01      	subs	r3, #1
 8003970:	035a      	lsls	r2, r3, #13
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	430a      	orrs	r2, r1
 8003978:	605a      	str	r2, [r3, #4]
 800397a:	e007      	b.n	800398c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	685a      	ldr	r2, [r3, #4]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800398a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800399a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	69db      	ldr	r3, [r3, #28]
 80039a6:	3b01      	subs	r3, #1
 80039a8:	051a      	lsls	r2, r3, #20
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	430a      	orrs	r2, r1
 80039b0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80039c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	6899      	ldr	r1, [r3, #8]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80039ce:	025a      	lsls	r2, r3, #9
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	430a      	orrs	r2, r1
 80039d6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689a      	ldr	r2, [r3, #8]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	6899      	ldr	r1, [r3, #8]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	029a      	lsls	r2, r3, #10
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	430a      	orrs	r2, r1
 80039fa:	609a      	str	r2, [r3, #8]
}
 80039fc:	bf00      	nop
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr
 8003a08:	40012300 	.word	0x40012300
 8003a0c:	0f000001 	.word	0x0f000001

08003a10 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a1c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a22:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d13c      	bne.n	8003aa4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d12b      	bne.n	8003a9c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d127      	bne.n	8003a9c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a52:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d006      	beq.n	8003a68 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d119      	bne.n	8003a9c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	685a      	ldr	r2, [r3, #4]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f022 0220 	bic.w	r2, r2, #32
 8003a76:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d105      	bne.n	8003a9c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a94:	f043 0201 	orr.w	r2, r3, #1
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f7fd f9fd 	bl	8000e9c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003aa2:	e00e      	b.n	8003ac2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa8:	f003 0310 	and.w	r3, r3, #16
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d003      	beq.n	8003ab8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f7ff fd75 	bl	80035a0 <HAL_ADC_ErrorCallback>
}
 8003ab6:	e004      	b.n	8003ac2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	4798      	blx	r3
}
 8003ac2:	bf00      	nop
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b084      	sub	sp, #16
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f7ff fd4d 	bl	8003578 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ade:	bf00      	nop
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b084      	sub	sp, #16
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003af2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2240      	movs	r2, #64	; 0x40
 8003af8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afe:	f043 0204 	orr.w	r2, r3, #4
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b06:	68f8      	ldr	r0, [r7, #12]
 8003b08:	f7ff fd4a 	bl	80035a0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b0c:	bf00      	nop
 8003b0e:	3710      	adds	r7, #16
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b085      	sub	sp, #20
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f003 0307 	and.w	r3, r3, #7
 8003b36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b38:	4b0b      	ldr	r3, [pc, #44]	; (8003b68 <__NVIC_SetPriorityGrouping+0x40>)
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b3e:	68ba      	ldr	r2, [r7, #8]
 8003b40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b44:	4013      	ands	r3, r2
 8003b46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003b50:	4b06      	ldr	r3, [pc, #24]	; (8003b6c <__NVIC_SetPriorityGrouping+0x44>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b56:	4a04      	ldr	r2, [pc, #16]	; (8003b68 <__NVIC_SetPriorityGrouping+0x40>)
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	60d3      	str	r3, [r2, #12]
}
 8003b5c:	bf00      	nop
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr
 8003b68:	e000ed00 	.word	0xe000ed00
 8003b6c:	05fa0000 	.word	0x05fa0000

08003b70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b70:	b480      	push	{r7}
 8003b72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b74:	4b04      	ldr	r3, [pc, #16]	; (8003b88 <__NVIC_GetPriorityGrouping+0x18>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	0a1b      	lsrs	r3, r3, #8
 8003b7a:	f003 0307 	and.w	r3, r3, #7
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr
 8003b88:	e000ed00 	.word	0xe000ed00

08003b8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	4603      	mov	r3, r0
 8003b94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	db0b      	blt.n	8003bb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b9e:	79fb      	ldrb	r3, [r7, #7]
 8003ba0:	f003 021f 	and.w	r2, r3, #31
 8003ba4:	4907      	ldr	r1, [pc, #28]	; (8003bc4 <__NVIC_EnableIRQ+0x38>)
 8003ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003baa:	095b      	lsrs	r3, r3, #5
 8003bac:	2001      	movs	r0, #1
 8003bae:	fa00 f202 	lsl.w	r2, r0, r2
 8003bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003bb6:	bf00      	nop
 8003bb8:	370c      	adds	r7, #12
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	e000e100 	.word	0xe000e100

08003bc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	4603      	mov	r3, r0
 8003bd0:	6039      	str	r1, [r7, #0]
 8003bd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	db0a      	blt.n	8003bf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	b2da      	uxtb	r2, r3
 8003be0:	490c      	ldr	r1, [pc, #48]	; (8003c14 <__NVIC_SetPriority+0x4c>)
 8003be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be6:	0112      	lsls	r2, r2, #4
 8003be8:	b2d2      	uxtb	r2, r2
 8003bea:	440b      	add	r3, r1
 8003bec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bf0:	e00a      	b.n	8003c08 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	b2da      	uxtb	r2, r3
 8003bf6:	4908      	ldr	r1, [pc, #32]	; (8003c18 <__NVIC_SetPriority+0x50>)
 8003bf8:	79fb      	ldrb	r3, [r7, #7]
 8003bfa:	f003 030f 	and.w	r3, r3, #15
 8003bfe:	3b04      	subs	r3, #4
 8003c00:	0112      	lsls	r2, r2, #4
 8003c02:	b2d2      	uxtb	r2, r2
 8003c04:	440b      	add	r3, r1
 8003c06:	761a      	strb	r2, [r3, #24]
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr
 8003c14:	e000e100 	.word	0xe000e100
 8003c18:	e000ed00 	.word	0xe000ed00

08003c1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b089      	sub	sp, #36	; 0x24
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f003 0307 	and.w	r3, r3, #7
 8003c2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	f1c3 0307 	rsb	r3, r3, #7
 8003c36:	2b04      	cmp	r3, #4
 8003c38:	bf28      	it	cs
 8003c3a:	2304      	movcs	r3, #4
 8003c3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	3304      	adds	r3, #4
 8003c42:	2b06      	cmp	r3, #6
 8003c44:	d902      	bls.n	8003c4c <NVIC_EncodePriority+0x30>
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	3b03      	subs	r3, #3
 8003c4a:	e000      	b.n	8003c4e <NVIC_EncodePriority+0x32>
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c50:	f04f 32ff 	mov.w	r2, #4294967295
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5a:	43da      	mvns	r2, r3
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	401a      	ands	r2, r3
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c64:	f04f 31ff 	mov.w	r1, #4294967295
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c6e:	43d9      	mvns	r1, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c74:	4313      	orrs	r3, r2
         );
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3724      	adds	r7, #36	; 0x24
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b082      	sub	sp, #8
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f7ff ff4c 	bl	8003b28 <__NVIC_SetPriorityGrouping>
}
 8003c90:	bf00      	nop
 8003c92:	3708      	adds	r7, #8
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
 8003ca4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003caa:	f7ff ff61 	bl	8003b70 <__NVIC_GetPriorityGrouping>
 8003cae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	68b9      	ldr	r1, [r7, #8]
 8003cb4:	6978      	ldr	r0, [r7, #20]
 8003cb6:	f7ff ffb1 	bl	8003c1c <NVIC_EncodePriority>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cc0:	4611      	mov	r1, r2
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7ff ff80 	bl	8003bc8 <__NVIC_SetPriority>
}
 8003cc8:	bf00      	nop
 8003cca:	3718      	adds	r7, #24
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7ff ff54 	bl	8003b8c <__NVIC_EnableIRQ>
}
 8003ce4:	bf00      	nop
 8003ce6:	3708      	adds	r7, #8
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003cf8:	f7ff f952 	bl	8002fa0 <HAL_GetTick>
 8003cfc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e099      	b.n	8003e3c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2202      	movs	r2, #2
 8003d14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f022 0201 	bic.w	r2, r2, #1
 8003d26:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d28:	e00f      	b.n	8003d4a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d2a:	f7ff f939 	bl	8002fa0 <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	2b05      	cmp	r3, #5
 8003d36:	d908      	bls.n	8003d4a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2203      	movs	r2, #3
 8003d42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e078      	b.n	8003e3c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d1e8      	bne.n	8003d2a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003d60:	697a      	ldr	r2, [r7, #20]
 8003d62:	4b38      	ldr	r3, [pc, #224]	; (8003e44 <HAL_DMA_Init+0x158>)
 8003d64:	4013      	ands	r3, r2
 8003d66:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d76:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a1b      	ldr	r3, [r3, #32]
 8003d94:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da0:	2b04      	cmp	r3, #4
 8003da2:	d107      	bne.n	8003db4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dac:	4313      	orrs	r3, r2
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f023 0307 	bic.w	r3, r3, #7
 8003dca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd0:	697a      	ldr	r2, [r7, #20]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dda:	2b04      	cmp	r3, #4
 8003ddc:	d117      	bne.n	8003e0e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de2:	697a      	ldr	r2, [r7, #20]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00e      	beq.n	8003e0e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f000 fb09 	bl	8004408 <DMA_CheckFifoParam>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d008      	beq.n	8003e0e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2240      	movs	r2, #64	; 0x40
 8003e00:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e016      	b.n	8003e3c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	697a      	ldr	r2, [r7, #20]
 8003e14:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f000 fac0 	bl	800439c <DMA_CalcBaseAndBitshift>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e24:	223f      	movs	r2, #63	; 0x3f
 8003e26:	409a      	lsls	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3718      	adds	r7, #24
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	e010803f 	.word	0xe010803f

08003e48 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
 8003e54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e56:	2300      	movs	r3, #0
 8003e58:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e5e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d101      	bne.n	8003e6e <HAL_DMA_Start_IT+0x26>
 8003e6a:	2302      	movs	r3, #2
 8003e6c:	e048      	b.n	8003f00 <HAL_DMA_Start_IT+0xb8>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d137      	bne.n	8003ef2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2202      	movs	r2, #2
 8003e86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	68b9      	ldr	r1, [r7, #8]
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f000 fa52 	bl	8004340 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea0:	223f      	movs	r2, #63	; 0x3f
 8003ea2:	409a      	lsls	r2, r3
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f042 0216 	orr.w	r2, r2, #22
 8003eb6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695a      	ldr	r2, [r3, #20]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ec6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d007      	beq.n	8003ee0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f042 0208 	orr.w	r2, r2, #8
 8003ede:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f042 0201 	orr.w	r2, r2, #1
 8003eee:	601a      	str	r2, [r3, #0]
 8003ef0:	e005      	b.n	8003efe <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003efa:	2302      	movs	r3, #2
 8003efc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003efe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3718      	adds	r7, #24
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f14:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003f16:	f7ff f843 	bl	8002fa0 <HAL_GetTick>
 8003f1a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d008      	beq.n	8003f3a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2280      	movs	r2, #128	; 0x80
 8003f2c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e052      	b.n	8003fe0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 0216 	bic.w	r2, r2, #22
 8003f48:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	695a      	ldr	r2, [r3, #20]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f58:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d103      	bne.n	8003f6a <HAL_DMA_Abort+0x62>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d007      	beq.n	8003f7a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 0208 	bic.w	r2, r2, #8
 8003f78:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f022 0201 	bic.w	r2, r2, #1
 8003f88:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f8a:	e013      	b.n	8003fb4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f8c:	f7ff f808 	bl	8002fa0 <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b05      	cmp	r3, #5
 8003f98:	d90c      	bls.n	8003fb4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2203      	movs	r2, #3
 8003fac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e015      	b.n	8003fe0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1e4      	bne.n	8003f8c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc6:	223f      	movs	r2, #63	; 0x3f
 8003fc8:	409a      	lsls	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003fde:	2300      	movs	r3, #0
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3710      	adds	r7, #16
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d004      	beq.n	8004006 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2280      	movs	r2, #128	; 0x80
 8004000:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e00c      	b.n	8004020 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2205      	movs	r2, #5
 800400a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0201 	bic.w	r2, r2, #1
 800401c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004034:	2300      	movs	r3, #0
 8004036:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004038:	4b92      	ldr	r3, [pc, #584]	; (8004284 <HAL_DMA_IRQHandler+0x258>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a92      	ldr	r2, [pc, #584]	; (8004288 <HAL_DMA_IRQHandler+0x25c>)
 800403e:	fba2 2303 	umull	r2, r3, r2, r3
 8004042:	0a9b      	lsrs	r3, r3, #10
 8004044:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800404a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004056:	2208      	movs	r2, #8
 8004058:	409a      	lsls	r2, r3
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	4013      	ands	r3, r2
 800405e:	2b00      	cmp	r3, #0
 8004060:	d01a      	beq.n	8004098 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0304 	and.w	r3, r3, #4
 800406c:	2b00      	cmp	r3, #0
 800406e:	d013      	beq.n	8004098 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0204 	bic.w	r2, r2, #4
 800407e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004084:	2208      	movs	r2, #8
 8004086:	409a      	lsls	r2, r3
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004090:	f043 0201 	orr.w	r2, r3, #1
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800409c:	2201      	movs	r2, #1
 800409e:	409a      	lsls	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	4013      	ands	r3, r2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d012      	beq.n	80040ce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00b      	beq.n	80040ce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ba:	2201      	movs	r2, #1
 80040bc:	409a      	lsls	r2, r3
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c6:	f043 0202 	orr.w	r2, r3, #2
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040d2:	2204      	movs	r2, #4
 80040d4:	409a      	lsls	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	4013      	ands	r3, r2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d012      	beq.n	8004104 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00b      	beq.n	8004104 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f0:	2204      	movs	r2, #4
 80040f2:	409a      	lsls	r2, r3
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040fc:	f043 0204 	orr.w	r2, r3, #4
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004108:	2210      	movs	r2, #16
 800410a:	409a      	lsls	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	4013      	ands	r3, r2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d043      	beq.n	800419c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0308 	and.w	r3, r3, #8
 800411e:	2b00      	cmp	r3, #0
 8004120:	d03c      	beq.n	800419c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004126:	2210      	movs	r2, #16
 8004128:	409a      	lsls	r2, r3
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d018      	beq.n	800416e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d108      	bne.n	800415c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414e:	2b00      	cmp	r3, #0
 8004150:	d024      	beq.n	800419c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	4798      	blx	r3
 800415a:	e01f      	b.n	800419c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004160:	2b00      	cmp	r3, #0
 8004162:	d01b      	beq.n	800419c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	4798      	blx	r3
 800416c:	e016      	b.n	800419c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004178:	2b00      	cmp	r3, #0
 800417a:	d107      	bne.n	800418c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f022 0208 	bic.w	r2, r2, #8
 800418a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004190:	2b00      	cmp	r3, #0
 8004192:	d003      	beq.n	800419c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a0:	2220      	movs	r2, #32
 80041a2:	409a      	lsls	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	4013      	ands	r3, r2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 808e 	beq.w	80042ca <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0310 	and.w	r3, r3, #16
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f000 8086 	beq.w	80042ca <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041c2:	2220      	movs	r2, #32
 80041c4:	409a      	lsls	r2, r3
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	2b05      	cmp	r3, #5
 80041d4:	d136      	bne.n	8004244 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 0216 	bic.w	r2, r2, #22
 80041e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	695a      	ldr	r2, [r3, #20]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d103      	bne.n	8004206 <HAL_DMA_IRQHandler+0x1da>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004202:	2b00      	cmp	r3, #0
 8004204:	d007      	beq.n	8004216 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f022 0208 	bic.w	r2, r2, #8
 8004214:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800421a:	223f      	movs	r2, #63	; 0x3f
 800421c:	409a      	lsls	r2, r3
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2201      	movs	r2, #1
 800422e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004236:	2b00      	cmp	r3, #0
 8004238:	d07d      	beq.n	8004336 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	4798      	blx	r3
        }
        return;
 8004242:	e078      	b.n	8004336 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d01c      	beq.n	800428c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d108      	bne.n	8004272 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004264:	2b00      	cmp	r3, #0
 8004266:	d030      	beq.n	80042ca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	4798      	blx	r3
 8004270:	e02b      	b.n	80042ca <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004276:	2b00      	cmp	r3, #0
 8004278:	d027      	beq.n	80042ca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	4798      	blx	r3
 8004282:	e022      	b.n	80042ca <HAL_DMA_IRQHandler+0x29e>
 8004284:	20000000 	.word	0x20000000
 8004288:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10f      	bne.n	80042ba <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f022 0210 	bic.w	r2, r2, #16
 80042a8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d003      	beq.n	80042ca <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d032      	beq.n	8004338 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d022      	beq.n	8004324 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2205      	movs	r2, #5
 80042e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f022 0201 	bic.w	r2, r2, #1
 80042f4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	3301      	adds	r3, #1
 80042fa:	60bb      	str	r3, [r7, #8]
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d307      	bcc.n	8004312 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0301 	and.w	r3, r3, #1
 800430c:	2b00      	cmp	r3, #0
 800430e:	d1f2      	bne.n	80042f6 <HAL_DMA_IRQHandler+0x2ca>
 8004310:	e000      	b.n	8004314 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004312:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004328:	2b00      	cmp	r3, #0
 800432a:	d005      	beq.n	8004338 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	4798      	blx	r3
 8004334:	e000      	b.n	8004338 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004336:	bf00      	nop
    }
  }
}
 8004338:	3718      	adds	r7, #24
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop

08004340 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
 800434c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800435c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	683a      	ldr	r2, [r7, #0]
 8004364:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	2b40      	cmp	r3, #64	; 0x40
 800436c:	d108      	bne.n	8004380 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68ba      	ldr	r2, [r7, #8]
 800437c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800437e:	e007      	b.n	8004390 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	60da      	str	r2, [r3, #12]
}
 8004390:	bf00      	nop
 8004392:	3714      	adds	r7, #20
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	3b10      	subs	r3, #16
 80043ac:	4a13      	ldr	r2, [pc, #76]	; (80043fc <DMA_CalcBaseAndBitshift+0x60>)
 80043ae:	fba2 2303 	umull	r2, r3, r2, r3
 80043b2:	091b      	lsrs	r3, r3, #4
 80043b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80043b6:	4a12      	ldr	r2, [pc, #72]	; (8004400 <DMA_CalcBaseAndBitshift+0x64>)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	4413      	add	r3, r2
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	461a      	mov	r2, r3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2b03      	cmp	r3, #3
 80043c8:	d908      	bls.n	80043dc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	461a      	mov	r2, r3
 80043d0:	4b0c      	ldr	r3, [pc, #48]	; (8004404 <DMA_CalcBaseAndBitshift+0x68>)
 80043d2:	4013      	ands	r3, r2
 80043d4:	1d1a      	adds	r2, r3, #4
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	659a      	str	r2, [r3, #88]	; 0x58
 80043da:	e006      	b.n	80043ea <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	461a      	mov	r2, r3
 80043e2:	4b08      	ldr	r3, [pc, #32]	; (8004404 <DMA_CalcBaseAndBitshift+0x68>)
 80043e4:	4013      	ands	r3, r2
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	aaaaaaab 	.word	0xaaaaaaab
 8004400:	080240a8 	.word	0x080240a8
 8004404:	fffffc00 	.word	0xfffffc00

08004408 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004410:	2300      	movs	r3, #0
 8004412:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004418:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	699b      	ldr	r3, [r3, #24]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d11f      	bne.n	8004462 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b03      	cmp	r3, #3
 8004426:	d855      	bhi.n	80044d4 <DMA_CheckFifoParam+0xcc>
 8004428:	a201      	add	r2, pc, #4	; (adr r2, 8004430 <DMA_CheckFifoParam+0x28>)
 800442a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442e:	bf00      	nop
 8004430:	08004441 	.word	0x08004441
 8004434:	08004453 	.word	0x08004453
 8004438:	08004441 	.word	0x08004441
 800443c:	080044d5 	.word	0x080044d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004444:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d045      	beq.n	80044d8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004450:	e042      	b.n	80044d8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004456:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800445a:	d13f      	bne.n	80044dc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004460:	e03c      	b.n	80044dc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	699b      	ldr	r3, [r3, #24]
 8004466:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800446a:	d121      	bne.n	80044b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	2b03      	cmp	r3, #3
 8004470:	d836      	bhi.n	80044e0 <DMA_CheckFifoParam+0xd8>
 8004472:	a201      	add	r2, pc, #4	; (adr r2, 8004478 <DMA_CheckFifoParam+0x70>)
 8004474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004478:	08004489 	.word	0x08004489
 800447c:	0800448f 	.word	0x0800448f
 8004480:	08004489 	.word	0x08004489
 8004484:	080044a1 	.word	0x080044a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	73fb      	strb	r3, [r7, #15]
      break;
 800448c:	e02f      	b.n	80044ee <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004492:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d024      	beq.n	80044e4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800449e:	e021      	b.n	80044e4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80044a8:	d11e      	bne.n	80044e8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80044ae:	e01b      	b.n	80044e8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d902      	bls.n	80044bc <DMA_CheckFifoParam+0xb4>
 80044b6:	2b03      	cmp	r3, #3
 80044b8:	d003      	beq.n	80044c2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80044ba:	e018      	b.n	80044ee <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	73fb      	strb	r3, [r7, #15]
      break;
 80044c0:	e015      	b.n	80044ee <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00e      	beq.n	80044ec <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	73fb      	strb	r3, [r7, #15]
      break;
 80044d2:	e00b      	b.n	80044ec <DMA_CheckFifoParam+0xe4>
      break;
 80044d4:	bf00      	nop
 80044d6:	e00a      	b.n	80044ee <DMA_CheckFifoParam+0xe6>
      break;
 80044d8:	bf00      	nop
 80044da:	e008      	b.n	80044ee <DMA_CheckFifoParam+0xe6>
      break;
 80044dc:	bf00      	nop
 80044de:	e006      	b.n	80044ee <DMA_CheckFifoParam+0xe6>
      break;
 80044e0:	bf00      	nop
 80044e2:	e004      	b.n	80044ee <DMA_CheckFifoParam+0xe6>
      break;
 80044e4:	bf00      	nop
 80044e6:	e002      	b.n	80044ee <DMA_CheckFifoParam+0xe6>
      break;   
 80044e8:	bf00      	nop
 80044ea:	e000      	b.n	80044ee <DMA_CheckFifoParam+0xe6>
      break;
 80044ec:	bf00      	nop
    }
  } 
  
  return status; 
 80044ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3714      	adds	r7, #20
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b088      	sub	sp, #32
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8004504:	2300      	movs	r3, #0
 8004506:	61fb      	str	r3, [r7, #28]
 8004508:	2300      	movs	r3, #0
 800450a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 800450c:	4ba9      	ldr	r3, [pc, #676]	; (80047b4 <HAL_ETH_Init+0x2b8>)
 800450e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8004510:	2300      	movs	r3, #0
 8004512:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8004514:	2300      	movs	r3, #0
 8004516:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e183      	b.n	800482a <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d106      	bne.n	800453c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f007 fb96 	bl	800bc68 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800453c:	4b9e      	ldr	r3, [pc, #632]	; (80047b8 <HAL_ETH_Init+0x2bc>)
 800453e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004540:	4a9d      	ldr	r2, [pc, #628]	; (80047b8 <HAL_ETH_Init+0x2bc>)
 8004542:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004546:	6453      	str	r3, [r2, #68]	; 0x44
 8004548:	4b9b      	ldr	r3, [pc, #620]	; (80047b8 <HAL_ETH_Init+0x2bc>)
 800454a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800454c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004550:	60bb      	str	r3, [r7, #8]
 8004552:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004554:	4b99      	ldr	r3, [pc, #612]	; (80047bc <HAL_ETH_Init+0x2c0>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	4a98      	ldr	r2, [pc, #608]	; (80047bc <HAL_ETH_Init+0x2c0>)
 800455a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800455e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004560:	4b96      	ldr	r3, [pc, #600]	; (80047bc <HAL_ETH_Init+0x2c0>)
 8004562:	685a      	ldr	r2, [r3, #4]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	4994      	ldr	r1, [pc, #592]	; (80047bc <HAL_ETH_Init+0x2c0>)
 800456a:	4313      	orrs	r3, r2
 800456c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f042 0201 	orr.w	r2, r2, #1
 8004580:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004584:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004586:	f7fe fd0b 	bl	8002fa0 <HAL_GetTick>
 800458a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800458c:	e011      	b.n	80045b2 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800458e:	f7fe fd07 	bl	8002fa0 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800459c:	d909      	bls.n	80045b2 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2203      	movs	r2, #3
 80045a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	e13b      	b.n	800482a <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0301 	and.w	r3, r3, #1
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d1e4      	bne.n	800458e <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	f023 031c 	bic.w	r3, r3, #28
 80045d2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80045d4:	f002 ffca 	bl	800756c <HAL_RCC_GetHCLKFreq>
 80045d8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	4a78      	ldr	r2, [pc, #480]	; (80047c0 <HAL_ETH_Init+0x2c4>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d908      	bls.n	80045f4 <HAL_ETH_Init+0xf8>
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	4a77      	ldr	r2, [pc, #476]	; (80047c4 <HAL_ETH_Init+0x2c8>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d804      	bhi.n	80045f4 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	f043 0308 	orr.w	r3, r3, #8
 80045f0:	61fb      	str	r3, [r7, #28]
 80045f2:	e027      	b.n	8004644 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 80045f4:	69bb      	ldr	r3, [r7, #24]
 80045f6:	4a73      	ldr	r2, [pc, #460]	; (80047c4 <HAL_ETH_Init+0x2c8>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d908      	bls.n	800460e <HAL_ETH_Init+0x112>
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	4a72      	ldr	r2, [pc, #456]	; (80047c8 <HAL_ETH_Init+0x2cc>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d804      	bhi.n	800460e <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	f043 030c 	orr.w	r3, r3, #12
 800460a:	61fb      	str	r3, [r7, #28]
 800460c:	e01a      	b.n	8004644 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	4a6d      	ldr	r2, [pc, #436]	; (80047c8 <HAL_ETH_Init+0x2cc>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d903      	bls.n	800461e <HAL_ETH_Init+0x122>
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	4a6c      	ldr	r2, [pc, #432]	; (80047cc <HAL_ETH_Init+0x2d0>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d911      	bls.n	8004642 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	4a6a      	ldr	r2, [pc, #424]	; (80047cc <HAL_ETH_Init+0x2d0>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d908      	bls.n	8004638 <HAL_ETH_Init+0x13c>
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	4a69      	ldr	r2, [pc, #420]	; (80047d0 <HAL_ETH_Init+0x2d4>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d804      	bhi.n	8004638 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	f043 0304 	orr.w	r3, r3, #4
 8004634:	61fb      	str	r3, [r7, #28]
 8004636:	e005      	b.n	8004644 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	f043 0310 	orr.w	r3, r3, #16
 800463e:	61fb      	str	r3, [r7, #28]
 8004640:	e000      	b.n	8004644 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004642:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	69fa      	ldr	r2, [r7, #28]
 800464a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800464c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004650:	2100      	movs	r1, #0
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 fc19 	bl	8004e8a <HAL_ETH_WritePHYRegister>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00b      	beq.n	8004676 <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004662:	6939      	ldr	r1, [r7, #16]
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 fca5 	bl	8004fb4 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2201      	movs	r2, #1
 800466e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e0d9      	b.n	800482a <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004676:	20ff      	movs	r0, #255	; 0xff
 8004678:	f7fe fc9e 	bl	8002fb8 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	2b00      	cmp	r3, #0
 8004682:	f000 80a7 	beq.w	80047d4 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004686:	f7fe fc8b 	bl	8002fa0 <HAL_GetTick>
 800468a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800468c:	f107 030c 	add.w	r3, r7, #12
 8004690:	461a      	mov	r2, r3
 8004692:	2101      	movs	r1, #1
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f000 fb90 	bl	8004dba <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800469a:	f7fe fc81 	bl	8002fa0 <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d90f      	bls.n	80046cc <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80046b0:	6939      	ldr	r1, [r7, #16]
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 fc7e 	bl	8004fb4 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80046c8:	2303      	movs	r3, #3
 80046ca:	e0ae      	b.n	800482a <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f003 0304 	and.w	r3, r3, #4
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d0da      	beq.n	800468c <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80046d6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80046da:	2100      	movs	r1, #0
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 fbd4 	bl	8004e8a <HAL_ETH_WritePHYRegister>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00b      	beq.n	8004700 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80046ec:	6939      	ldr	r1, [r7, #16]
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 fc60 	bl	8004fb4 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80046fc:	2301      	movs	r3, #1
 80046fe:	e094      	b.n	800482a <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8004700:	f7fe fc4e 	bl	8002fa0 <HAL_GetTick>
 8004704:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004706:	f107 030c 	add.w	r3, r7, #12
 800470a:	461a      	mov	r2, r3
 800470c:	2101      	movs	r1, #1
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 fb53 	bl	8004dba <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004714:	f7fe fc44 	bl	8002fa0 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004722:	4293      	cmp	r3, r2
 8004724:	d90f      	bls.n	8004746 <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800472a:	6939      	ldr	r1, [r7, #16]
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 fc41 	bl	8004fb4 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e071      	b.n	800482a <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f003 0320 	and.w	r3, r3, #32
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0da      	beq.n	8004706 <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004750:	f107 030c 	add.w	r3, r7, #12
 8004754:	461a      	mov	r2, r3
 8004756:	211f      	movs	r1, #31
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f000 fb2e 	bl	8004dba <HAL_ETH_ReadPHYRegister>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d00b      	beq.n	800477c <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004768:	6939      	ldr	r1, [r7, #16]
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 fc22 	bl	8004fb4 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004778:	2301      	movs	r3, #1
 800477a:	e056      	b.n	800482a <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f003 0310 	and.w	r3, r3, #16
 8004782:	2b00      	cmp	r3, #0
 8004784:	d004      	beq.n	8004790 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800478c:	60da      	str	r2, [r3, #12]
 800478e:	e002      	b.n	8004796 <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2200      	movs	r2, #0
 8004794:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f003 0304 	and.w	r3, r3, #4
 800479c:	2b00      	cmp	r3, #0
 800479e:	d003      	beq.n	80047a8 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	609a      	str	r2, [r3, #8]
 80047a6:	e037      	b.n	8004818 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80047ae:	609a      	str	r2, [r3, #8]
 80047b0:	e032      	b.n	8004818 <HAL_ETH_Init+0x31c>
 80047b2:	bf00      	nop
 80047b4:	03938700 	.word	0x03938700
 80047b8:	40023800 	.word	0x40023800
 80047bc:	40013800 	.word	0x40013800
 80047c0:	01312cff 	.word	0x01312cff
 80047c4:	02160ebf 	.word	0x02160ebf
 80047c8:	039386ff 	.word	0x039386ff
 80047cc:	05f5e0ff 	.word	0x05f5e0ff
 80047d0:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	08db      	lsrs	r3, r3, #3
 80047da:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	085b      	lsrs	r3, r3, #1
 80047e2:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80047e4:	4313      	orrs	r3, r2
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	461a      	mov	r2, r3
 80047ea:	2100      	movs	r1, #0
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f000 fb4c 	bl	8004e8a <HAL_ETH_WritePHYRegister>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d00b      	beq.n	8004810 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80047fc:	6939      	ldr	r1, [r7, #16]
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 fbd8 	bl	8004fb4 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e00c      	b.n	800482a <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004810:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004814:	f7fe fbd0 	bl	8002fb8 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004818:	6939      	ldr	r1, [r7, #16]
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 fbca 	bl	8004fb4 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3720      	adds	r7, #32
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop

08004834 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004834:	b480      	push	{r7}
 8004836:	b087      	sub	sp, #28
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
 8004840:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8004842:	2300      	movs	r3, #0
 8004844:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800484c:	2b01      	cmp	r3, #1
 800484e:	d101      	bne.n	8004854 <HAL_ETH_DMATxDescListInit+0x20>
 8004850:	2302      	movs	r3, #2
 8004852:	e052      	b.n	80048fa <HAL_ETH_DMATxDescListInit+0xc6>
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2202      	movs	r2, #2
 8004860:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	68ba      	ldr	r2, [r7, #8]
 8004868:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 800486a:	2300      	movs	r3, #0
 800486c:	617b      	str	r3, [r7, #20]
 800486e:	e030      	b.n	80048d2 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	015b      	lsls	r3, r3, #5
 8004874:	68ba      	ldr	r2, [r7, #8]
 8004876:	4413      	add	r3, r2
 8004878:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004880:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004888:	fb02 f303 	mul.w	r3, r2, r3
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	4413      	add	r3, r2
 8004890:	461a      	mov	r2, r3
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	69db      	ldr	r3, [r3, #28]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d105      	bne.n	80048aa <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	3b01      	subs	r3, #1
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d208      	bcs.n	80048c6 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	3301      	adds	r3, #1
 80048b8:	015b      	lsls	r3, r3, #5
 80048ba:	68ba      	ldr	r2, [r7, #8]
 80048bc:	4413      	add	r3, r2
 80048be:	461a      	mov	r2, r3
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	60da      	str	r2, [r3, #12]
 80048c4:	e002      	b.n	80048cc <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80048c6:	68ba      	ldr	r2, [r7, #8]
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	3301      	adds	r3, #1
 80048d0:	617b      	str	r3, [r7, #20]
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d3ca      	bcc.n	8004870 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6819      	ldr	r1, [r3, #0]
 80048de:	68ba      	ldr	r2, [r7, #8]
 80048e0:	f241 0310 	movw	r3, #4112	; 0x1010
 80048e4:	440b      	add	r3, r1
 80048e6:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	371c      	adds	r7, #28
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr

08004906 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004906:	b480      	push	{r7}
 8004908:	b087      	sub	sp, #28
 800490a:	af00      	add	r7, sp, #0
 800490c:	60f8      	str	r0, [r7, #12]
 800490e:	60b9      	str	r1, [r7, #8]
 8004910:	607a      	str	r2, [r7, #4]
 8004912:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8004914:	2300      	movs	r3, #0
 8004916:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800491e:	2b01      	cmp	r3, #1
 8004920:	d101      	bne.n	8004926 <HAL_ETH_DMARxDescListInit+0x20>
 8004922:	2302      	movs	r3, #2
 8004924:	e056      	b.n	80049d4 <HAL_ETH_DMARxDescListInit+0xce>
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2202      	movs	r2, #2
 8004932:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	68ba      	ldr	r2, [r7, #8]
 800493a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 800493c:	2300      	movs	r3, #0
 800493e:	617b      	str	r3, [r7, #20]
 8004940:	e034      	b.n	80049ac <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	015b      	lsls	r3, r3, #5
 8004946:	68ba      	ldr	r2, [r7, #8]
 8004948:	4413      	add	r3, r2
 800494a:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004952:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800495a:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004962:	fb02 f303 	mul.w	r3, r2, r3
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	4413      	add	r3, r2
 800496a:	461a      	mov	r2, r3
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	699b      	ldr	r3, [r3, #24]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d105      	bne.n	8004984 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	3b01      	subs	r3, #1
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	429a      	cmp	r2, r3
 800498c:	d208      	bcs.n	80049a0 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	3301      	adds	r3, #1
 8004992:	015b      	lsls	r3, r3, #5
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	4413      	add	r3, r2
 8004998:	461a      	mov	r2, r3
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	60da      	str	r2, [r3, #12]
 800499e:	e002      	b.n	80049a6 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80049a0:	68ba      	ldr	r2, [r7, #8]
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	3301      	adds	r3, #1
 80049aa:	617b      	str	r3, [r7, #20]
 80049ac:	697a      	ldr	r2, [r7, #20]
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d3c6      	bcc.n	8004942 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6819      	ldr	r1, [r3, #0]
 80049b8:	68ba      	ldr	r2, [r7, #8]
 80049ba:	f241 030c 	movw	r3, #4108	; 0x100c
 80049be:	440b      	add	r3, r1
 80049c0:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2201      	movs	r2, #1
 80049c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	371c      	adds	r7, #28
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr

080049e0 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b087      	sub	sp, #28
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 80049ea:	2300      	movs	r3, #0
 80049ec:	617b      	str	r3, [r7, #20]
 80049ee:	2300      	movs	r3, #0
 80049f0:	60fb      	str	r3, [r7, #12]
 80049f2:	2300      	movs	r3, #0
 80049f4:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d101      	bne.n	8004a04 <HAL_ETH_TransmitFrame+0x24>
 8004a00:	2302      	movs	r3, #2
 8004a02:	e0cd      	b.n	8004ba0 <HAL_ETH_TransmitFrame+0x1c0>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2202      	movs	r2, #2
 8004a10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d109      	bne.n	8004a2e <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e0b8      	b.n	8004ba0 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	da09      	bge.n	8004a4c <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2212      	movs	r2, #18
 8004a3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e0a9      	b.n	8004ba0 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d915      	bls.n	8004a82 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	4a54      	ldr	r2, [pc, #336]	; (8004bac <HAL_ETH_TransmitFrame+0x1cc>)
 8004a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a5e:	0a9b      	lsrs	r3, r3, #10
 8004a60:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8004a62:	683a      	ldr	r2, [r7, #0]
 8004a64:	4b51      	ldr	r3, [pc, #324]	; (8004bac <HAL_ETH_TransmitFrame+0x1cc>)
 8004a66:	fba3 1302 	umull	r1, r3, r3, r2
 8004a6a:	0a9b      	lsrs	r3, r3, #10
 8004a6c:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004a70:	fb01 f303 	mul.w	r3, r1, r3
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d005      	beq.n	8004a86 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	617b      	str	r3, [r7, #20]
 8004a80:	e001      	b.n	8004a86 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 8004a82:	2301      	movs	r3, #1
 8004a84:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d11c      	bne.n	8004ac6 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a96:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8004a9a:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa0:	683a      	ldr	r2, [r7, #0]
 8004aa2:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004aa6:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004ab6:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	461a      	mov	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	62da      	str	r2, [r3, #44]	; 0x2c
 8004ac4:	e04b      	b.n	8004b5e <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	613b      	str	r3, [r7, #16]
 8004aca:	e044      	b.n	8004b56 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004ada:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d107      	bne.n	8004af2 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aec:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004af0:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004afa:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	3b01      	subs	r3, #1
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d116      	bne.n	8004b34 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b10:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004b14:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	4a25      	ldr	r2, [pc, #148]	; (8004bb0 <HAL_ETH_TransmitFrame+0x1d0>)
 8004b1a:	fb02 f203 	mul.w	r2, r2, r3
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	4413      	add	r3, r2
 8004b22:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004b26:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004b32:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b3e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004b42:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	3301      	adds	r3, #1
 8004b54:	613b      	str	r3, [r7, #16]
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d3b6      	bcc.n	8004acc <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	f241 0314 	movw	r3, #4116	; 0x1014
 8004b66:	4413      	add	r3, r2
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0304 	and.w	r3, r3, #4
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00d      	beq.n	8004b8e <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	f241 0314 	movw	r3, #4116	; 0x1014
 8004b7a:	4413      	add	r3, r2
 8004b7c:	2204      	movs	r2, #4
 8004b7e:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	f241 0304 	movw	r3, #4100	; 0x1004
 8004b88:	4413      	add	r3, r2
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004b9e:	2300      	movs	r3, #0
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	371c      	adds	r7, #28
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr
 8004bac:	ac02b00b 	.word	0xac02b00b
 8004bb0:	fffffa0c 	.word	0xfffffa0c

08004bb4 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d101      	bne.n	8004bce <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8004bca:	2302      	movs	r3, #2
 8004bcc:	e074      	b.n	8004cb8 <HAL_ETH_GetReceivedFrame_IT+0x104>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2202      	movs	r2, #2
 8004bda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8004bde:	e05a      	b.n	8004c96 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	3301      	adds	r3, #1
 8004be4:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bf4:	d10d      	bne.n	8004c12 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2201      	movs	r2, #1
 8004c02:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	629a      	str	r2, [r3, #40]	; 0x28
 8004c10:	e041      	b.n	8004c96 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d10b      	bne.n	8004c38 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c24:	1c5a      	adds	r2, r3, #1
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	461a      	mov	r2, r3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	629a      	str	r2, [r3, #40]	; 0x28
 8004c36:	e02e      	b.n	8004c96 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c44:	1c5a      	adds	r2, r3, #1
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d103      	bne.n	8004c5a <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	0c1b      	lsrs	r3, r3, #16
 8004c62:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004c66:	1f1a      	subs	r2, r3, #4
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c70:	689a      	ldr	r2, [r3, #8]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2201      	movs	r2, #1
 8004c86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 8004c92:	2300      	movs	r3, #0
 8004c94:	e010      	b.n	8004cb8 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	db02      	blt.n	8004ca6 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2b03      	cmp	r3, #3
 8004ca4:	d99c      	bls.n	8004be0 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3714      	adds	r7, #20
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	f241 0314 	movw	r3, #4116	; 0x1014
 8004cd4:	4413      	add	r3, r2
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cdc:	2b40      	cmp	r3, #64	; 0x40
 8004cde:	d112      	bne.n	8004d06 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f007 f881 	bl	800bde8 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	f241 0314 	movw	r3, #4116	; 0x1014
 8004cee:	4413      	add	r3, r2
 8004cf0:	2240      	movs	r2, #64	; 0x40
 8004cf2:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d04:	e01b      	b.n	8004d3e <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	f241 0314 	movw	r3, #4116	; 0x1014
 8004d0e:	4413      	add	r3, r2
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0301 	and.w	r3, r3, #1
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d111      	bne.n	8004d3e <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 f839 	bl	8004d92 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	f241 0314 	movw	r3, #4116	; 0x1014
 8004d28:	4413      	add	r3, r2
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	f241 0314 	movw	r3, #4116	; 0x1014
 8004d46:	4413      	add	r3, r2
 8004d48:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004d4c:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	f241 0314 	movw	r3, #4116	; 0x1014
 8004d56:	4413      	add	r3, r2
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d62:	d112      	bne.n	8004d8a <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f000 f81e 	bl	8004da6 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	f241 0314 	movw	r3, #4116	; 0x1014
 8004d72:	4413      	add	r3, r2
 8004d74:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004d78:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8004d8a:	bf00      	nop
 8004d8c:	3708      	adds	r7, #8
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004d92:	b480      	push	{r7}
 8004d94:	b083      	sub	sp, #12
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004d9a:	bf00      	nop
 8004d9c:	370c      	adds	r7, #12
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr

08004da6 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004da6:	b480      	push	{r7}
 8004da8:	b083      	sub	sp, #12
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 8004dae:	bf00      	nop
 8004db0:	370c      	adds	r7, #12
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr

08004dba <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8004dba:	b580      	push	{r7, lr}
 8004dbc:	b086      	sub	sp, #24
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	60f8      	str	r0, [r7, #12]
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	607a      	str	r2, [r7, #4]
 8004dc6:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8004dc8:	2300      	movs	r3, #0
 8004dca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	2b82      	cmp	r3, #130	; 0x82
 8004dda:	d101      	bne.n	8004de0 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8004ddc:	2302      	movs	r3, #2
 8004dde:	e050      	b.n	8004e82 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2282      	movs	r2, #130	; 0x82
 8004de4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	f003 031c 	and.w	r3, r3, #28
 8004df6:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8a1b      	ldrh	r3, [r3, #16]
 8004dfc:	02db      	lsls	r3, r3, #11
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	697a      	ldr	r2, [r7, #20]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8004e06:	897b      	ldrh	r3, [r7, #10]
 8004e08:	019b      	lsls	r3, r3, #6
 8004e0a:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	f023 0302 	bic.w	r3, r3, #2
 8004e1a:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	f043 0301 	orr.w	r3, r3, #1
 8004e22:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	697a      	ldr	r2, [r7, #20]
 8004e2a:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004e2c:	f7fe f8b8 	bl	8002fa0 <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004e32:	e015      	b.n	8004e60 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8004e34:	f7fe f8b4 	bl	8002fa0 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e42:	d309      	bcc.n	8004e58 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8004e54:	2303      	movs	r3, #3
 8004e56:	e014      	b.n	8004e82 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	691b      	ldr	r3, [r3, #16]
 8004e5e:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1e4      	bne.n	8004e34 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	461a      	mov	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3718      	adds	r7, #24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b086      	sub	sp, #24
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	60f8      	str	r0, [r7, #12]
 8004e92:	460b      	mov	r3, r1
 8004e94:	607a      	str	r2, [r7, #4]
 8004e96:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	2b42      	cmp	r3, #66	; 0x42
 8004eaa:	d101      	bne.n	8004eb0 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8004eac:	2302      	movs	r3, #2
 8004eae:	e04e      	b.n	8004f4e <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2242      	movs	r2, #66	; 0x42
 8004eb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	f003 031c 	and.w	r3, r3, #28
 8004ec6:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	8a1b      	ldrh	r3, [r3, #16]
 8004ecc:	02db      	lsls	r3, r3, #11
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	697a      	ldr	r2, [r7, #20]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8004ed6:	897b      	ldrh	r3, [r7, #10]
 8004ed8:	019b      	lsls	r3, r3, #6
 8004eda:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	f043 0302 	orr.w	r3, r3, #2
 8004eea:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f043 0301 	orr.w	r3, r3, #1
 8004ef2:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	697a      	ldr	r2, [r7, #20]
 8004f04:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004f06:	f7fe f84b 	bl	8002fa0 <HAL_GetTick>
 8004f0a:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f0c:	e015      	b.n	8004f3a <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8004f0e:	f7fe f847 	bl	8002fa0 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f1c:	d309      	bcc.n	8004f32 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2201      	movs	r2, #1
 8004f22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8004f2e:	2303      	movs	r3, #3
 8004f30:	e00d      	b.n	8004f4e <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	691b      	ldr	r3, [r3, #16]
 8004f38:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	f003 0301 	and.w	r3, r3, #1
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1e4      	bne.n	8004f0e <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3718      	adds	r7, #24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b082      	sub	sp, #8
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d101      	bne.n	8004f6c <HAL_ETH_Start+0x16>
 8004f68:	2302      	movs	r3, #2
 8004f6a:	e01f      	b.n	8004fac <HAL_ETH_Start+0x56>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2202      	movs	r2, #2
 8004f78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f000 fa1b 	bl	80053b8 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 fa35 	bl	80053f2 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f000 fa7f 	bl	800548c <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 fa4c 	bl	800542c <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 fa61 	bl	800545c <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3708      	adds	r7, #8
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b0b0      	sub	sp, #192	; 0xc0
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d007      	beq.n	8004fda <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004fd0:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004fd8:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8004fea:	2300      	movs	r3, #0
 8004fec:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	69db      	ldr	r3, [r3, #28]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d103      	bne.n	8005002 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8004ffa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ffe:	663b      	str	r3, [r7, #96]	; 0x60
 8005000:	e001      	b.n	8005006 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8005002:	2300      	movs	r3, #0
 8005004:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8005006:	f44f 7300 	mov.w	r3, #512	; 0x200
 800500a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800500c:	2300      	movs	r3, #0
 800500e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005010:	2300      	movs	r3, #0
 8005012:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8005014:	2300      	movs	r3, #0
 8005016:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8005018:	2300      	movs	r3, #0
 800501a:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 800501c:	2300      	movs	r3, #0
 800501e:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8005020:	2340      	movs	r3, #64	; 0x40
 8005022:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8005024:	2300      	movs	r3, #0
 8005026:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800502a:	2300      	movs	r3, #0
 800502c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8005030:	2300      	movs	r3, #0
 8005032:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8005036:	2300      	movs	r3, #0
 8005038:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 800503c:	2300      	movs	r3, #0
 800503e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 8005042:	2300      	movs	r3, #0
 8005044:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8005048:	2300      	movs	r3, #0
 800504a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 800504e:	2300      	movs	r3, #0
 8005050:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8005054:	2380      	movs	r3, #128	; 0x80
 8005056:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800505a:	2300      	movs	r3, #0
 800505c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005060:	2300      	movs	r3, #0
 8005062:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8005066:	2300      	movs	r3, #0
 8005068:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800506c:	2300      	movs	r3, #0
 800506e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8005072:	2300      	movs	r3, #0
 8005074:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8005078:	2300      	movs	r3, #0
 800507a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8005088:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800508c:	4bab      	ldr	r3, [pc, #684]	; (800533c <ETH_MACDMAConfig+0x388>)
 800508e:	4013      	ands	r3, r2
 8005090:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8005094:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8005096:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8005098:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800509a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800509c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800509e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 80050a0:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 80050a6:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 80050a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 80050aa:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 80050ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 80050ae:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 80050b4:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 80050b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 80050b8:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 80050ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 80050bc:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 80050be:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 80050c0:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 80050c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 80050c4:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 80050c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 80050c8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80050ca:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80050ce:	4313      	orrs	r3, r2
 80050d0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80050dc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80050e8:	2001      	movs	r0, #1
 80050ea:	f7fd ff65 	bl	8002fb8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80050f6:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80050f8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80050fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80050fc:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80050fe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8005100:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8005102:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8005106:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8005108:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 800510c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800510e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8005112:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8005114:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8005118:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 800511c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8005124:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005126:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005132:	2001      	movs	r0, #1
 8005134:	f7fd ff40 	bl	8002fb8 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005140:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800514a:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005154:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8005160:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005164:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005168:	4013      	ands	r3, r2
 800516a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800516e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005172:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005174:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8005178:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800517a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800517e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8005180:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005184:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8005186:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800518a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800518c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005190:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8005192:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005196:	4313      	orrs	r3, r2
 8005198:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80051a4:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	699b      	ldr	r3, [r3, #24]
 80051ac:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80051b0:	2001      	movs	r0, #1
 80051b2:	f7fd ff01 	bl	8002fb8 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80051be:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80051c0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 80051c4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	430a      	orrs	r2, r1
 80051ce:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	69db      	ldr	r3, [r3, #28]
 80051d6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80051da:	2001      	movs	r0, #1
 80051dc:	f7fd feec 	bl	8002fb8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80051e8:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80051ea:	2300      	movs	r3, #0
 80051ec:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80051ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051f2:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80051f4:	2300      	movs	r3, #0
 80051f6:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 80051f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80051fc:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80051fe:	2300      	movs	r3, #0
 8005200:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8005202:	2300      	movs	r3, #0
 8005204:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8005206:	2300      	movs	r3, #0
 8005208:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800520a:	2300      	movs	r3, #0
 800520c:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800520e:	2304      	movs	r3, #4
 8005210:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8005212:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005216:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8005218:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800521c:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800521e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005222:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005224:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005228:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800522a:	2380      	movs	r3, #128	; 0x80
 800522c:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 800522e:	2300      	movs	r3, #0
 8005230:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005232:	2300      	movs	r3, #0
 8005234:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	f241 0318 	movw	r3, #4120	; 0x1018
 800523e:	4413      	add	r3, r2
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8005246:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800524a:	4b3d      	ldr	r3, [pc, #244]	; (8005340 <ETH_MACDMAConfig+0x38c>)
 800524c:	4013      	ands	r3, r2
 800524e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005252:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8005254:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005256:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8005258:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800525a:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800525c:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800525e:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8005260:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8005262:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8005264:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8005266:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8005268:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800526a:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800526c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800526e:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8005270:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8005272:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005274:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005278:	4313      	orrs	r3, r2
 800527a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	f241 0318 	movw	r3, #4120	; 0x1018
 8005286:	4413      	add	r3, r2
 8005288:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800528c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	f241 0318 	movw	r3, #4120	; 0x1018
 8005296:	4413      	add	r3, r2
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800529e:	2001      	movs	r0, #1
 80052a0:	f7fd fe8a 	bl	8002fb8 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	f241 0318 	movw	r3, #4120	; 0x1018
 80052ac:	4413      	add	r3, r2
 80052ae:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80052b2:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80052b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 80052b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80052b8:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80052ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 80052bc:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 80052be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80052c0:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 80052c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 80052c4:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 80052c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052c8:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 80052ca:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 80052cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 80052ce:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80052d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052dc:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80052ec:	2001      	movs	r0, #1
 80052ee:	f7fd fe63 	bl	8002fb8 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052fa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80052fe:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	699b      	ldr	r3, [r3, #24]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d10d      	bne.n	8005324 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	f241 031c 	movw	r3, #4124	; 0x101c
 8005310:	4413      	add	r3, r2
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	6811      	ldr	r1, [r2, #0]
 8005318:	4a0a      	ldr	r2, [pc, #40]	; (8005344 <ETH_MACDMAConfig+0x390>)
 800531a:	431a      	orrs	r2, r3
 800531c:	f241 031c 	movw	r3, #4124	; 0x101c
 8005320:	440b      	add	r3, r1
 8005322:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	695b      	ldr	r3, [r3, #20]
 8005328:	461a      	mov	r2, r3
 800532a:	2100      	movs	r1, #0
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 f80b 	bl	8005348 <ETH_MACAddressConfig>
}
 8005332:	bf00      	nop
 8005334:	37c0      	adds	r7, #192	; 0xc0
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	ff20810f 	.word	0xff20810f
 8005340:	f8de3f23 	.word	0xf8de3f23
 8005344:	00010040 	.word	0x00010040

08005348 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005348:	b480      	push	{r7}
 800534a:	b087      	sub	sp, #28
 800534c:	af00      	add	r7, sp, #0
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	60b9      	str	r1, [r7, #8]
 8005352:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	3305      	adds	r3, #5
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	021b      	lsls	r3, r3, #8
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	3204      	adds	r2, #4
 8005360:	7812      	ldrb	r2, [r2, #0]
 8005362:	4313      	orrs	r3, r2
 8005364:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8005366:	68ba      	ldr	r2, [r7, #8]
 8005368:	4b11      	ldr	r3, [pc, #68]	; (80053b0 <ETH_MACAddressConfig+0x68>)
 800536a:	4413      	add	r3, r2
 800536c:	461a      	mov	r2, r3
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	3303      	adds	r3, #3
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	061a      	lsls	r2, r3, #24
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	3302      	adds	r3, #2
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	041b      	lsls	r3, r3, #16
 8005382:	431a      	orrs	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	3301      	adds	r3, #1
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	021b      	lsls	r3, r3, #8
 800538c:	4313      	orrs	r3, r2
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	7812      	ldrb	r2, [r2, #0]
 8005392:	4313      	orrs	r3, r2
 8005394:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	4b06      	ldr	r3, [pc, #24]	; (80053b4 <ETH_MACAddressConfig+0x6c>)
 800539a:	4413      	add	r3, r2
 800539c:	461a      	mov	r2, r3
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	6013      	str	r3, [r2, #0]
}
 80053a2:	bf00      	nop
 80053a4:	371c      	adds	r7, #28
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	40028040 	.word	0x40028040
 80053b4:	40028044 	.word	0x40028044

080053b8 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80053c0:	2300      	movs	r3, #0
 80053c2:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f042 0208 	orr.w	r2, r2, #8
 80053d2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80053dc:	2001      	movs	r0, #1
 80053de:	f7fd fdeb 	bl	8002fb8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	601a      	str	r2, [r3, #0]
}
 80053ea:	bf00      	nop
 80053ec:	3710      	adds	r7, #16
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}

080053f2 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80053f2:	b580      	push	{r7, lr}
 80053f4:	b084      	sub	sp, #16
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80053fa:	2300      	movs	r3, #0
 80053fc:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f042 0204 	orr.w	r2, r2, #4
 800540c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005416:	2001      	movs	r0, #1
 8005418:	f7fd fdce 	bl	8002fb8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	601a      	str	r2, [r3, #0]
}
 8005424:	bf00      	nop
 8005426:	3710      	adds	r7, #16
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}

0800542c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 800542c:	b480      	push	{r7}
 800542e:	b083      	sub	sp, #12
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	f241 0318 	movw	r3, #4120	; 0x1018
 800543c:	4413      	add	r3, r2
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	6811      	ldr	r1, [r2, #0]
 8005444:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005448:	f241 0318 	movw	r3, #4120	; 0x1018
 800544c:	440b      	add	r3, r1
 800544e:	601a      	str	r2, [r3, #0]
}
 8005450:	bf00      	nop
 8005452:	370c      	adds	r7, #12
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr

0800545c <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	f241 0318 	movw	r3, #4120	; 0x1018
 800546c:	4413      	add	r3, r2
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	687a      	ldr	r2, [r7, #4]
 8005472:	6811      	ldr	r1, [r2, #0]
 8005474:	f043 0202 	orr.w	r2, r3, #2
 8005478:	f241 0318 	movw	r3, #4120	; 0x1018
 800547c:	440b      	add	r3, r1
 800547e:	601a      	str	r2, [r3, #0]
}
 8005480:	bf00      	nop
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr

0800548c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8005494:	2300      	movs	r3, #0
 8005496:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	f241 0318 	movw	r3, #4120	; 0x1018
 80054a0:	4413      	add	r3, r2
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	6811      	ldr	r1, [r2, #0]
 80054a8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80054ac:	f241 0318 	movw	r3, #4120	; 0x1018
 80054b0:	440b      	add	r3, r1
 80054b2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	f241 0318 	movw	r3, #4120	; 0x1018
 80054bc:	4413      	add	r3, r2
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80054c2:	2001      	movs	r0, #1
 80054c4:	f7fd fd78 	bl	8002fb8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6819      	ldr	r1, [r3, #0]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	f241 0318 	movw	r3, #4120	; 0x1018
 80054d2:	440b      	add	r3, r1
 80054d4:	601a      	str	r2, [r3, #0]
}
 80054d6:	bf00      	nop
 80054d8:	3710      	adds	r7, #16
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
	...

080054e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b089      	sub	sp, #36	; 0x24
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80054ea:	2300      	movs	r3, #0
 80054ec:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80054ee:	2300      	movs	r3, #0
 80054f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80054f2:	2300      	movs	r3, #0
 80054f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80054f6:	2300      	movs	r3, #0
 80054f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80054fa:	2300      	movs	r3, #0
 80054fc:	61fb      	str	r3, [r7, #28]
 80054fe:	e175      	b.n	80057ec <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005500:	2201      	movs	r2, #1
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	fa02 f303 	lsl.w	r3, r2, r3
 8005508:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	4013      	ands	r3, r2
 8005512:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	429a      	cmp	r2, r3
 800551a:	f040 8164 	bne.w	80057e6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	2b02      	cmp	r3, #2
 8005524:	d003      	beq.n	800552e <HAL_GPIO_Init+0x4e>
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	2b12      	cmp	r3, #18
 800552c:	d123      	bne.n	8005576 <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	08da      	lsrs	r2, r3, #3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	3208      	adds	r2, #8
 8005536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800553a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	f003 0307 	and.w	r3, r3, #7
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	220f      	movs	r2, #15
 8005546:	fa02 f303 	lsl.w	r3, r2, r3
 800554a:	43db      	mvns	r3, r3
 800554c:	69ba      	ldr	r2, [r7, #24]
 800554e:	4013      	ands	r3, r2
 8005550:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	691a      	ldr	r2, [r3, #16]
 8005556:	69fb      	ldr	r3, [r7, #28]
 8005558:	f003 0307 	and.w	r3, r3, #7
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	fa02 f303 	lsl.w	r3, r2, r3
 8005562:	69ba      	ldr	r2, [r7, #24]
 8005564:	4313      	orrs	r3, r2
 8005566:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005568:	69fb      	ldr	r3, [r7, #28]
 800556a:	08da      	lsrs	r2, r3, #3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	3208      	adds	r2, #8
 8005570:	69b9      	ldr	r1, [r7, #24]
 8005572:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	005b      	lsls	r3, r3, #1
 8005580:	2203      	movs	r2, #3
 8005582:	fa02 f303 	lsl.w	r3, r2, r3
 8005586:	43db      	mvns	r3, r3
 8005588:	69ba      	ldr	r2, [r7, #24]
 800558a:	4013      	ands	r3, r2
 800558c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	f003 0203 	and.w	r2, r3, #3
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	005b      	lsls	r3, r3, #1
 800559a:	fa02 f303 	lsl.w	r3, r2, r3
 800559e:	69ba      	ldr	r2, [r7, #24]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	69ba      	ldr	r2, [r7, #24]
 80055a8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d00b      	beq.n	80055ca <HAL_GPIO_Init+0xea>
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d007      	beq.n	80055ca <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80055be:	2b11      	cmp	r3, #17
 80055c0:	d003      	beq.n	80055ca <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	2b12      	cmp	r3, #18
 80055c8:	d130      	bne.n	800562c <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	005b      	lsls	r3, r3, #1
 80055d4:	2203      	movs	r2, #3
 80055d6:	fa02 f303 	lsl.w	r3, r2, r3
 80055da:	43db      	mvns	r3, r3
 80055dc:	69ba      	ldr	r2, [r7, #24]
 80055de:	4013      	ands	r3, r2
 80055e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	68da      	ldr	r2, [r3, #12]
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	005b      	lsls	r3, r3, #1
 80055ea:	fa02 f303 	lsl.w	r3, r2, r3
 80055ee:	69ba      	ldr	r2, [r7, #24]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	69ba      	ldr	r2, [r7, #24]
 80055f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005600:	2201      	movs	r2, #1
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	fa02 f303 	lsl.w	r3, r2, r3
 8005608:	43db      	mvns	r3, r3
 800560a:	69ba      	ldr	r2, [r7, #24]
 800560c:	4013      	ands	r3, r2
 800560e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	091b      	lsrs	r3, r3, #4
 8005616:	f003 0201 	and.w	r2, r3, #1
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	fa02 f303 	lsl.w	r3, r2, r3
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	4313      	orrs	r3, r2
 8005624:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	69ba      	ldr	r2, [r7, #24]
 800562a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005632:	69fb      	ldr	r3, [r7, #28]
 8005634:	005b      	lsls	r3, r3, #1
 8005636:	2203      	movs	r2, #3
 8005638:	fa02 f303 	lsl.w	r3, r2, r3
 800563c:	43db      	mvns	r3, r3
 800563e:	69ba      	ldr	r2, [r7, #24]
 8005640:	4013      	ands	r3, r2
 8005642:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	689a      	ldr	r2, [r3, #8]
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	005b      	lsls	r3, r3, #1
 800564c:	fa02 f303 	lsl.w	r3, r2, r3
 8005650:	69ba      	ldr	r2, [r7, #24]
 8005652:	4313      	orrs	r3, r2
 8005654:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	69ba      	ldr	r2, [r7, #24]
 800565a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 80be 	beq.w	80057e6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800566a:	4b65      	ldr	r3, [pc, #404]	; (8005800 <HAL_GPIO_Init+0x320>)
 800566c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800566e:	4a64      	ldr	r2, [pc, #400]	; (8005800 <HAL_GPIO_Init+0x320>)
 8005670:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005674:	6453      	str	r3, [r2, #68]	; 0x44
 8005676:	4b62      	ldr	r3, [pc, #392]	; (8005800 <HAL_GPIO_Init+0x320>)
 8005678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800567a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800567e:	60fb      	str	r3, [r7, #12]
 8005680:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005682:	4a60      	ldr	r2, [pc, #384]	; (8005804 <HAL_GPIO_Init+0x324>)
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	089b      	lsrs	r3, r3, #2
 8005688:	3302      	adds	r3, #2
 800568a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800568e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	f003 0303 	and.w	r3, r3, #3
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	220f      	movs	r2, #15
 800569a:	fa02 f303 	lsl.w	r3, r2, r3
 800569e:	43db      	mvns	r3, r3
 80056a0:	69ba      	ldr	r2, [r7, #24]
 80056a2:	4013      	ands	r3, r2
 80056a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a57      	ldr	r2, [pc, #348]	; (8005808 <HAL_GPIO_Init+0x328>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d037      	beq.n	800571e <HAL_GPIO_Init+0x23e>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a56      	ldr	r2, [pc, #344]	; (800580c <HAL_GPIO_Init+0x32c>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d031      	beq.n	800571a <HAL_GPIO_Init+0x23a>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a55      	ldr	r2, [pc, #340]	; (8005810 <HAL_GPIO_Init+0x330>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d02b      	beq.n	8005716 <HAL_GPIO_Init+0x236>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a54      	ldr	r2, [pc, #336]	; (8005814 <HAL_GPIO_Init+0x334>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d025      	beq.n	8005712 <HAL_GPIO_Init+0x232>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a53      	ldr	r2, [pc, #332]	; (8005818 <HAL_GPIO_Init+0x338>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d01f      	beq.n	800570e <HAL_GPIO_Init+0x22e>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a52      	ldr	r2, [pc, #328]	; (800581c <HAL_GPIO_Init+0x33c>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d019      	beq.n	800570a <HAL_GPIO_Init+0x22a>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a51      	ldr	r2, [pc, #324]	; (8005820 <HAL_GPIO_Init+0x340>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d013      	beq.n	8005706 <HAL_GPIO_Init+0x226>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a50      	ldr	r2, [pc, #320]	; (8005824 <HAL_GPIO_Init+0x344>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d00d      	beq.n	8005702 <HAL_GPIO_Init+0x222>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a4f      	ldr	r2, [pc, #316]	; (8005828 <HAL_GPIO_Init+0x348>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d007      	beq.n	80056fe <HAL_GPIO_Init+0x21e>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a4e      	ldr	r2, [pc, #312]	; (800582c <HAL_GPIO_Init+0x34c>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d101      	bne.n	80056fa <HAL_GPIO_Init+0x21a>
 80056f6:	2309      	movs	r3, #9
 80056f8:	e012      	b.n	8005720 <HAL_GPIO_Init+0x240>
 80056fa:	230a      	movs	r3, #10
 80056fc:	e010      	b.n	8005720 <HAL_GPIO_Init+0x240>
 80056fe:	2308      	movs	r3, #8
 8005700:	e00e      	b.n	8005720 <HAL_GPIO_Init+0x240>
 8005702:	2307      	movs	r3, #7
 8005704:	e00c      	b.n	8005720 <HAL_GPIO_Init+0x240>
 8005706:	2306      	movs	r3, #6
 8005708:	e00a      	b.n	8005720 <HAL_GPIO_Init+0x240>
 800570a:	2305      	movs	r3, #5
 800570c:	e008      	b.n	8005720 <HAL_GPIO_Init+0x240>
 800570e:	2304      	movs	r3, #4
 8005710:	e006      	b.n	8005720 <HAL_GPIO_Init+0x240>
 8005712:	2303      	movs	r3, #3
 8005714:	e004      	b.n	8005720 <HAL_GPIO_Init+0x240>
 8005716:	2302      	movs	r3, #2
 8005718:	e002      	b.n	8005720 <HAL_GPIO_Init+0x240>
 800571a:	2301      	movs	r3, #1
 800571c:	e000      	b.n	8005720 <HAL_GPIO_Init+0x240>
 800571e:	2300      	movs	r3, #0
 8005720:	69fa      	ldr	r2, [r7, #28]
 8005722:	f002 0203 	and.w	r2, r2, #3
 8005726:	0092      	lsls	r2, r2, #2
 8005728:	4093      	lsls	r3, r2
 800572a:	69ba      	ldr	r2, [r7, #24]
 800572c:	4313      	orrs	r3, r2
 800572e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005730:	4934      	ldr	r1, [pc, #208]	; (8005804 <HAL_GPIO_Init+0x324>)
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	089b      	lsrs	r3, r3, #2
 8005736:	3302      	adds	r3, #2
 8005738:	69ba      	ldr	r2, [r7, #24]
 800573a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800573e:	4b3c      	ldr	r3, [pc, #240]	; (8005830 <HAL_GPIO_Init+0x350>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	43db      	mvns	r3, r3
 8005748:	69ba      	ldr	r2, [r7, #24]
 800574a:	4013      	ands	r3, r2
 800574c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d003      	beq.n	8005762 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800575a:	69ba      	ldr	r2, [r7, #24]
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	4313      	orrs	r3, r2
 8005760:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005762:	4a33      	ldr	r2, [pc, #204]	; (8005830 <HAL_GPIO_Init+0x350>)
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005768:	4b31      	ldr	r3, [pc, #196]	; (8005830 <HAL_GPIO_Init+0x350>)
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	43db      	mvns	r3, r3
 8005772:	69ba      	ldr	r2, [r7, #24]
 8005774:	4013      	ands	r3, r2
 8005776:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d003      	beq.n	800578c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	4313      	orrs	r3, r2
 800578a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800578c:	4a28      	ldr	r2, [pc, #160]	; (8005830 <HAL_GPIO_Init+0x350>)
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005792:	4b27      	ldr	r3, [pc, #156]	; (8005830 <HAL_GPIO_Init+0x350>)
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	43db      	mvns	r3, r3
 800579c:	69ba      	ldr	r2, [r7, #24]
 800579e:	4013      	ands	r3, r2
 80057a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d003      	beq.n	80057b6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80057ae:	69ba      	ldr	r2, [r7, #24]
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80057b6:	4a1e      	ldr	r2, [pc, #120]	; (8005830 <HAL_GPIO_Init+0x350>)
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80057bc:	4b1c      	ldr	r3, [pc, #112]	; (8005830 <HAL_GPIO_Init+0x350>)
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	43db      	mvns	r3, r3
 80057c6:	69ba      	ldr	r2, [r7, #24]
 80057c8:	4013      	ands	r3, r2
 80057ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d003      	beq.n	80057e0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80057d8:	69ba      	ldr	r2, [r7, #24]
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	4313      	orrs	r3, r2
 80057de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80057e0:	4a13      	ldr	r2, [pc, #76]	; (8005830 <HAL_GPIO_Init+0x350>)
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	3301      	adds	r3, #1
 80057ea:	61fb      	str	r3, [r7, #28]
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	2b0f      	cmp	r3, #15
 80057f0:	f67f ae86 	bls.w	8005500 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80057f4:	bf00      	nop
 80057f6:	3724      	adds	r7, #36	; 0x24
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	40023800 	.word	0x40023800
 8005804:	40013800 	.word	0x40013800
 8005808:	40020000 	.word	0x40020000
 800580c:	40020400 	.word	0x40020400
 8005810:	40020800 	.word	0x40020800
 8005814:	40020c00 	.word	0x40020c00
 8005818:	40021000 	.word	0x40021000
 800581c:	40021400 	.word	0x40021400
 8005820:	40021800 	.word	0x40021800
 8005824:	40021c00 	.word	0x40021c00
 8005828:	40022000 	.word	0x40022000
 800582c:	40022400 	.word	0x40022400
 8005830:	40013c00 	.word	0x40013c00

08005834 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	460b      	mov	r3, r1
 800583e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	691a      	ldr	r2, [r3, #16]
 8005844:	887b      	ldrh	r3, [r7, #2]
 8005846:	4013      	ands	r3, r2
 8005848:	2b00      	cmp	r3, #0
 800584a:	d002      	beq.n	8005852 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800584c:	2301      	movs	r3, #1
 800584e:	73fb      	strb	r3, [r7, #15]
 8005850:	e001      	b.n	8005856 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005852:	2300      	movs	r3, #0
 8005854:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005856:	7bfb      	ldrb	r3, [r7, #15]
}
 8005858:	4618      	mov	r0, r3
 800585a:	3714      	adds	r7, #20
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	460b      	mov	r3, r1
 800586e:	807b      	strh	r3, [r7, #2]
 8005870:	4613      	mov	r3, r2
 8005872:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005874:	787b      	ldrb	r3, [r7, #1]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d003      	beq.n	8005882 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800587a:	887a      	ldrh	r2, [r7, #2]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005880:	e003      	b.n	800588a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005882:	887b      	ldrh	r3, [r7, #2]
 8005884:	041a      	lsls	r2, r3, #16
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	619a      	str	r2, [r3, #24]
}
 800588a:	bf00      	nop
 800588c:	370c      	adds	r7, #12
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr

08005896 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005896:	b480      	push	{r7}
 8005898:	b083      	sub	sp, #12
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
 800589e:	460b      	mov	r3, r1
 80058a0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	695a      	ldr	r2, [r3, #20]
 80058a6:	887b      	ldrh	r3, [r7, #2]
 80058a8:	401a      	ands	r2, r3
 80058aa:	887b      	ldrh	r3, [r7, #2]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d104      	bne.n	80058ba <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80058b0:	887b      	ldrh	r3, [r7, #2]
 80058b2:	041a      	lsls	r2, r3, #16
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80058b8:	e002      	b.n	80058c0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80058ba:	887a      	ldrh	r2, [r7, #2]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	619a      	str	r2, [r3, #24]
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80058cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058ce:	b08f      	sub	sp, #60	; 0x3c
 80058d0:	af0a      	add	r7, sp, #40	; 0x28
 80058d2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d101      	bne.n	80058de <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e10a      	b.n	8005af4 <HAL_PCD_Init+0x228>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d106      	bne.n	80058f8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f019 fdd2 	bl	801f49c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2203      	movs	r2, #3
 80058fc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4618      	mov	r0, r3
 8005906:	f004 fee8 	bl	800a6da <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	603b      	str	r3, [r7, #0]
 8005910:	687e      	ldr	r6, [r7, #4]
 8005912:	466d      	mov	r5, sp
 8005914:	f106 0410 	add.w	r4, r6, #16
 8005918:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800591a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800591c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800591e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005920:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005924:	e885 0003 	stmia.w	r5, {r0, r1}
 8005928:	1d33      	adds	r3, r6, #4
 800592a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800592c:	6838      	ldr	r0, [r7, #0]
 800592e:	f004 fdc9 	bl	800a4c4 <USB_CoreInit>
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d005      	beq.n	8005944 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2202      	movs	r2, #2
 800593c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e0d7      	b.n	8005af4 <HAL_PCD_Init+0x228>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2100      	movs	r1, #0
 800594a:	4618      	mov	r0, r3
 800594c:	f004 fed6 	bl	800a6fc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005950:	2300      	movs	r3, #0
 8005952:	73fb      	strb	r3, [r7, #15]
 8005954:	e04a      	b.n	80059ec <HAL_PCD_Init+0x120>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005956:	7bfa      	ldrb	r2, [r7, #15]
 8005958:	6879      	ldr	r1, [r7, #4]
 800595a:	4613      	mov	r3, r2
 800595c:	00db      	lsls	r3, r3, #3
 800595e:	1a9b      	subs	r3, r3, r2
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	440b      	add	r3, r1
 8005964:	333d      	adds	r3, #61	; 0x3d
 8005966:	2201      	movs	r2, #1
 8005968:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800596a:	7bfa      	ldrb	r2, [r7, #15]
 800596c:	6879      	ldr	r1, [r7, #4]
 800596e:	4613      	mov	r3, r2
 8005970:	00db      	lsls	r3, r3, #3
 8005972:	1a9b      	subs	r3, r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	440b      	add	r3, r1
 8005978:	333c      	adds	r3, #60	; 0x3c
 800597a:	7bfa      	ldrb	r2, [r7, #15]
 800597c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800597e:	7bfa      	ldrb	r2, [r7, #15]
 8005980:	7bfb      	ldrb	r3, [r7, #15]
 8005982:	b298      	uxth	r0, r3
 8005984:	6879      	ldr	r1, [r7, #4]
 8005986:	4613      	mov	r3, r2
 8005988:	00db      	lsls	r3, r3, #3
 800598a:	1a9b      	subs	r3, r3, r2
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	440b      	add	r3, r1
 8005990:	3342      	adds	r3, #66	; 0x42
 8005992:	4602      	mov	r2, r0
 8005994:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005996:	7bfa      	ldrb	r2, [r7, #15]
 8005998:	6879      	ldr	r1, [r7, #4]
 800599a:	4613      	mov	r3, r2
 800599c:	00db      	lsls	r3, r3, #3
 800599e:	1a9b      	subs	r3, r3, r2
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	440b      	add	r3, r1
 80059a4:	333f      	adds	r3, #63	; 0x3f
 80059a6:	2200      	movs	r2, #0
 80059a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80059aa:	7bfa      	ldrb	r2, [r7, #15]
 80059ac:	6879      	ldr	r1, [r7, #4]
 80059ae:	4613      	mov	r3, r2
 80059b0:	00db      	lsls	r3, r3, #3
 80059b2:	1a9b      	subs	r3, r3, r2
 80059b4:	009b      	lsls	r3, r3, #2
 80059b6:	440b      	add	r3, r1
 80059b8:	3344      	adds	r3, #68	; 0x44
 80059ba:	2200      	movs	r2, #0
 80059bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80059be:	7bfa      	ldrb	r2, [r7, #15]
 80059c0:	6879      	ldr	r1, [r7, #4]
 80059c2:	4613      	mov	r3, r2
 80059c4:	00db      	lsls	r3, r3, #3
 80059c6:	1a9b      	subs	r3, r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	440b      	add	r3, r1
 80059cc:	3348      	adds	r3, #72	; 0x48
 80059ce:	2200      	movs	r2, #0
 80059d0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80059d2:	7bfa      	ldrb	r2, [r7, #15]
 80059d4:	6879      	ldr	r1, [r7, #4]
 80059d6:	4613      	mov	r3, r2
 80059d8:	00db      	lsls	r3, r3, #3
 80059da:	1a9b      	subs	r3, r3, r2
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	440b      	add	r3, r1
 80059e0:	3350      	adds	r3, #80	; 0x50
 80059e2:	2200      	movs	r2, #0
 80059e4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059e6:	7bfb      	ldrb	r3, [r7, #15]
 80059e8:	3301      	adds	r3, #1
 80059ea:	73fb      	strb	r3, [r7, #15]
 80059ec:	7bfa      	ldrb	r2, [r7, #15]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d3af      	bcc.n	8005956 <HAL_PCD_Init+0x8a>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059f6:	2300      	movs	r3, #0
 80059f8:	73fb      	strb	r3, [r7, #15]
 80059fa:	e044      	b.n	8005a86 <HAL_PCD_Init+0x1ba>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80059fc:	7bfa      	ldrb	r2, [r7, #15]
 80059fe:	6879      	ldr	r1, [r7, #4]
 8005a00:	4613      	mov	r3, r2
 8005a02:	00db      	lsls	r3, r3, #3
 8005a04:	1a9b      	subs	r3, r3, r2
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	440b      	add	r3, r1
 8005a0a:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005a0e:	2200      	movs	r2, #0
 8005a10:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005a12:	7bfa      	ldrb	r2, [r7, #15]
 8005a14:	6879      	ldr	r1, [r7, #4]
 8005a16:	4613      	mov	r3, r2
 8005a18:	00db      	lsls	r3, r3, #3
 8005a1a:	1a9b      	subs	r3, r3, r2
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	440b      	add	r3, r1
 8005a20:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005a24:	7bfa      	ldrb	r2, [r7, #15]
 8005a26:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005a28:	7bfa      	ldrb	r2, [r7, #15]
 8005a2a:	6879      	ldr	r1, [r7, #4]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	00db      	lsls	r3, r3, #3
 8005a30:	1a9b      	subs	r3, r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	440b      	add	r3, r1
 8005a36:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005a3e:	7bfa      	ldrb	r2, [r7, #15]
 8005a40:	6879      	ldr	r1, [r7, #4]
 8005a42:	4613      	mov	r3, r2
 8005a44:	00db      	lsls	r3, r3, #3
 8005a46:	1a9b      	subs	r3, r3, r2
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	440b      	add	r3, r1
 8005a4c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005a50:	2200      	movs	r2, #0
 8005a52:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005a54:	7bfa      	ldrb	r2, [r7, #15]
 8005a56:	6879      	ldr	r1, [r7, #4]
 8005a58:	4613      	mov	r3, r2
 8005a5a:	00db      	lsls	r3, r3, #3
 8005a5c:	1a9b      	subs	r3, r3, r2
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	440b      	add	r3, r1
 8005a62:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005a66:	2200      	movs	r2, #0
 8005a68:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005a6a:	7bfa      	ldrb	r2, [r7, #15]
 8005a6c:	6879      	ldr	r1, [r7, #4]
 8005a6e:	4613      	mov	r3, r2
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	1a9b      	subs	r3, r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	440b      	add	r3, r1
 8005a78:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a80:	7bfb      	ldrb	r3, [r7, #15]
 8005a82:	3301      	adds	r3, #1
 8005a84:	73fb      	strb	r3, [r7, #15]
 8005a86:	7bfa      	ldrb	r2, [r7, #15]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d3b5      	bcc.n	80059fc <HAL_PCD_Init+0x130>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	603b      	str	r3, [r7, #0]
 8005a96:	687e      	ldr	r6, [r7, #4]
 8005a98:	466d      	mov	r5, sp
 8005a9a:	f106 0410 	add.w	r4, r6, #16
 8005a9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005aa0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005aa2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005aa4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005aa6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005aaa:	e885 0003 	stmia.w	r5, {r0, r1}
 8005aae:	1d33      	adds	r3, r6, #4
 8005ab0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ab2:	6838      	ldr	r0, [r7, #0]
 8005ab4:	f004 fe4c 	bl	800a750 <USB_DevInit>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d005      	beq.n	8005aca <HAL_PCD_Init+0x1fe>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2202      	movs	r2, #2
 8005ac2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e014      	b.n	8005af4 <HAL_PCD_Init+0x228>
  }

  hpcd->USB_Address = 0U;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d102      	bne.n	8005ae8 <HAL_PCD_Init+0x21c>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f001 f88c 	bl	8006c00 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4618      	mov	r0, r3
 8005aee:	f005 fe0b 	bl	800b708 <USB_DevDisconnect>

  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3714      	adds	r7, #20
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005afc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d101      	bne.n	8005b12 <HAL_PCD_Start+0x16>
 8005b0e:	2302      	movs	r3, #2
 8005b10:	e012      	b.n	8005b38 <HAL_PCD_Start+0x3c>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2201      	movs	r2, #1
 8005b16:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f005 fdda 	bl	800b6d8 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f004 fdc5 	bl	800a6b8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3708      	adds	r7, #8
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005b40:	b590      	push	{r4, r7, lr}
 8005b42:	b08d      	sub	sp, #52	; 0x34
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum = 0U;
 8005b52:	2300      	movs	r3, #0
 8005b54:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f005 fe7f 	bl	800b85e <USB_GetMode>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	f040 83bd 	bne.w	80062e2 <HAL_PCD_IRQHandler+0x7a2>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f005 fde3 	bl	800b738 <USB_ReadInterrupts>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f000 83b3 	beq.w	80062e0 <HAL_PCD_IRQHandler+0x7a0>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f005 fdda 	bl	800b738 <USB_ReadInterrupts>
 8005b84:	4603      	mov	r3, r0
 8005b86:	f003 0302 	and.w	r3, r3, #2
 8005b8a:	2b02      	cmp	r3, #2
 8005b8c:	d107      	bne.n	8005b9e <HAL_PCD_IRQHandler+0x5e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	695a      	ldr	r2, [r3, #20]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f002 0202 	and.w	r2, r2, #2
 8005b9c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f005 fdc8 	bl	800b738 <USB_ReadInterrupts>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005bae:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005bb2:	d17b      	bne.n	8005cac <HAL_PCD_IRQHandler+0x16c>
    {
      epnum = 0U;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f005 fdce 	bl	800b75e <USB_ReadDevAllOutEpInterrupt>
 8005bc2:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005bc4:	e06f      	b.n	8005ca6 <HAL_PCD_IRQHandler+0x166>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc8:	f003 0301 	and.w	r3, r3, #1
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d064      	beq.n	8005c9a <HAL_PCD_IRQHandler+0x15a>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bd6:	b2d2      	uxtb	r2, r2
 8005bd8:	4611      	mov	r1, r2
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f005 fdf3 	bl	800b7c6 <USB_ReadDevOutEPInterrupt>
 8005be0:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005be2:	69bb      	ldr	r3, [r7, #24]
 8005be4:	f003 0301 	and.w	r3, r3, #1
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d00c      	beq.n	8005c06 <HAL_PCD_IRQHandler+0xc6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bee:	015a      	lsls	r2, r3, #5
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	4413      	add	r3, r2
 8005bf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005bfe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f000 fe3d 	bl	8006880 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00c      	beq.n	8005c2a <HAL_PCD_IRQHandler+0xea>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005c10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 ff3c 	bl	8006a90 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1a:	015a      	lsls	r2, r3, #5
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	4413      	add	r3, r2
 8005c20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c24:	461a      	mov	r2, r3
 8005c26:	2308      	movs	r3, #8
 8005c28:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	f003 0310 	and.w	r3, r3, #16
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d008      	beq.n	8005c46 <HAL_PCD_IRQHandler+0x106>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c36:	015a      	lsls	r2, r3, #5
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c40:	461a      	mov	r2, r3
 8005c42:	2310      	movs	r3, #16
 8005c44:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	f003 0320 	and.w	r3, r3, #32
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d015      	beq.n	8005c7c <HAL_PCD_IRQHandler+0x13c>
          {
            if (hpcd->Init.dma_enable == 1U)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	691b      	ldr	r3, [r3, #16]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d108      	bne.n	8005c6a <HAL_PCD_IRQHandler+0x12a>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6818      	ldr	r0, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005c62:	461a      	mov	r2, r3
 8005c64:	2101      	movs	r1, #1
 8005c66:	f005 fe3f 	bl	800b8e8 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c76:	461a      	mov	r2, r3
 8005c78:	2320      	movs	r3, #32
 8005c7a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d009      	beq.n	8005c9a <HAL_PCD_IRQHandler+0x15a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c88:	015a      	lsls	r2, r3, #5
 8005c8a:	69fb      	ldr	r3, [r7, #28]
 8005c8c:	4413      	add	r3, r2
 8005c8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c92:	461a      	mov	r2, r3
 8005c94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c98:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ca2:	085b      	lsrs	r3, r3, #1
 8005ca4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d18c      	bne.n	8005bc6 <HAL_PCD_IRQHandler+0x86>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f005 fd41 	bl	800b738 <USB_ReadInterrupts>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005cbc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005cc0:	f040 80c4 	bne.w	8005e4c <HAL_PCD_IRQHandler+0x30c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f005 fd62 	bl	800b792 <USB_ReadDevAllInEpInterrupt>
 8005cce:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005cd4:	e0b6      	b.n	8005e44 <HAL_PCD_IRQHandler+0x304>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cd8:	f003 0301 	and.w	r3, r3, #1
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	f000 80ab 	beq.w	8005e38 <HAL_PCD_IRQHandler+0x2f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ce8:	b2d2      	uxtb	r2, r2
 8005cea:	4611      	mov	r1, r2
 8005cec:	4618      	mov	r0, r3
 8005cee:	f005 fd88 	bl	800b802 <USB_ReadDevInEPInterrupt>
 8005cf2:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	f003 0301 	and.w	r3, r3, #1
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d05b      	beq.n	8005db6 <HAL_PCD_IRQHandler+0x276>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d00:	f003 030f 	and.w	r3, r3, #15
 8005d04:	2201      	movs	r2, #1
 8005d06:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0a:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	43db      	mvns	r3, r3
 8005d18:	69f9      	ldr	r1, [r7, #28]
 8005d1a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d1e:	4013      	ands	r3, r2
 8005d20:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d24:	015a      	lsls	r2, r3, #5
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	4413      	add	r3, r2
 8005d2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d2e:	461a      	mov	r2, r3
 8005d30:	2301      	movs	r3, #1
 8005d32:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d11b      	bne.n	8005d74 <HAL_PCD_IRQHandler+0x234>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005d3c:	6879      	ldr	r1, [r7, #4]
 8005d3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d40:	4613      	mov	r3, r2
 8005d42:	00db      	lsls	r3, r3, #3
 8005d44:	1a9b      	subs	r3, r3, r2
 8005d46:	009b      	lsls	r3, r3, #2
 8005d48:	440b      	add	r3, r1
 8005d4a:	3348      	adds	r3, #72	; 0x48
 8005d4c:	6819      	ldr	r1, [r3, #0]
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d52:	4613      	mov	r3, r2
 8005d54:	00db      	lsls	r3, r3, #3
 8005d56:	1a9b      	subs	r3, r3, r2
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	4403      	add	r3, r0
 8005d5c:	3344      	adds	r3, #68	; 0x44
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4419      	add	r1, r3
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d66:	4613      	mov	r3, r2
 8005d68:	00db      	lsls	r3, r3, #3
 8005d6a:	1a9b      	subs	r3, r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	4403      	add	r3, r0
 8005d70:	3348      	adds	r3, #72	; 0x48
 8005d72:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	4619      	mov	r1, r3
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f019 fc1f 	bl	801f5be <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d116      	bne.n	8005db6 <HAL_PCD_IRQHandler+0x276>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d113      	bne.n	8005db6 <HAL_PCD_IRQHandler+0x276>
 8005d8e:	6879      	ldr	r1, [r7, #4]
 8005d90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d92:	4613      	mov	r3, r2
 8005d94:	00db      	lsls	r3, r3, #3
 8005d96:	1a9b      	subs	r3, r3, r2
 8005d98:	009b      	lsls	r3, r3, #2
 8005d9a:	440b      	add	r3, r1
 8005d9c:	3350      	adds	r3, #80	; 0x50
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d108      	bne.n	8005db6 <HAL_PCD_IRQHandler+0x276>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6818      	ldr	r0, [r3, #0]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005dae:	461a      	mov	r2, r3
 8005db0:	2101      	movs	r1, #1
 8005db2:	f005 fd99 	bl	800b8e8 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	f003 0308 	and.w	r3, r3, #8
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d008      	beq.n	8005dd2 <HAL_PCD_IRQHandler+0x292>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc2:	015a      	lsls	r2, r3, #5
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dcc:	461a      	mov	r2, r3
 8005dce:	2308      	movs	r3, #8
 8005dd0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005dd2:	69bb      	ldr	r3, [r7, #24]
 8005dd4:	f003 0310 	and.w	r3, r3, #16
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d008      	beq.n	8005dee <HAL_PCD_IRQHandler+0x2ae>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dde:	015a      	lsls	r2, r3, #5
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	4413      	add	r3, r2
 8005de4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005de8:	461a      	mov	r2, r3
 8005dea:	2310      	movs	r3, #16
 8005dec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d008      	beq.n	8005e0a <HAL_PCD_IRQHandler+0x2ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfa:	015a      	lsls	r2, r3, #5
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	4413      	add	r3, r2
 8005e00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e04:	461a      	mov	r2, r3
 8005e06:	2340      	movs	r3, #64	; 0x40
 8005e08:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005e0a:	69bb      	ldr	r3, [r7, #24]
 8005e0c:	f003 0302 	and.w	r3, r3, #2
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d008      	beq.n	8005e26 <HAL_PCD_IRQHandler+0x2e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e16:	015a      	lsls	r2, r3, #5
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	4413      	add	r3, r2
 8005e1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e20:	461a      	mov	r2, r3
 8005e22:	2302      	movs	r3, #2
 8005e24:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d003      	beq.n	8005e38 <HAL_PCD_IRQHandler+0x2f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005e30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 fc96 	bl	8006764 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3a:	3301      	adds	r3, #1
 8005e3c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e40:	085b      	lsrs	r3, r3, #1
 8005e42:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f47f af45 	bne.w	8005cd6 <HAL_PCD_IRQHandler+0x196>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4618      	mov	r0, r3
 8005e52:	f005 fc71 	bl	800b738 <USB_ReadInterrupts>
 8005e56:	4603      	mov	r3, r0
 8005e58:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e5c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e60:	d122      	bne.n	8005ea8 <HAL_PCD_IRQHandler+0x368>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005e62:	69fb      	ldr	r3, [r7, #28]
 8005e64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	69fa      	ldr	r2, [r7, #28]
 8005e6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e70:	f023 0301 	bic.w	r3, r3, #1
 8005e74:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d108      	bne.n	8005e92 <HAL_PCD_IRQHandler+0x352>
      {
        hpcd->LPM_State = LPM_L0;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005e88:	2100      	movs	r1, #0
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f019 fdea 	bl	801fa64 <HAL_PCDEx_LPM_Callback>
 8005e90:	e002      	b.n	8005e98 <HAL_PCD_IRQHandler+0x358>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f019 fc0a 	bl	801f6ac <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	695a      	ldr	r2, [r3, #20]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005ea6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4618      	mov	r0, r3
 8005eae:	f005 fc43 	bl	800b738 <USB_ReadInterrupts>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005eb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ebc:	d112      	bne.n	8005ee4 <HAL_PCD_IRQHandler+0x3a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	f003 0301 	and.w	r3, r3, #1
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d102      	bne.n	8005ed4 <HAL_PCD_IRQHandler+0x394>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f019 fbc6 	bl	801f660 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	695a      	ldr	r2, [r3, #20]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005ee2:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f005 fc25 	bl	800b738 <USB_ReadInterrupts>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ef4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ef8:	d121      	bne.n	8005f3e <HAL_PCD_IRQHandler+0x3fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	695a      	ldr	r2, [r3, #20]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8005f08:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d111      	bne.n	8005f38 <HAL_PCD_IRQHandler+0x3f8>
      {
        hpcd->LPM_State = LPM_L1;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f22:	089b      	lsrs	r3, r3, #2
 8005f24:	f003 020f 	and.w	r2, r3, #15
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005f2e:	2101      	movs	r1, #1
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f019 fd97 	bl	801fa64 <HAL_PCDEx_LPM_Callback>
 8005f36:	e002      	b.n	8005f3e <HAL_PCD_IRQHandler+0x3fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f019 fb91 	bl	801f660 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4618      	mov	r0, r3
 8005f44:	f005 fbf8 	bl	800b738 <USB_ReadInterrupts>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f52:	f040 80a7 	bne.w	80060a4 <HAL_PCD_IRQHandler+0x564>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	69fa      	ldr	r2, [r7, #28]
 8005f60:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f64:	f023 0301 	bic.w	r3, r3, #1
 8005f68:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2110      	movs	r1, #16
 8005f70:	4618      	mov	r0, r3
 8005f72:	f004 fd69 	bl	800aa48 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f76:	2300      	movs	r3, #0
 8005f78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f7a:	e036      	b.n	8005fea <HAL_PCD_IRQHandler+0x4aa>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f7e:	015a      	lsls	r2, r3, #5
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	4413      	add	r3, r2
 8005f84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f88:	461a      	mov	r2, r3
 8005f8a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005f8e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f92:	015a      	lsls	r2, r3, #5
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	4413      	add	r3, r2
 8005f98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fa0:	0151      	lsls	r1, r2, #5
 8005fa2:	69fa      	ldr	r2, [r7, #28]
 8005fa4:	440a      	add	r2, r1
 8005fa6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005faa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005fae:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fb2:	015a      	lsls	r2, r3, #5
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005fc2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fc6:	015a      	lsls	r2, r3, #5
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	4413      	add	r3, r2
 8005fcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fd4:	0151      	lsls	r1, r2, #5
 8005fd6:	69fa      	ldr	r2, [r7, #28]
 8005fd8:	440a      	add	r2, r1
 8005fda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fde:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005fe2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d3c3      	bcc.n	8005f7c <HAL_PCD_IRQHandler+0x43c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ffa:	69db      	ldr	r3, [r3, #28]
 8005ffc:	69fa      	ldr	r2, [r7, #28]
 8005ffe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006002:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006006:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800600c:	2b00      	cmp	r3, #0
 800600e:	d016      	beq.n	800603e <HAL_PCD_IRQHandler+0x4fe>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006016:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800601a:	69fa      	ldr	r2, [r7, #28]
 800601c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006020:	f043 030b 	orr.w	r3, r3, #11
 8006024:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800602e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006030:	69fa      	ldr	r2, [r7, #28]
 8006032:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006036:	f043 030b 	orr.w	r3, r3, #11
 800603a:	6453      	str	r3, [r2, #68]	; 0x44
 800603c:	e015      	b.n	800606a <HAL_PCD_IRQHandler+0x52a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006044:	695a      	ldr	r2, [r3, #20]
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800604c:	4619      	mov	r1, r3
 800604e:	f242 032b 	movw	r3, #8235	; 0x202b
 8006052:	4313      	orrs	r3, r2
 8006054:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	69fa      	ldr	r2, [r7, #28]
 8006060:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006064:	f043 030b 	orr.w	r3, r3, #11
 8006068:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	69fa      	ldr	r2, [r7, #28]
 8006074:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006078:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800607c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6818      	ldr	r0, [r3, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800608e:	461a      	mov	r2, r3
 8006090:	f005 fc2a 	bl	800b8e8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	695a      	ldr	r2, [r3, #20]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80060a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4618      	mov	r0, r3
 80060aa:	f005 fb45 	bl	800b738 <USB_ReadInterrupts>
 80060ae:	4603      	mov	r3, r0
 80060b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80060b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060b8:	d12a      	bne.n	8006110 <HAL_PCD_IRQHandler+0x5d0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4618      	mov	r0, r3
 80060c0:	f005 fbdc 	bl	800b87c <USB_ActivateSetup>

      if (USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4618      	mov	r0, r3
 80060ca:	f004 fd1e 	bl	800ab0a <USB_GetDevSpeed>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d103      	bne.n	80060dc <HAL_PCD_IRQHandler+0x59c>
      {
        hpcd->Init.speed = USB_OTG_SPEED_HIGH;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	60da      	str	r2, [r3, #12]
 80060da:	e002      	b.n	80060e2 <HAL_PCD_IRQHandler+0x5a2>
      }
      else
      {
        hpcd->Init.speed = USB_OTG_SPEED_FULL;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2203      	movs	r2, #3
 80060e0:	60da      	str	r2, [r3, #12]
      }

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681c      	ldr	r4, [r3, #0]
 80060e6:	f001 fa41 	bl	800756c <HAL_RCC_GetHCLKFreq>
 80060ea:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	461a      	mov	r2, r3
 80060f4:	4620      	mov	r0, r4
 80060f6:	f004 fa3d 	bl	800a574 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f019 fa87 	bl	801f60e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	695a      	ldr	r2, [r3, #20]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800610e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4618      	mov	r0, r3
 8006116:	f005 fb0f 	bl	800b738 <USB_ReadInterrupts>
 800611a:	4603      	mov	r3, r0
 800611c:	f003 0310 	and.w	r3, r3, #16
 8006120:	2b10      	cmp	r3, #16
 8006122:	d161      	bne.n	80061e8 <HAL_PCD_IRQHandler+0x6a8>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	699a      	ldr	r2, [r3, #24]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f022 0210 	bic.w	r2, r2, #16
 8006132:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8006134:	6a3b      	ldr	r3, [r7, #32]
 8006136:	6a1b      	ldr	r3, [r3, #32]
 8006138:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	f003 020f 	and.w	r2, r3, #15
 8006140:	4613      	mov	r3, r2
 8006142:	00db      	lsls	r3, r3, #3
 8006144:	1a9b      	subs	r3, r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800614c:	687a      	ldr	r2, [r7, #4]
 800614e:	4413      	add	r3, r2
 8006150:	3304      	adds	r3, #4
 8006152:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	0c5b      	lsrs	r3, r3, #17
 8006158:	f003 030f 	and.w	r3, r3, #15
 800615c:	2b02      	cmp	r3, #2
 800615e:	d124      	bne.n	80061aa <HAL_PCD_IRQHandler+0x66a>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006160:	693a      	ldr	r2, [r7, #16]
 8006162:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8006166:	4013      	ands	r3, r2
 8006168:	2b00      	cmp	r3, #0
 800616a:	d035      	beq.n	80061d8 <HAL_PCD_IRQHandler+0x698>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	091b      	lsrs	r3, r3, #4
 8006174:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006176:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800617a:	b29b      	uxth	r3, r3
 800617c:	461a      	mov	r2, r3
 800617e:	6a38      	ldr	r0, [r7, #32]
 8006180:	f005 f987 	bl	800b492 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	68da      	ldr	r2, [r3, #12]
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	091b      	lsrs	r3, r3, #4
 800618c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006190:	441a      	add	r2, r3
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	699a      	ldr	r2, [r3, #24]
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	091b      	lsrs	r3, r3, #4
 800619e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061a2:	441a      	add	r2, r3
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	619a      	str	r2, [r3, #24]
 80061a8:	e016      	b.n	80061d8 <HAL_PCD_IRQHandler+0x698>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	0c5b      	lsrs	r3, r3, #17
 80061ae:	f003 030f 	and.w	r3, r3, #15
 80061b2:	2b06      	cmp	r3, #6
 80061b4:	d110      	bne.n	80061d8 <HAL_PCD_IRQHandler+0x698>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80061bc:	2208      	movs	r2, #8
 80061be:	4619      	mov	r1, r3
 80061c0:	6a38      	ldr	r0, [r7, #32]
 80061c2:	f005 f966 	bl	800b492 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	699a      	ldr	r2, [r3, #24]
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	091b      	lsrs	r3, r3, #4
 80061ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061d2:	441a      	add	r2, r3
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	699a      	ldr	r2, [r3, #24]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f042 0210 	orr.w	r2, r2, #16
 80061e6:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4618      	mov	r0, r3
 80061ee:	f005 faa3 	bl	800b738 <USB_ReadInterrupts>
 80061f2:	4603      	mov	r3, r0
 80061f4:	f003 0308 	and.w	r3, r3, #8
 80061f8:	2b08      	cmp	r3, #8
 80061fa:	d10a      	bne.n	8006212 <HAL_PCD_IRQHandler+0x6d2>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f019 f9f8 	bl	801f5f2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	695a      	ldr	r2, [r3, #20]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f002 0208 	and.w	r2, r2, #8
 8006210:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4618      	mov	r0, r3
 8006218:	f005 fa8e 	bl	800b738 <USB_ReadInterrupts>
 800621c:	4603      	mov	r3, r0
 800621e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006222:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006226:	d10d      	bne.n	8006244 <HAL_PCD_IRQHandler+0x704>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622a:	b2db      	uxtb	r3, r3
 800622c:	4619      	mov	r1, r3
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f019 fa5c 	bl	801f6ec <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	695a      	ldr	r2, [r3, #20]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8006242:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4618      	mov	r0, r3
 800624a:	f005 fa75 	bl	800b738 <USB_ReadInterrupts>
 800624e:	4603      	mov	r3, r0
 8006250:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006254:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006258:	d10d      	bne.n	8006276 <HAL_PCD_IRQHandler+0x736>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800625a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800625c:	b2db      	uxtb	r3, r3
 800625e:	4619      	mov	r1, r3
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f019 fa31 	bl	801f6c8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	695a      	ldr	r2, [r3, #20]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8006274:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4618      	mov	r0, r3
 800627c:	f005 fa5c 	bl	800b738 <USB_ReadInterrupts>
 8006280:	4603      	mov	r3, r0
 8006282:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800628a:	d10a      	bne.n	80062a2 <HAL_PCD_IRQHandler+0x762>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f019 fa3f 	bl	801f710 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	695a      	ldr	r2, [r3, #20]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80062a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4618      	mov	r0, r3
 80062a8:	f005 fa46 	bl	800b738 <USB_ReadInterrupts>
 80062ac:	4603      	mov	r3, r0
 80062ae:	f003 0304 	and.w	r3, r3, #4
 80062b2:	2b04      	cmp	r3, #4
 80062b4:	d115      	bne.n	80062e2 <HAL_PCD_IRQHandler+0x7a2>
    {
      temp = hpcd->Instance->GOTGINT;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	f003 0304 	and.w	r3, r3, #4
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d002      	beq.n	80062ce <HAL_PCD_IRQHandler+0x78e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f019 fa2f 	bl	801f72c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	6859      	ldr	r1, [r3, #4]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	693a      	ldr	r2, [r7, #16]
 80062da:	430a      	orrs	r2, r1
 80062dc:	605a      	str	r2, [r3, #4]
 80062de:	e000      	b.n	80062e2 <HAL_PCD_IRQHandler+0x7a2>
      return;
 80062e0:	bf00      	nop
    }
  }
}
 80062e2:	3734      	adds	r7, #52	; 0x34
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd90      	pop	{r4, r7, pc}

080062e8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b082      	sub	sp, #8
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	460b      	mov	r3, r1
 80062f2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d101      	bne.n	8006302 <HAL_PCD_SetAddress+0x1a>
 80062fe:	2302      	movs	r3, #2
 8006300:	e013      	b.n	800632a <HAL_PCD_SetAddress+0x42>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2201      	movs	r2, #1
 8006306:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	78fa      	ldrb	r2, [r7, #3]
 800630e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	78fa      	ldrb	r2, [r7, #3]
 8006318:	4611      	mov	r1, r2
 800631a:	4618      	mov	r0, r3
 800631c:	f005 f9b6 	bl	800b68c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	3708      	adds	r7, #8
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}

08006332 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8006332:	b580      	push	{r7, lr}
 8006334:	b084      	sub	sp, #16
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]
 800633a:	4608      	mov	r0, r1
 800633c:	4611      	mov	r1, r2
 800633e:	461a      	mov	r2, r3
 8006340:	4603      	mov	r3, r0
 8006342:	70fb      	strb	r3, [r7, #3]
 8006344:	460b      	mov	r3, r1
 8006346:	803b      	strh	r3, [r7, #0]
 8006348:	4613      	mov	r3, r2
 800634a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800634c:	2300      	movs	r3, #0
 800634e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006350:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006354:	2b00      	cmp	r3, #0
 8006356:	da0f      	bge.n	8006378 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006358:	78fb      	ldrb	r3, [r7, #3]
 800635a:	f003 020f 	and.w	r2, r3, #15
 800635e:	4613      	mov	r3, r2
 8006360:	00db      	lsls	r3, r3, #3
 8006362:	1a9b      	subs	r3, r3, r2
 8006364:	009b      	lsls	r3, r3, #2
 8006366:	3338      	adds	r3, #56	; 0x38
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	4413      	add	r3, r2
 800636c:	3304      	adds	r3, #4
 800636e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2201      	movs	r2, #1
 8006374:	705a      	strb	r2, [r3, #1]
 8006376:	e00f      	b.n	8006398 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006378:	78fb      	ldrb	r3, [r7, #3]
 800637a:	f003 020f 	and.w	r2, r3, #15
 800637e:	4613      	mov	r3, r2
 8006380:	00db      	lsls	r3, r3, #3
 8006382:	1a9b      	subs	r3, r3, r2
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	4413      	add	r3, r2
 800638e:	3304      	adds	r3, #4
 8006390:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006398:	78fb      	ldrb	r3, [r7, #3]
 800639a:	f003 030f 	and.w	r3, r3, #15
 800639e:	b2da      	uxtb	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80063a4:	883a      	ldrh	r2, [r7, #0]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	78ba      	ldrb	r2, [r7, #2]
 80063ae:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	785b      	ldrb	r3, [r3, #1]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d004      	beq.n	80063c2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	b29a      	uxth	r2, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80063c2:	78bb      	ldrb	r3, [r7, #2]
 80063c4:	2b02      	cmp	r3, #2
 80063c6:	d102      	bne.n	80063ce <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2200      	movs	r2, #0
 80063cc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d101      	bne.n	80063dc <HAL_PCD_EP_Open+0xaa>
 80063d8:	2302      	movs	r3, #2
 80063da:	e00e      	b.n	80063fa <HAL_PCD_EP_Open+0xc8>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68f9      	ldr	r1, [r7, #12]
 80063ea:	4618      	mov	r0, r3
 80063ec:	f004 fbb2 	bl	800ab54 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80063f8:	7afb      	ldrb	r3, [r7, #11]
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3710      	adds	r7, #16
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}

08006402 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006402:	b580      	push	{r7, lr}
 8006404:	b084      	sub	sp, #16
 8006406:	af00      	add	r7, sp, #0
 8006408:	6078      	str	r0, [r7, #4]
 800640a:	460b      	mov	r3, r1
 800640c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800640e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006412:	2b00      	cmp	r3, #0
 8006414:	da0f      	bge.n	8006436 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006416:	78fb      	ldrb	r3, [r7, #3]
 8006418:	f003 020f 	and.w	r2, r3, #15
 800641c:	4613      	mov	r3, r2
 800641e:	00db      	lsls	r3, r3, #3
 8006420:	1a9b      	subs	r3, r3, r2
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	3338      	adds	r3, #56	; 0x38
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	4413      	add	r3, r2
 800642a:	3304      	adds	r3, #4
 800642c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2201      	movs	r2, #1
 8006432:	705a      	strb	r2, [r3, #1]
 8006434:	e00f      	b.n	8006456 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006436:	78fb      	ldrb	r3, [r7, #3]
 8006438:	f003 020f 	and.w	r2, r3, #15
 800643c:	4613      	mov	r3, r2
 800643e:	00db      	lsls	r3, r3, #3
 8006440:	1a9b      	subs	r3, r3, r2
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	4413      	add	r3, r2
 800644c:	3304      	adds	r3, #4
 800644e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2200      	movs	r2, #0
 8006454:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006456:	78fb      	ldrb	r3, [r7, #3]
 8006458:	f003 030f 	and.w	r3, r3, #15
 800645c:	b2da      	uxtb	r2, r3
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006468:	2b01      	cmp	r3, #1
 800646a:	d101      	bne.n	8006470 <HAL_PCD_EP_Close+0x6e>
 800646c:	2302      	movs	r3, #2
 800646e:	e00e      	b.n	800648e <HAL_PCD_EP_Close+0x8c>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68f9      	ldr	r1, [r7, #12]
 800647e:	4618      	mov	r0, r3
 8006480:	f004 fbf0 	bl	800ac64 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	3710      	adds	r7, #16
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}

08006496 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006496:	b580      	push	{r7, lr}
 8006498:	b086      	sub	sp, #24
 800649a:	af00      	add	r7, sp, #0
 800649c:	60f8      	str	r0, [r7, #12]
 800649e:	607a      	str	r2, [r7, #4]
 80064a0:	603b      	str	r3, [r7, #0]
 80064a2:	460b      	mov	r3, r1
 80064a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80064a6:	7afb      	ldrb	r3, [r7, #11]
 80064a8:	f003 020f 	and.w	r2, r3, #15
 80064ac:	4613      	mov	r3, r2
 80064ae:	00db      	lsls	r3, r3, #3
 80064b0:	1a9b      	subs	r3, r3, r2
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80064b8:	68fa      	ldr	r2, [r7, #12]
 80064ba:	4413      	add	r3, r2
 80064bc:	3304      	adds	r3, #4
 80064be:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	683a      	ldr	r2, [r7, #0]
 80064ca:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	2200      	movs	r2, #0
 80064d0:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	2200      	movs	r2, #0
 80064d6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80064d8:	7afb      	ldrb	r3, [r7, #11]
 80064da:	f003 030f 	and.w	r3, r3, #15
 80064de:	b2da      	uxtb	r2, r3
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	691b      	ldr	r3, [r3, #16]
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	d102      	bne.n	80064f2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80064f2:	7afb      	ldrb	r3, [r7, #11]
 80064f4:	f003 030f 	and.w	r3, r3, #15
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d109      	bne.n	8006510 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6818      	ldr	r0, [r3, #0]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	691b      	ldr	r3, [r3, #16]
 8006504:	b2db      	uxtb	r3, r3
 8006506:	461a      	mov	r2, r3
 8006508:	6979      	ldr	r1, [r7, #20]
 800650a:	f004 fe45 	bl	800b198 <USB_EP0StartXfer>
 800650e:	e008      	b.n	8006522 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	6818      	ldr	r0, [r3, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	691b      	ldr	r3, [r3, #16]
 8006518:	b2db      	uxtb	r3, r3
 800651a:	461a      	mov	r2, r3
 800651c:	6979      	ldr	r1, [r7, #20]
 800651e:	f004 fc25 	bl	800ad6c <USB_EPStartXfer>
  }

  return HAL_OK;
 8006522:	2300      	movs	r3, #0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3718      	adds	r7, #24
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	460b      	mov	r3, r1
 8006536:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006538:	78fb      	ldrb	r3, [r7, #3]
 800653a:	f003 020f 	and.w	r2, r3, #15
 800653e:	6879      	ldr	r1, [r7, #4]
 8006540:	4613      	mov	r3, r2
 8006542:	00db      	lsls	r3, r3, #3
 8006544:	1a9b      	subs	r3, r3, r2
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	440b      	add	r3, r1
 800654a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800654e:	681b      	ldr	r3, [r3, #0]
}
 8006550:	4618      	mov	r0, r3
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr

0800655c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b086      	sub	sp, #24
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	607a      	str	r2, [r7, #4]
 8006566:	603b      	str	r3, [r7, #0]
 8006568:	460b      	mov	r3, r1
 800656a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800656c:	7afb      	ldrb	r3, [r7, #11]
 800656e:	f003 020f 	and.w	r2, r3, #15
 8006572:	4613      	mov	r3, r2
 8006574:	00db      	lsls	r3, r3, #3
 8006576:	1a9b      	subs	r3, r3, r2
 8006578:	009b      	lsls	r3, r3, #2
 800657a:	3338      	adds	r3, #56	; 0x38
 800657c:	68fa      	ldr	r2, [r7, #12]
 800657e:	4413      	add	r3, r2
 8006580:	3304      	adds	r3, #4
 8006582:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	683a      	ldr	r2, [r7, #0]
 800658e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	2200      	movs	r2, #0
 8006594:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	2201      	movs	r2, #1
 800659a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800659c:	7afb      	ldrb	r3, [r7, #11]
 800659e:	f003 030f 	and.w	r3, r3, #15
 80065a2:	b2da      	uxtb	r2, r3
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	691b      	ldr	r3, [r3, #16]
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d102      	bne.n	80065b6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80065b6:	7afb      	ldrb	r3, [r7, #11]
 80065b8:	f003 030f 	and.w	r3, r3, #15
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d109      	bne.n	80065d4 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6818      	ldr	r0, [r3, #0]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	691b      	ldr	r3, [r3, #16]
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	461a      	mov	r2, r3
 80065cc:	6979      	ldr	r1, [r7, #20]
 80065ce:	f004 fde3 	bl	800b198 <USB_EP0StartXfer>
 80065d2:	e008      	b.n	80065e6 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6818      	ldr	r0, [r3, #0]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	691b      	ldr	r3, [r3, #16]
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	461a      	mov	r2, r3
 80065e0:	6979      	ldr	r1, [r7, #20]
 80065e2:	f004 fbc3 	bl	800ad6c <USB_EPStartXfer>
  }

  return HAL_OK;
 80065e6:	2300      	movs	r3, #0
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3718      	adds	r7, #24
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	460b      	mov	r3, r1
 80065fa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80065fc:	78fb      	ldrb	r3, [r7, #3]
 80065fe:	f003 020f 	and.w	r2, r3, #15
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	429a      	cmp	r2, r3
 8006608:	d901      	bls.n	800660e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e050      	b.n	80066b0 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800660e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006612:	2b00      	cmp	r3, #0
 8006614:	da0f      	bge.n	8006636 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006616:	78fb      	ldrb	r3, [r7, #3]
 8006618:	f003 020f 	and.w	r2, r3, #15
 800661c:	4613      	mov	r3, r2
 800661e:	00db      	lsls	r3, r3, #3
 8006620:	1a9b      	subs	r3, r3, r2
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	3338      	adds	r3, #56	; 0x38
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	4413      	add	r3, r2
 800662a:	3304      	adds	r3, #4
 800662c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	2201      	movs	r2, #1
 8006632:	705a      	strb	r2, [r3, #1]
 8006634:	e00d      	b.n	8006652 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006636:	78fa      	ldrb	r2, [r7, #3]
 8006638:	4613      	mov	r3, r2
 800663a:	00db      	lsls	r3, r3, #3
 800663c:	1a9b      	subs	r3, r3, r2
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	4413      	add	r3, r2
 8006648:	3304      	adds	r3, #4
 800664a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2200      	movs	r2, #0
 8006650:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2201      	movs	r2, #1
 8006656:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006658:	78fb      	ldrb	r3, [r7, #3]
 800665a:	f003 030f 	and.w	r3, r3, #15
 800665e:	b2da      	uxtb	r2, r3
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800666a:	2b01      	cmp	r3, #1
 800666c:	d101      	bne.n	8006672 <HAL_PCD_EP_SetStall+0x82>
 800666e:	2302      	movs	r3, #2
 8006670:	e01e      	b.n	80066b0 <HAL_PCD_EP_SetStall+0xc0>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2201      	movs	r2, #1
 8006676:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68f9      	ldr	r1, [r7, #12]
 8006680:	4618      	mov	r0, r3
 8006682:	f004 ff2f 	bl	800b4e4 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006686:	78fb      	ldrb	r3, [r7, #3]
 8006688:	f003 030f 	and.w	r3, r3, #15
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10a      	bne.n	80066a6 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6818      	ldr	r0, [r3, #0]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	691b      	ldr	r3, [r3, #16]
 8006698:	b2d9      	uxtb	r1, r3
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80066a0:	461a      	mov	r2, r3
 80066a2:	f005 f921 	bl	800b8e8 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80066ae:	2300      	movs	r3, #0
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3710      	adds	r7, #16
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}

080066b8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	460b      	mov	r3, r1
 80066c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80066c4:	78fb      	ldrb	r3, [r7, #3]
 80066c6:	f003 020f 	and.w	r2, r3, #15
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d901      	bls.n	80066d6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e042      	b.n	800675c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80066d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	da0f      	bge.n	80066fe <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066de:	78fb      	ldrb	r3, [r7, #3]
 80066e0:	f003 020f 	and.w	r2, r3, #15
 80066e4:	4613      	mov	r3, r2
 80066e6:	00db      	lsls	r3, r3, #3
 80066e8:	1a9b      	subs	r3, r3, r2
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	3338      	adds	r3, #56	; 0x38
 80066ee:	687a      	ldr	r2, [r7, #4]
 80066f0:	4413      	add	r3, r2
 80066f2:	3304      	adds	r3, #4
 80066f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2201      	movs	r2, #1
 80066fa:	705a      	strb	r2, [r3, #1]
 80066fc:	e00f      	b.n	800671e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80066fe:	78fb      	ldrb	r3, [r7, #3]
 8006700:	f003 020f 	and.w	r2, r3, #15
 8006704:	4613      	mov	r3, r2
 8006706:	00db      	lsls	r3, r3, #3
 8006708:	1a9b      	subs	r3, r3, r2
 800670a:	009b      	lsls	r3, r3, #2
 800670c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006710:	687a      	ldr	r2, [r7, #4]
 8006712:	4413      	add	r3, r2
 8006714:	3304      	adds	r3, #4
 8006716:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006724:	78fb      	ldrb	r3, [r7, #3]
 8006726:	f003 030f 	and.w	r3, r3, #15
 800672a:	b2da      	uxtb	r2, r3
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006736:	2b01      	cmp	r3, #1
 8006738:	d101      	bne.n	800673e <HAL_PCD_EP_ClrStall+0x86>
 800673a:	2302      	movs	r3, #2
 800673c:	e00e      	b.n	800675c <HAL_PCD_EP_ClrStall+0xa4>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	68f9      	ldr	r1, [r7, #12]
 800674c:	4618      	mov	r0, r3
 800674e:	f004 ff37 	bl	800b5c0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	3710      	adds	r7, #16
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}

08006764 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b08a      	sub	sp, #40	; 0x28
 8006768:	af02      	add	r7, sp, #8
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006778:	683a      	ldr	r2, [r7, #0]
 800677a:	4613      	mov	r3, r2
 800677c:	00db      	lsls	r3, r3, #3
 800677e:	1a9b      	subs	r3, r3, r2
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	3338      	adds	r3, #56	; 0x38
 8006784:	687a      	ldr	r2, [r7, #4]
 8006786:	4413      	add	r3, r2
 8006788:	3304      	adds	r3, #4
 800678a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	699a      	ldr	r2, [r3, #24]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	695b      	ldr	r3, [r3, #20]
 8006794:	429a      	cmp	r2, r3
 8006796:	d901      	bls.n	800679c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006798:	2301      	movs	r3, #1
 800679a:	e06c      	b.n	8006876 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	695a      	ldr	r2, [r3, #20]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	699b      	ldr	r3, [r3, #24]
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	69fa      	ldr	r2, [r7, #28]
 80067ae:	429a      	cmp	r2, r3
 80067b0:	d902      	bls.n	80067b8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	3303      	adds	r3, #3
 80067bc:	089b      	lsrs	r3, r3, #2
 80067be:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80067c0:	e02b      	b.n	800681a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	695a      	ldr	r2, [r3, #20]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	699b      	ldr	r3, [r3, #24]
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	69fa      	ldr	r2, [r7, #28]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d902      	bls.n	80067de <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80067de:	69fb      	ldr	r3, [r7, #28]
 80067e0:	3303      	adds	r3, #3
 80067e2:	089b      	lsrs	r3, r3, #2
 80067e4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	68d9      	ldr	r1, [r3, #12]
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	b2da      	uxtb	r2, r3
 80067ee:	69fb      	ldr	r3, [r7, #28]
 80067f0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	9300      	str	r3, [sp, #0]
 80067fa:	4603      	mov	r3, r0
 80067fc:	6978      	ldr	r0, [r7, #20]
 80067fe:	f004 fe13 	bl	800b428 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	68da      	ldr	r2, [r3, #12]
 8006806:	69fb      	ldr	r3, [r7, #28]
 8006808:	441a      	add	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	699a      	ldr	r2, [r3, #24]
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	441a      	add	r2, r3
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	015a      	lsls	r2, r3, #5
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	4413      	add	r3, r2
 8006822:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006826:	699b      	ldr	r3, [r3, #24]
 8006828:	b29b      	uxth	r3, r3
 800682a:	69ba      	ldr	r2, [r7, #24]
 800682c:	429a      	cmp	r2, r3
 800682e:	d809      	bhi.n	8006844 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	699a      	ldr	r2, [r3, #24]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006838:	429a      	cmp	r2, r3
 800683a:	d203      	bcs.n	8006844 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	695b      	ldr	r3, [r3, #20]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d1be      	bne.n	80067c2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	695a      	ldr	r2, [r3, #20]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	699b      	ldr	r3, [r3, #24]
 800684c:	429a      	cmp	r2, r3
 800684e:	d811      	bhi.n	8006874 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	f003 030f 	and.w	r3, r3, #15
 8006856:	2201      	movs	r2, #1
 8006858:	fa02 f303 	lsl.w	r3, r2, r3
 800685c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006864:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	43db      	mvns	r3, r3
 800686a:	6939      	ldr	r1, [r7, #16]
 800686c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006870:	4013      	ands	r3, r2
 8006872:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3720      	adds	r7, #32
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
	...

08006880 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b086      	sub	sp, #24
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	333c      	adds	r3, #60	; 0x3c
 8006898:	3304      	adds	r3, #4
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	015a      	lsls	r2, r3, #5
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	4413      	add	r3, r2
 80068a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	691b      	ldr	r3, [r3, #16]
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	f040 80b3 	bne.w	8006a1e <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	f003 0308 	and.w	r3, r3, #8
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d028      	beq.n	8006914 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	4a70      	ldr	r2, [pc, #448]	; (8006a88 <PCD_EP_OutXfrComplete_int+0x208>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d90e      	bls.n	80068e8 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d009      	beq.n	80068e8 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	015a      	lsls	r2, r3, #5
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	4413      	add	r3, r2
 80068dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068e0:	461a      	mov	r2, r3
 80068e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068e6:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f018 fe3b 	bl	801f564 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6818      	ldr	r0, [r3, #0]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80068f8:	461a      	mov	r2, r3
 80068fa:	2101      	movs	r1, #1
 80068fc:	f004 fff4 	bl	800b8e8 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	015a      	lsls	r2, r3, #5
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	4413      	add	r3, r2
 8006908:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800690c:	461a      	mov	r2, r3
 800690e:	2308      	movs	r3, #8
 8006910:	6093      	str	r3, [r2, #8]
 8006912:	e0b3      	b.n	8006a7c <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	f003 0320 	and.w	r3, r3, #32
 800691a:	2b00      	cmp	r3, #0
 800691c:	d009      	beq.n	8006932 <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	015a      	lsls	r2, r3, #5
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	4413      	add	r3, r2
 8006926:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800692a:	461a      	mov	r2, r3
 800692c:	2320      	movs	r3, #32
 800692e:	6093      	str	r3, [r2, #8]
 8006930:	e0a4      	b.n	8006a7c <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006938:	2b00      	cmp	r3, #0
 800693a:	f040 809f 	bne.w	8006a7c <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	4a51      	ldr	r2, [pc, #324]	; (8006a88 <PCD_EP_OutXfrComplete_int+0x208>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d90f      	bls.n	8006966 <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800694c:	2b00      	cmp	r3, #0
 800694e:	d00a      	beq.n	8006966 <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	015a      	lsls	r2, r3, #5
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	4413      	add	r3, r2
 8006958:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800695c:	461a      	mov	r2, r3
 800695e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006962:	6093      	str	r3, [r2, #8]
 8006964:	e08a      	b.n	8006a7c <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8006966:	6879      	ldr	r1, [r7, #4]
 8006968:	683a      	ldr	r2, [r7, #0]
 800696a:	4613      	mov	r3, r2
 800696c:	00db      	lsls	r3, r3, #3
 800696e:	1a9b      	subs	r3, r3, r2
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	440b      	add	r3, r1
 8006974:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006978:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	0159      	lsls	r1, r3, #5
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	440b      	add	r3, r1
 8006982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006986:	691b      	ldr	r3, [r3, #16]
 8006988:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800698c:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	683a      	ldr	r2, [r7, #0]
 8006992:	4613      	mov	r3, r2
 8006994:	00db      	lsls	r3, r3, #3
 8006996:	1a9b      	subs	r3, r3, r2
 8006998:	009b      	lsls	r3, r3, #2
 800699a:	4403      	add	r3, r0
 800699c:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80069a0:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80069a2:	6879      	ldr	r1, [r7, #4]
 80069a4:	683a      	ldr	r2, [r7, #0]
 80069a6:	4613      	mov	r3, r2
 80069a8:	00db      	lsls	r3, r3, #3
 80069aa:	1a9b      	subs	r3, r3, r2
 80069ac:	009b      	lsls	r3, r3, #2
 80069ae:	440b      	add	r3, r1
 80069b0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80069b4:	6819      	ldr	r1, [r3, #0]
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	683a      	ldr	r2, [r7, #0]
 80069ba:	4613      	mov	r3, r2
 80069bc:	00db      	lsls	r3, r3, #3
 80069be:	1a9b      	subs	r3, r3, r2
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	4403      	add	r3, r0
 80069c4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4419      	add	r1, r3
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	683a      	ldr	r2, [r7, #0]
 80069d0:	4613      	mov	r3, r2
 80069d2:	00db      	lsls	r3, r3, #3
 80069d4:	1a9b      	subs	r3, r3, r2
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	4403      	add	r3, r0
 80069da:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80069de:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	4619      	mov	r1, r3
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f018 fdce 	bl	801f588 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d144      	bne.n	8006a7c <PCD_EP_OutXfrComplete_int+0x1fc>
 80069f2:	6879      	ldr	r1, [r7, #4]
 80069f4:	683a      	ldr	r2, [r7, #0]
 80069f6:	4613      	mov	r3, r2
 80069f8:	00db      	lsls	r3, r3, #3
 80069fa:	1a9b      	subs	r3, r3, r2
 80069fc:	009b      	lsls	r3, r3, #2
 80069fe:	440b      	add	r3, r1
 8006a00:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d138      	bne.n	8006a7c <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6818      	ldr	r0, [r3, #0]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006a14:	461a      	mov	r2, r3
 8006a16:	2101      	movs	r1, #1
 8006a18:	f004 ff66 	bl	800b8e8 <USB_EP0_OutStart>
 8006a1c:	e02e      	b.n	8006a7c <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	4a1a      	ldr	r2, [pc, #104]	; (8006a8c <PCD_EP_OutXfrComplete_int+0x20c>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d124      	bne.n	8006a70 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d00a      	beq.n	8006a46 <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	015a      	lsls	r2, r3, #5
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	4413      	add	r3, r2
 8006a38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a42:	6093      	str	r3, [r2, #8]
 8006a44:	e01a      	b.n	8006a7c <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	f003 0320 	and.w	r3, r3, #32
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d008      	beq.n	8006a62 <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	015a      	lsls	r2, r3, #5
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	4413      	add	r3, r2
 8006a58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	2320      	movs	r3, #32
 8006a60:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	4619      	mov	r1, r3
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f018 fd8d 	bl	801f588 <HAL_PCD_DataOutStageCallback>
 8006a6e:	e005      	b.n	8006a7c <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	b2db      	uxtb	r3, r3
 8006a74:	4619      	mov	r1, r3
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f018 fd86 	bl	801f588 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006a7c:	2300      	movs	r3, #0
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3718      	adds	r7, #24
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
 8006a86:	bf00      	nop
 8006a88:	4f54300a 	.word	0x4f54300a
 8006a8c:	4f54310a 	.word	0x4f54310a

08006a90 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b086      	sub	sp, #24
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
 8006a98:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	333c      	adds	r3, #60	; 0x3c
 8006aa8:	3304      	adds	r3, #4
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	015a      	lsls	r2, r3, #5
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	4413      	add	r3, r2
 8006ab6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	691b      	ldr	r3, [r3, #16]
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d113      	bne.n	8006aee <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	4a1f      	ldr	r2, [pc, #124]	; (8006b48 <PCD_EP_OutSetupPacket_int+0xb8>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d922      	bls.n	8006b14 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d01d      	beq.n	8006b14 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	015a      	lsls	r2, r3, #5
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	4413      	add	r3, r2
 8006ae0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006aea:	6093      	str	r3, [r2, #8]
 8006aec:	e012      	b.n	8006b14 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	4a16      	ldr	r2, [pc, #88]	; (8006b4c <PCD_EP_OutSetupPacket_int+0xbc>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d10e      	bne.n	8006b14 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d009      	beq.n	8006b14 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	015a      	lsls	r2, r3, #5
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	4413      	add	r3, r2
 8006b08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b12:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f018 fd25 	bl	801f564 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	4a0a      	ldr	r2, [pc, #40]	; (8006b48 <PCD_EP_OutSetupPacket_int+0xb8>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d90c      	bls.n	8006b3c <PCD_EP_OutSetupPacket_int+0xac>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	691b      	ldr	r3, [r3, #16]
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d108      	bne.n	8006b3c <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6818      	ldr	r0, [r3, #0]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006b34:	461a      	mov	r2, r3
 8006b36:	2101      	movs	r1, #1
 8006b38:	f004 fed6 	bl	800b8e8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006b3c:	2300      	movs	r3, #0
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3718      	adds	r7, #24
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	4f54300a 	.word	0x4f54300a
 8006b4c:	4f54310a 	.word	0x4f54310a

08006b50 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b085      	sub	sp, #20
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	460b      	mov	r3, r1
 8006b5a:	70fb      	strb	r3, [r7, #3]
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b66:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006b68:	78fb      	ldrb	r3, [r7, #3]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d107      	bne.n	8006b7e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006b6e:	883b      	ldrh	r3, [r7, #0]
 8006b70:	0419      	lsls	r1, r3, #16
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68ba      	ldr	r2, [r7, #8]
 8006b78:	430a      	orrs	r2, r1
 8006b7a:	629a      	str	r2, [r3, #40]	; 0x28
 8006b7c:	e028      	b.n	8006bd0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b84:	0c1b      	lsrs	r3, r3, #16
 8006b86:	68ba      	ldr	r2, [r7, #8]
 8006b88:	4413      	add	r3, r2
 8006b8a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	73fb      	strb	r3, [r7, #15]
 8006b90:	e00d      	b.n	8006bae <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	7bfb      	ldrb	r3, [r7, #15]
 8006b98:	3340      	adds	r3, #64	; 0x40
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	4413      	add	r3, r2
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	0c1b      	lsrs	r3, r3, #16
 8006ba2:	68ba      	ldr	r2, [r7, #8]
 8006ba4:	4413      	add	r3, r2
 8006ba6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006ba8:	7bfb      	ldrb	r3, [r7, #15]
 8006baa:	3301      	adds	r3, #1
 8006bac:	73fb      	strb	r3, [r7, #15]
 8006bae:	7bfa      	ldrb	r2, [r7, #15]
 8006bb0:	78fb      	ldrb	r3, [r7, #3]
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d3ec      	bcc.n	8006b92 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006bb8:	883b      	ldrh	r3, [r7, #0]
 8006bba:	0418      	lsls	r0, r3, #16
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6819      	ldr	r1, [r3, #0]
 8006bc0:	78fb      	ldrb	r3, [r7, #3]
 8006bc2:	3b01      	subs	r3, #1
 8006bc4:	68ba      	ldr	r2, [r7, #8]
 8006bc6:	4302      	orrs	r2, r0
 8006bc8:	3340      	adds	r3, #64	; 0x40
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	440b      	add	r3, r1
 8006bce:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3714      	adds	r7, #20
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr

08006bde <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006bde:	b480      	push	{r7}
 8006be0:	b083      	sub	sp, #12
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
 8006be6:	460b      	mov	r3, r1
 8006be8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	887a      	ldrh	r2, [r7, #2]
 8006bf0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	370c      	adds	r7, #12
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b085      	sub	sp, #20
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2201      	movs	r2, #1
 8006c12:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006c2e:	4b05      	ldr	r3, [pc, #20]	; (8006c44 <HAL_PCDEx_ActivateLPM+0x44>)
 8006c30:	4313      	orrs	r3, r2
 8006c32:	68fa      	ldr	r2, [r7, #12]
 8006c34:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8006c36:	2300      	movs	r3, #0
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3714      	adds	r7, #20
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr
 8006c44:	10000003 	.word	0x10000003

08006c48 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c4c:	4b05      	ldr	r3, [pc, #20]	; (8006c64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a04      	ldr	r2, [pc, #16]	; (8006c64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c56:	6013      	str	r3, [r2, #0]
}
 8006c58:	bf00      	nop
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop
 8006c64:	40007000 	.word	0x40007000

08006c68 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b082      	sub	sp, #8
 8006c6c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006c72:	4b23      	ldr	r3, [pc, #140]	; (8006d00 <HAL_PWREx_EnableOverDrive+0x98>)
 8006c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c76:	4a22      	ldr	r2, [pc, #136]	; (8006d00 <HAL_PWREx_EnableOverDrive+0x98>)
 8006c78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c7c:	6413      	str	r3, [r2, #64]	; 0x40
 8006c7e:	4b20      	ldr	r3, [pc, #128]	; (8006d00 <HAL_PWREx_EnableOverDrive+0x98>)
 8006c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c86:	603b      	str	r3, [r7, #0]
 8006c88:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006c8a:	4b1e      	ldr	r3, [pc, #120]	; (8006d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a1d      	ldr	r2, [pc, #116]	; (8006d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c94:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c96:	f7fc f983 	bl	8002fa0 <HAL_GetTick>
 8006c9a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006c9c:	e009      	b.n	8006cb2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006c9e:	f7fc f97f 	bl	8002fa0 <HAL_GetTick>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006cac:	d901      	bls.n	8006cb2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e022      	b.n	8006cf8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006cb2:	4b14      	ldr	r3, [pc, #80]	; (8006d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006cba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cbe:	d1ee      	bne.n	8006c9e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006cc0:	4b10      	ldr	r3, [pc, #64]	; (8006d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a0f      	ldr	r2, [pc, #60]	; (8006d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006cc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006ccc:	f7fc f968 	bl	8002fa0 <HAL_GetTick>
 8006cd0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006cd2:	e009      	b.n	8006ce8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006cd4:	f7fc f964 	bl	8002fa0 <HAL_GetTick>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	1ad3      	subs	r3, r2, r3
 8006cde:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ce2:	d901      	bls.n	8006ce8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006ce4:	2303      	movs	r3, #3
 8006ce6:	e007      	b.n	8006cf8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006ce8:	4b06      	ldr	r3, [pc, #24]	; (8006d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cf0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006cf4:	d1ee      	bne.n	8006cd4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3708      	adds	r7, #8
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	40023800 	.word	0x40023800
 8006d04:	40007000 	.word	0x40007000

08006d08 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b086      	sub	sp, #24
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8006d10:	2300      	movs	r3, #0
 8006d12:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d101      	bne.n	8006d1e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e25e      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 0301 	and.w	r3, r3, #1
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	f000 8087 	beq.w	8006e3a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d2c:	4b96      	ldr	r3, [pc, #600]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f003 030c 	and.w	r3, r3, #12
 8006d34:	2b04      	cmp	r3, #4
 8006d36:	d00c      	beq.n	8006d52 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d38:	4b93      	ldr	r3, [pc, #588]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	f003 030c 	and.w	r3, r3, #12
 8006d40:	2b08      	cmp	r3, #8
 8006d42:	d112      	bne.n	8006d6a <HAL_RCC_OscConfig+0x62>
 8006d44:	4b90      	ldr	r3, [pc, #576]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d50:	d10b      	bne.n	8006d6a <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d52:	4b8d      	ldr	r3, [pc, #564]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d06c      	beq.n	8006e38 <HAL_RCC_OscConfig+0x130>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d168      	bne.n	8006e38 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006d66:	2301      	movs	r3, #1
 8006d68:	e238      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d72:	d106      	bne.n	8006d82 <HAL_RCC_OscConfig+0x7a>
 8006d74:	4b84      	ldr	r3, [pc, #528]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a83      	ldr	r2, [pc, #524]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006d7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d7e:	6013      	str	r3, [r2, #0]
 8006d80:	e02e      	b.n	8006de0 <HAL_RCC_OscConfig+0xd8>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10c      	bne.n	8006da4 <HAL_RCC_OscConfig+0x9c>
 8006d8a:	4b7f      	ldr	r3, [pc, #508]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a7e      	ldr	r2, [pc, #504]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006d90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d94:	6013      	str	r3, [r2, #0]
 8006d96:	4b7c      	ldr	r3, [pc, #496]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a7b      	ldr	r2, [pc, #492]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006d9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006da0:	6013      	str	r3, [r2, #0]
 8006da2:	e01d      	b.n	8006de0 <HAL_RCC_OscConfig+0xd8>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006dac:	d10c      	bne.n	8006dc8 <HAL_RCC_OscConfig+0xc0>
 8006dae:	4b76      	ldr	r3, [pc, #472]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a75      	ldr	r2, [pc, #468]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006db4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006db8:	6013      	str	r3, [r2, #0]
 8006dba:	4b73      	ldr	r3, [pc, #460]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a72      	ldr	r2, [pc, #456]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006dc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dc4:	6013      	str	r3, [r2, #0]
 8006dc6:	e00b      	b.n	8006de0 <HAL_RCC_OscConfig+0xd8>
 8006dc8:	4b6f      	ldr	r3, [pc, #444]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a6e      	ldr	r2, [pc, #440]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006dce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dd2:	6013      	str	r3, [r2, #0]
 8006dd4:	4b6c      	ldr	r3, [pc, #432]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a6b      	ldr	r2, [pc, #428]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006dda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d013      	beq.n	8006e10 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006de8:	f7fc f8da 	bl	8002fa0 <HAL_GetTick>
 8006dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dee:	e008      	b.n	8006e02 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006df0:	f7fc f8d6 	bl	8002fa0 <HAL_GetTick>
 8006df4:	4602      	mov	r2, r0
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	2b64      	cmp	r3, #100	; 0x64
 8006dfc:	d901      	bls.n	8006e02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e1ec      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e02:	4b61      	ldr	r3, [pc, #388]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d0f0      	beq.n	8006df0 <HAL_RCC_OscConfig+0xe8>
 8006e0e:	e014      	b.n	8006e3a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e10:	f7fc f8c6 	bl	8002fa0 <HAL_GetTick>
 8006e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e16:	e008      	b.n	8006e2a <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e18:	f7fc f8c2 	bl	8002fa0 <HAL_GetTick>
 8006e1c:	4602      	mov	r2, r0
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	1ad3      	subs	r3, r2, r3
 8006e22:	2b64      	cmp	r3, #100	; 0x64
 8006e24:	d901      	bls.n	8006e2a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006e26:	2303      	movs	r3, #3
 8006e28:	e1d8      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e2a:	4b57      	ldr	r3, [pc, #348]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d1f0      	bne.n	8006e18 <HAL_RCC_OscConfig+0x110>
 8006e36:	e000      	b.n	8006e3a <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f003 0302 	and.w	r3, r3, #2
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d069      	beq.n	8006f1a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e46:	4b50      	ldr	r3, [pc, #320]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	f003 030c 	and.w	r3, r3, #12
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d00b      	beq.n	8006e6a <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e52:	4b4d      	ldr	r3, [pc, #308]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	f003 030c 	and.w	r3, r3, #12
 8006e5a:	2b08      	cmp	r3, #8
 8006e5c:	d11c      	bne.n	8006e98 <HAL_RCC_OscConfig+0x190>
 8006e5e:	4b4a      	ldr	r3, [pc, #296]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d116      	bne.n	8006e98 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e6a:	4b47      	ldr	r3, [pc, #284]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 0302 	and.w	r3, r3, #2
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d005      	beq.n	8006e82 <HAL_RCC_OscConfig+0x17a>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d001      	beq.n	8006e82 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e1ac      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e82:	4b41      	ldr	r3, [pc, #260]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	00db      	lsls	r3, r3, #3
 8006e90:	493d      	ldr	r1, [pc, #244]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006e92:	4313      	orrs	r3, r2
 8006e94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e96:	e040      	b.n	8006f1a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	68db      	ldr	r3, [r3, #12]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d023      	beq.n	8006ee8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ea0:	4b39      	ldr	r3, [pc, #228]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a38      	ldr	r2, [pc, #224]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006ea6:	f043 0301 	orr.w	r3, r3, #1
 8006eaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eac:	f7fc f878 	bl	8002fa0 <HAL_GetTick>
 8006eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006eb2:	e008      	b.n	8006ec6 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006eb4:	f7fc f874 	bl	8002fa0 <HAL_GetTick>
 8006eb8:	4602      	mov	r2, r0
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	1ad3      	subs	r3, r2, r3
 8006ebe:	2b02      	cmp	r3, #2
 8006ec0:	d901      	bls.n	8006ec6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006ec2:	2303      	movs	r3, #3
 8006ec4:	e18a      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ec6:	4b30      	ldr	r3, [pc, #192]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f003 0302 	and.w	r3, r3, #2
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d0f0      	beq.n	8006eb4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ed2:	4b2d      	ldr	r3, [pc, #180]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	00db      	lsls	r3, r3, #3
 8006ee0:	4929      	ldr	r1, [pc, #164]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	600b      	str	r3, [r1, #0]
 8006ee6:	e018      	b.n	8006f1a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ee8:	4b27      	ldr	r3, [pc, #156]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a26      	ldr	r2, [pc, #152]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006eee:	f023 0301 	bic.w	r3, r3, #1
 8006ef2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ef4:	f7fc f854 	bl	8002fa0 <HAL_GetTick>
 8006ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006efa:	e008      	b.n	8006f0e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006efc:	f7fc f850 	bl	8002fa0 <HAL_GetTick>
 8006f00:	4602      	mov	r2, r0
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	1ad3      	subs	r3, r2, r3
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d901      	bls.n	8006f0e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	e166      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f0e:	4b1e      	ldr	r3, [pc, #120]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f003 0302 	and.w	r3, r3, #2
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d1f0      	bne.n	8006efc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f003 0308 	and.w	r3, r3, #8
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d038      	beq.n	8006f98 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	695b      	ldr	r3, [r3, #20]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d019      	beq.n	8006f62 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f2e:	4b16      	ldr	r3, [pc, #88]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006f30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f32:	4a15      	ldr	r2, [pc, #84]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006f34:	f043 0301 	orr.w	r3, r3, #1
 8006f38:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f3a:	f7fc f831 	bl	8002fa0 <HAL_GetTick>
 8006f3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f40:	e008      	b.n	8006f54 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f42:	f7fc f82d 	bl	8002fa0 <HAL_GetTick>
 8006f46:	4602      	mov	r2, r0
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	1ad3      	subs	r3, r2, r3
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	d901      	bls.n	8006f54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006f50:	2303      	movs	r3, #3
 8006f52:	e143      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f54:	4b0c      	ldr	r3, [pc, #48]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006f56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f58:	f003 0302 	and.w	r3, r3, #2
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d0f0      	beq.n	8006f42 <HAL_RCC_OscConfig+0x23a>
 8006f60:	e01a      	b.n	8006f98 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f62:	4b09      	ldr	r3, [pc, #36]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006f64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f66:	4a08      	ldr	r2, [pc, #32]	; (8006f88 <HAL_RCC_OscConfig+0x280>)
 8006f68:	f023 0301 	bic.w	r3, r3, #1
 8006f6c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f6e:	f7fc f817 	bl	8002fa0 <HAL_GetTick>
 8006f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f74:	e00a      	b.n	8006f8c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f76:	f7fc f813 	bl	8002fa0 <HAL_GetTick>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	1ad3      	subs	r3, r2, r3
 8006f80:	2b02      	cmp	r3, #2
 8006f82:	d903      	bls.n	8006f8c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006f84:	2303      	movs	r3, #3
 8006f86:	e129      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
 8006f88:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f8c:	4b95      	ldr	r3, [pc, #596]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8006f8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f90:	f003 0302 	and.w	r3, r3, #2
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d1ee      	bne.n	8006f76 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0304 	and.w	r3, r3, #4
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f000 80a4 	beq.w	80070ee <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fa6:	4b8f      	ldr	r3, [pc, #572]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8006fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d10d      	bne.n	8006fce <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fb2:	4b8c      	ldr	r3, [pc, #560]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb6:	4a8b      	ldr	r2, [pc, #556]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8006fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fbc:	6413      	str	r3, [r2, #64]	; 0x40
 8006fbe:	4b89      	ldr	r3, [pc, #548]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8006fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fc6:	60fb      	str	r3, [r7, #12]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006fce:	4b86      	ldr	r3, [pc, #536]	; (80071e8 <HAL_RCC_OscConfig+0x4e0>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d118      	bne.n	800700c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006fda:	4b83      	ldr	r3, [pc, #524]	; (80071e8 <HAL_RCC_OscConfig+0x4e0>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a82      	ldr	r2, [pc, #520]	; (80071e8 <HAL_RCC_OscConfig+0x4e0>)
 8006fe0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fe4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fe6:	f7fb ffdb 	bl	8002fa0 <HAL_GetTick>
 8006fea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006fec:	e008      	b.n	8007000 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006fee:	f7fb ffd7 	bl	8002fa0 <HAL_GetTick>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	1ad3      	subs	r3, r2, r3
 8006ff8:	2b64      	cmp	r3, #100	; 0x64
 8006ffa:	d901      	bls.n	8007000 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006ffc:	2303      	movs	r3, #3
 8006ffe:	e0ed      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007000:	4b79      	ldr	r3, [pc, #484]	; (80071e8 <HAL_RCC_OscConfig+0x4e0>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007008:	2b00      	cmp	r3, #0
 800700a:	d0f0      	beq.n	8006fee <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	2b01      	cmp	r3, #1
 8007012:	d106      	bne.n	8007022 <HAL_RCC_OscConfig+0x31a>
 8007014:	4b73      	ldr	r3, [pc, #460]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8007016:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007018:	4a72      	ldr	r2, [pc, #456]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 800701a:	f043 0301 	orr.w	r3, r3, #1
 800701e:	6713      	str	r3, [r2, #112]	; 0x70
 8007020:	e02d      	b.n	800707e <HAL_RCC_OscConfig+0x376>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d10c      	bne.n	8007044 <HAL_RCC_OscConfig+0x33c>
 800702a:	4b6e      	ldr	r3, [pc, #440]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 800702c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800702e:	4a6d      	ldr	r2, [pc, #436]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8007030:	f023 0301 	bic.w	r3, r3, #1
 8007034:	6713      	str	r3, [r2, #112]	; 0x70
 8007036:	4b6b      	ldr	r3, [pc, #428]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8007038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800703a:	4a6a      	ldr	r2, [pc, #424]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 800703c:	f023 0304 	bic.w	r3, r3, #4
 8007040:	6713      	str	r3, [r2, #112]	; 0x70
 8007042:	e01c      	b.n	800707e <HAL_RCC_OscConfig+0x376>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	2b05      	cmp	r3, #5
 800704a:	d10c      	bne.n	8007066 <HAL_RCC_OscConfig+0x35e>
 800704c:	4b65      	ldr	r3, [pc, #404]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 800704e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007050:	4a64      	ldr	r2, [pc, #400]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8007052:	f043 0304 	orr.w	r3, r3, #4
 8007056:	6713      	str	r3, [r2, #112]	; 0x70
 8007058:	4b62      	ldr	r3, [pc, #392]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 800705a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800705c:	4a61      	ldr	r2, [pc, #388]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 800705e:	f043 0301 	orr.w	r3, r3, #1
 8007062:	6713      	str	r3, [r2, #112]	; 0x70
 8007064:	e00b      	b.n	800707e <HAL_RCC_OscConfig+0x376>
 8007066:	4b5f      	ldr	r3, [pc, #380]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8007068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800706a:	4a5e      	ldr	r2, [pc, #376]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 800706c:	f023 0301 	bic.w	r3, r3, #1
 8007070:	6713      	str	r3, [r2, #112]	; 0x70
 8007072:	4b5c      	ldr	r3, [pc, #368]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8007074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007076:	4a5b      	ldr	r2, [pc, #364]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8007078:	f023 0304 	bic.w	r3, r3, #4
 800707c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d015      	beq.n	80070b2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007086:	f7fb ff8b 	bl	8002fa0 <HAL_GetTick>
 800708a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800708c:	e00a      	b.n	80070a4 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800708e:	f7fb ff87 	bl	8002fa0 <HAL_GetTick>
 8007092:	4602      	mov	r2, r0
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	1ad3      	subs	r3, r2, r3
 8007098:	f241 3288 	movw	r2, #5000	; 0x1388
 800709c:	4293      	cmp	r3, r2
 800709e:	d901      	bls.n	80070a4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80070a0:	2303      	movs	r3, #3
 80070a2:	e09b      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070a4:	4b4f      	ldr	r3, [pc, #316]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 80070a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070a8:	f003 0302 	and.w	r3, r3, #2
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d0ee      	beq.n	800708e <HAL_RCC_OscConfig+0x386>
 80070b0:	e014      	b.n	80070dc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070b2:	f7fb ff75 	bl	8002fa0 <HAL_GetTick>
 80070b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070b8:	e00a      	b.n	80070d0 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070ba:	f7fb ff71 	bl	8002fa0 <HAL_GetTick>
 80070be:	4602      	mov	r2, r0
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	1ad3      	subs	r3, r2, r3
 80070c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d901      	bls.n	80070d0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80070cc:	2303      	movs	r3, #3
 80070ce:	e085      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070d0:	4b44      	ldr	r3, [pc, #272]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 80070d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070d4:	f003 0302 	and.w	r3, r3, #2
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d1ee      	bne.n	80070ba <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80070dc:	7dfb      	ldrb	r3, [r7, #23]
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d105      	bne.n	80070ee <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070e2:	4b40      	ldr	r3, [pc, #256]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 80070e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e6:	4a3f      	ldr	r2, [pc, #252]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 80070e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070ec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	699b      	ldr	r3, [r3, #24]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d071      	beq.n	80071da <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80070f6:	4b3b      	ldr	r3, [pc, #236]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	f003 030c 	and.w	r3, r3, #12
 80070fe:	2b08      	cmp	r3, #8
 8007100:	d069      	beq.n	80071d6 <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	699b      	ldr	r3, [r3, #24]
 8007106:	2b02      	cmp	r3, #2
 8007108:	d14b      	bne.n	80071a2 <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800710a:	4b36      	ldr	r3, [pc, #216]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a35      	ldr	r2, [pc, #212]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8007110:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007114:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007116:	f7fb ff43 	bl	8002fa0 <HAL_GetTick>
 800711a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800711c:	e008      	b.n	8007130 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800711e:	f7fb ff3f 	bl	8002fa0 <HAL_GetTick>
 8007122:	4602      	mov	r2, r0
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	1ad3      	subs	r3, r2, r3
 8007128:	2b02      	cmp	r3, #2
 800712a:	d901      	bls.n	8007130 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800712c:	2303      	movs	r3, #3
 800712e:	e055      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007130:	4b2c      	ldr	r3, [pc, #176]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007138:	2b00      	cmp	r3, #0
 800713a:	d1f0      	bne.n	800711e <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	69da      	ldr	r2, [r3, #28]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6a1b      	ldr	r3, [r3, #32]
 8007144:	431a      	orrs	r2, r3
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800714a:	019b      	lsls	r3, r3, #6
 800714c:	431a      	orrs	r2, r3
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007152:	085b      	lsrs	r3, r3, #1
 8007154:	3b01      	subs	r3, #1
 8007156:	041b      	lsls	r3, r3, #16
 8007158:	431a      	orrs	r2, r3
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800715e:	061b      	lsls	r3, r3, #24
 8007160:	431a      	orrs	r2, r3
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007166:	071b      	lsls	r3, r3, #28
 8007168:	491e      	ldr	r1, [pc, #120]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 800716a:	4313      	orrs	r3, r2
 800716c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800716e:	4b1d      	ldr	r3, [pc, #116]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a1c      	ldr	r2, [pc, #112]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8007174:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007178:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800717a:	f7fb ff11 	bl	8002fa0 <HAL_GetTick>
 800717e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007180:	e008      	b.n	8007194 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007182:	f7fb ff0d 	bl	8002fa0 <HAL_GetTick>
 8007186:	4602      	mov	r2, r0
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	1ad3      	subs	r3, r2, r3
 800718c:	2b02      	cmp	r3, #2
 800718e:	d901      	bls.n	8007194 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8007190:	2303      	movs	r3, #3
 8007192:	e023      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007194:	4b13      	ldr	r3, [pc, #76]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800719c:	2b00      	cmp	r3, #0
 800719e:	d0f0      	beq.n	8007182 <HAL_RCC_OscConfig+0x47a>
 80071a0:	e01b      	b.n	80071da <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071a2:	4b10      	ldr	r3, [pc, #64]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a0f      	ldr	r2, [pc, #60]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 80071a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071ae:	f7fb fef7 	bl	8002fa0 <HAL_GetTick>
 80071b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071b4:	e008      	b.n	80071c8 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80071b6:	f7fb fef3 	bl	8002fa0 <HAL_GetTick>
 80071ba:	4602      	mov	r2, r0
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	2b02      	cmp	r3, #2
 80071c2:	d901      	bls.n	80071c8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	e009      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071c8:	4b06      	ldr	r3, [pc, #24]	; (80071e4 <HAL_RCC_OscConfig+0x4dc>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d1f0      	bne.n	80071b6 <HAL_RCC_OscConfig+0x4ae>
 80071d4:	e001      	b.n	80071da <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	e000      	b.n	80071dc <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 80071da:	2300      	movs	r3, #0
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3718      	adds	r7, #24
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}
 80071e4:	40023800 	.word	0x40023800
 80071e8:	40007000 	.word	0x40007000

080071ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b084      	sub	sp, #16
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
 80071f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80071f6:	2300      	movs	r3, #0
 80071f8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d101      	bne.n	8007204 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	e0ce      	b.n	80073a2 <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007204:	4b69      	ldr	r3, [pc, #420]	; (80073ac <HAL_RCC_ClockConfig+0x1c0>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f003 030f 	and.w	r3, r3, #15
 800720c:	683a      	ldr	r2, [r7, #0]
 800720e:	429a      	cmp	r2, r3
 8007210:	d910      	bls.n	8007234 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007212:	4b66      	ldr	r3, [pc, #408]	; (80073ac <HAL_RCC_ClockConfig+0x1c0>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f023 020f 	bic.w	r2, r3, #15
 800721a:	4964      	ldr	r1, [pc, #400]	; (80073ac <HAL_RCC_ClockConfig+0x1c0>)
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	4313      	orrs	r3, r2
 8007220:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007222:	4b62      	ldr	r3, [pc, #392]	; (80073ac <HAL_RCC_ClockConfig+0x1c0>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 030f 	and.w	r3, r3, #15
 800722a:	683a      	ldr	r2, [r7, #0]
 800722c:	429a      	cmp	r2, r3
 800722e:	d001      	beq.n	8007234 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e0b6      	b.n	80073a2 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b00      	cmp	r3, #0
 800723e:	d020      	beq.n	8007282 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 0304 	and.w	r3, r3, #4
 8007248:	2b00      	cmp	r3, #0
 800724a:	d005      	beq.n	8007258 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800724c:	4b58      	ldr	r3, [pc, #352]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	4a57      	ldr	r2, [pc, #348]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007252:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007256:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 0308 	and.w	r3, r3, #8
 8007260:	2b00      	cmp	r3, #0
 8007262:	d005      	beq.n	8007270 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007264:	4b52      	ldr	r3, [pc, #328]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	4a51      	ldr	r2, [pc, #324]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 800726a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800726e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007270:	4b4f      	ldr	r3, [pc, #316]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	494c      	ldr	r1, [pc, #304]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 800727e:	4313      	orrs	r3, r2
 8007280:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f003 0301 	and.w	r3, r3, #1
 800728a:	2b00      	cmp	r3, #0
 800728c:	d040      	beq.n	8007310 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	2b01      	cmp	r3, #1
 8007294:	d107      	bne.n	80072a6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007296:	4b46      	ldr	r3, [pc, #280]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d115      	bne.n	80072ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	e07d      	b.n	80073a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	2b02      	cmp	r3, #2
 80072ac:	d107      	bne.n	80072be <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072ae:	4b40      	ldr	r3, [pc, #256]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d109      	bne.n	80072ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e071      	b.n	80073a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072be:	4b3c      	ldr	r3, [pc, #240]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 0302 	and.w	r3, r3, #2
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d101      	bne.n	80072ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	e069      	b.n	80073a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80072ce:	4b38      	ldr	r3, [pc, #224]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	f023 0203 	bic.w	r2, r3, #3
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	4935      	ldr	r1, [pc, #212]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 80072dc:	4313      	orrs	r3, r2
 80072de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072e0:	f7fb fe5e 	bl	8002fa0 <HAL_GetTick>
 80072e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072e6:	e00a      	b.n	80072fe <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072e8:	f7fb fe5a 	bl	8002fa0 <HAL_GetTick>
 80072ec:	4602      	mov	r2, r0
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	1ad3      	subs	r3, r2, r3
 80072f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d901      	bls.n	80072fe <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	e051      	b.n	80073a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072fe:	4b2c      	ldr	r3, [pc, #176]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f003 020c 	and.w	r2, r3, #12
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	009b      	lsls	r3, r3, #2
 800730c:	429a      	cmp	r2, r3
 800730e:	d1eb      	bne.n	80072e8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007310:	4b26      	ldr	r3, [pc, #152]	; (80073ac <HAL_RCC_ClockConfig+0x1c0>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 030f 	and.w	r3, r3, #15
 8007318:	683a      	ldr	r2, [r7, #0]
 800731a:	429a      	cmp	r2, r3
 800731c:	d210      	bcs.n	8007340 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800731e:	4b23      	ldr	r3, [pc, #140]	; (80073ac <HAL_RCC_ClockConfig+0x1c0>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f023 020f 	bic.w	r2, r3, #15
 8007326:	4921      	ldr	r1, [pc, #132]	; (80073ac <HAL_RCC_ClockConfig+0x1c0>)
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	4313      	orrs	r3, r2
 800732c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800732e:	4b1f      	ldr	r3, [pc, #124]	; (80073ac <HAL_RCC_ClockConfig+0x1c0>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f003 030f 	and.w	r3, r3, #15
 8007336:	683a      	ldr	r2, [r7, #0]
 8007338:	429a      	cmp	r2, r3
 800733a:	d001      	beq.n	8007340 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e030      	b.n	80073a2 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f003 0304 	and.w	r3, r3, #4
 8007348:	2b00      	cmp	r3, #0
 800734a:	d008      	beq.n	800735e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800734c:	4b18      	ldr	r3, [pc, #96]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	68db      	ldr	r3, [r3, #12]
 8007358:	4915      	ldr	r1, [pc, #84]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 800735a:	4313      	orrs	r3, r2
 800735c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 0308 	and.w	r3, r3, #8
 8007366:	2b00      	cmp	r3, #0
 8007368:	d009      	beq.n	800737e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800736a:	4b11      	ldr	r3, [pc, #68]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	691b      	ldr	r3, [r3, #16]
 8007376:	00db      	lsls	r3, r3, #3
 8007378:	490d      	ldr	r1, [pc, #52]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 800737a:	4313      	orrs	r3, r2
 800737c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800737e:	f000 f81d 	bl	80073bc <HAL_RCC_GetSysClockFreq>
 8007382:	4601      	mov	r1, r0
 8007384:	4b0a      	ldr	r3, [pc, #40]	; (80073b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	091b      	lsrs	r3, r3, #4
 800738a:	f003 030f 	and.w	r3, r3, #15
 800738e:	4a09      	ldr	r2, [pc, #36]	; (80073b4 <HAL_RCC_ClockConfig+0x1c8>)
 8007390:	5cd3      	ldrb	r3, [r2, r3]
 8007392:	fa21 f303 	lsr.w	r3, r1, r3
 8007396:	4a08      	ldr	r2, [pc, #32]	; (80073b8 <HAL_RCC_ClockConfig+0x1cc>)
 8007398:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800739a:	2000      	movs	r0, #0
 800739c:	f7fb fb22 	bl	80029e4 <HAL_InitTick>

  return HAL_OK;
 80073a0:	2300      	movs	r3, #0
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3710      	adds	r7, #16
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	40023c00 	.word	0x40023c00
 80073b0:	40023800 	.word	0x40023800
 80073b4:	08024090 	.word	0x08024090
 80073b8:	20000000 	.word	0x20000000

080073bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073be:	b085      	sub	sp, #20
 80073c0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80073c2:	2300      	movs	r3, #0
 80073c4:	607b      	str	r3, [r7, #4]
 80073c6:	2300      	movs	r3, #0
 80073c8:	60fb      	str	r3, [r7, #12]
 80073ca:	2300      	movs	r3, #0
 80073cc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80073ce:	2300      	movs	r3, #0
 80073d0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80073d2:	4b63      	ldr	r3, [pc, #396]	; (8007560 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	f003 030c 	and.w	r3, r3, #12
 80073da:	2b04      	cmp	r3, #4
 80073dc:	d007      	beq.n	80073ee <HAL_RCC_GetSysClockFreq+0x32>
 80073de:	2b08      	cmp	r3, #8
 80073e0:	d008      	beq.n	80073f4 <HAL_RCC_GetSysClockFreq+0x38>
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	f040 80b4 	bne.w	8007550 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80073e8:	4b5e      	ldr	r3, [pc, #376]	; (8007564 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80073ea:	60bb      	str	r3, [r7, #8]
       break;
 80073ec:	e0b3      	b.n	8007556 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80073ee:	4b5e      	ldr	r3, [pc, #376]	; (8007568 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80073f0:	60bb      	str	r3, [r7, #8]
      break;
 80073f2:	e0b0      	b.n	8007556 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80073f4:	4b5a      	ldr	r3, [pc, #360]	; (8007560 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80073fc:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80073fe:	4b58      	ldr	r3, [pc, #352]	; (8007560 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007406:	2b00      	cmp	r3, #0
 8007408:	d04a      	beq.n	80074a0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800740a:	4b55      	ldr	r3, [pc, #340]	; (8007560 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	099b      	lsrs	r3, r3, #6
 8007410:	f04f 0400 	mov.w	r4, #0
 8007414:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007418:	f04f 0200 	mov.w	r2, #0
 800741c:	ea03 0501 	and.w	r5, r3, r1
 8007420:	ea04 0602 	and.w	r6, r4, r2
 8007424:	4629      	mov	r1, r5
 8007426:	4632      	mov	r2, r6
 8007428:	f04f 0300 	mov.w	r3, #0
 800742c:	f04f 0400 	mov.w	r4, #0
 8007430:	0154      	lsls	r4, r2, #5
 8007432:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007436:	014b      	lsls	r3, r1, #5
 8007438:	4619      	mov	r1, r3
 800743a:	4622      	mov	r2, r4
 800743c:	1b49      	subs	r1, r1, r5
 800743e:	eb62 0206 	sbc.w	r2, r2, r6
 8007442:	f04f 0300 	mov.w	r3, #0
 8007446:	f04f 0400 	mov.w	r4, #0
 800744a:	0194      	lsls	r4, r2, #6
 800744c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007450:	018b      	lsls	r3, r1, #6
 8007452:	1a5b      	subs	r3, r3, r1
 8007454:	eb64 0402 	sbc.w	r4, r4, r2
 8007458:	f04f 0100 	mov.w	r1, #0
 800745c:	f04f 0200 	mov.w	r2, #0
 8007460:	00e2      	lsls	r2, r4, #3
 8007462:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007466:	00d9      	lsls	r1, r3, #3
 8007468:	460b      	mov	r3, r1
 800746a:	4614      	mov	r4, r2
 800746c:	195b      	adds	r3, r3, r5
 800746e:	eb44 0406 	adc.w	r4, r4, r6
 8007472:	f04f 0100 	mov.w	r1, #0
 8007476:	f04f 0200 	mov.w	r2, #0
 800747a:	0262      	lsls	r2, r4, #9
 800747c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007480:	0259      	lsls	r1, r3, #9
 8007482:	460b      	mov	r3, r1
 8007484:	4614      	mov	r4, r2
 8007486:	4618      	mov	r0, r3
 8007488:	4621      	mov	r1, r4
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f04f 0400 	mov.w	r4, #0
 8007490:	461a      	mov	r2, r3
 8007492:	4623      	mov	r3, r4
 8007494:	f7f8 ff2c 	bl	80002f0 <__aeabi_uldivmod>
 8007498:	4603      	mov	r3, r0
 800749a:	460c      	mov	r4, r1
 800749c:	60fb      	str	r3, [r7, #12]
 800749e:	e049      	b.n	8007534 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074a0:	4b2f      	ldr	r3, [pc, #188]	; (8007560 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	099b      	lsrs	r3, r3, #6
 80074a6:	f04f 0400 	mov.w	r4, #0
 80074aa:	f240 11ff 	movw	r1, #511	; 0x1ff
 80074ae:	f04f 0200 	mov.w	r2, #0
 80074b2:	ea03 0501 	and.w	r5, r3, r1
 80074b6:	ea04 0602 	and.w	r6, r4, r2
 80074ba:	4629      	mov	r1, r5
 80074bc:	4632      	mov	r2, r6
 80074be:	f04f 0300 	mov.w	r3, #0
 80074c2:	f04f 0400 	mov.w	r4, #0
 80074c6:	0154      	lsls	r4, r2, #5
 80074c8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80074cc:	014b      	lsls	r3, r1, #5
 80074ce:	4619      	mov	r1, r3
 80074d0:	4622      	mov	r2, r4
 80074d2:	1b49      	subs	r1, r1, r5
 80074d4:	eb62 0206 	sbc.w	r2, r2, r6
 80074d8:	f04f 0300 	mov.w	r3, #0
 80074dc:	f04f 0400 	mov.w	r4, #0
 80074e0:	0194      	lsls	r4, r2, #6
 80074e2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80074e6:	018b      	lsls	r3, r1, #6
 80074e8:	1a5b      	subs	r3, r3, r1
 80074ea:	eb64 0402 	sbc.w	r4, r4, r2
 80074ee:	f04f 0100 	mov.w	r1, #0
 80074f2:	f04f 0200 	mov.w	r2, #0
 80074f6:	00e2      	lsls	r2, r4, #3
 80074f8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80074fc:	00d9      	lsls	r1, r3, #3
 80074fe:	460b      	mov	r3, r1
 8007500:	4614      	mov	r4, r2
 8007502:	195b      	adds	r3, r3, r5
 8007504:	eb44 0406 	adc.w	r4, r4, r6
 8007508:	f04f 0100 	mov.w	r1, #0
 800750c:	f04f 0200 	mov.w	r2, #0
 8007510:	02a2      	lsls	r2, r4, #10
 8007512:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007516:	0299      	lsls	r1, r3, #10
 8007518:	460b      	mov	r3, r1
 800751a:	4614      	mov	r4, r2
 800751c:	4618      	mov	r0, r3
 800751e:	4621      	mov	r1, r4
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f04f 0400 	mov.w	r4, #0
 8007526:	461a      	mov	r2, r3
 8007528:	4623      	mov	r3, r4
 800752a:	f7f8 fee1 	bl	80002f0 <__aeabi_uldivmod>
 800752e:	4603      	mov	r3, r0
 8007530:	460c      	mov	r4, r1
 8007532:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8007534:	4b0a      	ldr	r3, [pc, #40]	; (8007560 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	0c1b      	lsrs	r3, r3, #16
 800753a:	f003 0303 	and.w	r3, r3, #3
 800753e:	3301      	adds	r3, #1
 8007540:	005b      	lsls	r3, r3, #1
 8007542:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	fbb2 f3f3 	udiv	r3, r2, r3
 800754c:	60bb      	str	r3, [r7, #8]
      break;
 800754e:	e002      	b.n	8007556 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007550:	4b04      	ldr	r3, [pc, #16]	; (8007564 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007552:	60bb      	str	r3, [r7, #8]
      break;
 8007554:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007556:	68bb      	ldr	r3, [r7, #8]
}
 8007558:	4618      	mov	r0, r3
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007560:	40023800 	.word	0x40023800
 8007564:	00f42400 	.word	0x00f42400
 8007568:	007a1200 	.word	0x007a1200

0800756c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800756c:	b480      	push	{r7}
 800756e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007570:	4b03      	ldr	r3, [pc, #12]	; (8007580 <HAL_RCC_GetHCLKFreq+0x14>)
 8007572:	681b      	ldr	r3, [r3, #0]
}
 8007574:	4618      	mov	r0, r3
 8007576:	46bd      	mov	sp, r7
 8007578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757c:	4770      	bx	lr
 800757e:	bf00      	nop
 8007580:	20000000 	.word	0x20000000

08007584 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007588:	f7ff fff0 	bl	800756c <HAL_RCC_GetHCLKFreq>
 800758c:	4601      	mov	r1, r0
 800758e:	4b05      	ldr	r3, [pc, #20]	; (80075a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	0a9b      	lsrs	r3, r3, #10
 8007594:	f003 0307 	and.w	r3, r3, #7
 8007598:	4a03      	ldr	r2, [pc, #12]	; (80075a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800759a:	5cd3      	ldrb	r3, [r2, r3]
 800759c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	40023800 	.word	0x40023800
 80075a8:	080240a0 	.word	0x080240a0

080075ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80075b0:	f7ff ffdc 	bl	800756c <HAL_RCC_GetHCLKFreq>
 80075b4:	4601      	mov	r1, r0
 80075b6:	4b05      	ldr	r3, [pc, #20]	; (80075cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	0b5b      	lsrs	r3, r3, #13
 80075bc:	f003 0307 	and.w	r3, r3, #7
 80075c0:	4a03      	ldr	r2, [pc, #12]	; (80075d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075c2:	5cd3      	ldrb	r3, [r2, r3]
 80075c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	40023800 	.word	0x40023800
 80075d0:	080240a0 	.word	0x080240a0

080075d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b083      	sub	sp, #12
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	220f      	movs	r2, #15
 80075e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80075e4:	4b12      	ldr	r3, [pc, #72]	; (8007630 <HAL_RCC_GetClockConfig+0x5c>)
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	f003 0203 	and.w	r2, r3, #3
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80075f0:	4b0f      	ldr	r3, [pc, #60]	; (8007630 <HAL_RCC_GetClockConfig+0x5c>)
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80075fc:	4b0c      	ldr	r3, [pc, #48]	; (8007630 <HAL_RCC_GetClockConfig+0x5c>)
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007608:	4b09      	ldr	r3, [pc, #36]	; (8007630 <HAL_RCC_GetClockConfig+0x5c>)
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	08db      	lsrs	r3, r3, #3
 800760e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007616:	4b07      	ldr	r3, [pc, #28]	; (8007634 <HAL_RCC_GetClockConfig+0x60>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f003 020f 	and.w	r2, r3, #15
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	601a      	str	r2, [r3, #0]
}
 8007622:	bf00      	nop
 8007624:	370c      	adds	r7, #12
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	40023800 	.word	0x40023800
 8007634:	40023c00 	.word	0x40023c00

08007638 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b088      	sub	sp, #32
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007640:	2300      	movs	r3, #0
 8007642:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007644:	2300      	movs	r3, #0
 8007646:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007648:	2300      	movs	r3, #0
 800764a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800764c:	2300      	movs	r3, #0
 800764e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007650:	2300      	movs	r3, #0
 8007652:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f003 0301 	and.w	r3, r3, #1
 800765c:	2b00      	cmp	r3, #0
 800765e:	d012      	beq.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007660:	4b69      	ldr	r3, [pc, #420]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	4a68      	ldr	r2, [pc, #416]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007666:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800766a:	6093      	str	r3, [r2, #8]
 800766c:	4b66      	ldr	r3, [pc, #408]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800766e:	689a      	ldr	r2, [r3, #8]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007674:	4964      	ldr	r1, [pc, #400]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007676:	4313      	orrs	r3, r2
 8007678:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800767e:	2b00      	cmp	r3, #0
 8007680:	d101      	bne.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007682:	2301      	movs	r3, #1
 8007684:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800768e:	2b00      	cmp	r3, #0
 8007690:	d017      	beq.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007692:	4b5d      	ldr	r3, [pc, #372]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007694:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007698:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a0:	4959      	ldr	r1, [pc, #356]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076a2:	4313      	orrs	r3, r2
 80076a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076b0:	d101      	bne.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80076b2:	2301      	movs	r3, #1
 80076b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d101      	bne.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80076be:	2301      	movs	r3, #1
 80076c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d017      	beq.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80076ce:	4b4e      	ldr	r3, [pc, #312]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076d4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076dc:	494a      	ldr	r1, [pc, #296]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076de:	4313      	orrs	r3, r2
 80076e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80076ec:	d101      	bne.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80076ee:	2301      	movs	r3, #1
 80076f0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d101      	bne.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80076fa:	2301      	movs	r3, #1
 80076fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007706:	2b00      	cmp	r3, #0
 8007708:	d001      	beq.n	800770e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800770a:	2301      	movs	r3, #1
 800770c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f003 0320 	and.w	r3, r3, #32
 8007716:	2b00      	cmp	r3, #0
 8007718:	f000 808b 	beq.w	8007832 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800771c:	4b3a      	ldr	r3, [pc, #232]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800771e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007720:	4a39      	ldr	r2, [pc, #228]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007722:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007726:	6413      	str	r3, [r2, #64]	; 0x40
 8007728:	4b37      	ldr	r3, [pc, #220]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800772a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800772c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007730:	60bb      	str	r3, [r7, #8]
 8007732:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007734:	4b35      	ldr	r3, [pc, #212]	; (800780c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a34      	ldr	r2, [pc, #208]	; (800780c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800773a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800773e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007740:	f7fb fc2e 	bl	8002fa0 <HAL_GetTick>
 8007744:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007746:	e008      	b.n	800775a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007748:	f7fb fc2a 	bl	8002fa0 <HAL_GetTick>
 800774c:	4602      	mov	r2, r0
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	1ad3      	subs	r3, r2, r3
 8007752:	2b64      	cmp	r3, #100	; 0x64
 8007754:	d901      	bls.n	800775a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007756:	2303      	movs	r3, #3
 8007758:	e38d      	b.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800775a:	4b2c      	ldr	r3, [pc, #176]	; (800780c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007762:	2b00      	cmp	r3, #0
 8007764:	d0f0      	beq.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007766:	4b28      	ldr	r3, [pc, #160]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800776a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800776e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d035      	beq.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800777a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800777e:	693a      	ldr	r2, [r7, #16]
 8007780:	429a      	cmp	r2, r3
 8007782:	d02e      	beq.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007784:	4b20      	ldr	r3, [pc, #128]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007786:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007788:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800778c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800778e:	4b1e      	ldr	r3, [pc, #120]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007792:	4a1d      	ldr	r2, [pc, #116]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007794:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007798:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800779a:	4b1b      	ldr	r3, [pc, #108]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800779c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800779e:	4a1a      	ldr	r2, [pc, #104]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077a4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80077a6:	4a18      	ldr	r2, [pc, #96]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80077ac:	4b16      	ldr	r3, [pc, #88]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077b0:	f003 0301 	and.w	r3, r3, #1
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d114      	bne.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077b8:	f7fb fbf2 	bl	8002fa0 <HAL_GetTick>
 80077bc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077be:	e00a      	b.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077c0:	f7fb fbee 	bl	8002fa0 <HAL_GetTick>
 80077c4:	4602      	mov	r2, r0
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	1ad3      	subs	r3, r2, r3
 80077ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d901      	bls.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80077d2:	2303      	movs	r3, #3
 80077d4:	e34f      	b.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077d6:	4b0c      	ldr	r3, [pc, #48]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077da:	f003 0302 	and.w	r3, r3, #2
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d0ee      	beq.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077ee:	d111      	bne.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80077f0:	4b05      	ldr	r3, [pc, #20]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80077fc:	4b04      	ldr	r3, [pc, #16]	; (8007810 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80077fe:	400b      	ands	r3, r1
 8007800:	4901      	ldr	r1, [pc, #4]	; (8007808 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007802:	4313      	orrs	r3, r2
 8007804:	608b      	str	r3, [r1, #8]
 8007806:	e00b      	b.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007808:	40023800 	.word	0x40023800
 800780c:	40007000 	.word	0x40007000
 8007810:	0ffffcff 	.word	0x0ffffcff
 8007814:	4bb3      	ldr	r3, [pc, #716]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	4ab2      	ldr	r2, [pc, #712]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800781a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800781e:	6093      	str	r3, [r2, #8]
 8007820:	4bb0      	ldr	r3, [pc, #704]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007822:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007828:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800782c:	49ad      	ldr	r1, [pc, #692]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800782e:	4313      	orrs	r3, r2
 8007830:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 0310 	and.w	r3, r3, #16
 800783a:	2b00      	cmp	r3, #0
 800783c:	d010      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800783e:	4ba9      	ldr	r3, [pc, #676]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007840:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007844:	4aa7      	ldr	r2, [pc, #668]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007846:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800784a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800784e:	4ba5      	ldr	r3, [pc, #660]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007850:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007858:	49a2      	ldr	r1, [pc, #648]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800785a:	4313      	orrs	r3, r2
 800785c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007868:	2b00      	cmp	r3, #0
 800786a:	d00a      	beq.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800786c:	4b9d      	ldr	r3, [pc, #628]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800786e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007872:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800787a:	499a      	ldr	r1, [pc, #616]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800787c:	4313      	orrs	r3, r2
 800787e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800788a:	2b00      	cmp	r3, #0
 800788c:	d00a      	beq.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800788e:	4b95      	ldr	r3, [pc, #596]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007890:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007894:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800789c:	4991      	ldr	r1, [pc, #580]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800789e:	4313      	orrs	r3, r2
 80078a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d00a      	beq.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80078b0:	4b8c      	ldr	r3, [pc, #560]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80078b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078b6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078be:	4989      	ldr	r1, [pc, #548]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80078c0:	4313      	orrs	r3, r2
 80078c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d00a      	beq.n	80078e8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80078d2:	4b84      	ldr	r3, [pc, #528]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80078d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078d8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078e0:	4980      	ldr	r1, [pc, #512]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80078e2:	4313      	orrs	r3, r2
 80078e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d00a      	beq.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80078f4:	4b7b      	ldr	r3, [pc, #492]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80078f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078fa:	f023 0203 	bic.w	r2, r3, #3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007902:	4978      	ldr	r1, [pc, #480]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007904:	4313      	orrs	r3, r2
 8007906:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007912:	2b00      	cmp	r3, #0
 8007914:	d00a      	beq.n	800792c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007916:	4b73      	ldr	r3, [pc, #460]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800791c:	f023 020c 	bic.w	r2, r3, #12
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007924:	496f      	ldr	r1, [pc, #444]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007926:	4313      	orrs	r3, r2
 8007928:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007934:	2b00      	cmp	r3, #0
 8007936:	d00a      	beq.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007938:	4b6a      	ldr	r3, [pc, #424]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800793a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800793e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007946:	4967      	ldr	r1, [pc, #412]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007948:	4313      	orrs	r3, r2
 800794a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007956:	2b00      	cmp	r3, #0
 8007958:	d00a      	beq.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800795a:	4b62      	ldr	r3, [pc, #392]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800795c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007960:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007968:	495e      	ldr	r1, [pc, #376]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800796a:	4313      	orrs	r3, r2
 800796c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007978:	2b00      	cmp	r3, #0
 800797a:	d00a      	beq.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800797c:	4b59      	ldr	r3, [pc, #356]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800797e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007982:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800798a:	4956      	ldr	r1, [pc, #344]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800798c:	4313      	orrs	r3, r2
 800798e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800799a:	2b00      	cmp	r3, #0
 800799c:	d00a      	beq.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800799e:	4b51      	ldr	r3, [pc, #324]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80079a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079a4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079ac:	494d      	ldr	r1, [pc, #308]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80079ae:	4313      	orrs	r3, r2
 80079b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d00a      	beq.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80079c0:	4b48      	ldr	r3, [pc, #288]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80079c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079c6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079ce:	4945      	ldr	r1, [pc, #276]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80079d0:	4313      	orrs	r3, r2
 80079d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d00a      	beq.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80079e2:	4b40      	ldr	r3, [pc, #256]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80079e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079e8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079f0:	493c      	ldr	r1, [pc, #240]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80079f2:	4313      	orrs	r3, r2
 80079f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d00a      	beq.n	8007a1a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007a04:	4b37      	ldr	r3, [pc, #220]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a0a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007a12:	4934      	ldr	r1, [pc, #208]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007a14:	4313      	orrs	r3, r2
 8007a16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d011      	beq.n	8007a4a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007a26:	4b2f      	ldr	r3, [pc, #188]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a2c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a34:	492b      	ldr	r1, [pc, #172]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007a36:	4313      	orrs	r3, r2
 8007a38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007a44:	d101      	bne.n	8007a4a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007a46:	2301      	movs	r3, #1
 8007a48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f003 0308 	and.w	r3, r3, #8
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d001      	beq.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007a56:	2301      	movs	r3, #1
 8007a58:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d00a      	beq.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a66:	4b1f      	ldr	r3, [pc, #124]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a6c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a74:	491b      	ldr	r1, [pc, #108]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007a76:	4313      	orrs	r3, r2
 8007a78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d00b      	beq.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007a88:	4b16      	ldr	r3, [pc, #88]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a8e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a98:	4912      	ldr	r1, [pc, #72]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00b      	beq.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8007aac:	4b0d      	ldr	r3, [pc, #52]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ab2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007abc:	4909      	ldr	r1, [pc, #36]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d00f      	beq.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007ad0:	4b04      	ldr	r3, [pc, #16]	; (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007ad2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ad6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ae0:	e002      	b.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8007ae2:	bf00      	nop
 8007ae4:	40023800 	.word	0x40023800
 8007ae8:	4985      	ldr	r1, [pc, #532]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007aea:	4313      	orrs	r3, r2
 8007aec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00b      	beq.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007afc:	4b80      	ldr	r3, [pc, #512]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007afe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b02:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b0c:	497c      	ldr	r1, [pc, #496]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007b14:	69fb      	ldr	r3, [r7, #28]
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d005      	beq.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b22:	f040 80d6 	bne.w	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007b26:	4b76      	ldr	r3, [pc, #472]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a75      	ldr	r2, [pc, #468]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007b2c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007b30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b32:	f7fb fa35 	bl	8002fa0 <HAL_GetTick>
 8007b36:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007b38:	e008      	b.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007b3a:	f7fb fa31 	bl	8002fa0 <HAL_GetTick>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	1ad3      	subs	r3, r2, r3
 8007b44:	2b64      	cmp	r3, #100	; 0x64
 8007b46:	d901      	bls.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	e194      	b.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007b4c:	4b6c      	ldr	r3, [pc, #432]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d1f0      	bne.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f003 0301 	and.w	r3, r3, #1
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d021      	beq.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d11d      	bne.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007b6c:	4b64      	ldr	r3, [pc, #400]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007b6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b72:	0c1b      	lsrs	r3, r3, #16
 8007b74:	f003 0303 	and.w	r3, r3, #3
 8007b78:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007b7a:	4b61      	ldr	r3, [pc, #388]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007b7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b80:	0e1b      	lsrs	r3, r3, #24
 8007b82:	f003 030f 	and.w	r3, r3, #15
 8007b86:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	019a      	lsls	r2, r3, #6
 8007b8e:	693b      	ldr	r3, [r7, #16]
 8007b90:	041b      	lsls	r3, r3, #16
 8007b92:	431a      	orrs	r2, r3
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	061b      	lsls	r3, r3, #24
 8007b98:	431a      	orrs	r2, r3
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	071b      	lsls	r3, r3, #28
 8007ba0:	4957      	ldr	r1, [pc, #348]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d004      	beq.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0x586>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007bbc:	d00a      	beq.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d02e      	beq.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007bd2:	d129      	bne.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007bd4:	4b4a      	ldr	r3, [pc, #296]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007bd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007bda:	0c1b      	lsrs	r3, r3, #16
 8007bdc:	f003 0303 	and.w	r3, r3, #3
 8007be0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007be2:	4b47      	ldr	r3, [pc, #284]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007be4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007be8:	0f1b      	lsrs	r3, r3, #28
 8007bea:	f003 0307 	and.w	r3, r3, #7
 8007bee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	019a      	lsls	r2, r3, #6
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	041b      	lsls	r3, r3, #16
 8007bfa:	431a      	orrs	r2, r3
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	68db      	ldr	r3, [r3, #12]
 8007c00:	061b      	lsls	r3, r3, #24
 8007c02:	431a      	orrs	r2, r3
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	071b      	lsls	r3, r3, #28
 8007c08:	493d      	ldr	r1, [pc, #244]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007c10:	4b3b      	ldr	r3, [pc, #236]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007c12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c16:	f023 021f 	bic.w	r2, r3, #31
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c1e:	3b01      	subs	r3, #1
 8007c20:	4937      	ldr	r1, [pc, #220]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007c22:	4313      	orrs	r3, r2
 8007c24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d01d      	beq.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007c34:	4b32      	ldr	r3, [pc, #200]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007c36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c3a:	0e1b      	lsrs	r3, r3, #24
 8007c3c:	f003 030f 	and.w	r3, r3, #15
 8007c40:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007c42:	4b2f      	ldr	r3, [pc, #188]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007c44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c48:	0f1b      	lsrs	r3, r3, #28
 8007c4a:	f003 0307 	and.w	r3, r3, #7
 8007c4e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	019a      	lsls	r2, r3, #6
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	691b      	ldr	r3, [r3, #16]
 8007c5a:	041b      	lsls	r3, r3, #16
 8007c5c:	431a      	orrs	r2, r3
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	061b      	lsls	r3, r3, #24
 8007c62:	431a      	orrs	r2, r3
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	071b      	lsls	r3, r3, #28
 8007c68:	4925      	ldr	r1, [pc, #148]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d011      	beq.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	019a      	lsls	r2, r3, #6
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	041b      	lsls	r3, r3, #16
 8007c88:	431a      	orrs	r2, r3
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	68db      	ldr	r3, [r3, #12]
 8007c8e:	061b      	lsls	r3, r3, #24
 8007c90:	431a      	orrs	r2, r3
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	689b      	ldr	r3, [r3, #8]
 8007c96:	071b      	lsls	r3, r3, #28
 8007c98:	4919      	ldr	r1, [pc, #100]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007ca0:	4b17      	ldr	r3, [pc, #92]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a16      	ldr	r2, [pc, #88]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007ca6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007caa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cac:	f7fb f978 	bl	8002fa0 <HAL_GetTick>
 8007cb0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007cb2:	e008      	b.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007cb4:	f7fb f974 	bl	8002fa0 <HAL_GetTick>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	1ad3      	subs	r3, r2, r3
 8007cbe:	2b64      	cmp	r3, #100	; 0x64
 8007cc0:	d901      	bls.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007cc2:	2303      	movs	r3, #3
 8007cc4:	e0d7      	b.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007cc6:	4b0e      	ldr	r3, [pc, #56]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d0f0      	beq.n	8007cb4 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	f040 80cd 	bne.w	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007cda:	4b09      	ldr	r3, [pc, #36]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a08      	ldr	r2, [pc, #32]	; (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007ce0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ce4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ce6:	f7fb f95b 	bl	8002fa0 <HAL_GetTick>
 8007cea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007cec:	e00a      	b.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007cee:	f7fb f957 	bl	8002fa0 <HAL_GetTick>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	1ad3      	subs	r3, r2, r3
 8007cf8:	2b64      	cmp	r3, #100	; 0x64
 8007cfa:	d903      	bls.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	e0ba      	b.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8007d00:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007d04:	4b5e      	ldr	r3, [pc, #376]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007d10:	d0ed      	beq.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d003      	beq.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d009      	beq.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d02e      	beq.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d12a      	bne.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007d3a:	4b51      	ldr	r3, [pc, #324]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007d3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d40:	0c1b      	lsrs	r3, r3, #16
 8007d42:	f003 0303 	and.w	r3, r3, #3
 8007d46:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007d48:	4b4d      	ldr	r3, [pc, #308]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d4e:	0f1b      	lsrs	r3, r3, #28
 8007d50:	f003 0307 	and.w	r3, r3, #7
 8007d54:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	695b      	ldr	r3, [r3, #20]
 8007d5a:	019a      	lsls	r2, r3, #6
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	041b      	lsls	r3, r3, #16
 8007d60:	431a      	orrs	r2, r3
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	699b      	ldr	r3, [r3, #24]
 8007d66:	061b      	lsls	r3, r3, #24
 8007d68:	431a      	orrs	r2, r3
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	071b      	lsls	r3, r3, #28
 8007d6e:	4944      	ldr	r1, [pc, #272]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007d70:	4313      	orrs	r3, r2
 8007d72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007d76:	4b42      	ldr	r3, [pc, #264]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007d78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d7c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d84:	3b01      	subs	r3, #1
 8007d86:	021b      	lsls	r3, r3, #8
 8007d88:	493d      	ldr	r1, [pc, #244]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d022      	beq.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007da0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007da4:	d11d      	bne.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007da6:	4b36      	ldr	r3, [pc, #216]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dac:	0e1b      	lsrs	r3, r3, #24
 8007dae:	f003 030f 	and.w	r3, r3, #15
 8007db2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007db4:	4b32      	ldr	r3, [pc, #200]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dba:	0f1b      	lsrs	r3, r3, #28
 8007dbc:	f003 0307 	and.w	r3, r3, #7
 8007dc0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	695b      	ldr	r3, [r3, #20]
 8007dc6:	019a      	lsls	r2, r3, #6
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6a1b      	ldr	r3, [r3, #32]
 8007dcc:	041b      	lsls	r3, r3, #16
 8007dce:	431a      	orrs	r2, r3
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	061b      	lsls	r3, r3, #24
 8007dd4:	431a      	orrs	r2, r3
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	071b      	lsls	r3, r3, #28
 8007dda:	4929      	ldr	r1, [pc, #164]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f003 0308 	and.w	r3, r3, #8
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d028      	beq.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007dee:	4b24      	ldr	r3, [pc, #144]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007df4:	0e1b      	lsrs	r3, r3, #24
 8007df6:	f003 030f 	and.w	r3, r3, #15
 8007dfa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007dfc:	4b20      	ldr	r3, [pc, #128]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e02:	0c1b      	lsrs	r3, r3, #16
 8007e04:	f003 0303 	and.w	r3, r3, #3
 8007e08:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	019a      	lsls	r2, r3, #6
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	041b      	lsls	r3, r3, #16
 8007e14:	431a      	orrs	r2, r3
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	061b      	lsls	r3, r3, #24
 8007e1a:	431a      	orrs	r2, r3
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	69db      	ldr	r3, [r3, #28]
 8007e20:	071b      	lsls	r3, r3, #28
 8007e22:	4917      	ldr	r1, [pc, #92]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007e24:	4313      	orrs	r3, r2
 8007e26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007e2a:	4b15      	ldr	r3, [pc, #84]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007e2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e38:	4911      	ldr	r1, [pc, #68]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007e40:	4b0f      	ldr	r3, [pc, #60]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a0e      	ldr	r2, [pc, #56]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007e46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e4c:	f7fb f8a8 	bl	8002fa0 <HAL_GetTick>
 8007e50:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007e52:	e008      	b.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007e54:	f7fb f8a4 	bl	8002fa0 <HAL_GetTick>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	1ad3      	subs	r3, r2, r3
 8007e5e:	2b64      	cmp	r3, #100	; 0x64
 8007e60:	d901      	bls.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e62:	2303      	movs	r3, #3
 8007e64:	e007      	b.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007e66:	4b06      	ldr	r3, [pc, #24]	; (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007e6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e72:	d1ef      	bne.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8007e74:	2300      	movs	r3, #0
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3720      	adds	r7, #32
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	40023800 	.word	0x40023800

08007e84 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b082      	sub	sp, #8
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d101      	bne.n	8007e96 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8007e92:	2301      	movs	r3, #1
 8007e94:	e06b      	b.n	8007f6e <HAL_RTC_Init+0xea>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	7f5b      	ldrb	r3, [r3, #29]
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d105      	bne.n	8007eac <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f7fa fbb8 	bl	800261c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2202      	movs	r2, #2
 8007eb0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	22ca      	movs	r2, #202	; 0xca
 8007eb8:	625a      	str	r2, [r3, #36]	; 0x24
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2253      	movs	r2, #83	; 0x53
 8007ec0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 f85a 	bl	8007f7c <RTC_EnterInitMode>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d008      	beq.n	8007ee0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	22ff      	movs	r2, #255	; 0xff
 8007ed4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2204      	movs	r2, #4
 8007eda:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8007edc:	2301      	movs	r3, #1
 8007ede:	e046      	b.n	8007f6e <HAL_RTC_Init+0xea>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	6899      	ldr	r1, [r3, #8]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	4b23      	ldr	r3, [pc, #140]	; (8007f78 <HAL_RTC_Init+0xf4>)
 8007eec:	400b      	ands	r3, r1
 8007eee:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	6899      	ldr	r1, [r3, #8]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	685a      	ldr	r2, [r3, #4]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	691b      	ldr	r3, [r3, #16]
 8007efe:	431a      	orrs	r2, r3
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	695b      	ldr	r3, [r3, #20]
 8007f04:	431a      	orrs	r2, r3
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	430a      	orrs	r2, r1
 8007f0c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	687a      	ldr	r2, [r7, #4]
 8007f14:	68d2      	ldr	r2, [r2, #12]
 8007f16:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	6919      	ldr	r1, [r3, #16]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	689b      	ldr	r3, [r3, #8]
 8007f22:	041a      	lsls	r2, r3, #16
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	430a      	orrs	r2, r1
 8007f2a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	68da      	ldr	r2, [r3, #12]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007f3a:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f022 0208 	bic.w	r2, r2, #8
 8007f4a:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	699a      	ldr	r2, [r3, #24]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	430a      	orrs	r2, r1
 8007f5c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	22ff      	movs	r2, #255	; 0xff
 8007f64:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2201      	movs	r2, #1
 8007f6a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8007f6c:	2300      	movs	r3, #0
  }
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3708      	adds	r7, #8
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop
 8007f78:	ff8fffbf 	.word	0xff8fffbf

08007f7c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b084      	sub	sp, #16
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007f84:	2300      	movs	r3, #0
 8007f86:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	68db      	ldr	r3, [r3, #12]
 8007f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d119      	bne.n	8007fca <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8007f9e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007fa0:	f7fa fffe 	bl	8002fa0 <HAL_GetTick>
 8007fa4:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007fa6:	e009      	b.n	8007fbc <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007fa8:	f7fa fffa 	bl	8002fa0 <HAL_GetTick>
 8007fac:	4602      	mov	r2, r0
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	1ad3      	subs	r3, r2, r3
 8007fb2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007fb6:	d901      	bls.n	8007fbc <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8007fb8:	2303      	movs	r3, #3
 8007fba:	e007      	b.n	8007fcc <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	68db      	ldr	r3, [r3, #12]
 8007fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d0ee      	beq.n	8007fa8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8007fca:	2300      	movs	r3, #0
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3710      	adds	r7, #16
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b082      	sub	sp, #8
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d101      	bne.n	8007fe6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e01d      	b.n	8008022 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d106      	bne.n	8008000 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f7fa fb28 	bl	8002650 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2202      	movs	r2, #2
 8008004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	3304      	adds	r3, #4
 8008010:	4619      	mov	r1, r3
 8008012:	4610      	mov	r0, r2
 8008014:	f000 fe64 	bl	8008ce0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2201      	movs	r2, #1
 800801c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008020:	2300      	movs	r3, #0
}
 8008022:	4618      	mov	r0, r3
 8008024:	3708      	adds	r7, #8
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}
	...

0800802c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800802c:	b480      	push	{r7}
 800802e:	b085      	sub	sp, #20
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2202      	movs	r2, #2
 8008038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	689a      	ldr	r2, [r3, #8]
 8008042:	4b0e      	ldr	r3, [pc, #56]	; (800807c <HAL_TIM_Base_Start+0x50>)
 8008044:	4013      	ands	r3, r2
 8008046:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2b06      	cmp	r3, #6
 800804c:	d00b      	beq.n	8008066 <HAL_TIM_Base_Start+0x3a>
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008054:	d007      	beq.n	8008066 <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f042 0201 	orr.w	r2, r2, #1
 8008064:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2201      	movs	r2, #1
 800806a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800806e:	2300      	movs	r3, #0
}
 8008070:	4618      	mov	r0, r3
 8008072:	3714      	adds	r7, #20
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr
 800807c:	00010007 	.word	0x00010007

08008080 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8008080:	b480      	push	{r7}
 8008082:	b083      	sub	sp, #12
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2202      	movs	r2, #2
 800808c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	6a1a      	ldr	r2, [r3, #32]
 8008096:	f241 1311 	movw	r3, #4369	; 0x1111
 800809a:	4013      	ands	r3, r2
 800809c:	2b00      	cmp	r3, #0
 800809e:	d10f      	bne.n	80080c0 <HAL_TIM_Base_Stop+0x40>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	6a1a      	ldr	r2, [r3, #32]
 80080a6:	f240 4344 	movw	r3, #1092	; 0x444
 80080aa:	4013      	ands	r3, r2
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d107      	bne.n	80080c0 <HAL_TIM_Base_Stop+0x40>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f022 0201 	bic.w	r2, r2, #1
 80080be:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2201      	movs	r2, #1
 80080c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80080c8:	2300      	movs	r3, #0
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	370c      	adds	r7, #12
 80080ce:	46bd      	mov	sp, r7
 80080d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d4:	4770      	bx	lr
	...

080080d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	68da      	ldr	r2, [r3, #12]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f042 0201 	orr.w	r2, r2, #1
 80080ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	689a      	ldr	r2, [r3, #8]
 80080f6:	4b0c      	ldr	r3, [pc, #48]	; (8008128 <HAL_TIM_Base_Start_IT+0x50>)
 80080f8:	4013      	ands	r3, r2
 80080fa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2b06      	cmp	r3, #6
 8008100:	d00b      	beq.n	800811a <HAL_TIM_Base_Start_IT+0x42>
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008108:	d007      	beq.n	800811a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	681a      	ldr	r2, [r3, #0]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f042 0201 	orr.w	r2, r2, #1
 8008118:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800811a:	2300      	movs	r3, #0
}
 800811c:	4618      	mov	r0, r3
 800811e:	3714      	adds	r7, #20
 8008120:	46bd      	mov	sp, r7
 8008122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008126:	4770      	bx	lr
 8008128:	00010007 	.word	0x00010007

0800812c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800812c:	b480      	push	{r7}
 800812e:	b083      	sub	sp, #12
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	68da      	ldr	r2, [r3, #12]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f022 0201 	bic.w	r2, r2, #1
 8008142:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	6a1a      	ldr	r2, [r3, #32]
 800814a:	f241 1311 	movw	r3, #4369	; 0x1111
 800814e:	4013      	ands	r3, r2
 8008150:	2b00      	cmp	r3, #0
 8008152:	d10f      	bne.n	8008174 <HAL_TIM_Base_Stop_IT+0x48>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	6a1a      	ldr	r2, [r3, #32]
 800815a:	f240 4344 	movw	r3, #1092	; 0x444
 800815e:	4013      	ands	r3, r2
 8008160:	2b00      	cmp	r3, #0
 8008162:	d107      	bne.n	8008174 <HAL_TIM_Base_Stop_IT+0x48>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681a      	ldr	r2, [r3, #0]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f022 0201 	bic.w	r2, r2, #1
 8008172:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008174:	2300      	movs	r3, #0
}
 8008176:	4618      	mov	r0, r3
 8008178:	370c      	adds	r7, #12
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr

08008182 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b082      	sub	sp, #8
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d101      	bne.n	8008194 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008190:	2301      	movs	r3, #1
 8008192:	e01d      	b.n	80081d0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800819a:	b2db      	uxtb	r3, r3
 800819c:	2b00      	cmp	r3, #0
 800819e:	d106      	bne.n	80081ae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f000 f815 	bl	80081d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2202      	movs	r2, #2
 80081b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	3304      	adds	r3, #4
 80081be:	4619      	mov	r1, r3
 80081c0:	4610      	mov	r0, r2
 80081c2:	f000 fd8d 	bl	8008ce0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081ce:	2300      	movs	r3, #0
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3708      	adds	r7, #8
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}

080081d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b086      	sub	sp, #24
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	60b9      	str	r1, [r7, #8]
 80081f6:	607a      	str	r2, [r7, #4]
 80081f8:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if ((htim->State == HAL_TIM_STATE_BUSY))
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008200:	b2db      	uxtb	r3, r3
 8008202:	2b02      	cmp	r3, #2
 8008204:	d101      	bne.n	800820a <HAL_TIM_PWM_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 8008206:	2302      	movs	r3, #2
 8008208:	e0f7      	b.n	80083fa <HAL_TIM_PWM_Start_DMA+0x20e>
  }
  else if ((htim->State == HAL_TIM_STATE_READY))
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008210:	b2db      	uxtb	r3, r3
 8008212:	2b01      	cmp	r3, #1
 8008214:	d10b      	bne.n	800822e <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d104      	bne.n	8008226 <HAL_TIM_PWM_Start_DMA+0x3a>
 800821c:	887b      	ldrh	r3, [r7, #2]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d001      	beq.n	8008226 <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	e0e9      	b.n	80083fa <HAL_TIM_PWM_Start_DMA+0x20e>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2202      	movs	r2, #2
 800822a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	2b0c      	cmp	r3, #12
 8008232:	f200 80ad 	bhi.w	8008390 <HAL_TIM_PWM_Start_DMA+0x1a4>
 8008236:	a201      	add	r2, pc, #4	; (adr r2, 800823c <HAL_TIM_PWM_Start_DMA+0x50>)
 8008238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800823c:	08008271 	.word	0x08008271
 8008240:	08008391 	.word	0x08008391
 8008244:	08008391 	.word	0x08008391
 8008248:	08008391 	.word	0x08008391
 800824c:	080082b9 	.word	0x080082b9
 8008250:	08008391 	.word	0x08008391
 8008254:	08008391 	.word	0x08008391
 8008258:	08008391 	.word	0x08008391
 800825c:	08008301 	.word	0x08008301
 8008260:	08008391 	.word	0x08008391
 8008264:	08008391 	.word	0x08008391
 8008268:	08008391 	.word	0x08008391
 800826c:	08008349 	.word	0x08008349
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008274:	4a63      	ldr	r2, [pc, #396]	; (8008404 <HAL_TIM_PWM_Start_DMA+0x218>)
 8008276:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800827c:	4a62      	ldr	r2, [pc, #392]	; (8008408 <HAL_TIM_PWM_Start_DMA+0x21c>)
 800827e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008284:	4a61      	ldr	r2, [pc, #388]	; (800840c <HAL_TIM_PWM_Start_DMA+0x220>)
 8008286:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800828c:	6879      	ldr	r1, [r7, #4]
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	3334      	adds	r3, #52	; 0x34
 8008294:	461a      	mov	r2, r3
 8008296:	887b      	ldrh	r3, [r7, #2]
 8008298:	f7fb fdd6 	bl	8003e48 <HAL_DMA_Start_IT>
 800829c:	4603      	mov	r3, r0
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d001      	beq.n	80082a6 <HAL_TIM_PWM_Start_DMA+0xba>
      {
        return HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	e0a9      	b.n	80083fa <HAL_TIM_PWM_Start_DMA+0x20e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	68da      	ldr	r2, [r3, #12]
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80082b4:	60da      	str	r2, [r3, #12]
      break;
 80082b6:	e06c      	b.n	8008392 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082bc:	4a51      	ldr	r2, [pc, #324]	; (8008404 <HAL_TIM_PWM_Start_DMA+0x218>)
 80082be:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082c4:	4a50      	ldr	r2, [pc, #320]	; (8008408 <HAL_TIM_PWM_Start_DMA+0x21c>)
 80082c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082cc:	4a4f      	ldr	r2, [pc, #316]	; (800840c <HAL_TIM_PWM_Start_DMA+0x220>)
 80082ce:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80082d4:	6879      	ldr	r1, [r7, #4]
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	3338      	adds	r3, #56	; 0x38
 80082dc:	461a      	mov	r2, r3
 80082de:	887b      	ldrh	r3, [r7, #2]
 80082e0:	f7fb fdb2 	bl	8003e48 <HAL_DMA_Start_IT>
 80082e4:	4603      	mov	r3, r0
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d001      	beq.n	80082ee <HAL_TIM_PWM_Start_DMA+0x102>
      {
        return HAL_ERROR;
 80082ea:	2301      	movs	r3, #1
 80082ec:	e085      	b.n	80083fa <HAL_TIM_PWM_Start_DMA+0x20e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68da      	ldr	r2, [r3, #12]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80082fc:	60da      	str	r2, [r3, #12]
      break;
 80082fe:	e048      	b.n	8008392 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008304:	4a3f      	ldr	r2, [pc, #252]	; (8008404 <HAL_TIM_PWM_Start_DMA+0x218>)
 8008306:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800830c:	4a3e      	ldr	r2, [pc, #248]	; (8008408 <HAL_TIM_PWM_Start_DMA+0x21c>)
 800830e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008314:	4a3d      	ldr	r2, [pc, #244]	; (800840c <HAL_TIM_PWM_Start_DMA+0x220>)
 8008316:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800831c:	6879      	ldr	r1, [r7, #4]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	333c      	adds	r3, #60	; 0x3c
 8008324:	461a      	mov	r2, r3
 8008326:	887b      	ldrh	r3, [r7, #2]
 8008328:	f7fb fd8e 	bl	8003e48 <HAL_DMA_Start_IT>
 800832c:	4603      	mov	r3, r0
 800832e:	2b00      	cmp	r3, #0
 8008330:	d001      	beq.n	8008336 <HAL_TIM_PWM_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 8008332:	2301      	movs	r3, #1
 8008334:	e061      	b.n	80083fa <HAL_TIM_PWM_Start_DMA+0x20e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	68da      	ldr	r2, [r3, #12]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008344:	60da      	str	r2, [r3, #12]
      break;
 8008346:	e024      	b.n	8008392 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800834c:	4a2d      	ldr	r2, [pc, #180]	; (8008404 <HAL_TIM_PWM_Start_DMA+0x218>)
 800834e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008354:	4a2c      	ldr	r2, [pc, #176]	; (8008408 <HAL_TIM_PWM_Start_DMA+0x21c>)
 8008356:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800835c:	4a2b      	ldr	r2, [pc, #172]	; (800840c <HAL_TIM_PWM_Start_DMA+0x220>)
 800835e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008364:	6879      	ldr	r1, [r7, #4]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	3340      	adds	r3, #64	; 0x40
 800836c:	461a      	mov	r2, r3
 800836e:	887b      	ldrh	r3, [r7, #2]
 8008370:	f7fb fd6a 	bl	8003e48 <HAL_DMA_Start_IT>
 8008374:	4603      	mov	r3, r0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d001      	beq.n	800837e <HAL_TIM_PWM_Start_DMA+0x192>
      {
        return HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	e03d      	b.n	80083fa <HAL_TIM_PWM_Start_DMA+0x20e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	68da      	ldr	r2, [r3, #12]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800838c:	60da      	str	r2, [r3, #12]
      break;
 800838e:	e000      	b.n	8008392 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    default:
      break;
 8008390:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	2201      	movs	r2, #1
 8008398:	68b9      	ldr	r1, [r7, #8]
 800839a:	4618      	mov	r0, r3
 800839c:	f001 f838 	bl	8009410 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a1a      	ldr	r2, [pc, #104]	; (8008410 <HAL_TIM_PWM_Start_DMA+0x224>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d004      	beq.n	80083b4 <HAL_TIM_PWM_Start_DMA+0x1c8>
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a19      	ldr	r2, [pc, #100]	; (8008414 <HAL_TIM_PWM_Start_DMA+0x228>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d101      	bne.n	80083b8 <HAL_TIM_PWM_Start_DMA+0x1cc>
 80083b4:	2301      	movs	r3, #1
 80083b6:	e000      	b.n	80083ba <HAL_TIM_PWM_Start_DMA+0x1ce>
 80083b8:	2300      	movs	r3, #0
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d007      	beq.n	80083ce <HAL_TIM_PWM_Start_DMA+0x1e2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80083cc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	689a      	ldr	r2, [r3, #8]
 80083d4:	4b10      	ldr	r3, [pc, #64]	; (8008418 <HAL_TIM_PWM_Start_DMA+0x22c>)
 80083d6:	4013      	ands	r3, r2
 80083d8:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	2b06      	cmp	r3, #6
 80083de:	d00b      	beq.n	80083f8 <HAL_TIM_PWM_Start_DMA+0x20c>
 80083e0:	697b      	ldr	r3, [r7, #20]
 80083e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083e6:	d007      	beq.n	80083f8 <HAL_TIM_PWM_Start_DMA+0x20c>
  {
    __HAL_TIM_ENABLE(htim);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f042 0201 	orr.w	r2, r2, #1
 80083f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80083f8:	2300      	movs	r3, #0
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3718      	adds	r7, #24
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}
 8008402:	bf00      	nop
 8008404:	08008c01 	.word	0x08008c01
 8008408:	08008c71 	.word	0x08008c71
 800840c:	08008bdd 	.word	0x08008bdd
 8008410:	40010000 	.word	0x40010000
 8008414:	40010400 	.word	0x40010400
 8008418:	00010007 	.word	0x00010007

0800841c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b082      	sub	sp, #8
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
 8008424:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	2b0c      	cmp	r3, #12
 800842a:	d855      	bhi.n	80084d8 <HAL_TIM_PWM_Stop_DMA+0xbc>
 800842c:	a201      	add	r2, pc, #4	; (adr r2, 8008434 <HAL_TIM_PWM_Stop_DMA+0x18>)
 800842e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008432:	bf00      	nop
 8008434:	08008469 	.word	0x08008469
 8008438:	080084d9 	.word	0x080084d9
 800843c:	080084d9 	.word	0x080084d9
 8008440:	080084d9 	.word	0x080084d9
 8008444:	08008485 	.word	0x08008485
 8008448:	080084d9 	.word	0x080084d9
 800844c:	080084d9 	.word	0x080084d9
 8008450:	080084d9 	.word	0x080084d9
 8008454:	080084a1 	.word	0x080084a1
 8008458:	080084d9 	.word	0x080084d9
 800845c:	080084d9 	.word	0x080084d9
 8008460:	080084d9 	.word	0x080084d9
 8008464:	080084bd 	.word	0x080084bd
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	68da      	ldr	r2, [r3, #12]
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008476:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800847c:	4618      	mov	r0, r3
 800847e:	f7fb fdb3 	bl	8003fe8 <HAL_DMA_Abort_IT>
      break;
 8008482:	e02a      	b.n	80084da <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	68da      	ldr	r2, [r3, #12]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008492:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008498:	4618      	mov	r0, r3
 800849a:	f7fb fda5 	bl	8003fe8 <HAL_DMA_Abort_IT>
      break;
 800849e:	e01c      	b.n	80084da <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	68da      	ldr	r2, [r3, #12]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80084ae:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084b4:	4618      	mov	r0, r3
 80084b6:	f7fb fd97 	bl	8003fe8 <HAL_DMA_Abort_IT>
      break;
 80084ba:	e00e      	b.n	80084da <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	68da      	ldr	r2, [r3, #12]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80084ca:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084d0:	4618      	mov	r0, r3
 80084d2:	f7fb fd89 	bl	8003fe8 <HAL_DMA_Abort_IT>
      break;
 80084d6:	e000      	b.n	80084da <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 80084d8:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	2200      	movs	r2, #0
 80084e0:	6839      	ldr	r1, [r7, #0]
 80084e2:	4618      	mov	r0, r3
 80084e4:	f000 ff94 	bl	8009410 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a22      	ldr	r2, [pc, #136]	; (8008578 <HAL_TIM_PWM_Stop_DMA+0x15c>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d004      	beq.n	80084fc <HAL_TIM_PWM_Stop_DMA+0xe0>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a21      	ldr	r2, [pc, #132]	; (800857c <HAL_TIM_PWM_Stop_DMA+0x160>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d101      	bne.n	8008500 <HAL_TIM_PWM_Stop_DMA+0xe4>
 80084fc:	2301      	movs	r3, #1
 80084fe:	e000      	b.n	8008502 <HAL_TIM_PWM_Stop_DMA+0xe6>
 8008500:	2300      	movs	r3, #0
 8008502:	2b00      	cmp	r3, #0
 8008504:	d017      	beq.n	8008536 <HAL_TIM_PWM_Stop_DMA+0x11a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	6a1a      	ldr	r2, [r3, #32]
 800850c:	f241 1311 	movw	r3, #4369	; 0x1111
 8008510:	4013      	ands	r3, r2
 8008512:	2b00      	cmp	r3, #0
 8008514:	d10f      	bne.n	8008536 <HAL_TIM_PWM_Stop_DMA+0x11a>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	6a1a      	ldr	r2, [r3, #32]
 800851c:	f240 4344 	movw	r3, #1092	; 0x444
 8008520:	4013      	ands	r3, r2
 8008522:	2b00      	cmp	r3, #0
 8008524:	d107      	bne.n	8008536 <HAL_TIM_PWM_Stop_DMA+0x11a>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008534:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	6a1a      	ldr	r2, [r3, #32]
 800853c:	f241 1311 	movw	r3, #4369	; 0x1111
 8008540:	4013      	ands	r3, r2
 8008542:	2b00      	cmp	r3, #0
 8008544:	d10f      	bne.n	8008566 <HAL_TIM_PWM_Stop_DMA+0x14a>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	6a1a      	ldr	r2, [r3, #32]
 800854c:	f240 4344 	movw	r3, #1092	; 0x444
 8008550:	4013      	ands	r3, r2
 8008552:	2b00      	cmp	r3, #0
 8008554:	d107      	bne.n	8008566 <HAL_TIM_PWM_Stop_DMA+0x14a>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f022 0201 	bic.w	r2, r2, #1
 8008564:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2201      	movs	r2, #1
 800856a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800856e:	2300      	movs	r3, #0
}
 8008570:	4618      	mov	r0, r3
 8008572:	3708      	adds	r7, #8
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}
 8008578:	40010000 	.word	0x40010000
 800857c:	40010400 	.word	0x40010400

08008580 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b082      	sub	sp, #8
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	691b      	ldr	r3, [r3, #16]
 800858e:	f003 0302 	and.w	r3, r3, #2
 8008592:	2b02      	cmp	r3, #2
 8008594:	d122      	bne.n	80085dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	f003 0302 	and.w	r3, r3, #2
 80085a0:	2b02      	cmp	r3, #2
 80085a2:	d11b      	bne.n	80085dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f06f 0202 	mvn.w	r2, #2
 80085ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2201      	movs	r2, #1
 80085b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	699b      	ldr	r3, [r3, #24]
 80085ba:	f003 0303 	and.w	r3, r3, #3
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d003      	beq.n	80085ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 fad8 	bl	8008b78 <HAL_TIM_IC_CaptureCallback>
 80085c8:	e005      	b.n	80085d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f000 faca 	bl	8008b64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f000 fadb 	bl	8008b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2200      	movs	r2, #0
 80085da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	f003 0304 	and.w	r3, r3, #4
 80085e6:	2b04      	cmp	r3, #4
 80085e8:	d122      	bne.n	8008630 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	68db      	ldr	r3, [r3, #12]
 80085f0:	f003 0304 	and.w	r3, r3, #4
 80085f4:	2b04      	cmp	r3, #4
 80085f6:	d11b      	bne.n	8008630 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f06f 0204 	mvn.w	r2, #4
 8008600:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2202      	movs	r2, #2
 8008606:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	699b      	ldr	r3, [r3, #24]
 800860e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008612:	2b00      	cmp	r3, #0
 8008614:	d003      	beq.n	800861e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 faae 	bl	8008b78 <HAL_TIM_IC_CaptureCallback>
 800861c:	e005      	b.n	800862a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 faa0 	bl	8008b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f000 fab1 	bl	8008b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2200      	movs	r2, #0
 800862e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	691b      	ldr	r3, [r3, #16]
 8008636:	f003 0308 	and.w	r3, r3, #8
 800863a:	2b08      	cmp	r3, #8
 800863c:	d122      	bne.n	8008684 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	68db      	ldr	r3, [r3, #12]
 8008644:	f003 0308 	and.w	r3, r3, #8
 8008648:	2b08      	cmp	r3, #8
 800864a:	d11b      	bne.n	8008684 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f06f 0208 	mvn.w	r2, #8
 8008654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2204      	movs	r2, #4
 800865a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	69db      	ldr	r3, [r3, #28]
 8008662:	f003 0303 	and.w	r3, r3, #3
 8008666:	2b00      	cmp	r3, #0
 8008668:	d003      	beq.n	8008672 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f000 fa84 	bl	8008b78 <HAL_TIM_IC_CaptureCallback>
 8008670:	e005      	b.n	800867e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 fa76 	bl	8008b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f000 fa87 	bl	8008b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	691b      	ldr	r3, [r3, #16]
 800868a:	f003 0310 	and.w	r3, r3, #16
 800868e:	2b10      	cmp	r3, #16
 8008690:	d122      	bne.n	80086d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	f003 0310 	and.w	r3, r3, #16
 800869c:	2b10      	cmp	r3, #16
 800869e:	d11b      	bne.n	80086d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f06f 0210 	mvn.w	r2, #16
 80086a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2208      	movs	r2, #8
 80086ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	69db      	ldr	r3, [r3, #28]
 80086b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d003      	beq.n	80086c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 fa5a 	bl	8008b78 <HAL_TIM_IC_CaptureCallback>
 80086c4:	e005      	b.n	80086d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 fa4c 	bl	8008b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f000 fa5d 	bl	8008b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	691b      	ldr	r3, [r3, #16]
 80086de:	f003 0301 	and.w	r3, r3, #1
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d10e      	bne.n	8008704 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	f003 0301 	and.w	r3, r3, #1
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d107      	bne.n	8008704 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f06f 0201 	mvn.w	r2, #1
 80086fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f7f9 fdf6 	bl	80022f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	691b      	ldr	r3, [r3, #16]
 800870a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800870e:	2b80      	cmp	r3, #128	; 0x80
 8008710:	d10e      	bne.n	8008730 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	68db      	ldr	r3, [r3, #12]
 8008718:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800871c:	2b80      	cmp	r3, #128	; 0x80
 800871e:	d107      	bne.n	8008730 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 ff7a 	bl	8009624 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	691b      	ldr	r3, [r3, #16]
 8008736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800873a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800873e:	d10e      	bne.n	800875e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	68db      	ldr	r3, [r3, #12]
 8008746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800874a:	2b80      	cmp	r3, #128	; 0x80
 800874c:	d107      	bne.n	800875e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008756:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 ff6d 	bl	8009638 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	691b      	ldr	r3, [r3, #16]
 8008764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008768:	2b40      	cmp	r3, #64	; 0x40
 800876a:	d10e      	bne.n	800878a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	68db      	ldr	r3, [r3, #12]
 8008772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008776:	2b40      	cmp	r3, #64	; 0x40
 8008778:	d107      	bne.n	800878a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008782:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f000 fa15 	bl	8008bb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	691b      	ldr	r3, [r3, #16]
 8008790:	f003 0320 	and.w	r3, r3, #32
 8008794:	2b20      	cmp	r3, #32
 8008796:	d10e      	bne.n	80087b6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	68db      	ldr	r3, [r3, #12]
 800879e:	f003 0320 	and.w	r3, r3, #32
 80087a2:	2b20      	cmp	r3, #32
 80087a4:	d107      	bne.n	80087b6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f06f 0220 	mvn.w	r2, #32
 80087ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f000 ff2d 	bl	8009610 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087b6:	bf00      	nop
 80087b8:	3708      	adds	r7, #8
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}
	...

080087c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b084      	sub	sp, #16
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	60f8      	str	r0, [r7, #12]
 80087c8:	60b9      	str	r1, [r7, #8]
 80087ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d101      	bne.n	80087da <HAL_TIM_PWM_ConfigChannel+0x1a>
 80087d6:	2302      	movs	r3, #2
 80087d8:	e105      	b.n	80089e6 <HAL_TIM_PWM_ConfigChannel+0x226>
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2202      	movs	r2, #2
 80087e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2b14      	cmp	r3, #20
 80087ee:	f200 80f0 	bhi.w	80089d2 <HAL_TIM_PWM_ConfigChannel+0x212>
 80087f2:	a201      	add	r2, pc, #4	; (adr r2, 80087f8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80087f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f8:	0800884d 	.word	0x0800884d
 80087fc:	080089d3 	.word	0x080089d3
 8008800:	080089d3 	.word	0x080089d3
 8008804:	080089d3 	.word	0x080089d3
 8008808:	0800888d 	.word	0x0800888d
 800880c:	080089d3 	.word	0x080089d3
 8008810:	080089d3 	.word	0x080089d3
 8008814:	080089d3 	.word	0x080089d3
 8008818:	080088cf 	.word	0x080088cf
 800881c:	080089d3 	.word	0x080089d3
 8008820:	080089d3 	.word	0x080089d3
 8008824:	080089d3 	.word	0x080089d3
 8008828:	0800890f 	.word	0x0800890f
 800882c:	080089d3 	.word	0x080089d3
 8008830:	080089d3 	.word	0x080089d3
 8008834:	080089d3 	.word	0x080089d3
 8008838:	08008951 	.word	0x08008951
 800883c:	080089d3 	.word	0x080089d3
 8008840:	080089d3 	.word	0x080089d3
 8008844:	080089d3 	.word	0x080089d3
 8008848:	08008991 	.word	0x08008991
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	68b9      	ldr	r1, [r7, #8]
 8008852:	4618      	mov	r0, r3
 8008854:	f000 fae4 	bl	8008e20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	699a      	ldr	r2, [r3, #24]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f042 0208 	orr.w	r2, r2, #8
 8008866:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	699a      	ldr	r2, [r3, #24]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f022 0204 	bic.w	r2, r2, #4
 8008876:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	6999      	ldr	r1, [r3, #24]
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	691a      	ldr	r2, [r3, #16]
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	430a      	orrs	r2, r1
 8008888:	619a      	str	r2, [r3, #24]
      break;
 800888a:	e0a3      	b.n	80089d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	68b9      	ldr	r1, [r7, #8]
 8008892:	4618      	mov	r0, r3
 8008894:	f000 fb36 	bl	8008f04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	699a      	ldr	r2, [r3, #24]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80088a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	699a      	ldr	r2, [r3, #24]
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	6999      	ldr	r1, [r3, #24]
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	691b      	ldr	r3, [r3, #16]
 80088c2:	021a      	lsls	r2, r3, #8
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	430a      	orrs	r2, r1
 80088ca:	619a      	str	r2, [r3, #24]
      break;
 80088cc:	e082      	b.n	80089d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	68b9      	ldr	r1, [r7, #8]
 80088d4:	4618      	mov	r0, r3
 80088d6:	f000 fb8d 	bl	8008ff4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	69da      	ldr	r2, [r3, #28]
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f042 0208 	orr.w	r2, r2, #8
 80088e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	69da      	ldr	r2, [r3, #28]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f022 0204 	bic.w	r2, r2, #4
 80088f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	69d9      	ldr	r1, [r3, #28]
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	691a      	ldr	r2, [r3, #16]
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	430a      	orrs	r2, r1
 800890a:	61da      	str	r2, [r3, #28]
      break;
 800890c:	e062      	b.n	80089d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	68b9      	ldr	r1, [r7, #8]
 8008914:	4618      	mov	r0, r3
 8008916:	f000 fbe3 	bl	80090e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	69da      	ldr	r2, [r3, #28]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008928:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	69da      	ldr	r2, [r3, #28]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008938:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	69d9      	ldr	r1, [r3, #28]
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	691b      	ldr	r3, [r3, #16]
 8008944:	021a      	lsls	r2, r3, #8
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	430a      	orrs	r2, r1
 800894c:	61da      	str	r2, [r3, #28]
      break;
 800894e:	e041      	b.n	80089d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	68b9      	ldr	r1, [r7, #8]
 8008956:	4618      	mov	r0, r3
 8008958:	f000 fc1a 	bl	8009190 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f042 0208 	orr.w	r2, r2, #8
 800896a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f022 0204 	bic.w	r2, r2, #4
 800897a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	691a      	ldr	r2, [r3, #16]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	430a      	orrs	r2, r1
 800898c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800898e:	e021      	b.n	80089d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	68b9      	ldr	r1, [r7, #8]
 8008996:	4618      	mov	r0, r3
 8008998:	f000 fc4c 	bl	8009234 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80089aa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089ba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	691b      	ldr	r3, [r3, #16]
 80089c6:	021a      	lsls	r2, r3, #8
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	430a      	orrs	r2, r1
 80089ce:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80089d0:	e000      	b.n	80089d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80089d2:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2201      	movs	r2, #1
 80089d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2200      	movs	r2, #0
 80089e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80089e4:	2300      	movs	r3, #0
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3710      	adds	r7, #16
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	bf00      	nop

080089f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b084      	sub	sp, #16
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a00:	2b01      	cmp	r3, #1
 8008a02:	d101      	bne.n	8008a08 <HAL_TIM_ConfigClockSource+0x18>
 8008a04:	2302      	movs	r3, #2
 8008a06:	e0a6      	b.n	8008b56 <HAL_TIM_ConfigClockSource+0x166>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2202      	movs	r2, #2
 8008a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a20:	68fa      	ldr	r2, [r7, #12]
 8008a22:	4b4f      	ldr	r3, [pc, #316]	; (8008b60 <HAL_TIM_ConfigClockSource+0x170>)
 8008a24:	4013      	ands	r3, r2
 8008a26:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a2e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	68fa      	ldr	r2, [r7, #12]
 8008a36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2b40      	cmp	r3, #64	; 0x40
 8008a3e:	d067      	beq.n	8008b10 <HAL_TIM_ConfigClockSource+0x120>
 8008a40:	2b40      	cmp	r3, #64	; 0x40
 8008a42:	d80b      	bhi.n	8008a5c <HAL_TIM_ConfigClockSource+0x6c>
 8008a44:	2b10      	cmp	r3, #16
 8008a46:	d073      	beq.n	8008b30 <HAL_TIM_ConfigClockSource+0x140>
 8008a48:	2b10      	cmp	r3, #16
 8008a4a:	d802      	bhi.n	8008a52 <HAL_TIM_ConfigClockSource+0x62>
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d06f      	beq.n	8008b30 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008a50:	e078      	b.n	8008b44 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008a52:	2b20      	cmp	r3, #32
 8008a54:	d06c      	beq.n	8008b30 <HAL_TIM_ConfigClockSource+0x140>
 8008a56:	2b30      	cmp	r3, #48	; 0x30
 8008a58:	d06a      	beq.n	8008b30 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8008a5a:	e073      	b.n	8008b44 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008a5c:	2b70      	cmp	r3, #112	; 0x70
 8008a5e:	d00d      	beq.n	8008a7c <HAL_TIM_ConfigClockSource+0x8c>
 8008a60:	2b70      	cmp	r3, #112	; 0x70
 8008a62:	d804      	bhi.n	8008a6e <HAL_TIM_ConfigClockSource+0x7e>
 8008a64:	2b50      	cmp	r3, #80	; 0x50
 8008a66:	d033      	beq.n	8008ad0 <HAL_TIM_ConfigClockSource+0xe0>
 8008a68:	2b60      	cmp	r3, #96	; 0x60
 8008a6a:	d041      	beq.n	8008af0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008a6c:	e06a      	b.n	8008b44 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008a6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a72:	d066      	beq.n	8008b42 <HAL_TIM_ConfigClockSource+0x152>
 8008a74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a78:	d017      	beq.n	8008aaa <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008a7a:	e063      	b.n	8008b44 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6818      	ldr	r0, [r3, #0]
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	6899      	ldr	r1, [r3, #8]
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	685a      	ldr	r2, [r3, #4]
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	68db      	ldr	r3, [r3, #12]
 8008a8c:	f000 fca0 	bl	80093d0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	689b      	ldr	r3, [r3, #8]
 8008a96:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008a9e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	68fa      	ldr	r2, [r7, #12]
 8008aa6:	609a      	str	r2, [r3, #8]
      break;
 8008aa8:	e04c      	b.n	8008b44 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6818      	ldr	r0, [r3, #0]
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	6899      	ldr	r1, [r3, #8]
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	685a      	ldr	r2, [r3, #4]
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	68db      	ldr	r3, [r3, #12]
 8008aba:	f000 fc89 	bl	80093d0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	689a      	ldr	r2, [r3, #8]
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008acc:	609a      	str	r2, [r3, #8]
      break;
 8008ace:	e039      	b.n	8008b44 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6818      	ldr	r0, [r3, #0]
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	6859      	ldr	r1, [r3, #4]
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	68db      	ldr	r3, [r3, #12]
 8008adc:	461a      	mov	r2, r3
 8008ade:	f000 fbfd 	bl	80092dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	2150      	movs	r1, #80	; 0x50
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f000 fc56 	bl	800939a <TIM_ITRx_SetConfig>
      break;
 8008aee:	e029      	b.n	8008b44 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6818      	ldr	r0, [r3, #0]
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	6859      	ldr	r1, [r3, #4]
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	68db      	ldr	r3, [r3, #12]
 8008afc:	461a      	mov	r2, r3
 8008afe:	f000 fc1c 	bl	800933a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2160      	movs	r1, #96	; 0x60
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f000 fc46 	bl	800939a <TIM_ITRx_SetConfig>
      break;
 8008b0e:	e019      	b.n	8008b44 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6818      	ldr	r0, [r3, #0]
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	6859      	ldr	r1, [r3, #4]
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	f000 fbdd 	bl	80092dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	2140      	movs	r1, #64	; 0x40
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f000 fc36 	bl	800939a <TIM_ITRx_SetConfig>
      break;
 8008b2e:	e009      	b.n	8008b44 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681a      	ldr	r2, [r3, #0]
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4619      	mov	r1, r3
 8008b3a:	4610      	mov	r0, r2
 8008b3c:	f000 fc2d 	bl	800939a <TIM_ITRx_SetConfig>
      break;
 8008b40:	e000      	b.n	8008b44 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008b42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2201      	movs	r2, #1
 8008b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b54:	2300      	movs	r3, #0
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3710      	adds	r7, #16
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}
 8008b5e:	bf00      	nop
 8008b60:	fffeff88 	.word	0xfffeff88

08008b64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b083      	sub	sp, #12
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008b6c:	bf00      	nop
 8008b6e:	370c      	adds	r7, #12
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr

08008b78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b083      	sub	sp, #12
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b80:	bf00      	nop
 8008b82:	370c      	adds	r7, #12
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr

08008b8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b94:	bf00      	nop
 8008b96:	370c      	adds	r7, #12
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8008ba8:	bf00      	nop
 8008baa:	370c      	adds	r7, #12
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008bbc:	bf00      	nop
 8008bbe:	370c      	adds	r7, #12
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr

08008bc8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b083      	sub	sp, #12
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008bd0:	bf00      	nop
 8008bd2:	370c      	adds	r7, #12
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b084      	sub	sp, #16
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008be8:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	2201      	movs	r2, #1
 8008bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008bf2:	68f8      	ldr	r0, [r7, #12]
 8008bf4:	f7ff ffe8 	bl	8008bc8 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8008bf8:	bf00      	nop
 8008bfa:	3710      	adds	r7, #16
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b084      	sub	sp, #16
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c0c:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2201      	movs	r2, #1
 8008c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c1a:	687a      	ldr	r2, [r7, #4]
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d103      	bne.n	8008c28 <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	2201      	movs	r2, #1
 8008c24:	771a      	strb	r2, [r3, #28]
 8008c26:	e019      	b.n	8008c5c <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	d103      	bne.n	8008c3a <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2202      	movs	r2, #2
 8008c36:	771a      	strb	r2, [r3, #28]
 8008c38:	e010      	b.n	8008c5c <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c3e:	687a      	ldr	r2, [r7, #4]
 8008c40:	429a      	cmp	r2, r3
 8008c42:	d103      	bne.n	8008c4c <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	2204      	movs	r2, #4
 8008c48:	771a      	strb	r2, [r3, #28]
 8008c4a:	e007      	b.n	8008c5c <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d102      	bne.n	8008c5c <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2208      	movs	r2, #8
 8008c5a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c5c:	68f8      	ldr	r0, [r7, #12]
 8008c5e:	f7ff ff95 	bl	8008b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2200      	movs	r2, #0
 8008c66:	771a      	strb	r2, [r3, #28]
}
 8008c68:	bf00      	nop
 8008c6a:	3710      	adds	r7, #16
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}

08008c70 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c7c:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	2201      	movs	r2, #1
 8008c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c8a:	687a      	ldr	r2, [r7, #4]
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	d103      	bne.n	8008c98 <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	2201      	movs	r2, #1
 8008c94:	771a      	strb	r2, [r3, #28]
 8008c96:	e019      	b.n	8008ccc <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c9c:	687a      	ldr	r2, [r7, #4]
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d103      	bne.n	8008caa <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2202      	movs	r2, #2
 8008ca6:	771a      	strb	r2, [r3, #28]
 8008ca8:	e010      	b.n	8008ccc <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cae:	687a      	ldr	r2, [r7, #4]
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d103      	bne.n	8008cbc <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2204      	movs	r2, #4
 8008cb8:	771a      	strb	r2, [r3, #28]
 8008cba:	e007      	b.n	8008ccc <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	429a      	cmp	r2, r3
 8008cc4:	d102      	bne.n	8008ccc <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2208      	movs	r2, #8
 8008cca:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8008ccc:	68f8      	ldr	r0, [r7, #12]
 8008cce:	f7ff ff67 	bl	8008ba0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	771a      	strb	r2, [r3, #28]
}
 8008cd8:	bf00      	nop
 8008cda:	3710      	adds	r7, #16
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b085      	sub	sp, #20
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4a40      	ldr	r2, [pc, #256]	; (8008df4 <TIM_Base_SetConfig+0x114>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d013      	beq.n	8008d20 <TIM_Base_SetConfig+0x40>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cfe:	d00f      	beq.n	8008d20 <TIM_Base_SetConfig+0x40>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4a3d      	ldr	r2, [pc, #244]	; (8008df8 <TIM_Base_SetConfig+0x118>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d00b      	beq.n	8008d20 <TIM_Base_SetConfig+0x40>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	4a3c      	ldr	r2, [pc, #240]	; (8008dfc <TIM_Base_SetConfig+0x11c>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d007      	beq.n	8008d20 <TIM_Base_SetConfig+0x40>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	4a3b      	ldr	r2, [pc, #236]	; (8008e00 <TIM_Base_SetConfig+0x120>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d003      	beq.n	8008d20 <TIM_Base_SetConfig+0x40>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	4a3a      	ldr	r2, [pc, #232]	; (8008e04 <TIM_Base_SetConfig+0x124>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d108      	bne.n	8008d32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	68fa      	ldr	r2, [r7, #12]
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	4a2f      	ldr	r2, [pc, #188]	; (8008df4 <TIM_Base_SetConfig+0x114>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d02b      	beq.n	8008d92 <TIM_Base_SetConfig+0xb2>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d40:	d027      	beq.n	8008d92 <TIM_Base_SetConfig+0xb2>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a2c      	ldr	r2, [pc, #176]	; (8008df8 <TIM_Base_SetConfig+0x118>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d023      	beq.n	8008d92 <TIM_Base_SetConfig+0xb2>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	4a2b      	ldr	r2, [pc, #172]	; (8008dfc <TIM_Base_SetConfig+0x11c>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d01f      	beq.n	8008d92 <TIM_Base_SetConfig+0xb2>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	4a2a      	ldr	r2, [pc, #168]	; (8008e00 <TIM_Base_SetConfig+0x120>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d01b      	beq.n	8008d92 <TIM_Base_SetConfig+0xb2>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	4a29      	ldr	r2, [pc, #164]	; (8008e04 <TIM_Base_SetConfig+0x124>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d017      	beq.n	8008d92 <TIM_Base_SetConfig+0xb2>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	4a28      	ldr	r2, [pc, #160]	; (8008e08 <TIM_Base_SetConfig+0x128>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d013      	beq.n	8008d92 <TIM_Base_SetConfig+0xb2>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	4a27      	ldr	r2, [pc, #156]	; (8008e0c <TIM_Base_SetConfig+0x12c>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d00f      	beq.n	8008d92 <TIM_Base_SetConfig+0xb2>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	4a26      	ldr	r2, [pc, #152]	; (8008e10 <TIM_Base_SetConfig+0x130>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d00b      	beq.n	8008d92 <TIM_Base_SetConfig+0xb2>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	4a25      	ldr	r2, [pc, #148]	; (8008e14 <TIM_Base_SetConfig+0x134>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d007      	beq.n	8008d92 <TIM_Base_SetConfig+0xb2>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4a24      	ldr	r2, [pc, #144]	; (8008e18 <TIM_Base_SetConfig+0x138>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d003      	beq.n	8008d92 <TIM_Base_SetConfig+0xb2>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a23      	ldr	r2, [pc, #140]	; (8008e1c <TIM_Base_SetConfig+0x13c>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d108      	bne.n	8008da4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	68db      	ldr	r3, [r3, #12]
 8008d9e:	68fa      	ldr	r2, [r7, #12]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	695b      	ldr	r3, [r3, #20]
 8008dae:	4313      	orrs	r3, r2
 8008db0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	68fa      	ldr	r2, [r7, #12]
 8008db6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	689a      	ldr	r2, [r3, #8]
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	681a      	ldr	r2, [r3, #0]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	4a0a      	ldr	r2, [pc, #40]	; (8008df4 <TIM_Base_SetConfig+0x114>)
 8008dcc:	4293      	cmp	r3, r2
 8008dce:	d003      	beq.n	8008dd8 <TIM_Base_SetConfig+0xf8>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	4a0c      	ldr	r2, [pc, #48]	; (8008e04 <TIM_Base_SetConfig+0x124>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d103      	bne.n	8008de0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	691a      	ldr	r2, [r3, #16]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2201      	movs	r2, #1
 8008de4:	615a      	str	r2, [r3, #20]
}
 8008de6:	bf00      	nop
 8008de8:	3714      	adds	r7, #20
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr
 8008df2:	bf00      	nop
 8008df4:	40010000 	.word	0x40010000
 8008df8:	40000400 	.word	0x40000400
 8008dfc:	40000800 	.word	0x40000800
 8008e00:	40000c00 	.word	0x40000c00
 8008e04:	40010400 	.word	0x40010400
 8008e08:	40014000 	.word	0x40014000
 8008e0c:	40014400 	.word	0x40014400
 8008e10:	40014800 	.word	0x40014800
 8008e14:	40001800 	.word	0x40001800
 8008e18:	40001c00 	.word	0x40001c00
 8008e1c:	40002000 	.word	0x40002000

08008e20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b087      	sub	sp, #28
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
 8008e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6a1b      	ldr	r3, [r3, #32]
 8008e2e:	f023 0201 	bic.w	r2, r3, #1
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6a1b      	ldr	r3, [r3, #32]
 8008e3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	699b      	ldr	r3, [r3, #24]
 8008e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008e48:	68fa      	ldr	r2, [r7, #12]
 8008e4a:	4b2b      	ldr	r3, [pc, #172]	; (8008ef8 <TIM_OC1_SetConfig+0xd8>)
 8008e4c:	4013      	ands	r3, r2
 8008e4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f023 0303 	bic.w	r3, r3, #3
 8008e56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	68fa      	ldr	r2, [r7, #12]
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	f023 0302 	bic.w	r3, r3, #2
 8008e68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	697a      	ldr	r2, [r7, #20]
 8008e70:	4313      	orrs	r3, r2
 8008e72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	4a21      	ldr	r2, [pc, #132]	; (8008efc <TIM_OC1_SetConfig+0xdc>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d003      	beq.n	8008e84 <TIM_OC1_SetConfig+0x64>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	4a20      	ldr	r2, [pc, #128]	; (8008f00 <TIM_OC1_SetConfig+0xe0>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d10c      	bne.n	8008e9e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	f023 0308 	bic.w	r3, r3, #8
 8008e8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	697a      	ldr	r2, [r7, #20]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	f023 0304 	bic.w	r3, r3, #4
 8008e9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	4a16      	ldr	r2, [pc, #88]	; (8008efc <TIM_OC1_SetConfig+0xdc>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d003      	beq.n	8008eae <TIM_OC1_SetConfig+0x8e>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4a15      	ldr	r2, [pc, #84]	; (8008f00 <TIM_OC1_SetConfig+0xe0>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d111      	bne.n	8008ed2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008eae:	693b      	ldr	r3, [r7, #16]
 8008eb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008eb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008ebc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	695b      	ldr	r3, [r3, #20]
 8008ec2:	693a      	ldr	r2, [r7, #16]
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	699b      	ldr	r3, [r3, #24]
 8008ecc:	693a      	ldr	r2, [r7, #16]
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	693a      	ldr	r2, [r7, #16]
 8008ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	68fa      	ldr	r2, [r7, #12]
 8008edc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	685a      	ldr	r2, [r3, #4]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	697a      	ldr	r2, [r7, #20]
 8008eea:	621a      	str	r2, [r3, #32]
}
 8008eec:	bf00      	nop
 8008eee:	371c      	adds	r7, #28
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef6:	4770      	bx	lr
 8008ef8:	fffeff8f 	.word	0xfffeff8f
 8008efc:	40010000 	.word	0x40010000
 8008f00:	40010400 	.word	0x40010400

08008f04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b087      	sub	sp, #28
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
 8008f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6a1b      	ldr	r3, [r3, #32]
 8008f12:	f023 0210 	bic.w	r2, r3, #16
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6a1b      	ldr	r3, [r3, #32]
 8008f1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	699b      	ldr	r3, [r3, #24]
 8008f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008f2c:	68fa      	ldr	r2, [r7, #12]
 8008f2e:	4b2e      	ldr	r3, [pc, #184]	; (8008fe8 <TIM_OC2_SetConfig+0xe4>)
 8008f30:	4013      	ands	r3, r2
 8008f32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	021b      	lsls	r3, r3, #8
 8008f42:	68fa      	ldr	r2, [r7, #12]
 8008f44:	4313      	orrs	r3, r2
 8008f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	f023 0320 	bic.w	r3, r3, #32
 8008f4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	689b      	ldr	r3, [r3, #8]
 8008f54:	011b      	lsls	r3, r3, #4
 8008f56:	697a      	ldr	r2, [r7, #20]
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	4a23      	ldr	r2, [pc, #140]	; (8008fec <TIM_OC2_SetConfig+0xe8>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d003      	beq.n	8008f6c <TIM_OC2_SetConfig+0x68>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	4a22      	ldr	r2, [pc, #136]	; (8008ff0 <TIM_OC2_SetConfig+0xec>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d10d      	bne.n	8008f88 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	68db      	ldr	r3, [r3, #12]
 8008f78:	011b      	lsls	r3, r3, #4
 8008f7a:	697a      	ldr	r2, [r7, #20]
 8008f7c:	4313      	orrs	r3, r2
 8008f7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f86:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	4a18      	ldr	r2, [pc, #96]	; (8008fec <TIM_OC2_SetConfig+0xe8>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d003      	beq.n	8008f98 <TIM_OC2_SetConfig+0x94>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	4a17      	ldr	r2, [pc, #92]	; (8008ff0 <TIM_OC2_SetConfig+0xec>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d113      	bne.n	8008fc0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008f9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008fa6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	695b      	ldr	r3, [r3, #20]
 8008fac:	009b      	lsls	r3, r3, #2
 8008fae:	693a      	ldr	r2, [r7, #16]
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	699b      	ldr	r3, [r3, #24]
 8008fb8:	009b      	lsls	r3, r3, #2
 8008fba:	693a      	ldr	r2, [r7, #16]
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	693a      	ldr	r2, [r7, #16]
 8008fc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	68fa      	ldr	r2, [r7, #12]
 8008fca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	685a      	ldr	r2, [r3, #4]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	697a      	ldr	r2, [r7, #20]
 8008fd8:	621a      	str	r2, [r3, #32]
}
 8008fda:	bf00      	nop
 8008fdc:	371c      	adds	r7, #28
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe4:	4770      	bx	lr
 8008fe6:	bf00      	nop
 8008fe8:	feff8fff 	.word	0xfeff8fff
 8008fec:	40010000 	.word	0x40010000
 8008ff0:	40010400 	.word	0x40010400

08008ff4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b087      	sub	sp, #28
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6a1b      	ldr	r3, [r3, #32]
 8009002:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6a1b      	ldr	r3, [r3, #32]
 800900e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	685b      	ldr	r3, [r3, #4]
 8009014:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	69db      	ldr	r3, [r3, #28]
 800901a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800901c:	68fa      	ldr	r2, [r7, #12]
 800901e:	4b2d      	ldr	r3, [pc, #180]	; (80090d4 <TIM_OC3_SetConfig+0xe0>)
 8009020:	4013      	ands	r3, r2
 8009022:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f023 0303 	bic.w	r3, r3, #3
 800902a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68fa      	ldr	r2, [r7, #12]
 8009032:	4313      	orrs	r3, r2
 8009034:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800903c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	021b      	lsls	r3, r3, #8
 8009044:	697a      	ldr	r2, [r7, #20]
 8009046:	4313      	orrs	r3, r2
 8009048:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	4a22      	ldr	r2, [pc, #136]	; (80090d8 <TIM_OC3_SetConfig+0xe4>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d003      	beq.n	800905a <TIM_OC3_SetConfig+0x66>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	4a21      	ldr	r2, [pc, #132]	; (80090dc <TIM_OC3_SetConfig+0xe8>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d10d      	bne.n	8009076 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009060:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	68db      	ldr	r3, [r3, #12]
 8009066:	021b      	lsls	r3, r3, #8
 8009068:	697a      	ldr	r2, [r7, #20]
 800906a:	4313      	orrs	r3, r2
 800906c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009074:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	4a17      	ldr	r2, [pc, #92]	; (80090d8 <TIM_OC3_SetConfig+0xe4>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d003      	beq.n	8009086 <TIM_OC3_SetConfig+0x92>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	4a16      	ldr	r2, [pc, #88]	; (80090dc <TIM_OC3_SetConfig+0xe8>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d113      	bne.n	80090ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009086:	693b      	ldr	r3, [r7, #16]
 8009088:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800908c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009094:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	695b      	ldr	r3, [r3, #20]
 800909a:	011b      	lsls	r3, r3, #4
 800909c:	693a      	ldr	r2, [r7, #16]
 800909e:	4313      	orrs	r3, r2
 80090a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	699b      	ldr	r3, [r3, #24]
 80090a6:	011b      	lsls	r3, r3, #4
 80090a8:	693a      	ldr	r2, [r7, #16]
 80090aa:	4313      	orrs	r3, r2
 80090ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	693a      	ldr	r2, [r7, #16]
 80090b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	68fa      	ldr	r2, [r7, #12]
 80090b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	685a      	ldr	r2, [r3, #4]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	697a      	ldr	r2, [r7, #20]
 80090c6:	621a      	str	r2, [r3, #32]
}
 80090c8:	bf00      	nop
 80090ca:	371c      	adds	r7, #28
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr
 80090d4:	fffeff8f 	.word	0xfffeff8f
 80090d8:	40010000 	.word	0x40010000
 80090dc:	40010400 	.word	0x40010400

080090e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b087      	sub	sp, #28
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6a1b      	ldr	r3, [r3, #32]
 80090ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6a1b      	ldr	r3, [r3, #32]
 80090fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	69db      	ldr	r3, [r3, #28]
 8009106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009108:	68fa      	ldr	r2, [r7, #12]
 800910a:	4b1e      	ldr	r3, [pc, #120]	; (8009184 <TIM_OC4_SetConfig+0xa4>)
 800910c:	4013      	ands	r3, r2
 800910e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009116:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	021b      	lsls	r3, r3, #8
 800911e:	68fa      	ldr	r2, [r7, #12]
 8009120:	4313      	orrs	r3, r2
 8009122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800912a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	689b      	ldr	r3, [r3, #8]
 8009130:	031b      	lsls	r3, r3, #12
 8009132:	693a      	ldr	r2, [r7, #16]
 8009134:	4313      	orrs	r3, r2
 8009136:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	4a13      	ldr	r2, [pc, #76]	; (8009188 <TIM_OC4_SetConfig+0xa8>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d003      	beq.n	8009148 <TIM_OC4_SetConfig+0x68>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	4a12      	ldr	r2, [pc, #72]	; (800918c <TIM_OC4_SetConfig+0xac>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d109      	bne.n	800915c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009148:	697b      	ldr	r3, [r7, #20]
 800914a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800914e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	695b      	ldr	r3, [r3, #20]
 8009154:	019b      	lsls	r3, r3, #6
 8009156:	697a      	ldr	r2, [r7, #20]
 8009158:	4313      	orrs	r3, r2
 800915a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	697a      	ldr	r2, [r7, #20]
 8009160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	68fa      	ldr	r2, [r7, #12]
 8009166:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	685a      	ldr	r2, [r3, #4]
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	693a      	ldr	r2, [r7, #16]
 8009174:	621a      	str	r2, [r3, #32]
}
 8009176:	bf00      	nop
 8009178:	371c      	adds	r7, #28
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr
 8009182:	bf00      	nop
 8009184:	feff8fff 	.word	0xfeff8fff
 8009188:	40010000 	.word	0x40010000
 800918c:	40010400 	.word	0x40010400

08009190 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009190:	b480      	push	{r7}
 8009192:	b087      	sub	sp, #28
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
 8009198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6a1b      	ldr	r3, [r3, #32]
 800919e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6a1b      	ldr	r3, [r3, #32]
 80091aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80091b8:	68fa      	ldr	r2, [r7, #12]
 80091ba:	4b1b      	ldr	r3, [pc, #108]	; (8009228 <TIM_OC5_SetConfig+0x98>)
 80091bc:	4013      	ands	r3, r2
 80091be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	4313      	orrs	r3, r2
 80091c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80091d0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	689b      	ldr	r3, [r3, #8]
 80091d6:	041b      	lsls	r3, r3, #16
 80091d8:	693a      	ldr	r2, [r7, #16]
 80091da:	4313      	orrs	r3, r2
 80091dc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	4a12      	ldr	r2, [pc, #72]	; (800922c <TIM_OC5_SetConfig+0x9c>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d003      	beq.n	80091ee <TIM_OC5_SetConfig+0x5e>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	4a11      	ldr	r2, [pc, #68]	; (8009230 <TIM_OC5_SetConfig+0xa0>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d109      	bne.n	8009202 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80091f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	695b      	ldr	r3, [r3, #20]
 80091fa:	021b      	lsls	r3, r3, #8
 80091fc:	697a      	ldr	r2, [r7, #20]
 80091fe:	4313      	orrs	r3, r2
 8009200:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	697a      	ldr	r2, [r7, #20]
 8009206:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	68fa      	ldr	r2, [r7, #12]
 800920c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	685a      	ldr	r2, [r3, #4]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	693a      	ldr	r2, [r7, #16]
 800921a:	621a      	str	r2, [r3, #32]
}
 800921c:	bf00      	nop
 800921e:	371c      	adds	r7, #28
 8009220:	46bd      	mov	sp, r7
 8009222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009226:	4770      	bx	lr
 8009228:	fffeff8f 	.word	0xfffeff8f
 800922c:	40010000 	.word	0x40010000
 8009230:	40010400 	.word	0x40010400

08009234 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009234:	b480      	push	{r7}
 8009236:	b087      	sub	sp, #28
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6a1b      	ldr	r3, [r3, #32]
 8009242:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6a1b      	ldr	r3, [r3, #32]
 800924e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800925a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800925c:	68fa      	ldr	r2, [r7, #12]
 800925e:	4b1c      	ldr	r3, [pc, #112]	; (80092d0 <TIM_OC6_SetConfig+0x9c>)
 8009260:	4013      	ands	r3, r2
 8009262:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	021b      	lsls	r3, r3, #8
 800926a:	68fa      	ldr	r2, [r7, #12]
 800926c:	4313      	orrs	r3, r2
 800926e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009276:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	689b      	ldr	r3, [r3, #8]
 800927c:	051b      	lsls	r3, r3, #20
 800927e:	693a      	ldr	r2, [r7, #16]
 8009280:	4313      	orrs	r3, r2
 8009282:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	4a13      	ldr	r2, [pc, #76]	; (80092d4 <TIM_OC6_SetConfig+0xa0>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d003      	beq.n	8009294 <TIM_OC6_SetConfig+0x60>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	4a12      	ldr	r2, [pc, #72]	; (80092d8 <TIM_OC6_SetConfig+0xa4>)
 8009290:	4293      	cmp	r3, r2
 8009292:	d109      	bne.n	80092a8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800929a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	695b      	ldr	r3, [r3, #20]
 80092a0:	029b      	lsls	r3, r3, #10
 80092a2:	697a      	ldr	r2, [r7, #20]
 80092a4:	4313      	orrs	r3, r2
 80092a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	697a      	ldr	r2, [r7, #20]
 80092ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	68fa      	ldr	r2, [r7, #12]
 80092b2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	685a      	ldr	r2, [r3, #4]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	693a      	ldr	r2, [r7, #16]
 80092c0:	621a      	str	r2, [r3, #32]
}
 80092c2:	bf00      	nop
 80092c4:	371c      	adds	r7, #28
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr
 80092ce:	bf00      	nop
 80092d0:	feff8fff 	.word	0xfeff8fff
 80092d4:	40010000 	.word	0x40010000
 80092d8:	40010400 	.word	0x40010400

080092dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80092dc:	b480      	push	{r7}
 80092de:	b087      	sub	sp, #28
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	60f8      	str	r0, [r7, #12]
 80092e4:	60b9      	str	r1, [r7, #8]
 80092e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	6a1b      	ldr	r3, [r3, #32]
 80092ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	6a1b      	ldr	r3, [r3, #32]
 80092f2:	f023 0201 	bic.w	r2, r3, #1
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	699b      	ldr	r3, [r3, #24]
 80092fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009306:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	011b      	lsls	r3, r3, #4
 800930c:	693a      	ldr	r2, [r7, #16]
 800930e:	4313      	orrs	r3, r2
 8009310:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	f023 030a 	bic.w	r3, r3, #10
 8009318:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800931a:	697a      	ldr	r2, [r7, #20]
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	4313      	orrs	r3, r2
 8009320:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	693a      	ldr	r2, [r7, #16]
 8009326:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	697a      	ldr	r2, [r7, #20]
 800932c:	621a      	str	r2, [r3, #32]
}
 800932e:	bf00      	nop
 8009330:	371c      	adds	r7, #28
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr

0800933a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800933a:	b480      	push	{r7}
 800933c:	b087      	sub	sp, #28
 800933e:	af00      	add	r7, sp, #0
 8009340:	60f8      	str	r0, [r7, #12]
 8009342:	60b9      	str	r1, [r7, #8]
 8009344:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	6a1b      	ldr	r3, [r3, #32]
 800934a:	f023 0210 	bic.w	r2, r3, #16
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	699b      	ldr	r3, [r3, #24]
 8009356:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	6a1b      	ldr	r3, [r3, #32]
 800935c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009364:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	031b      	lsls	r3, r3, #12
 800936a:	697a      	ldr	r2, [r7, #20]
 800936c:	4313      	orrs	r3, r2
 800936e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009376:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	011b      	lsls	r3, r3, #4
 800937c:	693a      	ldr	r2, [r7, #16]
 800937e:	4313      	orrs	r3, r2
 8009380:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	697a      	ldr	r2, [r7, #20]
 8009386:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	693a      	ldr	r2, [r7, #16]
 800938c:	621a      	str	r2, [r3, #32]
}
 800938e:	bf00      	nop
 8009390:	371c      	adds	r7, #28
 8009392:	46bd      	mov	sp, r7
 8009394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009398:	4770      	bx	lr

0800939a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800939a:	b480      	push	{r7}
 800939c:	b085      	sub	sp, #20
 800939e:	af00      	add	r7, sp, #0
 80093a0:	6078      	str	r0, [r7, #4]
 80093a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	689b      	ldr	r3, [r3, #8]
 80093a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80093b2:	683a      	ldr	r2, [r7, #0]
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	4313      	orrs	r3, r2
 80093b8:	f043 0307 	orr.w	r3, r3, #7
 80093bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	68fa      	ldr	r2, [r7, #12]
 80093c2:	609a      	str	r2, [r3, #8]
}
 80093c4:	bf00      	nop
 80093c6:	3714      	adds	r7, #20
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr

080093d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b087      	sub	sp, #28
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	60f8      	str	r0, [r7, #12]
 80093d8:	60b9      	str	r1, [r7, #8]
 80093da:	607a      	str	r2, [r7, #4]
 80093dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	689b      	ldr	r3, [r3, #8]
 80093e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80093ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	021a      	lsls	r2, r3, #8
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	431a      	orrs	r2, r3
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	4313      	orrs	r3, r2
 80093f8:	697a      	ldr	r2, [r7, #20]
 80093fa:	4313      	orrs	r3, r2
 80093fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	697a      	ldr	r2, [r7, #20]
 8009402:	609a      	str	r2, [r3, #8]
}
 8009404:	bf00      	nop
 8009406:	371c      	adds	r7, #28
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009410:	b480      	push	{r7}
 8009412:	b087      	sub	sp, #28
 8009414:	af00      	add	r7, sp, #0
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	f003 031f 	and.w	r3, r3, #31
 8009422:	2201      	movs	r2, #1
 8009424:	fa02 f303 	lsl.w	r3, r2, r3
 8009428:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6a1a      	ldr	r2, [r3, #32]
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	43db      	mvns	r3, r3
 8009432:	401a      	ands	r2, r3
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	6a1a      	ldr	r2, [r3, #32]
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	f003 031f 	and.w	r3, r3, #31
 8009442:	6879      	ldr	r1, [r7, #4]
 8009444:	fa01 f303 	lsl.w	r3, r1, r3
 8009448:	431a      	orrs	r2, r3
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	621a      	str	r2, [r3, #32]
}
 800944e:	bf00      	nop
 8009450:	371c      	adds	r7, #28
 8009452:	46bd      	mov	sp, r7
 8009454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009458:	4770      	bx	lr
	...

0800945c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800945c:	b480      	push	{r7}
 800945e:	b085      	sub	sp, #20
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800946c:	2b01      	cmp	r3, #1
 800946e:	d101      	bne.n	8009474 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009470:	2302      	movs	r3, #2
 8009472:	e045      	b.n	8009500 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2201      	movs	r2, #1
 8009478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2202      	movs	r2, #2
 8009480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	689b      	ldr	r3, [r3, #8]
 8009492:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a1c      	ldr	r2, [pc, #112]	; (800950c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d004      	beq.n	80094a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a1b      	ldr	r2, [pc, #108]	; (8009510 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d108      	bne.n	80094ba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80094ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	685b      	ldr	r3, [r3, #4]
 80094b4:	68fa      	ldr	r2, [r7, #12]
 80094b6:	4313      	orrs	r3, r2
 80094b8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	68fa      	ldr	r2, [r7, #12]
 80094c8:	4313      	orrs	r3, r2
 80094ca:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094d2:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	689b      	ldr	r3, [r3, #8]
 80094d8:	68ba      	ldr	r2, [r7, #8]
 80094da:	4313      	orrs	r3, r2
 80094dc:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	68fa      	ldr	r2, [r7, #12]
 80094e4:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	68ba      	ldr	r2, [r7, #8]
 80094ec:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2201      	movs	r2, #1
 80094f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2200      	movs	r2, #0
 80094fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80094fe:	2300      	movs	r3, #0
}
 8009500:	4618      	mov	r0, r3
 8009502:	3714      	adds	r7, #20
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr
 800950c:	40010000 	.word	0x40010000
 8009510:	40010400 	.word	0x40010400

08009514 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009514:	b480      	push	{r7}
 8009516:	b085      	sub	sp, #20
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800951e:	2300      	movs	r3, #0
 8009520:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009528:	2b01      	cmp	r3, #1
 800952a:	d101      	bne.n	8009530 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800952c:	2302      	movs	r3, #2
 800952e:	e065      	b.n	80095fc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2201      	movs	r2, #1
 8009534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	68db      	ldr	r3, [r3, #12]
 8009542:	4313      	orrs	r3, r2
 8009544:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	689b      	ldr	r3, [r3, #8]
 8009550:	4313      	orrs	r3, r2
 8009552:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	4313      	orrs	r3, r2
 8009560:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4313      	orrs	r3, r2
 800956e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	691b      	ldr	r3, [r3, #16]
 800957a:	4313      	orrs	r3, r2
 800957c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	695b      	ldr	r3, [r3, #20]
 8009588:	4313      	orrs	r3, r2
 800958a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009596:	4313      	orrs	r3, r2
 8009598:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	699b      	ldr	r3, [r3, #24]
 80095a4:	041b      	lsls	r3, r3, #16
 80095a6:	4313      	orrs	r3, r2
 80095a8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	4a16      	ldr	r2, [pc, #88]	; (8009608 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d004      	beq.n	80095be <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a14      	ldr	r2, [pc, #80]	; (800960c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d115      	bne.n	80095ea <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095c8:	051b      	lsls	r3, r3, #20
 80095ca:	4313      	orrs	r3, r2
 80095cc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	69db      	ldr	r3, [r3, #28]
 80095d8:	4313      	orrs	r3, r2
 80095da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	6a1b      	ldr	r3, [r3, #32]
 80095e6:	4313      	orrs	r3, r2
 80095e8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	68fa      	ldr	r2, [r7, #12]
 80095f0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3714      	adds	r7, #20
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr
 8009608:	40010000 	.word	0x40010000
 800960c:	40010400 	.word	0x40010400

08009610 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009610:	b480      	push	{r7}
 8009612:	b083      	sub	sp, #12
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009618:	bf00      	nop
 800961a:	370c      	adds	r7, #12
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr

08009624 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009624:	b480      	push	{r7}
 8009626:	b083      	sub	sp, #12
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800962c:	bf00      	nop
 800962e:	370c      	adds	r7, #12
 8009630:	46bd      	mov	sp, r7
 8009632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009636:	4770      	bx	lr

08009638 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009638:	b480      	push	{r7}
 800963a:	b083      	sub	sp, #12
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009640:	bf00      	nop
 8009642:	370c      	adds	r7, #12
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr

0800964c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b082      	sub	sp, #8
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d101      	bne.n	800965e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800965a:	2301      	movs	r3, #1
 800965c:	e040      	b.n	80096e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009662:	2b00      	cmp	r3, #0
 8009664:	d106      	bne.n	8009674 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f7f9 f902 	bl	8002878 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2224      	movs	r2, #36	; 0x24
 8009678:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	681a      	ldr	r2, [r3, #0]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f022 0201 	bic.w	r2, r2, #1
 8009688:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f000 fa7c 	bl	8009b88 <UART_SetConfig>
 8009690:	4603      	mov	r3, r0
 8009692:	2b01      	cmp	r3, #1
 8009694:	d101      	bne.n	800969a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009696:	2301      	movs	r3, #1
 8009698:	e022      	b.n	80096e0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d002      	beq.n	80096a8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 fd14 	bl	800a0d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	685a      	ldr	r2, [r3, #4]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80096b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	689a      	ldr	r2, [r3, #8]
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80096c6:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	681a      	ldr	r2, [r3, #0]
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f042 0201 	orr.w	r2, r2, #1
 80096d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f000 fd9b 	bl	800a214 <UART_CheckIdleState>
 80096de:	4603      	mov	r3, r0
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	3708      	adds	r7, #8
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}

080096e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b08a      	sub	sp, #40	; 0x28
 80096ec:	af02      	add	r7, sp, #8
 80096ee:	60f8      	str	r0, [r7, #12]
 80096f0:	60b9      	str	r1, [r7, #8]
 80096f2:	603b      	str	r3, [r7, #0]
 80096f4:	4613      	mov	r3, r2
 80096f6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80096fc:	2b20      	cmp	r3, #32
 80096fe:	d17f      	bne.n	8009800 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d002      	beq.n	800970c <HAL_UART_Transmit+0x24>
 8009706:	88fb      	ldrh	r3, [r7, #6]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d101      	bne.n	8009710 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800970c:	2301      	movs	r3, #1
 800970e:	e078      	b.n	8009802 <HAL_UART_Transmit+0x11a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8009716:	2b01      	cmp	r3, #1
 8009718:	d101      	bne.n	800971e <HAL_UART_Transmit+0x36>
 800971a:	2302      	movs	r3, #2
 800971c:	e071      	b.n	8009802 <HAL_UART_Transmit+0x11a>
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2201      	movs	r2, #1
 8009722:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2200      	movs	r2, #0
 800972a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2221      	movs	r2, #33	; 0x21
 8009730:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8009732:	f7f9 fc35 	bl	8002fa0 <HAL_GetTick>
 8009736:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	88fa      	ldrh	r2, [r7, #6]
 800973c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	88fa      	ldrh	r2, [r7, #6]
 8009744:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

        /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	689b      	ldr	r3, [r3, #8]
 800974c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009750:	d108      	bne.n	8009764 <HAL_UART_Transmit+0x7c>
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	691b      	ldr	r3, [r3, #16]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d104      	bne.n	8009764 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800975a:	2300      	movs	r3, #0
 800975c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	61bb      	str	r3, [r7, #24]
 8009762:	e003      	b.n	800976c <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009768:	2300      	movs	r3, #0
 800976a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800976c:	e02c      	b.n	80097c8 <HAL_UART_Transmit+0xe0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	9300      	str	r3, [sp, #0]
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	2200      	movs	r2, #0
 8009776:	2180      	movs	r1, #128	; 0x80
 8009778:	68f8      	ldr	r0, [r7, #12]
 800977a:	f000 fd7a 	bl	800a272 <UART_WaitOnFlagUntilTimeout>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d001      	beq.n	8009788 <HAL_UART_Transmit+0xa0>
      {
        return HAL_TIMEOUT;
 8009784:	2303      	movs	r3, #3
 8009786:	e03c      	b.n	8009802 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8009788:	69fb      	ldr	r3, [r7, #28]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d10b      	bne.n	80097a6 <HAL_UART_Transmit+0xbe>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800978e:	69bb      	ldr	r3, [r7, #24]
 8009790:	881b      	ldrh	r3, [r3, #0]
 8009792:	461a      	mov	r2, r3
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800979c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800979e:	69bb      	ldr	r3, [r7, #24]
 80097a0:	3302      	adds	r3, #2
 80097a2:	61bb      	str	r3, [r7, #24]
 80097a4:	e007      	b.n	80097b6 <HAL_UART_Transmit+0xce>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80097a6:	69fb      	ldr	r3, [r7, #28]
 80097a8:	781a      	ldrb	r2, [r3, #0]
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80097b0:	69fb      	ldr	r3, [r7, #28]
 80097b2:	3301      	adds	r3, #1
 80097b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80097bc:	b29b      	uxth	r3, r3
 80097be:	3b01      	subs	r3, #1
 80097c0:	b29a      	uxth	r2, r3
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80097ce:	b29b      	uxth	r3, r3
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d1cc      	bne.n	800976e <HAL_UART_Transmit+0x86>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	9300      	str	r3, [sp, #0]
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	2200      	movs	r2, #0
 80097dc:	2140      	movs	r1, #64	; 0x40
 80097de:	68f8      	ldr	r0, [r7, #12]
 80097e0:	f000 fd47 	bl	800a272 <UART_WaitOnFlagUntilTimeout>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d001      	beq.n	80097ee <HAL_UART_Transmit+0x106>
    {
      return HAL_TIMEOUT;
 80097ea:	2303      	movs	r3, #3
 80097ec:	e009      	b.n	8009802 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	2220      	movs	r2, #32
 80097f2:	675a      	str	r2, [r3, #116]	; 0x74

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2200      	movs	r2, #0
 80097f8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80097fc:	2300      	movs	r3, #0
 80097fe:	e000      	b.n	8009802 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8009800:	2302      	movs	r3, #2
  }
}
 8009802:	4618      	mov	r0, r3
 8009804:	3720      	adds	r7, #32
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
	...

0800980c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b084      	sub	sp, #16
 8009810:	af00      	add	r7, sp, #0
 8009812:	60f8      	str	r0, [r7, #12]
 8009814:	60b9      	str	r1, [r7, #8]
 8009816:	4613      	mov	r3, r2
 8009818:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800981e:	2b20      	cmp	r3, #32
 8009820:	d16c      	bne.n	80098fc <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d002      	beq.n	800982e <HAL_UART_Receive_DMA+0x22>
 8009828:	88fb      	ldrh	r3, [r7, #6]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d101      	bne.n	8009832 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800982e:	2301      	movs	r3, #1
 8009830:	e065      	b.n	80098fe <HAL_UART_Receive_DMA+0xf2>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8009838:	2b01      	cmp	r3, #1
 800983a:	d101      	bne.n	8009840 <HAL_UART_Receive_DMA+0x34>
 800983c:	2302      	movs	r3, #2
 800983e:	e05e      	b.n	80098fe <HAL_UART_Receive_DMA+0xf2>
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	2201      	movs	r2, #1
 8009844:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	68ba      	ldr	r2, [r7, #8]
 800984c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	88fa      	ldrh	r2, [r7, #6]
 8009852:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2200      	movs	r2, #0
 800985a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2222      	movs	r2, #34	; 0x22
 8009860:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009866:	2b00      	cmp	r3, #0
 8009868:	d02a      	beq.n	80098c0 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800986e:	4a26      	ldr	r2, [pc, #152]	; (8009908 <HAL_UART_Receive_DMA+0xfc>)
 8009870:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009876:	4a25      	ldr	r2, [pc, #148]	; (800990c <HAL_UART_Receive_DMA+0x100>)
 8009878:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800987e:	4a24      	ldr	r2, [pc, #144]	; (8009910 <HAL_UART_Receive_DMA+0x104>)
 8009880:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009886:	2200      	movs	r2, #0
 8009888:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	3324      	adds	r3, #36	; 0x24
 8009894:	4619      	mov	r1, r3
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800989a:	461a      	mov	r2, r3
 800989c:	88fb      	ldrh	r3, [r7, #6]
 800989e:	f7fa fad3 	bl	8003e48 <HAL_DMA_Start_IT>
 80098a2:	4603      	mov	r3, r0
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d00b      	beq.n	80098c0 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2210      	movs	r2, #16
 80098ac:	67da      	str	r2, [r3, #124]	; 0x7c

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	2200      	movs	r2, #0
 80098b2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2220      	movs	r2, #32
 80098ba:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80098bc:	2301      	movs	r3, #1
 80098be:	e01e      	b.n	80098fe <HAL_UART_Receive_DMA+0xf2>
      }
    }
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2200      	movs	r2, #0
 80098c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	681a      	ldr	r2, [r3, #0]
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80098d6:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	689a      	ldr	r2, [r3, #8]
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f042 0201 	orr.w	r2, r2, #1
 80098e6:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	689a      	ldr	r2, [r3, #8]
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80098f6:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80098f8:	2300      	movs	r3, #0
 80098fa:	e000      	b.n	80098fe <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 80098fc:	2302      	movs	r3, #2
  }
}
 80098fe:	4618      	mov	r0, r3
 8009900:	3710      	adds	r7, #16
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop
 8009908:	0800a36d 	.word	0x0800a36d
 800990c:	0800a3d1 	.word	0x0800a3d1
 8009910:	0800a3ed 	.word	0x0800a3ed

08009914 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b088      	sub	sp, #32
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	69db      	ldr	r3, [r3, #28]
 8009922:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	689b      	ldr	r3, [r3, #8]
 8009932:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8009934:	69fb      	ldr	r3, [r7, #28]
 8009936:	f003 030f 	and.w	r3, r3, #15
 800993a:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d113      	bne.n	800996a <HAL_UART_IRQHandler+0x56>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009942:	69fb      	ldr	r3, [r7, #28]
 8009944:	f003 0320 	and.w	r3, r3, #32
 8009948:	2b00      	cmp	r3, #0
 800994a:	d00e      	beq.n	800996a <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800994c:	69bb      	ldr	r3, [r7, #24]
 800994e:	f003 0320 	and.w	r3, r3, #32
 8009952:	2b00      	cmp	r3, #0
 8009954:	d009      	beq.n	800996a <HAL_UART_IRQHandler+0x56>
    {
      if (huart->RxISR != NULL)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800995a:	2b00      	cmp	r3, #0
 800995c:	f000 80eb 	beq.w	8009b36 <HAL_UART_IRQHandler+0x222>
      {
        huart->RxISR(huart);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	4798      	blx	r3
      }
      return;
 8009968:	e0e5      	b.n	8009b36 <HAL_UART_IRQHandler+0x222>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	2b00      	cmp	r3, #0
 800996e:	f000 80c0 	beq.w	8009af2 <HAL_UART_IRQHandler+0x1de>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	f003 0301 	and.w	r3, r3, #1
 8009978:	2b00      	cmp	r3, #0
 800997a:	d105      	bne.n	8009988 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800997c:	69bb      	ldr	r3, [r7, #24]
 800997e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009982:	2b00      	cmp	r3, #0
 8009984:	f000 80b5 	beq.w	8009af2 <HAL_UART_IRQHandler+0x1de>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009988:	69fb      	ldr	r3, [r7, #28]
 800998a:	f003 0301 	and.w	r3, r3, #1
 800998e:	2b00      	cmp	r3, #0
 8009990:	d00e      	beq.n	80099b0 <HAL_UART_IRQHandler+0x9c>
 8009992:	69bb      	ldr	r3, [r7, #24]
 8009994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009998:	2b00      	cmp	r3, #0
 800999a:	d009      	beq.n	80099b0 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	2201      	movs	r2, #1
 80099a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80099a8:	f043 0201 	orr.w	r2, r3, #1
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099b0:	69fb      	ldr	r3, [r7, #28]
 80099b2:	f003 0302 	and.w	r3, r3, #2
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d00e      	beq.n	80099d8 <HAL_UART_IRQHandler+0xc4>
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	f003 0301 	and.w	r3, r3, #1
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d009      	beq.n	80099d8 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	2202      	movs	r2, #2
 80099ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80099d0:	f043 0204 	orr.w	r2, r3, #4
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099d8:	69fb      	ldr	r3, [r7, #28]
 80099da:	f003 0304 	and.w	r3, r3, #4
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d00e      	beq.n	8009a00 <HAL_UART_IRQHandler+0xec>
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	f003 0301 	and.w	r3, r3, #1
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d009      	beq.n	8009a00 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	2204      	movs	r2, #4
 80099f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80099f8:	f043 0202 	orr.w	r2, r3, #2
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009a00:	69fb      	ldr	r3, [r7, #28]
 8009a02:	f003 0308 	and.w	r3, r3, #8
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d013      	beq.n	8009a32 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009a0a:	69bb      	ldr	r3, [r7, #24]
 8009a0c:	f003 0320 	and.w	r3, r3, #32
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d104      	bne.n	8009a1e <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d009      	beq.n	8009a32 <HAL_UART_IRQHandler+0x11e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2208      	movs	r2, #8
 8009a24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009a2a:	f043 0208 	orr.w	r2, r3, #8
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d07f      	beq.n	8009b3a <HAL_UART_IRQHandler+0x226>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009a3a:	69fb      	ldr	r3, [r7, #28]
 8009a3c:	f003 0320 	and.w	r3, r3, #32
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d00c      	beq.n	8009a5e <HAL_UART_IRQHandler+0x14a>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009a44:	69bb      	ldr	r3, [r7, #24]
 8009a46:	f003 0320 	and.w	r3, r3, #32
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d007      	beq.n	8009a5e <HAL_UART_IRQHandler+0x14a>
      {
        if (huart->RxISR != NULL)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d003      	beq.n	8009a5e <HAL_UART_IRQHandler+0x14a>
        {
          huart->RxISR(huart);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009a62:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	689b      	ldr	r3, [r3, #8]
 8009a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a6e:	2b40      	cmp	r3, #64	; 0x40
 8009a70:	d004      	beq.n	8009a7c <HAL_UART_IRQHandler+0x168>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d031      	beq.n	8009ae0 <HAL_UART_IRQHandler+0x1cc>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009a7c:	6878      	ldr	r0, [r7, #4]
 8009a7e:	f000 fc55 	bl	800a32c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	689b      	ldr	r3, [r3, #8]
 8009a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a8c:	2b40      	cmp	r3, #64	; 0x40
 8009a8e:	d123      	bne.n	8009ad8 <HAL_UART_IRQHandler+0x1c4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	689a      	ldr	r2, [r3, #8]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a9e:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d013      	beq.n	8009ad0 <HAL_UART_IRQHandler+0x1bc>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009aac:	4a26      	ldr	r2, [pc, #152]	; (8009b48 <HAL_UART_IRQHandler+0x234>)
 8009aae:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	f7fa fa97 	bl	8003fe8 <HAL_DMA_Abort_IT>
 8009aba:	4603      	mov	r3, r0
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d016      	beq.n	8009aee <HAL_UART_IRQHandler+0x1da>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009ac4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ac6:	687a      	ldr	r2, [r7, #4]
 8009ac8:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8009aca:	4610      	mov	r0, r2
 8009acc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ace:	e00e      	b.n	8009aee <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f000 f84f 	bl	8009b74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ad6:	e00a      	b.n	8009aee <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 f84b 	bl	8009b74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ade:	e006      	b.n	8009aee <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009ae0:	6878      	ldr	r0, [r7, #4]
 8009ae2:	f000 f847 	bl	8009b74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8009aec:	e025      	b.n	8009b3a <HAL_UART_IRQHandler+0x226>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009aee:	bf00      	nop
    return;
 8009af0:	e023      	b.n	8009b3a <HAL_UART_IRQHandler+0x226>

  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009af2:	69fb      	ldr	r3, [r7, #28]
 8009af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d00d      	beq.n	8009b18 <HAL_UART_IRQHandler+0x204>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009afc:	69bb      	ldr	r3, [r7, #24]
 8009afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d008      	beq.n	8009b18 <HAL_UART_IRQHandler+0x204>
  {
    if (huart->TxISR != NULL)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d017      	beq.n	8009b3e <HAL_UART_IRQHandler+0x22a>
    {
      huart->TxISR(huart);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	4798      	blx	r3
    }
    return;
 8009b16:	e012      	b.n	8009b3e <HAL_UART_IRQHandler+0x22a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009b18:	69fb      	ldr	r3, [r7, #28]
 8009b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d00e      	beq.n	8009b40 <HAL_UART_IRQHandler+0x22c>
 8009b22:	69bb      	ldr	r3, [r7, #24]
 8009b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d009      	beq.n	8009b40 <HAL_UART_IRQHandler+0x22c>
  {
    UART_EndTransmit_IT(huart);
 8009b2c:	6878      	ldr	r0, [r7, #4]
 8009b2e:	f000 fcaf 	bl	800a490 <UART_EndTransmit_IT>
    return;
 8009b32:	bf00      	nop
 8009b34:	e004      	b.n	8009b40 <HAL_UART_IRQHandler+0x22c>
      return;
 8009b36:	bf00      	nop
 8009b38:	e002      	b.n	8009b40 <HAL_UART_IRQHandler+0x22c>
    return;
 8009b3a:	bf00      	nop
 8009b3c:	e000      	b.n	8009b40 <HAL_UART_IRQHandler+0x22c>
    return;
 8009b3e:	bf00      	nop
  }

}
 8009b40:	3720      	adds	r7, #32
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}
 8009b46:	bf00      	nop
 8009b48:	0800a465 	.word	0x0800a465

08009b4c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b083      	sub	sp, #12
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009b54:	bf00      	nop
 8009b56:	370c      	adds	r7, #12
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5e:	4770      	bx	lr

08009b60 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009b60:	b480      	push	{r7}
 8009b62:	b083      	sub	sp, #12
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009b68:	bf00      	nop
 8009b6a:	370c      	adds	r7, #12
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr

08009b74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b083      	sub	sp, #12
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009b7c:	bf00      	nop
 8009b7e:	370c      	adds	r7, #12
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	4770      	bx	lr

08009b88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b088      	sub	sp, #32
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8009b90:	2300      	movs	r3, #0
 8009b92:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8009b94:	2300      	movs	r3, #0
 8009b96:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	689a      	ldr	r2, [r3, #8]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	691b      	ldr	r3, [r3, #16]
 8009ba0:	431a      	orrs	r2, r3
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	695b      	ldr	r3, [r3, #20]
 8009ba6:	431a      	orrs	r2, r3
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	69db      	ldr	r3, [r3, #28]
 8009bac:	4313      	orrs	r3, r2
 8009bae:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	4bb1      	ldr	r3, [pc, #708]	; (8009e7c <UART_SetConfig+0x2f4>)
 8009bb8:	4013      	ands	r3, r2
 8009bba:	687a      	ldr	r2, [r7, #4]
 8009bbc:	6812      	ldr	r2, [r2, #0]
 8009bbe:	6939      	ldr	r1, [r7, #16]
 8009bc0:	430b      	orrs	r3, r1
 8009bc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	685b      	ldr	r3, [r3, #4]
 8009bca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	68da      	ldr	r2, [r3, #12]
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	430a      	orrs	r2, r1
 8009bd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	699b      	ldr	r3, [r3, #24]
 8009bde:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6a1b      	ldr	r3, [r3, #32]
 8009be4:	693a      	ldr	r2, [r7, #16]
 8009be6:	4313      	orrs	r3, r2
 8009be8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	689b      	ldr	r3, [r3, #8]
 8009bf0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	693a      	ldr	r2, [r7, #16]
 8009bfa:	430a      	orrs	r2, r1
 8009bfc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	4a9f      	ldr	r2, [pc, #636]	; (8009e80 <UART_SetConfig+0x2f8>)
 8009c04:	4293      	cmp	r3, r2
 8009c06:	d121      	bne.n	8009c4c <UART_SetConfig+0xc4>
 8009c08:	4b9e      	ldr	r3, [pc, #632]	; (8009e84 <UART_SetConfig+0x2fc>)
 8009c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c0e:	f003 0303 	and.w	r3, r3, #3
 8009c12:	2b03      	cmp	r3, #3
 8009c14:	d816      	bhi.n	8009c44 <UART_SetConfig+0xbc>
 8009c16:	a201      	add	r2, pc, #4	; (adr r2, 8009c1c <UART_SetConfig+0x94>)
 8009c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c1c:	08009c2d 	.word	0x08009c2d
 8009c20:	08009c39 	.word	0x08009c39
 8009c24:	08009c33 	.word	0x08009c33
 8009c28:	08009c3f 	.word	0x08009c3f
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	77fb      	strb	r3, [r7, #31]
 8009c30:	e151      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009c32:	2302      	movs	r3, #2
 8009c34:	77fb      	strb	r3, [r7, #31]
 8009c36:	e14e      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009c38:	2304      	movs	r3, #4
 8009c3a:	77fb      	strb	r3, [r7, #31]
 8009c3c:	e14b      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009c3e:	2308      	movs	r3, #8
 8009c40:	77fb      	strb	r3, [r7, #31]
 8009c42:	e148      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009c44:	2310      	movs	r3, #16
 8009c46:	77fb      	strb	r3, [r7, #31]
 8009c48:	bf00      	nop
 8009c4a:	e144      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a8d      	ldr	r2, [pc, #564]	; (8009e88 <UART_SetConfig+0x300>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d134      	bne.n	8009cc0 <UART_SetConfig+0x138>
 8009c56:	4b8b      	ldr	r3, [pc, #556]	; (8009e84 <UART_SetConfig+0x2fc>)
 8009c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c5c:	f003 030c 	and.w	r3, r3, #12
 8009c60:	2b0c      	cmp	r3, #12
 8009c62:	d829      	bhi.n	8009cb8 <UART_SetConfig+0x130>
 8009c64:	a201      	add	r2, pc, #4	; (adr r2, 8009c6c <UART_SetConfig+0xe4>)
 8009c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c6a:	bf00      	nop
 8009c6c:	08009ca1 	.word	0x08009ca1
 8009c70:	08009cb9 	.word	0x08009cb9
 8009c74:	08009cb9 	.word	0x08009cb9
 8009c78:	08009cb9 	.word	0x08009cb9
 8009c7c:	08009cad 	.word	0x08009cad
 8009c80:	08009cb9 	.word	0x08009cb9
 8009c84:	08009cb9 	.word	0x08009cb9
 8009c88:	08009cb9 	.word	0x08009cb9
 8009c8c:	08009ca7 	.word	0x08009ca7
 8009c90:	08009cb9 	.word	0x08009cb9
 8009c94:	08009cb9 	.word	0x08009cb9
 8009c98:	08009cb9 	.word	0x08009cb9
 8009c9c:	08009cb3 	.word	0x08009cb3
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	77fb      	strb	r3, [r7, #31]
 8009ca4:	e117      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009ca6:	2302      	movs	r3, #2
 8009ca8:	77fb      	strb	r3, [r7, #31]
 8009caa:	e114      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009cac:	2304      	movs	r3, #4
 8009cae:	77fb      	strb	r3, [r7, #31]
 8009cb0:	e111      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009cb2:	2308      	movs	r3, #8
 8009cb4:	77fb      	strb	r3, [r7, #31]
 8009cb6:	e10e      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009cb8:	2310      	movs	r3, #16
 8009cba:	77fb      	strb	r3, [r7, #31]
 8009cbc:	bf00      	nop
 8009cbe:	e10a      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	4a71      	ldr	r2, [pc, #452]	; (8009e8c <UART_SetConfig+0x304>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d120      	bne.n	8009d0c <UART_SetConfig+0x184>
 8009cca:	4b6e      	ldr	r3, [pc, #440]	; (8009e84 <UART_SetConfig+0x2fc>)
 8009ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cd0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009cd4:	2b10      	cmp	r3, #16
 8009cd6:	d00f      	beq.n	8009cf8 <UART_SetConfig+0x170>
 8009cd8:	2b10      	cmp	r3, #16
 8009cda:	d802      	bhi.n	8009ce2 <UART_SetConfig+0x15a>
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d005      	beq.n	8009cec <UART_SetConfig+0x164>
 8009ce0:	e010      	b.n	8009d04 <UART_SetConfig+0x17c>
 8009ce2:	2b20      	cmp	r3, #32
 8009ce4:	d005      	beq.n	8009cf2 <UART_SetConfig+0x16a>
 8009ce6:	2b30      	cmp	r3, #48	; 0x30
 8009ce8:	d009      	beq.n	8009cfe <UART_SetConfig+0x176>
 8009cea:	e00b      	b.n	8009d04 <UART_SetConfig+0x17c>
 8009cec:	2300      	movs	r3, #0
 8009cee:	77fb      	strb	r3, [r7, #31]
 8009cf0:	e0f1      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009cf2:	2302      	movs	r3, #2
 8009cf4:	77fb      	strb	r3, [r7, #31]
 8009cf6:	e0ee      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009cf8:	2304      	movs	r3, #4
 8009cfa:	77fb      	strb	r3, [r7, #31]
 8009cfc:	e0eb      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009cfe:	2308      	movs	r3, #8
 8009d00:	77fb      	strb	r3, [r7, #31]
 8009d02:	e0e8      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009d04:	2310      	movs	r3, #16
 8009d06:	77fb      	strb	r3, [r7, #31]
 8009d08:	bf00      	nop
 8009d0a:	e0e4      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4a5f      	ldr	r2, [pc, #380]	; (8009e90 <UART_SetConfig+0x308>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d120      	bne.n	8009d58 <UART_SetConfig+0x1d0>
 8009d16:	4b5b      	ldr	r3, [pc, #364]	; (8009e84 <UART_SetConfig+0x2fc>)
 8009d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d1c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009d20:	2b40      	cmp	r3, #64	; 0x40
 8009d22:	d00f      	beq.n	8009d44 <UART_SetConfig+0x1bc>
 8009d24:	2b40      	cmp	r3, #64	; 0x40
 8009d26:	d802      	bhi.n	8009d2e <UART_SetConfig+0x1a6>
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d005      	beq.n	8009d38 <UART_SetConfig+0x1b0>
 8009d2c:	e010      	b.n	8009d50 <UART_SetConfig+0x1c8>
 8009d2e:	2b80      	cmp	r3, #128	; 0x80
 8009d30:	d005      	beq.n	8009d3e <UART_SetConfig+0x1b6>
 8009d32:	2bc0      	cmp	r3, #192	; 0xc0
 8009d34:	d009      	beq.n	8009d4a <UART_SetConfig+0x1c2>
 8009d36:	e00b      	b.n	8009d50 <UART_SetConfig+0x1c8>
 8009d38:	2300      	movs	r3, #0
 8009d3a:	77fb      	strb	r3, [r7, #31]
 8009d3c:	e0cb      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009d3e:	2302      	movs	r3, #2
 8009d40:	77fb      	strb	r3, [r7, #31]
 8009d42:	e0c8      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009d44:	2304      	movs	r3, #4
 8009d46:	77fb      	strb	r3, [r7, #31]
 8009d48:	e0c5      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009d4a:	2308      	movs	r3, #8
 8009d4c:	77fb      	strb	r3, [r7, #31]
 8009d4e:	e0c2      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009d50:	2310      	movs	r3, #16
 8009d52:	77fb      	strb	r3, [r7, #31]
 8009d54:	bf00      	nop
 8009d56:	e0be      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4a4d      	ldr	r2, [pc, #308]	; (8009e94 <UART_SetConfig+0x30c>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d124      	bne.n	8009dac <UART_SetConfig+0x224>
 8009d62:	4b48      	ldr	r3, [pc, #288]	; (8009e84 <UART_SetConfig+0x2fc>)
 8009d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d70:	d012      	beq.n	8009d98 <UART_SetConfig+0x210>
 8009d72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d76:	d802      	bhi.n	8009d7e <UART_SetConfig+0x1f6>
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d007      	beq.n	8009d8c <UART_SetConfig+0x204>
 8009d7c:	e012      	b.n	8009da4 <UART_SetConfig+0x21c>
 8009d7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d82:	d006      	beq.n	8009d92 <UART_SetConfig+0x20a>
 8009d84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009d88:	d009      	beq.n	8009d9e <UART_SetConfig+0x216>
 8009d8a:	e00b      	b.n	8009da4 <UART_SetConfig+0x21c>
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	77fb      	strb	r3, [r7, #31]
 8009d90:	e0a1      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009d92:	2302      	movs	r3, #2
 8009d94:	77fb      	strb	r3, [r7, #31]
 8009d96:	e09e      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009d98:	2304      	movs	r3, #4
 8009d9a:	77fb      	strb	r3, [r7, #31]
 8009d9c:	e09b      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009d9e:	2308      	movs	r3, #8
 8009da0:	77fb      	strb	r3, [r7, #31]
 8009da2:	e098      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009da4:	2310      	movs	r3, #16
 8009da6:	77fb      	strb	r3, [r7, #31]
 8009da8:	bf00      	nop
 8009daa:	e094      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	4a39      	ldr	r2, [pc, #228]	; (8009e98 <UART_SetConfig+0x310>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d124      	bne.n	8009e00 <UART_SetConfig+0x278>
 8009db6:	4b33      	ldr	r3, [pc, #204]	; (8009e84 <UART_SetConfig+0x2fc>)
 8009db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009dbc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009dc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009dc4:	d012      	beq.n	8009dec <UART_SetConfig+0x264>
 8009dc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009dca:	d802      	bhi.n	8009dd2 <UART_SetConfig+0x24a>
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d007      	beq.n	8009de0 <UART_SetConfig+0x258>
 8009dd0:	e012      	b.n	8009df8 <UART_SetConfig+0x270>
 8009dd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009dd6:	d006      	beq.n	8009de6 <UART_SetConfig+0x25e>
 8009dd8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009ddc:	d009      	beq.n	8009df2 <UART_SetConfig+0x26a>
 8009dde:	e00b      	b.n	8009df8 <UART_SetConfig+0x270>
 8009de0:	2301      	movs	r3, #1
 8009de2:	77fb      	strb	r3, [r7, #31]
 8009de4:	e077      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009de6:	2302      	movs	r3, #2
 8009de8:	77fb      	strb	r3, [r7, #31]
 8009dea:	e074      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009dec:	2304      	movs	r3, #4
 8009dee:	77fb      	strb	r3, [r7, #31]
 8009df0:	e071      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009df2:	2308      	movs	r3, #8
 8009df4:	77fb      	strb	r3, [r7, #31]
 8009df6:	e06e      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009df8:	2310      	movs	r3, #16
 8009dfa:	77fb      	strb	r3, [r7, #31]
 8009dfc:	bf00      	nop
 8009dfe:	e06a      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	4a25      	ldr	r2, [pc, #148]	; (8009e9c <UART_SetConfig+0x314>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d124      	bne.n	8009e54 <UART_SetConfig+0x2cc>
 8009e0a:	4b1e      	ldr	r3, [pc, #120]	; (8009e84 <UART_SetConfig+0x2fc>)
 8009e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e10:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8009e14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e18:	d012      	beq.n	8009e40 <UART_SetConfig+0x2b8>
 8009e1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e1e:	d802      	bhi.n	8009e26 <UART_SetConfig+0x29e>
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d007      	beq.n	8009e34 <UART_SetConfig+0x2ac>
 8009e24:	e012      	b.n	8009e4c <UART_SetConfig+0x2c4>
 8009e26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e2a:	d006      	beq.n	8009e3a <UART_SetConfig+0x2b2>
 8009e2c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009e30:	d009      	beq.n	8009e46 <UART_SetConfig+0x2be>
 8009e32:	e00b      	b.n	8009e4c <UART_SetConfig+0x2c4>
 8009e34:	2300      	movs	r3, #0
 8009e36:	77fb      	strb	r3, [r7, #31]
 8009e38:	e04d      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009e3a:	2302      	movs	r3, #2
 8009e3c:	77fb      	strb	r3, [r7, #31]
 8009e3e:	e04a      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009e40:	2304      	movs	r3, #4
 8009e42:	77fb      	strb	r3, [r7, #31]
 8009e44:	e047      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009e46:	2308      	movs	r3, #8
 8009e48:	77fb      	strb	r3, [r7, #31]
 8009e4a:	e044      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009e4c:	2310      	movs	r3, #16
 8009e4e:	77fb      	strb	r3, [r7, #31]
 8009e50:	bf00      	nop
 8009e52:	e040      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4a11      	ldr	r2, [pc, #68]	; (8009ea0 <UART_SetConfig+0x318>)
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d139      	bne.n	8009ed2 <UART_SetConfig+0x34a>
 8009e5e:	4b09      	ldr	r3, [pc, #36]	; (8009e84 <UART_SetConfig+0x2fc>)
 8009e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e64:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009e68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009e6c:	d027      	beq.n	8009ebe <UART_SetConfig+0x336>
 8009e6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009e72:	d817      	bhi.n	8009ea4 <UART_SetConfig+0x31c>
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d01c      	beq.n	8009eb2 <UART_SetConfig+0x32a>
 8009e78:	e027      	b.n	8009eca <UART_SetConfig+0x342>
 8009e7a:	bf00      	nop
 8009e7c:	efff69f3 	.word	0xefff69f3
 8009e80:	40011000 	.word	0x40011000
 8009e84:	40023800 	.word	0x40023800
 8009e88:	40004400 	.word	0x40004400
 8009e8c:	40004800 	.word	0x40004800
 8009e90:	40004c00 	.word	0x40004c00
 8009e94:	40005000 	.word	0x40005000
 8009e98:	40011400 	.word	0x40011400
 8009e9c:	40007800 	.word	0x40007800
 8009ea0:	40007c00 	.word	0x40007c00
 8009ea4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ea8:	d006      	beq.n	8009eb8 <UART_SetConfig+0x330>
 8009eaa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009eae:	d009      	beq.n	8009ec4 <UART_SetConfig+0x33c>
 8009eb0:	e00b      	b.n	8009eca <UART_SetConfig+0x342>
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	77fb      	strb	r3, [r7, #31]
 8009eb6:	e00e      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009eb8:	2302      	movs	r3, #2
 8009eba:	77fb      	strb	r3, [r7, #31]
 8009ebc:	e00b      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009ebe:	2304      	movs	r3, #4
 8009ec0:	77fb      	strb	r3, [r7, #31]
 8009ec2:	e008      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009ec4:	2308      	movs	r3, #8
 8009ec6:	77fb      	strb	r3, [r7, #31]
 8009ec8:	e005      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009eca:	2310      	movs	r3, #16
 8009ecc:	77fb      	strb	r3, [r7, #31]
 8009ece:	bf00      	nop
 8009ed0:	e001      	b.n	8009ed6 <UART_SetConfig+0x34e>
 8009ed2:	2310      	movs	r3, #16
 8009ed4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	69db      	ldr	r3, [r3, #28]
 8009eda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ede:	d17c      	bne.n	8009fda <UART_SetConfig+0x452>
  {
    switch (clocksource)
 8009ee0:	7ffb      	ldrb	r3, [r7, #31]
 8009ee2:	2b08      	cmp	r3, #8
 8009ee4:	d859      	bhi.n	8009f9a <UART_SetConfig+0x412>
 8009ee6:	a201      	add	r2, pc, #4	; (adr r2, 8009eec <UART_SetConfig+0x364>)
 8009ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eec:	08009f11 	.word	0x08009f11
 8009ef0:	08009f2f 	.word	0x08009f2f
 8009ef4:	08009f4d 	.word	0x08009f4d
 8009ef8:	08009f9b 	.word	0x08009f9b
 8009efc:	08009f65 	.word	0x08009f65
 8009f00:	08009f9b 	.word	0x08009f9b
 8009f04:	08009f9b 	.word	0x08009f9b
 8009f08:	08009f9b 	.word	0x08009f9b
 8009f0c:	08009f83 	.word	0x08009f83
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009f10:	f7fd fb38 	bl	8007584 <HAL_RCC_GetPCLK1Freq>
 8009f14:	4603      	mov	r3, r0
 8009f16:	005a      	lsls	r2, r3, #1
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	685b      	ldr	r3, [r3, #4]
 8009f1c:	085b      	lsrs	r3, r3, #1
 8009f1e:	441a      	add	r2, r3
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	685b      	ldr	r3, [r3, #4]
 8009f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f28:	b29b      	uxth	r3, r3
 8009f2a:	61bb      	str	r3, [r7, #24]
        break;
 8009f2c:	e038      	b.n	8009fa0 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009f2e:	f7fd fb3d 	bl	80075ac <HAL_RCC_GetPCLK2Freq>
 8009f32:	4603      	mov	r3, r0
 8009f34:	005a      	lsls	r2, r3, #1
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	685b      	ldr	r3, [r3, #4]
 8009f3a:	085b      	lsrs	r3, r3, #1
 8009f3c:	441a      	add	r2, r3
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	685b      	ldr	r3, [r3, #4]
 8009f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f46:	b29b      	uxth	r3, r3
 8009f48:	61bb      	str	r3, [r7, #24]
        break;
 8009f4a:	e029      	b.n	8009fa0 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	085a      	lsrs	r2, r3, #1
 8009f52:	4b5d      	ldr	r3, [pc, #372]	; (800a0c8 <UART_SetConfig+0x540>)
 8009f54:	4413      	add	r3, r2
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	6852      	ldr	r2, [r2, #4]
 8009f5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f5e:	b29b      	uxth	r3, r3
 8009f60:	61bb      	str	r3, [r7, #24]
        break;
 8009f62:	e01d      	b.n	8009fa0 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009f64:	f7fd fa2a 	bl	80073bc <HAL_RCC_GetSysClockFreq>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	005a      	lsls	r2, r3, #1
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	085b      	lsrs	r3, r3, #1
 8009f72:	441a      	add	r2, r3
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	685b      	ldr	r3, [r3, #4]
 8009f78:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f7c:	b29b      	uxth	r3, r3
 8009f7e:	61bb      	str	r3, [r7, #24]
        break;
 8009f80:	e00e      	b.n	8009fa0 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	685b      	ldr	r3, [r3, #4]
 8009f86:	085b      	lsrs	r3, r3, #1
 8009f88:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f94:	b29b      	uxth	r3, r3
 8009f96:	61bb      	str	r3, [r7, #24]
        break;
 8009f98:	e002      	b.n	8009fa0 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	75fb      	strb	r3, [r7, #23]
        break;
 8009f9e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fa0:	69bb      	ldr	r3, [r7, #24]
 8009fa2:	2b0f      	cmp	r3, #15
 8009fa4:	d916      	bls.n	8009fd4 <UART_SetConfig+0x44c>
 8009fa6:	69bb      	ldr	r3, [r7, #24]
 8009fa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009fac:	d212      	bcs.n	8009fd4 <UART_SetConfig+0x44c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009fae:	69bb      	ldr	r3, [r7, #24]
 8009fb0:	b29b      	uxth	r3, r3
 8009fb2:	f023 030f 	bic.w	r3, r3, #15
 8009fb6:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009fb8:	69bb      	ldr	r3, [r7, #24]
 8009fba:	085b      	lsrs	r3, r3, #1
 8009fbc:	b29b      	uxth	r3, r3
 8009fbe:	f003 0307 	and.w	r3, r3, #7
 8009fc2:	b29a      	uxth	r2, r3
 8009fc4:	89fb      	ldrh	r3, [r7, #14]
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	89fa      	ldrh	r2, [r7, #14]
 8009fd0:	60da      	str	r2, [r3, #12]
 8009fd2:	e06e      	b.n	800a0b2 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	75fb      	strb	r3, [r7, #23]
 8009fd8:	e06b      	b.n	800a0b2 <UART_SetConfig+0x52a>
    }
  }
  else
  {
    switch (clocksource)
 8009fda:	7ffb      	ldrb	r3, [r7, #31]
 8009fdc:	2b08      	cmp	r3, #8
 8009fde:	d857      	bhi.n	800a090 <UART_SetConfig+0x508>
 8009fe0:	a201      	add	r2, pc, #4	; (adr r2, 8009fe8 <UART_SetConfig+0x460>)
 8009fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fe6:	bf00      	nop
 8009fe8:	0800a00d 	.word	0x0800a00d
 8009fec:	0800a029 	.word	0x0800a029
 8009ff0:	0800a045 	.word	0x0800a045
 8009ff4:	0800a091 	.word	0x0800a091
 8009ff8:	0800a05d 	.word	0x0800a05d
 8009ffc:	0800a091 	.word	0x0800a091
 800a000:	0800a091 	.word	0x0800a091
 800a004:	0800a091 	.word	0x0800a091
 800a008:	0800a079 	.word	0x0800a079
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800a00c:	f7fd faba 	bl	8007584 <HAL_RCC_GetPCLK1Freq>
 800a010:	4602      	mov	r2, r0
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	085b      	lsrs	r3, r3, #1
 800a018:	441a      	add	r2, r3
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	685b      	ldr	r3, [r3, #4]
 800a01e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a022:	b29b      	uxth	r3, r3
 800a024:	61bb      	str	r3, [r7, #24]
        break;
 800a026:	e036      	b.n	800a096 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800a028:	f7fd fac0 	bl	80075ac <HAL_RCC_GetPCLK2Freq>
 800a02c:	4602      	mov	r2, r0
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	685b      	ldr	r3, [r3, #4]
 800a032:	085b      	lsrs	r3, r3, #1
 800a034:	441a      	add	r2, r3
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a03e:	b29b      	uxth	r3, r3
 800a040:	61bb      	str	r3, [r7, #24]
        break;
 800a042:	e028      	b.n	800a096 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	685b      	ldr	r3, [r3, #4]
 800a048:	085a      	lsrs	r2, r3, #1
 800a04a:	4b20      	ldr	r3, [pc, #128]	; (800a0cc <UART_SetConfig+0x544>)
 800a04c:	4413      	add	r3, r2
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	6852      	ldr	r2, [r2, #4]
 800a052:	fbb3 f3f2 	udiv	r3, r3, r2
 800a056:	b29b      	uxth	r3, r3
 800a058:	61bb      	str	r3, [r7, #24]
        break;
 800a05a:	e01c      	b.n	800a096 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800a05c:	f7fd f9ae 	bl	80073bc <HAL_RCC_GetSysClockFreq>
 800a060:	4602      	mov	r2, r0
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	685b      	ldr	r3, [r3, #4]
 800a066:	085b      	lsrs	r3, r3, #1
 800a068:	441a      	add	r2, r3
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a072:	b29b      	uxth	r3, r3
 800a074:	61bb      	str	r3, [r7, #24]
        break;
 800a076:	e00e      	b.n	800a096 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	085b      	lsrs	r3, r3, #1
 800a07e:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	fbb2 f3f3 	udiv	r3, r2, r3
 800a08a:	b29b      	uxth	r3, r3
 800a08c:	61bb      	str	r3, [r7, #24]
        break;
 800a08e:	e002      	b.n	800a096 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800a090:	2301      	movs	r3, #1
 800a092:	75fb      	strb	r3, [r7, #23]
        break;
 800a094:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a096:	69bb      	ldr	r3, [r7, #24]
 800a098:	2b0f      	cmp	r3, #15
 800a09a:	d908      	bls.n	800a0ae <UART_SetConfig+0x526>
 800a09c:	69bb      	ldr	r3, [r7, #24]
 800a09e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0a2:	d204      	bcs.n	800a0ae <UART_SetConfig+0x526>
    {
      huart->Instance->BRR = usartdiv;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	69ba      	ldr	r2, [r7, #24]
 800a0aa:	60da      	str	r2, [r3, #12]
 800a0ac:	e001      	b.n	800a0b2 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800a0be:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3720      	adds	r7, #32
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}
 800a0c8:	01e84800 	.word	0x01e84800
 800a0cc:	00f42400 	.word	0x00f42400

0800a0d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b083      	sub	sp, #12
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0dc:	f003 0301 	and.w	r3, r3, #1
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d00a      	beq.n	800a0fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	685b      	ldr	r3, [r3, #4]
 800a0ea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	430a      	orrs	r2, r1
 800a0f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0fe:	f003 0302 	and.w	r3, r3, #2
 800a102:	2b00      	cmp	r3, #0
 800a104:	d00a      	beq.n	800a11c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	430a      	orrs	r2, r1
 800a11a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a120:	f003 0304 	and.w	r3, r3, #4
 800a124:	2b00      	cmp	r3, #0
 800a126:	d00a      	beq.n	800a13e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	430a      	orrs	r2, r1
 800a13c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a142:	f003 0308 	and.w	r3, r3, #8
 800a146:	2b00      	cmp	r3, #0
 800a148:	d00a      	beq.n	800a160 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	685b      	ldr	r3, [r3, #4]
 800a150:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	430a      	orrs	r2, r1
 800a15e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a164:	f003 0310 	and.w	r3, r3, #16
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d00a      	beq.n	800a182 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	689b      	ldr	r3, [r3, #8]
 800a172:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	430a      	orrs	r2, r1
 800a180:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a186:	f003 0320 	and.w	r3, r3, #32
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d00a      	beq.n	800a1a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	430a      	orrs	r2, r1
 800a1a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d01a      	beq.n	800a1e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	685b      	ldr	r3, [r3, #4]
 800a1b6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	430a      	orrs	r2, r1
 800a1c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a1ce:	d10a      	bne.n	800a1e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	685b      	ldr	r3, [r3, #4]
 800a1d6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	430a      	orrs	r2, r1
 800a1e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d00a      	beq.n	800a208 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	685b      	ldr	r3, [r3, #4]
 800a1f8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	430a      	orrs	r2, r1
 800a206:	605a      	str	r2, [r3, #4]
  }
}
 800a208:	bf00      	nop
 800a20a:	370c      	adds	r7, #12
 800a20c:	46bd      	mov	sp, r7
 800a20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a212:	4770      	bx	lr

0800a214 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b086      	sub	sp, #24
 800a218:	af02      	add	r7, sp, #8
 800a21a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2200      	movs	r2, #0
 800a220:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a222:	f7f8 febd 	bl	8002fa0 <HAL_GetTick>
 800a226:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f003 0308 	and.w	r3, r3, #8
 800a232:	2b08      	cmp	r3, #8
 800a234:	d10e      	bne.n	800a254 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a236:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a23a:	9300      	str	r3, [sp, #0]
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	2200      	movs	r2, #0
 800a240:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f000 f814 	bl	800a272 <UART_WaitOnFlagUntilTimeout>
 800a24a:	4603      	mov	r3, r0
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d001      	beq.n	800a254 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a250:	2303      	movs	r3, #3
 800a252:	e00a      	b.n	800a26a <UART_CheckIdleState+0x56>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2220      	movs	r2, #32
 800a258:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2220      	movs	r2, #32
 800a25e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2200      	movs	r2, #0
 800a264:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800a268:	2300      	movs	r3, #0
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3710      	adds	r7, #16
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}

0800a272 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a272:	b580      	push	{r7, lr}
 800a274:	b084      	sub	sp, #16
 800a276:	af00      	add	r7, sp, #0
 800a278:	60f8      	str	r0, [r7, #12]
 800a27a:	60b9      	str	r1, [r7, #8]
 800a27c:	603b      	str	r3, [r7, #0]
 800a27e:	4613      	mov	r3, r2
 800a280:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a282:	e02a      	b.n	800a2da <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a284:	69bb      	ldr	r3, [r7, #24]
 800a286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a28a:	d026      	beq.n	800a2da <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a28c:	f7f8 fe88 	bl	8002fa0 <HAL_GetTick>
 800a290:	4602      	mov	r2, r0
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	1ad3      	subs	r3, r2, r3
 800a296:	69ba      	ldr	r2, [r7, #24]
 800a298:	429a      	cmp	r2, r3
 800a29a:	d302      	bcc.n	800a2a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800a29c:	69bb      	ldr	r3, [r7, #24]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d11b      	bne.n	800a2da <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	681a      	ldr	r2, [r3, #0]
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a2b0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	689a      	ldr	r2, [r3, #8]
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f022 0201 	bic.w	r2, r2, #1
 800a2c0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	2220      	movs	r2, #32
 800a2c6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2220      	movs	r2, #32
 800a2cc:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800a2d6:	2303      	movs	r3, #3
 800a2d8:	e00f      	b.n	800a2fa <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	69da      	ldr	r2, [r3, #28]
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	4013      	ands	r3, r2
 800a2e4:	68ba      	ldr	r2, [r7, #8]
 800a2e6:	429a      	cmp	r2, r3
 800a2e8:	bf0c      	ite	eq
 800a2ea:	2301      	moveq	r3, #1
 800a2ec:	2300      	movne	r3, #0
 800a2ee:	b2db      	uxtb	r3, r3
 800a2f0:	461a      	mov	r2, r3
 800a2f2:	79fb      	ldrb	r3, [r7, #7]
 800a2f4:	429a      	cmp	r2, r3
 800a2f6:	d0c5      	beq.n	800a284 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a2f8:	2300      	movs	r3, #0
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3710      	adds	r7, #16
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}

0800a302 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a302:	b480      	push	{r7}
 800a304:	b083      	sub	sp, #12
 800a306:	af00      	add	r7, sp, #0
 800a308:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	681a      	ldr	r2, [r3, #0]
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a318:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2220      	movs	r2, #32
 800a31e:	675a      	str	r2, [r3, #116]	; 0x74
}
 800a320:	bf00      	nop
 800a322:	370c      	adds	r7, #12
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr

0800a32c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b083      	sub	sp, #12
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	681a      	ldr	r2, [r3, #0]
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a342:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	689a      	ldr	r2, [r3, #8]
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f022 0201 	bic.w	r2, r2, #1
 800a352:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2220      	movs	r2, #32
 800a358:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2200      	movs	r2, #0
 800a35e:	661a      	str	r2, [r3, #96]	; 0x60
}
 800a360:	bf00      	nop
 800a362:	370c      	adds	r7, #12
 800a364:	46bd      	mov	sp, r7
 800a366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36a:	4770      	bx	lr

0800a36c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a378:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	69db      	ldr	r3, [r3, #28]
 800a37e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a382:	d01e      	beq.n	800a3c2 <UART_DMAReceiveCplt+0x56>
  {
    huart->RxXferCount = 0U;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2200      	movs	r2, #0
 800a388:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	681a      	ldr	r2, [r3, #0]
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a39a:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	689a      	ldr	r2, [r3, #8]
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f022 0201 	bic.w	r2, r2, #1
 800a3aa:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	689a      	ldr	r2, [r3, #8]
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a3ba:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2220      	movs	r2, #32
 800a3c0:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800a3c2:	68f8      	ldr	r0, [r7, #12]
 800a3c4:	f7f6 fd26 	bl	8000e14 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3c8:	bf00      	nop
 800a3ca:	3710      	adds	r7, #16
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}

0800a3d0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b084      	sub	sp, #16
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3dc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800a3de:	68f8      	ldr	r0, [r7, #12]
 800a3e0:	f7ff fbbe 	bl	8009b60 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3e4:	bf00      	nop
 800a3e6:	3710      	adds	r7, #16
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}

0800a3ec <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b086      	sub	sp, #24
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3f8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a3fe:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a404:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	689b      	ldr	r3, [r3, #8]
 800a40c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a410:	2b80      	cmp	r3, #128	; 0x80
 800a412:	d109      	bne.n	800a428 <UART_DMAError+0x3c>
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	2b21      	cmp	r3, #33	; 0x21
 800a418:	d106      	bne.n	800a428 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a41a:	697b      	ldr	r3, [r7, #20]
 800a41c:	2200      	movs	r2, #0
 800a41e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800a422:	6978      	ldr	r0, [r7, #20]
 800a424:	f7ff ff6d 	bl	800a302 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	689b      	ldr	r3, [r3, #8]
 800a42e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a432:	2b40      	cmp	r3, #64	; 0x40
 800a434:	d109      	bne.n	800a44a <UART_DMAError+0x5e>
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	2b22      	cmp	r3, #34	; 0x22
 800a43a:	d106      	bne.n	800a44a <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	2200      	movs	r2, #0
 800a440:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800a444:	6978      	ldr	r0, [r7, #20]
 800a446:	f7ff ff71 	bl	800a32c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a44a:	697b      	ldr	r3, [r7, #20]
 800a44c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a44e:	f043 0210 	orr.w	r2, r3, #16
 800a452:	697b      	ldr	r3, [r7, #20]
 800a454:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a456:	6978      	ldr	r0, [r7, #20]
 800a458:	f7ff fb8c 	bl	8009b74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a45c:	bf00      	nop
 800a45e:	3718      	adds	r7, #24
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}

0800a464 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b084      	sub	sp, #16
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a470:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	2200      	movs	r2, #0
 800a476:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	2200      	movs	r2, #0
 800a47e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a482:	68f8      	ldr	r0, [r7, #12]
 800a484:	f7ff fb76 	bl	8009b74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a488:	bf00      	nop
 800a48a:	3710      	adds	r7, #16
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}

0800a490 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b082      	sub	sp, #8
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	681a      	ldr	r2, [r3, #0]
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a4a6:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2220      	movs	r2, #32
 800a4ac:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f7ff fb49 	bl	8009b4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4ba:	bf00      	nop
 800a4bc:	3708      	adds	r7, #8
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}
	...

0800a4c4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a4c4:	b084      	sub	sp, #16
 800a4c6:	b580      	push	{r7, lr}
 800a4c8:	b084      	sub	sp, #16
 800a4ca:	af00      	add	r7, sp, #0
 800a4cc:	6078      	str	r0, [r7, #4]
 800a4ce:	f107 001c 	add.w	r0, r7, #28
 800a4d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a4d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4d8:	2b01      	cmp	r3, #1
 800a4da:	d120      	bne.n	800a51e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4e0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	68da      	ldr	r2, [r3, #12]
 800a4ec:	4b20      	ldr	r3, [pc, #128]	; (800a570 <USB_CoreInit+0xac>)
 800a4ee:	4013      	ands	r3, r2
 800a4f0:	687a      	ldr	r2, [r7, #4]
 800a4f2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	68db      	ldr	r3, [r3, #12]
 800a4f8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a500:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a502:	2b01      	cmp	r3, #1
 800a504:	d105      	bne.n	800a512 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	68db      	ldr	r3, [r3, #12]
 800a50a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f001 fa46 	bl	800b9a4 <USB_CoreReset>
 800a518:	4603      	mov	r3, r0
 800a51a:	73fb      	strb	r3, [r7, #15]
 800a51c:	e010      	b.n	800a540 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	68db      	ldr	r3, [r3, #12]
 800a522:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f001 fa3a 	bl	800b9a4 <USB_CoreReset>
 800a530:	4603      	mov	r3, r0
 800a532:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a538:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800a540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a542:	2b01      	cmp	r3, #1
 800a544:	d10b      	bne.n	800a55e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	689b      	ldr	r3, [r3, #8]
 800a54a:	f043 0206 	orr.w	r2, r3, #6
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	689b      	ldr	r3, [r3, #8]
 800a556:	f043 0220 	orr.w	r2, r3, #32
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a55e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a560:	4618      	mov	r0, r3
 800a562:	3710      	adds	r7, #16
 800a564:	46bd      	mov	sp, r7
 800a566:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a56a:	b004      	add	sp, #16
 800a56c:	4770      	bx	lr
 800a56e:	bf00      	nop
 800a570:	ffbdffbf 	.word	0xffbdffbf

0800a574 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a574:	b480      	push	{r7}
 800a576:	b087      	sub	sp, #28
 800a578:	af00      	add	r7, sp, #0
 800a57a:	60f8      	str	r0, [r7, #12]
 800a57c:	60b9      	str	r1, [r7, #8]
 800a57e:	4613      	mov	r3, r2
 800a580:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USB_OTG_SPEED_FULL)
 800a582:	79fb      	ldrb	r3, [r7, #7]
 800a584:	2b03      	cmp	r3, #3
 800a586:	d165      	bne.n	800a654 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	4a41      	ldr	r2, [pc, #260]	; (800a690 <USB_SetTurnaroundTime+0x11c>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d906      	bls.n	800a59e <USB_SetTurnaroundTime+0x2a>
 800a590:	68bb      	ldr	r3, [r7, #8]
 800a592:	4a40      	ldr	r2, [pc, #256]	; (800a694 <USB_SetTurnaroundTime+0x120>)
 800a594:	4293      	cmp	r3, r2
 800a596:	d802      	bhi.n	800a59e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a598:	230f      	movs	r3, #15
 800a59a:	617b      	str	r3, [r7, #20]
 800a59c:	e062      	b.n	800a664 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a59e:	68bb      	ldr	r3, [r7, #8]
 800a5a0:	4a3c      	ldr	r2, [pc, #240]	; (800a694 <USB_SetTurnaroundTime+0x120>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d906      	bls.n	800a5b4 <USB_SetTurnaroundTime+0x40>
 800a5a6:	68bb      	ldr	r3, [r7, #8]
 800a5a8:	4a3b      	ldr	r2, [pc, #236]	; (800a698 <USB_SetTurnaroundTime+0x124>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d802      	bhi.n	800a5b4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a5ae:	230e      	movs	r3, #14
 800a5b0:	617b      	str	r3, [r7, #20]
 800a5b2:	e057      	b.n	800a664 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a5b4:	68bb      	ldr	r3, [r7, #8]
 800a5b6:	4a38      	ldr	r2, [pc, #224]	; (800a698 <USB_SetTurnaroundTime+0x124>)
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	d906      	bls.n	800a5ca <USB_SetTurnaroundTime+0x56>
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	4a37      	ldr	r2, [pc, #220]	; (800a69c <USB_SetTurnaroundTime+0x128>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d802      	bhi.n	800a5ca <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a5c4:	230d      	movs	r3, #13
 800a5c6:	617b      	str	r3, [r7, #20]
 800a5c8:	e04c      	b.n	800a664 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	4a33      	ldr	r2, [pc, #204]	; (800a69c <USB_SetTurnaroundTime+0x128>)
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d906      	bls.n	800a5e0 <USB_SetTurnaroundTime+0x6c>
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	4a32      	ldr	r2, [pc, #200]	; (800a6a0 <USB_SetTurnaroundTime+0x12c>)
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d802      	bhi.n	800a5e0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a5da:	230c      	movs	r3, #12
 800a5dc:	617b      	str	r3, [r7, #20]
 800a5de:	e041      	b.n	800a664 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	4a2f      	ldr	r2, [pc, #188]	; (800a6a0 <USB_SetTurnaroundTime+0x12c>)
 800a5e4:	4293      	cmp	r3, r2
 800a5e6:	d906      	bls.n	800a5f6 <USB_SetTurnaroundTime+0x82>
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	4a2e      	ldr	r2, [pc, #184]	; (800a6a4 <USB_SetTurnaroundTime+0x130>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d802      	bhi.n	800a5f6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a5f0:	230b      	movs	r3, #11
 800a5f2:	617b      	str	r3, [r7, #20]
 800a5f4:	e036      	b.n	800a664 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a5f6:	68bb      	ldr	r3, [r7, #8]
 800a5f8:	4a2a      	ldr	r2, [pc, #168]	; (800a6a4 <USB_SetTurnaroundTime+0x130>)
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	d906      	bls.n	800a60c <USB_SetTurnaroundTime+0x98>
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	4a29      	ldr	r2, [pc, #164]	; (800a6a8 <USB_SetTurnaroundTime+0x134>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d802      	bhi.n	800a60c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a606:	230a      	movs	r3, #10
 800a608:	617b      	str	r3, [r7, #20]
 800a60a:	e02b      	b.n	800a664 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	4a26      	ldr	r2, [pc, #152]	; (800a6a8 <USB_SetTurnaroundTime+0x134>)
 800a610:	4293      	cmp	r3, r2
 800a612:	d906      	bls.n	800a622 <USB_SetTurnaroundTime+0xae>
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	4a25      	ldr	r2, [pc, #148]	; (800a6ac <USB_SetTurnaroundTime+0x138>)
 800a618:	4293      	cmp	r3, r2
 800a61a:	d802      	bhi.n	800a622 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a61c:	2309      	movs	r3, #9
 800a61e:	617b      	str	r3, [r7, #20]
 800a620:	e020      	b.n	800a664 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	4a21      	ldr	r2, [pc, #132]	; (800a6ac <USB_SetTurnaroundTime+0x138>)
 800a626:	4293      	cmp	r3, r2
 800a628:	d906      	bls.n	800a638 <USB_SetTurnaroundTime+0xc4>
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	4a20      	ldr	r2, [pc, #128]	; (800a6b0 <USB_SetTurnaroundTime+0x13c>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	d802      	bhi.n	800a638 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a632:	2308      	movs	r3, #8
 800a634:	617b      	str	r3, [r7, #20]
 800a636:	e015      	b.n	800a664 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	4a1d      	ldr	r2, [pc, #116]	; (800a6b0 <USB_SetTurnaroundTime+0x13c>)
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d906      	bls.n	800a64e <USB_SetTurnaroundTime+0xda>
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	4a1c      	ldr	r2, [pc, #112]	; (800a6b4 <USB_SetTurnaroundTime+0x140>)
 800a644:	4293      	cmp	r3, r2
 800a646:	d802      	bhi.n	800a64e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a648:	2307      	movs	r3, #7
 800a64a:	617b      	str	r3, [r7, #20]
 800a64c:	e00a      	b.n	800a664 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a64e:	2306      	movs	r3, #6
 800a650:	617b      	str	r3, [r7, #20]
 800a652:	e007      	b.n	800a664 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USB_OTG_SPEED_HIGH)
 800a654:	79fb      	ldrb	r3, [r7, #7]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d102      	bne.n	800a660 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a65a:	2309      	movs	r3, #9
 800a65c:	617b      	str	r3, [r7, #20]
 800a65e:	e001      	b.n	800a664 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a660:	2309      	movs	r3, #9
 800a662:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	68db      	ldr	r3, [r3, #12]
 800a668:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	68da      	ldr	r2, [r3, #12]
 800a674:	697b      	ldr	r3, [r7, #20]
 800a676:	029b      	lsls	r3, r3, #10
 800a678:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a67c:	431a      	orrs	r2, r3
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a682:	2300      	movs	r3, #0
}
 800a684:	4618      	mov	r0, r3
 800a686:	371c      	adds	r7, #28
 800a688:	46bd      	mov	sp, r7
 800a68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68e:	4770      	bx	lr
 800a690:	00d8acbf 	.word	0x00d8acbf
 800a694:	00e4e1bf 	.word	0x00e4e1bf
 800a698:	00f423ff 	.word	0x00f423ff
 800a69c:	0106737f 	.word	0x0106737f
 800a6a0:	011a499f 	.word	0x011a499f
 800a6a4:	01312cff 	.word	0x01312cff
 800a6a8:	014ca43f 	.word	0x014ca43f
 800a6ac:	016e35ff 	.word	0x016e35ff
 800a6b0:	01a6ab1f 	.word	0x01a6ab1f
 800a6b4:	01e847ff 	.word	0x01e847ff

0800a6b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b083      	sub	sp, #12
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	689b      	ldr	r3, [r3, #8]
 800a6c4:	f043 0201 	orr.w	r2, r3, #1
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a6cc:	2300      	movs	r3, #0
}
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	370c      	adds	r7, #12
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d8:	4770      	bx	lr

0800a6da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a6da:	b480      	push	{r7}
 800a6dc:	b083      	sub	sp, #12
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	689b      	ldr	r3, [r3, #8]
 800a6e6:	f023 0201 	bic.w	r2, r3, #1
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a6ee:	2300      	movs	r3, #0
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	370c      	adds	r7, #12
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fa:	4770      	bx	lr

0800a6fc <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b082      	sub	sp, #8
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	460b      	mov	r3, r1
 800a706:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	68db      	ldr	r3, [r3, #12]
 800a70c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a714:	78fb      	ldrb	r3, [r7, #3]
 800a716:	2b01      	cmp	r3, #1
 800a718:	d106      	bne.n	800a728 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	68db      	ldr	r3, [r3, #12]
 800a71e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	60da      	str	r2, [r3, #12]
 800a726:	e00b      	b.n	800a740 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a728:	78fb      	ldrb	r3, [r7, #3]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d106      	bne.n	800a73c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	68db      	ldr	r3, [r3, #12]
 800a732:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	60da      	str	r2, [r3, #12]
 800a73a:	e001      	b.n	800a740 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a73c:	2301      	movs	r3, #1
 800a73e:	e003      	b.n	800a748 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a740:	2032      	movs	r0, #50	; 0x32
 800a742:	f7f8 fc39 	bl	8002fb8 <HAL_Delay>

  return HAL_OK;
 800a746:	2300      	movs	r3, #0
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3708      	adds	r7, #8
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a750:	b084      	sub	sp, #16
 800a752:	b580      	push	{r7, lr}
 800a754:	b086      	sub	sp, #24
 800a756:	af00      	add	r7, sp, #0
 800a758:	6078      	str	r0, [r7, #4]
 800a75a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a75e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a762:	2300      	movs	r3, #0
 800a764:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a76a:	2300      	movs	r3, #0
 800a76c:	613b      	str	r3, [r7, #16]
 800a76e:	e009      	b.n	800a784 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a770:	687a      	ldr	r2, [r7, #4]
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	3340      	adds	r3, #64	; 0x40
 800a776:	009b      	lsls	r3, r3, #2
 800a778:	4413      	add	r3, r2
 800a77a:	2200      	movs	r2, #0
 800a77c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a77e:	693b      	ldr	r3, [r7, #16]
 800a780:	3301      	adds	r3, #1
 800a782:	613b      	str	r3, [r7, #16]
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	2b0e      	cmp	r3, #14
 800a788:	d9f2      	bls.n	800a770 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a78a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d112      	bne.n	800a7b6 <USB_DevInit+0x66>
  {
    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a794:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	601a      	str	r2, [r3, #0]
 800a7b4:	e005      	b.n	800a7c2 <USB_DevInit+0x72>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7ba:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7d4:	4619      	mov	r1, r3
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7dc:	461a      	mov	r2, r3
 800a7de:	680b      	ldr	r3, [r1, #0]
 800a7e0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a7e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	d10c      	bne.n	800a802 <USB_DevInit+0xb2>
  {
    if (cfg.speed == USB_OTG_SPEED_HIGH)
 800a7e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d104      	bne.n	800a7f8 <USB_DevInit+0xa8>
    {
      /* Set High speed phy */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a7ee:	2100      	movs	r1, #0
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f000 f971 	bl	800aad8 <USB_SetDevSpeed>
 800a7f6:	e018      	b.n	800a82a <USB_DevInit+0xda>
    }
    else
    {
      /* set High speed phy in Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a7f8:	2101      	movs	r1, #1
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f000 f96c 	bl	800aad8 <USB_SetDevSpeed>
 800a800:	e013      	b.n	800a82a <USB_DevInit+0xda>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800a802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a804:	2b03      	cmp	r3, #3
 800a806:	d10c      	bne.n	800a822 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USB_OTG_SPEED_HIGH)
 800a808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d104      	bne.n	800a818 <USB_DevInit+0xc8>
    {
      /* Set High speed phy */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a80e:	2100      	movs	r1, #0
 800a810:	6878      	ldr	r0, [r7, #4]
 800a812:	f000 f961 	bl	800aad8 <USB_SetDevSpeed>
 800a816:	e008      	b.n	800a82a <USB_DevInit+0xda>
    }
    else
    {
      /* set High speed phy in Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a818:	2101      	movs	r1, #1
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f000 f95c 	bl	800aad8 <USB_SetDevSpeed>
 800a820:	e003      	b.n	800a82a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Full speed phy */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a822:	2103      	movs	r1, #3
 800a824:	6878      	ldr	r0, [r7, #4]
 800a826:	f000 f957 	bl	800aad8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a82a:	2110      	movs	r1, #16
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f000 f90b 	bl	800aa48 <USB_FlushTxFifo>
 800a832:	4603      	mov	r3, r0
 800a834:	2b00      	cmp	r3, #0
 800a836:	d001      	beq.n	800a83c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800a838:	2301      	movs	r3, #1
 800a83a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a83c:	6878      	ldr	r0, [r7, #4]
 800a83e:	f000 f929 	bl	800aa94 <USB_FlushRxFifo>
 800a842:	4603      	mov	r3, r0
 800a844:	2b00      	cmp	r3, #0
 800a846:	d001      	beq.n	800a84c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800a848:	2301      	movs	r3, #1
 800a84a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a852:	461a      	mov	r2, r3
 800a854:	2300      	movs	r3, #0
 800a856:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a85e:	461a      	mov	r2, r3
 800a860:	2300      	movs	r3, #0
 800a862:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a86a:	461a      	mov	r2, r3
 800a86c:	2300      	movs	r3, #0
 800a86e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a870:	2300      	movs	r3, #0
 800a872:	613b      	str	r3, [r7, #16]
 800a874:	e043      	b.n	800a8fe <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a876:	693b      	ldr	r3, [r7, #16]
 800a878:	015a      	lsls	r2, r3, #5
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	4413      	add	r3, r2
 800a87e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a888:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a88c:	d118      	bne.n	800a8c0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800a88e:	693b      	ldr	r3, [r7, #16]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d10a      	bne.n	800a8aa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a894:	693b      	ldr	r3, [r7, #16]
 800a896:	015a      	lsls	r2, r3, #5
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	4413      	add	r3, r2
 800a89c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8a0:	461a      	mov	r2, r3
 800a8a2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a8a6:	6013      	str	r3, [r2, #0]
 800a8a8:	e013      	b.n	800a8d2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	015a      	lsls	r2, r3, #5
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	4413      	add	r3, r2
 800a8b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8b6:	461a      	mov	r2, r3
 800a8b8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a8bc:	6013      	str	r3, [r2, #0]
 800a8be:	e008      	b.n	800a8d2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	015a      	lsls	r2, r3, #5
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	4413      	add	r3, r2
 800a8c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8cc:	461a      	mov	r2, r3
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	015a      	lsls	r2, r3, #5
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	4413      	add	r3, r2
 800a8da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8de:	461a      	mov	r2, r3
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	015a      	lsls	r2, r3, #5
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	4413      	add	r3, r2
 800a8ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8f0:	461a      	mov	r2, r3
 800a8f2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a8f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a8f8:	693b      	ldr	r3, [r7, #16]
 800a8fa:	3301      	adds	r3, #1
 800a8fc:	613b      	str	r3, [r7, #16]
 800a8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a900:	693a      	ldr	r2, [r7, #16]
 800a902:	429a      	cmp	r2, r3
 800a904:	d3b7      	bcc.n	800a876 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a906:	2300      	movs	r3, #0
 800a908:	613b      	str	r3, [r7, #16]
 800a90a:	e043      	b.n	800a994 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	015a      	lsls	r2, r3, #5
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	4413      	add	r3, r2
 800a914:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a91e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a922:	d118      	bne.n	800a956 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d10a      	bne.n	800a940 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a92a:	693b      	ldr	r3, [r7, #16]
 800a92c:	015a      	lsls	r2, r3, #5
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	4413      	add	r3, r2
 800a932:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a936:	461a      	mov	r2, r3
 800a938:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a93c:	6013      	str	r3, [r2, #0]
 800a93e:	e013      	b.n	800a968 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	015a      	lsls	r2, r3, #5
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	4413      	add	r3, r2
 800a948:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a94c:	461a      	mov	r2, r3
 800a94e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a952:	6013      	str	r3, [r2, #0]
 800a954:	e008      	b.n	800a968 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	015a      	lsls	r2, r3, #5
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	4413      	add	r3, r2
 800a95e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a962:	461a      	mov	r2, r3
 800a964:	2300      	movs	r3, #0
 800a966:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a968:	693b      	ldr	r3, [r7, #16]
 800a96a:	015a      	lsls	r2, r3, #5
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	4413      	add	r3, r2
 800a970:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a974:	461a      	mov	r2, r3
 800a976:	2300      	movs	r3, #0
 800a978:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	015a      	lsls	r2, r3, #5
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	4413      	add	r3, r2
 800a982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a986:	461a      	mov	r2, r3
 800a988:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a98c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	3301      	adds	r3, #1
 800a992:	613b      	str	r3, [r7, #16]
 800a994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a996:	693a      	ldr	r2, [r7, #16]
 800a998:	429a      	cmp	r2, r3
 800a99a:	d3b7      	bcc.n	800a90c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9a2:	691b      	ldr	r3, [r3, #16]
 800a9a4:	68fa      	ldr	r2, [r7, #12]
 800a9a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a9aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a9ae:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 800a9b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9b2:	2b01      	cmp	r3, #1
 800a9b4:	d110      	bne.n	800a9d8 <USB_DevInit+0x288>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9bc:	461a      	mov	r2, r3
 800a9be:	4b1e      	ldr	r3, [pc, #120]	; (800aa38 <USB_DevInit+0x2e8>)
 800a9c0:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9d0:	4619      	mov	r1, r3
 800a9d2:	4b1a      	ldr	r3, [pc, #104]	; (800aa3c <USB_DevInit+0x2ec>)
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	630b      	str	r3, [r1, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a9e4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a9e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d105      	bne.n	800a9f8 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	699b      	ldr	r3, [r3, #24]
 800a9f0:	f043 0210 	orr.w	r2, r3, #16
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	699a      	ldr	r2, [r3, #24]
 800a9fc:	4b10      	ldr	r3, [pc, #64]	; (800aa40 <USB_DevInit+0x2f0>)
 800a9fe:	4313      	orrs	r3, r2
 800aa00:	687a      	ldr	r2, [r7, #4]
 800aa02:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800aa04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d005      	beq.n	800aa16 <USB_DevInit+0x2c6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	699b      	ldr	r3, [r3, #24]
 800aa0e:	f043 0208 	orr.w	r2, r3, #8
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800aa16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa18:	2b01      	cmp	r3, #1
 800aa1a:	d105      	bne.n	800aa28 <USB_DevInit+0x2d8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	699a      	ldr	r2, [r3, #24]
 800aa20:	4b08      	ldr	r3, [pc, #32]	; (800aa44 <USB_DevInit+0x2f4>)
 800aa22:	4313      	orrs	r3, r2
 800aa24:	687a      	ldr	r2, [r7, #4]
 800aa26:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800aa28:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3718      	adds	r7, #24
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aa34:	b004      	add	sp, #16
 800aa36:	4770      	bx	lr
 800aa38:	00800100 	.word	0x00800100
 800aa3c:	00010003 	.word	0x00010003
 800aa40:	803c3800 	.word	0x803c3800
 800aa44:	40000004 	.word	0x40000004

0800aa48 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800aa48:	b480      	push	{r7}
 800aa4a:	b085      	sub	sp, #20
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
 800aa50:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800aa52:	2300      	movs	r3, #0
 800aa54:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	019b      	lsls	r3, r3, #6
 800aa5a:	f043 0220 	orr.w	r2, r3, #32
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	3301      	adds	r3, #1
 800aa66:	60fb      	str	r3, [r7, #12]
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	4a09      	ldr	r2, [pc, #36]	; (800aa90 <USB_FlushTxFifo+0x48>)
 800aa6c:	4293      	cmp	r3, r2
 800aa6e:	d901      	bls.n	800aa74 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800aa70:	2303      	movs	r3, #3
 800aa72:	e006      	b.n	800aa82 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	691b      	ldr	r3, [r3, #16]
 800aa78:	f003 0320 	and.w	r3, r3, #32
 800aa7c:	2b20      	cmp	r3, #32
 800aa7e:	d0f0      	beq.n	800aa62 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800aa80:	2300      	movs	r3, #0
}
 800aa82:	4618      	mov	r0, r3
 800aa84:	3714      	adds	r7, #20
 800aa86:	46bd      	mov	sp, r7
 800aa88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8c:	4770      	bx	lr
 800aa8e:	bf00      	nop
 800aa90:	00030d40 	.word	0x00030d40

0800aa94 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800aa94:	b480      	push	{r7}
 800aa96:	b085      	sub	sp, #20
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2210      	movs	r2, #16
 800aaa4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	3301      	adds	r3, #1
 800aaaa:	60fb      	str	r3, [r7, #12]
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	4a09      	ldr	r2, [pc, #36]	; (800aad4 <USB_FlushRxFifo+0x40>)
 800aab0:	4293      	cmp	r3, r2
 800aab2:	d901      	bls.n	800aab8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800aab4:	2303      	movs	r3, #3
 800aab6:	e006      	b.n	800aac6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	691b      	ldr	r3, [r3, #16]
 800aabc:	f003 0310 	and.w	r3, r3, #16
 800aac0:	2b10      	cmp	r3, #16
 800aac2:	d0f0      	beq.n	800aaa6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800aac4:	2300      	movs	r3, #0
}
 800aac6:	4618      	mov	r0, r3
 800aac8:	3714      	adds	r7, #20
 800aaca:	46bd      	mov	sp, r7
 800aacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad0:	4770      	bx	lr
 800aad2:	bf00      	nop
 800aad4:	00030d40 	.word	0x00030d40

0800aad8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800aad8:	b480      	push	{r7}
 800aada:	b085      	sub	sp, #20
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	460b      	mov	r3, r1
 800aae2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aaee:	681a      	ldr	r2, [r3, #0]
 800aaf0:	78fb      	ldrb	r3, [r7, #3]
 800aaf2:	68f9      	ldr	r1, [r7, #12]
 800aaf4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800aafc:	2300      	movs	r3, #0
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	3714      	adds	r7, #20
 800ab02:	46bd      	mov	sp, r7
 800ab04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab08:	4770      	bx	lr

0800ab0a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800ab0a:	b480      	push	{r7}
 800ab0c:	b087      	sub	sp, #28
 800ab0e:	af00      	add	r7, sp, #0
 800ab10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ab16:	693b      	ldr	r3, [r7, #16]
 800ab18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab1c:	689b      	ldr	r3, [r3, #8]
 800ab1e:	f003 0306 	and.w	r3, r3, #6
 800ab22:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d102      	bne.n	800ab30 <USB_GetDevSpeed+0x26>
  {
    speed = USB_OTG_SPEED_HIGH;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	75fb      	strb	r3, [r7, #23]
 800ab2e:	e00a      	b.n	800ab46 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2b02      	cmp	r3, #2
 800ab34:	d002      	beq.n	800ab3c <USB_GetDevSpeed+0x32>
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2b06      	cmp	r3, #6
 800ab3a:	d102      	bne.n	800ab42 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USB_OTG_SPEED_FULL;
 800ab3c:	2303      	movs	r3, #3
 800ab3e:	75fb      	strb	r3, [r7, #23]
 800ab40:	e001      	b.n	800ab46 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0U;
 800ab42:	2300      	movs	r3, #0
 800ab44:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ab46:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	371c      	adds	r7, #28
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr

0800ab54 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ab54:	b480      	push	{r7}
 800ab56:	b085      	sub	sp, #20
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
 800ab5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	781b      	ldrb	r3, [r3, #0]
 800ab66:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	785b      	ldrb	r3, [r3, #1]
 800ab6c:	2b01      	cmp	r3, #1
 800ab6e:	d139      	bne.n	800abe4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab76:	69da      	ldr	r2, [r3, #28]
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	781b      	ldrb	r3, [r3, #0]
 800ab7c:	f003 030f 	and.w	r3, r3, #15
 800ab80:	2101      	movs	r1, #1
 800ab82:	fa01 f303 	lsl.w	r3, r1, r3
 800ab86:	b29b      	uxth	r3, r3
 800ab88:	68f9      	ldr	r1, [r7, #12]
 800ab8a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab8e:	4313      	orrs	r3, r2
 800ab90:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ab92:	68bb      	ldr	r3, [r7, #8]
 800ab94:	015a      	lsls	r2, r3, #5
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	4413      	add	r3, r2
 800ab9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d153      	bne.n	800ac50 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	015a      	lsls	r2, r3, #5
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	4413      	add	r3, r2
 800abb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abb4:	681a      	ldr	r2, [r3, #0]
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	689b      	ldr	r3, [r3, #8]
 800abba:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800abbe:	683b      	ldr	r3, [r7, #0]
 800abc0:	78db      	ldrb	r3, [r3, #3]
 800abc2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800abc4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	059b      	lsls	r3, r3, #22
 800abca:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800abcc:	431a      	orrs	r2, r3
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	0159      	lsls	r1, r3, #5
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	440b      	add	r3, r1
 800abd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abda:	4619      	mov	r1, r3
 800abdc:	4b20      	ldr	r3, [pc, #128]	; (800ac60 <USB_ActivateEndpoint+0x10c>)
 800abde:	4313      	orrs	r3, r2
 800abe0:	600b      	str	r3, [r1, #0]
 800abe2:	e035      	b.n	800ac50 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800abea:	69da      	ldr	r2, [r3, #28]
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	781b      	ldrb	r3, [r3, #0]
 800abf0:	f003 030f 	and.w	r3, r3, #15
 800abf4:	2101      	movs	r1, #1
 800abf6:	fa01 f303 	lsl.w	r3, r1, r3
 800abfa:	041b      	lsls	r3, r3, #16
 800abfc:	68f9      	ldr	r1, [r7, #12]
 800abfe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ac02:	4313      	orrs	r3, r2
 800ac04:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	015a      	lsls	r2, r3, #5
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	4413      	add	r3, r2
 800ac0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d119      	bne.n	800ac50 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	015a      	lsls	r2, r3, #5
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	4413      	add	r3, r2
 800ac24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac28:	681a      	ldr	r2, [r3, #0]
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	689b      	ldr	r3, [r3, #8]
 800ac2e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	78db      	ldrb	r3, [r3, #3]
 800ac36:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ac38:	430b      	orrs	r3, r1
 800ac3a:	431a      	orrs	r2, r3
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	0159      	lsls	r1, r3, #5
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	440b      	add	r3, r1
 800ac44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac48:	4619      	mov	r1, r3
 800ac4a:	4b05      	ldr	r3, [pc, #20]	; (800ac60 <USB_ActivateEndpoint+0x10c>)
 800ac4c:	4313      	orrs	r3, r2
 800ac4e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800ac50:	2300      	movs	r3, #0
}
 800ac52:	4618      	mov	r0, r3
 800ac54:	3714      	adds	r7, #20
 800ac56:	46bd      	mov	sp, r7
 800ac58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5c:	4770      	bx	lr
 800ac5e:	bf00      	nop
 800ac60:	10008000 	.word	0x10008000

0800ac64 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ac64:	b480      	push	{r7}
 800ac66:	b085      	sub	sp, #20
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
 800ac6c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	781b      	ldrb	r3, [r3, #0]
 800ac76:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ac78:	683b      	ldr	r3, [r7, #0]
 800ac7a:	785b      	ldrb	r3, [r3, #1]
 800ac7c:	2b01      	cmp	r3, #1
 800ac7e:	d135      	bne.n	800acec <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	f003 030f 	and.w	r3, r3, #15
 800ac90:	2101      	movs	r1, #1
 800ac92:	fa01 f303 	lsl.w	r3, r1, r3
 800ac96:	b29b      	uxth	r3, r3
 800ac98:	43db      	mvns	r3, r3
 800ac9a:	68f9      	ldr	r1, [r7, #12]
 800ac9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aca0:	4013      	ands	r3, r2
 800aca2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acaa:	69da      	ldr	r2, [r3, #28]
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	781b      	ldrb	r3, [r3, #0]
 800acb0:	f003 030f 	and.w	r3, r3, #15
 800acb4:	2101      	movs	r1, #1
 800acb6:	fa01 f303 	lsl.w	r3, r1, r3
 800acba:	b29b      	uxth	r3, r3
 800acbc:	43db      	mvns	r3, r3
 800acbe:	68f9      	ldr	r1, [r7, #12]
 800acc0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800acc4:	4013      	ands	r3, r2
 800acc6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	015a      	lsls	r2, r3, #5
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	4413      	add	r3, r2
 800acd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acd4:	681a      	ldr	r2, [r3, #0]
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	0159      	lsls	r1, r3, #5
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	440b      	add	r3, r1
 800acde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ace2:	4619      	mov	r1, r3
 800ace4:	4b1f      	ldr	r3, [pc, #124]	; (800ad64 <USB_DeactivateEndpoint+0x100>)
 800ace6:	4013      	ands	r3, r2
 800ace8:	600b      	str	r3, [r1, #0]
 800acea:	e034      	b.n	800ad56 <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acf2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	781b      	ldrb	r3, [r3, #0]
 800acf8:	f003 030f 	and.w	r3, r3, #15
 800acfc:	2101      	movs	r1, #1
 800acfe:	fa01 f303 	lsl.w	r3, r1, r3
 800ad02:	041b      	lsls	r3, r3, #16
 800ad04:	43db      	mvns	r3, r3
 800ad06:	68f9      	ldr	r1, [r7, #12]
 800ad08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ad0c:	4013      	ands	r3, r2
 800ad0e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad16:	69da      	ldr	r2, [r3, #28]
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	781b      	ldrb	r3, [r3, #0]
 800ad1c:	f003 030f 	and.w	r3, r3, #15
 800ad20:	2101      	movs	r1, #1
 800ad22:	fa01 f303 	lsl.w	r3, r1, r3
 800ad26:	041b      	lsls	r3, r3, #16
 800ad28:	43db      	mvns	r3, r3
 800ad2a:	68f9      	ldr	r1, [r7, #12]
 800ad2c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ad30:	4013      	ands	r3, r2
 800ad32:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ad34:	68bb      	ldr	r3, [r7, #8]
 800ad36:	015a      	lsls	r2, r3, #5
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	4413      	add	r3, r2
 800ad3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad40:	681a      	ldr	r2, [r3, #0]
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	0159      	lsls	r1, r3, #5
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	440b      	add	r3, r1
 800ad4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad4e:	4619      	mov	r1, r3
 800ad50:	4b05      	ldr	r3, [pc, #20]	; (800ad68 <USB_DeactivateEndpoint+0x104>)
 800ad52:	4013      	ands	r3, r2
 800ad54:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ad56:	2300      	movs	r3, #0
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3714      	adds	r7, #20
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad62:	4770      	bx	lr
 800ad64:	ec337800 	.word	0xec337800
 800ad68:	eff37800 	.word	0xeff37800

0800ad6c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b08a      	sub	sp, #40	; 0x28
 800ad70:	af02      	add	r7, sp, #8
 800ad72:	60f8      	str	r0, [r7, #12]
 800ad74:	60b9      	str	r1, [r7, #8]
 800ad76:	4613      	mov	r3, r2
 800ad78:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	781b      	ldrb	r3, [r3, #0]
 800ad82:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	785b      	ldrb	r3, [r3, #1]
 800ad88:	2b01      	cmp	r3, #1
 800ad8a:	f040 812d 	bne.w	800afe8 <USB_EPStartXfer+0x27c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ad8e:	68bb      	ldr	r3, [r7, #8]
 800ad90:	695b      	ldr	r3, [r3, #20]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d132      	bne.n	800adfc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ad96:	69bb      	ldr	r3, [r7, #24]
 800ad98:	015a      	lsls	r2, r3, #5
 800ad9a:	69fb      	ldr	r3, [r7, #28]
 800ad9c:	4413      	add	r3, r2
 800ad9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ada2:	691a      	ldr	r2, [r3, #16]
 800ada4:	69bb      	ldr	r3, [r7, #24]
 800ada6:	0159      	lsls	r1, r3, #5
 800ada8:	69fb      	ldr	r3, [r7, #28]
 800adaa:	440b      	add	r3, r1
 800adac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adb0:	4619      	mov	r1, r3
 800adb2:	4b8a      	ldr	r3, [pc, #552]	; (800afdc <USB_EPStartXfer+0x270>)
 800adb4:	4013      	ands	r3, r2
 800adb6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800adb8:	69bb      	ldr	r3, [r7, #24]
 800adba:	015a      	lsls	r2, r3, #5
 800adbc:	69fb      	ldr	r3, [r7, #28]
 800adbe:	4413      	add	r3, r2
 800adc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adc4:	691b      	ldr	r3, [r3, #16]
 800adc6:	69ba      	ldr	r2, [r7, #24]
 800adc8:	0151      	lsls	r1, r2, #5
 800adca:	69fa      	ldr	r2, [r7, #28]
 800adcc:	440a      	add	r2, r1
 800adce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800add2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800add6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800add8:	69bb      	ldr	r3, [r7, #24]
 800adda:	015a      	lsls	r2, r3, #5
 800addc:	69fb      	ldr	r3, [r7, #28]
 800adde:	4413      	add	r3, r2
 800ade0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ade4:	691a      	ldr	r2, [r3, #16]
 800ade6:	69bb      	ldr	r3, [r7, #24]
 800ade8:	0159      	lsls	r1, r3, #5
 800adea:	69fb      	ldr	r3, [r7, #28]
 800adec:	440b      	add	r3, r1
 800adee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adf2:	4619      	mov	r1, r3
 800adf4:	4b7a      	ldr	r3, [pc, #488]	; (800afe0 <USB_EPStartXfer+0x274>)
 800adf6:	4013      	ands	r3, r2
 800adf8:	610b      	str	r3, [r1, #16]
 800adfa:	e074      	b.n	800aee6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800adfc:	69bb      	ldr	r3, [r7, #24]
 800adfe:	015a      	lsls	r2, r3, #5
 800ae00:	69fb      	ldr	r3, [r7, #28]
 800ae02:	4413      	add	r3, r2
 800ae04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae08:	691a      	ldr	r2, [r3, #16]
 800ae0a:	69bb      	ldr	r3, [r7, #24]
 800ae0c:	0159      	lsls	r1, r3, #5
 800ae0e:	69fb      	ldr	r3, [r7, #28]
 800ae10:	440b      	add	r3, r1
 800ae12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae16:	4619      	mov	r1, r3
 800ae18:	4b71      	ldr	r3, [pc, #452]	; (800afe0 <USB_EPStartXfer+0x274>)
 800ae1a:	4013      	ands	r3, r2
 800ae1c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ae1e:	69bb      	ldr	r3, [r7, #24]
 800ae20:	015a      	lsls	r2, r3, #5
 800ae22:	69fb      	ldr	r3, [r7, #28]
 800ae24:	4413      	add	r3, r2
 800ae26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae2a:	691a      	ldr	r2, [r3, #16]
 800ae2c:	69bb      	ldr	r3, [r7, #24]
 800ae2e:	0159      	lsls	r1, r3, #5
 800ae30:	69fb      	ldr	r3, [r7, #28]
 800ae32:	440b      	add	r3, r1
 800ae34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae38:	4619      	mov	r1, r3
 800ae3a:	4b68      	ldr	r3, [pc, #416]	; (800afdc <USB_EPStartXfer+0x270>)
 800ae3c:	4013      	ands	r3, r2
 800ae3e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ae40:	69bb      	ldr	r3, [r7, #24]
 800ae42:	015a      	lsls	r2, r3, #5
 800ae44:	69fb      	ldr	r3, [r7, #28]
 800ae46:	4413      	add	r3, r2
 800ae48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae4c:	691a      	ldr	r2, [r3, #16]
 800ae4e:	68bb      	ldr	r3, [r7, #8]
 800ae50:	6959      	ldr	r1, [r3, #20]
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	689b      	ldr	r3, [r3, #8]
 800ae56:	440b      	add	r3, r1
 800ae58:	1e59      	subs	r1, r3, #1
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	689b      	ldr	r3, [r3, #8]
 800ae5e:	fbb1 f3f3 	udiv	r3, r1, r3
 800ae62:	04d9      	lsls	r1, r3, #19
 800ae64:	4b5f      	ldr	r3, [pc, #380]	; (800afe4 <USB_EPStartXfer+0x278>)
 800ae66:	400b      	ands	r3, r1
 800ae68:	69b9      	ldr	r1, [r7, #24]
 800ae6a:	0148      	lsls	r0, r1, #5
 800ae6c:	69f9      	ldr	r1, [r7, #28]
 800ae6e:	4401      	add	r1, r0
 800ae70:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ae74:	4313      	orrs	r3, r2
 800ae76:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ae78:	69bb      	ldr	r3, [r7, #24]
 800ae7a:	015a      	lsls	r2, r3, #5
 800ae7c:	69fb      	ldr	r3, [r7, #28]
 800ae7e:	4413      	add	r3, r2
 800ae80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae84:	691a      	ldr	r2, [r3, #16]
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	695b      	ldr	r3, [r3, #20]
 800ae8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae8e:	69b9      	ldr	r1, [r7, #24]
 800ae90:	0148      	lsls	r0, r1, #5
 800ae92:	69f9      	ldr	r1, [r7, #28]
 800ae94:	4401      	add	r1, r0
 800ae96:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ae9a:	4313      	orrs	r3, r2
 800ae9c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	78db      	ldrb	r3, [r3, #3]
 800aea2:	2b01      	cmp	r3, #1
 800aea4:	d11f      	bne.n	800aee6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800aea6:	69bb      	ldr	r3, [r7, #24]
 800aea8:	015a      	lsls	r2, r3, #5
 800aeaa:	69fb      	ldr	r3, [r7, #28]
 800aeac:	4413      	add	r3, r2
 800aeae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aeb2:	691b      	ldr	r3, [r3, #16]
 800aeb4:	69ba      	ldr	r2, [r7, #24]
 800aeb6:	0151      	lsls	r1, r2, #5
 800aeb8:	69fa      	ldr	r2, [r7, #28]
 800aeba:	440a      	add	r2, r1
 800aebc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aec0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800aec4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800aec6:	69bb      	ldr	r3, [r7, #24]
 800aec8:	015a      	lsls	r2, r3, #5
 800aeca:	69fb      	ldr	r3, [r7, #28]
 800aecc:	4413      	add	r3, r2
 800aece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aed2:	691b      	ldr	r3, [r3, #16]
 800aed4:	69ba      	ldr	r2, [r7, #24]
 800aed6:	0151      	lsls	r1, r2, #5
 800aed8:	69fa      	ldr	r2, [r7, #28]
 800aeda:	440a      	add	r2, r1
 800aedc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aee0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aee4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800aee6:	79fb      	ldrb	r3, [r7, #7]
 800aee8:	2b01      	cmp	r3, #1
 800aeea:	d10e      	bne.n	800af0a <USB_EPStartXfer+0x19e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800aeec:	68bb      	ldr	r3, [r7, #8]
 800aeee:	691b      	ldr	r3, [r3, #16]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d022      	beq.n	800af3a <USB_EPStartXfer+0x1ce>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800aef4:	69bb      	ldr	r3, [r7, #24]
 800aef6:	015a      	lsls	r2, r3, #5
 800aef8:	69fb      	ldr	r3, [r7, #28]
 800aefa:	4413      	add	r3, r2
 800aefc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af00:	461a      	mov	r2, r3
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	691b      	ldr	r3, [r3, #16]
 800af06:	6153      	str	r3, [r2, #20]
 800af08:	e017      	b.n	800af3a <USB_EPStartXfer+0x1ce>
      }
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	78db      	ldrb	r3, [r3, #3]
 800af0e:	2b01      	cmp	r3, #1
 800af10:	d013      	beq.n	800af3a <USB_EPStartXfer+0x1ce>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	695b      	ldr	r3, [r3, #20]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d00f      	beq.n	800af3a <USB_EPStartXfer+0x1ce>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800af1a:	69fb      	ldr	r3, [r7, #28]
 800af1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	f003 030f 	and.w	r3, r3, #15
 800af2a:	2101      	movs	r1, #1
 800af2c:	fa01 f303 	lsl.w	r3, r1, r3
 800af30:	69f9      	ldr	r1, [r7, #28]
 800af32:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800af36:	4313      	orrs	r3, r2
 800af38:	634b      	str	r3, [r1, #52]	; 0x34
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	78db      	ldrb	r3, [r3, #3]
 800af3e:	2b01      	cmp	r3, #1
 800af40:	d128      	bne.n	800af94 <USB_EPStartXfer+0x228>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800af42:	69fb      	ldr	r3, [r7, #28]
 800af44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af48:	689b      	ldr	r3, [r3, #8]
 800af4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d110      	bne.n	800af74 <USB_EPStartXfer+0x208>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800af52:	69bb      	ldr	r3, [r7, #24]
 800af54:	015a      	lsls	r2, r3, #5
 800af56:	69fb      	ldr	r3, [r7, #28]
 800af58:	4413      	add	r3, r2
 800af5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	69ba      	ldr	r2, [r7, #24]
 800af62:	0151      	lsls	r1, r2, #5
 800af64:	69fa      	ldr	r2, [r7, #28]
 800af66:	440a      	add	r2, r1
 800af68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af6c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800af70:	6013      	str	r3, [r2, #0]
 800af72:	e00f      	b.n	800af94 <USB_EPStartXfer+0x228>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800af74:	69bb      	ldr	r3, [r7, #24]
 800af76:	015a      	lsls	r2, r3, #5
 800af78:	69fb      	ldr	r3, [r7, #28]
 800af7a:	4413      	add	r3, r2
 800af7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	69ba      	ldr	r2, [r7, #24]
 800af84:	0151      	lsls	r1, r2, #5
 800af86:	69fa      	ldr	r2, [r7, #28]
 800af88:	440a      	add	r2, r1
 800af8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af92:	6013      	str	r3, [r2, #0]
      }
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800af94:	69bb      	ldr	r3, [r7, #24]
 800af96:	015a      	lsls	r2, r3, #5
 800af98:	69fb      	ldr	r3, [r7, #28]
 800af9a:	4413      	add	r3, r2
 800af9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	69ba      	ldr	r2, [r7, #24]
 800afa4:	0151      	lsls	r1, r2, #5
 800afa6:	69fa      	ldr	r2, [r7, #28]
 800afa8:	440a      	add	r2, r1
 800afaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800afae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800afb2:	6013      	str	r3, [r2, #0]

    if (ep->type == EP_TYPE_ISOC)
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	78db      	ldrb	r3, [r3, #3]
 800afb8:	2b01      	cmp	r3, #1
 800afba:	f040 80e1 	bne.w	800b180 <USB_EPStartXfer+0x414>
    {
      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	68d9      	ldr	r1, [r3, #12]
 800afc2:	68bb      	ldr	r3, [r7, #8]
 800afc4:	781a      	ldrb	r2, [r3, #0]
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	695b      	ldr	r3, [r3, #20]
 800afca:	b298      	uxth	r0, r3
 800afcc:	79fb      	ldrb	r3, [r7, #7]
 800afce:	9300      	str	r3, [sp, #0]
 800afd0:	4603      	mov	r3, r0
 800afd2:	68f8      	ldr	r0, [r7, #12]
 800afd4:	f000 fa28 	bl	800b428 <USB_WritePacket>
 800afd8:	e0d2      	b.n	800b180 <USB_EPStartXfer+0x414>
 800afda:	bf00      	nop
 800afdc:	e007ffff 	.word	0xe007ffff
 800afe0:	fff80000 	.word	0xfff80000
 800afe4:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800afe8:	69bb      	ldr	r3, [r7, #24]
 800afea:	015a      	lsls	r2, r3, #5
 800afec:	69fb      	ldr	r3, [r7, #28]
 800afee:	4413      	add	r3, r2
 800aff0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aff4:	691a      	ldr	r2, [r3, #16]
 800aff6:	69bb      	ldr	r3, [r7, #24]
 800aff8:	0159      	lsls	r1, r3, #5
 800affa:	69fb      	ldr	r3, [r7, #28]
 800affc:	440b      	add	r3, r1
 800affe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b002:	4619      	mov	r1, r3
 800b004:	4b61      	ldr	r3, [pc, #388]	; (800b18c <USB_EPStartXfer+0x420>)
 800b006:	4013      	ands	r3, r2
 800b008:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b00a:	69bb      	ldr	r3, [r7, #24]
 800b00c:	015a      	lsls	r2, r3, #5
 800b00e:	69fb      	ldr	r3, [r7, #28]
 800b010:	4413      	add	r3, r2
 800b012:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b016:	691a      	ldr	r2, [r3, #16]
 800b018:	69bb      	ldr	r3, [r7, #24]
 800b01a:	0159      	lsls	r1, r3, #5
 800b01c:	69fb      	ldr	r3, [r7, #28]
 800b01e:	440b      	add	r3, r1
 800b020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b024:	4619      	mov	r1, r3
 800b026:	4b5a      	ldr	r3, [pc, #360]	; (800b190 <USB_EPStartXfer+0x424>)
 800b028:	4013      	ands	r3, r2
 800b02a:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 800b02c:	68bb      	ldr	r3, [r7, #8]
 800b02e:	695b      	ldr	r3, [r3, #20]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d123      	bne.n	800b07c <USB_EPStartXfer+0x310>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b034:	69bb      	ldr	r3, [r7, #24]
 800b036:	015a      	lsls	r2, r3, #5
 800b038:	69fb      	ldr	r3, [r7, #28]
 800b03a:	4413      	add	r3, r2
 800b03c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b040:	691a      	ldr	r2, [r3, #16]
 800b042:	68bb      	ldr	r3, [r7, #8]
 800b044:	689b      	ldr	r3, [r3, #8]
 800b046:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b04a:	69b9      	ldr	r1, [r7, #24]
 800b04c:	0148      	lsls	r0, r1, #5
 800b04e:	69f9      	ldr	r1, [r7, #28]
 800b050:	4401      	add	r1, r0
 800b052:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b056:	4313      	orrs	r3, r2
 800b058:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b05a:	69bb      	ldr	r3, [r7, #24]
 800b05c:	015a      	lsls	r2, r3, #5
 800b05e:	69fb      	ldr	r3, [r7, #28]
 800b060:	4413      	add	r3, r2
 800b062:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b066:	691b      	ldr	r3, [r3, #16]
 800b068:	69ba      	ldr	r2, [r7, #24]
 800b06a:	0151      	lsls	r1, r2, #5
 800b06c:	69fa      	ldr	r2, [r7, #28]
 800b06e:	440a      	add	r2, r1
 800b070:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b074:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b078:	6113      	str	r3, [r2, #16]
 800b07a:	e033      	b.n	800b0e4 <USB_EPStartXfer+0x378>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	695a      	ldr	r2, [r3, #20]
 800b080:	68bb      	ldr	r3, [r7, #8]
 800b082:	689b      	ldr	r3, [r3, #8]
 800b084:	4413      	add	r3, r2
 800b086:	1e5a      	subs	r2, r3, #1
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	689b      	ldr	r3, [r3, #8]
 800b08c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b090:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b092:	69bb      	ldr	r3, [r7, #24]
 800b094:	015a      	lsls	r2, r3, #5
 800b096:	69fb      	ldr	r3, [r7, #28]
 800b098:	4413      	add	r3, r2
 800b09a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b09e:	691a      	ldr	r2, [r3, #16]
 800b0a0:	8afb      	ldrh	r3, [r7, #22]
 800b0a2:	04d9      	lsls	r1, r3, #19
 800b0a4:	4b3b      	ldr	r3, [pc, #236]	; (800b194 <USB_EPStartXfer+0x428>)
 800b0a6:	400b      	ands	r3, r1
 800b0a8:	69b9      	ldr	r1, [r7, #24]
 800b0aa:	0148      	lsls	r0, r1, #5
 800b0ac:	69f9      	ldr	r1, [r7, #28]
 800b0ae:	4401      	add	r1, r0
 800b0b0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b0b4:	4313      	orrs	r3, r2
 800b0b6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b0b8:	69bb      	ldr	r3, [r7, #24]
 800b0ba:	015a      	lsls	r2, r3, #5
 800b0bc:	69fb      	ldr	r3, [r7, #28]
 800b0be:	4413      	add	r3, r2
 800b0c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0c4:	691a      	ldr	r2, [r3, #16]
 800b0c6:	68bb      	ldr	r3, [r7, #8]
 800b0c8:	689b      	ldr	r3, [r3, #8]
 800b0ca:	8af9      	ldrh	r1, [r7, #22]
 800b0cc:	fb01 f303 	mul.w	r3, r1, r3
 800b0d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b0d4:	69b9      	ldr	r1, [r7, #24]
 800b0d6:	0148      	lsls	r0, r1, #5
 800b0d8:	69f9      	ldr	r1, [r7, #28]
 800b0da:	4401      	add	r1, r0
 800b0dc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b0e0:	4313      	orrs	r3, r2
 800b0e2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b0e4:	79fb      	ldrb	r3, [r7, #7]
 800b0e6:	2b01      	cmp	r3, #1
 800b0e8:	d10d      	bne.n	800b106 <USB_EPStartXfer+0x39a>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b0ea:	68bb      	ldr	r3, [r7, #8]
 800b0ec:	68db      	ldr	r3, [r3, #12]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d009      	beq.n	800b106 <USB_EPStartXfer+0x39a>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	68d9      	ldr	r1, [r3, #12]
 800b0f6:	69bb      	ldr	r3, [r7, #24]
 800b0f8:	015a      	lsls	r2, r3, #5
 800b0fa:	69fb      	ldr	r3, [r7, #28]
 800b0fc:	4413      	add	r3, r2
 800b0fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b102:	460a      	mov	r2, r1
 800b104:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	78db      	ldrb	r3, [r3, #3]
 800b10a:	2b01      	cmp	r3, #1
 800b10c:	d128      	bne.n	800b160 <USB_EPStartXfer+0x3f4>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b10e:	69fb      	ldr	r3, [r7, #28]
 800b110:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b114:	689b      	ldr	r3, [r3, #8]
 800b116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d110      	bne.n	800b140 <USB_EPStartXfer+0x3d4>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b11e:	69bb      	ldr	r3, [r7, #24]
 800b120:	015a      	lsls	r2, r3, #5
 800b122:	69fb      	ldr	r3, [r7, #28]
 800b124:	4413      	add	r3, r2
 800b126:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	69ba      	ldr	r2, [r7, #24]
 800b12e:	0151      	lsls	r1, r2, #5
 800b130:	69fa      	ldr	r2, [r7, #28]
 800b132:	440a      	add	r2, r1
 800b134:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b138:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b13c:	6013      	str	r3, [r2, #0]
 800b13e:	e00f      	b.n	800b160 <USB_EPStartXfer+0x3f4>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b140:	69bb      	ldr	r3, [r7, #24]
 800b142:	015a      	lsls	r2, r3, #5
 800b144:	69fb      	ldr	r3, [r7, #28]
 800b146:	4413      	add	r3, r2
 800b148:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	69ba      	ldr	r2, [r7, #24]
 800b150:	0151      	lsls	r1, r2, #5
 800b152:	69fa      	ldr	r2, [r7, #28]
 800b154:	440a      	add	r2, r1
 800b156:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b15a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b15e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b160:	69bb      	ldr	r3, [r7, #24]
 800b162:	015a      	lsls	r2, r3, #5
 800b164:	69fb      	ldr	r3, [r7, #28]
 800b166:	4413      	add	r3, r2
 800b168:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	69ba      	ldr	r2, [r7, #24]
 800b170:	0151      	lsls	r1, r2, #5
 800b172:	69fa      	ldr	r2, [r7, #28]
 800b174:	440a      	add	r2, r1
 800b176:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b17a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b17e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b180:	2300      	movs	r3, #0
}
 800b182:	4618      	mov	r0, r3
 800b184:	3720      	adds	r7, #32
 800b186:	46bd      	mov	sp, r7
 800b188:	bd80      	pop	{r7, pc}
 800b18a:	bf00      	nop
 800b18c:	fff80000 	.word	0xfff80000
 800b190:	e007ffff 	.word	0xe007ffff
 800b194:	1ff80000 	.word	0x1ff80000

0800b198 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b198:	b480      	push	{r7}
 800b19a:	b087      	sub	sp, #28
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	60f8      	str	r0, [r7, #12]
 800b1a0:	60b9      	str	r1, [r7, #8]
 800b1a2:	4613      	mov	r3, r2
 800b1a4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b1aa:	68bb      	ldr	r3, [r7, #8]
 800b1ac:	781b      	ldrb	r3, [r3, #0]
 800b1ae:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	785b      	ldrb	r3, [r3, #1]
 800b1b4:	2b01      	cmp	r3, #1
 800b1b6:	f040 80bd 	bne.w	800b334 <USB_EP0StartXfer+0x19c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	695b      	ldr	r3, [r3, #20]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d132      	bne.n	800b228 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b1c2:	693b      	ldr	r3, [r7, #16]
 800b1c4:	015a      	lsls	r2, r3, #5
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	4413      	add	r3, r2
 800b1ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1ce:	691a      	ldr	r2, [r3, #16]
 800b1d0:	693b      	ldr	r3, [r7, #16]
 800b1d2:	0159      	lsls	r1, r3, #5
 800b1d4:	697b      	ldr	r3, [r7, #20]
 800b1d6:	440b      	add	r3, r1
 800b1d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1dc:	4619      	mov	r1, r3
 800b1de:	4b90      	ldr	r3, [pc, #576]	; (800b420 <USB_EP0StartXfer+0x288>)
 800b1e0:	4013      	ands	r3, r2
 800b1e2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b1e4:	693b      	ldr	r3, [r7, #16]
 800b1e6:	015a      	lsls	r2, r3, #5
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	4413      	add	r3, r2
 800b1ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1f0:	691b      	ldr	r3, [r3, #16]
 800b1f2:	693a      	ldr	r2, [r7, #16]
 800b1f4:	0151      	lsls	r1, r2, #5
 800b1f6:	697a      	ldr	r2, [r7, #20]
 800b1f8:	440a      	add	r2, r1
 800b1fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b1fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b202:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b204:	693b      	ldr	r3, [r7, #16]
 800b206:	015a      	lsls	r2, r3, #5
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	4413      	add	r3, r2
 800b20c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b210:	691a      	ldr	r2, [r3, #16]
 800b212:	693b      	ldr	r3, [r7, #16]
 800b214:	0159      	lsls	r1, r3, #5
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	440b      	add	r3, r1
 800b21a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b21e:	4619      	mov	r1, r3
 800b220:	4b80      	ldr	r3, [pc, #512]	; (800b424 <USB_EP0StartXfer+0x28c>)
 800b222:	4013      	ands	r3, r2
 800b224:	610b      	str	r3, [r1, #16]
 800b226:	e04e      	b.n	800b2c6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b228:	693b      	ldr	r3, [r7, #16]
 800b22a:	015a      	lsls	r2, r3, #5
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	4413      	add	r3, r2
 800b230:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b234:	691a      	ldr	r2, [r3, #16]
 800b236:	693b      	ldr	r3, [r7, #16]
 800b238:	0159      	lsls	r1, r3, #5
 800b23a:	697b      	ldr	r3, [r7, #20]
 800b23c:	440b      	add	r3, r1
 800b23e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b242:	4619      	mov	r1, r3
 800b244:	4b77      	ldr	r3, [pc, #476]	; (800b424 <USB_EP0StartXfer+0x28c>)
 800b246:	4013      	ands	r3, r2
 800b248:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	015a      	lsls	r2, r3, #5
 800b24e:	697b      	ldr	r3, [r7, #20]
 800b250:	4413      	add	r3, r2
 800b252:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b256:	691a      	ldr	r2, [r3, #16]
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	0159      	lsls	r1, r3, #5
 800b25c:	697b      	ldr	r3, [r7, #20]
 800b25e:	440b      	add	r3, r1
 800b260:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b264:	4619      	mov	r1, r3
 800b266:	4b6e      	ldr	r3, [pc, #440]	; (800b420 <USB_EP0StartXfer+0x288>)
 800b268:	4013      	ands	r3, r2
 800b26a:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	695a      	ldr	r2, [r3, #20]
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	689b      	ldr	r3, [r3, #8]
 800b274:	429a      	cmp	r2, r3
 800b276:	d903      	bls.n	800b280 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	689a      	ldr	r2, [r3, #8]
 800b27c:	68bb      	ldr	r3, [r7, #8]
 800b27e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b280:	693b      	ldr	r3, [r7, #16]
 800b282:	015a      	lsls	r2, r3, #5
 800b284:	697b      	ldr	r3, [r7, #20]
 800b286:	4413      	add	r3, r2
 800b288:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b28c:	691b      	ldr	r3, [r3, #16]
 800b28e:	693a      	ldr	r2, [r7, #16]
 800b290:	0151      	lsls	r1, r2, #5
 800b292:	697a      	ldr	r2, [r7, #20]
 800b294:	440a      	add	r2, r1
 800b296:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b29a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b29e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b2a0:	693b      	ldr	r3, [r7, #16]
 800b2a2:	015a      	lsls	r2, r3, #5
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	4413      	add	r3, r2
 800b2a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2ac:	691a      	ldr	r2, [r3, #16]
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	695b      	ldr	r3, [r3, #20]
 800b2b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b2b6:	6939      	ldr	r1, [r7, #16]
 800b2b8:	0148      	lsls	r0, r1, #5
 800b2ba:	6979      	ldr	r1, [r7, #20]
 800b2bc:	4401      	add	r1, r0
 800b2be:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b2c2:	4313      	orrs	r3, r2
 800b2c4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b2c6:	79fb      	ldrb	r3, [r7, #7]
 800b2c8:	2b01      	cmp	r3, #1
 800b2ca:	d10e      	bne.n	800b2ea <USB_EP0StartXfer+0x152>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b2cc:	68bb      	ldr	r3, [r7, #8]
 800b2ce:	691b      	ldr	r3, [r3, #16]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d01e      	beq.n	800b312 <USB_EP0StartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	015a      	lsls	r2, r3, #5
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	4413      	add	r3, r2
 800b2dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2e0:	461a      	mov	r2, r3
 800b2e2:	68bb      	ldr	r3, [r7, #8]
 800b2e4:	691b      	ldr	r3, [r3, #16]
 800b2e6:	6153      	str	r3, [r2, #20]
 800b2e8:	e013      	b.n	800b312 <USB_EP0StartXfer+0x17a>
      }
    }
    else
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b2ea:	68bb      	ldr	r3, [r7, #8]
 800b2ec:	695b      	ldr	r3, [r3, #20]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d00f      	beq.n	800b312 <USB_EP0StartXfer+0x17a>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	781b      	ldrb	r3, [r3, #0]
 800b2fe:	f003 030f 	and.w	r3, r3, #15
 800b302:	2101      	movs	r1, #1
 800b304:	fa01 f303 	lsl.w	r3, r1, r3
 800b308:	6979      	ldr	r1, [r7, #20]
 800b30a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b30e:	4313      	orrs	r3, r2
 800b310:	634b      	str	r3, [r1, #52]	; 0x34
      }
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b312:	693b      	ldr	r3, [r7, #16]
 800b314:	015a      	lsls	r2, r3, #5
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	4413      	add	r3, r2
 800b31a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	693a      	ldr	r2, [r7, #16]
 800b322:	0151      	lsls	r1, r2, #5
 800b324:	697a      	ldr	r2, [r7, #20]
 800b326:	440a      	add	r2, r1
 800b328:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b32c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b330:	6013      	str	r3, [r2, #0]
 800b332:	e06d      	b.n	800b410 <USB_EP0StartXfer+0x278>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b334:	693b      	ldr	r3, [r7, #16]
 800b336:	015a      	lsls	r2, r3, #5
 800b338:	697b      	ldr	r3, [r7, #20]
 800b33a:	4413      	add	r3, r2
 800b33c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b340:	691a      	ldr	r2, [r3, #16]
 800b342:	693b      	ldr	r3, [r7, #16]
 800b344:	0159      	lsls	r1, r3, #5
 800b346:	697b      	ldr	r3, [r7, #20]
 800b348:	440b      	add	r3, r1
 800b34a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b34e:	4619      	mov	r1, r3
 800b350:	4b34      	ldr	r3, [pc, #208]	; (800b424 <USB_EP0StartXfer+0x28c>)
 800b352:	4013      	ands	r3, r2
 800b354:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b356:	693b      	ldr	r3, [r7, #16]
 800b358:	015a      	lsls	r2, r3, #5
 800b35a:	697b      	ldr	r3, [r7, #20]
 800b35c:	4413      	add	r3, r2
 800b35e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b362:	691a      	ldr	r2, [r3, #16]
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	0159      	lsls	r1, r3, #5
 800b368:	697b      	ldr	r3, [r7, #20]
 800b36a:	440b      	add	r3, r1
 800b36c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b370:	4619      	mov	r1, r3
 800b372:	4b2b      	ldr	r3, [pc, #172]	; (800b420 <USB_EP0StartXfer+0x288>)
 800b374:	4013      	ands	r3, r2
 800b376:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	695b      	ldr	r3, [r3, #20]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d003      	beq.n	800b388 <USB_EP0StartXfer+0x1f0>
    {
      ep->xfer_len = ep->maxpacket;
 800b380:	68bb      	ldr	r3, [r7, #8]
 800b382:	689a      	ldr	r2, [r3, #8]
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b388:	693b      	ldr	r3, [r7, #16]
 800b38a:	015a      	lsls	r2, r3, #5
 800b38c:	697b      	ldr	r3, [r7, #20]
 800b38e:	4413      	add	r3, r2
 800b390:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b394:	691b      	ldr	r3, [r3, #16]
 800b396:	693a      	ldr	r2, [r7, #16]
 800b398:	0151      	lsls	r1, r2, #5
 800b39a:	697a      	ldr	r2, [r7, #20]
 800b39c:	440a      	add	r2, r1
 800b39e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b3a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b3a6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	015a      	lsls	r2, r3, #5
 800b3ac:	697b      	ldr	r3, [r7, #20]
 800b3ae:	4413      	add	r3, r2
 800b3b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3b4:	691a      	ldr	r2, [r3, #16]
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	689b      	ldr	r3, [r3, #8]
 800b3ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3be:	6939      	ldr	r1, [r7, #16]
 800b3c0:	0148      	lsls	r0, r1, #5
 800b3c2:	6979      	ldr	r1, [r7, #20]
 800b3c4:	4401      	add	r1, r0
 800b3c6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b3ca:	4313      	orrs	r3, r2
 800b3cc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b3ce:	79fb      	ldrb	r3, [r7, #7]
 800b3d0:	2b01      	cmp	r3, #1
 800b3d2:	d10d      	bne.n	800b3f0 <USB_EP0StartXfer+0x258>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	68db      	ldr	r3, [r3, #12]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d009      	beq.n	800b3f0 <USB_EP0StartXfer+0x258>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	68d9      	ldr	r1, [r3, #12]
 800b3e0:	693b      	ldr	r3, [r7, #16]
 800b3e2:	015a      	lsls	r2, r3, #5
 800b3e4:	697b      	ldr	r3, [r7, #20]
 800b3e6:	4413      	add	r3, r2
 800b3e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3ec:	460a      	mov	r2, r1
 800b3ee:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b3f0:	693b      	ldr	r3, [r7, #16]
 800b3f2:	015a      	lsls	r2, r3, #5
 800b3f4:	697b      	ldr	r3, [r7, #20]
 800b3f6:	4413      	add	r3, r2
 800b3f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	693a      	ldr	r2, [r7, #16]
 800b400:	0151      	lsls	r1, r2, #5
 800b402:	697a      	ldr	r2, [r7, #20]
 800b404:	440a      	add	r2, r1
 800b406:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b40a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b40e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b410:	2300      	movs	r3, #0
}
 800b412:	4618      	mov	r0, r3
 800b414:	371c      	adds	r7, #28
 800b416:	46bd      	mov	sp, r7
 800b418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41c:	4770      	bx	lr
 800b41e:	bf00      	nop
 800b420:	e007ffff 	.word	0xe007ffff
 800b424:	fff80000 	.word	0xfff80000

0800b428 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b428:	b480      	push	{r7}
 800b42a:	b089      	sub	sp, #36	; 0x24
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	60f8      	str	r0, [r7, #12]
 800b430:	60b9      	str	r1, [r7, #8]
 800b432:	4611      	mov	r1, r2
 800b434:	461a      	mov	r2, r3
 800b436:	460b      	mov	r3, r1
 800b438:	71fb      	strb	r3, [r7, #7]
 800b43a:	4613      	mov	r3, r2
 800b43c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b446:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d11a      	bne.n	800b484 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b44e:	88bb      	ldrh	r3, [r7, #4]
 800b450:	3303      	adds	r3, #3
 800b452:	089b      	lsrs	r3, r3, #2
 800b454:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b456:	2300      	movs	r3, #0
 800b458:	61bb      	str	r3, [r7, #24]
 800b45a:	e00f      	b.n	800b47c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = *((__packed uint32_t *)pSrc);
 800b45c:	79fb      	ldrb	r3, [r7, #7]
 800b45e:	031a      	lsls	r2, r3, #12
 800b460:	697b      	ldr	r3, [r7, #20]
 800b462:	4413      	add	r3, r2
 800b464:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b468:	461a      	mov	r2, r3
 800b46a:	69fb      	ldr	r3, [r7, #28]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b470:	69fb      	ldr	r3, [r7, #28]
 800b472:	3304      	adds	r3, #4
 800b474:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b476:	69bb      	ldr	r3, [r7, #24]
 800b478:	3301      	adds	r3, #1
 800b47a:	61bb      	str	r3, [r7, #24]
 800b47c:	69ba      	ldr	r2, [r7, #24]
 800b47e:	693b      	ldr	r3, [r7, #16]
 800b480:	429a      	cmp	r2, r3
 800b482:	d3eb      	bcc.n	800b45c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b484:	2300      	movs	r3, #0
}
 800b486:	4618      	mov	r0, r3
 800b488:	3724      	adds	r7, #36	; 0x24
 800b48a:	46bd      	mov	sp, r7
 800b48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b490:	4770      	bx	lr

0800b492 <USB_ReadPacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b492:	b480      	push	{r7}
 800b494:	b089      	sub	sp, #36	; 0x24
 800b496:	af00      	add	r7, sp, #0
 800b498:	60f8      	str	r0, [r7, #12]
 800b49a:	60b9      	str	r1, [r7, #8]
 800b49c:	4613      	mov	r3, r2
 800b49e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800b4a8:	88fb      	ldrh	r3, [r7, #6]
 800b4aa:	3303      	adds	r3, #3
 800b4ac:	089b      	lsrs	r3, r3, #2
 800b4ae:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	61bb      	str	r3, [r7, #24]
 800b4b4:	e00b      	b.n	800b4ce <USB_ReadPacket+0x3c>
  {
    *(__packed uint32_t *)pDest = USBx_DFIFO(0U);
 800b4b6:	697b      	ldr	r3, [r7, #20]
 800b4b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b4bc:	681a      	ldr	r2, [r3, #0]
 800b4be:	69fb      	ldr	r3, [r7, #28]
 800b4c0:	601a      	str	r2, [r3, #0]
    pDest++;
 800b4c2:	69fb      	ldr	r3, [r7, #28]
 800b4c4:	3304      	adds	r3, #4
 800b4c6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b4c8:	69bb      	ldr	r3, [r7, #24]
 800b4ca:	3301      	adds	r3, #1
 800b4cc:	61bb      	str	r3, [r7, #24]
 800b4ce:	69ba      	ldr	r2, [r7, #24]
 800b4d0:	693b      	ldr	r3, [r7, #16]
 800b4d2:	429a      	cmp	r2, r3
 800b4d4:	d3ef      	bcc.n	800b4b6 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b4d6:	69fb      	ldr	r3, [r7, #28]
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	3724      	adds	r7, #36	; 0x24
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr

0800b4e4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b085      	sub	sp, #20
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
 800b4ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	781b      	ldrb	r3, [r3, #0]
 800b4f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	785b      	ldrb	r3, [r3, #1]
 800b4fc:	2b01      	cmp	r3, #1
 800b4fe:	d12c      	bne.n	800b55a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	015a      	lsls	r2, r3, #5
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	4413      	add	r3, r2
 800b508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	db12      	blt.n	800b538 <USB_EPSetStall+0x54>
 800b512:	68bb      	ldr	r3, [r7, #8]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d00f      	beq.n	800b538 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	015a      	lsls	r2, r3, #5
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	4413      	add	r3, r2
 800b520:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	68ba      	ldr	r2, [r7, #8]
 800b528:	0151      	lsls	r1, r2, #5
 800b52a:	68fa      	ldr	r2, [r7, #12]
 800b52c:	440a      	add	r2, r1
 800b52e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b532:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b536:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	015a      	lsls	r2, r3, #5
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	4413      	add	r3, r2
 800b540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	68ba      	ldr	r2, [r7, #8]
 800b548:	0151      	lsls	r1, r2, #5
 800b54a:	68fa      	ldr	r2, [r7, #12]
 800b54c:	440a      	add	r2, r1
 800b54e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b552:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b556:	6013      	str	r3, [r2, #0]
 800b558:	e02b      	b.n	800b5b2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	015a      	lsls	r2, r3, #5
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	4413      	add	r3, r2
 800b562:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	db12      	blt.n	800b592 <USB_EPSetStall+0xae>
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d00f      	beq.n	800b592 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	015a      	lsls	r2, r3, #5
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	4413      	add	r3, r2
 800b57a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	68ba      	ldr	r2, [r7, #8]
 800b582:	0151      	lsls	r1, r2, #5
 800b584:	68fa      	ldr	r2, [r7, #12]
 800b586:	440a      	add	r2, r1
 800b588:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b58c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b590:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	015a      	lsls	r2, r3, #5
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	4413      	add	r3, r2
 800b59a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	68ba      	ldr	r2, [r7, #8]
 800b5a2:	0151      	lsls	r1, r2, #5
 800b5a4:	68fa      	ldr	r2, [r7, #12]
 800b5a6:	440a      	add	r2, r1
 800b5a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b5ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b5b0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b5b2:	2300      	movs	r3, #0
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3714      	adds	r7, #20
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5be:	4770      	bx	lr

0800b5c0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	b085      	sub	sp, #20
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
 800b5c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	781b      	ldrb	r3, [r3, #0]
 800b5d2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	785b      	ldrb	r3, [r3, #1]
 800b5d8:	2b01      	cmp	r3, #1
 800b5da:	d128      	bne.n	800b62e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	015a      	lsls	r2, r3, #5
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	4413      	add	r3, r2
 800b5e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	68ba      	ldr	r2, [r7, #8]
 800b5ec:	0151      	lsls	r1, r2, #5
 800b5ee:	68fa      	ldr	r2, [r7, #12]
 800b5f0:	440a      	add	r2, r1
 800b5f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b5f6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b5fa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	78db      	ldrb	r3, [r3, #3]
 800b600:	2b03      	cmp	r3, #3
 800b602:	d003      	beq.n	800b60c <USB_EPClearStall+0x4c>
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	78db      	ldrb	r3, [r3, #3]
 800b608:	2b02      	cmp	r3, #2
 800b60a:	d138      	bne.n	800b67e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b60c:	68bb      	ldr	r3, [r7, #8]
 800b60e:	015a      	lsls	r2, r3, #5
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	4413      	add	r3, r2
 800b614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	68ba      	ldr	r2, [r7, #8]
 800b61c:	0151      	lsls	r1, r2, #5
 800b61e:	68fa      	ldr	r2, [r7, #12]
 800b620:	440a      	add	r2, r1
 800b622:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b62a:	6013      	str	r3, [r2, #0]
 800b62c:	e027      	b.n	800b67e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b62e:	68bb      	ldr	r3, [r7, #8]
 800b630:	015a      	lsls	r2, r3, #5
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	4413      	add	r3, r2
 800b636:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	68ba      	ldr	r2, [r7, #8]
 800b63e:	0151      	lsls	r1, r2, #5
 800b640:	68fa      	ldr	r2, [r7, #12]
 800b642:	440a      	add	r2, r1
 800b644:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b648:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b64c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b64e:	683b      	ldr	r3, [r7, #0]
 800b650:	78db      	ldrb	r3, [r3, #3]
 800b652:	2b03      	cmp	r3, #3
 800b654:	d003      	beq.n	800b65e <USB_EPClearStall+0x9e>
 800b656:	683b      	ldr	r3, [r7, #0]
 800b658:	78db      	ldrb	r3, [r3, #3]
 800b65a:	2b02      	cmp	r3, #2
 800b65c:	d10f      	bne.n	800b67e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	015a      	lsls	r2, r3, #5
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	4413      	add	r3, r2
 800b666:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	68ba      	ldr	r2, [r7, #8]
 800b66e:	0151      	lsls	r1, r2, #5
 800b670:	68fa      	ldr	r2, [r7, #12]
 800b672:	440a      	add	r2, r1
 800b674:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b678:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b67c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b67e:	2300      	movs	r3, #0
}
 800b680:	4618      	mov	r0, r3
 800b682:	3714      	adds	r7, #20
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr

0800b68c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b68c:	b480      	push	{r7}
 800b68e:	b085      	sub	sp, #20
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
 800b694:	460b      	mov	r3, r1
 800b696:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	68fa      	ldr	r2, [r7, #12]
 800b6a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b6aa:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b6ae:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6b6:	681a      	ldr	r2, [r3, #0]
 800b6b8:	78fb      	ldrb	r3, [r7, #3]
 800b6ba:	011b      	lsls	r3, r3, #4
 800b6bc:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b6c0:	68f9      	ldr	r1, [r7, #12]
 800b6c2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b6c6:	4313      	orrs	r3, r2
 800b6c8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b6ca:	2300      	movs	r3, #0
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3714      	adds	r7, #20
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d6:	4770      	bx	lr

0800b6d8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b084      	sub	sp, #16
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6ea:	685b      	ldr	r3, [r3, #4]
 800b6ec:	68fa      	ldr	r2, [r7, #12]
 800b6ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b6f2:	f023 0302 	bic.w	r3, r3, #2
 800b6f6:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800b6f8:	2003      	movs	r0, #3
 800b6fa:	f7f7 fc5d 	bl	8002fb8 <HAL_Delay>

  return HAL_OK;
 800b6fe:	2300      	movs	r3, #0
}
 800b700:	4618      	mov	r0, r3
 800b702:	3710      	adds	r7, #16
 800b704:	46bd      	mov	sp, r7
 800b706:	bd80      	pop	{r7, pc}

0800b708 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b084      	sub	sp, #16
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b71a:	685b      	ldr	r3, [r3, #4]
 800b71c:	68fa      	ldr	r2, [r7, #12]
 800b71e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b722:	f043 0302 	orr.w	r3, r3, #2
 800b726:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800b728:	2003      	movs	r0, #3
 800b72a:	f7f7 fc45 	bl	8002fb8 <HAL_Delay>

  return HAL_OK;
 800b72e:	2300      	movs	r3, #0
}
 800b730:	4618      	mov	r0, r3
 800b732:	3710      	adds	r7, #16
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}

0800b738 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b738:	b480      	push	{r7}
 800b73a:	b085      	sub	sp, #20
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	695b      	ldr	r3, [r3, #20]
 800b744:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	699b      	ldr	r3, [r3, #24]
 800b74a:	68fa      	ldr	r2, [r7, #12]
 800b74c:	4013      	ands	r3, r2
 800b74e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b750:	68fb      	ldr	r3, [r7, #12]
}
 800b752:	4618      	mov	r0, r3
 800b754:	3714      	adds	r7, #20
 800b756:	46bd      	mov	sp, r7
 800b758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75c:	4770      	bx	lr

0800b75e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b75e:	b480      	push	{r7}
 800b760:	b085      	sub	sp, #20
 800b762:	af00      	add	r7, sp, #0
 800b764:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b770:	699b      	ldr	r3, [r3, #24]
 800b772:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b77a:	69db      	ldr	r3, [r3, #28]
 800b77c:	68ba      	ldr	r2, [r7, #8]
 800b77e:	4013      	ands	r3, r2
 800b780:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b782:	68bb      	ldr	r3, [r7, #8]
 800b784:	0c1b      	lsrs	r3, r3, #16
}
 800b786:	4618      	mov	r0, r3
 800b788:	3714      	adds	r7, #20
 800b78a:	46bd      	mov	sp, r7
 800b78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b790:	4770      	bx	lr

0800b792 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b792:	b480      	push	{r7}
 800b794:	b085      	sub	sp, #20
 800b796:	af00      	add	r7, sp, #0
 800b798:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7a4:	699b      	ldr	r3, [r3, #24]
 800b7a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7ae:	69db      	ldr	r3, [r3, #28]
 800b7b0:	68ba      	ldr	r2, [r7, #8]
 800b7b2:	4013      	ands	r3, r2
 800b7b4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	b29b      	uxth	r3, r3
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3714      	adds	r7, #20
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c4:	4770      	bx	lr

0800b7c6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b7c6:	b480      	push	{r7}
 800b7c8:	b085      	sub	sp, #20
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
 800b7ce:	460b      	mov	r3, r1
 800b7d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b7d6:	78fb      	ldrb	r3, [r7, #3]
 800b7d8:	015a      	lsls	r2, r3, #5
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	4413      	add	r3, r2
 800b7de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7e2:	689b      	ldr	r3, [r3, #8]
 800b7e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7ec:	695b      	ldr	r3, [r3, #20]
 800b7ee:	68ba      	ldr	r2, [r7, #8]
 800b7f0:	4013      	ands	r3, r2
 800b7f2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b7f4:	68bb      	ldr	r3, [r7, #8]
}
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	3714      	adds	r7, #20
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b800:	4770      	bx	lr

0800b802 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b802:	b480      	push	{r7}
 800b804:	b087      	sub	sp, #28
 800b806:	af00      	add	r7, sp, #0
 800b808:	6078      	str	r0, [r7, #4]
 800b80a:	460b      	mov	r3, r1
 800b80c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b812:	697b      	ldr	r3, [r7, #20]
 800b814:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b818:	691b      	ldr	r3, [r3, #16]
 800b81a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b81c:	697b      	ldr	r3, [r7, #20]
 800b81e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b824:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b826:	78fb      	ldrb	r3, [r7, #3]
 800b828:	f003 030f 	and.w	r3, r3, #15
 800b82c:	68fa      	ldr	r2, [r7, #12]
 800b82e:	fa22 f303 	lsr.w	r3, r2, r3
 800b832:	01db      	lsls	r3, r3, #7
 800b834:	b2db      	uxtb	r3, r3
 800b836:	693a      	ldr	r2, [r7, #16]
 800b838:	4313      	orrs	r3, r2
 800b83a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b83c:	78fb      	ldrb	r3, [r7, #3]
 800b83e:	015a      	lsls	r2, r3, #5
 800b840:	697b      	ldr	r3, [r7, #20]
 800b842:	4413      	add	r3, r2
 800b844:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b848:	689b      	ldr	r3, [r3, #8]
 800b84a:	693a      	ldr	r2, [r7, #16]
 800b84c:	4013      	ands	r3, r2
 800b84e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b850:	68bb      	ldr	r3, [r7, #8]
}
 800b852:	4618      	mov	r0, r3
 800b854:	371c      	adds	r7, #28
 800b856:	46bd      	mov	sp, r7
 800b858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85c:	4770      	bx	lr

0800b85e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b85e:	b480      	push	{r7}
 800b860:	b083      	sub	sp, #12
 800b862:	af00      	add	r7, sp, #0
 800b864:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	695b      	ldr	r3, [r3, #20]
 800b86a:	f003 0301 	and.w	r3, r3, #1
}
 800b86e:	4618      	mov	r0, r3
 800b870:	370c      	adds	r7, #12
 800b872:	46bd      	mov	sp, r7
 800b874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b878:	4770      	bx	lr
	...

0800b87c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b87c:	b480      	push	{r7}
 800b87e:	b085      	sub	sp, #20
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b88e:	681a      	ldr	r2, [r3, #0]
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b896:	4619      	mov	r1, r3
 800b898:	4b12      	ldr	r3, [pc, #72]	; (800b8e4 <USB_ActivateSetup+0x68>)
 800b89a:	4013      	ands	r3, r2
 800b89c:	600b      	str	r3, [r1, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8a4:	689b      	ldr	r3, [r3, #8]
 800b8a6:	f003 0306 	and.w	r3, r3, #6
 800b8aa:	2b04      	cmp	r3, #4
 800b8ac:	d109      	bne.n	800b8c2 <USB_ActivateSetup+0x46>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	68fa      	ldr	r2, [r7, #12]
 800b8b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8bc:	f043 0303 	orr.w	r3, r3, #3
 800b8c0:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8c8:	685b      	ldr	r3, [r3, #4]
 800b8ca:	68fa      	ldr	r2, [r7, #12]
 800b8cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b8d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b8d4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b8d6:	2300      	movs	r3, #0
}
 800b8d8:	4618      	mov	r0, r3
 800b8da:	3714      	adds	r7, #20
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e2:	4770      	bx	lr
 800b8e4:	fffff800 	.word	0xfffff800

0800b8e8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b087      	sub	sp, #28
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	60f8      	str	r0, [r7, #12]
 800b8f0:	460b      	mov	r3, r1
 800b8f2:	607a      	str	r2, [r7, #4]
 800b8f4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	333c      	adds	r3, #60	; 0x3c
 800b8fe:	3304      	adds	r3, #4
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b904:	693b      	ldr	r3, [r7, #16]
 800b906:	4a26      	ldr	r2, [pc, #152]	; (800b9a0 <USB_EP0_OutStart+0xb8>)
 800b908:	4293      	cmp	r3, r2
 800b90a:	d90a      	bls.n	800b922 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b90c:	697b      	ldr	r3, [r7, #20]
 800b90e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b918:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b91c:	d101      	bne.n	800b922 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b91e:	2300      	movs	r3, #0
 800b920:	e037      	b.n	800b992 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b922:	697b      	ldr	r3, [r7, #20]
 800b924:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b928:	461a      	mov	r2, r3
 800b92a:	2300      	movs	r3, #0
 800b92c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b92e:	697b      	ldr	r3, [r7, #20]
 800b930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b934:	691b      	ldr	r3, [r3, #16]
 800b936:	697a      	ldr	r2, [r7, #20]
 800b938:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b93c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b940:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b942:	697b      	ldr	r3, [r7, #20]
 800b944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b948:	691b      	ldr	r3, [r3, #16]
 800b94a:	697a      	ldr	r2, [r7, #20]
 800b94c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b950:	f043 0318 	orr.w	r3, r3, #24
 800b954:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b956:	697b      	ldr	r3, [r7, #20]
 800b958:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b95c:	691b      	ldr	r3, [r3, #16]
 800b95e:	697a      	ldr	r2, [r7, #20]
 800b960:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b964:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b968:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b96a:	7afb      	ldrb	r3, [r7, #11]
 800b96c:	2b01      	cmp	r3, #1
 800b96e:	d10f      	bne.n	800b990 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b976:	461a      	mov	r2, r3
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b97c:	697b      	ldr	r3, [r7, #20]
 800b97e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	697a      	ldr	r2, [r7, #20]
 800b986:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b98a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b98e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b990:	2300      	movs	r3, #0
}
 800b992:	4618      	mov	r0, r3
 800b994:	371c      	adds	r7, #28
 800b996:	46bd      	mov	sp, r7
 800b998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99c:	4770      	bx	lr
 800b99e:	bf00      	nop
 800b9a0:	4f54300a 	.word	0x4f54300a

0800b9a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b9a4:	b480      	push	{r7}
 800b9a6:	b085      	sub	sp, #20
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	3301      	adds	r3, #1
 800b9b4:	60fb      	str	r3, [r7, #12]
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	4a13      	ldr	r2, [pc, #76]	; (800ba08 <USB_CoreReset+0x64>)
 800b9ba:	4293      	cmp	r3, r2
 800b9bc:	d901      	bls.n	800b9c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b9be:	2303      	movs	r3, #3
 800b9c0:	e01b      	b.n	800b9fa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	691b      	ldr	r3, [r3, #16]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	daf2      	bge.n	800b9b0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	691b      	ldr	r3, [r3, #16]
 800b9d2:	f043 0201 	orr.w	r2, r3, #1
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	3301      	adds	r3, #1
 800b9de:	60fb      	str	r3, [r7, #12]
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	4a09      	ldr	r2, [pc, #36]	; (800ba08 <USB_CoreReset+0x64>)
 800b9e4:	4293      	cmp	r3, r2
 800b9e6:	d901      	bls.n	800b9ec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b9e8:	2303      	movs	r3, #3
 800b9ea:	e006      	b.n	800b9fa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	691b      	ldr	r3, [r3, #16]
 800b9f0:	f003 0301 	and.w	r3, r3, #1
 800b9f4:	2b01      	cmp	r3, #1
 800b9f6:	d0f0      	beq.n	800b9da <USB_CoreReset+0x36>

  return HAL_OK;
 800b9f8:	2300      	movs	r3, #0
}
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	3714      	adds	r7, #20
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba04:	4770      	bx	lr
 800ba06:	bf00      	nop
 800ba08:	00030d40 	.word	0x00030d40

0800ba0c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b084      	sub	sp, #16
 800ba10:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 169;
 800ba12:	4b8c      	ldr	r3, [pc, #560]	; (800bc44 <MX_LWIP_Init+0x238>)
 800ba14:	22a9      	movs	r2, #169	; 0xa9
 800ba16:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 254;
 800ba18:	4b8a      	ldr	r3, [pc, #552]	; (800bc44 <MX_LWIP_Init+0x238>)
 800ba1a:	22fe      	movs	r2, #254	; 0xfe
 800ba1c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 57;
 800ba1e:	4b89      	ldr	r3, [pc, #548]	; (800bc44 <MX_LWIP_Init+0x238>)
 800ba20:	2239      	movs	r2, #57	; 0x39
 800ba22:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 55;
 800ba24:	4b87      	ldr	r3, [pc, #540]	; (800bc44 <MX_LWIP_Init+0x238>)
 800ba26:	2237      	movs	r2, #55	; 0x37
 800ba28:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800ba2a:	4b87      	ldr	r3, [pc, #540]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800ba2c:	22ff      	movs	r2, #255	; 0xff
 800ba2e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800ba30:	4b85      	ldr	r3, [pc, #532]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800ba32:	22ff      	movs	r2, #255	; 0xff
 800ba34:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800ba36:	4b84      	ldr	r3, [pc, #528]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800ba38:	22ff      	movs	r2, #255	; 0xff
 800ba3a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800ba3c:	4b82      	ldr	r3, [pc, #520]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800ba3e:	2200      	movs	r2, #0
 800ba40:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 800ba42:	4b82      	ldr	r3, [pc, #520]	; (800bc4c <MX_LWIP_Init+0x240>)
 800ba44:	2200      	movs	r2, #0
 800ba46:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 800ba48:	4b80      	ldr	r3, [pc, #512]	; (800bc4c <MX_LWIP_Init+0x240>)
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800ba4e:	4b7f      	ldr	r3, [pc, #508]	; (800bc4c <MX_LWIP_Init+0x240>)
 800ba50:	2200      	movs	r2, #0
 800ba52:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800ba54:	4b7d      	ldr	r3, [pc, #500]	; (800bc4c <MX_LWIP_Init+0x240>)
 800ba56:	2200      	movs	r2, #0
 800ba58:	70da      	strb	r2, [r3, #3]
  
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800ba5a:	2100      	movs	r1, #0
 800ba5c:	2000      	movs	r0, #0
 800ba5e:	f007 fe8f 	bl	8013780 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800ba62:	4b78      	ldr	r3, [pc, #480]	; (800bc44 <MX_LWIP_Init+0x238>)
 800ba64:	781b      	ldrb	r3, [r3, #0]
 800ba66:	061a      	lsls	r2, r3, #24
 800ba68:	4b76      	ldr	r3, [pc, #472]	; (800bc44 <MX_LWIP_Init+0x238>)
 800ba6a:	785b      	ldrb	r3, [r3, #1]
 800ba6c:	041b      	lsls	r3, r3, #16
 800ba6e:	431a      	orrs	r2, r3
 800ba70:	4b74      	ldr	r3, [pc, #464]	; (800bc44 <MX_LWIP_Init+0x238>)
 800ba72:	789b      	ldrb	r3, [r3, #2]
 800ba74:	021b      	lsls	r3, r3, #8
 800ba76:	4313      	orrs	r3, r2
 800ba78:	4a72      	ldr	r2, [pc, #456]	; (800bc44 <MX_LWIP_Init+0x238>)
 800ba7a:	78d2      	ldrb	r2, [r2, #3]
 800ba7c:	4313      	orrs	r3, r2
 800ba7e:	061a      	lsls	r2, r3, #24
 800ba80:	4b70      	ldr	r3, [pc, #448]	; (800bc44 <MX_LWIP_Init+0x238>)
 800ba82:	781b      	ldrb	r3, [r3, #0]
 800ba84:	0619      	lsls	r1, r3, #24
 800ba86:	4b6f      	ldr	r3, [pc, #444]	; (800bc44 <MX_LWIP_Init+0x238>)
 800ba88:	785b      	ldrb	r3, [r3, #1]
 800ba8a:	041b      	lsls	r3, r3, #16
 800ba8c:	4319      	orrs	r1, r3
 800ba8e:	4b6d      	ldr	r3, [pc, #436]	; (800bc44 <MX_LWIP_Init+0x238>)
 800ba90:	789b      	ldrb	r3, [r3, #2]
 800ba92:	021b      	lsls	r3, r3, #8
 800ba94:	430b      	orrs	r3, r1
 800ba96:	496b      	ldr	r1, [pc, #428]	; (800bc44 <MX_LWIP_Init+0x238>)
 800ba98:	78c9      	ldrb	r1, [r1, #3]
 800ba9a:	430b      	orrs	r3, r1
 800ba9c:	021b      	lsls	r3, r3, #8
 800ba9e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800baa2:	431a      	orrs	r2, r3
 800baa4:	4b67      	ldr	r3, [pc, #412]	; (800bc44 <MX_LWIP_Init+0x238>)
 800baa6:	781b      	ldrb	r3, [r3, #0]
 800baa8:	0619      	lsls	r1, r3, #24
 800baaa:	4b66      	ldr	r3, [pc, #408]	; (800bc44 <MX_LWIP_Init+0x238>)
 800baac:	785b      	ldrb	r3, [r3, #1]
 800baae:	041b      	lsls	r3, r3, #16
 800bab0:	4319      	orrs	r1, r3
 800bab2:	4b64      	ldr	r3, [pc, #400]	; (800bc44 <MX_LWIP_Init+0x238>)
 800bab4:	789b      	ldrb	r3, [r3, #2]
 800bab6:	021b      	lsls	r3, r3, #8
 800bab8:	430b      	orrs	r3, r1
 800baba:	4962      	ldr	r1, [pc, #392]	; (800bc44 <MX_LWIP_Init+0x238>)
 800babc:	78c9      	ldrb	r1, [r1, #3]
 800babe:	430b      	orrs	r3, r1
 800bac0:	0a1b      	lsrs	r3, r3, #8
 800bac2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800bac6:	431a      	orrs	r2, r3
 800bac8:	4b5e      	ldr	r3, [pc, #376]	; (800bc44 <MX_LWIP_Init+0x238>)
 800baca:	781b      	ldrb	r3, [r3, #0]
 800bacc:	0619      	lsls	r1, r3, #24
 800bace:	4b5d      	ldr	r3, [pc, #372]	; (800bc44 <MX_LWIP_Init+0x238>)
 800bad0:	785b      	ldrb	r3, [r3, #1]
 800bad2:	041b      	lsls	r3, r3, #16
 800bad4:	4319      	orrs	r1, r3
 800bad6:	4b5b      	ldr	r3, [pc, #364]	; (800bc44 <MX_LWIP_Init+0x238>)
 800bad8:	789b      	ldrb	r3, [r3, #2]
 800bada:	021b      	lsls	r3, r3, #8
 800badc:	430b      	orrs	r3, r1
 800bade:	4959      	ldr	r1, [pc, #356]	; (800bc44 <MX_LWIP_Init+0x238>)
 800bae0:	78c9      	ldrb	r1, [r1, #3]
 800bae2:	430b      	orrs	r3, r1
 800bae4:	0e1b      	lsrs	r3, r3, #24
 800bae6:	4313      	orrs	r3, r2
 800bae8:	4a59      	ldr	r2, [pc, #356]	; (800bc50 <MX_LWIP_Init+0x244>)
 800baea:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800baec:	4b56      	ldr	r3, [pc, #344]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800baee:	781b      	ldrb	r3, [r3, #0]
 800baf0:	061a      	lsls	r2, r3, #24
 800baf2:	4b55      	ldr	r3, [pc, #340]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800baf4:	785b      	ldrb	r3, [r3, #1]
 800baf6:	041b      	lsls	r3, r3, #16
 800baf8:	431a      	orrs	r2, r3
 800bafa:	4b53      	ldr	r3, [pc, #332]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bafc:	789b      	ldrb	r3, [r3, #2]
 800bafe:	021b      	lsls	r3, r3, #8
 800bb00:	4313      	orrs	r3, r2
 800bb02:	4a51      	ldr	r2, [pc, #324]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb04:	78d2      	ldrb	r2, [r2, #3]
 800bb06:	4313      	orrs	r3, r2
 800bb08:	061a      	lsls	r2, r3, #24
 800bb0a:	4b4f      	ldr	r3, [pc, #316]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb0c:	781b      	ldrb	r3, [r3, #0]
 800bb0e:	0619      	lsls	r1, r3, #24
 800bb10:	4b4d      	ldr	r3, [pc, #308]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb12:	785b      	ldrb	r3, [r3, #1]
 800bb14:	041b      	lsls	r3, r3, #16
 800bb16:	4319      	orrs	r1, r3
 800bb18:	4b4b      	ldr	r3, [pc, #300]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb1a:	789b      	ldrb	r3, [r3, #2]
 800bb1c:	021b      	lsls	r3, r3, #8
 800bb1e:	430b      	orrs	r3, r1
 800bb20:	4949      	ldr	r1, [pc, #292]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb22:	78c9      	ldrb	r1, [r1, #3]
 800bb24:	430b      	orrs	r3, r1
 800bb26:	021b      	lsls	r3, r3, #8
 800bb28:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bb2c:	431a      	orrs	r2, r3
 800bb2e:	4b46      	ldr	r3, [pc, #280]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb30:	781b      	ldrb	r3, [r3, #0]
 800bb32:	0619      	lsls	r1, r3, #24
 800bb34:	4b44      	ldr	r3, [pc, #272]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb36:	785b      	ldrb	r3, [r3, #1]
 800bb38:	041b      	lsls	r3, r3, #16
 800bb3a:	4319      	orrs	r1, r3
 800bb3c:	4b42      	ldr	r3, [pc, #264]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb3e:	789b      	ldrb	r3, [r3, #2]
 800bb40:	021b      	lsls	r3, r3, #8
 800bb42:	430b      	orrs	r3, r1
 800bb44:	4940      	ldr	r1, [pc, #256]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb46:	78c9      	ldrb	r1, [r1, #3]
 800bb48:	430b      	orrs	r3, r1
 800bb4a:	0a1b      	lsrs	r3, r3, #8
 800bb4c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800bb50:	431a      	orrs	r2, r3
 800bb52:	4b3d      	ldr	r3, [pc, #244]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb54:	781b      	ldrb	r3, [r3, #0]
 800bb56:	0619      	lsls	r1, r3, #24
 800bb58:	4b3b      	ldr	r3, [pc, #236]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb5a:	785b      	ldrb	r3, [r3, #1]
 800bb5c:	041b      	lsls	r3, r3, #16
 800bb5e:	4319      	orrs	r1, r3
 800bb60:	4b39      	ldr	r3, [pc, #228]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb62:	789b      	ldrb	r3, [r3, #2]
 800bb64:	021b      	lsls	r3, r3, #8
 800bb66:	430b      	orrs	r3, r1
 800bb68:	4937      	ldr	r1, [pc, #220]	; (800bc48 <MX_LWIP_Init+0x23c>)
 800bb6a:	78c9      	ldrb	r1, [r1, #3]
 800bb6c:	430b      	orrs	r3, r1
 800bb6e:	0e1b      	lsrs	r3, r3, #24
 800bb70:	4313      	orrs	r3, r2
 800bb72:	4a38      	ldr	r2, [pc, #224]	; (800bc54 <MX_LWIP_Init+0x248>)
 800bb74:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800bb76:	4b35      	ldr	r3, [pc, #212]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bb78:	781b      	ldrb	r3, [r3, #0]
 800bb7a:	061a      	lsls	r2, r3, #24
 800bb7c:	4b33      	ldr	r3, [pc, #204]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bb7e:	785b      	ldrb	r3, [r3, #1]
 800bb80:	041b      	lsls	r3, r3, #16
 800bb82:	431a      	orrs	r2, r3
 800bb84:	4b31      	ldr	r3, [pc, #196]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bb86:	789b      	ldrb	r3, [r3, #2]
 800bb88:	021b      	lsls	r3, r3, #8
 800bb8a:	4313      	orrs	r3, r2
 800bb8c:	4a2f      	ldr	r2, [pc, #188]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bb8e:	78d2      	ldrb	r2, [r2, #3]
 800bb90:	4313      	orrs	r3, r2
 800bb92:	061a      	lsls	r2, r3, #24
 800bb94:	4b2d      	ldr	r3, [pc, #180]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bb96:	781b      	ldrb	r3, [r3, #0]
 800bb98:	0619      	lsls	r1, r3, #24
 800bb9a:	4b2c      	ldr	r3, [pc, #176]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bb9c:	785b      	ldrb	r3, [r3, #1]
 800bb9e:	041b      	lsls	r3, r3, #16
 800bba0:	4319      	orrs	r1, r3
 800bba2:	4b2a      	ldr	r3, [pc, #168]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bba4:	789b      	ldrb	r3, [r3, #2]
 800bba6:	021b      	lsls	r3, r3, #8
 800bba8:	430b      	orrs	r3, r1
 800bbaa:	4928      	ldr	r1, [pc, #160]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bbac:	78c9      	ldrb	r1, [r1, #3]
 800bbae:	430b      	orrs	r3, r1
 800bbb0:	021b      	lsls	r3, r3, #8
 800bbb2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bbb6:	431a      	orrs	r2, r3
 800bbb8:	4b24      	ldr	r3, [pc, #144]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bbba:	781b      	ldrb	r3, [r3, #0]
 800bbbc:	0619      	lsls	r1, r3, #24
 800bbbe:	4b23      	ldr	r3, [pc, #140]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bbc0:	785b      	ldrb	r3, [r3, #1]
 800bbc2:	041b      	lsls	r3, r3, #16
 800bbc4:	4319      	orrs	r1, r3
 800bbc6:	4b21      	ldr	r3, [pc, #132]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bbc8:	789b      	ldrb	r3, [r3, #2]
 800bbca:	021b      	lsls	r3, r3, #8
 800bbcc:	430b      	orrs	r3, r1
 800bbce:	491f      	ldr	r1, [pc, #124]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bbd0:	78c9      	ldrb	r1, [r1, #3]
 800bbd2:	430b      	orrs	r3, r1
 800bbd4:	0a1b      	lsrs	r3, r3, #8
 800bbd6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800bbda:	431a      	orrs	r2, r3
 800bbdc:	4b1b      	ldr	r3, [pc, #108]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bbde:	781b      	ldrb	r3, [r3, #0]
 800bbe0:	0619      	lsls	r1, r3, #24
 800bbe2:	4b1a      	ldr	r3, [pc, #104]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bbe4:	785b      	ldrb	r3, [r3, #1]
 800bbe6:	041b      	lsls	r3, r3, #16
 800bbe8:	4319      	orrs	r1, r3
 800bbea:	4b18      	ldr	r3, [pc, #96]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bbec:	789b      	ldrb	r3, [r3, #2]
 800bbee:	021b      	lsls	r3, r3, #8
 800bbf0:	430b      	orrs	r3, r1
 800bbf2:	4916      	ldr	r1, [pc, #88]	; (800bc4c <MX_LWIP_Init+0x240>)
 800bbf4:	78c9      	ldrb	r1, [r1, #3]
 800bbf6:	430b      	orrs	r3, r1
 800bbf8:	0e1b      	lsrs	r3, r3, #24
 800bbfa:	4313      	orrs	r3, r2
 800bbfc:	4a16      	ldr	r2, [pc, #88]	; (800bc58 <MX_LWIP_Init+0x24c>)
 800bbfe:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800bc00:	4b16      	ldr	r3, [pc, #88]	; (800bc5c <MX_LWIP_Init+0x250>)
 800bc02:	9302      	str	r3, [sp, #8]
 800bc04:	4b16      	ldr	r3, [pc, #88]	; (800bc60 <MX_LWIP_Init+0x254>)
 800bc06:	9301      	str	r3, [sp, #4]
 800bc08:	2300      	movs	r3, #0
 800bc0a:	9300      	str	r3, [sp, #0]
 800bc0c:	4b12      	ldr	r3, [pc, #72]	; (800bc58 <MX_LWIP_Init+0x24c>)
 800bc0e:	4a11      	ldr	r2, [pc, #68]	; (800bc54 <MX_LWIP_Init+0x248>)
 800bc10:	490f      	ldr	r1, [pc, #60]	; (800bc50 <MX_LWIP_Init+0x244>)
 800bc12:	4814      	ldr	r0, [pc, #80]	; (800bc64 <MX_LWIP_Init+0x258>)
 800bc14:	f008 fa70 	bl	80140f8 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800bc18:	4812      	ldr	r0, [pc, #72]	; (800bc64 <MX_LWIP_Init+0x258>)
 800bc1a:	f008 fb4d 	bl	80142b8 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800bc1e:	4b11      	ldr	r3, [pc, #68]	; (800bc64 <MX_LWIP_Init+0x258>)
 800bc20:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800bc24:	089b      	lsrs	r3, r3, #2
 800bc26:	f003 0301 	and.w	r3, r3, #1
 800bc2a:	b2db      	uxtb	r3, r3
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d003      	beq.n	800bc38 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800bc30:	480c      	ldr	r0, [pc, #48]	; (800bc64 <MX_LWIP_Init+0x258>)
 800bc32:	f008 fb51 	bl	80142d8 <netif_set_up>
  }

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800bc36:	e002      	b.n	800bc3e <MX_LWIP_Init+0x232>
    netif_set_down(&gnetif);
 800bc38:	480a      	ldr	r0, [pc, #40]	; (800bc64 <MX_LWIP_Init+0x258>)
 800bc3a:	f008 fb91 	bl	8014360 <netif_set_down>
}
 800bc3e:	bf00      	nop
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bd80      	pop	{r7, pc}
 800bc44:	2000f990 	.word	0x2000f990
 800bc48:	2000f98c 	.word	0x2000f98c
 800bc4c:	2000f954 	.word	0x2000f954
 800bc50:	2000f988 	.word	0x2000f988
 800bc54:	2000f994 	.word	0x2000f994
 800bc58:	2000f998 	.word	0x2000f998
 800bc5c:	0801367d 	.word	0x0801367d
 800bc60:	0800c299 	.word	0x0800c299
 800bc64:	2000f958 	.word	0x2000f958

0800bc68 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b08e      	sub	sp, #56	; 0x38
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bc74:	2200      	movs	r2, #0
 800bc76:	601a      	str	r2, [r3, #0]
 800bc78:	605a      	str	r2, [r3, #4]
 800bc7a:	609a      	str	r2, [r3, #8]
 800bc7c:	60da      	str	r2, [r3, #12]
 800bc7e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	4a52      	ldr	r2, [pc, #328]	; (800bdd0 <HAL_ETH_MspInit+0x168>)
 800bc86:	4293      	cmp	r3, r2
 800bc88:	f040 809e 	bne.w	800bdc8 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800bc8c:	4b51      	ldr	r3, [pc, #324]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bc8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc90:	4a50      	ldr	r2, [pc, #320]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bc92:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800bc96:	6313      	str	r3, [r2, #48]	; 0x30
 800bc98:	4b4e      	ldr	r3, [pc, #312]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bc9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bca0:	623b      	str	r3, [r7, #32]
 800bca2:	6a3b      	ldr	r3, [r7, #32]
 800bca4:	4b4b      	ldr	r3, [pc, #300]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bca8:	4a4a      	ldr	r2, [pc, #296]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bcaa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bcae:	6313      	str	r3, [r2, #48]	; 0x30
 800bcb0:	4b48      	ldr	r3, [pc, #288]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bcb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcb4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bcb8:	61fb      	str	r3, [r7, #28]
 800bcba:	69fb      	ldr	r3, [r7, #28]
 800bcbc:	4b45      	ldr	r3, [pc, #276]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bcbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcc0:	4a44      	ldr	r2, [pc, #272]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bcc2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bcc6:	6313      	str	r3, [r2, #48]	; 0x30
 800bcc8:	4b42      	ldr	r3, [pc, #264]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bcca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bccc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bcd0:	61bb      	str	r3, [r7, #24]
 800bcd2:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bcd4:	4b3f      	ldr	r3, [pc, #252]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bcd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcd8:	4a3e      	ldr	r2, [pc, #248]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bcda:	f043 0304 	orr.w	r3, r3, #4
 800bcde:	6313      	str	r3, [r2, #48]	; 0x30
 800bce0:	4b3c      	ldr	r3, [pc, #240]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bce4:	f003 0304 	and.w	r3, r3, #4
 800bce8:	617b      	str	r3, [r7, #20]
 800bcea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bcec:	4b39      	ldr	r3, [pc, #228]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bcee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcf0:	4a38      	ldr	r2, [pc, #224]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bcf2:	f043 0301 	orr.w	r3, r3, #1
 800bcf6:	6313      	str	r3, [r2, #48]	; 0x30
 800bcf8:	4b36      	ldr	r3, [pc, #216]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bcfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcfc:	f003 0301 	and.w	r3, r3, #1
 800bd00:	613b      	str	r3, [r7, #16]
 800bd02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bd04:	4b33      	ldr	r3, [pc, #204]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bd06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd08:	4a32      	ldr	r2, [pc, #200]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bd0a:	f043 0302 	orr.w	r3, r3, #2
 800bd0e:	6313      	str	r3, [r2, #48]	; 0x30
 800bd10:	4b30      	ldr	r3, [pc, #192]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bd12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd14:	f003 0302 	and.w	r3, r3, #2
 800bd18:	60fb      	str	r3, [r7, #12]
 800bd1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800bd1c:	4b2d      	ldr	r3, [pc, #180]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bd1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd20:	4a2c      	ldr	r2, [pc, #176]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bd22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd26:	6313      	str	r3, [r2, #48]	; 0x30
 800bd28:	4b2a      	ldr	r3, [pc, #168]	; (800bdd4 <HAL_ETH_MspInit+0x16c>)
 800bd2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd30:	60bb      	str	r3, [r7, #8]
 800bd32:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800bd34:	2332      	movs	r3, #50	; 0x32
 800bd36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd38:	2302      	movs	r3, #2
 800bd3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bd40:	2303      	movs	r3, #3
 800bd42:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bd44:	230b      	movs	r3, #11
 800bd46:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bd48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bd4c:	4619      	mov	r1, r3
 800bd4e:	4822      	ldr	r0, [pc, #136]	; (800bdd8 <HAL_ETH_MspInit+0x170>)
 800bd50:	f7f9 fbc6 	bl	80054e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800bd54:	2386      	movs	r3, #134	; 0x86
 800bd56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd58:	2302      	movs	r3, #2
 800bd5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bd60:	2303      	movs	r3, #3
 800bd62:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bd64:	230b      	movs	r3, #11
 800bd66:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bd68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bd6c:	4619      	mov	r1, r3
 800bd6e:	481b      	ldr	r0, [pc, #108]	; (800bddc <HAL_ETH_MspInit+0x174>)
 800bd70:	f7f9 fbb6 	bl	80054e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800bd74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bd78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd7a:	2302      	movs	r3, #2
 800bd7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bd82:	2303      	movs	r3, #3
 800bd84:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bd86:	230b      	movs	r3, #11
 800bd88:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800bd8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bd8e:	4619      	mov	r1, r3
 800bd90:	4813      	ldr	r0, [pc, #76]	; (800bde0 <HAL_ETH_MspInit+0x178>)
 800bd92:	f7f9 fba5 	bl	80054e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800bd96:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800bd9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd9c:	2302      	movs	r3, #2
 800bd9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bda0:	2300      	movs	r3, #0
 800bda2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bda4:	2303      	movs	r3, #3
 800bda6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bda8:	230b      	movs	r3, #11
 800bdaa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800bdac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bdb0:	4619      	mov	r1, r3
 800bdb2:	480c      	ldr	r0, [pc, #48]	; (800bde4 <HAL_ETH_MspInit+0x17c>)
 800bdb4:	f7f9 fb94 	bl	80054e0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800bdb8:	2200      	movs	r2, #0
 800bdba:	2105      	movs	r1, #5
 800bdbc:	203d      	movs	r0, #61	; 0x3d
 800bdbe:	f7f7 ff6b 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800bdc2:	203d      	movs	r0, #61	; 0x3d
 800bdc4:	f7f7 ff84 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800bdc8:	bf00      	nop
 800bdca:	3738      	adds	r7, #56	; 0x38
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	bd80      	pop	{r7, pc}
 800bdd0:	40028000 	.word	0x40028000
 800bdd4:	40023800 	.word	0x40023800
 800bdd8:	40020800 	.word	0x40020800
 800bddc:	40020000 	.word	0x40020000
 800bde0:	40020400 	.word	0x40020400
 800bde4:	40021800 	.word	0x40021800

0800bde8 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b082      	sub	sp, #8
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 800bdf0:	4b04      	ldr	r3, [pc, #16]	; (800be04 <HAL_ETH_RxCpltCallback+0x1c>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	f001 ff75 	bl	800dce4 <osSemaphoreRelease>
}
 800bdfa:	bf00      	nop
 800bdfc:	3708      	adds	r7, #8
 800bdfe:	46bd      	mov	sp, r7
 800be00:	bd80      	pop	{r7, pc}
 800be02:	bf00      	nop
 800be04:	20000620 	.word	0x20000620

0800be08 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{ 
 800be08:	b5b0      	push	{r4, r5, r7, lr}
 800be0a:	b090      	sub	sp, #64	; 0x40
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800be10:	2300      	movs	r3, #0
 800be12:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;
  
/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800be14:	4b5c      	ldr	r3, [pc, #368]	; (800bf88 <low_level_init+0x180>)
 800be16:	4a5d      	ldr	r2, [pc, #372]	; (800bf8c <low_level_init+0x184>)
 800be18:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800be1a:	4b5b      	ldr	r3, [pc, #364]	; (800bf88 <low_level_init+0x180>)
 800be1c:	2201      	movs	r2, #1
 800be1e:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800be20:	4b59      	ldr	r3, [pc, #356]	; (800bf88 <low_level_init+0x180>)
 800be22:	2200      	movs	r2, #0
 800be24:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800be26:	2300      	movs	r3, #0
 800be28:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 800be2c:	2380      	movs	r3, #128	; 0x80
 800be2e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 800be32:	23e1      	movs	r3, #225	; 0xe1
 800be34:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 800be38:	2300      	movs	r3, #0
 800be3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 800be3e:	2300      	movs	r3, #0
 800be40:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 800be44:	2300      	movs	r3, #0
 800be46:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 800be4a:	4a4f      	ldr	r2, [pc, #316]	; (800bf88 <low_level_init+0x180>)
 800be4c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800be50:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 800be52:	4b4d      	ldr	r3, [pc, #308]	; (800bf88 <low_level_init+0x180>)
 800be54:	2201      	movs	r2, #1
 800be56:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800be58:	4b4b      	ldr	r3, [pc, #300]	; (800bf88 <low_level_init+0x180>)
 800be5a:	2200      	movs	r2, #0
 800be5c:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800be5e:	4b4a      	ldr	r3, [pc, #296]	; (800bf88 <low_level_init+0x180>)
 800be60:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800be64:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800be66:	4848      	ldr	r0, [pc, #288]	; (800bf88 <low_level_init+0x180>)
 800be68:	f7f8 fb48 	bl	80044fc <HAL_ETH_Init>
 800be6c:	4603      	mov	r3, r0
 800be6e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 800be72:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800be76:	2b00      	cmp	r3, #0
 800be78:	d108      	bne.n	800be8c <low_level_init+0x84>
  {
    /* Set netif link flag */  
    netif->flags |= NETIF_FLAG_LINK_UP;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800be80:	f043 0304 	orr.w	r3, r3, #4
 800be84:	b2da      	uxtb	r2, r3
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800be8c:	2304      	movs	r3, #4
 800be8e:	4a40      	ldr	r2, [pc, #256]	; (800bf90 <low_level_init+0x188>)
 800be90:	4940      	ldr	r1, [pc, #256]	; (800bf94 <low_level_init+0x18c>)
 800be92:	483d      	ldr	r0, [pc, #244]	; (800bf88 <low_level_init+0x180>)
 800be94:	f7f8 fcce 	bl	8004834 <HAL_ETH_DMATxDescListInit>
     
  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800be98:	2304      	movs	r3, #4
 800be9a:	4a3f      	ldr	r2, [pc, #252]	; (800bf98 <low_level_init+0x190>)
 800be9c:	493f      	ldr	r1, [pc, #252]	; (800bf9c <low_level_init+0x194>)
 800be9e:	483a      	ldr	r0, [pc, #232]	; (800bf88 <low_level_init+0x180>)
 800bea0:	f7f8 fd31 	bl	8004906 <HAL_ETH_DMARxDescListInit>
 
#if LWIP_ARP || LWIP_ETHERNET 

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2206      	movs	r2, #6
 800bea8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800beac:	4b36      	ldr	r3, [pc, #216]	; (800bf88 <low_level_init+0x180>)
 800beae:	695b      	ldr	r3, [r3, #20]
 800beb0:	781a      	ldrb	r2, [r3, #0]
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800beb8:	4b33      	ldr	r3, [pc, #204]	; (800bf88 <low_level_init+0x180>)
 800beba:	695b      	ldr	r3, [r3, #20]
 800bebc:	785a      	ldrb	r2, [r3, #1]
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800bec4:	4b30      	ldr	r3, [pc, #192]	; (800bf88 <low_level_init+0x180>)
 800bec6:	695b      	ldr	r3, [r3, #20]
 800bec8:	789a      	ldrb	r2, [r3, #2]
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800bed0:	4b2d      	ldr	r3, [pc, #180]	; (800bf88 <low_level_init+0x180>)
 800bed2:	695b      	ldr	r3, [r3, #20]
 800bed4:	78da      	ldrb	r2, [r3, #3]
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800bedc:	4b2a      	ldr	r3, [pc, #168]	; (800bf88 <low_level_init+0x180>)
 800bede:	695b      	ldr	r3, [r3, #20]
 800bee0:	791a      	ldrb	r2, [r3, #4]
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800bee8:	4b27      	ldr	r3, [pc, #156]	; (800bf88 <low_level_init+0x180>)
 800beea:	695b      	ldr	r3, [r3, #20]
 800beec:	795a      	ldrb	r2, [r3, #5]
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  /* maximum transfer unit */
  netif->mtu = 1500;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800befa:	845a      	strh	r2, [r3, #34]	; 0x22
  
  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800bf02:	f043 030a 	orr.w	r3, r3, #10
 800bf06:	b2da      	uxtb	r2, r3
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  #else 
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */
  
/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 800bf0e:	2300      	movs	r3, #0
 800bf10:	62bb      	str	r3, [r7, #40]	; 0x28
 800bf12:	2300      	movs	r3, #0
 800bf14:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800bf16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bf1a:	2101      	movs	r1, #1
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	f001 fe5f 	bl	800dbe0 <osSemaphoreCreate>
 800bf22:	4602      	mov	r2, r0
 800bf24:	4b1e      	ldr	r3, [pc, #120]	; (800bfa0 <low_level_init+0x198>)
 800bf26:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800bf28:	4b1e      	ldr	r3, [pc, #120]	; (800bfa4 <low_level_init+0x19c>)
 800bf2a:	f107 040c 	add.w	r4, r7, #12
 800bf2e:	461d      	mov	r5, r3
 800bf30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bf32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bf34:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800bf38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800bf3c:	f107 030c 	add.w	r3, r7, #12
 800bf40:	6879      	ldr	r1, [r7, #4]
 800bf42:	4618      	mov	r0, r3
 800bf44:	f001 fd3d 	bl	800d9c2 <osThreadCreate>
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800bf48:	480f      	ldr	r0, [pc, #60]	; (800bf88 <low_level_init+0x180>)
 800bf4a:	f7f9 f804 	bl	8004f56 <HAL_ETH_Start>
    
/* USER CODE END PHY_PRE_CONFIG */
  

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800bf4e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bf52:	461a      	mov	r2, r3
 800bf54:	211d      	movs	r1, #29
 800bf56:	480c      	ldr	r0, [pc, #48]	; (800bf88 <low_level_init+0x180>)
 800bf58:	f7f8 ff2f 	bl	8004dba <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800bf5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf5e:	f043 030b 	orr.w	r3, r3, #11
 800bf62:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */ 
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800bf64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf66:	461a      	mov	r2, r3
 800bf68:	211d      	movs	r1, #29
 800bf6a:	4807      	ldr	r0, [pc, #28]	; (800bf88 <low_level_init+0x180>)
 800bf6c:	f7f8 ff8d 	bl	8004e8a <HAL_ETH_WritePHYRegister>
  
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800bf70:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bf74:	461a      	mov	r2, r3
 800bf76:	211d      	movs	r1, #29
 800bf78:	4803      	ldr	r0, [pc, #12]	; (800bf88 <low_level_init+0x180>)
 800bf7a:	f7f8 ff1e 	bl	8004dba <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */ 
    
/* USER CODE END LOW_LEVEL_INIT */
}
 800bf7e:	bf00      	nop
 800bf80:	3740      	adds	r7, #64	; 0x40
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bdb0      	pop	{r4, r5, r7, pc}
 800bf86:	bf00      	nop
 800bf88:	2001126c 	.word	0x2001126c
 800bf8c:	40028000 	.word	0x40028000
 800bf90:	200112b4 	.word	0x200112b4
 800bf94:	2000f99c 	.word	0x2000f99c
 800bf98:	2000fa1c 	.word	0x2000fa1c
 800bf9c:	200111ec 	.word	0x200111ec
 800bfa0:	20000620 	.word	0x20000620
 800bfa4:	08021854 	.word	0x08021854

0800bfa8 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b08a      	sub	sp, #40	; 0x28
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
 800bfb0:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800bfb2:	4b4b      	ldr	r3, [pc, #300]	; (800c0e0 <low_level_output+0x138>)
 800bfb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfb6:	689b      	ldr	r3, [r3, #8]
 800bfb8:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800bfba:	2300      	movs	r3, #0
 800bfbc:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800bfca:	4b45      	ldr	r3, [pc, #276]	; (800c0e0 <low_level_output+0x138>)
 800bfcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfce:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	613b      	str	r3, [r7, #16]
  
  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	623b      	str	r3, [r7, #32]
 800bfd8:	e05a      	b.n	800c090 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800bfda:	69bb      	ldr	r3, [r7, #24]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	da03      	bge.n	800bfea <low_level_output+0x42>
      {
        errval = ERR_USE;
 800bfe2:	23f8      	movs	r3, #248	; 0xf8
 800bfe4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800bfe8:	e05c      	b.n	800c0a4 <low_level_output+0xfc>
      }
    
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800bfea:	6a3b      	ldr	r3, [r7, #32]
 800bfec:	895b      	ldrh	r3, [r3, #10]
 800bfee:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800bff0:	2300      	movs	r3, #0
 800bff2:	60bb      	str	r3, [r7, #8]
    
      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800bff4:	e02f      	b.n	800c056 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800bff6:	69fa      	ldr	r2, [r7, #28]
 800bff8:	693b      	ldr	r3, [r7, #16]
 800bffa:	18d0      	adds	r0, r2, r3
 800bffc:	6a3b      	ldr	r3, [r7, #32]
 800bffe:	685a      	ldr	r2, [r3, #4]
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	18d1      	adds	r1, r2, r3
 800c004:	693a      	ldr	r2, [r7, #16]
 800c006:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800c00a:	1a9b      	subs	r3, r3, r2
 800c00c:	461a      	mov	r2, r3
 800c00e:	f013 fdec 	bl	801fbea <memcpy>
      
        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800c012:	69bb      	ldr	r3, [r7, #24]
 800c014:	68db      	ldr	r3, [r3, #12]
 800c016:	61bb      	str	r3, [r7, #24]
      
        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800c018:	69bb      	ldr	r3, [r7, #24]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	da03      	bge.n	800c028 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800c020:	23f8      	movs	r3, #248	; 0xf8
 800c022:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800c026:	e03d      	b.n	800c0a4 <low_level_output+0xfc>
        }
      
        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800c028:	69bb      	ldr	r3, [r7, #24]
 800c02a:	689b      	ldr	r3, [r3, #8]
 800c02c:	61fb      	str	r3, [r7, #28]
      
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800c02e:	693a      	ldr	r2, [r7, #16]
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	4413      	add	r3, r2
 800c034:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800c038:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800c03a:	68ba      	ldr	r2, [r7, #8]
 800c03c:	693b      	ldr	r3, [r7, #16]
 800c03e:	1ad3      	subs	r3, r2, r3
 800c040:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800c044:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800c046:	697a      	ldr	r2, [r7, #20]
 800c048:	693b      	ldr	r3, [r7, #16]
 800c04a:	1ad3      	subs	r3, r2, r3
 800c04c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800c050:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800c052:	2300      	movs	r3, #0
 800c054:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800c056:	68fa      	ldr	r2, [r7, #12]
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	4413      	add	r3, r2
 800c05c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800c060:	4293      	cmp	r3, r2
 800c062:	d8c8      	bhi.n	800bff6 <low_level_output+0x4e>
      }
    
      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800c064:	69fa      	ldr	r2, [r7, #28]
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	18d0      	adds	r0, r2, r3
 800c06a:	6a3b      	ldr	r3, [r7, #32]
 800c06c:	685a      	ldr	r2, [r3, #4]
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	4413      	add	r3, r2
 800c072:	68fa      	ldr	r2, [r7, #12]
 800c074:	4619      	mov	r1, r3
 800c076:	f013 fdb8 	bl	801fbea <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800c07a:	693a      	ldr	r2, [r7, #16]
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	4413      	add	r3, r2
 800c080:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800c082:	697a      	ldr	r2, [r7, #20]
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	4413      	add	r3, r2
 800c088:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800c08a:	6a3b      	ldr	r3, [r7, #32]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	623b      	str	r3, [r7, #32]
 800c090:	6a3b      	ldr	r3, [r7, #32]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d1a1      	bne.n	800bfda <low_level_output+0x32>
    }
  
  /* Prepare transmit descriptors to give to DMA */ 
  HAL_ETH_TransmitFrame(&heth, framelength);
 800c096:	6979      	ldr	r1, [r7, #20]
 800c098:	4811      	ldr	r0, [pc, #68]	; (800c0e0 <low_level_output+0x138>)
 800c09a:	f7f8 fca1 	bl	80049e0 <HAL_ETH_TransmitFrame>
  
  errval = ERR_OK;
 800c09e:	2300      	movs	r3, #0
 800c0a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
error:
  
  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800c0a4:	4b0e      	ldr	r3, [pc, #56]	; (800c0e0 <low_level_output+0x138>)
 800c0a6:	681a      	ldr	r2, [r3, #0]
 800c0a8:	f241 0314 	movw	r3, #4116	; 0x1014
 800c0ac:	4413      	add	r3, r2
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	f003 0320 	and.w	r3, r3, #32
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d00d      	beq.n	800c0d4 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800c0b8:	4b09      	ldr	r3, [pc, #36]	; (800c0e0 <low_level_output+0x138>)
 800c0ba:	681a      	ldr	r2, [r3, #0]
 800c0bc:	f241 0314 	movw	r3, #4116	; 0x1014
 800c0c0:	4413      	add	r3, r2
 800c0c2:	2220      	movs	r2, #32
 800c0c4:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800c0c6:	4b06      	ldr	r3, [pc, #24]	; (800c0e0 <low_level_output+0x138>)
 800c0c8:	681a      	ldr	r2, [r3, #0]
 800c0ca:	f241 0304 	movw	r3, #4100	; 0x1004
 800c0ce:	4413      	add	r3, r2
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800c0d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3728      	adds	r7, #40	; 0x28
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}
 800c0e0:	2001126c 	.word	0x2001126c

0800c0e4 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b08c      	sub	sp, #48	; 0x30
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800c100:	2300      	movs	r3, #0
 800c102:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800c104:	2300      	movs	r3, #0
 800c106:	613b      	str	r3, [r7, #16]
  

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800c108:	484e      	ldr	r0, [pc, #312]	; (800c244 <low_level_input+0x160>)
 800c10a:	f7f8 fd53 	bl	8004bb4 <HAL_ETH_GetReceivedFrame_IT>
 800c10e:	4603      	mov	r3, r0
 800c110:	2b00      	cmp	r3, #0
 800c112:	d001      	beq.n	800c118 <low_level_input+0x34>
    return NULL;
 800c114:	2300      	movs	r3, #0
 800c116:	e091      	b.n	800c23c <low_level_input+0x158>
  
  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800c118:	4b4a      	ldr	r3, [pc, #296]	; (800c244 <low_level_input+0x160>)
 800c11a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c11c:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800c11e:	4b49      	ldr	r3, [pc, #292]	; (800c244 <low_level_input+0x160>)
 800c120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c122:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (len > 0)
 800c124:	89fb      	ldrh	r3, [r7, #14]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d006      	beq.n	800c138 <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800c12a:	89fb      	ldrh	r3, [r7, #14]
 800c12c:	2203      	movs	r2, #3
 800c12e:	4619      	mov	r1, r3
 800c130:	2004      	movs	r0, #4
 800c132:	f008 f997 	bl	8014464 <pbuf_alloc>
 800c136:	62f8      	str	r0, [r7, #44]	; 0x2c
  }
  
  if (p != NULL)
 800c138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d04b      	beq.n	800c1d6 <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800c13e:	4b41      	ldr	r3, [pc, #260]	; (800c244 <low_level_input+0x160>)
 800c140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c142:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800c144:	2300      	movs	r3, #0
 800c146:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800c148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c14a:	62bb      	str	r3, [r7, #40]	; 0x28
 800c14c:	e040      	b.n	800c1d0 <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 800c14e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c150:	895b      	ldrh	r3, [r3, #10]
 800c152:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800c154:	2300      	movs	r3, #0
 800c156:	61bb      	str	r3, [r7, #24]
      
      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800c158:	e021      	b.n	800c19e <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800c15a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c15c:	685a      	ldr	r2, [r3, #4]
 800c15e:	69bb      	ldr	r3, [r7, #24]
 800c160:	18d0      	adds	r0, r2, r3
 800c162:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c164:	69fb      	ldr	r3, [r7, #28]
 800c166:	18d1      	adds	r1, r2, r3
 800c168:	69fa      	ldr	r2, [r7, #28]
 800c16a:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800c16e:	1a9b      	subs	r3, r3, r2
 800c170:	461a      	mov	r2, r3
 800c172:	f013 fd3a 	bl	801fbea <memcpy>
        
        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800c176:	6a3b      	ldr	r3, [r7, #32]
 800c178:	68db      	ldr	r3, [r3, #12]
 800c17a:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800c17c:	6a3b      	ldr	r3, [r7, #32]
 800c17e:	689b      	ldr	r3, [r3, #8]
 800c180:	627b      	str	r3, [r7, #36]	; 0x24
        
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800c182:	69fa      	ldr	r2, [r7, #28]
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	4413      	add	r3, r2
 800c188:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800c18c:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800c18e:	69ba      	ldr	r2, [r7, #24]
 800c190:	69fb      	ldr	r3, [r7, #28]
 800c192:	1ad3      	subs	r3, r2, r3
 800c194:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800c198:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800c19a:	2300      	movs	r3, #0
 800c19c:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800c19e:	697a      	ldr	r2, [r7, #20]
 800c1a0:	69fb      	ldr	r3, [r7, #28]
 800c1a2:	4413      	add	r3, r2
 800c1a4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800c1a8:	4293      	cmp	r3, r2
 800c1aa:	d8d6      	bhi.n	800c15a <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800c1ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1ae:	685a      	ldr	r2, [r3, #4]
 800c1b0:	69bb      	ldr	r3, [r7, #24]
 800c1b2:	18d0      	adds	r0, r2, r3
 800c1b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1b6:	69fb      	ldr	r3, [r7, #28]
 800c1b8:	4413      	add	r3, r2
 800c1ba:	697a      	ldr	r2, [r7, #20]
 800c1bc:	4619      	mov	r1, r3
 800c1be:	f013 fd14 	bl	801fbea <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800c1c2:	69fa      	ldr	r2, [r7, #28]
 800c1c4:	697b      	ldr	r3, [r7, #20]
 800c1c6:	4413      	add	r3, r2
 800c1c8:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800c1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	62bb      	str	r3, [r7, #40]	; 0x28
 800c1d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d1bb      	bne.n	800c14e <low_level_input+0x6a>
    }
  }  
  
    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800c1d6:	4b1b      	ldr	r3, [pc, #108]	; (800c244 <low_level_input+0x160>)
 800c1d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1da:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800c1dc:	2300      	movs	r3, #0
 800c1de:	613b      	str	r3, [r7, #16]
 800c1e0:	e00b      	b.n	800c1fa <low_level_input+0x116>
    {  
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800c1e2:	6a3b      	ldr	r3, [r7, #32]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800c1ea:	6a3b      	ldr	r3, [r7, #32]
 800c1ec:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800c1ee:	6a3b      	ldr	r3, [r7, #32]
 800c1f0:	68db      	ldr	r3, [r3, #12]
 800c1f2:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800c1f4:	693b      	ldr	r3, [r7, #16]
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	613b      	str	r3, [r7, #16]
 800c1fa:	4b12      	ldr	r3, [pc, #72]	; (800c244 <low_level_input+0x160>)
 800c1fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1fe:	693a      	ldr	r2, [r7, #16]
 800c200:	429a      	cmp	r2, r3
 800c202:	d3ee      	bcc.n	800c1e2 <low_level_input+0xfe>
    }
    
    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;  
 800c204:	4b0f      	ldr	r3, [pc, #60]	; (800c244 <low_level_input+0x160>)
 800c206:	2200      	movs	r2, #0
 800c208:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)  
 800c20a:	4b0e      	ldr	r3, [pc, #56]	; (800c244 <low_level_input+0x160>)
 800c20c:	681a      	ldr	r2, [r3, #0]
 800c20e:	f241 0314 	movw	r3, #4116	; 0x1014
 800c212:	4413      	add	r3, r2
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d00d      	beq.n	800c23a <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800c21e:	4b09      	ldr	r3, [pc, #36]	; (800c244 <low_level_input+0x160>)
 800c220:	681a      	ldr	r2, [r3, #0]
 800c222:	f241 0314 	movw	r3, #4116	; 0x1014
 800c226:	4413      	add	r3, r2
 800c228:	2280      	movs	r2, #128	; 0x80
 800c22a:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800c22c:	4b05      	ldr	r3, [pc, #20]	; (800c244 <low_level_input+0x160>)
 800c22e:	681a      	ldr	r2, [r3, #0]
 800c230:	f241 0308 	movw	r3, #4104	; 0x1008
 800c234:	4413      	add	r3, r2
 800c236:	2200      	movs	r2, #0
 800c238:	601a      	str	r2, [r3, #0]
  }
  return p;
 800c23a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800c23c:	4618      	mov	r0, r3
 800c23e:	3730      	adds	r7, #48	; 0x30
 800c240:	46bd      	mov	sp, r7
 800c242:	bd80      	pop	{r7, pc}
 800c244:	2001126c 	.word	0x2001126c

0800c248 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b084      	sub	sp, #16
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	60fb      	str	r3, [r7, #12]
  
  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800c254:	4b0f      	ldr	r3, [pc, #60]	; (800c294 <ethernetif_input+0x4c>)
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	f04f 31ff 	mov.w	r1, #4294967295
 800c25c:	4618      	mov	r0, r3
 800c25e:	f001 fcf3 	bl	800dc48 <osSemaphoreWait>
 800c262:	4603      	mov	r3, r0
 800c264:	2b00      	cmp	r3, #0
 800c266:	d1f5      	bne.n	800c254 <ethernetif_input+0xc>
    {
      do
      {   
        p = low_level_input( netif );
 800c268:	68f8      	ldr	r0, [r7, #12]
 800c26a:	f7ff ff3b 	bl	800c0e4 <low_level_input>
 800c26e:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d00a      	beq.n	800c28c <ethernetif_input+0x44>
        {
          if (netif->input( p, netif) != ERR_OK )
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	691b      	ldr	r3, [r3, #16]
 800c27a:	68f9      	ldr	r1, [r7, #12]
 800c27c:	68b8      	ldr	r0, [r7, #8]
 800c27e:	4798      	blx	r3
 800c280:	4603      	mov	r3, r0
 800c282:	2b00      	cmp	r3, #0
 800c284:	d002      	beq.n	800c28c <ethernetif_input+0x44>
          {
            pbuf_free(p);
 800c286:	68b8      	ldr	r0, [r7, #8]
 800c288:	f008 fc5e 	bl	8014b48 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800c28c:	68bb      	ldr	r3, [r7, #8]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d1ea      	bne.n	800c268 <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800c292:	e7df      	b.n	800c254 <ethernetif_input+0xc>
 800c294:	20000620 	.word	0x20000620

0800c298 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b082      	sub	sp, #8
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d106      	bne.n	800c2b4 <ethernetif_init+0x1c>
 800c2a6:	4b0e      	ldr	r3, [pc, #56]	; (800c2e0 <ethernetif_init+0x48>)
 800c2a8:	f240 222d 	movw	r2, #557	; 0x22d
 800c2ac:	490d      	ldr	r1, [pc, #52]	; (800c2e4 <ethernetif_init+0x4c>)
 800c2ae:	480e      	ldr	r0, [pc, #56]	; (800c2e8 <ethernetif_init+0x50>)
 800c2b0:	f013 fd56 	bl	801fd60 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	2273      	movs	r2, #115	; 0x73
 800c2b8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->name[1] = IFNAME1;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	2274      	movs	r2, #116	; 0x74
 800c2c0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	4a09      	ldr	r2, [pc, #36]	; (800c2ec <ethernetif_init+0x54>)
 800c2c8:	615a      	str	r2, [r3, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	4a08      	ldr	r2, [pc, #32]	; (800c2f0 <ethernetif_init+0x58>)
 800c2ce:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800c2d0:	6878      	ldr	r0, [r7, #4]
 800c2d2:	f7ff fd99 	bl	800be08 <low_level_init>

  return ERR_OK;
 800c2d6:	2300      	movs	r3, #0
}
 800c2d8:	4618      	mov	r0, r3
 800c2da:	3708      	adds	r7, #8
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	bd80      	pop	{r7, pc}
 800c2e0:	08021870 	.word	0x08021870
 800c2e4:	0802188c 	.word	0x0802188c
 800c2e8:	0802189c 	.word	0x0802189c
 800c2ec:	0801b4b1 	.word	0x0801b4b1
 800c2f0:	0800bfa9 	.word	0x0800bfa9

0800c2f4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800c2f8:	f7f6 fe52 	bl	8002fa0 <HAL_GetTick>
 800c2fc:	4603      	mov	r3, r0
}
 800c2fe:	4618      	mov	r0, r3
 800c300:	bd80      	pop	{r7, pc}

0800c302 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c302:	b580      	push	{r7, lr}
 800c304:	b084      	sub	sp, #16
 800c306:	af00      	add	r7, sp, #0
 800c308:	6078      	str	r0, [r7, #4]
 800c30a:	460b      	mov	r3, r1
 800c30c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800c30e:	2300      	movs	r3, #0
 800c310:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	7c1b      	ldrb	r3, [r3, #16]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d115      	bne.n	800c346 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c31a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c31e:	2202      	movs	r2, #2
 800c320:	2181      	movs	r1, #129	; 0x81
 800c322:	6878      	ldr	r0, [r7, #4]
 800c324:	f013 fa77 	bl	801f816 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2201      	movs	r2, #1
 800c32c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c32e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c332:	2202      	movs	r2, #2
 800c334:	2101      	movs	r1, #1
 800c336:	6878      	ldr	r0, [r7, #4]
 800c338:	f013 fa6d 	bl	801f816 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2201      	movs	r2, #1
 800c340:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800c344:	e012      	b.n	800c36c <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c346:	2340      	movs	r3, #64	; 0x40
 800c348:	2202      	movs	r2, #2
 800c34a:	2181      	movs	r1, #129	; 0x81
 800c34c:	6878      	ldr	r0, [r7, #4]
 800c34e:	f013 fa62 	bl	801f816 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	2201      	movs	r2, #1
 800c356:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c358:	2340      	movs	r3, #64	; 0x40
 800c35a:	2202      	movs	r2, #2
 800c35c:	2101      	movs	r1, #1
 800c35e:	6878      	ldr	r0, [r7, #4]
 800c360:	f013 fa59 	bl	801f816 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	2201      	movs	r2, #1
 800c368:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c36c:	2308      	movs	r3, #8
 800c36e:	2203      	movs	r2, #3
 800c370:	2182      	movs	r1, #130	; 0x82
 800c372:	6878      	ldr	r0, [r7, #4]
 800c374:	f013 fa4f 	bl	801f816 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2201      	movs	r2, #1
 800c37c:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800c37e:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c382:	f013 fc13 	bl	801fbac <malloc>
 800c386:	4603      	mov	r3, r0
 800c388:	461a      	mov	r2, r3
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c396:	2b00      	cmp	r3, #0
 800c398:	d102      	bne.n	800c3a0 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 800c39a:	2301      	movs	r3, #1
 800c39c:	73fb      	strb	r3, [r7, #15]
 800c39e:	e026      	b.n	800c3ee <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c3a6:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800c3b2:	68bb      	ldr	r3, [r7, #8]
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800c3ba:	68bb      	ldr	r3, [r7, #8]
 800c3bc:	2200      	movs	r2, #0
 800c3be:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	7c1b      	ldrb	r3, [r3, #16]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d109      	bne.n	800c3de <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c3ca:	68bb      	ldr	r3, [r7, #8]
 800c3cc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c3d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c3d4:	2101      	movs	r1, #1
 800c3d6:	6878      	ldr	r0, [r7, #4]
 800c3d8:	f013 fb0e 	bl	801f9f8 <USBD_LL_PrepareReceive>
 800c3dc:	e007      	b.n	800c3ee <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c3de:	68bb      	ldr	r3, [r7, #8]
 800c3e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c3e4:	2340      	movs	r3, #64	; 0x40
 800c3e6:	2101      	movs	r1, #1
 800c3e8:	6878      	ldr	r0, [r7, #4]
 800c3ea:	f013 fb05 	bl	801f9f8 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800c3ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	3710      	adds	r7, #16
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	bd80      	pop	{r7, pc}

0800c3f8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	b084      	sub	sp, #16
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	6078      	str	r0, [r7, #4]
 800c400:	460b      	mov	r3, r1
 800c402:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800c404:	2300      	movs	r3, #0
 800c406:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c408:	2181      	movs	r1, #129	; 0x81
 800c40a:	6878      	ldr	r0, [r7, #4]
 800c40c:	f013 fa29 	bl	801f862 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	2200      	movs	r2, #0
 800c414:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c416:	2101      	movs	r1, #1
 800c418:	6878      	ldr	r0, [r7, #4]
 800c41a:	f013 fa22 	bl	801f862 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	2200      	movs	r2, #0
 800c422:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c426:	2182      	movs	r1, #130	; 0x82
 800c428:	6878      	ldr	r0, [r7, #4]
 800c42a:	f013 fa1a 	bl	801f862 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	2200      	movs	r2, #0
 800c432:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d00e      	beq.n	800c45c <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c444:	685b      	ldr	r3, [r3, #4]
 800c446:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c44e:	4618      	mov	r0, r3
 800c450:	f013 fbb4 	bl	801fbbc <free>
    pdev->pClassData = NULL;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	2200      	movs	r2, #0
 800c458:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 800c45c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c45e:	4618      	mov	r0, r3
 800c460:	3710      	adds	r7, #16
 800c462:	46bd      	mov	sp, r7
 800c464:	bd80      	pop	{r7, pc}

0800c466 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800c466:	b580      	push	{r7, lr}
 800c468:	b086      	sub	sp, #24
 800c46a:	af00      	add	r7, sp, #0
 800c46c:	6078      	str	r0, [r7, #4]
 800c46e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c476:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800c478:	2300      	movs	r3, #0
 800c47a:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800c47c:	2300      	movs	r3, #0
 800c47e:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800c480:	2300      	movs	r3, #0
 800c482:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c484:	683b      	ldr	r3, [r7, #0]
 800c486:	781b      	ldrb	r3, [r3, #0]
 800c488:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d039      	beq.n	800c504 <USBD_CDC_Setup+0x9e>
 800c490:	2b20      	cmp	r3, #32
 800c492:	d17c      	bne.n	800c58e <USBD_CDC_Setup+0x128>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800c494:	683b      	ldr	r3, [r7, #0]
 800c496:	88db      	ldrh	r3, [r3, #6]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d029      	beq.n	800c4f0 <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	781b      	ldrb	r3, [r3, #0]
 800c4a0:	b25b      	sxtb	r3, r3
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	da11      	bge.n	800c4ca <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c4ac:	689b      	ldr	r3, [r3, #8]
 800c4ae:	683a      	ldr	r2, [r7, #0]
 800c4b0:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 800c4b2:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c4b4:	683a      	ldr	r2, [r7, #0]
 800c4b6:	88d2      	ldrh	r2, [r2, #6]
 800c4b8:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800c4ba:	6939      	ldr	r1, [r7, #16]
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	88db      	ldrh	r3, [r3, #6]
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	f001 f9b8 	bl	800d838 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 800c4c8:	e068      	b.n	800c59c <USBD_CDC_Setup+0x136>
        hcdc->CmdOpCode = req->bRequest;
 800c4ca:	683b      	ldr	r3, [r7, #0]
 800c4cc:	785a      	ldrb	r2, [r3, #1]
 800c4ce:	693b      	ldr	r3, [r7, #16]
 800c4d0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800c4d4:	683b      	ldr	r3, [r7, #0]
 800c4d6:	88db      	ldrh	r3, [r3, #6]
 800c4d8:	b2da      	uxtb	r2, r3
 800c4da:	693b      	ldr	r3, [r7, #16]
 800c4dc:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800c4e0:	6939      	ldr	r1, [r7, #16]
 800c4e2:	683b      	ldr	r3, [r7, #0]
 800c4e4:	88db      	ldrh	r3, [r3, #6]
 800c4e6:	461a      	mov	r2, r3
 800c4e8:	6878      	ldr	r0, [r7, #4]
 800c4ea:	f001 f9d3 	bl	800d894 <USBD_CtlPrepareRx>
    break;
 800c4ee:	e055      	b.n	800c59c <USBD_CDC_Setup+0x136>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c4f6:	689b      	ldr	r3, [r3, #8]
 800c4f8:	683a      	ldr	r2, [r7, #0]
 800c4fa:	7850      	ldrb	r0, [r2, #1]
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	6839      	ldr	r1, [r7, #0]
 800c500:	4798      	blx	r3
    break;
 800c502:	e04b      	b.n	800c59c <USBD_CDC_Setup+0x136>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c504:	683b      	ldr	r3, [r7, #0]
 800c506:	785b      	ldrb	r3, [r3, #1]
 800c508:	2b0a      	cmp	r3, #10
 800c50a:	d017      	beq.n	800c53c <USBD_CDC_Setup+0xd6>
 800c50c:	2b0b      	cmp	r3, #11
 800c50e:	d029      	beq.n	800c564 <USBD_CDC_Setup+0xfe>
 800c510:	2b00      	cmp	r3, #0
 800c512:	d133      	bne.n	800c57c <USBD_CDC_Setup+0x116>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c51a:	2b03      	cmp	r3, #3
 800c51c:	d107      	bne.n	800c52e <USBD_CDC_Setup+0xc8>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800c51e:	f107 030c 	add.w	r3, r7, #12
 800c522:	2202      	movs	r2, #2
 800c524:	4619      	mov	r1, r3
 800c526:	6878      	ldr	r0, [r7, #4]
 800c528:	f001 f986 	bl	800d838 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800c52c:	e02e      	b.n	800c58c <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 800c52e:	6839      	ldr	r1, [r7, #0]
 800c530:	6878      	ldr	r0, [r7, #4]
 800c532:	f001 f916 	bl	800d762 <USBD_CtlError>
			  ret = USBD_FAIL;
 800c536:	2302      	movs	r3, #2
 800c538:	75fb      	strb	r3, [r7, #23]
      break;
 800c53a:	e027      	b.n	800c58c <USBD_CDC_Setup+0x126>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c542:	2b03      	cmp	r3, #3
 800c544:	d107      	bne.n	800c556 <USBD_CDC_Setup+0xf0>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 800c546:	f107 030f 	add.w	r3, r7, #15
 800c54a:	2201      	movs	r2, #1
 800c54c:	4619      	mov	r1, r3
 800c54e:	6878      	ldr	r0, [r7, #4]
 800c550:	f001 f972 	bl	800d838 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800c554:	e01a      	b.n	800c58c <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 800c556:	6839      	ldr	r1, [r7, #0]
 800c558:	6878      	ldr	r0, [r7, #4]
 800c55a:	f001 f902 	bl	800d762 <USBD_CtlError>
			  ret = USBD_FAIL;
 800c55e:	2302      	movs	r3, #2
 800c560:	75fb      	strb	r3, [r7, #23]
      break;
 800c562:	e013      	b.n	800c58c <USBD_CDC_Setup+0x126>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c56a:	2b03      	cmp	r3, #3
 800c56c:	d00d      	beq.n	800c58a <USBD_CDC_Setup+0x124>
      {
        USBD_CtlError (pdev, req);
 800c56e:	6839      	ldr	r1, [r7, #0]
 800c570:	6878      	ldr	r0, [r7, #4]
 800c572:	f001 f8f6 	bl	800d762 <USBD_CtlError>
			  ret = USBD_FAIL;
 800c576:	2302      	movs	r3, #2
 800c578:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800c57a:	e006      	b.n	800c58a <USBD_CDC_Setup+0x124>

    default:
      USBD_CtlError (pdev, req);
 800c57c:	6839      	ldr	r1, [r7, #0]
 800c57e:	6878      	ldr	r0, [r7, #4]
 800c580:	f001 f8ef 	bl	800d762 <USBD_CtlError>
      ret = USBD_FAIL;
 800c584:	2302      	movs	r3, #2
 800c586:	75fb      	strb	r3, [r7, #23]
      break;
 800c588:	e000      	b.n	800c58c <USBD_CDC_Setup+0x126>
      break;
 800c58a:	bf00      	nop
    }
    break;
 800c58c:	e006      	b.n	800c59c <USBD_CDC_Setup+0x136>

  default:
    USBD_CtlError (pdev, req);
 800c58e:	6839      	ldr	r1, [r7, #0]
 800c590:	6878      	ldr	r0, [r7, #4]
 800c592:	f001 f8e6 	bl	800d762 <USBD_CtlError>
    ret = USBD_FAIL;
 800c596:	2302      	movs	r3, #2
 800c598:	75fb      	strb	r3, [r7, #23]
    break;
 800c59a:	bf00      	nop
  }

  return ret;
 800c59c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c59e:	4618      	mov	r0, r3
 800c5a0:	3718      	adds	r7, #24
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}

0800c5a6 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c5a6:	b580      	push	{r7, lr}
 800c5a8:	b084      	sub	sp, #16
 800c5aa:	af00      	add	r7, sp, #0
 800c5ac:	6078      	str	r0, [r7, #4]
 800c5ae:	460b      	mov	r3, r1
 800c5b0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c5b8:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800c5c0:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d03a      	beq.n	800c642 <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c5cc:	78fa      	ldrb	r2, [r7, #3]
 800c5ce:	6879      	ldr	r1, [r7, #4]
 800c5d0:	4613      	mov	r3, r2
 800c5d2:	009b      	lsls	r3, r3, #2
 800c5d4:	4413      	add	r3, r2
 800c5d6:	009b      	lsls	r3, r3, #2
 800c5d8:	440b      	add	r3, r1
 800c5da:	331c      	adds	r3, #28
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d029      	beq.n	800c636 <USBD_CDC_DataIn+0x90>
 800c5e2:	78fa      	ldrb	r2, [r7, #3]
 800c5e4:	6879      	ldr	r1, [r7, #4]
 800c5e6:	4613      	mov	r3, r2
 800c5e8:	009b      	lsls	r3, r3, #2
 800c5ea:	4413      	add	r3, r2
 800c5ec:	009b      	lsls	r3, r3, #2
 800c5ee:	440b      	add	r3, r1
 800c5f0:	331c      	adds	r3, #28
 800c5f2:	681a      	ldr	r2, [r3, #0]
 800c5f4:	78f9      	ldrb	r1, [r7, #3]
 800c5f6:	68b8      	ldr	r0, [r7, #8]
 800c5f8:	460b      	mov	r3, r1
 800c5fa:	00db      	lsls	r3, r3, #3
 800c5fc:	1a5b      	subs	r3, r3, r1
 800c5fe:	009b      	lsls	r3, r3, #2
 800c600:	4403      	add	r3, r0
 800c602:	3344      	adds	r3, #68	; 0x44
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	fbb2 f1f3 	udiv	r1, r2, r3
 800c60a:	fb03 f301 	mul.w	r3, r3, r1
 800c60e:	1ad3      	subs	r3, r2, r3
 800c610:	2b00      	cmp	r3, #0
 800c612:	d110      	bne.n	800c636 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800c614:	78fa      	ldrb	r2, [r7, #3]
 800c616:	6879      	ldr	r1, [r7, #4]
 800c618:	4613      	mov	r3, r2
 800c61a:	009b      	lsls	r3, r3, #2
 800c61c:	4413      	add	r3, r2
 800c61e:	009b      	lsls	r3, r3, #2
 800c620:	440b      	add	r3, r1
 800c622:	331c      	adds	r3, #28
 800c624:	2200      	movs	r2, #0
 800c626:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 800c628:	78f9      	ldrb	r1, [r7, #3]
 800c62a:	2300      	movs	r3, #0
 800c62c:	2200      	movs	r2, #0
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f013 f9bf 	bl	801f9b2 <USBD_LL_Transmit>
 800c634:	e003      	b.n	800c63e <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	2200      	movs	r2, #0
 800c63a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800c63e:	2300      	movs	r3, #0
 800c640:	e000      	b.n	800c644 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800c642:	2302      	movs	r3, #2
  }
}
 800c644:	4618      	mov	r0, r3
 800c646:	3710      	adds	r7, #16
 800c648:	46bd      	mov	sp, r7
 800c64a:	bd80      	pop	{r7, pc}

0800c64c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b084      	sub	sp, #16
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
 800c654:	460b      	mov	r3, r1
 800c656:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c65e:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800c660:	78fb      	ldrb	r3, [r7, #3]
 800c662:	4619      	mov	r1, r3
 800c664:	6878      	ldr	r0, [r7, #4]
 800c666:	f013 f9ea 	bl	801fa3e <USBD_LL_GetRxDataSize>
 800c66a:	4602      	mov	r2, r0
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d00d      	beq.n	800c698 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c682:	68db      	ldr	r3, [r3, #12]
 800c684:	68fa      	ldr	r2, [r7, #12]
 800c686:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800c68a:	68fa      	ldr	r2, [r7, #12]
 800c68c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800c690:	4611      	mov	r1, r2
 800c692:	4798      	blx	r3

    return USBD_OK;
 800c694:	2300      	movs	r3, #0
 800c696:	e000      	b.n	800c69a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800c698:	2302      	movs	r3, #2
  }
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	3710      	adds	r7, #16
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	bd80      	pop	{r7, pc}

0800c6a2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 800c6a2:	b580      	push	{r7, lr}
 800c6a4:	b084      	sub	sp, #16
 800c6a6:	af00      	add	r7, sp, #0
 800c6a8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c6b0:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d015      	beq.n	800c6e8 <USBD_CDC_EP0_RxReady+0x46>
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800c6c2:	2bff      	cmp	r3, #255	; 0xff
 800c6c4:	d010      	beq.n	800c6e8 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c6cc:	689b      	ldr	r3, [r3, #8]
 800c6ce:	68fa      	ldr	r2, [r7, #12]
 800c6d0:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800c6d4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c6d6:	68fa      	ldr	r2, [r7, #12]
 800c6d8:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c6dc:	b292      	uxth	r2, r2
 800c6de:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	22ff      	movs	r2, #255	; 0xff
 800c6e4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800c6e8:	2300      	movs	r3, #0
}
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	3710      	adds	r7, #16
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	bd80      	pop	{r7, pc}
	...

0800c6f4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 800c6f4:	b480      	push	{r7}
 800c6f6:	b083      	sub	sp, #12
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	2243      	movs	r2, #67	; 0x43
 800c700:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800c702:	4b03      	ldr	r3, [pc, #12]	; (800c710 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800c704:	4618      	mov	r0, r3
 800c706:	370c      	adds	r7, #12
 800c708:	46bd      	mov	sp, r7
 800c70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70e:	4770      	bx	lr
 800c710:	200000a0 	.word	0x200000a0

0800c714 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 800c714:	b480      	push	{r7}
 800c716:	b083      	sub	sp, #12
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	2243      	movs	r2, #67	; 0x43
 800c720:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800c722:	4b03      	ldr	r3, [pc, #12]	; (800c730 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c724:	4618      	mov	r0, r3
 800c726:	370c      	adds	r7, #12
 800c728:	46bd      	mov	sp, r7
 800c72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72e:	4770      	bx	lr
 800c730:	2000005c 	.word	0x2000005c

0800c734 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 800c734:	b480      	push	{r7}
 800c736:	b083      	sub	sp, #12
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2243      	movs	r2, #67	; 0x43
 800c740:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800c742:	4b03      	ldr	r3, [pc, #12]	; (800c750 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c744:	4618      	mov	r0, r3
 800c746:	370c      	adds	r7, #12
 800c748:	46bd      	mov	sp, r7
 800c74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74e:	4770      	bx	lr
 800c750:	200000e4 	.word	0x200000e4

0800c754 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 800c754:	b480      	push	{r7}
 800c756:	b083      	sub	sp, #12
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	220a      	movs	r2, #10
 800c760:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800c762:	4b03      	ldr	r3, [pc, #12]	; (800c770 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c764:	4618      	mov	r0, r3
 800c766:	370c      	adds	r7, #12
 800c768:	46bd      	mov	sp, r7
 800c76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76e:	4770      	bx	lr
 800c770:	20000018 	.word	0x20000018

0800c774 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 800c774:	b480      	push	{r7}
 800c776:	b085      	sub	sp, #20
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800c77e:	2302      	movs	r3, #2
 800c780:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d005      	beq.n	800c794 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	683a      	ldr	r2, [r7, #0]
 800c78c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 800c790:	2300      	movs	r3, #0
 800c792:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c794:	7bfb      	ldrb	r3, [r7, #15]
}
 800c796:	4618      	mov	r0, r3
 800c798:	3714      	adds	r7, #20
 800c79a:	46bd      	mov	sp, r7
 800c79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a0:	4770      	bx	lr

0800c7a2 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 800c7a2:	b480      	push	{r7}
 800c7a4:	b087      	sub	sp, #28
 800c7a6:	af00      	add	r7, sp, #0
 800c7a8:	60f8      	str	r0, [r7, #12]
 800c7aa:	60b9      	str	r1, [r7, #8]
 800c7ac:	4613      	mov	r3, r2
 800c7ae:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c7b6:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800c7b8:	697b      	ldr	r3, [r7, #20]
 800c7ba:	68ba      	ldr	r2, [r7, #8]
 800c7bc:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c7c0:	88fa      	ldrh	r2, [r7, #6]
 800c7c2:	697b      	ldr	r3, [r7, #20]
 800c7c4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800c7c8:	2300      	movs	r3, #0
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	371c      	adds	r7, #28
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d4:	4770      	bx	lr

0800c7d6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 800c7d6:	b480      	push	{r7}
 800c7d8:	b085      	sub	sp, #20
 800c7da:	af00      	add	r7, sp, #0
 800c7dc:	6078      	str	r0, [r7, #4]
 800c7de:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c7e6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	683a      	ldr	r2, [r7, #0]
 800c7ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800c7f0:	2300      	movs	r3, #0
}
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	3714      	adds	r7, #20
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fc:	4770      	bx	lr

0800c7fe <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c7fe:	b580      	push	{r7, lr}
 800c800:	b084      	sub	sp, #16
 800c802:	af00      	add	r7, sp, #0
 800c804:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c80c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c814:	2b00      	cmp	r3, #0
 800c816:	d017      	beq.n	800c848 <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	7c1b      	ldrb	r3, [r3, #16]
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d109      	bne.n	800c834 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c826:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c82a:	2101      	movs	r1, #1
 800c82c:	6878      	ldr	r0, [r7, #4]
 800c82e:	f013 f8e3 	bl	801f9f8 <USBD_LL_PrepareReceive>
 800c832:	e007      	b.n	800c844 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c83a:	2340      	movs	r3, #64	; 0x40
 800c83c:	2101      	movs	r1, #1
 800c83e:	6878      	ldr	r0, [r7, #4]
 800c840:	f013 f8da 	bl	801f9f8 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800c844:	2300      	movs	r3, #0
 800c846:	e000      	b.n	800c84a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800c848:	2302      	movs	r3, #2
  }
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	3710      	adds	r7, #16
 800c84e:	46bd      	mov	sp, r7
 800c850:	bd80      	pop	{r7, pc}

0800c852 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c852:	b580      	push	{r7, lr}
 800c854:	b084      	sub	sp, #16
 800c856:	af00      	add	r7, sp, #0
 800c858:	60f8      	str	r0, [r7, #12]
 800c85a:	60b9      	str	r1, [r7, #8]
 800c85c:	4613      	mov	r3, r2
 800c85e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d101      	bne.n	800c86a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c866:	2302      	movs	r3, #2
 800c868:	e01a      	b.n	800c8a0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c870:	2b00      	cmp	r3, #0
 800c872:	d003      	beq.n	800c87c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	2200      	movs	r2, #0
 800c878:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800c87c:	68bb      	ldr	r3, [r7, #8]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d003      	beq.n	800c88a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	68ba      	ldr	r2, [r7, #8]
 800c886:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	2201      	movs	r2, #1
 800c88e:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	79fa      	ldrb	r2, [r7, #7]
 800c896:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800c898:	68f8      	ldr	r0, [r7, #12]
 800c89a:	f012 ff55 	bl	801f748 <USBD_LL_Init>

  return USBD_OK;
 800c89e:	2300      	movs	r3, #0
}
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	3710      	adds	r7, #16
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c8a8:	b480      	push	{r7}
 800c8aa:	b085      	sub	sp, #20
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
 800c8b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800c8b6:	683b      	ldr	r3, [r7, #0]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d006      	beq.n	800c8ca <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	683a      	ldr	r2, [r7, #0]
 800c8c0:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	73fb      	strb	r3, [r7, #15]
 800c8c8:	e001      	b.n	800c8ce <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800c8ca:	2302      	movs	r3, #2
 800c8cc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c8ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	3714      	adds	r7, #20
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8da:	4770      	bx	lr

0800c8dc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b082      	sub	sp, #8
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800c8e4:	6878      	ldr	r0, [r7, #4]
 800c8e6:	f012 ff7b 	bl	801f7e0 <USBD_LL_Start>

  return USBD_OK;
 800c8ea:	2300      	movs	r3, #0
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	3708      	adds	r7, #8
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}

0800c8f4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 800c8f4:	b480      	push	{r7}
 800c8f6:	b083      	sub	sp, #12
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c8fc:	2300      	movs	r3, #0
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	370c      	adds	r7, #12
 800c902:	46bd      	mov	sp, r7
 800c904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c908:	4770      	bx	lr

0800c90a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c90a:	b580      	push	{r7, lr}
 800c90c:	b084      	sub	sp, #16
 800c90e:	af00      	add	r7, sp, #0
 800c910:	6078      	str	r0, [r7, #4]
 800c912:	460b      	mov	r3, r1
 800c914:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800c916:	2302      	movs	r3, #2
 800c918:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c920:	2b00      	cmp	r3, #0
 800c922:	d00c      	beq.n	800c93e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	78fa      	ldrb	r2, [r7, #3]
 800c92e:	4611      	mov	r1, r2
 800c930:	6878      	ldr	r0, [r7, #4]
 800c932:	4798      	blx	r3
 800c934:	4603      	mov	r3, r0
 800c936:	2b00      	cmp	r3, #0
 800c938:	d101      	bne.n	800c93e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800c93a:	2300      	movs	r3, #0
 800c93c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800c93e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c940:	4618      	mov	r0, r3
 800c942:	3710      	adds	r7, #16
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}

0800c948 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b082      	sub	sp, #8
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	460b      	mov	r3, r1
 800c952:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c95a:	685b      	ldr	r3, [r3, #4]
 800c95c:	78fa      	ldrb	r2, [r7, #3]
 800c95e:	4611      	mov	r1, r2
 800c960:	6878      	ldr	r0, [r7, #4]
 800c962:	4798      	blx	r3
  return USBD_OK;
 800c964:	2300      	movs	r3, #0
}
 800c966:	4618      	mov	r0, r3
 800c968:	3708      	adds	r7, #8
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}

0800c96e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c96e:	b580      	push	{r7, lr}
 800c970:	b082      	sub	sp, #8
 800c972:	af00      	add	r7, sp, #0
 800c974:	6078      	str	r0, [r7, #4]
 800c976:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800c97e:	6839      	ldr	r1, [r7, #0]
 800c980:	4618      	mov	r0, r3
 800c982:	f000 feb1 	bl	800d6e8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	2201      	movs	r2, #1
 800c98a:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800c994:	461a      	mov	r2, r3
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800c9a2:	f003 031f 	and.w	r3, r3, #31
 800c9a6:	2b01      	cmp	r3, #1
 800c9a8:	d00c      	beq.n	800c9c4 <USBD_LL_SetupStage+0x56>
 800c9aa:	2b01      	cmp	r3, #1
 800c9ac:	d302      	bcc.n	800c9b4 <USBD_LL_SetupStage+0x46>
 800c9ae:	2b02      	cmp	r3, #2
 800c9b0:	d010      	beq.n	800c9d4 <USBD_LL_SetupStage+0x66>
 800c9b2:	e017      	b.n	800c9e4 <USBD_LL_SetupStage+0x76>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800c9ba:	4619      	mov	r1, r3
 800c9bc:	6878      	ldr	r0, [r7, #4]
 800c9be:	f000 fa05 	bl	800cdcc <USBD_StdDevReq>
    break;
 800c9c2:	e01a      	b.n	800c9fa <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800c9ca:	4619      	mov	r1, r3
 800c9cc:	6878      	ldr	r0, [r7, #4]
 800c9ce:	f000 fa67 	bl	800cea0 <USBD_StdItfReq>
    break;
 800c9d2:	e012      	b.n	800c9fa <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800c9da:	4619      	mov	r1, r3
 800c9dc:	6878      	ldr	r0, [r7, #4]
 800c9de:	f000 faa5 	bl	800cf2c <USBD_StdEPReq>
    break;
 800c9e2:	e00a      	b.n	800c9fa <USBD_LL_SetupStage+0x8c>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800c9ea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c9ee:	b2db      	uxtb	r3, r3
 800c9f0:	4619      	mov	r1, r3
 800c9f2:	6878      	ldr	r0, [r7, #4]
 800c9f4:	f012 ff54 	bl	801f8a0 <USBD_LL_StallEP>
    break;
 800c9f8:	bf00      	nop
  }

  return USBD_OK;
 800c9fa:	2300      	movs	r3, #0
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	3708      	adds	r7, #8
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}

0800ca04 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b086      	sub	sp, #24
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	60f8      	str	r0, [r7, #12]
 800ca0c:	460b      	mov	r3, r1
 800ca0e:	607a      	str	r2, [r7, #4]
 800ca10:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800ca12:	7afb      	ldrb	r3, [r7, #11]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d14b      	bne.n	800cab0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800ca1e:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800ca26:	2b03      	cmp	r3, #3
 800ca28:	d134      	bne.n	800ca94 <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800ca2a:	697b      	ldr	r3, [r7, #20]
 800ca2c:	68da      	ldr	r2, [r3, #12]
 800ca2e:	697b      	ldr	r3, [r7, #20]
 800ca30:	691b      	ldr	r3, [r3, #16]
 800ca32:	429a      	cmp	r2, r3
 800ca34:	d919      	bls.n	800ca6a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 800ca36:	697b      	ldr	r3, [r7, #20]
 800ca38:	68da      	ldr	r2, [r3, #12]
 800ca3a:	697b      	ldr	r3, [r7, #20]
 800ca3c:	691b      	ldr	r3, [r3, #16]
 800ca3e:	1ad2      	subs	r2, r2, r3
 800ca40:	697b      	ldr	r3, [r7, #20]
 800ca42:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800ca44:	697b      	ldr	r3, [r7, #20]
 800ca46:	68da      	ldr	r2, [r3, #12]
 800ca48:	697b      	ldr	r3, [r7, #20]
 800ca4a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800ca4c:	429a      	cmp	r2, r3
 800ca4e:	d203      	bcs.n	800ca58 <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800ca50:	697b      	ldr	r3, [r7, #20]
 800ca52:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800ca54:	b29b      	uxth	r3, r3
 800ca56:	e002      	b.n	800ca5e <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800ca58:	697b      	ldr	r3, [r7, #20]
 800ca5a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800ca5c:	b29b      	uxth	r3, r3
 800ca5e:	461a      	mov	r2, r3
 800ca60:	6879      	ldr	r1, [r7, #4]
 800ca62:	68f8      	ldr	r0, [r7, #12]
 800ca64:	f000 ff34 	bl	800d8d0 <USBD_CtlContinueRx>
 800ca68:	e038      	b.n	800cadc <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ca70:	691b      	ldr	r3, [r3, #16]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d00a      	beq.n	800ca8c <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800ca7c:	2b03      	cmp	r3, #3
 800ca7e:	d105      	bne.n	800ca8c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ca86:	691b      	ldr	r3, [r3, #16]
 800ca88:	68f8      	ldr	r0, [r7, #12]
 800ca8a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800ca8c:	68f8      	ldr	r0, [r7, #12]
 800ca8e:	f000 ff31 	bl	800d8f4 <USBD_CtlSendStatus>
 800ca92:	e023      	b.n	800cadc <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800ca9a:	2b05      	cmp	r3, #5
 800ca9c:	d11e      	bne.n	800cadc <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	2200      	movs	r2, #0
 800caa2:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800caa6:	2100      	movs	r1, #0
 800caa8:	68f8      	ldr	r0, [r7, #12]
 800caaa:	f012 fef9 	bl	801f8a0 <USBD_LL_StallEP>
 800caae:	e015      	b.n	800cadc <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cab6:	699b      	ldr	r3, [r3, #24]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d00d      	beq.n	800cad8 <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 800cac2:	2b03      	cmp	r3, #3
 800cac4:	d108      	bne.n	800cad8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cacc:	699b      	ldr	r3, [r3, #24]
 800cace:	7afa      	ldrb	r2, [r7, #11]
 800cad0:	4611      	mov	r1, r2
 800cad2:	68f8      	ldr	r0, [r7, #12]
 800cad4:	4798      	blx	r3
 800cad6:	e001      	b.n	800cadc <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800cad8:	2302      	movs	r3, #2
 800cada:	e000      	b.n	800cade <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800cadc:	2300      	movs	r3, #0
}
 800cade:	4618      	mov	r0, r3
 800cae0:	3718      	adds	r7, #24
 800cae2:	46bd      	mov	sp, r7
 800cae4:	bd80      	pop	{r7, pc}

0800cae6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800cae6:	b580      	push	{r7, lr}
 800cae8:	b086      	sub	sp, #24
 800caea:	af00      	add	r7, sp, #0
 800caec:	60f8      	str	r0, [r7, #12]
 800caee:	460b      	mov	r3, r1
 800caf0:	607a      	str	r2, [r7, #4]
 800caf2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 800caf4:	7afb      	ldrb	r3, [r7, #11]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d17f      	bne.n	800cbfa <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	3314      	adds	r3, #20
 800cafe:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800cb06:	2b02      	cmp	r3, #2
 800cb08:	d15c      	bne.n	800cbc4 <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 800cb0a:	697b      	ldr	r3, [r7, #20]
 800cb0c:	68da      	ldr	r2, [r3, #12]
 800cb0e:	697b      	ldr	r3, [r7, #20]
 800cb10:	691b      	ldr	r3, [r3, #16]
 800cb12:	429a      	cmp	r2, r3
 800cb14:	d915      	bls.n	800cb42 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800cb16:	697b      	ldr	r3, [r7, #20]
 800cb18:	68da      	ldr	r2, [r3, #12]
 800cb1a:	697b      	ldr	r3, [r7, #20]
 800cb1c:	691b      	ldr	r3, [r3, #16]
 800cb1e:	1ad2      	subs	r2, r2, r3
 800cb20:	697b      	ldr	r3, [r7, #20]
 800cb22:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 800cb24:	697b      	ldr	r3, [r7, #20]
 800cb26:	68db      	ldr	r3, [r3, #12]
 800cb28:	b29b      	uxth	r3, r3
 800cb2a:	461a      	mov	r2, r3
 800cb2c:	6879      	ldr	r1, [r7, #4]
 800cb2e:	68f8      	ldr	r0, [r7, #12]
 800cb30:	f000 fe9e 	bl	800d870 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800cb34:	2300      	movs	r3, #0
 800cb36:	2200      	movs	r2, #0
 800cb38:	2100      	movs	r1, #0
 800cb3a:	68f8      	ldr	r0, [r7, #12]
 800cb3c:	f012 ff5c 	bl	801f9f8 <USBD_LL_PrepareReceive>
 800cb40:	e04e      	b.n	800cbe0 <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 800cb42:	697b      	ldr	r3, [r7, #20]
 800cb44:	689b      	ldr	r3, [r3, #8]
 800cb46:	697a      	ldr	r2, [r7, #20]
 800cb48:	6912      	ldr	r2, [r2, #16]
 800cb4a:	fbb3 f1f2 	udiv	r1, r3, r2
 800cb4e:	fb02 f201 	mul.w	r2, r2, r1
 800cb52:	1a9b      	subs	r3, r3, r2
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d11c      	bne.n	800cb92 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800cb58:	697b      	ldr	r3, [r7, #20]
 800cb5a:	689a      	ldr	r2, [r3, #8]
 800cb5c:	697b      	ldr	r3, [r7, #20]
 800cb5e:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 800cb60:	429a      	cmp	r2, r3
 800cb62:	d316      	bcc.n	800cb92 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800cb64:	697b      	ldr	r3, [r7, #20]
 800cb66:	689a      	ldr	r2, [r3, #8]
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 800cb6e:	429a      	cmp	r2, r3
 800cb70:	d20f      	bcs.n	800cb92 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cb72:	2200      	movs	r2, #0
 800cb74:	2100      	movs	r1, #0
 800cb76:	68f8      	ldr	r0, [r7, #12]
 800cb78:	f000 fe7a 	bl	800d870 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	2200      	movs	r2, #0
 800cb80:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800cb84:	2300      	movs	r3, #0
 800cb86:	2200      	movs	r2, #0
 800cb88:	2100      	movs	r1, #0
 800cb8a:	68f8      	ldr	r0, [r7, #12]
 800cb8c:	f012 ff34 	bl	801f9f8 <USBD_LL_PrepareReceive>
 800cb90:	e026      	b.n	800cbe0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cb98:	68db      	ldr	r3, [r3, #12]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d00a      	beq.n	800cbb4 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800cba4:	2b03      	cmp	r3, #3
 800cba6:	d105      	bne.n	800cbb4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cbae:	68db      	ldr	r3, [r3, #12]
 800cbb0:	68f8      	ldr	r0, [r7, #12]
 800cbb2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800cbb4:	2180      	movs	r1, #128	; 0x80
 800cbb6:	68f8      	ldr	r0, [r7, #12]
 800cbb8:	f012 fe72 	bl	801f8a0 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800cbbc:	68f8      	ldr	r0, [r7, #12]
 800cbbe:	f000 feac 	bl	800d91a <USBD_CtlReceiveStatus>
 800cbc2:	e00d      	b.n	800cbe0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800cbca:	2b04      	cmp	r3, #4
 800cbcc:	d004      	beq.n	800cbd8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d103      	bne.n	800cbe0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800cbd8:	2180      	movs	r1, #128	; 0x80
 800cbda:	68f8      	ldr	r0, [r7, #12]
 800cbdc:	f012 fe60 	bl	801f8a0 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 800cbe6:	2b01      	cmp	r3, #1
 800cbe8:	d11d      	bne.n	800cc26 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800cbea:	68f8      	ldr	r0, [r7, #12]
 800cbec:	f7ff fe82 	bl	800c8f4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	2200      	movs	r2, #0
 800cbf4:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800cbf8:	e015      	b.n	800cc26 <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cc00:	695b      	ldr	r3, [r3, #20]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d00d      	beq.n	800cc22 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 800cc0c:	2b03      	cmp	r3, #3
 800cc0e:	d108      	bne.n	800cc22 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cc16:	695b      	ldr	r3, [r3, #20]
 800cc18:	7afa      	ldrb	r2, [r7, #11]
 800cc1a:	4611      	mov	r1, r2
 800cc1c:	68f8      	ldr	r0, [r7, #12]
 800cc1e:	4798      	blx	r3
 800cc20:	e001      	b.n	800cc26 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800cc22:	2302      	movs	r3, #2
 800cc24:	e000      	b.n	800cc28 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800cc26:	2300      	movs	r3, #0
}
 800cc28:	4618      	mov	r0, r3
 800cc2a:	3718      	adds	r7, #24
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	bd80      	pop	{r7, pc}

0800cc30 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800cc30:	b580      	push	{r7, lr}
 800cc32:	b082      	sub	sp, #8
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cc38:	2340      	movs	r3, #64	; 0x40
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	2100      	movs	r1, #0
 800cc3e:	6878      	ldr	r0, [r7, #4]
 800cc40:	f012 fde9 	bl	801f816 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	2201      	movs	r2, #1
 800cc48:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	2240      	movs	r2, #64	; 0x40
 800cc50:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cc54:	2340      	movs	r3, #64	; 0x40
 800cc56:	2200      	movs	r2, #0
 800cc58:	2180      	movs	r1, #128	; 0x80
 800cc5a:	6878      	ldr	r0, [r7, #4]
 800cc5c:	f012 fddb 	bl	801f816 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2201      	movs	r2, #1
 800cc64:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2240      	movs	r2, #64	; 0x40
 800cc6a:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2201      	movs	r2, #1
 800cc70:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2200      	movs	r2, #0
 800cc78:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2200      	movs	r2, #0
 800cc80:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	2200      	movs	r2, #0
 800cc86:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d009      	beq.n	800cca8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cc9a:	685b      	ldr	r3, [r3, #4]
 800cc9c:	687a      	ldr	r2, [r7, #4]
 800cc9e:	6852      	ldr	r2, [r2, #4]
 800cca0:	b2d2      	uxtb	r2, r2
 800cca2:	4611      	mov	r1, r2
 800cca4:	6878      	ldr	r0, [r7, #4]
 800cca6:	4798      	blx	r3
  }

  return USBD_OK;
 800cca8:	2300      	movs	r3, #0
}
 800ccaa:	4618      	mov	r0, r3
 800ccac:	3708      	adds	r7, #8
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	bd80      	pop	{r7, pc}

0800ccb2 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800ccb2:	b480      	push	{r7}
 800ccb4:	b083      	sub	sp, #12
 800ccb6:	af00      	add	r7, sp, #0
 800ccb8:	6078      	str	r0, [r7, #4]
 800ccba:	460b      	mov	r3, r1
 800ccbc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	78fa      	ldrb	r2, [r7, #3]
 800ccc2:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800ccc4:	2300      	movs	r3, #0
}
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	370c      	adds	r7, #12
 800ccca:	46bd      	mov	sp, r7
 800cccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd0:	4770      	bx	lr

0800ccd2 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800ccd2:	b480      	push	{r7}
 800ccd4:	b083      	sub	sp, #12
 800ccd6:	af00      	add	r7, sp, #0
 800ccd8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	2204      	movs	r2, #4
 800ccea:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800ccee:	2300      	movs	r3, #0
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	370c      	adds	r7, #12
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfa:	4770      	bx	lr

0800ccfc <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800ccfc:	b480      	push	{r7}
 800ccfe:	b083      	sub	sp, #12
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800cd10:	2300      	movs	r3, #0
}
 800cd12:	4618      	mov	r0, r3
 800cd14:	370c      	adds	r7, #12
 800cd16:	46bd      	mov	sp, r7
 800cd18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1c:	4770      	bx	lr

0800cd1e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800cd1e:	b580      	push	{r7, lr}
 800cd20:	b082      	sub	sp, #8
 800cd22:	af00      	add	r7, sp, #0
 800cd24:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800cd2c:	2b03      	cmp	r3, #3
 800cd2e:	d10b      	bne.n	800cd48 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cd36:	69db      	ldr	r3, [r3, #28]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d005      	beq.n	800cd48 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cd42:	69db      	ldr	r3, [r3, #28]
 800cd44:	6878      	ldr	r0, [r7, #4]
 800cd46:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800cd48:	2300      	movs	r3, #0
}
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	3708      	adds	r7, #8
 800cd4e:	46bd      	mov	sp, r7
 800cd50:	bd80      	pop	{r7, pc}

0800cd52 <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800cd52:	b480      	push	{r7}
 800cd54:	b083      	sub	sp, #12
 800cd56:	af00      	add	r7, sp, #0
 800cd58:	6078      	str	r0, [r7, #4]
 800cd5a:	460b      	mov	r3, r1
 800cd5c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800cd5e:	2300      	movs	r3, #0
}
 800cd60:	4618      	mov	r0, r3
 800cd62:	370c      	adds	r7, #12
 800cd64:	46bd      	mov	sp, r7
 800cd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6a:	4770      	bx	lr

0800cd6c <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800cd6c:	b480      	push	{r7}
 800cd6e:	b083      	sub	sp, #12
 800cd70:	af00      	add	r7, sp, #0
 800cd72:	6078      	str	r0, [r7, #4]
 800cd74:	460b      	mov	r3, r1
 800cd76:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800cd78:	2300      	movs	r3, #0
}
 800cd7a:	4618      	mov	r0, r3
 800cd7c:	370c      	adds	r7, #12
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd84:	4770      	bx	lr

0800cd86 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 800cd86:	b480      	push	{r7}
 800cd88:	b083      	sub	sp, #12
 800cd8a:	af00      	add	r7, sp, #0
 800cd8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cd8e:	2300      	movs	r3, #0
}
 800cd90:	4618      	mov	r0, r3
 800cd92:	370c      	adds	r7, #12
 800cd94:	46bd      	mov	sp, r7
 800cd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9a:	4770      	bx	lr

0800cd9c <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b082      	sub	sp, #8
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2201      	movs	r2, #1
 800cda8:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cdb2:	685b      	ldr	r3, [r3, #4]
 800cdb4:	687a      	ldr	r2, [r7, #4]
 800cdb6:	6852      	ldr	r2, [r2, #4]
 800cdb8:	b2d2      	uxtb	r2, r2
 800cdba:	4611      	mov	r1, r2
 800cdbc:	6878      	ldr	r0, [r7, #4]
 800cdbe:	4798      	blx	r3

  return USBD_OK;
 800cdc0:	2300      	movs	r3, #0
}
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	3708      	adds	r7, #8
 800cdc6:	46bd      	mov	sp, r7
 800cdc8:	bd80      	pop	{r7, pc}
	...

0800cdcc <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b084      	sub	sp, #16
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
 800cdd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	781b      	ldrb	r3, [r3, #0]
 800cdde:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cde2:	2b20      	cmp	r3, #32
 800cde4:	d004      	beq.n	800cdf0 <USBD_StdDevReq+0x24>
 800cde6:	2b40      	cmp	r3, #64	; 0x40
 800cde8:	d002      	beq.n	800cdf0 <USBD_StdDevReq+0x24>
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d008      	beq.n	800ce00 <USBD_StdDevReq+0x34>
 800cdee:	e04c      	b.n	800ce8a <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cdf6:	689b      	ldr	r3, [r3, #8]
 800cdf8:	6839      	ldr	r1, [r7, #0]
 800cdfa:	6878      	ldr	r0, [r7, #4]
 800cdfc:	4798      	blx	r3
    break;
 800cdfe:	e049      	b.n	800ce94 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800ce00:	683b      	ldr	r3, [r7, #0]
 800ce02:	785b      	ldrb	r3, [r3, #1]
 800ce04:	2b09      	cmp	r3, #9
 800ce06:	d83a      	bhi.n	800ce7e <USBD_StdDevReq+0xb2>
 800ce08:	a201      	add	r2, pc, #4	; (adr r2, 800ce10 <USBD_StdDevReq+0x44>)
 800ce0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce0e:	bf00      	nop
 800ce10:	0800ce61 	.word	0x0800ce61
 800ce14:	0800ce75 	.word	0x0800ce75
 800ce18:	0800ce7f 	.word	0x0800ce7f
 800ce1c:	0800ce6b 	.word	0x0800ce6b
 800ce20:	0800ce7f 	.word	0x0800ce7f
 800ce24:	0800ce43 	.word	0x0800ce43
 800ce28:	0800ce39 	.word	0x0800ce39
 800ce2c:	0800ce7f 	.word	0x0800ce7f
 800ce30:	0800ce57 	.word	0x0800ce57
 800ce34:	0800ce4d 	.word	0x0800ce4d
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800ce38:	6839      	ldr	r1, [r7, #0]
 800ce3a:	6878      	ldr	r0, [r7, #4]
 800ce3c:	f000 f9d2 	bl	800d1e4 <USBD_GetDescriptor>
      break;
 800ce40:	e022      	b.n	800ce88 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800ce42:	6839      	ldr	r1, [r7, #0]
 800ce44:	6878      	ldr	r0, [r7, #4]
 800ce46:	f000 fae3 	bl	800d410 <USBD_SetAddress>
      break;
 800ce4a:	e01d      	b.n	800ce88 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 800ce4c:	6839      	ldr	r1, [r7, #0]
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	f000 fb20 	bl	800d494 <USBD_SetConfig>
      break;
 800ce54:	e018      	b.n	800ce88 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800ce56:	6839      	ldr	r1, [r7, #0]
 800ce58:	6878      	ldr	r0, [r7, #4]
 800ce5a:	f000 fba9 	bl	800d5b0 <USBD_GetConfig>
      break;
 800ce5e:	e013      	b.n	800ce88 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 800ce60:	6839      	ldr	r1, [r7, #0]
 800ce62:	6878      	ldr	r0, [r7, #4]
 800ce64:	f000 fbd8 	bl	800d618 <USBD_GetStatus>
      break;
 800ce68:	e00e      	b.n	800ce88 <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 800ce6a:	6839      	ldr	r1, [r7, #0]
 800ce6c:	6878      	ldr	r0, [r7, #4]
 800ce6e:	f000 fc06 	bl	800d67e <USBD_SetFeature>
      break;
 800ce72:	e009      	b.n	800ce88 <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800ce74:	6839      	ldr	r1, [r7, #0]
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f000 fc15 	bl	800d6a6 <USBD_ClrFeature>
      break;
 800ce7c:	e004      	b.n	800ce88 <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 800ce7e:	6839      	ldr	r1, [r7, #0]
 800ce80:	6878      	ldr	r0, [r7, #4]
 800ce82:	f000 fc6e 	bl	800d762 <USBD_CtlError>
      break;
 800ce86:	bf00      	nop
    }
    break;
 800ce88:	e004      	b.n	800ce94 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800ce8a:	6839      	ldr	r1, [r7, #0]
 800ce8c:	6878      	ldr	r0, [r7, #4]
 800ce8e:	f000 fc68 	bl	800d762 <USBD_CtlError>
    break;
 800ce92:	bf00      	nop
  }

  return ret;
 800ce94:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce96:	4618      	mov	r0, r3
 800ce98:	3710      	adds	r7, #16
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}
 800ce9e:	bf00      	nop

0800cea0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b084      	sub	sp, #16
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	6078      	str	r0, [r7, #4]
 800cea8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ceaa:	2300      	movs	r3, #0
 800ceac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	781b      	ldrb	r3, [r3, #0]
 800ceb2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ceb6:	2b20      	cmp	r3, #32
 800ceb8:	d003      	beq.n	800cec2 <USBD_StdItfReq+0x22>
 800ceba:	2b40      	cmp	r3, #64	; 0x40
 800cebc:	d001      	beq.n	800cec2 <USBD_StdItfReq+0x22>
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d12a      	bne.n	800cf18 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800cec8:	3b01      	subs	r3, #1
 800ceca:	2b02      	cmp	r3, #2
 800cecc:	d81d      	bhi.n	800cf0a <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	889b      	ldrh	r3, [r3, #4]
 800ced2:	b2db      	uxtb	r3, r3
 800ced4:	2b01      	cmp	r3, #1
 800ced6:	d813      	bhi.n	800cf00 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cede:	689b      	ldr	r3, [r3, #8]
 800cee0:	6839      	ldr	r1, [r7, #0]
 800cee2:	6878      	ldr	r0, [r7, #4]
 800cee4:	4798      	blx	r3
 800cee6:	4603      	mov	r3, r0
 800cee8:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800ceea:	683b      	ldr	r3, [r7, #0]
 800ceec:	88db      	ldrh	r3, [r3, #6]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d110      	bne.n	800cf14 <USBD_StdItfReq+0x74>
 800cef2:	7bfb      	ldrb	r3, [r7, #15]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d10d      	bne.n	800cf14 <USBD_StdItfReq+0x74>
        {
          USBD_CtlSendStatus(pdev);
 800cef8:	6878      	ldr	r0, [r7, #4]
 800cefa:	f000 fcfb 	bl	800d8f4 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800cefe:	e009      	b.n	800cf14 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800cf00:	6839      	ldr	r1, [r7, #0]
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f000 fc2d 	bl	800d762 <USBD_CtlError>
      break;
 800cf08:	e004      	b.n	800cf14 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800cf0a:	6839      	ldr	r1, [r7, #0]
 800cf0c:	6878      	ldr	r0, [r7, #4]
 800cf0e:	f000 fc28 	bl	800d762 <USBD_CtlError>
      break;
 800cf12:	e000      	b.n	800cf16 <USBD_StdItfReq+0x76>
      break;
 800cf14:	bf00      	nop
    }
    break;
 800cf16:	e004      	b.n	800cf22 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800cf18:	6839      	ldr	r1, [r7, #0]
 800cf1a:	6878      	ldr	r0, [r7, #4]
 800cf1c:	f000 fc21 	bl	800d762 <USBD_CtlError>
    break;
 800cf20:	bf00      	nop
  }

  return USBD_OK;
 800cf22:	2300      	movs	r3, #0
}
 800cf24:	4618      	mov	r0, r3
 800cf26:	3710      	adds	r7, #16
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	bd80      	pop	{r7, pc}

0800cf2c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800cf2c:	b580      	push	{r7, lr}
 800cf2e:	b084      	sub	sp, #16
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	6078      	str	r0, [r7, #4]
 800cf34:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800cf36:	2300      	movs	r3, #0
 800cf38:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	889b      	ldrh	r3, [r3, #4]
 800cf3e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cf40:	683b      	ldr	r3, [r7, #0]
 800cf42:	781b      	ldrb	r3, [r3, #0]
 800cf44:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cf48:	2b20      	cmp	r3, #32
 800cf4a:	d004      	beq.n	800cf56 <USBD_StdEPReq+0x2a>
 800cf4c:	2b40      	cmp	r3, #64	; 0x40
 800cf4e:	d002      	beq.n	800cf56 <USBD_StdEPReq+0x2a>
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d008      	beq.n	800cf66 <USBD_StdEPReq+0x3a>
 800cf54:	e13b      	b.n	800d1ce <USBD_StdEPReq+0x2a2>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cf5c:	689b      	ldr	r3, [r3, #8]
 800cf5e:	6839      	ldr	r1, [r7, #0]
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	4798      	blx	r3
    break;
 800cf64:	e138      	b.n	800d1d8 <USBD_StdEPReq+0x2ac>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 800cf66:	683b      	ldr	r3, [r7, #0]
 800cf68:	781b      	ldrb	r3, [r3, #0]
 800cf6a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cf6e:	2b20      	cmp	r3, #32
 800cf70:	d10a      	bne.n	800cf88 <USBD_StdEPReq+0x5c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cf78:	689b      	ldr	r3, [r3, #8]
 800cf7a:	6839      	ldr	r1, [r7, #0]
 800cf7c:	6878      	ldr	r0, [r7, #4]
 800cf7e:	4798      	blx	r3
 800cf80:	4603      	mov	r3, r0
 800cf82:	73fb      	strb	r3, [r7, #15]

      return ret;
 800cf84:	7bfb      	ldrb	r3, [r7, #15]
 800cf86:	e128      	b.n	800d1da <USBD_StdEPReq+0x2ae>
    }

    switch (req->bRequest)
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	785b      	ldrb	r3, [r3, #1]
 800cf8c:	2b01      	cmp	r3, #1
 800cf8e:	d03e      	beq.n	800d00e <USBD_StdEPReq+0xe2>
 800cf90:	2b03      	cmp	r3, #3
 800cf92:	d002      	beq.n	800cf9a <USBD_StdEPReq+0x6e>
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d070      	beq.n	800d07a <USBD_StdEPReq+0x14e>
 800cf98:	e113      	b.n	800d1c2 <USBD_StdEPReq+0x296>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800cfa0:	2b02      	cmp	r3, #2
 800cfa2:	d002      	beq.n	800cfaa <USBD_StdEPReq+0x7e>
 800cfa4:	2b03      	cmp	r3, #3
 800cfa6:	d015      	beq.n	800cfd4 <USBD_StdEPReq+0xa8>
 800cfa8:	e02b      	b.n	800d002 <USBD_StdEPReq+0xd6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cfaa:	7bbb      	ldrb	r3, [r7, #14]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d00c      	beq.n	800cfca <USBD_StdEPReq+0x9e>
 800cfb0:	7bbb      	ldrb	r3, [r7, #14]
 800cfb2:	2b80      	cmp	r3, #128	; 0x80
 800cfb4:	d009      	beq.n	800cfca <USBD_StdEPReq+0x9e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800cfb6:	7bbb      	ldrb	r3, [r7, #14]
 800cfb8:	4619      	mov	r1, r3
 800cfba:	6878      	ldr	r0, [r7, #4]
 800cfbc:	f012 fc70 	bl	801f8a0 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800cfc0:	2180      	movs	r1, #128	; 0x80
 800cfc2:	6878      	ldr	r0, [r7, #4]
 800cfc4:	f012 fc6c 	bl	801f8a0 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800cfc8:	e020      	b.n	800d00c <USBD_StdEPReq+0xe0>
          USBD_CtlError(pdev, req);
 800cfca:	6839      	ldr	r1, [r7, #0]
 800cfcc:	6878      	ldr	r0, [r7, #4]
 800cfce:	f000 fbc8 	bl	800d762 <USBD_CtlError>
        break;
 800cfd2:	e01b      	b.n	800d00c <USBD_StdEPReq+0xe0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	885b      	ldrh	r3, [r3, #2]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d10e      	bne.n	800cffa <USBD_StdEPReq+0xce>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cfdc:	7bbb      	ldrb	r3, [r7, #14]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d00b      	beq.n	800cffa <USBD_StdEPReq+0xce>
 800cfe2:	7bbb      	ldrb	r3, [r7, #14]
 800cfe4:	2b80      	cmp	r3, #128	; 0x80
 800cfe6:	d008      	beq.n	800cffa <USBD_StdEPReq+0xce>
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	88db      	ldrh	r3, [r3, #6]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d104      	bne.n	800cffa <USBD_StdEPReq+0xce>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800cff0:	7bbb      	ldrb	r3, [r7, #14]
 800cff2:	4619      	mov	r1, r3
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	f012 fc53 	bl	801f8a0 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800cffa:	6878      	ldr	r0, [r7, #4]
 800cffc:	f000 fc7a 	bl	800d8f4 <USBD_CtlSendStatus>

        break;
 800d000:	e004      	b.n	800d00c <USBD_StdEPReq+0xe0>

      default:
        USBD_CtlError(pdev, req);
 800d002:	6839      	ldr	r1, [r7, #0]
 800d004:	6878      	ldr	r0, [r7, #4]
 800d006:	f000 fbac 	bl	800d762 <USBD_CtlError>
        break;
 800d00a:	bf00      	nop
      }
      break;
 800d00c:	e0de      	b.n	800d1cc <USBD_StdEPReq+0x2a0>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d014:	2b02      	cmp	r3, #2
 800d016:	d002      	beq.n	800d01e <USBD_StdEPReq+0xf2>
 800d018:	2b03      	cmp	r3, #3
 800d01a:	d015      	beq.n	800d048 <USBD_StdEPReq+0x11c>
 800d01c:	e026      	b.n	800d06c <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d01e:	7bbb      	ldrb	r3, [r7, #14]
 800d020:	2b00      	cmp	r3, #0
 800d022:	d00c      	beq.n	800d03e <USBD_StdEPReq+0x112>
 800d024:	7bbb      	ldrb	r3, [r7, #14]
 800d026:	2b80      	cmp	r3, #128	; 0x80
 800d028:	d009      	beq.n	800d03e <USBD_StdEPReq+0x112>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800d02a:	7bbb      	ldrb	r3, [r7, #14]
 800d02c:	4619      	mov	r1, r3
 800d02e:	6878      	ldr	r0, [r7, #4]
 800d030:	f012 fc36 	bl	801f8a0 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800d034:	2180      	movs	r1, #128	; 0x80
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f012 fc32 	bl	801f8a0 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d03c:	e01c      	b.n	800d078 <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800d03e:	6839      	ldr	r1, [r7, #0]
 800d040:	6878      	ldr	r0, [r7, #4]
 800d042:	f000 fb8e 	bl	800d762 <USBD_CtlError>
        break;
 800d046:	e017      	b.n	800d078 <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d048:	683b      	ldr	r3, [r7, #0]
 800d04a:	885b      	ldrh	r3, [r3, #2]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d112      	bne.n	800d076 <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800d050:	7bbb      	ldrb	r3, [r7, #14]
 800d052:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d056:	2b00      	cmp	r3, #0
 800d058:	d004      	beq.n	800d064 <USBD_StdEPReq+0x138>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800d05a:	7bbb      	ldrb	r3, [r7, #14]
 800d05c:	4619      	mov	r1, r3
 800d05e:	6878      	ldr	r0, [r7, #4]
 800d060:	f012 fc3d 	bl	801f8de <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 800d064:	6878      	ldr	r0, [r7, #4]
 800d066:	f000 fc45 	bl	800d8f4 <USBD_CtlSendStatus>
        }
        break;
 800d06a:	e004      	b.n	800d076 <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 800d06c:	6839      	ldr	r1, [r7, #0]
 800d06e:	6878      	ldr	r0, [r7, #4]
 800d070:	f000 fb77 	bl	800d762 <USBD_CtlError>
        break;
 800d074:	e000      	b.n	800d078 <USBD_StdEPReq+0x14c>
        break;
 800d076:	bf00      	nop
      }
      break;
 800d078:	e0a8      	b.n	800d1cc <USBD_StdEPReq+0x2a0>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d080:	2b02      	cmp	r3, #2
 800d082:	d002      	beq.n	800d08a <USBD_StdEPReq+0x15e>
 800d084:	2b03      	cmp	r3, #3
 800d086:	d031      	beq.n	800d0ec <USBD_StdEPReq+0x1c0>
 800d088:	e095      	b.n	800d1b6 <USBD_StdEPReq+0x28a>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d08a:	7bbb      	ldrb	r3, [r7, #14]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d007      	beq.n	800d0a0 <USBD_StdEPReq+0x174>
 800d090:	7bbb      	ldrb	r3, [r7, #14]
 800d092:	2b80      	cmp	r3, #128	; 0x80
 800d094:	d004      	beq.n	800d0a0 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 800d096:	6839      	ldr	r1, [r7, #0]
 800d098:	6878      	ldr	r0, [r7, #4]
 800d09a:	f000 fb62 	bl	800d762 <USBD_CtlError>
          break;
 800d09e:	e08f      	b.n	800d1c0 <USBD_StdEPReq+0x294>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800d0a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	da0b      	bge.n	800d0c0 <USBD_StdEPReq+0x194>
 800d0a8:	7bbb      	ldrb	r3, [r7, #14]
 800d0aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d0ae:	4613      	mov	r3, r2
 800d0b0:	009b      	lsls	r3, r3, #2
 800d0b2:	4413      	add	r3, r2
 800d0b4:	009b      	lsls	r3, r3, #2
 800d0b6:	3310      	adds	r3, #16
 800d0b8:	687a      	ldr	r2, [r7, #4]
 800d0ba:	4413      	add	r3, r2
 800d0bc:	3304      	adds	r3, #4
 800d0be:	e00a      	b.n	800d0d6 <USBD_StdEPReq+0x1aa>
          &pdev->ep_out[ep_addr & 0x7FU];
 800d0c0:	7bbb      	ldrb	r3, [r7, #14]
 800d0c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800d0c6:	4613      	mov	r3, r2
 800d0c8:	009b      	lsls	r3, r3, #2
 800d0ca:	4413      	add	r3, r2
 800d0cc:	009b      	lsls	r3, r3, #2
 800d0ce:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800d0d2:	687a      	ldr	r2, [r7, #4]
 800d0d4:	4413      	add	r3, r2
 800d0d6:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800d0d8:	68bb      	ldr	r3, [r7, #8]
 800d0da:	2200      	movs	r2, #0
 800d0dc:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	2202      	movs	r2, #2
 800d0e2:	4619      	mov	r1, r3
 800d0e4:	6878      	ldr	r0, [r7, #4]
 800d0e6:	f000 fba7 	bl	800d838 <USBD_CtlSendData>
          break;
 800d0ea:	e069      	b.n	800d1c0 <USBD_StdEPReq+0x294>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800d0ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	da11      	bge.n	800d118 <USBD_StdEPReq+0x1ec>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d0f4:	7bbb      	ldrb	r3, [r7, #14]
 800d0f6:	f003 020f 	and.w	r2, r3, #15
 800d0fa:	6879      	ldr	r1, [r7, #4]
 800d0fc:	4613      	mov	r3, r2
 800d0fe:	009b      	lsls	r3, r3, #2
 800d100:	4413      	add	r3, r2
 800d102:	009b      	lsls	r3, r3, #2
 800d104:	440b      	add	r3, r1
 800d106:	3318      	adds	r3, #24
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d117      	bne.n	800d13e <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800d10e:	6839      	ldr	r1, [r7, #0]
 800d110:	6878      	ldr	r0, [r7, #4]
 800d112:	f000 fb26 	bl	800d762 <USBD_CtlError>
            break;
 800d116:	e053      	b.n	800d1c0 <USBD_StdEPReq+0x294>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d118:	7bbb      	ldrb	r3, [r7, #14]
 800d11a:	f003 020f 	and.w	r2, r3, #15
 800d11e:	6879      	ldr	r1, [r7, #4]
 800d120:	4613      	mov	r3, r2
 800d122:	009b      	lsls	r3, r3, #2
 800d124:	4413      	add	r3, r2
 800d126:	009b      	lsls	r3, r3, #2
 800d128:	440b      	add	r3, r1
 800d12a:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d104      	bne.n	800d13e <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800d134:	6839      	ldr	r1, [r7, #0]
 800d136:	6878      	ldr	r0, [r7, #4]
 800d138:	f000 fb13 	bl	800d762 <USBD_CtlError>
            break;
 800d13c:	e040      	b.n	800d1c0 <USBD_StdEPReq+0x294>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800d13e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d142:	2b00      	cmp	r3, #0
 800d144:	da0b      	bge.n	800d15e <USBD_StdEPReq+0x232>
 800d146:	7bbb      	ldrb	r3, [r7, #14]
 800d148:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d14c:	4613      	mov	r3, r2
 800d14e:	009b      	lsls	r3, r3, #2
 800d150:	4413      	add	r3, r2
 800d152:	009b      	lsls	r3, r3, #2
 800d154:	3310      	adds	r3, #16
 800d156:	687a      	ldr	r2, [r7, #4]
 800d158:	4413      	add	r3, r2
 800d15a:	3304      	adds	r3, #4
 800d15c:	e00a      	b.n	800d174 <USBD_StdEPReq+0x248>
          &pdev->ep_out[ep_addr & 0x7FU];
 800d15e:	7bbb      	ldrb	r3, [r7, #14]
 800d160:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800d164:	4613      	mov	r3, r2
 800d166:	009b      	lsls	r3, r3, #2
 800d168:	4413      	add	r3, r2
 800d16a:	009b      	lsls	r3, r3, #2
 800d16c:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800d170:	687a      	ldr	r2, [r7, #4]
 800d172:	4413      	add	r3, r2
 800d174:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d176:	7bbb      	ldrb	r3, [r7, #14]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d002      	beq.n	800d182 <USBD_StdEPReq+0x256>
 800d17c:	7bbb      	ldrb	r3, [r7, #14]
 800d17e:	2b80      	cmp	r3, #128	; 0x80
 800d180:	d103      	bne.n	800d18a <USBD_StdEPReq+0x25e>
          {
            pep->status = 0x0000U;
 800d182:	68bb      	ldr	r3, [r7, #8]
 800d184:	2200      	movs	r2, #0
 800d186:	601a      	str	r2, [r3, #0]
 800d188:	e00e      	b.n	800d1a8 <USBD_StdEPReq+0x27c>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800d18a:	7bbb      	ldrb	r3, [r7, #14]
 800d18c:	4619      	mov	r1, r3
 800d18e:	6878      	ldr	r0, [r7, #4]
 800d190:	f012 fbc4 	bl	801f91c <USBD_LL_IsStallEP>
 800d194:	4603      	mov	r3, r0
 800d196:	2b00      	cmp	r3, #0
 800d198:	d003      	beq.n	800d1a2 <USBD_StdEPReq+0x276>
          {
            pep->status = 0x0001U;
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	2201      	movs	r2, #1
 800d19e:	601a      	str	r2, [r3, #0]
 800d1a0:	e002      	b.n	800d1a8 <USBD_StdEPReq+0x27c>
          }
          else
          {
            pep->status = 0x0000U;
 800d1a2:	68bb      	ldr	r3, [r7, #8]
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	2202      	movs	r2, #2
 800d1ac:	4619      	mov	r1, r3
 800d1ae:	6878      	ldr	r0, [r7, #4]
 800d1b0:	f000 fb42 	bl	800d838 <USBD_CtlSendData>
          break;
 800d1b4:	e004      	b.n	800d1c0 <USBD_StdEPReq+0x294>

      default:
        USBD_CtlError(pdev, req);
 800d1b6:	6839      	ldr	r1, [r7, #0]
 800d1b8:	6878      	ldr	r0, [r7, #4]
 800d1ba:	f000 fad2 	bl	800d762 <USBD_CtlError>
        break;
 800d1be:	bf00      	nop
      }
      break;
 800d1c0:	e004      	b.n	800d1cc <USBD_StdEPReq+0x2a0>

    default:
      USBD_CtlError(pdev, req);
 800d1c2:	6839      	ldr	r1, [r7, #0]
 800d1c4:	6878      	ldr	r0, [r7, #4]
 800d1c6:	f000 facc 	bl	800d762 <USBD_CtlError>
      break;
 800d1ca:	bf00      	nop
    }
    break;
 800d1cc:	e004      	b.n	800d1d8 <USBD_StdEPReq+0x2ac>

  default:
    USBD_CtlError(pdev, req);
 800d1ce:	6839      	ldr	r1, [r7, #0]
 800d1d0:	6878      	ldr	r0, [r7, #4]
 800d1d2:	f000 fac6 	bl	800d762 <USBD_CtlError>
    break;
 800d1d6:	bf00      	nop
  }

  return ret;
 800d1d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	3710      	adds	r7, #16
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}
	...

0800d1e4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b084      	sub	sp, #16
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
 800d1ec:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	885b      	ldrh	r3, [r3, #2]
 800d1f2:	0a1b      	lsrs	r3, r3, #8
 800d1f4:	b29b      	uxth	r3, r3
 800d1f6:	3b01      	subs	r3, #1
 800d1f8:	2b0e      	cmp	r3, #14
 800d1fa:	f200 80e5 	bhi.w	800d3c8 <USBD_GetDescriptor+0x1e4>
 800d1fe:	a201      	add	r2, pc, #4	; (adr r2, 800d204 <USBD_GetDescriptor+0x20>)
 800d200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d204:	0800d259 	.word	0x0800d259
 800d208:	0800d271 	.word	0x0800d271
 800d20c:	0800d2b1 	.word	0x0800d2b1
 800d210:	0800d3c9 	.word	0x0800d3c9
 800d214:	0800d3c9 	.word	0x0800d3c9
 800d218:	0800d375 	.word	0x0800d375
 800d21c:	0800d39b 	.word	0x0800d39b
 800d220:	0800d3c9 	.word	0x0800d3c9
 800d224:	0800d3c9 	.word	0x0800d3c9
 800d228:	0800d3c9 	.word	0x0800d3c9
 800d22c:	0800d3c9 	.word	0x0800d3c9
 800d230:	0800d3c9 	.word	0x0800d3c9
 800d234:	0800d3c9 	.word	0x0800d3c9
 800d238:	0800d3c9 	.word	0x0800d3c9
 800d23c:	0800d241 	.word	0x0800d241
  {
#if (USBD_LPM_ENABLED == 1U)
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d246:	69db      	ldr	r3, [r3, #28]
 800d248:	687a      	ldr	r2, [r7, #4]
 800d24a:	7c12      	ldrb	r2, [r2, #16]
 800d24c:	f107 010a 	add.w	r1, r7, #10
 800d250:	4610      	mov	r0, r2
 800d252:	4798      	blx	r3
 800d254:	60f8      	str	r0, [r7, #12]
    break;
 800d256:	e0bc      	b.n	800d3d2 <USBD_GetDescriptor+0x1ee>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	687a      	ldr	r2, [r7, #4]
 800d262:	7c12      	ldrb	r2, [r2, #16]
 800d264:	f107 010a 	add.w	r1, r7, #10
 800d268:	4610      	mov	r0, r2
 800d26a:	4798      	blx	r3
 800d26c:	60f8      	str	r0, [r7, #12]
    break;
 800d26e:	e0b0      	b.n	800d3d2 <USBD_GetDescriptor+0x1ee>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	7c1b      	ldrb	r3, [r3, #16]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d10d      	bne.n	800d294 <USBD_GetDescriptor+0xb0>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d27e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d280:	f107 020a 	add.w	r2, r7, #10
 800d284:	4610      	mov	r0, r2
 800d286:	4798      	blx	r3
 800d288:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	3301      	adds	r3, #1
 800d28e:	2202      	movs	r2, #2
 800d290:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800d292:	e09e      	b.n	800d3d2 <USBD_GetDescriptor+0x1ee>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d29a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d29c:	f107 020a 	add.w	r2, r7, #10
 800d2a0:	4610      	mov	r0, r2
 800d2a2:	4798      	blx	r3
 800d2a4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	3301      	adds	r3, #1
 800d2aa:	2202      	movs	r2, #2
 800d2ac:	701a      	strb	r2, [r3, #0]
    break;
 800d2ae:	e090      	b.n	800d3d2 <USBD_GetDescriptor+0x1ee>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	885b      	ldrh	r3, [r3, #2]
 800d2b4:	b2db      	uxtb	r3, r3
 800d2b6:	2b05      	cmp	r3, #5
 800d2b8:	d856      	bhi.n	800d368 <USBD_GetDescriptor+0x184>
 800d2ba:	a201      	add	r2, pc, #4	; (adr r2, 800d2c0 <USBD_GetDescriptor+0xdc>)
 800d2bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2c0:	0800d2d9 	.word	0x0800d2d9
 800d2c4:	0800d2f1 	.word	0x0800d2f1
 800d2c8:	0800d309 	.word	0x0800d309
 800d2cc:	0800d321 	.word	0x0800d321
 800d2d0:	0800d339 	.word	0x0800d339
 800d2d4:	0800d351 	.word	0x0800d351
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d2de:	685b      	ldr	r3, [r3, #4]
 800d2e0:	687a      	ldr	r2, [r7, #4]
 800d2e2:	7c12      	ldrb	r2, [r2, #16]
 800d2e4:	f107 010a 	add.w	r1, r7, #10
 800d2e8:	4610      	mov	r0, r2
 800d2ea:	4798      	blx	r3
 800d2ec:	60f8      	str	r0, [r7, #12]
      break;
 800d2ee:	e040      	b.n	800d372 <USBD_GetDescriptor+0x18e>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d2f6:	689b      	ldr	r3, [r3, #8]
 800d2f8:	687a      	ldr	r2, [r7, #4]
 800d2fa:	7c12      	ldrb	r2, [r2, #16]
 800d2fc:	f107 010a 	add.w	r1, r7, #10
 800d300:	4610      	mov	r0, r2
 800d302:	4798      	blx	r3
 800d304:	60f8      	str	r0, [r7, #12]
      break;
 800d306:	e034      	b.n	800d372 <USBD_GetDescriptor+0x18e>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d30e:	68db      	ldr	r3, [r3, #12]
 800d310:	687a      	ldr	r2, [r7, #4]
 800d312:	7c12      	ldrb	r2, [r2, #16]
 800d314:	f107 010a 	add.w	r1, r7, #10
 800d318:	4610      	mov	r0, r2
 800d31a:	4798      	blx	r3
 800d31c:	60f8      	str	r0, [r7, #12]
      break;
 800d31e:	e028      	b.n	800d372 <USBD_GetDescriptor+0x18e>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d326:	691b      	ldr	r3, [r3, #16]
 800d328:	687a      	ldr	r2, [r7, #4]
 800d32a:	7c12      	ldrb	r2, [r2, #16]
 800d32c:	f107 010a 	add.w	r1, r7, #10
 800d330:	4610      	mov	r0, r2
 800d332:	4798      	blx	r3
 800d334:	60f8      	str	r0, [r7, #12]
      break;
 800d336:	e01c      	b.n	800d372 <USBD_GetDescriptor+0x18e>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d33e:	695b      	ldr	r3, [r3, #20]
 800d340:	687a      	ldr	r2, [r7, #4]
 800d342:	7c12      	ldrb	r2, [r2, #16]
 800d344:	f107 010a 	add.w	r1, r7, #10
 800d348:	4610      	mov	r0, r2
 800d34a:	4798      	blx	r3
 800d34c:	60f8      	str	r0, [r7, #12]
      break;
 800d34e:	e010      	b.n	800d372 <USBD_GetDescriptor+0x18e>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d356:	699b      	ldr	r3, [r3, #24]
 800d358:	687a      	ldr	r2, [r7, #4]
 800d35a:	7c12      	ldrb	r2, [r2, #16]
 800d35c:	f107 010a 	add.w	r1, r7, #10
 800d360:	4610      	mov	r0, r2
 800d362:	4798      	blx	r3
 800d364:	60f8      	str	r0, [r7, #12]
      break;
 800d366:	e004      	b.n	800d372 <USBD_GetDescriptor+0x18e>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800d368:	6839      	ldr	r1, [r7, #0]
 800d36a:	6878      	ldr	r0, [r7, #4]
 800d36c:	f000 f9f9 	bl	800d762 <USBD_CtlError>
      return;
 800d370:	e04b      	b.n	800d40a <USBD_GetDescriptor+0x226>
#endif
    }
    break;
 800d372:	e02e      	b.n	800d3d2 <USBD_GetDescriptor+0x1ee>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	7c1b      	ldrb	r3, [r3, #16]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d109      	bne.n	800d390 <USBD_GetDescriptor+0x1ac>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d384:	f107 020a 	add.w	r2, r7, #10
 800d388:	4610      	mov	r0, r2
 800d38a:	4798      	blx	r3
 800d38c:	60f8      	str	r0, [r7, #12]
      break;
 800d38e:	e020      	b.n	800d3d2 <USBD_GetDescriptor+0x1ee>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800d390:	6839      	ldr	r1, [r7, #0]
 800d392:	6878      	ldr	r0, [r7, #4]
 800d394:	f000 f9e5 	bl	800d762 <USBD_CtlError>
      return;
 800d398:	e037      	b.n	800d40a <USBD_GetDescriptor+0x226>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	7c1b      	ldrb	r3, [r3, #16]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d10d      	bne.n	800d3be <USBD_GetDescriptor+0x1da>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d3a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3aa:	f107 020a 	add.w	r2, r7, #10
 800d3ae:	4610      	mov	r0, r2
 800d3b0:	4798      	blx	r3
 800d3b2:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	3301      	adds	r3, #1
 800d3b8:	2207      	movs	r2, #7
 800d3ba:	701a      	strb	r2, [r3, #0]
      break;
 800d3bc:	e009      	b.n	800d3d2 <USBD_GetDescriptor+0x1ee>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800d3be:	6839      	ldr	r1, [r7, #0]
 800d3c0:	6878      	ldr	r0, [r7, #4]
 800d3c2:	f000 f9ce 	bl	800d762 <USBD_CtlError>
      return;
 800d3c6:	e020      	b.n	800d40a <USBD_GetDescriptor+0x226>
    }

  default:
     USBD_CtlError(pdev , req);
 800d3c8:	6839      	ldr	r1, [r7, #0]
 800d3ca:	6878      	ldr	r0, [r7, #4]
 800d3cc:	f000 f9c9 	bl	800d762 <USBD_CtlError>
    return;
 800d3d0:	e01b      	b.n	800d40a <USBD_GetDescriptor+0x226>
  }

  if((len != 0U) && (req->wLength != 0U))
 800d3d2:	897b      	ldrh	r3, [r7, #10]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d011      	beq.n	800d3fc <USBD_GetDescriptor+0x218>
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	88db      	ldrh	r3, [r3, #6]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d00d      	beq.n	800d3fc <USBD_GetDescriptor+0x218>
  {

    len = MIN(len, req->wLength);
 800d3e0:	683b      	ldr	r3, [r7, #0]
 800d3e2:	88da      	ldrh	r2, [r3, #6]
 800d3e4:	897b      	ldrh	r3, [r7, #10]
 800d3e6:	4293      	cmp	r3, r2
 800d3e8:	bf28      	it	cs
 800d3ea:	4613      	movcs	r3, r2
 800d3ec:	b29b      	uxth	r3, r3
 800d3ee:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800d3f0:	897b      	ldrh	r3, [r7, #10]
 800d3f2:	461a      	mov	r2, r3
 800d3f4:	68f9      	ldr	r1, [r7, #12]
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f000 fa1e 	bl	800d838 <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	88db      	ldrh	r3, [r3, #6]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d102      	bne.n	800d40a <USBD_GetDescriptor+0x226>
  {
   USBD_CtlSendStatus(pdev);
 800d404:	6878      	ldr	r0, [r7, #4]
 800d406:	f000 fa75 	bl	800d8f4 <USBD_CtlSendStatus>
  }
}
 800d40a:	3710      	adds	r7, #16
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b084      	sub	sp, #16
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
 800d418:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	889b      	ldrh	r3, [r3, #4]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d130      	bne.n	800d484 <USBD_SetAddress+0x74>
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	88db      	ldrh	r3, [r3, #6]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d12c      	bne.n	800d484 <USBD_SetAddress+0x74>
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	885b      	ldrh	r3, [r3, #2]
 800d42e:	2b7f      	cmp	r3, #127	; 0x7f
 800d430:	d828      	bhi.n	800d484 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	885b      	ldrh	r3, [r3, #2]
 800d436:	b2db      	uxtb	r3, r3
 800d438:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d43c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d444:	2b03      	cmp	r3, #3
 800d446:	d104      	bne.n	800d452 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800d448:	6839      	ldr	r1, [r7, #0]
 800d44a:	6878      	ldr	r0, [r7, #4]
 800d44c:	f000 f989 	bl	800d762 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d450:	e01c      	b.n	800d48c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	7bfa      	ldrb	r2, [r7, #15]
 800d456:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d45a:	7bfb      	ldrb	r3, [r7, #15]
 800d45c:	4619      	mov	r1, r3
 800d45e:	6878      	ldr	r0, [r7, #4]
 800d460:	f012 fa88 	bl	801f974 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800d464:	6878      	ldr	r0, [r7, #4]
 800d466:	f000 fa45 	bl	800d8f4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d46a:	7bfb      	ldrb	r3, [r7, #15]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d004      	beq.n	800d47a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	2202      	movs	r2, #2
 800d474:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d478:	e008      	b.n	800d48c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	2201      	movs	r2, #1
 800d47e:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d482:	e003      	b.n	800d48c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d484:	6839      	ldr	r1, [r7, #0]
 800d486:	6878      	ldr	r0, [r7, #4]
 800d488:	f000 f96b 	bl	800d762 <USBD_CtlError>
  }
}
 800d48c:	bf00      	nop
 800d48e:	3710      	adds	r7, #16
 800d490:	46bd      	mov	sp, r7
 800d492:	bd80      	pop	{r7, pc}

0800d494 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b082      	sub	sp, #8
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
 800d49c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	885b      	ldrh	r3, [r3, #2]
 800d4a2:	b2da      	uxtb	r2, r3
 800d4a4:	4b41      	ldr	r3, [pc, #260]	; (800d5ac <USBD_SetConfig+0x118>)
 800d4a6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d4a8:	4b40      	ldr	r3, [pc, #256]	; (800d5ac <USBD_SetConfig+0x118>)
 800d4aa:	781b      	ldrb	r3, [r3, #0]
 800d4ac:	2b01      	cmp	r3, #1
 800d4ae:	d904      	bls.n	800d4ba <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800d4b0:	6839      	ldr	r1, [r7, #0]
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	f000 f955 	bl	800d762 <USBD_CtlError>
 800d4b8:	e075      	b.n	800d5a6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d4c0:	2b02      	cmp	r3, #2
 800d4c2:	d002      	beq.n	800d4ca <USBD_SetConfig+0x36>
 800d4c4:	2b03      	cmp	r3, #3
 800d4c6:	d023      	beq.n	800d510 <USBD_SetConfig+0x7c>
 800d4c8:	e062      	b.n	800d590 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 800d4ca:	4b38      	ldr	r3, [pc, #224]	; (800d5ac <USBD_SetConfig+0x118>)
 800d4cc:	781b      	ldrb	r3, [r3, #0]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d01a      	beq.n	800d508 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800d4d2:	4b36      	ldr	r3, [pc, #216]	; (800d5ac <USBD_SetConfig+0x118>)
 800d4d4:	781b      	ldrb	r3, [r3, #0]
 800d4d6:	461a      	mov	r2, r3
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	2203      	movs	r2, #3
 800d4e0:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800d4e4:	4b31      	ldr	r3, [pc, #196]	; (800d5ac <USBD_SetConfig+0x118>)
 800d4e6:	781b      	ldrb	r3, [r3, #0]
 800d4e8:	4619      	mov	r1, r3
 800d4ea:	6878      	ldr	r0, [r7, #4]
 800d4ec:	f7ff fa0d 	bl	800c90a <USBD_SetClassConfig>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	2b02      	cmp	r3, #2
 800d4f4:	d104      	bne.n	800d500 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 800d4f6:	6839      	ldr	r1, [r7, #0]
 800d4f8:	6878      	ldr	r0, [r7, #4]
 800d4fa:	f000 f932 	bl	800d762 <USBD_CtlError>
          return;
 800d4fe:	e052      	b.n	800d5a6 <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800d500:	6878      	ldr	r0, [r7, #4]
 800d502:	f000 f9f7 	bl	800d8f4 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800d506:	e04e      	b.n	800d5a6 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800d508:	6878      	ldr	r0, [r7, #4]
 800d50a:	f000 f9f3 	bl	800d8f4 <USBD_CtlSendStatus>
      break;
 800d50e:	e04a      	b.n	800d5a6 <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d510:	4b26      	ldr	r3, [pc, #152]	; (800d5ac <USBD_SetConfig+0x118>)
 800d512:	781b      	ldrb	r3, [r3, #0]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d112      	bne.n	800d53e <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	2202      	movs	r2, #2
 800d51c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800d520:	4b22      	ldr	r3, [pc, #136]	; (800d5ac <USBD_SetConfig+0x118>)
 800d522:	781b      	ldrb	r3, [r3, #0]
 800d524:	461a      	mov	r2, r3
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800d52a:	4b20      	ldr	r3, [pc, #128]	; (800d5ac <USBD_SetConfig+0x118>)
 800d52c:	781b      	ldrb	r3, [r3, #0]
 800d52e:	4619      	mov	r1, r3
 800d530:	6878      	ldr	r0, [r7, #4]
 800d532:	f7ff fa09 	bl	800c948 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800d536:	6878      	ldr	r0, [r7, #4]
 800d538:	f000 f9dc 	bl	800d8f4 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800d53c:	e033      	b.n	800d5a6 <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800d53e:	4b1b      	ldr	r3, [pc, #108]	; (800d5ac <USBD_SetConfig+0x118>)
 800d540:	781b      	ldrb	r3, [r3, #0]
 800d542:	461a      	mov	r2, r3
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	685b      	ldr	r3, [r3, #4]
 800d548:	429a      	cmp	r2, r3
 800d54a:	d01d      	beq.n	800d588 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	685b      	ldr	r3, [r3, #4]
 800d550:	b2db      	uxtb	r3, r3
 800d552:	4619      	mov	r1, r3
 800d554:	6878      	ldr	r0, [r7, #4]
 800d556:	f7ff f9f7 	bl	800c948 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d55a:	4b14      	ldr	r3, [pc, #80]	; (800d5ac <USBD_SetConfig+0x118>)
 800d55c:	781b      	ldrb	r3, [r3, #0]
 800d55e:	461a      	mov	r2, r3
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800d564:	4b11      	ldr	r3, [pc, #68]	; (800d5ac <USBD_SetConfig+0x118>)
 800d566:	781b      	ldrb	r3, [r3, #0]
 800d568:	4619      	mov	r1, r3
 800d56a:	6878      	ldr	r0, [r7, #4]
 800d56c:	f7ff f9cd 	bl	800c90a <USBD_SetClassConfig>
 800d570:	4603      	mov	r3, r0
 800d572:	2b02      	cmp	r3, #2
 800d574:	d104      	bne.n	800d580 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800d576:	6839      	ldr	r1, [r7, #0]
 800d578:	6878      	ldr	r0, [r7, #4]
 800d57a:	f000 f8f2 	bl	800d762 <USBD_CtlError>
          return;
 800d57e:	e012      	b.n	800d5a6 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800d580:	6878      	ldr	r0, [r7, #4]
 800d582:	f000 f9b7 	bl	800d8f4 <USBD_CtlSendStatus>
      break;
 800d586:	e00e      	b.n	800d5a6 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800d588:	6878      	ldr	r0, [r7, #4]
 800d58a:	f000 f9b3 	bl	800d8f4 <USBD_CtlSendStatus>
      break;
 800d58e:	e00a      	b.n	800d5a6 <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800d590:	6839      	ldr	r1, [r7, #0]
 800d592:	6878      	ldr	r0, [r7, #4]
 800d594:	f000 f8e5 	bl	800d762 <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 800d598:	4b04      	ldr	r3, [pc, #16]	; (800d5ac <USBD_SetConfig+0x118>)
 800d59a:	781b      	ldrb	r3, [r3, #0]
 800d59c:	4619      	mov	r1, r3
 800d59e:	6878      	ldr	r0, [r7, #4]
 800d5a0:	f7ff f9d2 	bl	800c948 <USBD_ClrClassConfig>
      break;
 800d5a4:	bf00      	nop
    }
  }
}
 800d5a6:	3708      	adds	r7, #8
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	bd80      	pop	{r7, pc}
 800d5ac:	20000624 	.word	0x20000624

0800d5b0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b082      	sub	sp, #8
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
 800d5b8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d5ba:	683b      	ldr	r3, [r7, #0]
 800d5bc:	88db      	ldrh	r3, [r3, #6]
 800d5be:	2b01      	cmp	r3, #1
 800d5c0:	d004      	beq.n	800d5cc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800d5c2:	6839      	ldr	r1, [r7, #0]
 800d5c4:	6878      	ldr	r0, [r7, #4]
 800d5c6:	f000 f8cc 	bl	800d762 <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800d5ca:	e021      	b.n	800d610 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d5d2:	2b01      	cmp	r3, #1
 800d5d4:	db17      	blt.n	800d606 <USBD_GetConfig+0x56>
 800d5d6:	2b02      	cmp	r3, #2
 800d5d8:	dd02      	ble.n	800d5e0 <USBD_GetConfig+0x30>
 800d5da:	2b03      	cmp	r3, #3
 800d5dc:	d00b      	beq.n	800d5f6 <USBD_GetConfig+0x46>
 800d5de:	e012      	b.n	800d606 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	3308      	adds	r3, #8
 800d5ea:	2201      	movs	r2, #1
 800d5ec:	4619      	mov	r1, r3
 800d5ee:	6878      	ldr	r0, [r7, #4]
 800d5f0:	f000 f922 	bl	800d838 <USBD_CtlSendData>
      break;
 800d5f4:	e00c      	b.n	800d610 <USBD_GetConfig+0x60>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	3304      	adds	r3, #4
 800d5fa:	2201      	movs	r2, #1
 800d5fc:	4619      	mov	r1, r3
 800d5fe:	6878      	ldr	r0, [r7, #4]
 800d600:	f000 f91a 	bl	800d838 <USBD_CtlSendData>
      break;
 800d604:	e004      	b.n	800d610 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev , req);
 800d606:	6839      	ldr	r1, [r7, #0]
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	f000 f8aa 	bl	800d762 <USBD_CtlError>
      break;
 800d60e:	bf00      	nop
}
 800d610:	bf00      	nop
 800d612:	3708      	adds	r7, #8
 800d614:	46bd      	mov	sp, r7
 800d616:	bd80      	pop	{r7, pc}

0800d618 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b082      	sub	sp, #8
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
 800d620:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d628:	3b01      	subs	r3, #1
 800d62a:	2b02      	cmp	r3, #2
 800d62c:	d81e      	bhi.n	800d66c <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	88db      	ldrh	r3, [r3, #6]
 800d632:	2b02      	cmp	r3, #2
 800d634:	d004      	beq.n	800d640 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800d636:	6839      	ldr	r1, [r7, #0]
 800d638:	6878      	ldr	r0, [r7, #4]
 800d63a:	f000 f892 	bl	800d762 <USBD_CtlError>
      break;
 800d63e:	e01a      	b.n	800d676 <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2201      	movs	r2, #1
 800d644:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d005      	beq.n	800d65c <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	68db      	ldr	r3, [r3, #12]
 800d654:	f043 0202 	orr.w	r2, r3, #2
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	330c      	adds	r3, #12
 800d660:	2202      	movs	r2, #2
 800d662:	4619      	mov	r1, r3
 800d664:	6878      	ldr	r0, [r7, #4]
 800d666:	f000 f8e7 	bl	800d838 <USBD_CtlSendData>
    break;
 800d66a:	e004      	b.n	800d676 <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800d66c:	6839      	ldr	r1, [r7, #0]
 800d66e:	6878      	ldr	r0, [r7, #4]
 800d670:	f000 f877 	bl	800d762 <USBD_CtlError>
    break;
 800d674:	bf00      	nop
  }
}
 800d676:	bf00      	nop
 800d678:	3708      	adds	r7, #8
 800d67a:	46bd      	mov	sp, r7
 800d67c:	bd80      	pop	{r7, pc}

0800d67e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d67e:	b580      	push	{r7, lr}
 800d680:	b082      	sub	sp, #8
 800d682:	af00      	add	r7, sp, #0
 800d684:	6078      	str	r0, [r7, #4]
 800d686:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d688:	683b      	ldr	r3, [r7, #0]
 800d68a:	885b      	ldrh	r3, [r3, #2]
 800d68c:	2b01      	cmp	r3, #1
 800d68e:	d106      	bne.n	800d69e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2201      	movs	r2, #1
 800d694:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 800d698:	6878      	ldr	r0, [r7, #4]
 800d69a:	f000 f92b 	bl	800d8f4 <USBD_CtlSendStatus>
  }

}
 800d69e:	bf00      	nop
 800d6a0:	3708      	adds	r7, #8
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}

0800d6a6 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d6a6:	b580      	push	{r7, lr}
 800d6a8:	b082      	sub	sp, #8
 800d6aa:	af00      	add	r7, sp, #0
 800d6ac:	6078      	str	r0, [r7, #4]
 800d6ae:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d6b6:	3b01      	subs	r3, #1
 800d6b8:	2b02      	cmp	r3, #2
 800d6ba:	d80b      	bhi.n	800d6d4 <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	885b      	ldrh	r3, [r3, #2]
 800d6c0:	2b01      	cmp	r3, #1
 800d6c2:	d10c      	bne.n	800d6de <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f000 f911 	bl	800d8f4 <USBD_CtlSendStatus>
    }
    break;
 800d6d2:	e004      	b.n	800d6de <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 800d6d4:	6839      	ldr	r1, [r7, #0]
 800d6d6:	6878      	ldr	r0, [r7, #4]
 800d6d8:	f000 f843 	bl	800d762 <USBD_CtlError>
    break;
 800d6dc:	e000      	b.n	800d6e0 <USBD_ClrFeature+0x3a>
    break;
 800d6de:	bf00      	nop
  }
}
 800d6e0:	bf00      	nop
 800d6e2:	3708      	adds	r7, #8
 800d6e4:	46bd      	mov	sp, r7
 800d6e6:	bd80      	pop	{r7, pc}

0800d6e8 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d6e8:	b480      	push	{r7}
 800d6ea:	b083      	sub	sp, #12
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]
 800d6f0:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800d6f2:	683b      	ldr	r3, [r7, #0]
 800d6f4:	781a      	ldrb	r2, [r3, #0]
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	785a      	ldrb	r2, [r3, #1]
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	3302      	adds	r3, #2
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	b29a      	uxth	r2, r3
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	3303      	adds	r3, #3
 800d70e:	781b      	ldrb	r3, [r3, #0]
 800d710:	b29b      	uxth	r3, r3
 800d712:	021b      	lsls	r3, r3, #8
 800d714:	b29b      	uxth	r3, r3
 800d716:	4413      	add	r3, r2
 800d718:	b29a      	uxth	r2, r3
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	3304      	adds	r3, #4
 800d722:	781b      	ldrb	r3, [r3, #0]
 800d724:	b29a      	uxth	r2, r3
 800d726:	683b      	ldr	r3, [r7, #0]
 800d728:	3305      	adds	r3, #5
 800d72a:	781b      	ldrb	r3, [r3, #0]
 800d72c:	b29b      	uxth	r3, r3
 800d72e:	021b      	lsls	r3, r3, #8
 800d730:	b29b      	uxth	r3, r3
 800d732:	4413      	add	r3, r2
 800d734:	b29a      	uxth	r2, r3
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	3306      	adds	r3, #6
 800d73e:	781b      	ldrb	r3, [r3, #0]
 800d740:	b29a      	uxth	r2, r3
 800d742:	683b      	ldr	r3, [r7, #0]
 800d744:	3307      	adds	r3, #7
 800d746:	781b      	ldrb	r3, [r3, #0]
 800d748:	b29b      	uxth	r3, r3
 800d74a:	021b      	lsls	r3, r3, #8
 800d74c:	b29b      	uxth	r3, r3
 800d74e:	4413      	add	r3, r2
 800d750:	b29a      	uxth	r2, r3
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	80da      	strh	r2, [r3, #6]

}
 800d756:	bf00      	nop
 800d758:	370c      	adds	r7, #12
 800d75a:	46bd      	mov	sp, r7
 800d75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d760:	4770      	bx	lr

0800d762 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d762:	b580      	push	{r7, lr}
 800d764:	b082      	sub	sp, #8
 800d766:	af00      	add	r7, sp, #0
 800d768:	6078      	str	r0, [r7, #4]
 800d76a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 800d76c:	2180      	movs	r1, #128	; 0x80
 800d76e:	6878      	ldr	r0, [r7, #4]
 800d770:	f012 f896 	bl	801f8a0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800d774:	2100      	movs	r1, #0
 800d776:	6878      	ldr	r0, [r7, #4]
 800d778:	f012 f892 	bl	801f8a0 <USBD_LL_StallEP>
}
 800d77c:	bf00      	nop
 800d77e:	3708      	adds	r7, #8
 800d780:	46bd      	mov	sp, r7
 800d782:	bd80      	pop	{r7, pc}

0800d784 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b086      	sub	sp, #24
 800d788:	af00      	add	r7, sp, #0
 800d78a:	60f8      	str	r0, [r7, #12]
 800d78c:	60b9      	str	r1, [r7, #8]
 800d78e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d790:	2300      	movs	r3, #0
 800d792:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	2b00      	cmp	r3, #0
 800d798:	d032      	beq.n	800d800 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800d79a:	68f8      	ldr	r0, [r7, #12]
 800d79c:	f000 f834 	bl	800d808 <USBD_GetLen>
 800d7a0:	4603      	mov	r3, r0
 800d7a2:	3301      	adds	r3, #1
 800d7a4:	b29b      	uxth	r3, r3
 800d7a6:	005b      	lsls	r3, r3, #1
 800d7a8:	b29a      	uxth	r2, r3
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800d7ae:	7dfb      	ldrb	r3, [r7, #23]
 800d7b0:	1c5a      	adds	r2, r3, #1
 800d7b2:	75fa      	strb	r2, [r7, #23]
 800d7b4:	461a      	mov	r2, r3
 800d7b6:	68bb      	ldr	r3, [r7, #8]
 800d7b8:	4413      	add	r3, r2
 800d7ba:	687a      	ldr	r2, [r7, #4]
 800d7bc:	7812      	ldrb	r2, [r2, #0]
 800d7be:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800d7c0:	7dfb      	ldrb	r3, [r7, #23]
 800d7c2:	1c5a      	adds	r2, r3, #1
 800d7c4:	75fa      	strb	r2, [r7, #23]
 800d7c6:	461a      	mov	r2, r3
 800d7c8:	68bb      	ldr	r3, [r7, #8]
 800d7ca:	4413      	add	r3, r2
 800d7cc:	2203      	movs	r2, #3
 800d7ce:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800d7d0:	e012      	b.n	800d7f8 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	1c5a      	adds	r2, r3, #1
 800d7d6:	60fa      	str	r2, [r7, #12]
 800d7d8:	7dfa      	ldrb	r2, [r7, #23]
 800d7da:	1c51      	adds	r1, r2, #1
 800d7dc:	75f9      	strb	r1, [r7, #23]
 800d7de:	4611      	mov	r1, r2
 800d7e0:	68ba      	ldr	r2, [r7, #8]
 800d7e2:	440a      	add	r2, r1
 800d7e4:	781b      	ldrb	r3, [r3, #0]
 800d7e6:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800d7e8:	7dfb      	ldrb	r3, [r7, #23]
 800d7ea:	1c5a      	adds	r2, r3, #1
 800d7ec:	75fa      	strb	r2, [r7, #23]
 800d7ee:	461a      	mov	r2, r3
 800d7f0:	68bb      	ldr	r3, [r7, #8]
 800d7f2:	4413      	add	r3, r2
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	781b      	ldrb	r3, [r3, #0]
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d1e8      	bne.n	800d7d2 <USBD_GetString+0x4e>
    }
  }
}
 800d800:	bf00      	nop
 800d802:	3718      	adds	r7, #24
 800d804:	46bd      	mov	sp, r7
 800d806:	bd80      	pop	{r7, pc}

0800d808 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d808:	b480      	push	{r7}
 800d80a:	b085      	sub	sp, #20
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 800d810:	2300      	movs	r3, #0
 800d812:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800d814:	e005      	b.n	800d822 <USBD_GetLen+0x1a>
    {
        len++;
 800d816:	7bfb      	ldrb	r3, [r7, #15]
 800d818:	3301      	adds	r3, #1
 800d81a:	73fb      	strb	r3, [r7, #15]
        buf++;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	3301      	adds	r3, #1
 800d820:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	781b      	ldrb	r3, [r3, #0]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d1f5      	bne.n	800d816 <USBD_GetLen+0xe>
    }

    return len;
 800d82a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d82c:	4618      	mov	r0, r3
 800d82e:	3714      	adds	r7, #20
 800d830:	46bd      	mov	sp, r7
 800d832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d836:	4770      	bx	lr

0800d838 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b084      	sub	sp, #16
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	60f8      	str	r0, [r7, #12]
 800d840:	60b9      	str	r1, [r7, #8]
 800d842:	4613      	mov	r3, r2
 800d844:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	2202      	movs	r2, #2
 800d84a:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 800d84e:	88fa      	ldrh	r2, [r7, #6]
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800d854:	88fa      	ldrh	r2, [r7, #6]
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800d85a:	88fb      	ldrh	r3, [r7, #6]
 800d85c:	68ba      	ldr	r2, [r7, #8]
 800d85e:	2100      	movs	r1, #0
 800d860:	68f8      	ldr	r0, [r7, #12]
 800d862:	f012 f8a6 	bl	801f9b2 <USBD_LL_Transmit>

  return USBD_OK;
 800d866:	2300      	movs	r3, #0
}
 800d868:	4618      	mov	r0, r3
 800d86a:	3710      	adds	r7, #16
 800d86c:	46bd      	mov	sp, r7
 800d86e:	bd80      	pop	{r7, pc}

0800d870 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b084      	sub	sp, #16
 800d874:	af00      	add	r7, sp, #0
 800d876:	60f8      	str	r0, [r7, #12]
 800d878:	60b9      	str	r1, [r7, #8]
 800d87a:	4613      	mov	r3, r2
 800d87c:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800d87e:	88fb      	ldrh	r3, [r7, #6]
 800d880:	68ba      	ldr	r2, [r7, #8]
 800d882:	2100      	movs	r1, #0
 800d884:	68f8      	ldr	r0, [r7, #12]
 800d886:	f012 f894 	bl	801f9b2 <USBD_LL_Transmit>

  return USBD_OK;
 800d88a:	2300      	movs	r3, #0
}
 800d88c:	4618      	mov	r0, r3
 800d88e:	3710      	adds	r7, #16
 800d890:	46bd      	mov	sp, r7
 800d892:	bd80      	pop	{r7, pc}

0800d894 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b084      	sub	sp, #16
 800d898:	af00      	add	r7, sp, #0
 800d89a:	60f8      	str	r0, [r7, #12]
 800d89c:	60b9      	str	r1, [r7, #8]
 800d89e:	4613      	mov	r3, r2
 800d8a0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	2203      	movs	r2, #3
 800d8a6:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 800d8aa:	88fa      	ldrh	r2, [r7, #6]
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 800d8b2:	88fa      	ldrh	r2, [r7, #6]
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 800d8ba:	88fb      	ldrh	r3, [r7, #6]
 800d8bc:	68ba      	ldr	r2, [r7, #8]
 800d8be:	2100      	movs	r1, #0
 800d8c0:	68f8      	ldr	r0, [r7, #12]
 800d8c2:	f012 f899 	bl	801f9f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d8c6:	2300      	movs	r3, #0
}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	3710      	adds	r7, #16
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	bd80      	pop	{r7, pc}

0800d8d0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b084      	sub	sp, #16
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	60f8      	str	r0, [r7, #12]
 800d8d8:	60b9      	str	r1, [r7, #8]
 800d8da:	4613      	mov	r3, r2
 800d8dc:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d8de:	88fb      	ldrh	r3, [r7, #6]
 800d8e0:	68ba      	ldr	r2, [r7, #8]
 800d8e2:	2100      	movs	r1, #0
 800d8e4:	68f8      	ldr	r0, [r7, #12]
 800d8e6:	f012 f887 	bl	801f9f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d8ea:	2300      	movs	r3, #0
}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	3710      	adds	r7, #16
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	bd80      	pop	{r7, pc}

0800d8f4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	b082      	sub	sp, #8
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2204      	movs	r2, #4
 800d900:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d904:	2300      	movs	r3, #0
 800d906:	2200      	movs	r2, #0
 800d908:	2100      	movs	r1, #0
 800d90a:	6878      	ldr	r0, [r7, #4]
 800d90c:	f012 f851 	bl	801f9b2 <USBD_LL_Transmit>

  return USBD_OK;
 800d910:	2300      	movs	r3, #0
}
 800d912:	4618      	mov	r0, r3
 800d914:	3708      	adds	r7, #8
 800d916:	46bd      	mov	sp, r7
 800d918:	bd80      	pop	{r7, pc}

0800d91a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800d91a:	b580      	push	{r7, lr}
 800d91c:	b082      	sub	sp, #8
 800d91e:	af00      	add	r7, sp, #0
 800d920:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	2205      	movs	r2, #5
 800d926:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800d92a:	2300      	movs	r3, #0
 800d92c:	2200      	movs	r2, #0
 800d92e:	2100      	movs	r1, #0
 800d930:	6878      	ldr	r0, [r7, #4]
 800d932:	f012 f861 	bl	801f9f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d936:	2300      	movs	r3, #0
}
 800d938:	4618      	mov	r0, r3
 800d93a:	3708      	adds	r7, #8
 800d93c:	46bd      	mov	sp, r7
 800d93e:	bd80      	pop	{r7, pc}

0800d940 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800d940:	b480      	push	{r7}
 800d942:	b085      	sub	sp, #20
 800d944:	af00      	add	r7, sp, #0
 800d946:	4603      	mov	r3, r0
 800d948:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800d94a:	2300      	movs	r3, #0
 800d94c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800d94e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d952:	2b84      	cmp	r3, #132	; 0x84
 800d954:	d005      	beq.n	800d962 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800d956:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	4413      	add	r3, r2
 800d95e:	3303      	adds	r3, #3
 800d960:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800d962:	68fb      	ldr	r3, [r7, #12]
}
 800d964:	4618      	mov	r0, r3
 800d966:	3714      	adds	r7, #20
 800d968:	46bd      	mov	sp, r7
 800d96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d96e:	4770      	bx	lr

0800d970 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800d970:	b480      	push	{r7}
 800d972:	b083      	sub	sp, #12
 800d974:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d976:	f3ef 8305 	mrs	r3, IPSR
 800d97a:	607b      	str	r3, [r7, #4]
  return(result);
 800d97c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800d97e:	2b00      	cmp	r3, #0
 800d980:	bf14      	ite	ne
 800d982:	2301      	movne	r3, #1
 800d984:	2300      	moveq	r3, #0
 800d986:	b2db      	uxtb	r3, r3
}
 800d988:	4618      	mov	r0, r3
 800d98a:	370c      	adds	r7, #12
 800d98c:	46bd      	mov	sp, r7
 800d98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d992:	4770      	bx	lr

0800d994 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800d994:	b580      	push	{r7, lr}
 800d996:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800d998:	f002 f84a 	bl	800fa30 <vTaskStartScheduler>
  
  return osOK;
 800d99c:	2300      	movs	r3, #0
}
 800d99e:	4618      	mov	r0, r3
 800d9a0:	bd80      	pop	{r7, pc}

0800d9a2 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800d9a2:	b580      	push	{r7, lr}
 800d9a4:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800d9a6:	f7ff ffe3 	bl	800d970 <inHandlerMode>
 800d9aa:	4603      	mov	r3, r0
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d003      	beq.n	800d9b8 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800d9b0:	f002 f960 	bl	800fc74 <xTaskGetTickCountFromISR>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	e002      	b.n	800d9be <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800d9b8:	f002 f94c 	bl	800fc54 <xTaskGetTickCount>
 800d9bc:	4603      	mov	r3, r0
  }
}
 800d9be:	4618      	mov	r0, r3
 800d9c0:	bd80      	pop	{r7, pc}

0800d9c2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800d9c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9c4:	b089      	sub	sp, #36	; 0x24
 800d9c6:	af04      	add	r7, sp, #16
 800d9c8:	6078      	str	r0, [r7, #4]
 800d9ca:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	695b      	ldr	r3, [r3, #20]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d020      	beq.n	800da16 <osThreadCreate+0x54>
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	699b      	ldr	r3, [r3, #24]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d01c      	beq.n	800da16 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	685c      	ldr	r4, [r3, #4]
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681d      	ldr	r5, [r3, #0]
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	691e      	ldr	r6, [r3, #16]
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	f7ff ffa6 	bl	800d940 <makeFreeRtosPriority>
 800d9f4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	695b      	ldr	r3, [r3, #20]
 800d9fa:	687a      	ldr	r2, [r7, #4]
 800d9fc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d9fe:	9202      	str	r2, [sp, #8]
 800da00:	9301      	str	r3, [sp, #4]
 800da02:	9100      	str	r1, [sp, #0]
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	4632      	mov	r2, r6
 800da08:	4629      	mov	r1, r5
 800da0a:	4620      	mov	r0, r4
 800da0c:	f001 fc42 	bl	800f294 <xTaskCreateStatic>
 800da10:	4603      	mov	r3, r0
 800da12:	60fb      	str	r3, [r7, #12]
 800da14:	e01c      	b.n	800da50 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	685c      	ldr	r4, [r3, #4]
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800da22:	b29e      	uxth	r6, r3
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800da2a:	4618      	mov	r0, r3
 800da2c:	f7ff ff88 	bl	800d940 <makeFreeRtosPriority>
 800da30:	4602      	mov	r2, r0
 800da32:	f107 030c 	add.w	r3, r7, #12
 800da36:	9301      	str	r3, [sp, #4]
 800da38:	9200      	str	r2, [sp, #0]
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	4632      	mov	r2, r6
 800da3e:	4629      	mov	r1, r5
 800da40:	4620      	mov	r0, r4
 800da42:	f001 fc86 	bl	800f352 <xTaskCreate>
 800da46:	4603      	mov	r3, r0
 800da48:	2b01      	cmp	r3, #1
 800da4a:	d001      	beq.n	800da50 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800da4c:	2300      	movs	r3, #0
 800da4e:	e000      	b.n	800da52 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800da50:	68fb      	ldr	r3, [r7, #12]
}
 800da52:	4618      	mov	r0, r3
 800da54:	3714      	adds	r7, #20
 800da56:	46bd      	mov	sp, r7
 800da58:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800da5a <osThreadGetId>:
* @brief  Return the thread ID of the current running thread.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadGetId shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadGetId (void)
{
 800da5a:	b580      	push	{r7, lr}
 800da5c:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )
  return xTaskGetCurrentTaskHandle();
 800da5e:	f002 fc35 	bl	80102cc <xTaskGetCurrentTaskHandle>
 800da62:	4603      	mov	r3, r0
#else
	return NULL;
#endif
}
 800da64:	4618      	mov	r0, r3
 800da66:	bd80      	pop	{r7, pc}

0800da68 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 800da68:	b580      	push	{r7, lr}
 800da6a:	b082      	sub	sp, #8
 800da6c:	af00      	add	r7, sp, #0
 800da6e:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 800da70:	6878      	ldr	r0, [r7, #4]
 800da72:	f001 fdbb 	bl	800f5ec <vTaskDelete>
  return osOK;
 800da76:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 800da78:	4618      	mov	r0, r3
 800da7a:	3708      	adds	r7, #8
 800da7c:	46bd      	mov	sp, r7
 800da7e:	bd80      	pop	{r7, pc}

0800da80 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b084      	sub	sp, #16
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d001      	beq.n	800da96 <osDelay+0x16>
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	e000      	b.n	800da98 <osDelay+0x18>
 800da96:	2301      	movs	r3, #1
 800da98:	4618      	mov	r0, r3
 800da9a:	f001 fe45 	bl	800f728 <vTaskDelay>
  
  return osOK;
 800da9e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800daa0:	4618      	mov	r0, r3
 800daa2:	3710      	adds	r7, #16
 800daa4:	46bd      	mov	sp, r7
 800daa6:	bd80      	pop	{r7, pc}

0800daa8 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b082      	sub	sp, #8
 800daac:	af00      	add	r7, sp, #0
 800daae:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	685b      	ldr	r3, [r3, #4]
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d007      	beq.n	800dac8 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	685b      	ldr	r3, [r3, #4]
 800dabc:	4619      	mov	r1, r3
 800dabe:	2001      	movs	r0, #1
 800dac0:	f000 fc90 	bl	800e3e4 <xQueueCreateMutexStatic>
 800dac4:	4603      	mov	r3, r0
 800dac6:	e003      	b.n	800dad0 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800dac8:	2001      	movs	r0, #1
 800daca:	f000 fc73 	bl	800e3b4 <xQueueCreateMutex>
 800dace:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800dad0:	4618      	mov	r0, r3
 800dad2:	3708      	adds	r7, #8
 800dad4:	46bd      	mov	sp, r7
 800dad6:	bd80      	pop	{r7, pc}

0800dad8 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b084      	sub	sp, #16
 800dadc:	af00      	add	r7, sp, #0
 800dade:	6078      	str	r0, [r7, #4]
 800dae0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800dae2:	2300      	movs	r3, #0
 800dae4:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d101      	bne.n	800daf0 <osMutexWait+0x18>
    return osErrorParameter;
 800daec:	2380      	movs	r3, #128	; 0x80
 800daee:	e03a      	b.n	800db66 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800daf0:	2300      	movs	r3, #0
 800daf2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800daf4:	683b      	ldr	r3, [r7, #0]
 800daf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dafa:	d103      	bne.n	800db04 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800dafc:	f04f 33ff 	mov.w	r3, #4294967295
 800db00:	60fb      	str	r3, [r7, #12]
 800db02:	e009      	b.n	800db18 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d006      	beq.n	800db18 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d101      	bne.n	800db18 <osMutexWait+0x40>
      ticks = 1;
 800db14:	2301      	movs	r3, #1
 800db16:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800db18:	f7ff ff2a 	bl	800d970 <inHandlerMode>
 800db1c:	4603      	mov	r3, r0
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d017      	beq.n	800db52 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800db22:	f107 0308 	add.w	r3, r7, #8
 800db26:	461a      	mov	r2, r3
 800db28:	2100      	movs	r1, #0
 800db2a:	6878      	ldr	r0, [r7, #4]
 800db2c:	f001 f956 	bl	800eddc <xQueueReceiveFromISR>
 800db30:	4603      	mov	r3, r0
 800db32:	2b01      	cmp	r3, #1
 800db34:	d001      	beq.n	800db3a <osMutexWait+0x62>
      return osErrorOS;
 800db36:	23ff      	movs	r3, #255	; 0xff
 800db38:	e015      	b.n	800db66 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800db3a:	68bb      	ldr	r3, [r7, #8]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d011      	beq.n	800db64 <osMutexWait+0x8c>
 800db40:	4b0b      	ldr	r3, [pc, #44]	; (800db70 <osMutexWait+0x98>)
 800db42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db46:	601a      	str	r2, [r3, #0]
 800db48:	f3bf 8f4f 	dsb	sy
 800db4c:	f3bf 8f6f 	isb	sy
 800db50:	e008      	b.n	800db64 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800db52:	68f9      	ldr	r1, [r7, #12]
 800db54:	6878      	ldr	r0, [r7, #4]
 800db56:	f000 fffb 	bl	800eb50 <xQueueSemaphoreTake>
 800db5a:	4603      	mov	r3, r0
 800db5c:	2b01      	cmp	r3, #1
 800db5e:	d001      	beq.n	800db64 <osMutexWait+0x8c>
    return osErrorOS;
 800db60:	23ff      	movs	r3, #255	; 0xff
 800db62:	e000      	b.n	800db66 <osMutexWait+0x8e>
  }
  
  return osOK;
 800db64:	2300      	movs	r3, #0
}
 800db66:	4618      	mov	r0, r3
 800db68:	3710      	adds	r7, #16
 800db6a:	46bd      	mov	sp, r7
 800db6c:	bd80      	pop	{r7, pc}
 800db6e:	bf00      	nop
 800db70:	e000ed04 	.word	0xe000ed04

0800db74 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800db74:	b580      	push	{r7, lr}
 800db76:	b084      	sub	sp, #16
 800db78:	af00      	add	r7, sp, #0
 800db7a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800db7c:	2300      	movs	r3, #0
 800db7e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800db80:	2300      	movs	r3, #0
 800db82:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800db84:	f7ff fef4 	bl	800d970 <inHandlerMode>
 800db88:	4603      	mov	r3, r0
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d016      	beq.n	800dbbc <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800db8e:	f107 0308 	add.w	r3, r7, #8
 800db92:	4619      	mov	r1, r3
 800db94:	6878      	ldr	r0, [r7, #4]
 800db96:	f000 fe1b 	bl	800e7d0 <xQueueGiveFromISR>
 800db9a:	4603      	mov	r3, r0
 800db9c:	2b01      	cmp	r3, #1
 800db9e:	d001      	beq.n	800dba4 <osMutexRelease+0x30>
      return osErrorOS;
 800dba0:	23ff      	movs	r3, #255	; 0xff
 800dba2:	e017      	b.n	800dbd4 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800dba4:	68bb      	ldr	r3, [r7, #8]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d013      	beq.n	800dbd2 <osMutexRelease+0x5e>
 800dbaa:	4b0c      	ldr	r3, [pc, #48]	; (800dbdc <osMutexRelease+0x68>)
 800dbac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dbb0:	601a      	str	r2, [r3, #0]
 800dbb2:	f3bf 8f4f 	dsb	sy
 800dbb6:	f3bf 8f6f 	isb	sy
 800dbba:	e00a      	b.n	800dbd2 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	2100      	movs	r1, #0
 800dbc2:	6878      	ldr	r0, [r7, #4]
 800dbc4:	f000 fc2a 	bl	800e41c <xQueueGenericSend>
 800dbc8:	4603      	mov	r3, r0
 800dbca:	2b01      	cmp	r3, #1
 800dbcc:	d001      	beq.n	800dbd2 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800dbce:	23ff      	movs	r3, #255	; 0xff
 800dbd0:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800dbd2:	68fb      	ldr	r3, [r7, #12]
}
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	3710      	adds	r7, #16
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	bd80      	pop	{r7, pc}
 800dbdc:	e000ed04 	.word	0xe000ed04

0800dbe0 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b086      	sub	sp, #24
 800dbe4:	af02      	add	r7, sp, #8
 800dbe6:	6078      	str	r0, [r7, #4]
 800dbe8:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	685b      	ldr	r3, [r3, #4]
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d010      	beq.n	800dc14 <osSemaphoreCreate+0x34>
    if (count == 1) {
 800dbf2:	683b      	ldr	r3, [r7, #0]
 800dbf4:	2b01      	cmp	r3, #1
 800dbf6:	d10b      	bne.n	800dc10 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	685a      	ldr	r2, [r3, #4]
 800dbfc:	2303      	movs	r3, #3
 800dbfe:	9300      	str	r3, [sp, #0]
 800dc00:	4613      	mov	r3, r2
 800dc02:	2200      	movs	r2, #0
 800dc04:	2100      	movs	r1, #0
 800dc06:	2001      	movs	r0, #1
 800dc08:	f000 fada 	bl	800e1c0 <xQueueGenericCreateStatic>
 800dc0c:	4603      	mov	r3, r0
 800dc0e:	e016      	b.n	800dc3e <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800dc10:	2300      	movs	r3, #0
 800dc12:	e014      	b.n	800dc3e <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 800dc14:	683b      	ldr	r3, [r7, #0]
 800dc16:	2b01      	cmp	r3, #1
 800dc18:	d110      	bne.n	800dc3c <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 800dc1a:	2203      	movs	r2, #3
 800dc1c:	2100      	movs	r1, #0
 800dc1e:	2001      	movs	r0, #1
 800dc20:	f000 fb4a 	bl	800e2b8 <xQueueGenericCreate>
 800dc24:	60f8      	str	r0, [r7, #12]
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d005      	beq.n	800dc38 <osSemaphoreCreate+0x58>
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	2200      	movs	r2, #0
 800dc30:	2100      	movs	r1, #0
 800dc32:	68f8      	ldr	r0, [r7, #12]
 800dc34:	f000 fbf2 	bl	800e41c <xQueueGenericSend>
      return sema;
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	e000      	b.n	800dc3e <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800dc3c:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800dc3e:	4618      	mov	r0, r3
 800dc40:	3710      	adds	r7, #16
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}
	...

0800dc48 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b084      	sub	sp, #16
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
 800dc50:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800dc52:	2300      	movs	r3, #0
 800dc54:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d101      	bne.n	800dc60 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800dc5c:	2380      	movs	r3, #128	; 0x80
 800dc5e:	e03a      	b.n	800dcd6 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800dc60:	2300      	movs	r3, #0
 800dc62:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800dc64:	683b      	ldr	r3, [r7, #0]
 800dc66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc6a:	d103      	bne.n	800dc74 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800dc6c:	f04f 33ff 	mov.w	r3, #4294967295
 800dc70:	60fb      	str	r3, [r7, #12]
 800dc72:	e009      	b.n	800dc88 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800dc74:	683b      	ldr	r3, [r7, #0]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d006      	beq.n	800dc88 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d101      	bne.n	800dc88 <osSemaphoreWait+0x40>
      ticks = 1;
 800dc84:	2301      	movs	r3, #1
 800dc86:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800dc88:	f7ff fe72 	bl	800d970 <inHandlerMode>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d017      	beq.n	800dcc2 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800dc92:	f107 0308 	add.w	r3, r7, #8
 800dc96:	461a      	mov	r2, r3
 800dc98:	2100      	movs	r1, #0
 800dc9a:	6878      	ldr	r0, [r7, #4]
 800dc9c:	f001 f89e 	bl	800eddc <xQueueReceiveFromISR>
 800dca0:	4603      	mov	r3, r0
 800dca2:	2b01      	cmp	r3, #1
 800dca4:	d001      	beq.n	800dcaa <osSemaphoreWait+0x62>
      return osErrorOS;
 800dca6:	23ff      	movs	r3, #255	; 0xff
 800dca8:	e015      	b.n	800dcd6 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800dcaa:	68bb      	ldr	r3, [r7, #8]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d011      	beq.n	800dcd4 <osSemaphoreWait+0x8c>
 800dcb0:	4b0b      	ldr	r3, [pc, #44]	; (800dce0 <osSemaphoreWait+0x98>)
 800dcb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dcb6:	601a      	str	r2, [r3, #0]
 800dcb8:	f3bf 8f4f 	dsb	sy
 800dcbc:	f3bf 8f6f 	isb	sy
 800dcc0:	e008      	b.n	800dcd4 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800dcc2:	68f9      	ldr	r1, [r7, #12]
 800dcc4:	6878      	ldr	r0, [r7, #4]
 800dcc6:	f000 ff43 	bl	800eb50 <xQueueSemaphoreTake>
 800dcca:	4603      	mov	r3, r0
 800dccc:	2b01      	cmp	r3, #1
 800dcce:	d001      	beq.n	800dcd4 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800dcd0:	23ff      	movs	r3, #255	; 0xff
 800dcd2:	e000      	b.n	800dcd6 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800dcd4:	2300      	movs	r3, #0
}
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	3710      	adds	r7, #16
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	bd80      	pop	{r7, pc}
 800dcde:	bf00      	nop
 800dce0:	e000ed04 	.word	0xe000ed04

0800dce4 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800dce4:	b580      	push	{r7, lr}
 800dce6:	b084      	sub	sp, #16
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800dcec:	2300      	movs	r3, #0
 800dcee:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800dcf4:	f7ff fe3c 	bl	800d970 <inHandlerMode>
 800dcf8:	4603      	mov	r3, r0
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d016      	beq.n	800dd2c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800dcfe:	f107 0308 	add.w	r3, r7, #8
 800dd02:	4619      	mov	r1, r3
 800dd04:	6878      	ldr	r0, [r7, #4]
 800dd06:	f000 fd63 	bl	800e7d0 <xQueueGiveFromISR>
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	2b01      	cmp	r3, #1
 800dd0e:	d001      	beq.n	800dd14 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800dd10:	23ff      	movs	r3, #255	; 0xff
 800dd12:	e017      	b.n	800dd44 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800dd14:	68bb      	ldr	r3, [r7, #8]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d013      	beq.n	800dd42 <osSemaphoreRelease+0x5e>
 800dd1a:	4b0c      	ldr	r3, [pc, #48]	; (800dd4c <osSemaphoreRelease+0x68>)
 800dd1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd20:	601a      	str	r2, [r3, #0]
 800dd22:	f3bf 8f4f 	dsb	sy
 800dd26:	f3bf 8f6f 	isb	sy
 800dd2a:	e00a      	b.n	800dd42 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800dd2c:	2300      	movs	r3, #0
 800dd2e:	2200      	movs	r2, #0
 800dd30:	2100      	movs	r1, #0
 800dd32:	6878      	ldr	r0, [r7, #4]
 800dd34:	f000 fb72 	bl	800e41c <xQueueGenericSend>
 800dd38:	4603      	mov	r3, r0
 800dd3a:	2b01      	cmp	r3, #1
 800dd3c:	d001      	beq.n	800dd42 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800dd3e:	23ff      	movs	r3, #255	; 0xff
 800dd40:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800dd42:	68fb      	ldr	r3, [r7, #12]
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	3710      	adds	r7, #16
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}
 800dd4c:	e000ed04 	.word	0xe000ed04

0800dd50 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800dd50:	b580      	push	{r7, lr}
 800dd52:	b082      	sub	sp, #8
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800dd58:	f7ff fe0a 	bl	800d970 <inHandlerMode>
 800dd5c:	4603      	mov	r3, r0
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d001      	beq.n	800dd66 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800dd62:	2382      	movs	r3, #130	; 0x82
 800dd64:	e003      	b.n	800dd6e <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800dd66:	6878      	ldr	r0, [r7, #4]
 800dd68:	f001 f915 	bl	800ef96 <vQueueDelete>

  return osOK; 
 800dd6c:	2300      	movs	r3, #0
}
 800dd6e:	4618      	mov	r0, r3
 800dd70:	3708      	adds	r7, #8
 800dd72:	46bd      	mov	sp, r7
 800dd74:	bd80      	pop	{r7, pc}

0800dd76 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800dd76:	b590      	push	{r4, r7, lr}
 800dd78:	b085      	sub	sp, #20
 800dd7a:	af02      	add	r7, sp, #8
 800dd7c:	6078      	str	r0, [r7, #4]
 800dd7e:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	689b      	ldr	r3, [r3, #8]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d012      	beq.n	800ddae <osMessageCreate+0x38>
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	68db      	ldr	r3, [r3, #12]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d00e      	beq.n	800ddae <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6818      	ldr	r0, [r3, #0]
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	6859      	ldr	r1, [r3, #4]
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	689a      	ldr	r2, [r3, #8]
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	68dc      	ldr	r4, [r3, #12]
 800dda0:	2300      	movs	r3, #0
 800dda2:	9300      	str	r3, [sp, #0]
 800dda4:	4623      	mov	r3, r4
 800dda6:	f000 fa0b 	bl	800e1c0 <xQueueGenericCreateStatic>
 800ddaa:	4603      	mov	r3, r0
 800ddac:	e008      	b.n	800ddc0 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	6818      	ldr	r0, [r3, #0]
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	685b      	ldr	r3, [r3, #4]
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	4619      	mov	r1, r3
 800ddba:	f000 fa7d 	bl	800e2b8 <xQueueGenericCreate>
 800ddbe:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	370c      	adds	r7, #12
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	bd90      	pop	{r4, r7, pc}

0800ddc8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800ddc8:	b580      	push	{r7, lr}
 800ddca:	b086      	sub	sp, #24
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	60f8      	str	r0, [r7, #12]
 800ddd0:	60b9      	str	r1, [r7, #8]
 800ddd2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800dddc:	697b      	ldr	r3, [r7, #20]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d101      	bne.n	800dde6 <osMessagePut+0x1e>
    ticks = 1;
 800dde2:	2301      	movs	r3, #1
 800dde4:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800dde6:	f7ff fdc3 	bl	800d970 <inHandlerMode>
 800ddea:	4603      	mov	r3, r0
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d018      	beq.n	800de22 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800ddf0:	f107 0210 	add.w	r2, r7, #16
 800ddf4:	f107 0108 	add.w	r1, r7, #8
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	68f8      	ldr	r0, [r7, #12]
 800ddfc:	f000 fc38 	bl	800e670 <xQueueGenericSendFromISR>
 800de00:	4603      	mov	r3, r0
 800de02:	2b01      	cmp	r3, #1
 800de04:	d001      	beq.n	800de0a <osMessagePut+0x42>
      return osErrorOS;
 800de06:	23ff      	movs	r3, #255	; 0xff
 800de08:	e018      	b.n	800de3c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800de0a:	693b      	ldr	r3, [r7, #16]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d014      	beq.n	800de3a <osMessagePut+0x72>
 800de10:	4b0c      	ldr	r3, [pc, #48]	; (800de44 <osMessagePut+0x7c>)
 800de12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de16:	601a      	str	r2, [r3, #0]
 800de18:	f3bf 8f4f 	dsb	sy
 800de1c:	f3bf 8f6f 	isb	sy
 800de20:	e00b      	b.n	800de3a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800de22:	f107 0108 	add.w	r1, r7, #8
 800de26:	2300      	movs	r3, #0
 800de28:	697a      	ldr	r2, [r7, #20]
 800de2a:	68f8      	ldr	r0, [r7, #12]
 800de2c:	f000 faf6 	bl	800e41c <xQueueGenericSend>
 800de30:	4603      	mov	r3, r0
 800de32:	2b01      	cmp	r3, #1
 800de34:	d001      	beq.n	800de3a <osMessagePut+0x72>
      return osErrorOS;
 800de36:	23ff      	movs	r3, #255	; 0xff
 800de38:	e000      	b.n	800de3c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800de3a:	2300      	movs	r3, #0
}
 800de3c:	4618      	mov	r0, r3
 800de3e:	3718      	adds	r7, #24
 800de40:	46bd      	mov	sp, r7
 800de42:	bd80      	pop	{r7, pc}
 800de44:	e000ed04 	.word	0xe000ed04

0800de48 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800de48:	b590      	push	{r4, r7, lr}
 800de4a:	b08b      	sub	sp, #44	; 0x2c
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	60f8      	str	r0, [r7, #12]
 800de50:	60b9      	str	r1, [r7, #8]
 800de52:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800de54:	68bb      	ldr	r3, [r7, #8]
 800de56:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800de58:	2300      	movs	r3, #0
 800de5a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800de5c:	68bb      	ldr	r3, [r7, #8]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d10a      	bne.n	800de78 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800de62:	2380      	movs	r3, #128	; 0x80
 800de64:	617b      	str	r3, [r7, #20]
    return event;
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	461c      	mov	r4, r3
 800de6a:	f107 0314 	add.w	r3, r7, #20
 800de6e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800de72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800de76:	e054      	b.n	800df22 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800de78:	2300      	movs	r3, #0
 800de7a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800de7c:	2300      	movs	r3, #0
 800de7e:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de86:	d103      	bne.n	800de90 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800de88:	f04f 33ff 	mov.w	r3, #4294967295
 800de8c:	627b      	str	r3, [r7, #36]	; 0x24
 800de8e:	e009      	b.n	800dea4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d006      	beq.n	800dea4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800de9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d101      	bne.n	800dea4 <osMessageGet+0x5c>
      ticks = 1;
 800dea0:	2301      	movs	r3, #1
 800dea2:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800dea4:	f7ff fd64 	bl	800d970 <inHandlerMode>
 800dea8:	4603      	mov	r3, r0
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d01c      	beq.n	800dee8 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800deae:	f107 0220 	add.w	r2, r7, #32
 800deb2:	f107 0314 	add.w	r3, r7, #20
 800deb6:	3304      	adds	r3, #4
 800deb8:	4619      	mov	r1, r3
 800deba:	68b8      	ldr	r0, [r7, #8]
 800debc:	f000 ff8e 	bl	800eddc <xQueueReceiveFromISR>
 800dec0:	4603      	mov	r3, r0
 800dec2:	2b01      	cmp	r3, #1
 800dec4:	d102      	bne.n	800decc <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800dec6:	2310      	movs	r3, #16
 800dec8:	617b      	str	r3, [r7, #20]
 800deca:	e001      	b.n	800ded0 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800decc:	2300      	movs	r3, #0
 800dece:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ded0:	6a3b      	ldr	r3, [r7, #32]
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d01d      	beq.n	800df12 <osMessageGet+0xca>
 800ded6:	4b15      	ldr	r3, [pc, #84]	; (800df2c <osMessageGet+0xe4>)
 800ded8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dedc:	601a      	str	r2, [r3, #0]
 800dede:	f3bf 8f4f 	dsb	sy
 800dee2:	f3bf 8f6f 	isb	sy
 800dee6:	e014      	b.n	800df12 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800dee8:	f107 0314 	add.w	r3, r7, #20
 800deec:	3304      	adds	r3, #4
 800deee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800def0:	4619      	mov	r1, r3
 800def2:	68b8      	ldr	r0, [r7, #8]
 800def4:	f000 fd12 	bl	800e91c <xQueueReceive>
 800def8:	4603      	mov	r3, r0
 800defa:	2b01      	cmp	r3, #1
 800defc:	d102      	bne.n	800df04 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800defe:	2310      	movs	r3, #16
 800df00:	617b      	str	r3, [r7, #20]
 800df02:	e006      	b.n	800df12 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800df04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df06:	2b00      	cmp	r3, #0
 800df08:	d101      	bne.n	800df0e <osMessageGet+0xc6>
 800df0a:	2300      	movs	r3, #0
 800df0c:	e000      	b.n	800df10 <osMessageGet+0xc8>
 800df0e:	2340      	movs	r3, #64	; 0x40
 800df10:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	461c      	mov	r4, r3
 800df16:	f107 0314 	add.w	r3, r7, #20
 800df1a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800df1e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800df22:	68f8      	ldr	r0, [r7, #12]
 800df24:	372c      	adds	r7, #44	; 0x2c
 800df26:	46bd      	mov	sp, r7
 800df28:	bd90      	pop	{r4, r7, pc}
 800df2a:	bf00      	nop
 800df2c:	e000ed04 	.word	0xe000ed04

0800df30 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b082      	sub	sp, #8
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800df38:	f7ff fd1a 	bl	800d970 <inHandlerMode>
 800df3c:	4603      	mov	r3, r0
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d004      	beq.n	800df4c <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800df42:	6878      	ldr	r0, [r7, #4]
 800df44:	f001 f80a 	bl	800ef5c <uxQueueMessagesWaitingFromISR>
 800df48:	4603      	mov	r3, r0
 800df4a:	e003      	b.n	800df54 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800df4c:	6878      	ldr	r0, [r7, #4]
 800df4e:	f000 ffe6 	bl	800ef1e <uxQueueMessagesWaiting>
 800df52:	4603      	mov	r3, r0
  }
}
 800df54:	4618      	mov	r0, r3
 800df56:	3708      	adds	r7, #8
 800df58:	46bd      	mov	sp, r7
 800df5a:	bd80      	pop	{r7, pc}

0800df5c <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	b082      	sub	sp, #8
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800df64:	f7ff fd04 	bl	800d970 <inHandlerMode>
 800df68:	4603      	mov	r3, r0
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d001      	beq.n	800df72 <osMessageDelete+0x16>
    return osErrorISR;
 800df6e:	2382      	movs	r3, #130	; 0x82
 800df70:	e003      	b.n	800df7a <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800df72:	6878      	ldr	r0, [r7, #4]
 800df74:	f001 f80f 	bl	800ef96 <vQueueDelete>

  return osOK; 
 800df78:	2300      	movs	r3, #0
}
 800df7a:	4618      	mov	r0, r3
 800df7c:	3708      	adds	r7, #8
 800df7e:	46bd      	mov	sp, r7
 800df80:	bd80      	pop	{r7, pc}

0800df82 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800df82:	b480      	push	{r7}
 800df84:	b083      	sub	sp, #12
 800df86:	af00      	add	r7, sp, #0
 800df88:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	f103 0208 	add.w	r2, r3, #8
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	f04f 32ff 	mov.w	r2, #4294967295
 800df9a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	f103 0208 	add.w	r2, r3, #8
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	f103 0208 	add.w	r2, r3, #8
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800dfb6:	bf00      	nop
 800dfb8:	370c      	adds	r7, #12
 800dfba:	46bd      	mov	sp, r7
 800dfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc0:	4770      	bx	lr

0800dfc2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800dfc2:	b480      	push	{r7}
 800dfc4:	b083      	sub	sp, #12
 800dfc6:	af00      	add	r7, sp, #0
 800dfc8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	2200      	movs	r2, #0
 800dfce:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800dfd0:	bf00      	nop
 800dfd2:	370c      	adds	r7, #12
 800dfd4:	46bd      	mov	sp, r7
 800dfd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfda:	4770      	bx	lr

0800dfdc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800dfdc:	b480      	push	{r7}
 800dfde:	b085      	sub	sp, #20
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
 800dfe4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	685b      	ldr	r3, [r3, #4]
 800dfea:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800dfec:	683b      	ldr	r3, [r7, #0]
 800dfee:	68fa      	ldr	r2, [r7, #12]
 800dff0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	689a      	ldr	r2, [r3, #8]
 800dff6:	683b      	ldr	r3, [r7, #0]
 800dff8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	689b      	ldr	r3, [r3, #8]
 800dffe:	683a      	ldr	r2, [r7, #0]
 800e000:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	683a      	ldr	r2, [r7, #0]
 800e006:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	687a      	ldr	r2, [r7, #4]
 800e00c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	1c5a      	adds	r2, r3, #1
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	601a      	str	r2, [r3, #0]
}
 800e018:	bf00      	nop
 800e01a:	3714      	adds	r7, #20
 800e01c:	46bd      	mov	sp, r7
 800e01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e022:	4770      	bx	lr

0800e024 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e024:	b480      	push	{r7}
 800e026:	b085      	sub	sp, #20
 800e028:	af00      	add	r7, sp, #0
 800e02a:	6078      	str	r0, [r7, #4]
 800e02c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e02e:	683b      	ldr	r3, [r7, #0]
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e034:	68bb      	ldr	r3, [r7, #8]
 800e036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e03a:	d103      	bne.n	800e044 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	691b      	ldr	r3, [r3, #16]
 800e040:	60fb      	str	r3, [r7, #12]
 800e042:	e00c      	b.n	800e05e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	3308      	adds	r3, #8
 800e048:	60fb      	str	r3, [r7, #12]
 800e04a:	e002      	b.n	800e052 <vListInsert+0x2e>
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	685b      	ldr	r3, [r3, #4]
 800e050:	60fb      	str	r3, [r7, #12]
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	685b      	ldr	r3, [r3, #4]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	68ba      	ldr	r2, [r7, #8]
 800e05a:	429a      	cmp	r2, r3
 800e05c:	d2f6      	bcs.n	800e04c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	685a      	ldr	r2, [r3, #4]
 800e062:	683b      	ldr	r3, [r7, #0]
 800e064:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	685b      	ldr	r3, [r3, #4]
 800e06a:	683a      	ldr	r2, [r7, #0]
 800e06c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	68fa      	ldr	r2, [r7, #12]
 800e072:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	683a      	ldr	r2, [r7, #0]
 800e078:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	687a      	ldr	r2, [r7, #4]
 800e07e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	1c5a      	adds	r2, r3, #1
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	601a      	str	r2, [r3, #0]
}
 800e08a:	bf00      	nop
 800e08c:	3714      	adds	r7, #20
 800e08e:	46bd      	mov	sp, r7
 800e090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e094:	4770      	bx	lr

0800e096 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e096:	b480      	push	{r7}
 800e098:	b085      	sub	sp, #20
 800e09a:	af00      	add	r7, sp, #0
 800e09c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	691b      	ldr	r3, [r3, #16]
 800e0a2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	685b      	ldr	r3, [r3, #4]
 800e0a8:	687a      	ldr	r2, [r7, #4]
 800e0aa:	6892      	ldr	r2, [r2, #8]
 800e0ac:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	689b      	ldr	r3, [r3, #8]
 800e0b2:	687a      	ldr	r2, [r7, #4]
 800e0b4:	6852      	ldr	r2, [r2, #4]
 800e0b6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	685b      	ldr	r3, [r3, #4]
 800e0bc:	687a      	ldr	r2, [r7, #4]
 800e0be:	429a      	cmp	r2, r3
 800e0c0:	d103      	bne.n	800e0ca <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	689a      	ldr	r2, [r3, #8]
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	1e5a      	subs	r2, r3, #1
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	681b      	ldr	r3, [r3, #0]
}
 800e0de:	4618      	mov	r0, r3
 800e0e0:	3714      	adds	r7, #20
 800e0e2:	46bd      	mov	sp, r7
 800e0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e8:	4770      	bx	lr
	...

0800e0ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b084      	sub	sp, #16
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
 800e0f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d10b      	bne.n	800e118 <xQueueGenericReset+0x2c>
 800e100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e104:	b672      	cpsid	i
 800e106:	f383 8811 	msr	BASEPRI, r3
 800e10a:	f3bf 8f6f 	isb	sy
 800e10e:	f3bf 8f4f 	dsb	sy
 800e112:	b662      	cpsie	i
 800e114:	60bb      	str	r3, [r7, #8]
 800e116:	e7fe      	b.n	800e116 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 800e118:	f002 fe56 	bl	8010dc8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	681a      	ldr	r2, [r3, #0]
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e124:	68f9      	ldr	r1, [r7, #12]
 800e126:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e128:	fb01 f303 	mul.w	r3, r1, r3
 800e12c:	441a      	add	r2, r3
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	2200      	movs	r2, #0
 800e136:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	681a      	ldr	r2, [r3, #0]
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	681a      	ldr	r2, [r3, #0]
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e148:	3b01      	subs	r3, #1
 800e14a:	68f9      	ldr	r1, [r7, #12]
 800e14c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e14e:	fb01 f303 	mul.w	r3, r1, r3
 800e152:	441a      	add	r2, r3
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	22ff      	movs	r2, #255	; 0xff
 800e15c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	22ff      	movs	r2, #255	; 0xff
 800e164:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d114      	bne.n	800e198 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	691b      	ldr	r3, [r3, #16]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d01a      	beq.n	800e1ac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	3310      	adds	r3, #16
 800e17a:	4618      	mov	r0, r3
 800e17c:	f001 fede 	bl	800ff3c <xTaskRemoveFromEventList>
 800e180:	4603      	mov	r3, r0
 800e182:	2b00      	cmp	r3, #0
 800e184:	d012      	beq.n	800e1ac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e186:	4b0d      	ldr	r3, [pc, #52]	; (800e1bc <xQueueGenericReset+0xd0>)
 800e188:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e18c:	601a      	str	r2, [r3, #0]
 800e18e:	f3bf 8f4f 	dsb	sy
 800e192:	f3bf 8f6f 	isb	sy
 800e196:	e009      	b.n	800e1ac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	3310      	adds	r3, #16
 800e19c:	4618      	mov	r0, r3
 800e19e:	f7ff fef0 	bl	800df82 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	3324      	adds	r3, #36	; 0x24
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	f7ff feeb 	bl	800df82 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e1ac:	f002 fe3e 	bl	8010e2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e1b0:	2301      	movs	r3, #1
}
 800e1b2:	4618      	mov	r0, r3
 800e1b4:	3710      	adds	r7, #16
 800e1b6:	46bd      	mov	sp, r7
 800e1b8:	bd80      	pop	{r7, pc}
 800e1ba:	bf00      	nop
 800e1bc:	e000ed04 	.word	0xe000ed04

0800e1c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e1c0:	b580      	push	{r7, lr}
 800e1c2:	b08e      	sub	sp, #56	; 0x38
 800e1c4:	af02      	add	r7, sp, #8
 800e1c6:	60f8      	str	r0, [r7, #12]
 800e1c8:	60b9      	str	r1, [r7, #8]
 800e1ca:	607a      	str	r2, [r7, #4]
 800e1cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d10b      	bne.n	800e1ec <xQueueGenericCreateStatic+0x2c>
 800e1d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1d8:	b672      	cpsid	i
 800e1da:	f383 8811 	msr	BASEPRI, r3
 800e1de:	f3bf 8f6f 	isb	sy
 800e1e2:	f3bf 8f4f 	dsb	sy
 800e1e6:	b662      	cpsie	i
 800e1e8:	62bb      	str	r3, [r7, #40]	; 0x28
 800e1ea:	e7fe      	b.n	800e1ea <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e1ec:	683b      	ldr	r3, [r7, #0]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d10b      	bne.n	800e20a <xQueueGenericCreateStatic+0x4a>
 800e1f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1f6:	b672      	cpsid	i
 800e1f8:	f383 8811 	msr	BASEPRI, r3
 800e1fc:	f3bf 8f6f 	isb	sy
 800e200:	f3bf 8f4f 	dsb	sy
 800e204:	b662      	cpsie	i
 800e206:	627b      	str	r3, [r7, #36]	; 0x24
 800e208:	e7fe      	b.n	800e208 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d002      	beq.n	800e216 <xQueueGenericCreateStatic+0x56>
 800e210:	68bb      	ldr	r3, [r7, #8]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d001      	beq.n	800e21a <xQueueGenericCreateStatic+0x5a>
 800e216:	2301      	movs	r3, #1
 800e218:	e000      	b.n	800e21c <xQueueGenericCreateStatic+0x5c>
 800e21a:	2300      	movs	r3, #0
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d10b      	bne.n	800e238 <xQueueGenericCreateStatic+0x78>
 800e220:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e224:	b672      	cpsid	i
 800e226:	f383 8811 	msr	BASEPRI, r3
 800e22a:	f3bf 8f6f 	isb	sy
 800e22e:	f3bf 8f4f 	dsb	sy
 800e232:	b662      	cpsie	i
 800e234:	623b      	str	r3, [r7, #32]
 800e236:	e7fe      	b.n	800e236 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d102      	bne.n	800e244 <xQueueGenericCreateStatic+0x84>
 800e23e:	68bb      	ldr	r3, [r7, #8]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d101      	bne.n	800e248 <xQueueGenericCreateStatic+0x88>
 800e244:	2301      	movs	r3, #1
 800e246:	e000      	b.n	800e24a <xQueueGenericCreateStatic+0x8a>
 800e248:	2300      	movs	r3, #0
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d10b      	bne.n	800e266 <xQueueGenericCreateStatic+0xa6>
 800e24e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e252:	b672      	cpsid	i
 800e254:	f383 8811 	msr	BASEPRI, r3
 800e258:	f3bf 8f6f 	isb	sy
 800e25c:	f3bf 8f4f 	dsb	sy
 800e260:	b662      	cpsie	i
 800e262:	61fb      	str	r3, [r7, #28]
 800e264:	e7fe      	b.n	800e264 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e266:	2348      	movs	r3, #72	; 0x48
 800e268:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e26a:	697b      	ldr	r3, [r7, #20]
 800e26c:	2b48      	cmp	r3, #72	; 0x48
 800e26e:	d00b      	beq.n	800e288 <xQueueGenericCreateStatic+0xc8>
 800e270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e274:	b672      	cpsid	i
 800e276:	f383 8811 	msr	BASEPRI, r3
 800e27a:	f3bf 8f6f 	isb	sy
 800e27e:	f3bf 8f4f 	dsb	sy
 800e282:	b662      	cpsie	i
 800e284:	61bb      	str	r3, [r7, #24]
 800e286:	e7fe      	b.n	800e286 <xQueueGenericCreateStatic+0xc6>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800e28c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d00d      	beq.n	800e2ae <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e294:	2201      	movs	r2, #1
 800e296:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e29a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800e29e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2a0:	9300      	str	r3, [sp, #0]
 800e2a2:	4613      	mov	r3, r2
 800e2a4:	687a      	ldr	r2, [r7, #4]
 800e2a6:	68b9      	ldr	r1, [r7, #8]
 800e2a8:	68f8      	ldr	r0, [r7, #12]
 800e2aa:	f000 f844 	bl	800e336 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800e2ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	3730      	adds	r7, #48	; 0x30
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	bd80      	pop	{r7, pc}

0800e2b8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e2b8:	b580      	push	{r7, lr}
 800e2ba:	b08a      	sub	sp, #40	; 0x28
 800e2bc:	af02      	add	r7, sp, #8
 800e2be:	60f8      	str	r0, [r7, #12]
 800e2c0:	60b9      	str	r1, [r7, #8]
 800e2c2:	4613      	mov	r3, r2
 800e2c4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d10b      	bne.n	800e2e4 <xQueueGenericCreate+0x2c>
 800e2cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2d0:	b672      	cpsid	i
 800e2d2:	f383 8811 	msr	BASEPRI, r3
 800e2d6:	f3bf 8f6f 	isb	sy
 800e2da:	f3bf 8f4f 	dsb	sy
 800e2de:	b662      	cpsie	i
 800e2e0:	613b      	str	r3, [r7, #16]
 800e2e2:	e7fe      	b.n	800e2e2 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800e2e4:	68bb      	ldr	r3, [r7, #8]
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d102      	bne.n	800e2f0 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	61fb      	str	r3, [r7, #28]
 800e2ee:	e004      	b.n	800e2fa <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	68ba      	ldr	r2, [r7, #8]
 800e2f4:	fb02 f303 	mul.w	r3, r2, r3
 800e2f8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800e2fa:	69fb      	ldr	r3, [r7, #28]
 800e2fc:	3348      	adds	r3, #72	; 0x48
 800e2fe:	4618      	mov	r0, r3
 800e300:	f002 fecc 	bl	801109c <pvPortMalloc>
 800e304:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e306:	69bb      	ldr	r3, [r7, #24]
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d00f      	beq.n	800e32c <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800e30c:	69bb      	ldr	r3, [r7, #24]
 800e30e:	3348      	adds	r3, #72	; 0x48
 800e310:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e312:	69bb      	ldr	r3, [r7, #24]
 800e314:	2200      	movs	r2, #0
 800e316:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e31a:	79fa      	ldrb	r2, [r7, #7]
 800e31c:	69bb      	ldr	r3, [r7, #24]
 800e31e:	9300      	str	r3, [sp, #0]
 800e320:	4613      	mov	r3, r2
 800e322:	697a      	ldr	r2, [r7, #20]
 800e324:	68b9      	ldr	r1, [r7, #8]
 800e326:	68f8      	ldr	r0, [r7, #12]
 800e328:	f000 f805 	bl	800e336 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800e32c:	69bb      	ldr	r3, [r7, #24]
	}
 800e32e:	4618      	mov	r0, r3
 800e330:	3720      	adds	r7, #32
 800e332:	46bd      	mov	sp, r7
 800e334:	bd80      	pop	{r7, pc}

0800e336 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e336:	b580      	push	{r7, lr}
 800e338:	b084      	sub	sp, #16
 800e33a:	af00      	add	r7, sp, #0
 800e33c:	60f8      	str	r0, [r7, #12]
 800e33e:	60b9      	str	r1, [r7, #8]
 800e340:	607a      	str	r2, [r7, #4]
 800e342:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e344:	68bb      	ldr	r3, [r7, #8]
 800e346:	2b00      	cmp	r3, #0
 800e348:	d103      	bne.n	800e352 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e34a:	69bb      	ldr	r3, [r7, #24]
 800e34c:	69ba      	ldr	r2, [r7, #24]
 800e34e:	601a      	str	r2, [r3, #0]
 800e350:	e002      	b.n	800e358 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e352:	69bb      	ldr	r3, [r7, #24]
 800e354:	687a      	ldr	r2, [r7, #4]
 800e356:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e358:	69bb      	ldr	r3, [r7, #24]
 800e35a:	68fa      	ldr	r2, [r7, #12]
 800e35c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e35e:	69bb      	ldr	r3, [r7, #24]
 800e360:	68ba      	ldr	r2, [r7, #8]
 800e362:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e364:	2101      	movs	r1, #1
 800e366:	69b8      	ldr	r0, [r7, #24]
 800e368:	f7ff fec0 	bl	800e0ec <xQueueGenericReset>
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 800e36c:	78fb      	ldrb	r3, [r7, #3]
 800e36e:	68ba      	ldr	r2, [r7, #8]
 800e370:	68f9      	ldr	r1, [r7, #12]
 800e372:	2073      	movs	r0, #115	; 0x73
 800e374:	f00f ffa2 	bl	801e2bc <SEGGER_SYSVIEW_RecordU32x3>
}
 800e378:	bf00      	nop
 800e37a:	3710      	adds	r7, #16
 800e37c:	46bd      	mov	sp, r7
 800e37e:	bd80      	pop	{r7, pc}

0800e380 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800e380:	b580      	push	{r7, lr}
 800e382:	b082      	sub	sp, #8
 800e384:	af00      	add	r7, sp, #0
 800e386:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d00e      	beq.n	800e3ac <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	2200      	movs	r2, #0
 800e392:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	2200      	movs	r2, #0
 800e398:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	2200      	movs	r2, #0
 800e39e:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	2200      	movs	r2, #0
 800e3a4:	2100      	movs	r1, #0
 800e3a6:	6878      	ldr	r0, [r7, #4]
 800e3a8:	f000 f838 	bl	800e41c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800e3ac:	bf00      	nop
 800e3ae:	3708      	adds	r7, #8
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	bd80      	pop	{r7, pc}

0800e3b4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b086      	sub	sp, #24
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	4603      	mov	r3, r0
 800e3bc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e3be:	2301      	movs	r3, #1
 800e3c0:	617b      	str	r3, [r7, #20]
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800e3c6:	79fb      	ldrb	r3, [r7, #7]
 800e3c8:	461a      	mov	r2, r3
 800e3ca:	6939      	ldr	r1, [r7, #16]
 800e3cc:	6978      	ldr	r0, [r7, #20]
 800e3ce:	f7ff ff73 	bl	800e2b8 <xQueueGenericCreate>
 800e3d2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800e3d4:	68f8      	ldr	r0, [r7, #12]
 800e3d6:	f7ff ffd3 	bl	800e380 <prvInitialiseMutex>

		return pxNewQueue;
 800e3da:	68fb      	ldr	r3, [r7, #12]
	}
 800e3dc:	4618      	mov	r0, r3
 800e3de:	3718      	adds	r7, #24
 800e3e0:	46bd      	mov	sp, r7
 800e3e2:	bd80      	pop	{r7, pc}

0800e3e4 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b088      	sub	sp, #32
 800e3e8:	af02      	add	r7, sp, #8
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	6039      	str	r1, [r7, #0]
 800e3ee:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e3f0:	2301      	movs	r3, #1
 800e3f2:	617b      	str	r3, [r7, #20]
 800e3f4:	2300      	movs	r3, #0
 800e3f6:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800e3f8:	79fb      	ldrb	r3, [r7, #7]
 800e3fa:	9300      	str	r3, [sp, #0]
 800e3fc:	683b      	ldr	r3, [r7, #0]
 800e3fe:	2200      	movs	r2, #0
 800e400:	6939      	ldr	r1, [r7, #16]
 800e402:	6978      	ldr	r0, [r7, #20]
 800e404:	f7ff fedc 	bl	800e1c0 <xQueueGenericCreateStatic>
 800e408:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800e40a:	68f8      	ldr	r0, [r7, #12]
 800e40c:	f7ff ffb8 	bl	800e380 <prvInitialiseMutex>

		return pxNewQueue;
 800e410:	68fb      	ldr	r3, [r7, #12]
	}
 800e412:	4618      	mov	r0, r3
 800e414:	3718      	adds	r7, #24
 800e416:	46bd      	mov	sp, r7
 800e418:	bd80      	pop	{r7, pc}
	...

0800e41c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b090      	sub	sp, #64	; 0x40
 800e420:	af02      	add	r7, sp, #8
 800e422:	60f8      	str	r0, [r7, #12]
 800e424:	60b9      	str	r1, [r7, #8]
 800e426:	607a      	str	r2, [r7, #4]
 800e428:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e42a:	2300      	movs	r3, #0
 800e42c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e434:	2b00      	cmp	r3, #0
 800e436:	d10b      	bne.n	800e450 <xQueueGenericSend+0x34>
 800e438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e43c:	b672      	cpsid	i
 800e43e:	f383 8811 	msr	BASEPRI, r3
 800e442:	f3bf 8f6f 	isb	sy
 800e446:	f3bf 8f4f 	dsb	sy
 800e44a:	b662      	cpsie	i
 800e44c:	62bb      	str	r3, [r7, #40]	; 0x28
 800e44e:	e7fe      	b.n	800e44e <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e450:	68bb      	ldr	r3, [r7, #8]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d103      	bne.n	800e45e <xQueueGenericSend+0x42>
 800e456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d101      	bne.n	800e462 <xQueueGenericSend+0x46>
 800e45e:	2301      	movs	r3, #1
 800e460:	e000      	b.n	800e464 <xQueueGenericSend+0x48>
 800e462:	2300      	movs	r3, #0
 800e464:	2b00      	cmp	r3, #0
 800e466:	d10b      	bne.n	800e480 <xQueueGenericSend+0x64>
 800e468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e46c:	b672      	cpsid	i
 800e46e:	f383 8811 	msr	BASEPRI, r3
 800e472:	f3bf 8f6f 	isb	sy
 800e476:	f3bf 8f4f 	dsb	sy
 800e47a:	b662      	cpsie	i
 800e47c:	627b      	str	r3, [r7, #36]	; 0x24
 800e47e:	e7fe      	b.n	800e47e <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e480:	683b      	ldr	r3, [r7, #0]
 800e482:	2b02      	cmp	r3, #2
 800e484:	d103      	bne.n	800e48e <xQueueGenericSend+0x72>
 800e486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e48a:	2b01      	cmp	r3, #1
 800e48c:	d101      	bne.n	800e492 <xQueueGenericSend+0x76>
 800e48e:	2301      	movs	r3, #1
 800e490:	e000      	b.n	800e494 <xQueueGenericSend+0x78>
 800e492:	2300      	movs	r3, #0
 800e494:	2b00      	cmp	r3, #0
 800e496:	d10b      	bne.n	800e4b0 <xQueueGenericSend+0x94>
 800e498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e49c:	b672      	cpsid	i
 800e49e:	f383 8811 	msr	BASEPRI, r3
 800e4a2:	f3bf 8f6f 	isb	sy
 800e4a6:	f3bf 8f4f 	dsb	sy
 800e4aa:	b662      	cpsie	i
 800e4ac:	623b      	str	r3, [r7, #32]
 800e4ae:	e7fe      	b.n	800e4ae <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e4b0:	f001 ff1c 	bl	80102ec <xTaskGetSchedulerState>
 800e4b4:	4603      	mov	r3, r0
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d102      	bne.n	800e4c0 <xQueueGenericSend+0xa4>
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d101      	bne.n	800e4c4 <xQueueGenericSend+0xa8>
 800e4c0:	2301      	movs	r3, #1
 800e4c2:	e000      	b.n	800e4c6 <xQueueGenericSend+0xaa>
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d10b      	bne.n	800e4e2 <xQueueGenericSend+0xc6>
 800e4ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4ce:	b672      	cpsid	i
 800e4d0:	f383 8811 	msr	BASEPRI, r3
 800e4d4:	f3bf 8f6f 	isb	sy
 800e4d8:	f3bf 8f4f 	dsb	sy
 800e4dc:	b662      	cpsie	i
 800e4de:	61fb      	str	r3, [r7, #28]
 800e4e0:	e7fe      	b.n	800e4e0 <xQueueGenericSend+0xc4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e4e2:	f002 fc71 	bl	8010dc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e4e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e4ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e4ee:	429a      	cmp	r2, r3
 800e4f0:	d302      	bcc.n	800e4f8 <xQueueGenericSend+0xdc>
 800e4f2:	683b      	ldr	r3, [r7, #0]
 800e4f4:	2b02      	cmp	r3, #2
 800e4f6:	d136      	bne.n	800e566 <xQueueGenericSend+0x14a>
			{
				traceQUEUE_SEND( pxQueue );
 800e4f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4fa:	4618      	mov	r0, r3
 800e4fc:	f010 fca6 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800e500:	68ba      	ldr	r2, [r7, #8]
 800e502:	6879      	ldr	r1, [r7, #4]
 800e504:	683b      	ldr	r3, [r7, #0]
 800e506:	9300      	str	r3, [sp, #0]
 800e508:	460b      	mov	r3, r1
 800e50a:	4601      	mov	r1, r0
 800e50c:	205a      	movs	r0, #90	; 0x5a
 800e50e:	f00f ff4b 	bl	801e3a8 <SEGGER_SYSVIEW_RecordU32x4>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e512:	683a      	ldr	r2, [r7, #0]
 800e514:	68b9      	ldr	r1, [r7, #8]
 800e516:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e518:	f000 fd82 	bl	800f020 <prvCopyDataToQueue>
 800e51c:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e522:	2b00      	cmp	r3, #0
 800e524:	d010      	beq.n	800e548 <xQueueGenericSend+0x12c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e528:	3324      	adds	r3, #36	; 0x24
 800e52a:	4618      	mov	r0, r3
 800e52c:	f001 fd06 	bl	800ff3c <xTaskRemoveFromEventList>
 800e530:	4603      	mov	r3, r0
 800e532:	2b00      	cmp	r3, #0
 800e534:	d013      	beq.n	800e55e <xQueueGenericSend+0x142>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e536:	4b4d      	ldr	r3, [pc, #308]	; (800e66c <xQueueGenericSend+0x250>)
 800e538:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e53c:	601a      	str	r2, [r3, #0]
 800e53e:	f3bf 8f4f 	dsb	sy
 800e542:	f3bf 8f6f 	isb	sy
 800e546:	e00a      	b.n	800e55e <xQueueGenericSend+0x142>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d007      	beq.n	800e55e <xQueueGenericSend+0x142>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e54e:	4b47      	ldr	r3, [pc, #284]	; (800e66c <xQueueGenericSend+0x250>)
 800e550:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e554:	601a      	str	r2, [r3, #0]
 800e556:	f3bf 8f4f 	dsb	sy
 800e55a:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e55e:	f002 fc65 	bl	8010e2c <vPortExitCritical>
				return pdPASS;
 800e562:	2301      	movs	r3, #1
 800e564:	e07d      	b.n	800e662 <xQueueGenericSend+0x246>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d110      	bne.n	800e58e <xQueueGenericSend+0x172>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e56c:	f002 fc5e 	bl	8010e2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 800e570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e572:	4618      	mov	r0, r3
 800e574:	f010 fc6a 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800e578:	68ba      	ldr	r2, [r7, #8]
 800e57a:	6879      	ldr	r1, [r7, #4]
 800e57c:	683b      	ldr	r3, [r7, #0]
 800e57e:	9300      	str	r3, [sp, #0]
 800e580:	460b      	mov	r3, r1
 800e582:	4601      	mov	r1, r0
 800e584:	205a      	movs	r0, #90	; 0x5a
 800e586:	f00f ff0f 	bl	801e3a8 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 800e58a:	2300      	movs	r3, #0
 800e58c:	e069      	b.n	800e662 <xQueueGenericSend+0x246>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e58e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e590:	2b00      	cmp	r3, #0
 800e592:	d106      	bne.n	800e5a2 <xQueueGenericSend+0x186>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e594:	f107 0314 	add.w	r3, r7, #20
 800e598:	4618      	mov	r0, r3
 800e59a:	f001 fd37 	bl	801000c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e59e:	2301      	movs	r3, #1
 800e5a0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e5a2:	f002 fc43 	bl	8010e2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e5a6:	f001 faa5 	bl	800faf4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e5aa:	f002 fc0d 	bl	8010dc8 <vPortEnterCritical>
 800e5ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e5b4:	b25b      	sxtb	r3, r3
 800e5b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5ba:	d103      	bne.n	800e5c4 <xQueueGenericSend+0x1a8>
 800e5bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5be:	2200      	movs	r2, #0
 800e5c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e5c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e5ca:	b25b      	sxtb	r3, r3
 800e5cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5d0:	d103      	bne.n	800e5da <xQueueGenericSend+0x1be>
 800e5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5d4:	2200      	movs	r2, #0
 800e5d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e5da:	f002 fc27 	bl	8010e2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e5de:	1d3a      	adds	r2, r7, #4
 800e5e0:	f107 0314 	add.w	r3, r7, #20
 800e5e4:	4611      	mov	r1, r2
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	f001 fd26 	bl	8010038 <xTaskCheckForTimeOut>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d124      	bne.n	800e63c <xQueueGenericSend+0x220>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e5f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e5f4:	f000 fe0c 	bl	800f210 <prvIsQueueFull>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d018      	beq.n	800e630 <xQueueGenericSend+0x214>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e5fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e600:	3310      	adds	r3, #16
 800e602:	687a      	ldr	r2, [r7, #4]
 800e604:	4611      	mov	r1, r2
 800e606:	4618      	mov	r0, r3
 800e608:	f001 fc72 	bl	800fef0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e60c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e60e:	f000 fd97 	bl	800f140 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e612:	f001 fa7d 	bl	800fb10 <xTaskResumeAll>
 800e616:	4603      	mov	r3, r0
 800e618:	2b00      	cmp	r3, #0
 800e61a:	f47f af62 	bne.w	800e4e2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800e61e:	4b13      	ldr	r3, [pc, #76]	; (800e66c <xQueueGenericSend+0x250>)
 800e620:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e624:	601a      	str	r2, [r3, #0]
 800e626:	f3bf 8f4f 	dsb	sy
 800e62a:	f3bf 8f6f 	isb	sy
 800e62e:	e758      	b.n	800e4e2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e630:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e632:	f000 fd85 	bl	800f140 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e636:	f001 fa6b 	bl	800fb10 <xTaskResumeAll>
 800e63a:	e752      	b.n	800e4e2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e63c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e63e:	f000 fd7f 	bl	800f140 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e642:	f001 fa65 	bl	800fb10 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 800e646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e648:	4618      	mov	r0, r3
 800e64a:	f010 fbff 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800e64e:	68ba      	ldr	r2, [r7, #8]
 800e650:	6879      	ldr	r1, [r7, #4]
 800e652:	683b      	ldr	r3, [r7, #0]
 800e654:	9300      	str	r3, [sp, #0]
 800e656:	460b      	mov	r3, r1
 800e658:	4601      	mov	r1, r0
 800e65a:	205a      	movs	r0, #90	; 0x5a
 800e65c:	f00f fea4 	bl	801e3a8 <SEGGER_SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 800e660:	2300      	movs	r3, #0
		}
	}
}
 800e662:	4618      	mov	r0, r3
 800e664:	3738      	adds	r7, #56	; 0x38
 800e666:	46bd      	mov	sp, r7
 800e668:	bd80      	pop	{r7, pc}
 800e66a:	bf00      	nop
 800e66c:	e000ed04 	.word	0xe000ed04

0800e670 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e670:	b580      	push	{r7, lr}
 800e672:	b08e      	sub	sp, #56	; 0x38
 800e674:	af00      	add	r7, sp, #0
 800e676:	60f8      	str	r0, [r7, #12]
 800e678:	60b9      	str	r1, [r7, #8]
 800e67a:	607a      	str	r2, [r7, #4]
 800e67c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e684:	2b00      	cmp	r3, #0
 800e686:	d10b      	bne.n	800e6a0 <xQueueGenericSendFromISR+0x30>
 800e688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e68c:	b672      	cpsid	i
 800e68e:	f383 8811 	msr	BASEPRI, r3
 800e692:	f3bf 8f6f 	isb	sy
 800e696:	f3bf 8f4f 	dsb	sy
 800e69a:	b662      	cpsie	i
 800e69c:	627b      	str	r3, [r7, #36]	; 0x24
 800e69e:	e7fe      	b.n	800e69e <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e6a0:	68bb      	ldr	r3, [r7, #8]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d103      	bne.n	800e6ae <xQueueGenericSendFromISR+0x3e>
 800e6a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d101      	bne.n	800e6b2 <xQueueGenericSendFromISR+0x42>
 800e6ae:	2301      	movs	r3, #1
 800e6b0:	e000      	b.n	800e6b4 <xQueueGenericSendFromISR+0x44>
 800e6b2:	2300      	movs	r3, #0
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d10b      	bne.n	800e6d0 <xQueueGenericSendFromISR+0x60>
 800e6b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6bc:	b672      	cpsid	i
 800e6be:	f383 8811 	msr	BASEPRI, r3
 800e6c2:	f3bf 8f6f 	isb	sy
 800e6c6:	f3bf 8f4f 	dsb	sy
 800e6ca:	b662      	cpsie	i
 800e6cc:	623b      	str	r3, [r7, #32]
 800e6ce:	e7fe      	b.n	800e6ce <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e6d0:	683b      	ldr	r3, [r7, #0]
 800e6d2:	2b02      	cmp	r3, #2
 800e6d4:	d103      	bne.n	800e6de <xQueueGenericSendFromISR+0x6e>
 800e6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e6da:	2b01      	cmp	r3, #1
 800e6dc:	d101      	bne.n	800e6e2 <xQueueGenericSendFromISR+0x72>
 800e6de:	2301      	movs	r3, #1
 800e6e0:	e000      	b.n	800e6e4 <xQueueGenericSendFromISR+0x74>
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d10b      	bne.n	800e700 <xQueueGenericSendFromISR+0x90>
 800e6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6ec:	b672      	cpsid	i
 800e6ee:	f383 8811 	msr	BASEPRI, r3
 800e6f2:	f3bf 8f6f 	isb	sy
 800e6f6:	f3bf 8f4f 	dsb	sy
 800e6fa:	b662      	cpsie	i
 800e6fc:	61fb      	str	r3, [r7, #28]
 800e6fe:	e7fe      	b.n	800e6fe <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e700:	f002 fc8a 	bl	8011018 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e704:	f3ef 8211 	mrs	r2, BASEPRI
 800e708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e70c:	b672      	cpsid	i
 800e70e:	f383 8811 	msr	BASEPRI, r3
 800e712:	f3bf 8f6f 	isb	sy
 800e716:	f3bf 8f4f 	dsb	sy
 800e71a:	b662      	cpsie	i
 800e71c:	61ba      	str	r2, [r7, #24]
 800e71e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e720:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e722:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e726:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e72a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e72c:	429a      	cmp	r2, r3
 800e72e:	d302      	bcc.n	800e736 <xQueueGenericSendFromISR+0xc6>
 800e730:	683b      	ldr	r3, [r7, #0]
 800e732:	2b02      	cmp	r3, #2
 800e734:	d136      	bne.n	800e7a4 <xQueueGenericSendFromISR+0x134>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e738:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e73c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 800e740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e742:	4618      	mov	r0, r3
 800e744:	f010 fb82 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800e748:	4601      	mov	r1, r0
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	461a      	mov	r2, r3
 800e74e:	2060      	movs	r0, #96	; 0x60
 800e750:	f00f fd5a 	bl	801e208 <SEGGER_SYSVIEW_RecordU32x2>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e754:	683a      	ldr	r2, [r7, #0]
 800e756:	68b9      	ldr	r1, [r7, #8]
 800e758:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e75a:	f000 fc61 	bl	800f020 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e75e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800e762:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e766:	d112      	bne.n	800e78e <xQueueGenericSendFromISR+0x11e>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e76a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d016      	beq.n	800e79e <xQueueGenericSendFromISR+0x12e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e772:	3324      	adds	r3, #36	; 0x24
 800e774:	4618      	mov	r0, r3
 800e776:	f001 fbe1 	bl	800ff3c <xTaskRemoveFromEventList>
 800e77a:	4603      	mov	r3, r0
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d00e      	beq.n	800e79e <xQueueGenericSendFromISR+0x12e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d00b      	beq.n	800e79e <xQueueGenericSendFromISR+0x12e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	2201      	movs	r2, #1
 800e78a:	601a      	str	r2, [r3, #0]
 800e78c:	e007      	b.n	800e79e <xQueueGenericSendFromISR+0x12e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e78e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e792:	3301      	adds	r3, #1
 800e794:	b2db      	uxtb	r3, r3
 800e796:	b25a      	sxtb	r2, r3
 800e798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e79a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e79e:	2301      	movs	r3, #1
 800e7a0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800e7a2:	e00b      	b.n	800e7bc <xQueueGenericSendFromISR+0x14c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800e7a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7a6:	4618      	mov	r0, r3
 800e7a8:	f010 fb50 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800e7ac:	4601      	mov	r1, r0
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	461a      	mov	r2, r3
 800e7b2:	2060      	movs	r0, #96	; 0x60
 800e7b4:	f00f fd28 	bl	801e208 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	637b      	str	r3, [r7, #52]	; 0x34
 800e7bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7be:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e7c0:	693b      	ldr	r3, [r7, #16]
 800e7c2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e7c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e7c8:	4618      	mov	r0, r3
 800e7ca:	3738      	adds	r7, #56	; 0x38
 800e7cc:	46bd      	mov	sp, r7
 800e7ce:	bd80      	pop	{r7, pc}

0800e7d0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	b08e      	sub	sp, #56	; 0x38
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	6078      	str	r0, [r7, #4]
 800e7d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800e7de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d10b      	bne.n	800e7fc <xQueueGiveFromISR+0x2c>
	__asm volatile
 800e7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7e8:	b672      	cpsid	i
 800e7ea:	f383 8811 	msr	BASEPRI, r3
 800e7ee:	f3bf 8f6f 	isb	sy
 800e7f2:	f3bf 8f4f 	dsb	sy
 800e7f6:	b662      	cpsie	i
 800e7f8:	623b      	str	r3, [r7, #32]
 800e7fa:	e7fe      	b.n	800e7fa <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e7fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e800:	2b00      	cmp	r3, #0
 800e802:	d00b      	beq.n	800e81c <xQueueGiveFromISR+0x4c>
 800e804:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e808:	b672      	cpsid	i
 800e80a:	f383 8811 	msr	BASEPRI, r3
 800e80e:	f3bf 8f6f 	isb	sy
 800e812:	f3bf 8f4f 	dsb	sy
 800e816:	b662      	cpsie	i
 800e818:	61fb      	str	r3, [r7, #28]
 800e81a:	e7fe      	b.n	800e81a <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800e81c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	2b00      	cmp	r3, #0
 800e822:	d103      	bne.n	800e82c <xQueueGiveFromISR+0x5c>
 800e824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e826:	685b      	ldr	r3, [r3, #4]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d101      	bne.n	800e830 <xQueueGiveFromISR+0x60>
 800e82c:	2301      	movs	r3, #1
 800e82e:	e000      	b.n	800e832 <xQueueGiveFromISR+0x62>
 800e830:	2300      	movs	r3, #0
 800e832:	2b00      	cmp	r3, #0
 800e834:	d10b      	bne.n	800e84e <xQueueGiveFromISR+0x7e>
 800e836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e83a:	b672      	cpsid	i
 800e83c:	f383 8811 	msr	BASEPRI, r3
 800e840:	f3bf 8f6f 	isb	sy
 800e844:	f3bf 8f4f 	dsb	sy
 800e848:	b662      	cpsie	i
 800e84a:	61bb      	str	r3, [r7, #24]
 800e84c:	e7fe      	b.n	800e84c <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e84e:	f002 fbe3 	bl	8011018 <vPortValidateInterruptPriority>
	__asm volatile
 800e852:	f3ef 8211 	mrs	r2, BASEPRI
 800e856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e85a:	b672      	cpsid	i
 800e85c:	f383 8811 	msr	BASEPRI, r3
 800e860:	f3bf 8f6f 	isb	sy
 800e864:	f3bf 8f4f 	dsb	sy
 800e868:	b662      	cpsie	i
 800e86a:	617a      	str	r2, [r7, #20]
 800e86c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800e86e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e870:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e876:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800e878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e87a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e87c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e87e:	429a      	cmp	r2, r3
 800e880:	d235      	bcs.n	800e8ee <xQueueGiveFromISR+0x11e>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e884:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e888:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 800e88c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e88e:	4618      	mov	r0, r3
 800e890:	f010 fadc 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800e894:	4601      	mov	r1, r0
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	461a      	mov	r2, r3
 800e89a:	2060      	movs	r0, #96	; 0x60
 800e89c:	f00f fcb4 	bl	801e208 <SEGGER_SYSVIEW_RecordU32x2>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e8a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8a2:	1c5a      	adds	r2, r3, #1
 800e8a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8a6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e8a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e8ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8b0:	d112      	bne.n	800e8d8 <xQueueGiveFromISR+0x108>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e8b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d016      	beq.n	800e8e8 <xQueueGiveFromISR+0x118>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e8ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8bc:	3324      	adds	r3, #36	; 0x24
 800e8be:	4618      	mov	r0, r3
 800e8c0:	f001 fb3c 	bl	800ff3c <xTaskRemoveFromEventList>
 800e8c4:	4603      	mov	r3, r0
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d00e      	beq.n	800e8e8 <xQueueGiveFromISR+0x118>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e8ca:	683b      	ldr	r3, [r7, #0]
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d00b      	beq.n	800e8e8 <xQueueGiveFromISR+0x118>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e8d0:	683b      	ldr	r3, [r7, #0]
 800e8d2:	2201      	movs	r2, #1
 800e8d4:	601a      	str	r2, [r3, #0]
 800e8d6:	e007      	b.n	800e8e8 <xQueueGiveFromISR+0x118>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e8d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e8dc:	3301      	adds	r3, #1
 800e8de:	b2db      	uxtb	r3, r3
 800e8e0:	b25a      	sxtb	r2, r3
 800e8e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e8e8:	2301      	movs	r3, #1
 800e8ea:	637b      	str	r3, [r7, #52]	; 0x34
 800e8ec:	e00b      	b.n	800e906 <xQueueGiveFromISR+0x136>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800e8ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	f010 faab 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800e8f6:	4601      	mov	r1, r0
 800e8f8:	683b      	ldr	r3, [r7, #0]
 800e8fa:	461a      	mov	r2, r3
 800e8fc:	2060      	movs	r0, #96	; 0x60
 800e8fe:	f00f fc83 	bl	801e208 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 800e902:	2300      	movs	r3, #0
 800e904:	637b      	str	r3, [r7, #52]	; 0x34
 800e906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e908:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e912:	4618      	mov	r0, r3
 800e914:	3738      	adds	r7, #56	; 0x38
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}
	...

0800e91c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e91c:	b590      	push	{r4, r7, lr}
 800e91e:	b08f      	sub	sp, #60	; 0x3c
 800e920:	af02      	add	r7, sp, #8
 800e922:	60f8      	str	r0, [r7, #12]
 800e924:	60b9      	str	r1, [r7, #8]
 800e926:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e928:	2300      	movs	r3, #0
 800e92a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e932:	2b00      	cmp	r3, #0
 800e934:	d10b      	bne.n	800e94e <xQueueReceive+0x32>
	__asm volatile
 800e936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e93a:	b672      	cpsid	i
 800e93c:	f383 8811 	msr	BASEPRI, r3
 800e940:	f3bf 8f6f 	isb	sy
 800e944:	f3bf 8f4f 	dsb	sy
 800e948:	b662      	cpsie	i
 800e94a:	623b      	str	r3, [r7, #32]
 800e94c:	e7fe      	b.n	800e94c <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e94e:	68bb      	ldr	r3, [r7, #8]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d103      	bne.n	800e95c <xQueueReceive+0x40>
 800e954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d101      	bne.n	800e960 <xQueueReceive+0x44>
 800e95c:	2301      	movs	r3, #1
 800e95e:	e000      	b.n	800e962 <xQueueReceive+0x46>
 800e960:	2300      	movs	r3, #0
 800e962:	2b00      	cmp	r3, #0
 800e964:	d10b      	bne.n	800e97e <xQueueReceive+0x62>
 800e966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e96a:	b672      	cpsid	i
 800e96c:	f383 8811 	msr	BASEPRI, r3
 800e970:	f3bf 8f6f 	isb	sy
 800e974:	f3bf 8f4f 	dsb	sy
 800e978:	b662      	cpsie	i
 800e97a:	61fb      	str	r3, [r7, #28]
 800e97c:	e7fe      	b.n	800e97c <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e97e:	f001 fcb5 	bl	80102ec <xTaskGetSchedulerState>
 800e982:	4603      	mov	r3, r0
 800e984:	2b00      	cmp	r3, #0
 800e986:	d102      	bne.n	800e98e <xQueueReceive+0x72>
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d101      	bne.n	800e992 <xQueueReceive+0x76>
 800e98e:	2301      	movs	r3, #1
 800e990:	e000      	b.n	800e994 <xQueueReceive+0x78>
 800e992:	2300      	movs	r3, #0
 800e994:	2b00      	cmp	r3, #0
 800e996:	d10b      	bne.n	800e9b0 <xQueueReceive+0x94>
 800e998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e99c:	b672      	cpsid	i
 800e99e:	f383 8811 	msr	BASEPRI, r3
 800e9a2:	f3bf 8f6f 	isb	sy
 800e9a6:	f3bf 8f4f 	dsb	sy
 800e9aa:	b662      	cpsie	i
 800e9ac:	61bb      	str	r3, [r7, #24]
 800e9ae:	e7fe      	b.n	800e9ae <xQueueReceive+0x92>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800e9b0:	f002 fa0a 	bl	8010dc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e9b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9b8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d031      	beq.n	800ea24 <xQueueReceive+0x108>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e9c0:	68b9      	ldr	r1, [r7, #8]
 800e9c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e9c4:	f000 fb96 	bl	800f0f4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 800e9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	f010 fa3e 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800e9d0:	4604      	mov	r4, r0
 800e9d2:	2000      	movs	r0, #0
 800e9d4:	f010 fa3a 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800e9d8:	4601      	mov	r1, r0
 800e9da:	687a      	ldr	r2, [r7, #4]
 800e9dc:	2301      	movs	r3, #1
 800e9de:	9300      	str	r3, [sp, #0]
 800e9e0:	4613      	mov	r3, r2
 800e9e2:	460a      	mov	r2, r1
 800e9e4:	4621      	mov	r1, r4
 800e9e6:	205c      	movs	r0, #92	; 0x5c
 800e9e8:	f00f fcde 	bl	801e3a8 <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e9ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9ee:	1e5a      	subs	r2, r3, #1
 800e9f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9f2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e9f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9f6:	691b      	ldr	r3, [r3, #16]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d00f      	beq.n	800ea1c <xQueueReceive+0x100>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e9fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9fe:	3310      	adds	r3, #16
 800ea00:	4618      	mov	r0, r3
 800ea02:	f001 fa9b 	bl	800ff3c <xTaskRemoveFromEventList>
 800ea06:	4603      	mov	r3, r0
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d007      	beq.n	800ea1c <xQueueReceive+0x100>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ea0c:	4b4f      	ldr	r3, [pc, #316]	; (800eb4c <xQueueReceive+0x230>)
 800ea0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ea12:	601a      	str	r2, [r3, #0]
 800ea14:	f3bf 8f4f 	dsb	sy
 800ea18:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ea1c:	f002 fa06 	bl	8010e2c <vPortExitCritical>
				return pdPASS;
 800ea20:	2301      	movs	r3, #1
 800ea22:	e08e      	b.n	800eb42 <xQueueReceive+0x226>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d115      	bne.n	800ea56 <xQueueReceive+0x13a>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ea2a:	f002 f9ff 	bl	8010e2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 800ea2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea30:	4618      	mov	r0, r3
 800ea32:	f010 fa0b 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800ea36:	4604      	mov	r4, r0
 800ea38:	2000      	movs	r0, #0
 800ea3a:	f010 fa07 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800ea3e:	4601      	mov	r1, r0
 800ea40:	687a      	ldr	r2, [r7, #4]
 800ea42:	2301      	movs	r3, #1
 800ea44:	9300      	str	r3, [sp, #0]
 800ea46:	4613      	mov	r3, r2
 800ea48:	460a      	mov	r2, r1
 800ea4a:	4621      	mov	r1, r4
 800ea4c:	205c      	movs	r0, #92	; 0x5c
 800ea4e:	f00f fcab 	bl	801e3a8 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 800ea52:	2300      	movs	r3, #0
 800ea54:	e075      	b.n	800eb42 <xQueueReceive+0x226>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ea56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d106      	bne.n	800ea6a <xQueueReceive+0x14e>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ea5c:	f107 0310 	add.w	r3, r7, #16
 800ea60:	4618      	mov	r0, r3
 800ea62:	f001 fad3 	bl	801000c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ea66:	2301      	movs	r3, #1
 800ea68:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ea6a:	f002 f9df 	bl	8010e2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ea6e:	f001 f841 	bl	800faf4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ea72:	f002 f9a9 	bl	8010dc8 <vPortEnterCritical>
 800ea76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ea7c:	b25b      	sxtb	r3, r3
 800ea7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea82:	d103      	bne.n	800ea8c <xQueueReceive+0x170>
 800ea84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea86:	2200      	movs	r2, #0
 800ea88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ea8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea8e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ea92:	b25b      	sxtb	r3, r3
 800ea94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea98:	d103      	bne.n	800eaa2 <xQueueReceive+0x186>
 800ea9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea9c:	2200      	movs	r2, #0
 800ea9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800eaa2:	f002 f9c3 	bl	8010e2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800eaa6:	1d3a      	adds	r2, r7, #4
 800eaa8:	f107 0310 	add.w	r3, r7, #16
 800eaac:	4611      	mov	r1, r2
 800eaae:	4618      	mov	r0, r3
 800eab0:	f001 fac2 	bl	8010038 <xTaskCheckForTimeOut>
 800eab4:	4603      	mov	r3, r0
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d124      	bne.n	800eb04 <xQueueReceive+0x1e8>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800eaba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eabc:	f000 fb92 	bl	800f1e4 <prvIsQueueEmpty>
 800eac0:	4603      	mov	r3, r0
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d018      	beq.n	800eaf8 <xQueueReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800eac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eac8:	3324      	adds	r3, #36	; 0x24
 800eaca:	687a      	ldr	r2, [r7, #4]
 800eacc:	4611      	mov	r1, r2
 800eace:	4618      	mov	r0, r3
 800ead0:	f001 fa0e 	bl	800fef0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ead4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ead6:	f000 fb33 	bl	800f140 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800eada:	f001 f819 	bl	800fb10 <xTaskResumeAll>
 800eade:	4603      	mov	r3, r0
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	f47f af65 	bne.w	800e9b0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800eae6:	4b19      	ldr	r3, [pc, #100]	; (800eb4c <xQueueReceive+0x230>)
 800eae8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eaec:	601a      	str	r2, [r3, #0]
 800eaee:	f3bf 8f4f 	dsb	sy
 800eaf2:	f3bf 8f6f 	isb	sy
 800eaf6:	e75b      	b.n	800e9b0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800eaf8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eafa:	f000 fb21 	bl	800f140 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800eafe:	f001 f807 	bl	800fb10 <xTaskResumeAll>
 800eb02:	e755      	b.n	800e9b0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800eb04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eb06:	f000 fb1b 	bl	800f140 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800eb0a:	f001 f801 	bl	800fb10 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800eb0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eb10:	f000 fb68 	bl	800f1e4 <prvIsQueueEmpty>
 800eb14:	4603      	mov	r3, r0
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	f43f af4a 	beq.w	800e9b0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 800eb1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb1e:	4618      	mov	r0, r3
 800eb20:	f010 f994 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800eb24:	4604      	mov	r4, r0
 800eb26:	2000      	movs	r0, #0
 800eb28:	f010 f990 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800eb2c:	4601      	mov	r1, r0
 800eb2e:	687a      	ldr	r2, [r7, #4]
 800eb30:	2301      	movs	r3, #1
 800eb32:	9300      	str	r3, [sp, #0]
 800eb34:	4613      	mov	r3, r2
 800eb36:	460a      	mov	r2, r1
 800eb38:	4621      	mov	r1, r4
 800eb3a:	205c      	movs	r0, #92	; 0x5c
 800eb3c:	f00f fc34 	bl	801e3a8 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 800eb40:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800eb42:	4618      	mov	r0, r3
 800eb44:	3734      	adds	r7, #52	; 0x34
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd90      	pop	{r4, r7, pc}
 800eb4a:	bf00      	nop
 800eb4c:	e000ed04 	.word	0xe000ed04

0800eb50 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800eb50:	b590      	push	{r4, r7, lr}
 800eb52:	b091      	sub	sp, #68	; 0x44
 800eb54:	af02      	add	r7, sp, #8
 800eb56:	6078      	str	r0, [r7, #4]
 800eb58:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800eb62:	2300      	movs	r3, #0
 800eb64:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800eb66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d10b      	bne.n	800eb84 <xQueueSemaphoreTake+0x34>
 800eb6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb70:	b672      	cpsid	i
 800eb72:	f383 8811 	msr	BASEPRI, r3
 800eb76:	f3bf 8f6f 	isb	sy
 800eb7a:	f3bf 8f4f 	dsb	sy
 800eb7e:	b662      	cpsie	i
 800eb80:	623b      	str	r3, [r7, #32]
 800eb82:	e7fe      	b.n	800eb82 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800eb84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d00b      	beq.n	800eba4 <xQueueSemaphoreTake+0x54>
 800eb8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb90:	b672      	cpsid	i
 800eb92:	f383 8811 	msr	BASEPRI, r3
 800eb96:	f3bf 8f6f 	isb	sy
 800eb9a:	f3bf 8f4f 	dsb	sy
 800eb9e:	b662      	cpsie	i
 800eba0:	61fb      	str	r3, [r7, #28]
 800eba2:	e7fe      	b.n	800eba2 <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800eba4:	f001 fba2 	bl	80102ec <xTaskGetSchedulerState>
 800eba8:	4603      	mov	r3, r0
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d102      	bne.n	800ebb4 <xQueueSemaphoreTake+0x64>
 800ebae:	683b      	ldr	r3, [r7, #0]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d101      	bne.n	800ebb8 <xQueueSemaphoreTake+0x68>
 800ebb4:	2301      	movs	r3, #1
 800ebb6:	e000      	b.n	800ebba <xQueueSemaphoreTake+0x6a>
 800ebb8:	2300      	movs	r3, #0
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d10b      	bne.n	800ebd6 <xQueueSemaphoreTake+0x86>
 800ebbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebc2:	b672      	cpsid	i
 800ebc4:	f383 8811 	msr	BASEPRI, r3
 800ebc8:	f3bf 8f6f 	isb	sy
 800ebcc:	f3bf 8f4f 	dsb	sy
 800ebd0:	b662      	cpsie	i
 800ebd2:	61bb      	str	r3, [r7, #24]
 800ebd4:	e7fe      	b.n	800ebd4 <xQueueSemaphoreTake+0x84>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800ebd6:	f002 f8f7 	bl	8010dc8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ebda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebde:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ebe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d036      	beq.n	800ec54 <xQueueSemaphoreTake+0x104>
			{
				traceQUEUE_RECEIVE( pxQueue );
 800ebe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebe8:	4618      	mov	r0, r3
 800ebea:	f010 f92f 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800ebee:	4604      	mov	r4, r0
 800ebf0:	2000      	movs	r0, #0
 800ebf2:	f010 f92b 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800ebf6:	4601      	mov	r1, r0
 800ebf8:	683a      	ldr	r2, [r7, #0]
 800ebfa:	2301      	movs	r3, #1
 800ebfc:	9300      	str	r3, [sp, #0]
 800ebfe:	4613      	mov	r3, r2
 800ec00:	460a      	mov	r2, r1
 800ec02:	4621      	mov	r1, r4
 800ec04:	205c      	movs	r0, #92	; 0x5c
 800ec06:	f00f fbcf 	bl	801e3a8 <SEGGER_SYSVIEW_RecordU32x4>

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ec0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec0c:	1e5a      	subs	r2, r3, #1
 800ec0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec10:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ec12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d104      	bne.n	800ec24 <xQueueSemaphoreTake+0xd4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800ec1a:	f001 fd45 	bl	80106a8 <pvTaskIncrementMutexHeldCount>
 800ec1e:	4602      	mov	r2, r0
 800ec20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec22:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ec24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec26:	691b      	ldr	r3, [r3, #16]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d00f      	beq.n	800ec4c <xQueueSemaphoreTake+0xfc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ec2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec2e:	3310      	adds	r3, #16
 800ec30:	4618      	mov	r0, r3
 800ec32:	f001 f983 	bl	800ff3c <xTaskRemoveFromEventList>
 800ec36:	4603      	mov	r3, r0
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d007      	beq.n	800ec4c <xQueueSemaphoreTake+0xfc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ec3c:	4b66      	ldr	r3, [pc, #408]	; (800edd8 <xQueueSemaphoreTake+0x288>)
 800ec3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ec42:	601a      	str	r2, [r3, #0]
 800ec44:	f3bf 8f4f 	dsb	sy
 800ec48:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ec4c:	f002 f8ee 	bl	8010e2c <vPortExitCritical>
				return pdPASS;
 800ec50:	2301      	movs	r3, #1
 800ec52:	e0bc      	b.n	800edce <xQueueSemaphoreTake+0x27e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d124      	bne.n	800eca4 <xQueueSemaphoreTake+0x154>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ec5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d00b      	beq.n	800ec78 <xQueueSemaphoreTake+0x128>
 800ec60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec64:	b672      	cpsid	i
 800ec66:	f383 8811 	msr	BASEPRI, r3
 800ec6a:	f3bf 8f6f 	isb	sy
 800ec6e:	f3bf 8f4f 	dsb	sy
 800ec72:	b662      	cpsie	i
 800ec74:	617b      	str	r3, [r7, #20]
 800ec76:	e7fe      	b.n	800ec76 <xQueueSemaphoreTake+0x126>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ec78:	f002 f8d8 	bl	8010e2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 800ec7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec7e:	4618      	mov	r0, r3
 800ec80:	f010 f8e4 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800ec84:	4604      	mov	r4, r0
 800ec86:	2000      	movs	r0, #0
 800ec88:	f010 f8e0 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800ec8c:	4601      	mov	r1, r0
 800ec8e:	683a      	ldr	r2, [r7, #0]
 800ec90:	2301      	movs	r3, #1
 800ec92:	9300      	str	r3, [sp, #0]
 800ec94:	4613      	mov	r3, r2
 800ec96:	460a      	mov	r2, r1
 800ec98:	4621      	mov	r1, r4
 800ec9a:	205c      	movs	r0, #92	; 0x5c
 800ec9c:	f00f fb84 	bl	801e3a8 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 800eca0:	2300      	movs	r3, #0
 800eca2:	e094      	b.n	800edce <xQueueSemaphoreTake+0x27e>
				}
				else if( xEntryTimeSet == pdFALSE )
 800eca4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d106      	bne.n	800ecb8 <xQueueSemaphoreTake+0x168>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ecaa:	f107 030c 	add.w	r3, r7, #12
 800ecae:	4618      	mov	r0, r3
 800ecb0:	f001 f9ac 	bl	801000c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ecb4:	2301      	movs	r3, #1
 800ecb6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ecb8:	f002 f8b8 	bl	8010e2c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ecbc:	f000 ff1a 	bl	800faf4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ecc0:	f002 f882 	bl	8010dc8 <vPortEnterCritical>
 800ecc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecc6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ecca:	b25b      	sxtb	r3, r3
 800eccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecd0:	d103      	bne.n	800ecda <xQueueSemaphoreTake+0x18a>
 800ecd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecd4:	2200      	movs	r2, #0
 800ecd6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ecda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecdc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ece0:	b25b      	sxtb	r3, r3
 800ece2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ece6:	d103      	bne.n	800ecf0 <xQueueSemaphoreTake+0x1a0>
 800ece8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecea:	2200      	movs	r2, #0
 800ecec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ecf0:	f002 f89c 	bl	8010e2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ecf4:	463a      	mov	r2, r7
 800ecf6:	f107 030c 	add.w	r3, r7, #12
 800ecfa:	4611      	mov	r1, r2
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	f001 f99b 	bl	8010038 <xTaskCheckForTimeOut>
 800ed02:	4603      	mov	r3, r0
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d132      	bne.n	800ed6e <xQueueSemaphoreTake+0x21e>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ed08:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ed0a:	f000 fa6b 	bl	800f1e4 <prvIsQueueEmpty>
 800ed0e:	4603      	mov	r3, r0
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d026      	beq.n	800ed62 <xQueueSemaphoreTake+0x212>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ed14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d109      	bne.n	800ed30 <xQueueSemaphoreTake+0x1e0>
					{
						taskENTER_CRITICAL();
 800ed1c:	f002 f854 	bl	8010dc8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800ed20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed22:	685b      	ldr	r3, [r3, #4]
 800ed24:	4618      	mov	r0, r3
 800ed26:	f001 faff 	bl	8010328 <xTaskPriorityInherit>
 800ed2a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800ed2c:	f002 f87e 	bl	8010e2c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ed30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed32:	3324      	adds	r3, #36	; 0x24
 800ed34:	683a      	ldr	r2, [r7, #0]
 800ed36:	4611      	mov	r1, r2
 800ed38:	4618      	mov	r0, r3
 800ed3a:	f001 f8d9 	bl	800fef0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ed3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ed40:	f000 f9fe 	bl	800f140 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ed44:	f000 fee4 	bl	800fb10 <xTaskResumeAll>
 800ed48:	4603      	mov	r3, r0
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	f47f af43 	bne.w	800ebd6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800ed50:	4b21      	ldr	r3, [pc, #132]	; (800edd8 <xQueueSemaphoreTake+0x288>)
 800ed52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ed56:	601a      	str	r2, [r3, #0]
 800ed58:	f3bf 8f4f 	dsb	sy
 800ed5c:	f3bf 8f6f 	isb	sy
 800ed60:	e739      	b.n	800ebd6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ed62:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ed64:	f000 f9ec 	bl	800f140 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ed68:	f000 fed2 	bl	800fb10 <xTaskResumeAll>
 800ed6c:	e733      	b.n	800ebd6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ed6e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ed70:	f000 f9e6 	bl	800f140 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ed74:	f000 fecc 	bl	800fb10 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ed78:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ed7a:	f000 fa33 	bl	800f1e4 <prvIsQueueEmpty>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	f43f af28 	beq.w	800ebd6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ed86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d00d      	beq.n	800eda8 <xQueueSemaphoreTake+0x258>
					{
						taskENTER_CRITICAL();
 800ed8c:	f002 f81c 	bl	8010dc8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ed90:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ed92:	f000 f92d 	bl	800eff0 <prvGetDisinheritPriorityAfterTimeout>
 800ed96:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800ed98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed9a:	685b      	ldr	r3, [r3, #4]
 800ed9c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ed9e:	4618      	mov	r0, r3
 800eda0:	f001 fbd8 	bl	8010554 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800eda4:	f002 f842 	bl	8010e2c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
 800eda8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edaa:	4618      	mov	r0, r3
 800edac:	f010 f84e 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800edb0:	4604      	mov	r4, r0
 800edb2:	2000      	movs	r0, #0
 800edb4:	f010 f84a 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800edb8:	4601      	mov	r1, r0
 800edba:	683a      	ldr	r2, [r7, #0]
 800edbc:	2301      	movs	r3, #1
 800edbe:	9300      	str	r3, [sp, #0]
 800edc0:	4613      	mov	r3, r2
 800edc2:	460a      	mov	r2, r1
 800edc4:	4621      	mov	r1, r4
 800edc6:	205c      	movs	r0, #92	; 0x5c
 800edc8:	f00f faee 	bl	801e3a8 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 800edcc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800edce:	4618      	mov	r0, r3
 800edd0:	373c      	adds	r7, #60	; 0x3c
 800edd2:	46bd      	mov	sp, r7
 800edd4:	bd90      	pop	{r4, r7, pc}
 800edd6:	bf00      	nop
 800edd8:	e000ed04 	.word	0xe000ed04

0800eddc <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800eddc:	b590      	push	{r4, r7, lr}
 800edde:	b08f      	sub	sp, #60	; 0x3c
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	60f8      	str	r0, [r7, #12]
 800ede4:	60b9      	str	r1, [r7, #8]
 800ede6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800edec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d10b      	bne.n	800ee0a <xQueueReceiveFromISR+0x2e>
 800edf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edf6:	b672      	cpsid	i
 800edf8:	f383 8811 	msr	BASEPRI, r3
 800edfc:	f3bf 8f6f 	isb	sy
 800ee00:	f3bf 8f4f 	dsb	sy
 800ee04:	b662      	cpsie	i
 800ee06:	623b      	str	r3, [r7, #32]
 800ee08:	e7fe      	b.n	800ee08 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ee0a:	68bb      	ldr	r3, [r7, #8]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d103      	bne.n	800ee18 <xQueueReceiveFromISR+0x3c>
 800ee10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d101      	bne.n	800ee1c <xQueueReceiveFromISR+0x40>
 800ee18:	2301      	movs	r3, #1
 800ee1a:	e000      	b.n	800ee1e <xQueueReceiveFromISR+0x42>
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d10b      	bne.n	800ee3a <xQueueReceiveFromISR+0x5e>
 800ee22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee26:	b672      	cpsid	i
 800ee28:	f383 8811 	msr	BASEPRI, r3
 800ee2c:	f3bf 8f6f 	isb	sy
 800ee30:	f3bf 8f4f 	dsb	sy
 800ee34:	b662      	cpsie	i
 800ee36:	61fb      	str	r3, [r7, #28]
 800ee38:	e7fe      	b.n	800ee38 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ee3a:	f002 f8ed 	bl	8011018 <vPortValidateInterruptPriority>
	__asm volatile
 800ee3e:	f3ef 8211 	mrs	r2, BASEPRI
 800ee42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee46:	b672      	cpsid	i
 800ee48:	f383 8811 	msr	BASEPRI, r3
 800ee4c:	f3bf 8f6f 	isb	sy
 800ee50:	f3bf 8f4f 	dsb	sy
 800ee54:	b662      	cpsie	i
 800ee56:	61ba      	str	r2, [r7, #24]
 800ee58:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ee5a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ee5c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ee5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee62:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ee64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d03e      	beq.n	800eee8 <xQueueReceiveFromISR+0x10c>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ee6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ee70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 800ee74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee76:	4618      	mov	r0, r3
 800ee78:	f00f ffe8 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800ee7c:	4604      	mov	r4, r0
 800ee7e:	68bb      	ldr	r3, [r7, #8]
 800ee80:	4618      	mov	r0, r3
 800ee82:	f00f ffe3 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800ee86:	4602      	mov	r2, r0
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	4621      	mov	r1, r4
 800ee8c:	2062      	movs	r0, #98	; 0x62
 800ee8e:	f00f fa15 	bl	801e2bc <SEGGER_SYSVIEW_RecordU32x3>

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ee92:	68b9      	ldr	r1, [r7, #8]
 800ee94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ee96:	f000 f92d 	bl	800f0f4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ee9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee9c:	1e5a      	subs	r2, r3, #1
 800ee9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eea0:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800eea2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800eea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eeaa:	d112      	bne.n	800eed2 <xQueueReceiveFromISR+0xf6>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800eeac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eeae:	691b      	ldr	r3, [r3, #16]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d016      	beq.n	800eee2 <xQueueReceiveFromISR+0x106>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800eeb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eeb6:	3310      	adds	r3, #16
 800eeb8:	4618      	mov	r0, r3
 800eeba:	f001 f83f 	bl	800ff3c <xTaskRemoveFromEventList>
 800eebe:	4603      	mov	r3, r0
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d00e      	beq.n	800eee2 <xQueueReceiveFromISR+0x106>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d00b      	beq.n	800eee2 <xQueueReceiveFromISR+0x106>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	2201      	movs	r2, #1
 800eece:	601a      	str	r2, [r3, #0]
 800eed0:	e007      	b.n	800eee2 <xQueueReceiveFromISR+0x106>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800eed2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eed6:	3301      	adds	r3, #1
 800eed8:	b2db      	uxtb	r3, r3
 800eeda:	b25a      	sxtb	r2, r3
 800eedc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eede:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800eee2:	2301      	movs	r3, #1
 800eee4:	637b      	str	r3, [r7, #52]	; 0x34
 800eee6:	e010      	b.n	800ef0a <xQueueReceiveFromISR+0x12e>
		}
		else
		{
			xReturn = pdFAIL;
 800eee8:	2300      	movs	r3, #0
 800eeea:	637b      	str	r3, [r7, #52]	; 0x34
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 800eeec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eeee:	4618      	mov	r0, r3
 800eef0:	f00f ffac 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800eef4:	4604      	mov	r4, r0
 800eef6:	68bb      	ldr	r3, [r7, #8]
 800eef8:	4618      	mov	r0, r3
 800eefa:	f00f ffa7 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800eefe:	4602      	mov	r2, r0
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	4621      	mov	r1, r4
 800ef04:	2062      	movs	r0, #98	; 0x62
 800ef06:	f00f f9d9 	bl	801e2bc <SEGGER_SYSVIEW_RecordU32x3>
 800ef0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef0c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ef0e:	693b      	ldr	r3, [r7, #16]
 800ef10:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ef14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ef16:	4618      	mov	r0, r3
 800ef18:	373c      	adds	r7, #60	; 0x3c
 800ef1a:	46bd      	mov	sp, r7
 800ef1c:	bd90      	pop	{r4, r7, pc}

0800ef1e <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800ef1e:	b580      	push	{r7, lr}
 800ef20:	b084      	sub	sp, #16
 800ef22:	af00      	add	r7, sp, #0
 800ef24:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d10b      	bne.n	800ef44 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800ef2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef30:	b672      	cpsid	i
 800ef32:	f383 8811 	msr	BASEPRI, r3
 800ef36:	f3bf 8f6f 	isb	sy
 800ef3a:	f3bf 8f4f 	dsb	sy
 800ef3e:	b662      	cpsie	i
 800ef40:	60bb      	str	r3, [r7, #8]
 800ef42:	e7fe      	b.n	800ef42 <uxQueueMessagesWaiting+0x24>

	taskENTER_CRITICAL();
 800ef44:	f001 ff40 	bl	8010dc8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef4c:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800ef4e:	f001 ff6d 	bl	8010e2c <vPortExitCritical>

	return uxReturn;
 800ef52:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ef54:	4618      	mov	r0, r3
 800ef56:	3710      	adds	r7, #16
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	bd80      	pop	{r7, pc}

0800ef5c <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800ef5c:	b480      	push	{r7}
 800ef5e:	b085      	sub	sp, #20
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d10b      	bne.n	800ef82 <uxQueueMessagesWaitingFromISR+0x26>
 800ef6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef6e:	b672      	cpsid	i
 800ef70:	f383 8811 	msr	BASEPRI, r3
 800ef74:	f3bf 8f6f 	isb	sy
 800ef78:	f3bf 8f4f 	dsb	sy
 800ef7c:	b662      	cpsie	i
 800ef7e:	60bb      	str	r3, [r7, #8]
 800ef80:	e7fe      	b.n	800ef80 <uxQueueMessagesWaitingFromISR+0x24>

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef86:	60fb      	str	r3, [r7, #12]

	return uxReturn;
 800ef88:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	3714      	adds	r7, #20
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef94:	4770      	bx	lr

0800ef96 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ef96:	b580      	push	{r7, lr}
 800ef98:	b084      	sub	sp, #16
 800ef9a:	af00      	add	r7, sp, #0
 800ef9c:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d10b      	bne.n	800efc0 <vQueueDelete+0x2a>
 800efa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efac:	b672      	cpsid	i
 800efae:	f383 8811 	msr	BASEPRI, r3
 800efb2:	f3bf 8f6f 	isb	sy
 800efb6:	f3bf 8f4f 	dsb	sy
 800efba:	b662      	cpsie	i
 800efbc:	60bb      	str	r3, [r7, #8]
 800efbe:	e7fe      	b.n	800efbe <vQueueDelete+0x28>
	traceQUEUE_DELETE( pxQueue );
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	4618      	mov	r0, r3
 800efc4:	f00f ff42 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800efc8:	4603      	mov	r3, r0
 800efca:	4619      	mov	r1, r3
 800efcc:	205f      	movs	r0, #95	; 0x5f
 800efce:	f00f f8df 	bl	801e190 <SEGGER_SYSVIEW_RecordU32>

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800efd2:	68f8      	ldr	r0, [r7, #12]
 800efd4:	f000 f934 	bl	800f240 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d102      	bne.n	800efe8 <vQueueDelete+0x52>
		{
			vPortFree( pxQueue );
 800efe2:	68f8      	ldr	r0, [r7, #12]
 800efe4:	f002 f922 	bl	801122c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800efe8:	bf00      	nop
 800efea:	3710      	adds	r7, #16
 800efec:	46bd      	mov	sp, r7
 800efee:	bd80      	pop	{r7, pc}

0800eff0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800eff0:	b480      	push	{r7}
 800eff2:	b085      	sub	sp, #20
 800eff4:	af00      	add	r7, sp, #0
 800eff6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800effc:	2b00      	cmp	r3, #0
 800effe:	d006      	beq.n	800f00e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	f1c3 0307 	rsb	r3, r3, #7
 800f00a:	60fb      	str	r3, [r7, #12]
 800f00c:	e001      	b.n	800f012 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f00e:	2300      	movs	r3, #0
 800f010:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f012:	68fb      	ldr	r3, [r7, #12]
	}
 800f014:	4618      	mov	r0, r3
 800f016:	3714      	adds	r7, #20
 800f018:	46bd      	mov	sp, r7
 800f01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f01e:	4770      	bx	lr

0800f020 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f020:	b580      	push	{r7, lr}
 800f022:	b086      	sub	sp, #24
 800f024:	af00      	add	r7, sp, #0
 800f026:	60f8      	str	r0, [r7, #12]
 800f028:	60b9      	str	r1, [r7, #8]
 800f02a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f02c:	2300      	movs	r3, #0
 800f02e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f034:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d10d      	bne.n	800f05a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	2b00      	cmp	r3, #0
 800f044:	d14d      	bne.n	800f0e2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	685b      	ldr	r3, [r3, #4]
 800f04a:	4618      	mov	r0, r3
 800f04c:	f001 f9f6 	bl	801043c <xTaskPriorityDisinherit>
 800f050:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	2200      	movs	r2, #0
 800f056:	605a      	str	r2, [r3, #4]
 800f058:	e043      	b.n	800f0e2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d119      	bne.n	800f094 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	6898      	ldr	r0, [r3, #8]
 800f064:	68fb      	ldr	r3, [r7, #12]
 800f066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f068:	461a      	mov	r2, r3
 800f06a:	68b9      	ldr	r1, [r7, #8]
 800f06c:	f010 fdbd 	bl	801fbea <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	689a      	ldr	r2, [r3, #8]
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f078:	441a      	add	r2, r3
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	689a      	ldr	r2, [r3, #8]
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	685b      	ldr	r3, [r3, #4]
 800f086:	429a      	cmp	r2, r3
 800f088:	d32b      	bcc.n	800f0e2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	681a      	ldr	r2, [r3, #0]
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	609a      	str	r2, [r3, #8]
 800f092:	e026      	b.n	800f0e2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	68d8      	ldr	r0, [r3, #12]
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f09c:	461a      	mov	r2, r3
 800f09e:	68b9      	ldr	r1, [r7, #8]
 800f0a0:	f010 fda3 	bl	801fbea <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	68da      	ldr	r2, [r3, #12]
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f0ac:	425b      	negs	r3, r3
 800f0ae:	441a      	add	r2, r3
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	68da      	ldr	r2, [r3, #12]
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	429a      	cmp	r2, r3
 800f0be:	d207      	bcs.n	800f0d0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	685a      	ldr	r2, [r3, #4]
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f0c8:	425b      	negs	r3, r3
 800f0ca:	441a      	add	r2, r3
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	2b02      	cmp	r3, #2
 800f0d4:	d105      	bne.n	800f0e2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f0d6:	693b      	ldr	r3, [r7, #16]
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d002      	beq.n	800f0e2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f0dc:	693b      	ldr	r3, [r7, #16]
 800f0de:	3b01      	subs	r3, #1
 800f0e0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f0e2:	693b      	ldr	r3, [r7, #16]
 800f0e4:	1c5a      	adds	r2, r3, #1
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800f0ea:	697b      	ldr	r3, [r7, #20]
}
 800f0ec:	4618      	mov	r0, r3
 800f0ee:	3718      	adds	r7, #24
 800f0f0:	46bd      	mov	sp, r7
 800f0f2:	bd80      	pop	{r7, pc}

0800f0f4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f0f4:	b580      	push	{r7, lr}
 800f0f6:	b082      	sub	sp, #8
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	6078      	str	r0, [r7, #4]
 800f0fc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f102:	2b00      	cmp	r3, #0
 800f104:	d018      	beq.n	800f138 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	68da      	ldr	r2, [r3, #12]
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f10e:	441a      	add	r2, r3
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	68da      	ldr	r2, [r3, #12]
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	685b      	ldr	r3, [r3, #4]
 800f11c:	429a      	cmp	r2, r3
 800f11e:	d303      	bcc.n	800f128 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	681a      	ldr	r2, [r3, #0]
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	68d9      	ldr	r1, [r3, #12]
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f130:	461a      	mov	r2, r3
 800f132:	6838      	ldr	r0, [r7, #0]
 800f134:	f010 fd59 	bl	801fbea <memcpy>
	}
}
 800f138:	bf00      	nop
 800f13a:	3708      	adds	r7, #8
 800f13c:	46bd      	mov	sp, r7
 800f13e:	bd80      	pop	{r7, pc}

0800f140 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f140:	b580      	push	{r7, lr}
 800f142:	b084      	sub	sp, #16
 800f144:	af00      	add	r7, sp, #0
 800f146:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f148:	f001 fe3e 	bl	8010dc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f152:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f154:	e011      	b.n	800f17a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d012      	beq.n	800f184 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	3324      	adds	r3, #36	; 0x24
 800f162:	4618      	mov	r0, r3
 800f164:	f000 feea 	bl	800ff3c <xTaskRemoveFromEventList>
 800f168:	4603      	mov	r3, r0
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d001      	beq.n	800f172 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f16e:	f000 ffc7 	bl	8010100 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f172:	7bfb      	ldrb	r3, [r7, #15]
 800f174:	3b01      	subs	r3, #1
 800f176:	b2db      	uxtb	r3, r3
 800f178:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f17a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f17e:	2b00      	cmp	r3, #0
 800f180:	dce9      	bgt.n	800f156 <prvUnlockQueue+0x16>
 800f182:	e000      	b.n	800f186 <prvUnlockQueue+0x46>
					break;
 800f184:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	22ff      	movs	r2, #255	; 0xff
 800f18a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800f18e:	f001 fe4d 	bl	8010e2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f192:	f001 fe19 	bl	8010dc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f19c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f19e:	e011      	b.n	800f1c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	691b      	ldr	r3, [r3, #16]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d012      	beq.n	800f1ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	3310      	adds	r3, #16
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	f000 fec5 	bl	800ff3c <xTaskRemoveFromEventList>
 800f1b2:	4603      	mov	r3, r0
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d001      	beq.n	800f1bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f1b8:	f000 ffa2 	bl	8010100 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f1bc:	7bbb      	ldrb	r3, [r7, #14]
 800f1be:	3b01      	subs	r3, #1
 800f1c0:	b2db      	uxtb	r3, r3
 800f1c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f1c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	dce9      	bgt.n	800f1a0 <prvUnlockQueue+0x60>
 800f1cc:	e000      	b.n	800f1d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f1ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	22ff      	movs	r2, #255	; 0xff
 800f1d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800f1d8:	f001 fe28 	bl	8010e2c <vPortExitCritical>
}
 800f1dc:	bf00      	nop
 800f1de:	3710      	adds	r7, #16
 800f1e0:	46bd      	mov	sp, r7
 800f1e2:	bd80      	pop	{r7, pc}

0800f1e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f1e4:	b580      	push	{r7, lr}
 800f1e6:	b084      	sub	sp, #16
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f1ec:	f001 fdec 	bl	8010dc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d102      	bne.n	800f1fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f1f8:	2301      	movs	r3, #1
 800f1fa:	60fb      	str	r3, [r7, #12]
 800f1fc:	e001      	b.n	800f202 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f1fe:	2300      	movs	r3, #0
 800f200:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f202:	f001 fe13 	bl	8010e2c <vPortExitCritical>

	return xReturn;
 800f206:	68fb      	ldr	r3, [r7, #12]
}
 800f208:	4618      	mov	r0, r3
 800f20a:	3710      	adds	r7, #16
 800f20c:	46bd      	mov	sp, r7
 800f20e:	bd80      	pop	{r7, pc}

0800f210 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f210:	b580      	push	{r7, lr}
 800f212:	b084      	sub	sp, #16
 800f214:	af00      	add	r7, sp, #0
 800f216:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f218:	f001 fdd6 	bl	8010dc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f224:	429a      	cmp	r2, r3
 800f226:	d102      	bne.n	800f22e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f228:	2301      	movs	r3, #1
 800f22a:	60fb      	str	r3, [r7, #12]
 800f22c:	e001      	b.n	800f232 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f22e:	2300      	movs	r3, #0
 800f230:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f232:	f001 fdfb 	bl	8010e2c <vPortExitCritical>

	return xReturn;
 800f236:	68fb      	ldr	r3, [r7, #12]
}
 800f238:	4618      	mov	r0, r3
 800f23a:	3710      	adds	r7, #16
 800f23c:	46bd      	mov	sp, r7
 800f23e:	bd80      	pop	{r7, pc}

0800f240 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800f240:	b480      	push	{r7}
 800f242:	b085      	sub	sp, #20
 800f244:	af00      	add	r7, sp, #0
 800f246:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f248:	2300      	movs	r3, #0
 800f24a:	60fb      	str	r3, [r7, #12]
 800f24c:	e016      	b.n	800f27c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800f24e:	4a10      	ldr	r2, [pc, #64]	; (800f290 <vQueueUnregisterQueue+0x50>)
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	00db      	lsls	r3, r3, #3
 800f254:	4413      	add	r3, r2
 800f256:	685b      	ldr	r3, [r3, #4]
 800f258:	687a      	ldr	r2, [r7, #4]
 800f25a:	429a      	cmp	r2, r3
 800f25c:	d10b      	bne.n	800f276 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800f25e:	4a0c      	ldr	r2, [pc, #48]	; (800f290 <vQueueUnregisterQueue+0x50>)
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	2100      	movs	r1, #0
 800f264:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800f268:	4a09      	ldr	r2, [pc, #36]	; (800f290 <vQueueUnregisterQueue+0x50>)
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	00db      	lsls	r3, r3, #3
 800f26e:	4413      	add	r3, r2
 800f270:	2200      	movs	r2, #0
 800f272:	605a      	str	r2, [r3, #4]
				break;
 800f274:	e005      	b.n	800f282 <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	3301      	adds	r3, #1
 800f27a:	60fb      	str	r3, [r7, #12]
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	2b07      	cmp	r3, #7
 800f280:	d9e5      	bls.n	800f24e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800f282:	bf00      	nop
 800f284:	3714      	adds	r7, #20
 800f286:	46bd      	mov	sp, r7
 800f288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28c:	4770      	bx	lr
 800f28e:	bf00      	nop
 800f290:	20012a84 	.word	0x20012a84

0800f294 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f294:	b580      	push	{r7, lr}
 800f296:	b08e      	sub	sp, #56	; 0x38
 800f298:	af04      	add	r7, sp, #16
 800f29a:	60f8      	str	r0, [r7, #12]
 800f29c:	60b9      	str	r1, [r7, #8]
 800f29e:	607a      	str	r2, [r7, #4]
 800f2a0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f2a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d10b      	bne.n	800f2c0 <xTaskCreateStatic+0x2c>
 800f2a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2ac:	b672      	cpsid	i
 800f2ae:	f383 8811 	msr	BASEPRI, r3
 800f2b2:	f3bf 8f6f 	isb	sy
 800f2b6:	f3bf 8f4f 	dsb	sy
 800f2ba:	b662      	cpsie	i
 800f2bc:	623b      	str	r3, [r7, #32]
 800f2be:	e7fe      	b.n	800f2be <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 800f2c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d10b      	bne.n	800f2de <xTaskCreateStatic+0x4a>
 800f2c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2ca:	b672      	cpsid	i
 800f2cc:	f383 8811 	msr	BASEPRI, r3
 800f2d0:	f3bf 8f6f 	isb	sy
 800f2d4:	f3bf 8f4f 	dsb	sy
 800f2d8:	b662      	cpsie	i
 800f2da:	61fb      	str	r3, [r7, #28]
 800f2dc:	e7fe      	b.n	800f2dc <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f2de:	2354      	movs	r3, #84	; 0x54
 800f2e0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f2e2:	693b      	ldr	r3, [r7, #16]
 800f2e4:	2b54      	cmp	r3, #84	; 0x54
 800f2e6:	d00b      	beq.n	800f300 <xTaskCreateStatic+0x6c>
 800f2e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2ec:	b672      	cpsid	i
 800f2ee:	f383 8811 	msr	BASEPRI, r3
 800f2f2:	f3bf 8f6f 	isb	sy
 800f2f6:	f3bf 8f4f 	dsb	sy
 800f2fa:	b662      	cpsie	i
 800f2fc:	61bb      	str	r3, [r7, #24]
 800f2fe:	e7fe      	b.n	800f2fe <xTaskCreateStatic+0x6a>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f302:	2b00      	cmp	r3, #0
 800f304:	d01e      	beq.n	800f344 <xTaskCreateStatic+0xb0>
 800f306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d01b      	beq.n	800f344 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f30c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f30e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f312:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f314:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f318:	2202      	movs	r2, #2
 800f31a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f31e:	2300      	movs	r3, #0
 800f320:	9303      	str	r3, [sp, #12]
 800f322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f324:	9302      	str	r3, [sp, #8]
 800f326:	f107 0314 	add.w	r3, r7, #20
 800f32a:	9301      	str	r3, [sp, #4]
 800f32c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f32e:	9300      	str	r3, [sp, #0]
 800f330:	683b      	ldr	r3, [r7, #0]
 800f332:	687a      	ldr	r2, [r7, #4]
 800f334:	68b9      	ldr	r1, [r7, #8]
 800f336:	68f8      	ldr	r0, [r7, #12]
 800f338:	f000 f850 	bl	800f3dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f33c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f33e:	f000 f8cd 	bl	800f4dc <prvAddNewTaskToReadyList>
 800f342:	e001      	b.n	800f348 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 800f344:	2300      	movs	r3, #0
 800f346:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f348:	697b      	ldr	r3, [r7, #20]
	}
 800f34a:	4618      	mov	r0, r3
 800f34c:	3728      	adds	r7, #40	; 0x28
 800f34e:	46bd      	mov	sp, r7
 800f350:	bd80      	pop	{r7, pc}

0800f352 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f352:	b580      	push	{r7, lr}
 800f354:	b08c      	sub	sp, #48	; 0x30
 800f356:	af04      	add	r7, sp, #16
 800f358:	60f8      	str	r0, [r7, #12]
 800f35a:	60b9      	str	r1, [r7, #8]
 800f35c:	603b      	str	r3, [r7, #0]
 800f35e:	4613      	mov	r3, r2
 800f360:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f362:	88fb      	ldrh	r3, [r7, #6]
 800f364:	009b      	lsls	r3, r3, #2
 800f366:	4618      	mov	r0, r3
 800f368:	f001 fe98 	bl	801109c <pvPortMalloc>
 800f36c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f36e:	697b      	ldr	r3, [r7, #20]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d00e      	beq.n	800f392 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800f374:	2054      	movs	r0, #84	; 0x54
 800f376:	f001 fe91 	bl	801109c <pvPortMalloc>
 800f37a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f37c:	69fb      	ldr	r3, [r7, #28]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d003      	beq.n	800f38a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f382:	69fb      	ldr	r3, [r7, #28]
 800f384:	697a      	ldr	r2, [r7, #20]
 800f386:	631a      	str	r2, [r3, #48]	; 0x30
 800f388:	e005      	b.n	800f396 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f38a:	6978      	ldr	r0, [r7, #20]
 800f38c:	f001 ff4e 	bl	801122c <vPortFree>
 800f390:	e001      	b.n	800f396 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f392:	2300      	movs	r3, #0
 800f394:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f396:	69fb      	ldr	r3, [r7, #28]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d017      	beq.n	800f3cc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f39c:	69fb      	ldr	r3, [r7, #28]
 800f39e:	2200      	movs	r2, #0
 800f3a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f3a4:	88fa      	ldrh	r2, [r7, #6]
 800f3a6:	2300      	movs	r3, #0
 800f3a8:	9303      	str	r3, [sp, #12]
 800f3aa:	69fb      	ldr	r3, [r7, #28]
 800f3ac:	9302      	str	r3, [sp, #8]
 800f3ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3b0:	9301      	str	r3, [sp, #4]
 800f3b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3b4:	9300      	str	r3, [sp, #0]
 800f3b6:	683b      	ldr	r3, [r7, #0]
 800f3b8:	68b9      	ldr	r1, [r7, #8]
 800f3ba:	68f8      	ldr	r0, [r7, #12]
 800f3bc:	f000 f80e 	bl	800f3dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f3c0:	69f8      	ldr	r0, [r7, #28]
 800f3c2:	f000 f88b 	bl	800f4dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f3c6:	2301      	movs	r3, #1
 800f3c8:	61bb      	str	r3, [r7, #24]
 800f3ca:	e002      	b.n	800f3d2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f3cc:	f04f 33ff 	mov.w	r3, #4294967295
 800f3d0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f3d2:	69bb      	ldr	r3, [r7, #24]
	}
 800f3d4:	4618      	mov	r0, r3
 800f3d6:	3720      	adds	r7, #32
 800f3d8:	46bd      	mov	sp, r7
 800f3da:	bd80      	pop	{r7, pc}

0800f3dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f3dc:	b580      	push	{r7, lr}
 800f3de:	b088      	sub	sp, #32
 800f3e0:	af00      	add	r7, sp, #0
 800f3e2:	60f8      	str	r0, [r7, #12]
 800f3e4:	60b9      	str	r1, [r7, #8]
 800f3e6:	607a      	str	r2, [r7, #4]
 800f3e8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800f3ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f3ee:	6879      	ldr	r1, [r7, #4]
 800f3f0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800f3f4:	440b      	add	r3, r1
 800f3f6:	009b      	lsls	r3, r3, #2
 800f3f8:	4413      	add	r3, r2
 800f3fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800f3fc:	69bb      	ldr	r3, [r7, #24]
 800f3fe:	f023 0307 	bic.w	r3, r3, #7
 800f402:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f404:	69bb      	ldr	r3, [r7, #24]
 800f406:	f003 0307 	and.w	r3, r3, #7
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d00b      	beq.n	800f426 <prvInitialiseNewTask+0x4a>
 800f40e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f412:	b672      	cpsid	i
 800f414:	f383 8811 	msr	BASEPRI, r3
 800f418:	f3bf 8f6f 	isb	sy
 800f41c:	f3bf 8f4f 	dsb	sy
 800f420:	b662      	cpsie	i
 800f422:	617b      	str	r3, [r7, #20]
 800f424:	e7fe      	b.n	800f424 <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f426:	2300      	movs	r3, #0
 800f428:	61fb      	str	r3, [r7, #28]
 800f42a:	e012      	b.n	800f452 <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f42c:	68ba      	ldr	r2, [r7, #8]
 800f42e:	69fb      	ldr	r3, [r7, #28]
 800f430:	4413      	add	r3, r2
 800f432:	7819      	ldrb	r1, [r3, #0]
 800f434:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f436:	69fb      	ldr	r3, [r7, #28]
 800f438:	4413      	add	r3, r2
 800f43a:	3334      	adds	r3, #52	; 0x34
 800f43c:	460a      	mov	r2, r1
 800f43e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800f440:	68ba      	ldr	r2, [r7, #8]
 800f442:	69fb      	ldr	r3, [r7, #28]
 800f444:	4413      	add	r3, r2
 800f446:	781b      	ldrb	r3, [r3, #0]
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d006      	beq.n	800f45a <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f44c:	69fb      	ldr	r3, [r7, #28]
 800f44e:	3301      	adds	r3, #1
 800f450:	61fb      	str	r3, [r7, #28]
 800f452:	69fb      	ldr	r3, [r7, #28]
 800f454:	2b0f      	cmp	r3, #15
 800f456:	d9e9      	bls.n	800f42c <prvInitialiseNewTask+0x50>
 800f458:	e000      	b.n	800f45c <prvInitialiseNewTask+0x80>
		{
			break;
 800f45a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f45c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f45e:	2200      	movs	r2, #0
 800f460:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f466:	2b06      	cmp	r3, #6
 800f468:	d901      	bls.n	800f46e <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f46a:	2306      	movs	r3, #6
 800f46c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f46e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f470:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f472:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f476:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f478:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800f47a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f47c:	2200      	movs	r2, #0
 800f47e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f482:	3304      	adds	r3, #4
 800f484:	4618      	mov	r0, r3
 800f486:	f7fe fd9c 	bl	800dfc2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f48a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f48c:	3318      	adds	r3, #24
 800f48e:	4618      	mov	r0, r3
 800f490:	f7fe fd97 	bl	800dfc2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f496:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f498:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f49a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f49c:	f1c3 0207 	rsb	r2, r3, #7
 800f4a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4a2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f4a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f4a8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f4aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f4b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4b2:	2200      	movs	r2, #0
 800f4b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f4b8:	683a      	ldr	r2, [r7, #0]
 800f4ba:	68f9      	ldr	r1, [r7, #12]
 800f4bc:	69b8      	ldr	r0, [r7, #24]
 800f4be:	f001 fb79 	bl	8010bb4 <pxPortInitialiseStack>
 800f4c2:	4602      	mov	r2, r0
 800f4c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4c6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800f4c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d002      	beq.n	800f4d4 <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f4d2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f4d4:	bf00      	nop
 800f4d6:	3720      	adds	r7, #32
 800f4d8:	46bd      	mov	sp, r7
 800f4da:	bd80      	pop	{r7, pc}

0800f4dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f4dc:	b5b0      	push	{r4, r5, r7, lr}
 800f4de:	b084      	sub	sp, #16
 800f4e0:	af02      	add	r7, sp, #8
 800f4e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f4e4:	f001 fc70 	bl	8010dc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f4e8:	4b39      	ldr	r3, [pc, #228]	; (800f5d0 <prvAddNewTaskToReadyList+0xf4>)
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	3301      	adds	r3, #1
 800f4ee:	4a38      	ldr	r2, [pc, #224]	; (800f5d0 <prvAddNewTaskToReadyList+0xf4>)
 800f4f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f4f2:	4b38      	ldr	r3, [pc, #224]	; (800f5d4 <prvAddNewTaskToReadyList+0xf8>)
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d109      	bne.n	800f50e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f4fa:	4a36      	ldr	r2, [pc, #216]	; (800f5d4 <prvAddNewTaskToReadyList+0xf8>)
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f500:	4b33      	ldr	r3, [pc, #204]	; (800f5d0 <prvAddNewTaskToReadyList+0xf4>)
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	2b01      	cmp	r3, #1
 800f506:	d110      	bne.n	800f52a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f508:	f000 fe1e 	bl	8010148 <prvInitialiseTaskLists>
 800f50c:	e00d      	b.n	800f52a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f50e:	4b32      	ldr	r3, [pc, #200]	; (800f5d8 <prvAddNewTaskToReadyList+0xfc>)
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	2b00      	cmp	r3, #0
 800f514:	d109      	bne.n	800f52a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f516:	4b2f      	ldr	r3, [pc, #188]	; (800f5d4 <prvAddNewTaskToReadyList+0xf8>)
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f520:	429a      	cmp	r2, r3
 800f522:	d802      	bhi.n	800f52a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f524:	4a2b      	ldr	r2, [pc, #172]	; (800f5d4 <prvAddNewTaskToReadyList+0xf8>)
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f52a:	4b2c      	ldr	r3, [pc, #176]	; (800f5dc <prvAddNewTaskToReadyList+0x100>)
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	3301      	adds	r3, #1
 800f530:	4a2a      	ldr	r2, [pc, #168]	; (800f5dc <prvAddNewTaskToReadyList+0x100>)
 800f532:	6013      	str	r3, [r2, #0]
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	2b00      	cmp	r3, #0
 800f538:	d016      	beq.n	800f568 <prvAddNewTaskToReadyList+0x8c>
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	4618      	mov	r0, r3
 800f53e:	f00f fb59 	bl	801ebf4 <SEGGER_SYSVIEW_OnTaskCreate>
 800f542:	6878      	ldr	r0, [r7, #4]
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f552:	461d      	mov	r5, r3
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	461c      	mov	r4, r3
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f55e:	1ae3      	subs	r3, r4, r3
 800f560:	9300      	str	r3, [sp, #0]
 800f562:	462b      	mov	r3, r5
 800f564:	f00e f830 	bl	801d5c8 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	4618      	mov	r0, r3
 800f56c:	f00f fbca 	bl	801ed04 <SEGGER_SYSVIEW_OnTaskStartReady>
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f574:	2201      	movs	r2, #1
 800f576:	409a      	lsls	r2, r3
 800f578:	4b19      	ldr	r3, [pc, #100]	; (800f5e0 <prvAddNewTaskToReadyList+0x104>)
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	4313      	orrs	r3, r2
 800f57e:	4a18      	ldr	r2, [pc, #96]	; (800f5e0 <prvAddNewTaskToReadyList+0x104>)
 800f580:	6013      	str	r3, [r2, #0]
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f586:	4613      	mov	r3, r2
 800f588:	009b      	lsls	r3, r3, #2
 800f58a:	4413      	add	r3, r2
 800f58c:	009b      	lsls	r3, r3, #2
 800f58e:	4a15      	ldr	r2, [pc, #84]	; (800f5e4 <prvAddNewTaskToReadyList+0x108>)
 800f590:	441a      	add	r2, r3
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	3304      	adds	r3, #4
 800f596:	4619      	mov	r1, r3
 800f598:	4610      	mov	r0, r2
 800f59a:	f7fe fd1f 	bl	800dfdc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f59e:	f001 fc45 	bl	8010e2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f5a2:	4b0d      	ldr	r3, [pc, #52]	; (800f5d8 <prvAddNewTaskToReadyList+0xfc>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d00e      	beq.n	800f5c8 <prvAddNewTaskToReadyList+0xec>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f5aa:	4b0a      	ldr	r3, [pc, #40]	; (800f5d4 <prvAddNewTaskToReadyList+0xf8>)
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f5b4:	429a      	cmp	r2, r3
 800f5b6:	d207      	bcs.n	800f5c8 <prvAddNewTaskToReadyList+0xec>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f5b8:	4b0b      	ldr	r3, [pc, #44]	; (800f5e8 <prvAddNewTaskToReadyList+0x10c>)
 800f5ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f5be:	601a      	str	r2, [r3, #0]
 800f5c0:	f3bf 8f4f 	dsb	sy
 800f5c4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f5c8:	bf00      	nop
 800f5ca:	3708      	adds	r7, #8
 800f5cc:	46bd      	mov	sp, r7
 800f5ce:	bdb0      	pop	{r4, r5, r7, pc}
 800f5d0:	20000728 	.word	0x20000728
 800f5d4:	20000628 	.word	0x20000628
 800f5d8:	20000734 	.word	0x20000734
 800f5dc:	20000744 	.word	0x20000744
 800f5e0:	20000730 	.word	0x20000730
 800f5e4:	2000062c 	.word	0x2000062c
 800f5e8:	e000ed04 	.word	0xe000ed04

0800f5ec <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b084      	sub	sp, #16
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800f5f4:	f001 fbe8 	bl	8010dc8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d102      	bne.n	800f604 <vTaskDelete+0x18>
 800f5fe:	4b40      	ldr	r3, [pc, #256]	; (800f700 <vTaskDelete+0x114>)
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	e000      	b.n	800f606 <vTaskDelete+0x1a>
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	3304      	adds	r3, #4
 800f60c:	4618      	mov	r0, r3
 800f60e:	f7fe fd42 	bl	800e096 <uxListRemove>
 800f612:	4603      	mov	r3, r0
 800f614:	2b00      	cmp	r3, #0
 800f616:	d115      	bne.n	800f644 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f618:	68fb      	ldr	r3, [r7, #12]
 800f61a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f61c:	4939      	ldr	r1, [pc, #228]	; (800f704 <vTaskDelete+0x118>)
 800f61e:	4613      	mov	r3, r2
 800f620:	009b      	lsls	r3, r3, #2
 800f622:	4413      	add	r3, r2
 800f624:	009b      	lsls	r3, r3, #2
 800f626:	440b      	add	r3, r1
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d10a      	bne.n	800f644 <vTaskDelete+0x58>
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f632:	2201      	movs	r2, #1
 800f634:	fa02 f303 	lsl.w	r3, r2, r3
 800f638:	43da      	mvns	r2, r3
 800f63a:	4b33      	ldr	r3, [pc, #204]	; (800f708 <vTaskDelete+0x11c>)
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	4013      	ands	r3, r2
 800f640:	4a31      	ldr	r2, [pc, #196]	; (800f708 <vTaskDelete+0x11c>)
 800f642:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d004      	beq.n	800f656 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f64c:	68fb      	ldr	r3, [r7, #12]
 800f64e:	3318      	adds	r3, #24
 800f650:	4618      	mov	r0, r3
 800f652:	f7fe fd20 	bl	800e096 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800f656:	4b2d      	ldr	r3, [pc, #180]	; (800f70c <vTaskDelete+0x120>)
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	3301      	adds	r3, #1
 800f65c:	4a2b      	ldr	r2, [pc, #172]	; (800f70c <vTaskDelete+0x120>)
 800f65e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800f660:	4b27      	ldr	r3, [pc, #156]	; (800f700 <vTaskDelete+0x114>)
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	68fa      	ldr	r2, [r7, #12]
 800f666:	429a      	cmp	r2, r3
 800f668:	d10b      	bne.n	800f682 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	3304      	adds	r3, #4
 800f66e:	4619      	mov	r1, r3
 800f670:	4827      	ldr	r0, [pc, #156]	; (800f710 <vTaskDelete+0x124>)
 800f672:	f7fe fcb3 	bl	800dfdc <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800f676:	4b27      	ldr	r3, [pc, #156]	; (800f714 <vTaskDelete+0x128>)
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	3301      	adds	r3, #1
 800f67c:	4a25      	ldr	r2, [pc, #148]	; (800f714 <vTaskDelete+0x128>)
 800f67e:	6013      	str	r3, [r2, #0]
 800f680:	e009      	b.n	800f696 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800f682:	4b25      	ldr	r3, [pc, #148]	; (800f718 <vTaskDelete+0x12c>)
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	3b01      	subs	r3, #1
 800f688:	4a23      	ldr	r2, [pc, #140]	; (800f718 <vTaskDelete+0x12c>)
 800f68a:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800f68c:	68f8      	ldr	r0, [r7, #12]
 800f68e:	f000 fdc7 	bl	8010220 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800f692:	f000 fdf5 	bl	8010280 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	4618      	mov	r0, r3
 800f69a:	f00f fbd7 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	4619      	mov	r1, r3
 800f6a2:	2022      	movs	r0, #34	; 0x22
 800f6a4:	f00e fd74 	bl	801e190 <SEGGER_SYSVIEW_RecordU32>
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	f00d fff4 	bl	801d698 <SYSVIEW_DeleteTask>
		}
		taskEXIT_CRITICAL();
 800f6b0:	f001 fbbc 	bl	8010e2c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800f6b4:	4b19      	ldr	r3, [pc, #100]	; (800f71c <vTaskDelete+0x130>)
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d01c      	beq.n	800f6f6 <vTaskDelete+0x10a>
		{
			if( pxTCB == pxCurrentTCB )
 800f6bc:	4b10      	ldr	r3, [pc, #64]	; (800f700 <vTaskDelete+0x114>)
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	68fa      	ldr	r2, [r7, #12]
 800f6c2:	429a      	cmp	r2, r3
 800f6c4:	d117      	bne.n	800f6f6 <vTaskDelete+0x10a>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800f6c6:	4b16      	ldr	r3, [pc, #88]	; (800f720 <vTaskDelete+0x134>)
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d00b      	beq.n	800f6e6 <vTaskDelete+0xfa>
 800f6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6d2:	b672      	cpsid	i
 800f6d4:	f383 8811 	msr	BASEPRI, r3
 800f6d8:	f3bf 8f6f 	isb	sy
 800f6dc:	f3bf 8f4f 	dsb	sy
 800f6e0:	b662      	cpsie	i
 800f6e2:	60bb      	str	r3, [r7, #8]
 800f6e4:	e7fe      	b.n	800f6e4 <vTaskDelete+0xf8>
				portYIELD_WITHIN_API();
 800f6e6:	4b0f      	ldr	r3, [pc, #60]	; (800f724 <vTaskDelete+0x138>)
 800f6e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f6ec:	601a      	str	r2, [r3, #0]
 800f6ee:	f3bf 8f4f 	dsb	sy
 800f6f2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f6f6:	bf00      	nop
 800f6f8:	3710      	adds	r7, #16
 800f6fa:	46bd      	mov	sp, r7
 800f6fc:	bd80      	pop	{r7, pc}
 800f6fe:	bf00      	nop
 800f700:	20000628 	.word	0x20000628
 800f704:	2000062c 	.word	0x2000062c
 800f708:	20000730 	.word	0x20000730
 800f70c:	20000744 	.word	0x20000744
 800f710:	200006fc 	.word	0x200006fc
 800f714:	20000710 	.word	0x20000710
 800f718:	20000728 	.word	0x20000728
 800f71c:	20000734 	.word	0x20000734
 800f720:	20000750 	.word	0x20000750
 800f724:	e000ed04 	.word	0xe000ed04

0800f728 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f728:	b580      	push	{r7, lr}
 800f72a:	b084      	sub	sp, #16
 800f72c:	af00      	add	r7, sp, #0
 800f72e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f730:	2300      	movs	r3, #0
 800f732:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	2b00      	cmp	r3, #0
 800f738:	d01c      	beq.n	800f774 <vTaskDelay+0x4c>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f73a:	4b16      	ldr	r3, [pc, #88]	; (800f794 <vTaskDelay+0x6c>)
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d00b      	beq.n	800f75a <vTaskDelay+0x32>
 800f742:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f746:	b672      	cpsid	i
 800f748:	f383 8811 	msr	BASEPRI, r3
 800f74c:	f3bf 8f6f 	isb	sy
 800f750:	f3bf 8f4f 	dsb	sy
 800f754:	b662      	cpsie	i
 800f756:	60bb      	str	r3, [r7, #8]
 800f758:	e7fe      	b.n	800f758 <vTaskDelay+0x30>
			vTaskSuspendAll();
 800f75a:	f000 f9cb 	bl	800faf4 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 800f75e:	6879      	ldr	r1, [r7, #4]
 800f760:	2023      	movs	r0, #35	; 0x23
 800f762:	f00e fd15 	bl	801e190 <SEGGER_SYSVIEW_RecordU32>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f766:	2100      	movs	r1, #0
 800f768:	6878      	ldr	r0, [r7, #4]
 800f76a:	f001 f9ab 	bl	8010ac4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f76e:	f000 f9cf 	bl	800fb10 <xTaskResumeAll>
 800f772:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	2b00      	cmp	r3, #0
 800f778:	d107      	bne.n	800f78a <vTaskDelay+0x62>
		{
			portYIELD_WITHIN_API();
 800f77a:	4b07      	ldr	r3, [pc, #28]	; (800f798 <vTaskDelay+0x70>)
 800f77c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f780:	601a      	str	r2, [r3, #0]
 800f782:	f3bf 8f4f 	dsb	sy
 800f786:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f78a:	bf00      	nop
 800f78c:	3710      	adds	r7, #16
 800f78e:	46bd      	mov	sp, r7
 800f790:	bd80      	pop	{r7, pc}
 800f792:	bf00      	nop
 800f794:	20000750 	.word	0x20000750
 800f798:	e000ed04 	.word	0xe000ed04

0800f79c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800f79c:	b580      	push	{r7, lr}
 800f79e:	b084      	sub	sp, #16
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800f7a4:	f001 fb10 	bl	8010dc8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d102      	bne.n	800f7b4 <vTaskSuspend+0x18>
 800f7ae:	4b44      	ldr	r3, [pc, #272]	; (800f8c0 <vTaskSuspend+0x124>)
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	e000      	b.n	800f7b6 <vTaskSuspend+0x1a>
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	4618      	mov	r0, r3
 800f7bc:	f00f fb46 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800f7c0:	4603      	mov	r3, r0
 800f7c2:	4619      	mov	r1, r3
 800f7c4:	2029      	movs	r0, #41	; 0x29
 800f7c6:	f00e fce3 	bl	801e190 <SEGGER_SYSVIEW_RecordU32>

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	3304      	adds	r3, #4
 800f7ce:	4618      	mov	r0, r3
 800f7d0:	f7fe fc61 	bl	800e096 <uxListRemove>
 800f7d4:	4603      	mov	r3, r0
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d115      	bne.n	800f806 <vTaskSuspend+0x6a>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f7de:	4939      	ldr	r1, [pc, #228]	; (800f8c4 <vTaskSuspend+0x128>)
 800f7e0:	4613      	mov	r3, r2
 800f7e2:	009b      	lsls	r3, r3, #2
 800f7e4:	4413      	add	r3, r2
 800f7e6:	009b      	lsls	r3, r3, #2
 800f7e8:	440b      	add	r3, r1
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d10a      	bne.n	800f806 <vTaskSuspend+0x6a>
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7f4:	2201      	movs	r2, #1
 800f7f6:	fa02 f303 	lsl.w	r3, r2, r3
 800f7fa:	43da      	mvns	r2, r3
 800f7fc:	4b32      	ldr	r3, [pc, #200]	; (800f8c8 <vTaskSuspend+0x12c>)
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	4013      	ands	r3, r2
 800f802:	4a31      	ldr	r2, [pc, #196]	; (800f8c8 <vTaskSuspend+0x12c>)
 800f804:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f806:	68fb      	ldr	r3, [r7, #12]
 800f808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d004      	beq.n	800f818 <vTaskSuspend+0x7c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	3318      	adds	r3, #24
 800f812:	4618      	mov	r0, r3
 800f814:	f7fe fc3f 	bl	800e096 <uxListRemove>
			}
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
      traceMOVED_TASK_TO_SUSPENDED_LIST(pxTCB);
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	211b      	movs	r1, #27
 800f81c:	4618      	mov	r0, r3
 800f81e:	f00f fab5 	bl	801ed8c <SEGGER_SYSVIEW_OnTaskStopReady>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	3304      	adds	r3, #4
 800f826:	4619      	mov	r1, r3
 800f828:	4828      	ldr	r0, [pc, #160]	; (800f8cc <vTaskSuspend+0x130>)
 800f82a:	f7fe fbd7 	bl	800dfdc <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f834:	b2db      	uxtb	r3, r3
 800f836:	2b01      	cmp	r3, #1
 800f838:	d103      	bne.n	800f842 <vTaskSuspend+0xa6>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	2200      	movs	r2, #0
 800f83e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800f842:	f001 faf3 	bl	8010e2c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800f846:	4b22      	ldr	r3, [pc, #136]	; (800f8d0 <vTaskSuspend+0x134>)
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d005      	beq.n	800f85a <vTaskSuspend+0xbe>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800f84e:	f001 fabb 	bl	8010dc8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800f852:	f000 fd15 	bl	8010280 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800f856:	f001 fae9 	bl	8010e2c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800f85a:	4b19      	ldr	r3, [pc, #100]	; (800f8c0 <vTaskSuspend+0x124>)
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	68fa      	ldr	r2, [r7, #12]
 800f860:	429a      	cmp	r2, r3
 800f862:	d128      	bne.n	800f8b6 <vTaskSuspend+0x11a>
		{
			if( xSchedulerRunning != pdFALSE )
 800f864:	4b1a      	ldr	r3, [pc, #104]	; (800f8d0 <vTaskSuspend+0x134>)
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d018      	beq.n	800f89e <vTaskSuspend+0x102>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800f86c:	4b19      	ldr	r3, [pc, #100]	; (800f8d4 <vTaskSuspend+0x138>)
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	2b00      	cmp	r3, #0
 800f872:	d00b      	beq.n	800f88c <vTaskSuspend+0xf0>
 800f874:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f878:	b672      	cpsid	i
 800f87a:	f383 8811 	msr	BASEPRI, r3
 800f87e:	f3bf 8f6f 	isb	sy
 800f882:	f3bf 8f4f 	dsb	sy
 800f886:	b662      	cpsie	i
 800f888:	60bb      	str	r3, [r7, #8]
 800f88a:	e7fe      	b.n	800f88a <vTaskSuspend+0xee>
				portYIELD_WITHIN_API();
 800f88c:	4b12      	ldr	r3, [pc, #72]	; (800f8d8 <vTaskSuspend+0x13c>)
 800f88e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f892:	601a      	str	r2, [r3, #0]
 800f894:	f3bf 8f4f 	dsb	sy
 800f898:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f89c:	e00b      	b.n	800f8b6 <vTaskSuspend+0x11a>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 800f89e:	4b0b      	ldr	r3, [pc, #44]	; (800f8cc <vTaskSuspend+0x130>)
 800f8a0:	681a      	ldr	r2, [r3, #0]
 800f8a2:	4b0e      	ldr	r3, [pc, #56]	; (800f8dc <vTaskSuspend+0x140>)
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	429a      	cmp	r2, r3
 800f8a8:	d103      	bne.n	800f8b2 <vTaskSuspend+0x116>
					pxCurrentTCB = NULL;
 800f8aa:	4b05      	ldr	r3, [pc, #20]	; (800f8c0 <vTaskSuspend+0x124>)
 800f8ac:	2200      	movs	r2, #0
 800f8ae:	601a      	str	r2, [r3, #0]
	}
 800f8b0:	e001      	b.n	800f8b6 <vTaskSuspend+0x11a>
					vTaskSwitchContext();
 800f8b2:	f000 fab3 	bl	800fe1c <vTaskSwitchContext>
	}
 800f8b6:	bf00      	nop
 800f8b8:	3710      	adds	r7, #16
 800f8ba:	46bd      	mov	sp, r7
 800f8bc:	bd80      	pop	{r7, pc}
 800f8be:	bf00      	nop
 800f8c0:	20000628 	.word	0x20000628
 800f8c4:	2000062c 	.word	0x2000062c
 800f8c8:	20000730 	.word	0x20000730
 800f8cc:	20000714 	.word	0x20000714
 800f8d0:	20000734 	.word	0x20000734
 800f8d4:	20000750 	.word	0x20000750
 800f8d8:	e000ed04 	.word	0xe000ed04
 800f8dc:	20000728 	.word	0x20000728

0800f8e0 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800f8e0:	b480      	push	{r7}
 800f8e2:	b087      	sub	sp, #28
 800f8e4:	af00      	add	r7, sp, #0
 800f8e6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d10b      	bne.n	800f90e <prvTaskIsTaskSuspended+0x2e>
 800f8f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8fa:	b672      	cpsid	i
 800f8fc:	f383 8811 	msr	BASEPRI, r3
 800f900:	f3bf 8f6f 	isb	sy
 800f904:	f3bf 8f4f 	dsb	sy
 800f908:	b662      	cpsie	i
 800f90a:	60fb      	str	r3, [r7, #12]
 800f90c:	e7fe      	b.n	800f90c <prvTaskIsTaskSuspended+0x2c>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f90e:	693b      	ldr	r3, [r7, #16]
 800f910:	695b      	ldr	r3, [r3, #20]
 800f912:	4a0f      	ldr	r2, [pc, #60]	; (800f950 <prvTaskIsTaskSuspended+0x70>)
 800f914:	4293      	cmp	r3, r2
 800f916:	d101      	bne.n	800f91c <prvTaskIsTaskSuspended+0x3c>
 800f918:	2301      	movs	r3, #1
 800f91a:	e000      	b.n	800f91e <prvTaskIsTaskSuspended+0x3e>
 800f91c:	2300      	movs	r3, #0
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d00f      	beq.n	800f942 <prvTaskIsTaskSuspended+0x62>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800f922:	693b      	ldr	r3, [r7, #16]
 800f924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f926:	4a0b      	ldr	r2, [pc, #44]	; (800f954 <prvTaskIsTaskSuspended+0x74>)
 800f928:	4293      	cmp	r3, r2
 800f92a:	d00a      	beq.n	800f942 <prvTaskIsTaskSuspended+0x62>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800f92c:	693b      	ldr	r3, [r7, #16]
 800f92e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f930:	2b00      	cmp	r3, #0
 800f932:	d101      	bne.n	800f938 <prvTaskIsTaskSuspended+0x58>
 800f934:	2301      	movs	r3, #1
 800f936:	e000      	b.n	800f93a <prvTaskIsTaskSuspended+0x5a>
 800f938:	2300      	movs	r3, #0
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d001      	beq.n	800f942 <prvTaskIsTaskSuspended+0x62>
				{
					xReturn = pdTRUE;
 800f93e:	2301      	movs	r3, #1
 800f940:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f942:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800f944:	4618      	mov	r0, r3
 800f946:	371c      	adds	r7, #28
 800f948:	46bd      	mov	sp, r7
 800f94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f94e:	4770      	bx	lr
 800f950:	20000714 	.word	0x20000714
 800f954:	200006e8 	.word	0x200006e8

0800f958 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800f958:	b580      	push	{r7, lr}
 800f95a:	b084      	sub	sp, #16
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	2b00      	cmp	r3, #0
 800f968:	d10b      	bne.n	800f982 <vTaskResume+0x2a>
 800f96a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f96e:	b672      	cpsid	i
 800f970:	f383 8811 	msr	BASEPRI, r3
 800f974:	f3bf 8f6f 	isb	sy
 800f978:	f3bf 8f4f 	dsb	sy
 800f97c:	b662      	cpsie	i
 800f97e:	60bb      	str	r3, [r7, #8]
 800f980:	e7fe      	b.n	800f980 <vTaskResume+0x28>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	2b00      	cmp	r3, #0
 800f986:	d046      	beq.n	800fa16 <vTaskResume+0xbe>
 800f988:	4b25      	ldr	r3, [pc, #148]	; (800fa20 <vTaskResume+0xc8>)
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	68fa      	ldr	r2, [r7, #12]
 800f98e:	429a      	cmp	r2, r3
 800f990:	d041      	beq.n	800fa16 <vTaskResume+0xbe>
		{
			taskENTER_CRITICAL();
 800f992:	f001 fa19 	bl	8010dc8 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800f996:	68f8      	ldr	r0, [r7, #12]
 800f998:	f7ff ffa2 	bl	800f8e0 <prvTaskIsTaskSuspended>
 800f99c:	4603      	mov	r3, r0
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d037      	beq.n	800fa12 <vTaskResume+0xba>
				{
					traceTASK_RESUME( pxTCB );
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	4618      	mov	r0, r3
 800f9a6:	f00f fa51 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 800f9aa:	4603      	mov	r3, r0
 800f9ac:	4619      	mov	r1, r3
 800f9ae:	202a      	movs	r0, #42	; 0x2a
 800f9b0:	f00e fbee 	bl	801e190 <SEGGER_SYSVIEW_RecordU32>

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	3304      	adds	r3, #4
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f7fe fb6c 	bl	800e096 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	f00f f99f 	bl	801ed04 <SEGGER_SYSVIEW_OnTaskStartReady>
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9ca:	2201      	movs	r2, #1
 800f9cc:	409a      	lsls	r2, r3
 800f9ce:	4b15      	ldr	r3, [pc, #84]	; (800fa24 <vTaskResume+0xcc>)
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	4313      	orrs	r3, r2
 800f9d4:	4a13      	ldr	r2, [pc, #76]	; (800fa24 <vTaskResume+0xcc>)
 800f9d6:	6013      	str	r3, [r2, #0]
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f9dc:	4613      	mov	r3, r2
 800f9de:	009b      	lsls	r3, r3, #2
 800f9e0:	4413      	add	r3, r2
 800f9e2:	009b      	lsls	r3, r3, #2
 800f9e4:	4a10      	ldr	r2, [pc, #64]	; (800fa28 <vTaskResume+0xd0>)
 800f9e6:	441a      	add	r2, r3
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	3304      	adds	r3, #4
 800f9ec:	4619      	mov	r1, r3
 800f9ee:	4610      	mov	r0, r2
 800f9f0:	f7fe faf4 	bl	800dfdc <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f9f8:	4b09      	ldr	r3, [pc, #36]	; (800fa20 <vTaskResume+0xc8>)
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9fe:	429a      	cmp	r2, r3
 800fa00:	d307      	bcc.n	800fa12 <vTaskResume+0xba>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800fa02:	4b0a      	ldr	r3, [pc, #40]	; (800fa2c <vTaskResume+0xd4>)
 800fa04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa08:	601a      	str	r2, [r3, #0]
 800fa0a:	f3bf 8f4f 	dsb	sy
 800fa0e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800fa12:	f001 fa0b 	bl	8010e2c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fa16:	bf00      	nop
 800fa18:	3710      	adds	r7, #16
 800fa1a:	46bd      	mov	sp, r7
 800fa1c:	bd80      	pop	{r7, pc}
 800fa1e:	bf00      	nop
 800fa20:	20000628 	.word	0x20000628
 800fa24:	20000730 	.word	0x20000730
 800fa28:	2000062c 	.word	0x2000062c
 800fa2c:	e000ed04 	.word	0xe000ed04

0800fa30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fa30:	b580      	push	{r7, lr}
 800fa32:	b08a      	sub	sp, #40	; 0x28
 800fa34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800fa36:	2300      	movs	r3, #0
 800fa38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800fa3a:	2300      	movs	r3, #0
 800fa3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800fa3e:	463a      	mov	r2, r7
 800fa40:	1d39      	adds	r1, r7, #4
 800fa42:	f107 0308 	add.w	r3, r7, #8
 800fa46:	4618      	mov	r0, r3
 800fa48:	f7f1 fe04 	bl	8001654 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fa4c:	6839      	ldr	r1, [r7, #0]
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	68ba      	ldr	r2, [r7, #8]
 800fa52:	9202      	str	r2, [sp, #8]
 800fa54:	9301      	str	r3, [sp, #4]
 800fa56:	2300      	movs	r3, #0
 800fa58:	9300      	str	r3, [sp, #0]
 800fa5a:	2300      	movs	r3, #0
 800fa5c:	460a      	mov	r2, r1
 800fa5e:	491f      	ldr	r1, [pc, #124]	; (800fadc <vTaskStartScheduler+0xac>)
 800fa60:	481f      	ldr	r0, [pc, #124]	; (800fae0 <vTaskStartScheduler+0xb0>)
 800fa62:	f7ff fc17 	bl	800f294 <xTaskCreateStatic>
 800fa66:	4602      	mov	r2, r0
 800fa68:	4b1e      	ldr	r3, [pc, #120]	; (800fae4 <vTaskStartScheduler+0xb4>)
 800fa6a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800fa6c:	4b1d      	ldr	r3, [pc, #116]	; (800fae4 <vTaskStartScheduler+0xb4>)
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d002      	beq.n	800fa7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fa74:	2301      	movs	r3, #1
 800fa76:	617b      	str	r3, [r7, #20]
 800fa78:	e001      	b.n	800fa7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fa7a:	2300      	movs	r3, #0
 800fa7c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fa7e:	697b      	ldr	r3, [r7, #20]
 800fa80:	2b01      	cmp	r3, #1
 800fa82:	d117      	bne.n	800fab4 <vTaskStartScheduler+0x84>
 800fa84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa88:	b672      	cpsid	i
 800fa8a:	f383 8811 	msr	BASEPRI, r3
 800fa8e:	f3bf 8f6f 	isb	sy
 800fa92:	f3bf 8f4f 	dsb	sy
 800fa96:	b662      	cpsie	i
 800fa98:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fa9a:	4b13      	ldr	r3, [pc, #76]	; (800fae8 <vTaskStartScheduler+0xb8>)
 800fa9c:	f04f 32ff 	mov.w	r2, #4294967295
 800faa0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800faa2:	4b12      	ldr	r3, [pc, #72]	; (800faec <vTaskStartScheduler+0xbc>)
 800faa4:	2201      	movs	r2, #1
 800faa6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800faa8:	4b11      	ldr	r3, [pc, #68]	; (800faf0 <vTaskStartScheduler+0xc0>)
 800faaa:	2200      	movs	r2, #0
 800faac:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800faae:	f001 f90f 	bl	8010cd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800fab2:	e00f      	b.n	800fad4 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800fab4:	697b      	ldr	r3, [r7, #20]
 800fab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800faba:	d10b      	bne.n	800fad4 <vTaskStartScheduler+0xa4>
 800fabc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fac0:	b672      	cpsid	i
 800fac2:	f383 8811 	msr	BASEPRI, r3
 800fac6:	f3bf 8f6f 	isb	sy
 800faca:	f3bf 8f4f 	dsb	sy
 800face:	b662      	cpsie	i
 800fad0:	60fb      	str	r3, [r7, #12]
 800fad2:	e7fe      	b.n	800fad2 <vTaskStartScheduler+0xa2>
}
 800fad4:	bf00      	nop
 800fad6:	3718      	adds	r7, #24
 800fad8:	46bd      	mov	sp, r7
 800fada:	bd80      	pop	{r7, pc}
 800fadc:	080218c4 	.word	0x080218c4
 800fae0:	08010119 	.word	0x08010119
 800fae4:	2000074c 	.word	0x2000074c
 800fae8:	20000748 	.word	0x20000748
 800faec:	20000734 	.word	0x20000734
 800faf0:	2000072c 	.word	0x2000072c

0800faf4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800faf4:	b480      	push	{r7}
 800faf6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800faf8:	4b04      	ldr	r3, [pc, #16]	; (800fb0c <vTaskSuspendAll+0x18>)
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	3301      	adds	r3, #1
 800fafe:	4a03      	ldr	r2, [pc, #12]	; (800fb0c <vTaskSuspendAll+0x18>)
 800fb00:	6013      	str	r3, [r2, #0]
}
 800fb02:	bf00      	nop
 800fb04:	46bd      	mov	sp, r7
 800fb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb0a:	4770      	bx	lr
 800fb0c:	20000750 	.word	0x20000750

0800fb10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fb10:	b580      	push	{r7, lr}
 800fb12:	b084      	sub	sp, #16
 800fb14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fb16:	2300      	movs	r3, #0
 800fb18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800fb1a:	2300      	movs	r3, #0
 800fb1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800fb1e:	4b44      	ldr	r3, [pc, #272]	; (800fc30 <xTaskResumeAll+0x120>)
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d10b      	bne.n	800fb3e <xTaskResumeAll+0x2e>
 800fb26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb2a:	b672      	cpsid	i
 800fb2c:	f383 8811 	msr	BASEPRI, r3
 800fb30:	f3bf 8f6f 	isb	sy
 800fb34:	f3bf 8f4f 	dsb	sy
 800fb38:	b662      	cpsie	i
 800fb3a:	603b      	str	r3, [r7, #0]
 800fb3c:	e7fe      	b.n	800fb3c <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fb3e:	f001 f943 	bl	8010dc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fb42:	4b3b      	ldr	r3, [pc, #236]	; (800fc30 <xTaskResumeAll+0x120>)
 800fb44:	681b      	ldr	r3, [r3, #0]
 800fb46:	3b01      	subs	r3, #1
 800fb48:	4a39      	ldr	r2, [pc, #228]	; (800fc30 <xTaskResumeAll+0x120>)
 800fb4a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fb4c:	4b38      	ldr	r3, [pc, #224]	; (800fc30 <xTaskResumeAll+0x120>)
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d165      	bne.n	800fc20 <xTaskResumeAll+0x110>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fb54:	4b37      	ldr	r3, [pc, #220]	; (800fc34 <xTaskResumeAll+0x124>)
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d061      	beq.n	800fc20 <xTaskResumeAll+0x110>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fb5c:	e032      	b.n	800fbc4 <xTaskResumeAll+0xb4>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800fb5e:	4b36      	ldr	r3, [pc, #216]	; (800fc38 <xTaskResumeAll+0x128>)
 800fb60:	68db      	ldr	r3, [r3, #12]
 800fb62:	68db      	ldr	r3, [r3, #12]
 800fb64:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	3318      	adds	r3, #24
 800fb6a:	4618      	mov	r0, r3
 800fb6c:	f7fe fa93 	bl	800e096 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fb70:	68fb      	ldr	r3, [r7, #12]
 800fb72:	3304      	adds	r3, #4
 800fb74:	4618      	mov	r0, r3
 800fb76:	f7fe fa8e 	bl	800e096 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	4618      	mov	r0, r3
 800fb7e:	f00f f8c1 	bl	801ed04 <SEGGER_SYSVIEW_OnTaskStartReady>
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fb86:	2201      	movs	r2, #1
 800fb88:	409a      	lsls	r2, r3
 800fb8a:	4b2c      	ldr	r3, [pc, #176]	; (800fc3c <xTaskResumeAll+0x12c>)
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	4313      	orrs	r3, r2
 800fb90:	4a2a      	ldr	r2, [pc, #168]	; (800fc3c <xTaskResumeAll+0x12c>)
 800fb92:	6013      	str	r3, [r2, #0]
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fb98:	4613      	mov	r3, r2
 800fb9a:	009b      	lsls	r3, r3, #2
 800fb9c:	4413      	add	r3, r2
 800fb9e:	009b      	lsls	r3, r3, #2
 800fba0:	4a27      	ldr	r2, [pc, #156]	; (800fc40 <xTaskResumeAll+0x130>)
 800fba2:	441a      	add	r2, r3
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	3304      	adds	r3, #4
 800fba8:	4619      	mov	r1, r3
 800fbaa:	4610      	mov	r0, r2
 800fbac:	f7fe fa16 	bl	800dfdc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fbb4:	4b23      	ldr	r3, [pc, #140]	; (800fc44 <xTaskResumeAll+0x134>)
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fbba:	429a      	cmp	r2, r3
 800fbbc:	d302      	bcc.n	800fbc4 <xTaskResumeAll+0xb4>
					{
						xYieldPending = pdTRUE;
 800fbbe:	4b22      	ldr	r3, [pc, #136]	; (800fc48 <xTaskResumeAll+0x138>)
 800fbc0:	2201      	movs	r2, #1
 800fbc2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fbc4:	4b1c      	ldr	r3, [pc, #112]	; (800fc38 <xTaskResumeAll+0x128>)
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d1c8      	bne.n	800fb5e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d001      	beq.n	800fbd6 <xTaskResumeAll+0xc6>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fbd2:	f000 fb55 	bl	8010280 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800fbd6:	4b1d      	ldr	r3, [pc, #116]	; (800fc4c <xTaskResumeAll+0x13c>)
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d010      	beq.n	800fc04 <xTaskResumeAll+0xf4>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fbe2:	f000 f859 	bl	800fc98 <xTaskIncrementTick>
 800fbe6:	4603      	mov	r3, r0
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d002      	beq.n	800fbf2 <xTaskResumeAll+0xe2>
							{
								xYieldPending = pdTRUE;
 800fbec:	4b16      	ldr	r3, [pc, #88]	; (800fc48 <xTaskResumeAll+0x138>)
 800fbee:	2201      	movs	r2, #1
 800fbf0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	3b01      	subs	r3, #1
 800fbf6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d1f1      	bne.n	800fbe2 <xTaskResumeAll+0xd2>

						uxPendedTicks = 0;
 800fbfe:	4b13      	ldr	r3, [pc, #76]	; (800fc4c <xTaskResumeAll+0x13c>)
 800fc00:	2200      	movs	r2, #0
 800fc02:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fc04:	4b10      	ldr	r3, [pc, #64]	; (800fc48 <xTaskResumeAll+0x138>)
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d009      	beq.n	800fc20 <xTaskResumeAll+0x110>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800fc0c:	2301      	movs	r3, #1
 800fc0e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800fc10:	4b0f      	ldr	r3, [pc, #60]	; (800fc50 <xTaskResumeAll+0x140>)
 800fc12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fc16:	601a      	str	r2, [r3, #0]
 800fc18:	f3bf 8f4f 	dsb	sy
 800fc1c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fc20:	f001 f904 	bl	8010e2c <vPortExitCritical>

	return xAlreadyYielded;
 800fc24:	68bb      	ldr	r3, [r7, #8]
}
 800fc26:	4618      	mov	r0, r3
 800fc28:	3710      	adds	r7, #16
 800fc2a:	46bd      	mov	sp, r7
 800fc2c:	bd80      	pop	{r7, pc}
 800fc2e:	bf00      	nop
 800fc30:	20000750 	.word	0x20000750
 800fc34:	20000728 	.word	0x20000728
 800fc38:	200006e8 	.word	0x200006e8
 800fc3c:	20000730 	.word	0x20000730
 800fc40:	2000062c 	.word	0x2000062c
 800fc44:	20000628 	.word	0x20000628
 800fc48:	2000073c 	.word	0x2000073c
 800fc4c:	20000738 	.word	0x20000738
 800fc50:	e000ed04 	.word	0xe000ed04

0800fc54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fc54:	b480      	push	{r7}
 800fc56:	b083      	sub	sp, #12
 800fc58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fc5a:	4b05      	ldr	r3, [pc, #20]	; (800fc70 <xTaskGetTickCount+0x1c>)
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fc60:	687b      	ldr	r3, [r7, #4]
}
 800fc62:	4618      	mov	r0, r3
 800fc64:	370c      	adds	r7, #12
 800fc66:	46bd      	mov	sp, r7
 800fc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc6c:	4770      	bx	lr
 800fc6e:	bf00      	nop
 800fc70:	2000072c 	.word	0x2000072c

0800fc74 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800fc74:	b580      	push	{r7, lr}
 800fc76:	b082      	sub	sp, #8
 800fc78:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fc7a:	f001 f9cd 	bl	8011018 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800fc7e:	2300      	movs	r3, #0
 800fc80:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800fc82:	4b04      	ldr	r3, [pc, #16]	; (800fc94 <xTaskGetTickCountFromISR+0x20>)
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fc88:	683b      	ldr	r3, [r7, #0]
}
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	3708      	adds	r7, #8
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	bd80      	pop	{r7, pc}
 800fc92:	bf00      	nop
 800fc94:	2000072c 	.word	0x2000072c

0800fc98 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800fc98:	b580      	push	{r7, lr}
 800fc9a:	b086      	sub	sp, #24
 800fc9c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800fc9e:	2300      	movs	r3, #0
 800fca0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fca2:	4b53      	ldr	r3, [pc, #332]	; (800fdf0 <xTaskIncrementTick+0x158>)
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	f040 8092 	bne.w	800fdd0 <xTaskIncrementTick+0x138>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800fcac:	4b51      	ldr	r3, [pc, #324]	; (800fdf4 <xTaskIncrementTick+0x15c>)
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	3301      	adds	r3, #1
 800fcb2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800fcb4:	4a4f      	ldr	r2, [pc, #316]	; (800fdf4 <xTaskIncrementTick+0x15c>)
 800fcb6:	693b      	ldr	r3, [r7, #16]
 800fcb8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800fcba:	693b      	ldr	r3, [r7, #16]
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d121      	bne.n	800fd04 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800fcc0:	4b4d      	ldr	r3, [pc, #308]	; (800fdf8 <xTaskIncrementTick+0x160>)
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d00b      	beq.n	800fce2 <xTaskIncrementTick+0x4a>
 800fcca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcce:	b672      	cpsid	i
 800fcd0:	f383 8811 	msr	BASEPRI, r3
 800fcd4:	f3bf 8f6f 	isb	sy
 800fcd8:	f3bf 8f4f 	dsb	sy
 800fcdc:	b662      	cpsie	i
 800fcde:	603b      	str	r3, [r7, #0]
 800fce0:	e7fe      	b.n	800fce0 <xTaskIncrementTick+0x48>
 800fce2:	4b45      	ldr	r3, [pc, #276]	; (800fdf8 <xTaskIncrementTick+0x160>)
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	60fb      	str	r3, [r7, #12]
 800fce8:	4b44      	ldr	r3, [pc, #272]	; (800fdfc <xTaskIncrementTick+0x164>)
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	4a42      	ldr	r2, [pc, #264]	; (800fdf8 <xTaskIncrementTick+0x160>)
 800fcee:	6013      	str	r3, [r2, #0]
 800fcf0:	4a42      	ldr	r2, [pc, #264]	; (800fdfc <xTaskIncrementTick+0x164>)
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	6013      	str	r3, [r2, #0]
 800fcf6:	4b42      	ldr	r3, [pc, #264]	; (800fe00 <xTaskIncrementTick+0x168>)
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	3301      	adds	r3, #1
 800fcfc:	4a40      	ldr	r2, [pc, #256]	; (800fe00 <xTaskIncrementTick+0x168>)
 800fcfe:	6013      	str	r3, [r2, #0]
 800fd00:	f000 fabe 	bl	8010280 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800fd04:	4b3f      	ldr	r3, [pc, #252]	; (800fe04 <xTaskIncrementTick+0x16c>)
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	693a      	ldr	r2, [r7, #16]
 800fd0a:	429a      	cmp	r2, r3
 800fd0c:	d351      	bcc.n	800fdb2 <xTaskIncrementTick+0x11a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fd0e:	4b3a      	ldr	r3, [pc, #232]	; (800fdf8 <xTaskIncrementTick+0x160>)
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d101      	bne.n	800fd1c <xTaskIncrementTick+0x84>
 800fd18:	2301      	movs	r3, #1
 800fd1a:	e000      	b.n	800fd1e <xTaskIncrementTick+0x86>
 800fd1c:	2300      	movs	r3, #0
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d004      	beq.n	800fd2c <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd22:	4b38      	ldr	r3, [pc, #224]	; (800fe04 <xTaskIncrementTick+0x16c>)
 800fd24:	f04f 32ff 	mov.w	r2, #4294967295
 800fd28:	601a      	str	r2, [r3, #0]
					break;
 800fd2a:	e042      	b.n	800fdb2 <xTaskIncrementTick+0x11a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800fd2c:	4b32      	ldr	r3, [pc, #200]	; (800fdf8 <xTaskIncrementTick+0x160>)
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	68db      	ldr	r3, [r3, #12]
 800fd32:	68db      	ldr	r3, [r3, #12]
 800fd34:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800fd36:	68bb      	ldr	r3, [r7, #8]
 800fd38:	685b      	ldr	r3, [r3, #4]
 800fd3a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800fd3c:	693a      	ldr	r2, [r7, #16]
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	429a      	cmp	r2, r3
 800fd42:	d203      	bcs.n	800fd4c <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800fd44:	4a2f      	ldr	r2, [pc, #188]	; (800fe04 <xTaskIncrementTick+0x16c>)
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	6013      	str	r3, [r2, #0]
						break;
 800fd4a:	e032      	b.n	800fdb2 <xTaskIncrementTick+0x11a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fd4c:	68bb      	ldr	r3, [r7, #8]
 800fd4e:	3304      	adds	r3, #4
 800fd50:	4618      	mov	r0, r3
 800fd52:	f7fe f9a0 	bl	800e096 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fd56:	68bb      	ldr	r3, [r7, #8]
 800fd58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d004      	beq.n	800fd68 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fd5e:	68bb      	ldr	r3, [r7, #8]
 800fd60:	3318      	adds	r3, #24
 800fd62:	4618      	mov	r0, r3
 800fd64:	f7fe f997 	bl	800e096 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800fd68:	68bb      	ldr	r3, [r7, #8]
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	f00e ffca 	bl	801ed04 <SEGGER_SYSVIEW_OnTaskStartReady>
 800fd70:	68bb      	ldr	r3, [r7, #8]
 800fd72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd74:	2201      	movs	r2, #1
 800fd76:	409a      	lsls	r2, r3
 800fd78:	4b23      	ldr	r3, [pc, #140]	; (800fe08 <xTaskIncrementTick+0x170>)
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	4313      	orrs	r3, r2
 800fd7e:	4a22      	ldr	r2, [pc, #136]	; (800fe08 <xTaskIncrementTick+0x170>)
 800fd80:	6013      	str	r3, [r2, #0]
 800fd82:	68bb      	ldr	r3, [r7, #8]
 800fd84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd86:	4613      	mov	r3, r2
 800fd88:	009b      	lsls	r3, r3, #2
 800fd8a:	4413      	add	r3, r2
 800fd8c:	009b      	lsls	r3, r3, #2
 800fd8e:	4a1f      	ldr	r2, [pc, #124]	; (800fe0c <xTaskIncrementTick+0x174>)
 800fd90:	441a      	add	r2, r3
 800fd92:	68bb      	ldr	r3, [r7, #8]
 800fd94:	3304      	adds	r3, #4
 800fd96:	4619      	mov	r1, r3
 800fd98:	4610      	mov	r0, r2
 800fd9a:	f7fe f91f 	bl	800dfdc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fd9e:	68bb      	ldr	r3, [r7, #8]
 800fda0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fda2:	4b1b      	ldr	r3, [pc, #108]	; (800fe10 <xTaskIncrementTick+0x178>)
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fda8:	429a      	cmp	r2, r3
 800fdaa:	d3b0      	bcc.n	800fd0e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800fdac:	2301      	movs	r3, #1
 800fdae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fdb0:	e7ad      	b.n	800fd0e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800fdb2:	4b17      	ldr	r3, [pc, #92]	; (800fe10 <xTaskIncrementTick+0x178>)
 800fdb4:	681b      	ldr	r3, [r3, #0]
 800fdb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fdb8:	4914      	ldr	r1, [pc, #80]	; (800fe0c <xTaskIncrementTick+0x174>)
 800fdba:	4613      	mov	r3, r2
 800fdbc:	009b      	lsls	r3, r3, #2
 800fdbe:	4413      	add	r3, r2
 800fdc0:	009b      	lsls	r3, r3, #2
 800fdc2:	440b      	add	r3, r1
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	2b01      	cmp	r3, #1
 800fdc8:	d907      	bls.n	800fdda <xTaskIncrementTick+0x142>
			{
				xSwitchRequired = pdTRUE;
 800fdca:	2301      	movs	r3, #1
 800fdcc:	617b      	str	r3, [r7, #20]
 800fdce:	e004      	b.n	800fdda <xTaskIncrementTick+0x142>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800fdd0:	4b10      	ldr	r3, [pc, #64]	; (800fe14 <xTaskIncrementTick+0x17c>)
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	3301      	adds	r3, #1
 800fdd6:	4a0f      	ldr	r2, [pc, #60]	; (800fe14 <xTaskIncrementTick+0x17c>)
 800fdd8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800fdda:	4b0f      	ldr	r3, [pc, #60]	; (800fe18 <xTaskIncrementTick+0x180>)
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d001      	beq.n	800fde6 <xTaskIncrementTick+0x14e>
		{
			xSwitchRequired = pdTRUE;
 800fde2:	2301      	movs	r3, #1
 800fde4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800fde6:	697b      	ldr	r3, [r7, #20]
}
 800fde8:	4618      	mov	r0, r3
 800fdea:	3718      	adds	r7, #24
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd80      	pop	{r7, pc}
 800fdf0:	20000750 	.word	0x20000750
 800fdf4:	2000072c 	.word	0x2000072c
 800fdf8:	200006e0 	.word	0x200006e0
 800fdfc:	200006e4 	.word	0x200006e4
 800fe00:	20000740 	.word	0x20000740
 800fe04:	20000748 	.word	0x20000748
 800fe08:	20000730 	.word	0x20000730
 800fe0c:	2000062c 	.word	0x2000062c
 800fe10:	20000628 	.word	0x20000628
 800fe14:	20000738 	.word	0x20000738
 800fe18:	2000073c 	.word	0x2000073c

0800fe1c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800fe1c:	b580      	push	{r7, lr}
 800fe1e:	b086      	sub	sp, #24
 800fe20:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800fe22:	4b2d      	ldr	r3, [pc, #180]	; (800fed8 <vTaskSwitchContext+0xbc>)
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d003      	beq.n	800fe32 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800fe2a:	4b2c      	ldr	r3, [pc, #176]	; (800fedc <vTaskSwitchContext+0xc0>)
 800fe2c:	2201      	movs	r2, #1
 800fe2e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800fe30:	e04e      	b.n	800fed0 <vTaskSwitchContext+0xb4>
		xYieldPending = pdFALSE;
 800fe32:	4b2a      	ldr	r3, [pc, #168]	; (800fedc <vTaskSwitchContext+0xc0>)
 800fe34:	2200      	movs	r2, #0
 800fe36:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800fe38:	4b29      	ldr	r3, [pc, #164]	; (800fee0 <vTaskSwitchContext+0xc4>)
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	fab3 f383 	clz	r3, r3
 800fe44:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800fe46:	7afb      	ldrb	r3, [r7, #11]
 800fe48:	f1c3 031f 	rsb	r3, r3, #31
 800fe4c:	617b      	str	r3, [r7, #20]
 800fe4e:	4925      	ldr	r1, [pc, #148]	; (800fee4 <vTaskSwitchContext+0xc8>)
 800fe50:	697a      	ldr	r2, [r7, #20]
 800fe52:	4613      	mov	r3, r2
 800fe54:	009b      	lsls	r3, r3, #2
 800fe56:	4413      	add	r3, r2
 800fe58:	009b      	lsls	r3, r3, #2
 800fe5a:	440b      	add	r3, r1
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d10b      	bne.n	800fe7a <vTaskSwitchContext+0x5e>
	__asm volatile
 800fe62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe66:	b672      	cpsid	i
 800fe68:	f383 8811 	msr	BASEPRI, r3
 800fe6c:	f3bf 8f6f 	isb	sy
 800fe70:	f3bf 8f4f 	dsb	sy
 800fe74:	b662      	cpsie	i
 800fe76:	607b      	str	r3, [r7, #4]
 800fe78:	e7fe      	b.n	800fe78 <vTaskSwitchContext+0x5c>
 800fe7a:	697a      	ldr	r2, [r7, #20]
 800fe7c:	4613      	mov	r3, r2
 800fe7e:	009b      	lsls	r3, r3, #2
 800fe80:	4413      	add	r3, r2
 800fe82:	009b      	lsls	r3, r3, #2
 800fe84:	4a17      	ldr	r2, [pc, #92]	; (800fee4 <vTaskSwitchContext+0xc8>)
 800fe86:	4413      	add	r3, r2
 800fe88:	613b      	str	r3, [r7, #16]
 800fe8a:	693b      	ldr	r3, [r7, #16]
 800fe8c:	685b      	ldr	r3, [r3, #4]
 800fe8e:	685a      	ldr	r2, [r3, #4]
 800fe90:	693b      	ldr	r3, [r7, #16]
 800fe92:	605a      	str	r2, [r3, #4]
 800fe94:	693b      	ldr	r3, [r7, #16]
 800fe96:	685a      	ldr	r2, [r3, #4]
 800fe98:	693b      	ldr	r3, [r7, #16]
 800fe9a:	3308      	adds	r3, #8
 800fe9c:	429a      	cmp	r2, r3
 800fe9e:	d104      	bne.n	800feaa <vTaskSwitchContext+0x8e>
 800fea0:	693b      	ldr	r3, [r7, #16]
 800fea2:	685b      	ldr	r3, [r3, #4]
 800fea4:	685a      	ldr	r2, [r3, #4]
 800fea6:	693b      	ldr	r3, [r7, #16]
 800fea8:	605a      	str	r2, [r3, #4]
 800feaa:	693b      	ldr	r3, [r7, #16]
 800feac:	685b      	ldr	r3, [r3, #4]
 800feae:	68db      	ldr	r3, [r3, #12]
 800feb0:	4a0d      	ldr	r2, [pc, #52]	; (800fee8 <vTaskSwitchContext+0xcc>)
 800feb2:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 800feb4:	4b0c      	ldr	r3, [pc, #48]	; (800fee8 <vTaskSwitchContext+0xcc>)
 800feb6:	681a      	ldr	r2, [r3, #0]
 800feb8:	4b0c      	ldr	r3, [pc, #48]	; (800feec <vTaskSwitchContext+0xd0>)
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	429a      	cmp	r2, r3
 800febe:	d102      	bne.n	800fec6 <vTaskSwitchContext+0xaa>
 800fec0:	f00e fe7c 	bl	801ebbc <SEGGER_SYSVIEW_OnIdle>
}
 800fec4:	e004      	b.n	800fed0 <vTaskSwitchContext+0xb4>
		traceTASK_SWITCHED_IN();
 800fec6:	4b08      	ldr	r3, [pc, #32]	; (800fee8 <vTaskSwitchContext+0xcc>)
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	4618      	mov	r0, r3
 800fecc:	f00e fed6 	bl	801ec7c <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800fed0:	bf00      	nop
 800fed2:	3718      	adds	r7, #24
 800fed4:	46bd      	mov	sp, r7
 800fed6:	bd80      	pop	{r7, pc}
 800fed8:	20000750 	.word	0x20000750
 800fedc:	2000073c 	.word	0x2000073c
 800fee0:	20000730 	.word	0x20000730
 800fee4:	2000062c 	.word	0x2000062c
 800fee8:	20000628 	.word	0x20000628
 800feec:	2000074c 	.word	0x2000074c

0800fef0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b084      	sub	sp, #16
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	6078      	str	r0, [r7, #4]
 800fef8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d10b      	bne.n	800ff18 <vTaskPlaceOnEventList+0x28>
 800ff00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff04:	b672      	cpsid	i
 800ff06:	f383 8811 	msr	BASEPRI, r3
 800ff0a:	f3bf 8f6f 	isb	sy
 800ff0e:	f3bf 8f4f 	dsb	sy
 800ff12:	b662      	cpsie	i
 800ff14:	60fb      	str	r3, [r7, #12]
 800ff16:	e7fe      	b.n	800ff16 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ff18:	4b07      	ldr	r3, [pc, #28]	; (800ff38 <vTaskPlaceOnEventList+0x48>)
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	3318      	adds	r3, #24
 800ff1e:	4619      	mov	r1, r3
 800ff20:	6878      	ldr	r0, [r7, #4]
 800ff22:	f7fe f87f 	bl	800e024 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ff26:	2101      	movs	r1, #1
 800ff28:	6838      	ldr	r0, [r7, #0]
 800ff2a:	f000 fdcb 	bl	8010ac4 <prvAddCurrentTaskToDelayedList>
}
 800ff2e:	bf00      	nop
 800ff30:	3710      	adds	r7, #16
 800ff32:	46bd      	mov	sp, r7
 800ff34:	bd80      	pop	{r7, pc}
 800ff36:	bf00      	nop
 800ff38:	20000628 	.word	0x20000628

0800ff3c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ff3c:	b580      	push	{r7, lr}
 800ff3e:	b086      	sub	sp, #24
 800ff40:	af00      	add	r7, sp, #0
 800ff42:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	68db      	ldr	r3, [r3, #12]
 800ff48:	68db      	ldr	r3, [r3, #12]
 800ff4a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ff4c:	693b      	ldr	r3, [r7, #16]
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d10b      	bne.n	800ff6a <xTaskRemoveFromEventList+0x2e>
 800ff52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff56:	b672      	cpsid	i
 800ff58:	f383 8811 	msr	BASEPRI, r3
 800ff5c:	f3bf 8f6f 	isb	sy
 800ff60:	f3bf 8f4f 	dsb	sy
 800ff64:	b662      	cpsie	i
 800ff66:	60fb      	str	r3, [r7, #12]
 800ff68:	e7fe      	b.n	800ff68 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ff6a:	693b      	ldr	r3, [r7, #16]
 800ff6c:	3318      	adds	r3, #24
 800ff6e:	4618      	mov	r0, r3
 800ff70:	f7fe f891 	bl	800e096 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ff74:	4b1f      	ldr	r3, [pc, #124]	; (800fff4 <xTaskRemoveFromEventList+0xb8>)
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d120      	bne.n	800ffbe <xTaskRemoveFromEventList+0x82>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ff7c:	693b      	ldr	r3, [r7, #16]
 800ff7e:	3304      	adds	r3, #4
 800ff80:	4618      	mov	r0, r3
 800ff82:	f7fe f888 	bl	800e096 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ff86:	693b      	ldr	r3, [r7, #16]
 800ff88:	4618      	mov	r0, r3
 800ff8a:	f00e febb 	bl	801ed04 <SEGGER_SYSVIEW_OnTaskStartReady>
 800ff8e:	693b      	ldr	r3, [r7, #16]
 800ff90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff92:	2201      	movs	r2, #1
 800ff94:	409a      	lsls	r2, r3
 800ff96:	4b18      	ldr	r3, [pc, #96]	; (800fff8 <xTaskRemoveFromEventList+0xbc>)
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	4313      	orrs	r3, r2
 800ff9c:	4a16      	ldr	r2, [pc, #88]	; (800fff8 <xTaskRemoveFromEventList+0xbc>)
 800ff9e:	6013      	str	r3, [r2, #0]
 800ffa0:	693b      	ldr	r3, [r7, #16]
 800ffa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffa4:	4613      	mov	r3, r2
 800ffa6:	009b      	lsls	r3, r3, #2
 800ffa8:	4413      	add	r3, r2
 800ffaa:	009b      	lsls	r3, r3, #2
 800ffac:	4a13      	ldr	r2, [pc, #76]	; (800fffc <xTaskRemoveFromEventList+0xc0>)
 800ffae:	441a      	add	r2, r3
 800ffb0:	693b      	ldr	r3, [r7, #16]
 800ffb2:	3304      	adds	r3, #4
 800ffb4:	4619      	mov	r1, r3
 800ffb6:	4610      	mov	r0, r2
 800ffb8:	f7fe f810 	bl	800dfdc <vListInsertEnd>
 800ffbc:	e005      	b.n	800ffca <xTaskRemoveFromEventList+0x8e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ffbe:	693b      	ldr	r3, [r7, #16]
 800ffc0:	3318      	adds	r3, #24
 800ffc2:	4619      	mov	r1, r3
 800ffc4:	480e      	ldr	r0, [pc, #56]	; (8010000 <xTaskRemoveFromEventList+0xc4>)
 800ffc6:	f7fe f809 	bl	800dfdc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ffca:	693b      	ldr	r3, [r7, #16]
 800ffcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffce:	4b0d      	ldr	r3, [pc, #52]	; (8010004 <xTaskRemoveFromEventList+0xc8>)
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ffd4:	429a      	cmp	r2, r3
 800ffd6:	d905      	bls.n	800ffe4 <xTaskRemoveFromEventList+0xa8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ffd8:	2301      	movs	r3, #1
 800ffda:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ffdc:	4b0a      	ldr	r3, [pc, #40]	; (8010008 <xTaskRemoveFromEventList+0xcc>)
 800ffde:	2201      	movs	r2, #1
 800ffe0:	601a      	str	r2, [r3, #0]
 800ffe2:	e001      	b.n	800ffe8 <xTaskRemoveFromEventList+0xac>
	}
	else
	{
		xReturn = pdFALSE;
 800ffe4:	2300      	movs	r3, #0
 800ffe6:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800ffe8:	697b      	ldr	r3, [r7, #20]
}
 800ffea:	4618      	mov	r0, r3
 800ffec:	3718      	adds	r7, #24
 800ffee:	46bd      	mov	sp, r7
 800fff0:	bd80      	pop	{r7, pc}
 800fff2:	bf00      	nop
 800fff4:	20000750 	.word	0x20000750
 800fff8:	20000730 	.word	0x20000730
 800fffc:	2000062c 	.word	0x2000062c
 8010000:	200006e8 	.word	0x200006e8
 8010004:	20000628 	.word	0x20000628
 8010008:	2000073c 	.word	0x2000073c

0801000c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801000c:	b480      	push	{r7}
 801000e:	b083      	sub	sp, #12
 8010010:	af00      	add	r7, sp, #0
 8010012:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010014:	4b06      	ldr	r3, [pc, #24]	; (8010030 <vTaskInternalSetTimeOutState+0x24>)
 8010016:	681a      	ldr	r2, [r3, #0]
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801001c:	4b05      	ldr	r3, [pc, #20]	; (8010034 <vTaskInternalSetTimeOutState+0x28>)
 801001e:	681a      	ldr	r2, [r3, #0]
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	605a      	str	r2, [r3, #4]
}
 8010024:	bf00      	nop
 8010026:	370c      	adds	r7, #12
 8010028:	46bd      	mov	sp, r7
 801002a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801002e:	4770      	bx	lr
 8010030:	20000740 	.word	0x20000740
 8010034:	2000072c 	.word	0x2000072c

08010038 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010038:	b580      	push	{r7, lr}
 801003a:	b088      	sub	sp, #32
 801003c:	af00      	add	r7, sp, #0
 801003e:	6078      	str	r0, [r7, #4]
 8010040:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	2b00      	cmp	r3, #0
 8010046:	d10b      	bne.n	8010060 <xTaskCheckForTimeOut+0x28>
 8010048:	f04f 0350 	mov.w	r3, #80	; 0x50
 801004c:	b672      	cpsid	i
 801004e:	f383 8811 	msr	BASEPRI, r3
 8010052:	f3bf 8f6f 	isb	sy
 8010056:	f3bf 8f4f 	dsb	sy
 801005a:	b662      	cpsie	i
 801005c:	613b      	str	r3, [r7, #16]
 801005e:	e7fe      	b.n	801005e <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d10b      	bne.n	801007e <xTaskCheckForTimeOut+0x46>
 8010066:	f04f 0350 	mov.w	r3, #80	; 0x50
 801006a:	b672      	cpsid	i
 801006c:	f383 8811 	msr	BASEPRI, r3
 8010070:	f3bf 8f6f 	isb	sy
 8010074:	f3bf 8f4f 	dsb	sy
 8010078:	b662      	cpsie	i
 801007a:	60fb      	str	r3, [r7, #12]
 801007c:	e7fe      	b.n	801007c <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 801007e:	f000 fea3 	bl	8010dc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010082:	4b1d      	ldr	r3, [pc, #116]	; (80100f8 <xTaskCheckForTimeOut+0xc0>)
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	685b      	ldr	r3, [r3, #4]
 801008c:	69ba      	ldr	r2, [r7, #24]
 801008e:	1ad3      	subs	r3, r2, r3
 8010090:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010092:	683b      	ldr	r3, [r7, #0]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	f1b3 3fff 	cmp.w	r3, #4294967295
 801009a:	d102      	bne.n	80100a2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801009c:	2300      	movs	r3, #0
 801009e:	61fb      	str	r3, [r7, #28]
 80100a0:	e023      	b.n	80100ea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	681a      	ldr	r2, [r3, #0]
 80100a6:	4b15      	ldr	r3, [pc, #84]	; (80100fc <xTaskCheckForTimeOut+0xc4>)
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	429a      	cmp	r2, r3
 80100ac:	d007      	beq.n	80100be <xTaskCheckForTimeOut+0x86>
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	685b      	ldr	r3, [r3, #4]
 80100b2:	69ba      	ldr	r2, [r7, #24]
 80100b4:	429a      	cmp	r2, r3
 80100b6:	d302      	bcc.n	80100be <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80100b8:	2301      	movs	r3, #1
 80100ba:	61fb      	str	r3, [r7, #28]
 80100bc:	e015      	b.n	80100ea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80100be:	683b      	ldr	r3, [r7, #0]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	697a      	ldr	r2, [r7, #20]
 80100c4:	429a      	cmp	r2, r3
 80100c6:	d20b      	bcs.n	80100e0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80100c8:	683b      	ldr	r3, [r7, #0]
 80100ca:	681a      	ldr	r2, [r3, #0]
 80100cc:	697b      	ldr	r3, [r7, #20]
 80100ce:	1ad2      	subs	r2, r2, r3
 80100d0:	683b      	ldr	r3, [r7, #0]
 80100d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80100d4:	6878      	ldr	r0, [r7, #4]
 80100d6:	f7ff ff99 	bl	801000c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80100da:	2300      	movs	r3, #0
 80100dc:	61fb      	str	r3, [r7, #28]
 80100de:	e004      	b.n	80100ea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80100e0:	683b      	ldr	r3, [r7, #0]
 80100e2:	2200      	movs	r2, #0
 80100e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80100e6:	2301      	movs	r3, #1
 80100e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80100ea:	f000 fe9f 	bl	8010e2c <vPortExitCritical>

	return xReturn;
 80100ee:	69fb      	ldr	r3, [r7, #28]
}
 80100f0:	4618      	mov	r0, r3
 80100f2:	3720      	adds	r7, #32
 80100f4:	46bd      	mov	sp, r7
 80100f6:	bd80      	pop	{r7, pc}
 80100f8:	2000072c 	.word	0x2000072c
 80100fc:	20000740 	.word	0x20000740

08010100 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010100:	b480      	push	{r7}
 8010102:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010104:	4b03      	ldr	r3, [pc, #12]	; (8010114 <vTaskMissedYield+0x14>)
 8010106:	2201      	movs	r2, #1
 8010108:	601a      	str	r2, [r3, #0]
}
 801010a:	bf00      	nop
 801010c:	46bd      	mov	sp, r7
 801010e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010112:	4770      	bx	lr
 8010114:	2000073c 	.word	0x2000073c

08010118 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010118:	b580      	push	{r7, lr}
 801011a:	b082      	sub	sp, #8
 801011c:	af00      	add	r7, sp, #0
 801011e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010120:	f000 f852 	bl	80101c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010124:	4b06      	ldr	r3, [pc, #24]	; (8010140 <prvIdleTask+0x28>)
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	2b01      	cmp	r3, #1
 801012a:	d9f9      	bls.n	8010120 <prvIdleTask+0x8>
			{
				taskYIELD();
 801012c:	4b05      	ldr	r3, [pc, #20]	; (8010144 <prvIdleTask+0x2c>)
 801012e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010132:	601a      	str	r2, [r3, #0]
 8010134:	f3bf 8f4f 	dsb	sy
 8010138:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801013c:	e7f0      	b.n	8010120 <prvIdleTask+0x8>
 801013e:	bf00      	nop
 8010140:	2000062c 	.word	0x2000062c
 8010144:	e000ed04 	.word	0xe000ed04

08010148 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010148:	b580      	push	{r7, lr}
 801014a:	b082      	sub	sp, #8
 801014c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801014e:	2300      	movs	r3, #0
 8010150:	607b      	str	r3, [r7, #4]
 8010152:	e00c      	b.n	801016e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010154:	687a      	ldr	r2, [r7, #4]
 8010156:	4613      	mov	r3, r2
 8010158:	009b      	lsls	r3, r3, #2
 801015a:	4413      	add	r3, r2
 801015c:	009b      	lsls	r3, r3, #2
 801015e:	4a12      	ldr	r2, [pc, #72]	; (80101a8 <prvInitialiseTaskLists+0x60>)
 8010160:	4413      	add	r3, r2
 8010162:	4618      	mov	r0, r3
 8010164:	f7fd ff0d 	bl	800df82 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	3301      	adds	r3, #1
 801016c:	607b      	str	r3, [r7, #4]
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	2b06      	cmp	r3, #6
 8010172:	d9ef      	bls.n	8010154 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010174:	480d      	ldr	r0, [pc, #52]	; (80101ac <prvInitialiseTaskLists+0x64>)
 8010176:	f7fd ff04 	bl	800df82 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801017a:	480d      	ldr	r0, [pc, #52]	; (80101b0 <prvInitialiseTaskLists+0x68>)
 801017c:	f7fd ff01 	bl	800df82 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010180:	480c      	ldr	r0, [pc, #48]	; (80101b4 <prvInitialiseTaskLists+0x6c>)
 8010182:	f7fd fefe 	bl	800df82 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010186:	480c      	ldr	r0, [pc, #48]	; (80101b8 <prvInitialiseTaskLists+0x70>)
 8010188:	f7fd fefb 	bl	800df82 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801018c:	480b      	ldr	r0, [pc, #44]	; (80101bc <prvInitialiseTaskLists+0x74>)
 801018e:	f7fd fef8 	bl	800df82 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010192:	4b0b      	ldr	r3, [pc, #44]	; (80101c0 <prvInitialiseTaskLists+0x78>)
 8010194:	4a05      	ldr	r2, [pc, #20]	; (80101ac <prvInitialiseTaskLists+0x64>)
 8010196:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010198:	4b0a      	ldr	r3, [pc, #40]	; (80101c4 <prvInitialiseTaskLists+0x7c>)
 801019a:	4a05      	ldr	r2, [pc, #20]	; (80101b0 <prvInitialiseTaskLists+0x68>)
 801019c:	601a      	str	r2, [r3, #0]
}
 801019e:	bf00      	nop
 80101a0:	3708      	adds	r7, #8
 80101a2:	46bd      	mov	sp, r7
 80101a4:	bd80      	pop	{r7, pc}
 80101a6:	bf00      	nop
 80101a8:	2000062c 	.word	0x2000062c
 80101ac:	200006b8 	.word	0x200006b8
 80101b0:	200006cc 	.word	0x200006cc
 80101b4:	200006e8 	.word	0x200006e8
 80101b8:	200006fc 	.word	0x200006fc
 80101bc:	20000714 	.word	0x20000714
 80101c0:	200006e0 	.word	0x200006e0
 80101c4:	200006e4 	.word	0x200006e4

080101c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	b082      	sub	sp, #8
 80101cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80101ce:	e019      	b.n	8010204 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80101d0:	f000 fdfa 	bl	8010dc8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80101d4:	4b0f      	ldr	r3, [pc, #60]	; (8010214 <prvCheckTasksWaitingTermination+0x4c>)
 80101d6:	68db      	ldr	r3, [r3, #12]
 80101d8:	68db      	ldr	r3, [r3, #12]
 80101da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	3304      	adds	r3, #4
 80101e0:	4618      	mov	r0, r3
 80101e2:	f7fd ff58 	bl	800e096 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80101e6:	4b0c      	ldr	r3, [pc, #48]	; (8010218 <prvCheckTasksWaitingTermination+0x50>)
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	3b01      	subs	r3, #1
 80101ec:	4a0a      	ldr	r2, [pc, #40]	; (8010218 <prvCheckTasksWaitingTermination+0x50>)
 80101ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80101f0:	4b0a      	ldr	r3, [pc, #40]	; (801021c <prvCheckTasksWaitingTermination+0x54>)
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	3b01      	subs	r3, #1
 80101f6:	4a09      	ldr	r2, [pc, #36]	; (801021c <prvCheckTasksWaitingTermination+0x54>)
 80101f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80101fa:	f000 fe17 	bl	8010e2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80101fe:	6878      	ldr	r0, [r7, #4]
 8010200:	f000 f80e 	bl	8010220 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010204:	4b05      	ldr	r3, [pc, #20]	; (801021c <prvCheckTasksWaitingTermination+0x54>)
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	2b00      	cmp	r3, #0
 801020a:	d1e1      	bne.n	80101d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801020c:	bf00      	nop
 801020e:	3708      	adds	r7, #8
 8010210:	46bd      	mov	sp, r7
 8010212:	bd80      	pop	{r7, pc}
 8010214:	200006fc 	.word	0x200006fc
 8010218:	20000728 	.word	0x20000728
 801021c:	20000710 	.word	0x20000710

08010220 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010220:	b580      	push	{r7, lr}
 8010222:	b084      	sub	sp, #16
 8010224:	af00      	add	r7, sp, #0
 8010226:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801022e:	2b00      	cmp	r3, #0
 8010230:	d108      	bne.n	8010244 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010236:	4618      	mov	r0, r3
 8010238:	f000 fff8 	bl	801122c <vPortFree>
				vPortFree( pxTCB );
 801023c:	6878      	ldr	r0, [r7, #4]
 801023e:	f000 fff5 	bl	801122c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010242:	e019      	b.n	8010278 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801024a:	2b01      	cmp	r3, #1
 801024c:	d103      	bne.n	8010256 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801024e:	6878      	ldr	r0, [r7, #4]
 8010250:	f000 ffec 	bl	801122c <vPortFree>
	}
 8010254:	e010      	b.n	8010278 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801025c:	2b02      	cmp	r3, #2
 801025e:	d00b      	beq.n	8010278 <prvDeleteTCB+0x58>
 8010260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010264:	b672      	cpsid	i
 8010266:	f383 8811 	msr	BASEPRI, r3
 801026a:	f3bf 8f6f 	isb	sy
 801026e:	f3bf 8f4f 	dsb	sy
 8010272:	b662      	cpsie	i
 8010274:	60fb      	str	r3, [r7, #12]
 8010276:	e7fe      	b.n	8010276 <prvDeleteTCB+0x56>
	}
 8010278:	bf00      	nop
 801027a:	3710      	adds	r7, #16
 801027c:	46bd      	mov	sp, r7
 801027e:	bd80      	pop	{r7, pc}

08010280 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010280:	b480      	push	{r7}
 8010282:	b083      	sub	sp, #12
 8010284:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010286:	4b0f      	ldr	r3, [pc, #60]	; (80102c4 <prvResetNextTaskUnblockTime+0x44>)
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d101      	bne.n	8010294 <prvResetNextTaskUnblockTime+0x14>
 8010290:	2301      	movs	r3, #1
 8010292:	e000      	b.n	8010296 <prvResetNextTaskUnblockTime+0x16>
 8010294:	2300      	movs	r3, #0
 8010296:	2b00      	cmp	r3, #0
 8010298:	d004      	beq.n	80102a4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801029a:	4b0b      	ldr	r3, [pc, #44]	; (80102c8 <prvResetNextTaskUnblockTime+0x48>)
 801029c:	f04f 32ff 	mov.w	r2, #4294967295
 80102a0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80102a2:	e008      	b.n	80102b6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80102a4:	4b07      	ldr	r3, [pc, #28]	; (80102c4 <prvResetNextTaskUnblockTime+0x44>)
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	68db      	ldr	r3, [r3, #12]
 80102aa:	68db      	ldr	r3, [r3, #12]
 80102ac:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	685b      	ldr	r3, [r3, #4]
 80102b2:	4a05      	ldr	r2, [pc, #20]	; (80102c8 <prvResetNextTaskUnblockTime+0x48>)
 80102b4:	6013      	str	r3, [r2, #0]
}
 80102b6:	bf00      	nop
 80102b8:	370c      	adds	r7, #12
 80102ba:	46bd      	mov	sp, r7
 80102bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c0:	4770      	bx	lr
 80102c2:	bf00      	nop
 80102c4:	200006e0 	.word	0x200006e0
 80102c8:	20000748 	.word	0x20000748

080102cc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80102cc:	b480      	push	{r7}
 80102ce:	b083      	sub	sp, #12
 80102d0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80102d2:	4b05      	ldr	r3, [pc, #20]	; (80102e8 <xTaskGetCurrentTaskHandle+0x1c>)
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	607b      	str	r3, [r7, #4]

		return xReturn;
 80102d8:	687b      	ldr	r3, [r7, #4]
	}
 80102da:	4618      	mov	r0, r3
 80102dc:	370c      	adds	r7, #12
 80102de:	46bd      	mov	sp, r7
 80102e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102e4:	4770      	bx	lr
 80102e6:	bf00      	nop
 80102e8:	20000628 	.word	0x20000628

080102ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80102ec:	b480      	push	{r7}
 80102ee:	b083      	sub	sp, #12
 80102f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80102f2:	4b0b      	ldr	r3, [pc, #44]	; (8010320 <xTaskGetSchedulerState+0x34>)
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d102      	bne.n	8010300 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80102fa:	2301      	movs	r3, #1
 80102fc:	607b      	str	r3, [r7, #4]
 80102fe:	e008      	b.n	8010312 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010300:	4b08      	ldr	r3, [pc, #32]	; (8010324 <xTaskGetSchedulerState+0x38>)
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	2b00      	cmp	r3, #0
 8010306:	d102      	bne.n	801030e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010308:	2302      	movs	r3, #2
 801030a:	607b      	str	r3, [r7, #4]
 801030c:	e001      	b.n	8010312 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801030e:	2300      	movs	r3, #0
 8010310:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010312:	687b      	ldr	r3, [r7, #4]
	}
 8010314:	4618      	mov	r0, r3
 8010316:	370c      	adds	r7, #12
 8010318:	46bd      	mov	sp, r7
 801031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801031e:	4770      	bx	lr
 8010320:	20000734 	.word	0x20000734
 8010324:	20000750 	.word	0x20000750

08010328 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010328:	b580      	push	{r7, lr}
 801032a:	b084      	sub	sp, #16
 801032c:	af00      	add	r7, sp, #0
 801032e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010334:	2300      	movs	r3, #0
 8010336:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d073      	beq.n	8010426 <xTaskPriorityInherit+0xfe>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801033e:	68bb      	ldr	r3, [r7, #8]
 8010340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010342:	4b3b      	ldr	r3, [pc, #236]	; (8010430 <xTaskPriorityInherit+0x108>)
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010348:	429a      	cmp	r2, r3
 801034a:	d263      	bcs.n	8010414 <xTaskPriorityInherit+0xec>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801034c:	68bb      	ldr	r3, [r7, #8]
 801034e:	699b      	ldr	r3, [r3, #24]
 8010350:	2b00      	cmp	r3, #0
 8010352:	db06      	blt.n	8010362 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010354:	4b36      	ldr	r3, [pc, #216]	; (8010430 <xTaskPriorityInherit+0x108>)
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801035a:	f1c3 0207 	rsb	r2, r3, #7
 801035e:	68bb      	ldr	r3, [r7, #8]
 8010360:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010362:	68bb      	ldr	r3, [r7, #8]
 8010364:	6959      	ldr	r1, [r3, #20]
 8010366:	68bb      	ldr	r3, [r7, #8]
 8010368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801036a:	4613      	mov	r3, r2
 801036c:	009b      	lsls	r3, r3, #2
 801036e:	4413      	add	r3, r2
 8010370:	009b      	lsls	r3, r3, #2
 8010372:	4a30      	ldr	r2, [pc, #192]	; (8010434 <xTaskPriorityInherit+0x10c>)
 8010374:	4413      	add	r3, r2
 8010376:	4299      	cmp	r1, r3
 8010378:	d101      	bne.n	801037e <xTaskPriorityInherit+0x56>
 801037a:	2301      	movs	r3, #1
 801037c:	e000      	b.n	8010380 <xTaskPriorityInherit+0x58>
 801037e:	2300      	movs	r3, #0
 8010380:	2b00      	cmp	r3, #0
 8010382:	d03a      	beq.n	80103fa <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010384:	68bb      	ldr	r3, [r7, #8]
 8010386:	3304      	adds	r3, #4
 8010388:	4618      	mov	r0, r3
 801038a:	f7fd fe84 	bl	800e096 <uxListRemove>
 801038e:	4603      	mov	r3, r0
 8010390:	2b00      	cmp	r3, #0
 8010392:	d115      	bne.n	80103c0 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8010394:	68bb      	ldr	r3, [r7, #8]
 8010396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010398:	4926      	ldr	r1, [pc, #152]	; (8010434 <xTaskPriorityInherit+0x10c>)
 801039a:	4613      	mov	r3, r2
 801039c:	009b      	lsls	r3, r3, #2
 801039e:	4413      	add	r3, r2
 80103a0:	009b      	lsls	r3, r3, #2
 80103a2:	440b      	add	r3, r1
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d10a      	bne.n	80103c0 <xTaskPriorityInherit+0x98>
 80103aa:	68bb      	ldr	r3, [r7, #8]
 80103ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103ae:	2201      	movs	r2, #1
 80103b0:	fa02 f303 	lsl.w	r3, r2, r3
 80103b4:	43da      	mvns	r2, r3
 80103b6:	4b20      	ldr	r3, [pc, #128]	; (8010438 <xTaskPriorityInherit+0x110>)
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	4013      	ands	r3, r2
 80103bc:	4a1e      	ldr	r2, [pc, #120]	; (8010438 <xTaskPriorityInherit+0x110>)
 80103be:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80103c0:	4b1b      	ldr	r3, [pc, #108]	; (8010430 <xTaskPriorityInherit+0x108>)
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103c6:	68bb      	ldr	r3, [r7, #8]
 80103c8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvReaddTaskToReadyList( pxMutexHolderTCB );
 80103ca:	68bb      	ldr	r3, [r7, #8]
 80103cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103ce:	2201      	movs	r2, #1
 80103d0:	409a      	lsls	r2, r3
 80103d2:	4b19      	ldr	r3, [pc, #100]	; (8010438 <xTaskPriorityInherit+0x110>)
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	4313      	orrs	r3, r2
 80103d8:	4a17      	ldr	r2, [pc, #92]	; (8010438 <xTaskPriorityInherit+0x110>)
 80103da:	6013      	str	r3, [r2, #0]
 80103dc:	68bb      	ldr	r3, [r7, #8]
 80103de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103e0:	4613      	mov	r3, r2
 80103e2:	009b      	lsls	r3, r3, #2
 80103e4:	4413      	add	r3, r2
 80103e6:	009b      	lsls	r3, r3, #2
 80103e8:	4a12      	ldr	r2, [pc, #72]	; (8010434 <xTaskPriorityInherit+0x10c>)
 80103ea:	441a      	add	r2, r3
 80103ec:	68bb      	ldr	r3, [r7, #8]
 80103ee:	3304      	adds	r3, #4
 80103f0:	4619      	mov	r1, r3
 80103f2:	4610      	mov	r0, r2
 80103f4:	f7fd fdf2 	bl	800dfdc <vListInsertEnd>
 80103f8:	e004      	b.n	8010404 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80103fa:	4b0d      	ldr	r3, [pc, #52]	; (8010430 <xTaskPriorityInherit+0x108>)
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010400:	68bb      	ldr	r3, [r7, #8]
 8010402:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	4619      	mov	r1, r3
 8010408:	2049      	movs	r0, #73	; 0x49
 801040a:	f00d fec1 	bl	801e190 <SEGGER_SYSVIEW_RecordU32>

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801040e:	2301      	movs	r3, #1
 8010410:	60fb      	str	r3, [r7, #12]
 8010412:	e008      	b.n	8010426 <xTaskPriorityInherit+0xfe>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010414:	68bb      	ldr	r3, [r7, #8]
 8010416:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010418:	4b05      	ldr	r3, [pc, #20]	; (8010430 <xTaskPriorityInherit+0x108>)
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801041e:	429a      	cmp	r2, r3
 8010420:	d201      	bcs.n	8010426 <xTaskPriorityInherit+0xfe>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010422:	2301      	movs	r3, #1
 8010424:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010426:	68fb      	ldr	r3, [r7, #12]
	}
 8010428:	4618      	mov	r0, r3
 801042a:	3710      	adds	r7, #16
 801042c:	46bd      	mov	sp, r7
 801042e:	bd80      	pop	{r7, pc}
 8010430:	20000628 	.word	0x20000628
 8010434:	2000062c 	.word	0x2000062c
 8010438:	20000730 	.word	0x20000730

0801043c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801043c:	b580      	push	{r7, lr}
 801043e:	b086      	sub	sp, #24
 8010440:	af00      	add	r7, sp, #0
 8010442:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010448:	2300      	movs	r3, #0
 801044a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	2b00      	cmp	r3, #0
 8010450:	d075      	beq.n	801053e <xTaskPriorityDisinherit+0x102>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010452:	4b3d      	ldr	r3, [pc, #244]	; (8010548 <xTaskPriorityDisinherit+0x10c>)
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	693a      	ldr	r2, [r7, #16]
 8010458:	429a      	cmp	r2, r3
 801045a:	d00b      	beq.n	8010474 <xTaskPriorityDisinherit+0x38>
 801045c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010460:	b672      	cpsid	i
 8010462:	f383 8811 	msr	BASEPRI, r3
 8010466:	f3bf 8f6f 	isb	sy
 801046a:	f3bf 8f4f 	dsb	sy
 801046e:	b662      	cpsie	i
 8010470:	60fb      	str	r3, [r7, #12]
 8010472:	e7fe      	b.n	8010472 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8010474:	693b      	ldr	r3, [r7, #16]
 8010476:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010478:	2b00      	cmp	r3, #0
 801047a:	d10b      	bne.n	8010494 <xTaskPriorityDisinherit+0x58>
 801047c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010480:	b672      	cpsid	i
 8010482:	f383 8811 	msr	BASEPRI, r3
 8010486:	f3bf 8f6f 	isb	sy
 801048a:	f3bf 8f4f 	dsb	sy
 801048e:	b662      	cpsie	i
 8010490:	60bb      	str	r3, [r7, #8]
 8010492:	e7fe      	b.n	8010492 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8010494:	693b      	ldr	r3, [r7, #16]
 8010496:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010498:	1e5a      	subs	r2, r3, #1
 801049a:	693b      	ldr	r3, [r7, #16]
 801049c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801049e:	693b      	ldr	r3, [r7, #16]
 80104a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104a2:	693b      	ldr	r3, [r7, #16]
 80104a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80104a6:	429a      	cmp	r2, r3
 80104a8:	d049      	beq.n	801053e <xTaskPriorityDisinherit+0x102>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80104aa:	693b      	ldr	r3, [r7, #16]
 80104ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d145      	bne.n	801053e <xTaskPriorityDisinherit+0x102>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80104b2:	693b      	ldr	r3, [r7, #16]
 80104b4:	3304      	adds	r3, #4
 80104b6:	4618      	mov	r0, r3
 80104b8:	f7fd fded 	bl	800e096 <uxListRemove>
 80104bc:	4603      	mov	r3, r0
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d115      	bne.n	80104ee <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80104c2:	693b      	ldr	r3, [r7, #16]
 80104c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104c6:	4921      	ldr	r1, [pc, #132]	; (801054c <xTaskPriorityDisinherit+0x110>)
 80104c8:	4613      	mov	r3, r2
 80104ca:	009b      	lsls	r3, r3, #2
 80104cc:	4413      	add	r3, r2
 80104ce:	009b      	lsls	r3, r3, #2
 80104d0:	440b      	add	r3, r1
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d10a      	bne.n	80104ee <xTaskPriorityDisinherit+0xb2>
 80104d8:	693b      	ldr	r3, [r7, #16]
 80104da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104dc:	2201      	movs	r2, #1
 80104de:	fa02 f303 	lsl.w	r3, r2, r3
 80104e2:	43da      	mvns	r2, r3
 80104e4:	4b1a      	ldr	r3, [pc, #104]	; (8010550 <xTaskPriorityDisinherit+0x114>)
 80104e6:	681b      	ldr	r3, [r3, #0]
 80104e8:	4013      	ands	r3, r2
 80104ea:	4a19      	ldr	r2, [pc, #100]	; (8010550 <xTaskPriorityDisinherit+0x114>)
 80104ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	4619      	mov	r1, r3
 80104f2:	204a      	movs	r0, #74	; 0x4a
 80104f4:	f00d fe4c 	bl	801e190 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80104f8:	693b      	ldr	r3, [r7, #16]
 80104fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80104fc:	693b      	ldr	r3, [r7, #16]
 80104fe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010500:	693b      	ldr	r3, [r7, #16]
 8010502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010504:	f1c3 0207 	rsb	r2, r3, #7
 8010508:	693b      	ldr	r3, [r7, #16]
 801050a:	619a      	str	r2, [r3, #24]
					prvReaddTaskToReadyList( pxTCB );
 801050c:	693b      	ldr	r3, [r7, #16]
 801050e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010510:	2201      	movs	r2, #1
 8010512:	409a      	lsls	r2, r3
 8010514:	4b0e      	ldr	r3, [pc, #56]	; (8010550 <xTaskPriorityDisinherit+0x114>)
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	4313      	orrs	r3, r2
 801051a:	4a0d      	ldr	r2, [pc, #52]	; (8010550 <xTaskPriorityDisinherit+0x114>)
 801051c:	6013      	str	r3, [r2, #0]
 801051e:	693b      	ldr	r3, [r7, #16]
 8010520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010522:	4613      	mov	r3, r2
 8010524:	009b      	lsls	r3, r3, #2
 8010526:	4413      	add	r3, r2
 8010528:	009b      	lsls	r3, r3, #2
 801052a:	4a08      	ldr	r2, [pc, #32]	; (801054c <xTaskPriorityDisinherit+0x110>)
 801052c:	441a      	add	r2, r3
 801052e:	693b      	ldr	r3, [r7, #16]
 8010530:	3304      	adds	r3, #4
 8010532:	4619      	mov	r1, r3
 8010534:	4610      	mov	r0, r2
 8010536:	f7fd fd51 	bl	800dfdc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801053a:	2301      	movs	r3, #1
 801053c:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801053e:	697b      	ldr	r3, [r7, #20]
	}
 8010540:	4618      	mov	r0, r3
 8010542:	3718      	adds	r7, #24
 8010544:	46bd      	mov	sp, r7
 8010546:	bd80      	pop	{r7, pc}
 8010548:	20000628 	.word	0x20000628
 801054c:	2000062c 	.word	0x2000062c
 8010550:	20000730 	.word	0x20000730

08010554 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010554:	b580      	push	{r7, lr}
 8010556:	b088      	sub	sp, #32
 8010558:	af00      	add	r7, sp, #0
 801055a:	6078      	str	r0, [r7, #4]
 801055c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010562:	2301      	movs	r3, #1
 8010564:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	2b00      	cmp	r3, #0
 801056a:	f000 8093 	beq.w	8010694 <vTaskPriorityDisinheritAfterTimeout+0x140>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801056e:	69bb      	ldr	r3, [r7, #24]
 8010570:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010572:	2b00      	cmp	r3, #0
 8010574:	d10b      	bne.n	801058e <vTaskPriorityDisinheritAfterTimeout+0x3a>
 8010576:	f04f 0350 	mov.w	r3, #80	; 0x50
 801057a:	b672      	cpsid	i
 801057c:	f383 8811 	msr	BASEPRI, r3
 8010580:	f3bf 8f6f 	isb	sy
 8010584:	f3bf 8f4f 	dsb	sy
 8010588:	b662      	cpsie	i
 801058a:	60fb      	str	r3, [r7, #12]
 801058c:	e7fe      	b.n	801058c <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801058e:	69bb      	ldr	r3, [r7, #24]
 8010590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010592:	683a      	ldr	r2, [r7, #0]
 8010594:	429a      	cmp	r2, r3
 8010596:	d902      	bls.n	801059e <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010598:	683b      	ldr	r3, [r7, #0]
 801059a:	61fb      	str	r3, [r7, #28]
 801059c:	e002      	b.n	80105a4 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801059e:	69bb      	ldr	r3, [r7, #24]
 80105a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80105a2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80105a4:	69bb      	ldr	r3, [r7, #24]
 80105a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80105a8:	69fa      	ldr	r2, [r7, #28]
 80105aa:	429a      	cmp	r2, r3
 80105ac:	d072      	beq.n	8010694 <vTaskPriorityDisinheritAfterTimeout+0x140>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80105ae:	69bb      	ldr	r3, [r7, #24]
 80105b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80105b2:	697a      	ldr	r2, [r7, #20]
 80105b4:	429a      	cmp	r2, r3
 80105b6:	d16d      	bne.n	8010694 <vTaskPriorityDisinheritAfterTimeout+0x140>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80105b8:	4b38      	ldr	r3, [pc, #224]	; (801069c <vTaskPriorityDisinheritAfterTimeout+0x148>)
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	69ba      	ldr	r2, [r7, #24]
 80105be:	429a      	cmp	r2, r3
 80105c0:	d10b      	bne.n	80105da <vTaskPriorityDisinheritAfterTimeout+0x86>
 80105c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105c6:	b672      	cpsid	i
 80105c8:	f383 8811 	msr	BASEPRI, r3
 80105cc:	f3bf 8f6f 	isb	sy
 80105d0:	f3bf 8f4f 	dsb	sy
 80105d4:	b662      	cpsie	i
 80105d6:	60bb      	str	r3, [r7, #8]
 80105d8:	e7fe      	b.n	80105d8 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	4619      	mov	r1, r3
 80105de:	204a      	movs	r0, #74	; 0x4a
 80105e0:	f00d fdd6 	bl	801e190 <SEGGER_SYSVIEW_RecordU32>
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80105e4:	69bb      	ldr	r3, [r7, #24]
 80105e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80105e8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80105ea:	69bb      	ldr	r3, [r7, #24]
 80105ec:	69fa      	ldr	r2, [r7, #28]
 80105ee:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80105f0:	69bb      	ldr	r3, [r7, #24]
 80105f2:	699b      	ldr	r3, [r3, #24]
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	db04      	blt.n	8010602 <vTaskPriorityDisinheritAfterTimeout+0xae>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80105f8:	69fb      	ldr	r3, [r7, #28]
 80105fa:	f1c3 0207 	rsb	r2, r3, #7
 80105fe:	69bb      	ldr	r3, [r7, #24]
 8010600:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8010602:	69bb      	ldr	r3, [r7, #24]
 8010604:	6959      	ldr	r1, [r3, #20]
 8010606:	693a      	ldr	r2, [r7, #16]
 8010608:	4613      	mov	r3, r2
 801060a:	009b      	lsls	r3, r3, #2
 801060c:	4413      	add	r3, r2
 801060e:	009b      	lsls	r3, r3, #2
 8010610:	4a23      	ldr	r2, [pc, #140]	; (80106a0 <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 8010612:	4413      	add	r3, r2
 8010614:	4299      	cmp	r1, r3
 8010616:	d101      	bne.n	801061c <vTaskPriorityDisinheritAfterTimeout+0xc8>
 8010618:	2301      	movs	r3, #1
 801061a:	e000      	b.n	801061e <vTaskPriorityDisinheritAfterTimeout+0xca>
 801061c:	2300      	movs	r3, #0
 801061e:	2b00      	cmp	r3, #0
 8010620:	d038      	beq.n	8010694 <vTaskPriorityDisinheritAfterTimeout+0x140>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010622:	69bb      	ldr	r3, [r7, #24]
 8010624:	3304      	adds	r3, #4
 8010626:	4618      	mov	r0, r3
 8010628:	f7fd fd35 	bl	800e096 <uxListRemove>
 801062c:	4603      	mov	r3, r0
 801062e:	2b00      	cmp	r3, #0
 8010630:	d115      	bne.n	801065e <vTaskPriorityDisinheritAfterTimeout+0x10a>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010632:	69bb      	ldr	r3, [r7, #24]
 8010634:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010636:	491a      	ldr	r1, [pc, #104]	; (80106a0 <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 8010638:	4613      	mov	r3, r2
 801063a:	009b      	lsls	r3, r3, #2
 801063c:	4413      	add	r3, r2
 801063e:	009b      	lsls	r3, r3, #2
 8010640:	440b      	add	r3, r1
 8010642:	681b      	ldr	r3, [r3, #0]
 8010644:	2b00      	cmp	r3, #0
 8010646:	d10a      	bne.n	801065e <vTaskPriorityDisinheritAfterTimeout+0x10a>
 8010648:	69bb      	ldr	r3, [r7, #24]
 801064a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801064c:	2201      	movs	r2, #1
 801064e:	fa02 f303 	lsl.w	r3, r2, r3
 8010652:	43da      	mvns	r2, r3
 8010654:	4b13      	ldr	r3, [pc, #76]	; (80106a4 <vTaskPriorityDisinheritAfterTimeout+0x150>)
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	4013      	ands	r3, r2
 801065a:	4a12      	ldr	r2, [pc, #72]	; (80106a4 <vTaskPriorityDisinheritAfterTimeout+0x150>)
 801065c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801065e:	69bb      	ldr	r3, [r7, #24]
 8010660:	4618      	mov	r0, r3
 8010662:	f00e fb4f 	bl	801ed04 <SEGGER_SYSVIEW_OnTaskStartReady>
 8010666:	69bb      	ldr	r3, [r7, #24]
 8010668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801066a:	2201      	movs	r2, #1
 801066c:	409a      	lsls	r2, r3
 801066e:	4b0d      	ldr	r3, [pc, #52]	; (80106a4 <vTaskPriorityDisinheritAfterTimeout+0x150>)
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	4313      	orrs	r3, r2
 8010674:	4a0b      	ldr	r2, [pc, #44]	; (80106a4 <vTaskPriorityDisinheritAfterTimeout+0x150>)
 8010676:	6013      	str	r3, [r2, #0]
 8010678:	69bb      	ldr	r3, [r7, #24]
 801067a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801067c:	4613      	mov	r3, r2
 801067e:	009b      	lsls	r3, r3, #2
 8010680:	4413      	add	r3, r2
 8010682:	009b      	lsls	r3, r3, #2
 8010684:	4a06      	ldr	r2, [pc, #24]	; (80106a0 <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 8010686:	441a      	add	r2, r3
 8010688:	69bb      	ldr	r3, [r7, #24]
 801068a:	3304      	adds	r3, #4
 801068c:	4619      	mov	r1, r3
 801068e:	4610      	mov	r0, r2
 8010690:	f7fd fca4 	bl	800dfdc <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010694:	bf00      	nop
 8010696:	3720      	adds	r7, #32
 8010698:	46bd      	mov	sp, r7
 801069a:	bd80      	pop	{r7, pc}
 801069c:	20000628 	.word	0x20000628
 80106a0:	2000062c 	.word	0x2000062c
 80106a4:	20000730 	.word	0x20000730

080106a8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80106a8:	b480      	push	{r7}
 80106aa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80106ac:	4b07      	ldr	r3, [pc, #28]	; (80106cc <pvTaskIncrementMutexHeldCount+0x24>)
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	d004      	beq.n	80106be <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80106b4:	4b05      	ldr	r3, [pc, #20]	; (80106cc <pvTaskIncrementMutexHeldCount+0x24>)
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80106ba:	3201      	adds	r2, #1
 80106bc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80106be:	4b03      	ldr	r3, [pc, #12]	; (80106cc <pvTaskIncrementMutexHeldCount+0x24>)
 80106c0:	681b      	ldr	r3, [r3, #0]
	}
 80106c2:	4618      	mov	r0, r3
 80106c4:	46bd      	mov	sp, r7
 80106c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ca:	4770      	bx	lr
 80106cc:	20000628 	.word	0x20000628

080106d0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80106d0:	b580      	push	{r7, lr}
 80106d2:	b088      	sub	sp, #32
 80106d4:	af02      	add	r7, sp, #8
 80106d6:	60f8      	str	r0, [r7, #12]
 80106d8:	60b9      	str	r1, [r7, #8]
 80106da:	607a      	str	r2, [r7, #4]
 80106dc:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80106de:	f000 fb73 	bl	8010dc8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80106e2:	4b2b      	ldr	r3, [pc, #172]	; (8010790 <xTaskNotifyWait+0xc0>)
 80106e4:	681b      	ldr	r3, [r3, #0]
 80106e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80106ea:	b2db      	uxtb	r3, r3
 80106ec:	2b02      	cmp	r3, #2
 80106ee:	d01a      	beq.n	8010726 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80106f0:	4b27      	ldr	r3, [pc, #156]	; (8010790 <xTaskNotifyWait+0xc0>)
 80106f2:	681b      	ldr	r3, [r3, #0]
 80106f4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80106f6:	68fa      	ldr	r2, [r7, #12]
 80106f8:	43d2      	mvns	r2, r2
 80106fa:	400a      	ands	r2, r1
 80106fc:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80106fe:	4b24      	ldr	r3, [pc, #144]	; (8010790 <xTaskNotifyWait+0xc0>)
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	2201      	movs	r2, #1
 8010704:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8010708:	683b      	ldr	r3, [r7, #0]
 801070a:	2b00      	cmp	r3, #0
 801070c:	d00b      	beq.n	8010726 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801070e:	2101      	movs	r1, #1
 8010710:	6838      	ldr	r0, [r7, #0]
 8010712:	f000 f9d7 	bl	8010ac4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8010716:	4b1f      	ldr	r3, [pc, #124]	; (8010794 <xTaskNotifyWait+0xc4>)
 8010718:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801071c:	601a      	str	r2, [r3, #0]
 801071e:	f3bf 8f4f 	dsb	sy
 8010722:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010726:	f000 fb81 	bl	8010e2c <vPortExitCritical>

		taskENTER_CRITICAL();
 801072a:	f000 fb4d 	bl	8010dc8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();
 801072e:	687a      	ldr	r2, [r7, #4]
 8010730:	683b      	ldr	r3, [r7, #0]
 8010732:	9300      	str	r3, [sp, #0]
 8010734:	4613      	mov	r3, r2
 8010736:	68ba      	ldr	r2, [r7, #8]
 8010738:	68f9      	ldr	r1, [r7, #12]
 801073a:	2040      	movs	r0, #64	; 0x40
 801073c:	f00d fe34 	bl	801e3a8 <SEGGER_SYSVIEW_RecordU32x4>

			if( pulNotificationValue != NULL )
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	2b00      	cmp	r3, #0
 8010744:	d004      	beq.n	8010750 <xTaskNotifyWait+0x80>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8010746:	4b12      	ldr	r3, [pc, #72]	; (8010790 <xTaskNotifyWait+0xc0>)
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010750:	4b0f      	ldr	r3, [pc, #60]	; (8010790 <xTaskNotifyWait+0xc0>)
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8010758:	b2db      	uxtb	r3, r3
 801075a:	2b02      	cmp	r3, #2
 801075c:	d002      	beq.n	8010764 <xTaskNotifyWait+0x94>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 801075e:	2300      	movs	r3, #0
 8010760:	617b      	str	r3, [r7, #20]
 8010762:	e008      	b.n	8010776 <xTaskNotifyWait+0xa6>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8010764:	4b0a      	ldr	r3, [pc, #40]	; (8010790 <xTaskNotifyWait+0xc0>)
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 801076a:	68ba      	ldr	r2, [r7, #8]
 801076c:	43d2      	mvns	r2, r2
 801076e:	400a      	ands	r2, r1
 8010770:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 8010772:	2301      	movs	r3, #1
 8010774:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010776:	4b06      	ldr	r3, [pc, #24]	; (8010790 <xTaskNotifyWait+0xc0>)
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	2200      	movs	r2, #0
 801077c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 8010780:	f000 fb54 	bl	8010e2c <vPortExitCritical>

		return xReturn;
 8010784:	697b      	ldr	r3, [r7, #20]
	}
 8010786:	4618      	mov	r0, r3
 8010788:	3718      	adds	r7, #24
 801078a:	46bd      	mov	sp, r7
 801078c:	bd80      	pop	{r7, pc}
 801078e:	bf00      	nop
 8010790:	20000628 	.word	0x20000628
 8010794:	e000ed04 	.word	0xe000ed04

08010798 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8010798:	b580      	push	{r7, lr}
 801079a:	b08c      	sub	sp, #48	; 0x30
 801079c:	af02      	add	r7, sp, #8
 801079e:	60f8      	str	r0, [r7, #12]
 80107a0:	60b9      	str	r1, [r7, #8]
 80107a2:	603b      	str	r3, [r7, #0]
 80107a4:	4613      	mov	r3, r2
 80107a6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80107a8:	2301      	movs	r3, #1
 80107aa:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d10b      	bne.n	80107ca <xTaskGenericNotify+0x32>
 80107b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107b6:	b672      	cpsid	i
 80107b8:	f383 8811 	msr	BASEPRI, r3
 80107bc:	f3bf 8f6f 	isb	sy
 80107c0:	f3bf 8f4f 	dsb	sy
 80107c4:	b662      	cpsie	i
 80107c6:	61bb      	str	r3, [r7, #24]
 80107c8:	e7fe      	b.n	80107c8 <xTaskGenericNotify+0x30>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80107ce:	f000 fafb 	bl	8010dc8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80107d2:	683b      	ldr	r3, [r7, #0]
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d003      	beq.n	80107e0 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80107d8:	6a3b      	ldr	r3, [r7, #32]
 80107da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80107dc:	683b      	ldr	r3, [r7, #0]
 80107de:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80107e0:	6a3b      	ldr	r3, [r7, #32]
 80107e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80107e6:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80107e8:	6a3b      	ldr	r3, [r7, #32]
 80107ea:	2202      	movs	r2, #2
 80107ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 80107f0:	79fb      	ldrb	r3, [r7, #7]
 80107f2:	2b04      	cmp	r3, #4
 80107f4:	d827      	bhi.n	8010846 <xTaskGenericNotify+0xae>
 80107f6:	a201      	add	r2, pc, #4	; (adr r2, 80107fc <xTaskGenericNotify+0x64>)
 80107f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107fc:	08010847 	.word	0x08010847
 8010800:	08010811 	.word	0x08010811
 8010804:	0801081f 	.word	0x0801081f
 8010808:	0801082b 	.word	0x0801082b
 801080c:	08010833 	.word	0x08010833
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8010810:	6a3b      	ldr	r3, [r7, #32]
 8010812:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010814:	68bb      	ldr	r3, [r7, #8]
 8010816:	431a      	orrs	r2, r3
 8010818:	6a3b      	ldr	r3, [r7, #32]
 801081a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 801081c:	e013      	b.n	8010846 <xTaskGenericNotify+0xae>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801081e:	6a3b      	ldr	r3, [r7, #32]
 8010820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010822:	1c5a      	adds	r2, r3, #1
 8010824:	6a3b      	ldr	r3, [r7, #32]
 8010826:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8010828:	e00d      	b.n	8010846 <xTaskGenericNotify+0xae>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801082a:	6a3b      	ldr	r3, [r7, #32]
 801082c:	68ba      	ldr	r2, [r7, #8]
 801082e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8010830:	e009      	b.n	8010846 <xTaskGenericNotify+0xae>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010832:	7ffb      	ldrb	r3, [r7, #31]
 8010834:	2b02      	cmp	r3, #2
 8010836:	d003      	beq.n	8010840 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010838:	6a3b      	ldr	r3, [r7, #32]
 801083a:	68ba      	ldr	r2, [r7, #8]
 801083c:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801083e:	e001      	b.n	8010844 <xTaskGenericNotify+0xac>
						xReturn = pdFAIL;
 8010840:	2300      	movs	r3, #0
 8010842:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8010844:	bf00      	nop
					/* The task is being notified without its notify value being
					updated. */
					break;
			}

			traceTASK_NOTIFY();
 8010846:	6a3b      	ldr	r3, [r7, #32]
 8010848:	4618      	mov	r0, r3
 801084a:	f00e faff 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 801084e:	4601      	mov	r1, r0
 8010850:	79fa      	ldrb	r2, [r7, #7]
 8010852:	683b      	ldr	r3, [r7, #0]
 8010854:	9300      	str	r3, [sp, #0]
 8010856:	4613      	mov	r3, r2
 8010858:	68ba      	ldr	r2, [r7, #8]
 801085a:	203e      	movs	r0, #62	; 0x3e
 801085c:	f00d fda4 	bl	801e3a8 <SEGGER_SYSVIEW_RecordU32x4>

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010860:	7ffb      	ldrb	r3, [r7, #31]
 8010862:	2b01      	cmp	r3, #1
 8010864:	d13e      	bne.n	80108e4 <xTaskGenericNotify+0x14c>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010866:	6a3b      	ldr	r3, [r7, #32]
 8010868:	3304      	adds	r3, #4
 801086a:	4618      	mov	r0, r3
 801086c:	f7fd fc13 	bl	800e096 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8010870:	6a3b      	ldr	r3, [r7, #32]
 8010872:	4618      	mov	r0, r3
 8010874:	f00e fa46 	bl	801ed04 <SEGGER_SYSVIEW_OnTaskStartReady>
 8010878:	6a3b      	ldr	r3, [r7, #32]
 801087a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801087c:	2201      	movs	r2, #1
 801087e:	409a      	lsls	r2, r3
 8010880:	4b1c      	ldr	r3, [pc, #112]	; (80108f4 <xTaskGenericNotify+0x15c>)
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	4313      	orrs	r3, r2
 8010886:	4a1b      	ldr	r2, [pc, #108]	; (80108f4 <xTaskGenericNotify+0x15c>)
 8010888:	6013      	str	r3, [r2, #0]
 801088a:	6a3b      	ldr	r3, [r7, #32]
 801088c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801088e:	4613      	mov	r3, r2
 8010890:	009b      	lsls	r3, r3, #2
 8010892:	4413      	add	r3, r2
 8010894:	009b      	lsls	r3, r3, #2
 8010896:	4a18      	ldr	r2, [pc, #96]	; (80108f8 <xTaskGenericNotify+0x160>)
 8010898:	441a      	add	r2, r3
 801089a:	6a3b      	ldr	r3, [r7, #32]
 801089c:	3304      	adds	r3, #4
 801089e:	4619      	mov	r1, r3
 80108a0:	4610      	mov	r0, r2
 80108a2:	f7fd fb9b 	bl	800dfdc <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80108a6:	6a3b      	ldr	r3, [r7, #32]
 80108a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d00b      	beq.n	80108c6 <xTaskGenericNotify+0x12e>
 80108ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108b2:	b672      	cpsid	i
 80108b4:	f383 8811 	msr	BASEPRI, r3
 80108b8:	f3bf 8f6f 	isb	sy
 80108bc:	f3bf 8f4f 	dsb	sy
 80108c0:	b662      	cpsie	i
 80108c2:	617b      	str	r3, [r7, #20]
 80108c4:	e7fe      	b.n	80108c4 <xTaskGenericNotify+0x12c>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80108c6:	6a3b      	ldr	r3, [r7, #32]
 80108c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80108ca:	4b0c      	ldr	r3, [pc, #48]	; (80108fc <xTaskGenericNotify+0x164>)
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108d0:	429a      	cmp	r2, r3
 80108d2:	d907      	bls.n	80108e4 <xTaskGenericNotify+0x14c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80108d4:	4b0a      	ldr	r3, [pc, #40]	; (8010900 <xTaskGenericNotify+0x168>)
 80108d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80108da:	601a      	str	r2, [r3, #0]
 80108dc:	f3bf 8f4f 	dsb	sy
 80108e0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80108e4:	f000 faa2 	bl	8010e2c <vPortExitCritical>

		return xReturn;
 80108e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80108ea:	4618      	mov	r0, r3
 80108ec:	3728      	adds	r7, #40	; 0x28
 80108ee:	46bd      	mov	sp, r7
 80108f0:	bd80      	pop	{r7, pc}
 80108f2:	bf00      	nop
 80108f4:	20000730 	.word	0x20000730
 80108f8:	2000062c 	.word	0x2000062c
 80108fc:	20000628 	.word	0x20000628
 8010900:	e000ed04 	.word	0xe000ed04

08010904 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010904:	b580      	push	{r7, lr}
 8010906:	b090      	sub	sp, #64	; 0x40
 8010908:	af02      	add	r7, sp, #8
 801090a:	60f8      	str	r0, [r7, #12]
 801090c:	60b9      	str	r1, [r7, #8]
 801090e:	603b      	str	r3, [r7, #0]
 8010910:	4613      	mov	r3, r2
 8010912:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8010914:	2301      	movs	r3, #1
 8010916:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	2b00      	cmp	r3, #0
 801091c:	d10b      	bne.n	8010936 <xTaskGenericNotifyFromISR+0x32>
 801091e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010922:	b672      	cpsid	i
 8010924:	f383 8811 	msr	BASEPRI, r3
 8010928:	f3bf 8f6f 	isb	sy
 801092c:	f3bf 8f4f 	dsb	sy
 8010930:	b662      	cpsie	i
 8010932:	627b      	str	r3, [r7, #36]	; 0x24
 8010934:	e7fe      	b.n	8010934 <xTaskGenericNotifyFromISR+0x30>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010936:	f000 fb6f 	bl	8011018 <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 801093e:	f3ef 8211 	mrs	r2, BASEPRI
 8010942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010946:	b672      	cpsid	i
 8010948:	f383 8811 	msr	BASEPRI, r3
 801094c:	f3bf 8f6f 	isb	sy
 8010950:	f3bf 8f4f 	dsb	sy
 8010954:	b662      	cpsie	i
 8010956:	623a      	str	r2, [r7, #32]
 8010958:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 801095a:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801095c:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 801095e:	683b      	ldr	r3, [r7, #0]
 8010960:	2b00      	cmp	r3, #0
 8010962:	d003      	beq.n	801096c <xTaskGenericNotifyFromISR+0x68>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010966:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010968:	683b      	ldr	r3, [r7, #0]
 801096a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801096c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801096e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8010972:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010978:	2202      	movs	r2, #2
 801097a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 801097e:	79fb      	ldrb	r3, [r7, #7]
 8010980:	2b04      	cmp	r3, #4
 8010982:	d829      	bhi.n	80109d8 <xTaskGenericNotifyFromISR+0xd4>
 8010984:	a201      	add	r2, pc, #4	; (adr r2, 801098c <xTaskGenericNotifyFromISR+0x88>)
 8010986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801098a:	bf00      	nop
 801098c:	080109d9 	.word	0x080109d9
 8010990:	080109a1 	.word	0x080109a1
 8010994:	080109af 	.word	0x080109af
 8010998:	080109bb 	.word	0x080109bb
 801099c:	080109c3 	.word	0x080109c3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80109a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80109a4:	68bb      	ldr	r3, [r7, #8]
 80109a6:	431a      	orrs	r2, r3
 80109a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109aa:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80109ac:	e014      	b.n	80109d8 <xTaskGenericNotifyFromISR+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80109ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80109b2:	1c5a      	adds	r2, r3, #1
 80109b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109b6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80109b8:	e00e      	b.n	80109d8 <xTaskGenericNotifyFromISR+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80109ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109bc:	68ba      	ldr	r2, [r7, #8]
 80109be:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80109c0:	e00a      	b.n	80109d8 <xTaskGenericNotifyFromISR+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80109c2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80109c6:	2b02      	cmp	r3, #2
 80109c8:	d003      	beq.n	80109d2 <xTaskGenericNotifyFromISR+0xce>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80109ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109cc:	68ba      	ldr	r2, [r7, #8]
 80109ce:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80109d0:	e001      	b.n	80109d6 <xTaskGenericNotifyFromISR+0xd2>
						xReturn = pdFAIL;
 80109d2:	2300      	movs	r3, #0
 80109d4:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 80109d6:	bf00      	nop
					/* The task is being notified without its notify value being
					updated. */
					break;
			}

			traceTASK_NOTIFY_FROM_ISR();
 80109d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109da:	4618      	mov	r0, r3
 80109dc:	f00e fa36 	bl	801ee4c <SEGGER_SYSVIEW_ShrinkId>
 80109e0:	79f9      	ldrb	r1, [r7, #7]
 80109e2:	683b      	ldr	r3, [r7, #0]
 80109e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80109e6:	9201      	str	r2, [sp, #4]
 80109e8:	9300      	str	r3, [sp, #0]
 80109ea:	460b      	mov	r3, r1
 80109ec:	68ba      	ldr	r2, [r7, #8]
 80109ee:	4601      	mov	r1, r0
 80109f0:	203f      	movs	r0, #63	; 0x3f
 80109f2:	f00d fd6b 	bl	801e4cc <SEGGER_SYSVIEW_RecordU32x5>

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80109f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80109fa:	2b01      	cmp	r3, #1
 80109fc:	d14b      	bne.n	8010a96 <xTaskGenericNotifyFromISR+0x192>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80109fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d00b      	beq.n	8010a1e <xTaskGenericNotifyFromISR+0x11a>
	__asm volatile
 8010a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a0a:	b672      	cpsid	i
 8010a0c:	f383 8811 	msr	BASEPRI, r3
 8010a10:	f3bf 8f6f 	isb	sy
 8010a14:	f3bf 8f4f 	dsb	sy
 8010a18:	b662      	cpsie	i
 8010a1a:	61bb      	str	r3, [r7, #24]
 8010a1c:	e7fe      	b.n	8010a1c <xTaskGenericNotifyFromISR+0x118>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010a1e:	4b23      	ldr	r3, [pc, #140]	; (8010aac <xTaskGenericNotifyFromISR+0x1a8>)
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d120      	bne.n	8010a68 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a28:	3304      	adds	r3, #4
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	f7fd fb33 	bl	800e096 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a32:	4618      	mov	r0, r3
 8010a34:	f00e f966 	bl	801ed04 <SEGGER_SYSVIEW_OnTaskStartReady>
 8010a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a3c:	2201      	movs	r2, #1
 8010a3e:	409a      	lsls	r2, r3
 8010a40:	4b1b      	ldr	r3, [pc, #108]	; (8010ab0 <xTaskGenericNotifyFromISR+0x1ac>)
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	4313      	orrs	r3, r2
 8010a46:	4a1a      	ldr	r2, [pc, #104]	; (8010ab0 <xTaskGenericNotifyFromISR+0x1ac>)
 8010a48:	6013      	str	r3, [r2, #0]
 8010a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a4e:	4613      	mov	r3, r2
 8010a50:	009b      	lsls	r3, r3, #2
 8010a52:	4413      	add	r3, r2
 8010a54:	009b      	lsls	r3, r3, #2
 8010a56:	4a17      	ldr	r2, [pc, #92]	; (8010ab4 <xTaskGenericNotifyFromISR+0x1b0>)
 8010a58:	441a      	add	r2, r3
 8010a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a5c:	3304      	adds	r3, #4
 8010a5e:	4619      	mov	r1, r3
 8010a60:	4610      	mov	r0, r2
 8010a62:	f7fd fabb 	bl	800dfdc <vListInsertEnd>
 8010a66:	e005      	b.n	8010a74 <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8010a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a6a:	3318      	adds	r3, #24
 8010a6c:	4619      	mov	r1, r3
 8010a6e:	4812      	ldr	r0, [pc, #72]	; (8010ab8 <xTaskGenericNotifyFromISR+0x1b4>)
 8010a70:	f7fd fab4 	bl	800dfdc <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a78:	4b10      	ldr	r3, [pc, #64]	; (8010abc <xTaskGenericNotifyFromISR+0x1b8>)
 8010a7a:	681b      	ldr	r3, [r3, #0]
 8010a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a7e:	429a      	cmp	r2, r3
 8010a80:	d909      	bls.n	8010a96 <xTaskGenericNotifyFromISR+0x192>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010a82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d003      	beq.n	8010a90 <xTaskGenericNotifyFromISR+0x18c>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8010a88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a8a:	2201      	movs	r2, #1
 8010a8c:	601a      	str	r2, [r3, #0]
 8010a8e:	e002      	b.n	8010a96 <xTaskGenericNotifyFromISR+0x192>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 8010a90:	4b0b      	ldr	r3, [pc, #44]	; (8010ac0 <xTaskGenericNotifyFromISR+0x1bc>)
 8010a92:	2201      	movs	r2, #1
 8010a94:	601a      	str	r2, [r3, #0]
 8010a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a98:	617b      	str	r3, [r7, #20]
	__asm volatile
 8010a9a:	697b      	ldr	r3, [r7, #20]
 8010a9c:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8010aa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8010aa2:	4618      	mov	r0, r3
 8010aa4:	3738      	adds	r7, #56	; 0x38
 8010aa6:	46bd      	mov	sp, r7
 8010aa8:	bd80      	pop	{r7, pc}
 8010aaa:	bf00      	nop
 8010aac:	20000750 	.word	0x20000750
 8010ab0:	20000730 	.word	0x20000730
 8010ab4:	2000062c 	.word	0x2000062c
 8010ab8:	200006e8 	.word	0x200006e8
 8010abc:	20000628 	.word	0x20000628
 8010ac0:	2000073c 	.word	0x2000073c

08010ac4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010ac4:	b580      	push	{r7, lr}
 8010ac6:	b084      	sub	sp, #16
 8010ac8:	af00      	add	r7, sp, #0
 8010aca:	6078      	str	r0, [r7, #4]
 8010acc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010ace:	4b32      	ldr	r3, [pc, #200]	; (8010b98 <prvAddCurrentTaskToDelayedList+0xd4>)
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010ad4:	4b31      	ldr	r3, [pc, #196]	; (8010b9c <prvAddCurrentTaskToDelayedList+0xd8>)
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	3304      	adds	r3, #4
 8010ada:	4618      	mov	r0, r3
 8010adc:	f7fd fadb 	bl	800e096 <uxListRemove>
 8010ae0:	4603      	mov	r3, r0
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d10b      	bne.n	8010afe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8010ae6:	4b2d      	ldr	r3, [pc, #180]	; (8010b9c <prvAddCurrentTaskToDelayedList+0xd8>)
 8010ae8:	681b      	ldr	r3, [r3, #0]
 8010aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010aec:	2201      	movs	r2, #1
 8010aee:	fa02 f303 	lsl.w	r3, r2, r3
 8010af2:	43da      	mvns	r2, r3
 8010af4:	4b2a      	ldr	r3, [pc, #168]	; (8010ba0 <prvAddCurrentTaskToDelayedList+0xdc>)
 8010af6:	681b      	ldr	r3, [r3, #0]
 8010af8:	4013      	ands	r3, r2
 8010afa:	4a29      	ldr	r2, [pc, #164]	; (8010ba0 <prvAddCurrentTaskToDelayedList+0xdc>)
 8010afc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b04:	d110      	bne.n	8010b28 <prvAddCurrentTaskToDelayedList+0x64>
 8010b06:	683b      	ldr	r3, [r7, #0]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d00d      	beq.n	8010b28 <prvAddCurrentTaskToDelayedList+0x64>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
      traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8010b0c:	4b23      	ldr	r3, [pc, #140]	; (8010b9c <prvAddCurrentTaskToDelayedList+0xd8>)
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	211b      	movs	r1, #27
 8010b12:	4618      	mov	r0, r3
 8010b14:	f00e f93a 	bl	801ed8c <SEGGER_SYSVIEW_OnTaskStopReady>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010b18:	4b20      	ldr	r3, [pc, #128]	; (8010b9c <prvAddCurrentTaskToDelayedList+0xd8>)
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	3304      	adds	r3, #4
 8010b1e:	4619      	mov	r1, r3
 8010b20:	4820      	ldr	r0, [pc, #128]	; (8010ba4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8010b22:	f7fd fa5b 	bl	800dfdc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010b26:	e032      	b.n	8010b8e <prvAddCurrentTaskToDelayedList+0xca>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010b28:	68fa      	ldr	r2, [r7, #12]
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	4413      	add	r3, r2
 8010b2e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010b30:	4b1a      	ldr	r3, [pc, #104]	; (8010b9c <prvAddCurrentTaskToDelayedList+0xd8>)
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	68ba      	ldr	r2, [r7, #8]
 8010b36:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010b38:	68ba      	ldr	r2, [r7, #8]
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	429a      	cmp	r2, r3
 8010b3e:	d20f      	bcs.n	8010b60 <prvAddCurrentTaskToDelayedList+0x9c>
        traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8010b40:	4b16      	ldr	r3, [pc, #88]	; (8010b9c <prvAddCurrentTaskToDelayedList+0xd8>)
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	2104      	movs	r1, #4
 8010b46:	4618      	mov	r0, r3
 8010b48:	f00e f920 	bl	801ed8c <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010b4c:	4b16      	ldr	r3, [pc, #88]	; (8010ba8 <prvAddCurrentTaskToDelayedList+0xe4>)
 8010b4e:	681a      	ldr	r2, [r3, #0]
 8010b50:	4b12      	ldr	r3, [pc, #72]	; (8010b9c <prvAddCurrentTaskToDelayedList+0xd8>)
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	3304      	adds	r3, #4
 8010b56:	4619      	mov	r1, r3
 8010b58:	4610      	mov	r0, r2
 8010b5a:	f7fd fa63 	bl	800e024 <vListInsert>
}
 8010b5e:	e016      	b.n	8010b8e <prvAddCurrentTaskToDelayedList+0xca>
        traceMOVED_TASK_TO_DELAYED_LIST();
 8010b60:	4b0e      	ldr	r3, [pc, #56]	; (8010b9c <prvAddCurrentTaskToDelayedList+0xd8>)
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	2104      	movs	r1, #4
 8010b66:	4618      	mov	r0, r3
 8010b68:	f00e f910 	bl	801ed8c <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010b6c:	4b0f      	ldr	r3, [pc, #60]	; (8010bac <prvAddCurrentTaskToDelayedList+0xe8>)
 8010b6e:	681a      	ldr	r2, [r3, #0]
 8010b70:	4b0a      	ldr	r3, [pc, #40]	; (8010b9c <prvAddCurrentTaskToDelayedList+0xd8>)
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	3304      	adds	r3, #4
 8010b76:	4619      	mov	r1, r3
 8010b78:	4610      	mov	r0, r2
 8010b7a:	f7fd fa53 	bl	800e024 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010b7e:	4b0c      	ldr	r3, [pc, #48]	; (8010bb0 <prvAddCurrentTaskToDelayedList+0xec>)
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	68ba      	ldr	r2, [r7, #8]
 8010b84:	429a      	cmp	r2, r3
 8010b86:	d202      	bcs.n	8010b8e <prvAddCurrentTaskToDelayedList+0xca>
					xNextTaskUnblockTime = xTimeToWake;
 8010b88:	4a09      	ldr	r2, [pc, #36]	; (8010bb0 <prvAddCurrentTaskToDelayedList+0xec>)
 8010b8a:	68bb      	ldr	r3, [r7, #8]
 8010b8c:	6013      	str	r3, [r2, #0]
}
 8010b8e:	bf00      	nop
 8010b90:	3710      	adds	r7, #16
 8010b92:	46bd      	mov	sp, r7
 8010b94:	bd80      	pop	{r7, pc}
 8010b96:	bf00      	nop
 8010b98:	2000072c 	.word	0x2000072c
 8010b9c:	20000628 	.word	0x20000628
 8010ba0:	20000730 	.word	0x20000730
 8010ba4:	20000714 	.word	0x20000714
 8010ba8:	200006e4 	.word	0x200006e4
 8010bac:	200006e0 	.word	0x200006e0
 8010bb0:	20000748 	.word	0x20000748

08010bb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010bb4:	b480      	push	{r7}
 8010bb6:	b085      	sub	sp, #20
 8010bb8:	af00      	add	r7, sp, #0
 8010bba:	60f8      	str	r0, [r7, #12]
 8010bbc:	60b9      	str	r1, [r7, #8]
 8010bbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	3b04      	subs	r3, #4
 8010bc4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010bc6:	68fb      	ldr	r3, [r7, #12]
 8010bc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8010bcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	3b04      	subs	r3, #4
 8010bd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010bd4:	68bb      	ldr	r3, [r7, #8]
 8010bd6:	f023 0201 	bic.w	r2, r3, #1
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	3b04      	subs	r3, #4
 8010be2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010be4:	4a0c      	ldr	r2, [pc, #48]	; (8010c18 <pxPortInitialiseStack+0x64>)
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	3b14      	subs	r3, #20
 8010bee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010bf0:	687a      	ldr	r2, [r7, #4]
 8010bf2:	68fb      	ldr	r3, [r7, #12]
 8010bf4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	3b04      	subs	r3, #4
 8010bfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	f06f 0202 	mvn.w	r2, #2
 8010c02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	3b20      	subs	r3, #32
 8010c08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010c0a:	68fb      	ldr	r3, [r7, #12]
}
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	3714      	adds	r7, #20
 8010c10:	46bd      	mov	sp, r7
 8010c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c16:	4770      	bx	lr
 8010c18:	08010c1d 	.word	0x08010c1d

08010c1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010c1c:	b480      	push	{r7}
 8010c1e:	b085      	sub	sp, #20
 8010c20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010c22:	2300      	movs	r3, #0
 8010c24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010c26:	4b13      	ldr	r3, [pc, #76]	; (8010c74 <prvTaskExitError+0x58>)
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c2e:	d00b      	beq.n	8010c48 <prvTaskExitError+0x2c>
	__asm volatile
 8010c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c34:	b672      	cpsid	i
 8010c36:	f383 8811 	msr	BASEPRI, r3
 8010c3a:	f3bf 8f6f 	isb	sy
 8010c3e:	f3bf 8f4f 	dsb	sy
 8010c42:	b662      	cpsie	i
 8010c44:	60fb      	str	r3, [r7, #12]
 8010c46:	e7fe      	b.n	8010c46 <prvTaskExitError+0x2a>
 8010c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c4c:	b672      	cpsid	i
 8010c4e:	f383 8811 	msr	BASEPRI, r3
 8010c52:	f3bf 8f6f 	isb	sy
 8010c56:	f3bf 8f4f 	dsb	sy
 8010c5a:	b662      	cpsie	i
 8010c5c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010c5e:	bf00      	nop
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d0fc      	beq.n	8010c60 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010c66:	bf00      	nop
 8010c68:	3714      	adds	r7, #20
 8010c6a:	46bd      	mov	sp, r7
 8010c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c70:	4770      	bx	lr
 8010c72:	bf00      	nop
 8010c74:	20000128 	.word	0x20000128
	...

08010c80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010c80:	4b07      	ldr	r3, [pc, #28]	; (8010ca0 <pxCurrentTCBConst2>)
 8010c82:	6819      	ldr	r1, [r3, #0]
 8010c84:	6808      	ldr	r0, [r1, #0]
 8010c86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c8a:	f380 8809 	msr	PSP, r0
 8010c8e:	f3bf 8f6f 	isb	sy
 8010c92:	f04f 0000 	mov.w	r0, #0
 8010c96:	f380 8811 	msr	BASEPRI, r0
 8010c9a:	4770      	bx	lr
 8010c9c:	f3af 8000 	nop.w

08010ca0 <pxCurrentTCBConst2>:
 8010ca0:	20000628 	.word	0x20000628
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010ca4:	bf00      	nop
 8010ca6:	bf00      	nop

08010ca8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010ca8:	4808      	ldr	r0, [pc, #32]	; (8010ccc <prvPortStartFirstTask+0x24>)
 8010caa:	6800      	ldr	r0, [r0, #0]
 8010cac:	6800      	ldr	r0, [r0, #0]
 8010cae:	f380 8808 	msr	MSP, r0
 8010cb2:	f04f 0000 	mov.w	r0, #0
 8010cb6:	f380 8814 	msr	CONTROL, r0
 8010cba:	b662      	cpsie	i
 8010cbc:	b661      	cpsie	f
 8010cbe:	f3bf 8f4f 	dsb	sy
 8010cc2:	f3bf 8f6f 	isb	sy
 8010cc6:	df00      	svc	0
 8010cc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010cca:	bf00      	nop
 8010ccc:	e000ed08 	.word	0xe000ed08

08010cd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	b084      	sub	sp, #16
 8010cd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010cd6:	4b36      	ldr	r3, [pc, #216]	; (8010db0 <xPortStartScheduler+0xe0>)
 8010cd8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	781b      	ldrb	r3, [r3, #0]
 8010cde:	b2db      	uxtb	r3, r3
 8010ce0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	22ff      	movs	r2, #255	; 0xff
 8010ce6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	781b      	ldrb	r3, [r3, #0]
 8010cec:	b2db      	uxtb	r3, r3
 8010cee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010cf0:	78fb      	ldrb	r3, [r7, #3]
 8010cf2:	b2db      	uxtb	r3, r3
 8010cf4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010cf8:	b2da      	uxtb	r2, r3
 8010cfa:	4b2e      	ldr	r3, [pc, #184]	; (8010db4 <xPortStartScheduler+0xe4>)
 8010cfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010cfe:	4b2e      	ldr	r3, [pc, #184]	; (8010db8 <xPortStartScheduler+0xe8>)
 8010d00:	2207      	movs	r2, #7
 8010d02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010d04:	e009      	b.n	8010d1a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8010d06:	4b2c      	ldr	r3, [pc, #176]	; (8010db8 <xPortStartScheduler+0xe8>)
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	3b01      	subs	r3, #1
 8010d0c:	4a2a      	ldr	r2, [pc, #168]	; (8010db8 <xPortStartScheduler+0xe8>)
 8010d0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010d10:	78fb      	ldrb	r3, [r7, #3]
 8010d12:	b2db      	uxtb	r3, r3
 8010d14:	005b      	lsls	r3, r3, #1
 8010d16:	b2db      	uxtb	r3, r3
 8010d18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010d1a:	78fb      	ldrb	r3, [r7, #3]
 8010d1c:	b2db      	uxtb	r3, r3
 8010d1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010d22:	2b80      	cmp	r3, #128	; 0x80
 8010d24:	d0ef      	beq.n	8010d06 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010d26:	4b24      	ldr	r3, [pc, #144]	; (8010db8 <xPortStartScheduler+0xe8>)
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	f1c3 0307 	rsb	r3, r3, #7
 8010d2e:	2b04      	cmp	r3, #4
 8010d30:	d00b      	beq.n	8010d4a <xPortStartScheduler+0x7a>
 8010d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d36:	b672      	cpsid	i
 8010d38:	f383 8811 	msr	BASEPRI, r3
 8010d3c:	f3bf 8f6f 	isb	sy
 8010d40:	f3bf 8f4f 	dsb	sy
 8010d44:	b662      	cpsie	i
 8010d46:	60bb      	str	r3, [r7, #8]
 8010d48:	e7fe      	b.n	8010d48 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010d4a:	4b1b      	ldr	r3, [pc, #108]	; (8010db8 <xPortStartScheduler+0xe8>)
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	021b      	lsls	r3, r3, #8
 8010d50:	4a19      	ldr	r2, [pc, #100]	; (8010db8 <xPortStartScheduler+0xe8>)
 8010d52:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010d54:	4b18      	ldr	r3, [pc, #96]	; (8010db8 <xPortStartScheduler+0xe8>)
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8010d5c:	4a16      	ldr	r2, [pc, #88]	; (8010db8 <xPortStartScheduler+0xe8>)
 8010d5e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	b2da      	uxtb	r2, r3
 8010d64:	68fb      	ldr	r3, [r7, #12]
 8010d66:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010d68:	4b14      	ldr	r3, [pc, #80]	; (8010dbc <xPortStartScheduler+0xec>)
 8010d6a:	681b      	ldr	r3, [r3, #0]
 8010d6c:	4a13      	ldr	r2, [pc, #76]	; (8010dbc <xPortStartScheduler+0xec>)
 8010d6e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8010d72:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010d74:	4b11      	ldr	r3, [pc, #68]	; (8010dbc <xPortStartScheduler+0xec>)
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	4a10      	ldr	r2, [pc, #64]	; (8010dbc <xPortStartScheduler+0xec>)
 8010d7a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8010d7e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010d80:	f000 f8d4 	bl	8010f2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010d84:	4b0e      	ldr	r3, [pc, #56]	; (8010dc0 <xPortStartScheduler+0xf0>)
 8010d86:	2200      	movs	r2, #0
 8010d88:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010d8a:	f000 f8f3 	bl	8010f74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010d8e:	4b0d      	ldr	r3, [pc, #52]	; (8010dc4 <xPortStartScheduler+0xf4>)
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	4a0c      	ldr	r2, [pc, #48]	; (8010dc4 <xPortStartScheduler+0xf4>)
 8010d94:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8010d98:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010d9a:	f7ff ff85 	bl	8010ca8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010d9e:	f7ff f83d 	bl	800fe1c <vTaskSwitchContext>
	prvTaskExitError();
 8010da2:	f7ff ff3b 	bl	8010c1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010da6:	2300      	movs	r3, #0
}
 8010da8:	4618      	mov	r0, r3
 8010daa:	3710      	adds	r7, #16
 8010dac:	46bd      	mov	sp, r7
 8010dae:	bd80      	pop	{r7, pc}
 8010db0:	e000e400 	.word	0xe000e400
 8010db4:	20000754 	.word	0x20000754
 8010db8:	20000758 	.word	0x20000758
 8010dbc:	e000ed20 	.word	0xe000ed20
 8010dc0:	20000128 	.word	0x20000128
 8010dc4:	e000ef34 	.word	0xe000ef34

08010dc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010dc8:	b480      	push	{r7}
 8010dca:	b083      	sub	sp, #12
 8010dcc:	af00      	add	r7, sp, #0
 8010dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dd2:	b672      	cpsid	i
 8010dd4:	f383 8811 	msr	BASEPRI, r3
 8010dd8:	f3bf 8f6f 	isb	sy
 8010ddc:	f3bf 8f4f 	dsb	sy
 8010de0:	b662      	cpsie	i
 8010de2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010de4:	4b0f      	ldr	r3, [pc, #60]	; (8010e24 <vPortEnterCritical+0x5c>)
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	3301      	adds	r3, #1
 8010dea:	4a0e      	ldr	r2, [pc, #56]	; (8010e24 <vPortEnterCritical+0x5c>)
 8010dec:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010dee:	4b0d      	ldr	r3, [pc, #52]	; (8010e24 <vPortEnterCritical+0x5c>)
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	2b01      	cmp	r3, #1
 8010df4:	d110      	bne.n	8010e18 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010df6:	4b0c      	ldr	r3, [pc, #48]	; (8010e28 <vPortEnterCritical+0x60>)
 8010df8:	681b      	ldr	r3, [r3, #0]
 8010dfa:	b2db      	uxtb	r3, r3
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d00b      	beq.n	8010e18 <vPortEnterCritical+0x50>
 8010e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e04:	b672      	cpsid	i
 8010e06:	f383 8811 	msr	BASEPRI, r3
 8010e0a:	f3bf 8f6f 	isb	sy
 8010e0e:	f3bf 8f4f 	dsb	sy
 8010e12:	b662      	cpsie	i
 8010e14:	603b      	str	r3, [r7, #0]
 8010e16:	e7fe      	b.n	8010e16 <vPortEnterCritical+0x4e>
	}
}
 8010e18:	bf00      	nop
 8010e1a:	370c      	adds	r7, #12
 8010e1c:	46bd      	mov	sp, r7
 8010e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e22:	4770      	bx	lr
 8010e24:	20000128 	.word	0x20000128
 8010e28:	e000ed04 	.word	0xe000ed04

08010e2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010e2c:	b480      	push	{r7}
 8010e2e:	b083      	sub	sp, #12
 8010e30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010e32:	4b12      	ldr	r3, [pc, #72]	; (8010e7c <vPortExitCritical+0x50>)
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	d10b      	bne.n	8010e52 <vPortExitCritical+0x26>
 8010e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e3e:	b672      	cpsid	i
 8010e40:	f383 8811 	msr	BASEPRI, r3
 8010e44:	f3bf 8f6f 	isb	sy
 8010e48:	f3bf 8f4f 	dsb	sy
 8010e4c:	b662      	cpsie	i
 8010e4e:	607b      	str	r3, [r7, #4]
 8010e50:	e7fe      	b.n	8010e50 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8010e52:	4b0a      	ldr	r3, [pc, #40]	; (8010e7c <vPortExitCritical+0x50>)
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	3b01      	subs	r3, #1
 8010e58:	4a08      	ldr	r2, [pc, #32]	; (8010e7c <vPortExitCritical+0x50>)
 8010e5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010e5c:	4b07      	ldr	r3, [pc, #28]	; (8010e7c <vPortExitCritical+0x50>)
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d104      	bne.n	8010e6e <vPortExitCritical+0x42>
 8010e64:	2300      	movs	r3, #0
 8010e66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010e68:	683b      	ldr	r3, [r7, #0]
 8010e6a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8010e6e:	bf00      	nop
 8010e70:	370c      	adds	r7, #12
 8010e72:	46bd      	mov	sp, r7
 8010e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e78:	4770      	bx	lr
 8010e7a:	bf00      	nop
 8010e7c:	20000128 	.word	0x20000128

08010e80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010e80:	f3ef 8009 	mrs	r0, PSP
 8010e84:	f3bf 8f6f 	isb	sy
 8010e88:	4b15      	ldr	r3, [pc, #84]	; (8010ee0 <pxCurrentTCBConst>)
 8010e8a:	681a      	ldr	r2, [r3, #0]
 8010e8c:	f01e 0f10 	tst.w	lr, #16
 8010e90:	bf08      	it	eq
 8010e92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010e96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e9a:	6010      	str	r0, [r2, #0]
 8010e9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010ea0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8010ea4:	b672      	cpsid	i
 8010ea6:	f380 8811 	msr	BASEPRI, r0
 8010eaa:	f3bf 8f4f 	dsb	sy
 8010eae:	f3bf 8f6f 	isb	sy
 8010eb2:	b662      	cpsie	i
 8010eb4:	f7fe ffb2 	bl	800fe1c <vTaskSwitchContext>
 8010eb8:	f04f 0000 	mov.w	r0, #0
 8010ebc:	f380 8811 	msr	BASEPRI, r0
 8010ec0:	bc09      	pop	{r0, r3}
 8010ec2:	6819      	ldr	r1, [r3, #0]
 8010ec4:	6808      	ldr	r0, [r1, #0]
 8010ec6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010eca:	f01e 0f10 	tst.w	lr, #16
 8010ece:	bf08      	it	eq
 8010ed0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010ed4:	f380 8809 	msr	PSP, r0
 8010ed8:	f3bf 8f6f 	isb	sy
 8010edc:	4770      	bx	lr
 8010ede:	bf00      	nop

08010ee0 <pxCurrentTCBConst>:
 8010ee0:	20000628 	.word	0x20000628
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010ee4:	bf00      	nop
 8010ee6:	bf00      	nop

08010ee8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010ee8:	b580      	push	{r7, lr}
 8010eea:	b082      	sub	sp, #8
 8010eec:	af00      	add	r7, sp, #0
	__asm volatile
 8010eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ef2:	b672      	cpsid	i
 8010ef4:	f383 8811 	msr	BASEPRI, r3
 8010ef8:	f3bf 8f6f 	isb	sy
 8010efc:	f3bf 8f4f 	dsb	sy
 8010f00:	b662      	cpsie	i
 8010f02:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010f04:	f7fe fec8 	bl	800fc98 <xTaskIncrementTick>
 8010f08:	4603      	mov	r3, r0
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d003      	beq.n	8010f16 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010f0e:	4b06      	ldr	r3, [pc, #24]	; (8010f28 <SysTick_Handler+0x40>)
 8010f10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010f14:	601a      	str	r2, [r3, #0]
 8010f16:	2300      	movs	r3, #0
 8010f18:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010f1a:	683b      	ldr	r3, [r7, #0]
 8010f1c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8010f20:	bf00      	nop
 8010f22:	3708      	adds	r7, #8
 8010f24:	46bd      	mov	sp, r7
 8010f26:	bd80      	pop	{r7, pc}
 8010f28:	e000ed04 	.word	0xe000ed04

08010f2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010f2c:	b480      	push	{r7}
 8010f2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010f30:	4b0b      	ldr	r3, [pc, #44]	; (8010f60 <vPortSetupTimerInterrupt+0x34>)
 8010f32:	2200      	movs	r2, #0
 8010f34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010f36:	4b0b      	ldr	r3, [pc, #44]	; (8010f64 <vPortSetupTimerInterrupt+0x38>)
 8010f38:	2200      	movs	r2, #0
 8010f3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010f3c:	4b0a      	ldr	r3, [pc, #40]	; (8010f68 <vPortSetupTimerInterrupt+0x3c>)
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	4a0a      	ldr	r2, [pc, #40]	; (8010f6c <vPortSetupTimerInterrupt+0x40>)
 8010f42:	fba2 2303 	umull	r2, r3, r2, r3
 8010f46:	099b      	lsrs	r3, r3, #6
 8010f48:	4a09      	ldr	r2, [pc, #36]	; (8010f70 <vPortSetupTimerInterrupt+0x44>)
 8010f4a:	3b01      	subs	r3, #1
 8010f4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010f4e:	4b04      	ldr	r3, [pc, #16]	; (8010f60 <vPortSetupTimerInterrupt+0x34>)
 8010f50:	2207      	movs	r2, #7
 8010f52:	601a      	str	r2, [r3, #0]
}
 8010f54:	bf00      	nop
 8010f56:	46bd      	mov	sp, r7
 8010f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f5c:	4770      	bx	lr
 8010f5e:	bf00      	nop
 8010f60:	e000e010 	.word	0xe000e010
 8010f64:	e000e018 	.word	0xe000e018
 8010f68:	20000000 	.word	0x20000000
 8010f6c:	10624dd3 	.word	0x10624dd3
 8010f70:	e000e014 	.word	0xe000e014

08010f74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010f74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8010f84 <vPortEnableVFP+0x10>
 8010f78:	6801      	ldr	r1, [r0, #0]
 8010f7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010f7e:	6001      	str	r1, [r0, #0]
 8010f80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010f82:	bf00      	nop
 8010f84:	e000ed88 	.word	0xe000ed88

08010f88 <vSetVarulMaxPRIGROUPValue>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )
void vSetVarulMaxPRIGROUPValue( void )
{
 8010f88:	b480      	push	{r7}
 8010f8a:	b085      	sub	sp, #20
 8010f8c:	af00      	add	r7, sp, #0
	volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010f8e:	4b20      	ldr	r3, [pc, #128]	; (8011010 <vSetVarulMaxPRIGROUPValue+0x88>)
 8010f90:	60fb      	str	r3, [r7, #12]
	volatile uint8_t ucMaxPriorityValue;
	/* Determine the number of priority bits available.  First write to all
	possible bits. */
	*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	22ff      	movs	r2, #255	; 0xff
 8010f96:	701a      	strb	r2, [r3, #0]
	/* Read the value back to see how many bits stuck. */
	ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	781b      	ldrb	r3, [r3, #0]
 8010f9c:	b2db      	uxtb	r3, r3
 8010f9e:	71fb      	strb	r3, [r7, #7]
	/* Calculate the maximum acceptable priority group value for the number
	of bits read back. */
	ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010fa0:	4b1c      	ldr	r3, [pc, #112]	; (8011014 <vSetVarulMaxPRIGROUPValue+0x8c>)
 8010fa2:	2207      	movs	r2, #7
 8010fa4:	601a      	str	r2, [r3, #0]
	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010fa6:	e009      	b.n	8010fbc <vSetVarulMaxPRIGROUPValue+0x34>
	{
		ulMaxPRIGROUPValue--;
 8010fa8:	4b1a      	ldr	r3, [pc, #104]	; (8011014 <vSetVarulMaxPRIGROUPValue+0x8c>)
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	3b01      	subs	r3, #1
 8010fae:	4a19      	ldr	r2, [pc, #100]	; (8011014 <vSetVarulMaxPRIGROUPValue+0x8c>)
 8010fb0:	6013      	str	r3, [r2, #0]
		ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010fb2:	79fb      	ldrb	r3, [r7, #7]
 8010fb4:	b2db      	uxtb	r3, r3
 8010fb6:	005b      	lsls	r3, r3, #1
 8010fb8:	b2db      	uxtb	r3, r3
 8010fba:	71fb      	strb	r3, [r7, #7]
	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010fbc:	79fb      	ldrb	r3, [r7, #7]
 8010fbe:	b2db      	uxtb	r3, r3
 8010fc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010fc4:	2b80      	cmp	r3, #128	; 0x80
 8010fc6:	d0ef      	beq.n	8010fa8 <vSetVarulMaxPRIGROUPValue+0x20>
#ifdef configPRIO_BITS
	{
		/* Check the FreeRTOS configuration that defines the number of
		priority bits matches the number of priority bits actually queried
		from the hardware. */
		configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010fc8:	4b12      	ldr	r3, [pc, #72]	; (8011014 <vSetVarulMaxPRIGROUPValue+0x8c>)
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	f1c3 0307 	rsb	r3, r3, #7
 8010fd0:	2b04      	cmp	r3, #4
 8010fd2:	d00b      	beq.n	8010fec <vSetVarulMaxPRIGROUPValue+0x64>
	__asm volatile
 8010fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fd8:	b672      	cpsid	i
 8010fda:	f383 8811 	msr	BASEPRI, r3
 8010fde:	f3bf 8f6f 	isb	sy
 8010fe2:	f3bf 8f4f 	dsb	sy
 8010fe6:	b662      	cpsie	i
 8010fe8:	60bb      	str	r3, [r7, #8]
 8010fea:	e7fe      	b.n	8010fea <vSetVarulMaxPRIGROUPValue+0x62>
	}
#endif
	/* Shift the priority group value back to its position within the AIRCR
	register. */
	ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010fec:	4b09      	ldr	r3, [pc, #36]	; (8011014 <vSetVarulMaxPRIGROUPValue+0x8c>)
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	021b      	lsls	r3, r3, #8
 8010ff2:	4a08      	ldr	r2, [pc, #32]	; (8011014 <vSetVarulMaxPRIGROUPValue+0x8c>)
 8010ff4:	6013      	str	r3, [r2, #0]
	ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010ff6:	4b07      	ldr	r3, [pc, #28]	; (8011014 <vSetVarulMaxPRIGROUPValue+0x8c>)
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8010ffe:	4a05      	ldr	r2, [pc, #20]	; (8011014 <vSetVarulMaxPRIGROUPValue+0x8c>)
 8011000:	6013      	str	r3, [r2, #0]
}
 8011002:	bf00      	nop
 8011004:	3714      	adds	r7, #20
 8011006:	46bd      	mov	sp, r7
 8011008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801100c:	4770      	bx	lr
 801100e:	bf00      	nop
 8011010:	e000e400 	.word	0xe000e400
 8011014:	20000758 	.word	0x20000758

08011018 <vPortValidateInterruptPriority>:
#endif /* conifgASSERT_DEFINED */

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011018:	b480      	push	{r7}
 801101a:	b085      	sub	sp, #20
 801101c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801101e:	f3ef 8305 	mrs	r3, IPSR
 8011022:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	2b0f      	cmp	r3, #15
 8011028:	d915      	bls.n	8011056 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801102a:	4a18      	ldr	r2, [pc, #96]	; (801108c <vPortValidateInterruptPriority+0x74>)
 801102c:	68fb      	ldr	r3, [r7, #12]
 801102e:	4413      	add	r3, r2
 8011030:	781b      	ldrb	r3, [r3, #0]
 8011032:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011034:	4b16      	ldr	r3, [pc, #88]	; (8011090 <vPortValidateInterruptPriority+0x78>)
 8011036:	781b      	ldrb	r3, [r3, #0]
 8011038:	7afa      	ldrb	r2, [r7, #11]
 801103a:	429a      	cmp	r2, r3
 801103c:	d20b      	bcs.n	8011056 <vPortValidateInterruptPriority+0x3e>
 801103e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011042:	b672      	cpsid	i
 8011044:	f383 8811 	msr	BASEPRI, r3
 8011048:	f3bf 8f6f 	isb	sy
 801104c:	f3bf 8f4f 	dsb	sy
 8011050:	b662      	cpsie	i
 8011052:	607b      	str	r3, [r7, #4]
 8011054:	e7fe      	b.n	8011054 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011056:	4b0f      	ldr	r3, [pc, #60]	; (8011094 <vPortValidateInterruptPriority+0x7c>)
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801105e:	4b0e      	ldr	r3, [pc, #56]	; (8011098 <vPortValidateInterruptPriority+0x80>)
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	429a      	cmp	r2, r3
 8011064:	d90b      	bls.n	801107e <vPortValidateInterruptPriority+0x66>
 8011066:	f04f 0350 	mov.w	r3, #80	; 0x50
 801106a:	b672      	cpsid	i
 801106c:	f383 8811 	msr	BASEPRI, r3
 8011070:	f3bf 8f6f 	isb	sy
 8011074:	f3bf 8f4f 	dsb	sy
 8011078:	b662      	cpsie	i
 801107a:	603b      	str	r3, [r7, #0]
 801107c:	e7fe      	b.n	801107c <vPortValidateInterruptPriority+0x64>
	}
 801107e:	bf00      	nop
 8011080:	3714      	adds	r7, #20
 8011082:	46bd      	mov	sp, r7
 8011084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011088:	4770      	bx	lr
 801108a:	bf00      	nop
 801108c:	e000e3f0 	.word	0xe000e3f0
 8011090:	20000754 	.word	0x20000754
 8011094:	e000ed0c 	.word	0xe000ed0c
 8011098:	20000758 	.word	0x20000758

0801109c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801109c:	b580      	push	{r7, lr}
 801109e:	b08a      	sub	sp, #40	; 0x28
 80110a0:	af00      	add	r7, sp, #0
 80110a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80110a4:	2300      	movs	r3, #0
 80110a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80110a8:	f7fe fd24 	bl	800faf4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80110ac:	4b5a      	ldr	r3, [pc, #360]	; (8011218 <pvPortMalloc+0x17c>)
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d101      	bne.n	80110b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80110b4:	f000 f916 	bl	80112e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80110b8:	4b58      	ldr	r3, [pc, #352]	; (801121c <pvPortMalloc+0x180>)
 80110ba:	681a      	ldr	r2, [r3, #0]
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	4013      	ands	r3, r2
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	f040 8090 	bne.w	80111e6 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d01e      	beq.n	801110a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80110cc:	2208      	movs	r2, #8
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	4413      	add	r3, r2
 80110d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	f003 0307 	and.w	r3, r3, #7
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d015      	beq.n	801110a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	f023 0307 	bic.w	r3, r3, #7
 80110e4:	3308      	adds	r3, #8
 80110e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	f003 0307 	and.w	r3, r3, #7
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d00b      	beq.n	801110a <pvPortMalloc+0x6e>
 80110f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110f6:	b672      	cpsid	i
 80110f8:	f383 8811 	msr	BASEPRI, r3
 80110fc:	f3bf 8f6f 	isb	sy
 8011100:	f3bf 8f4f 	dsb	sy
 8011104:	b662      	cpsie	i
 8011106:	617b      	str	r3, [r7, #20]
 8011108:	e7fe      	b.n	8011108 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	2b00      	cmp	r3, #0
 801110e:	d06a      	beq.n	80111e6 <pvPortMalloc+0x14a>
 8011110:	4b43      	ldr	r3, [pc, #268]	; (8011220 <pvPortMalloc+0x184>)
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	687a      	ldr	r2, [r7, #4]
 8011116:	429a      	cmp	r2, r3
 8011118:	d865      	bhi.n	80111e6 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801111a:	4b42      	ldr	r3, [pc, #264]	; (8011224 <pvPortMalloc+0x188>)
 801111c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801111e:	4b41      	ldr	r3, [pc, #260]	; (8011224 <pvPortMalloc+0x188>)
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011124:	e004      	b.n	8011130 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011128:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801112a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801112c:	681b      	ldr	r3, [r3, #0]
 801112e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011132:	685b      	ldr	r3, [r3, #4]
 8011134:	687a      	ldr	r2, [r7, #4]
 8011136:	429a      	cmp	r2, r3
 8011138:	d903      	bls.n	8011142 <pvPortMalloc+0xa6>
 801113a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	2b00      	cmp	r3, #0
 8011140:	d1f1      	bne.n	8011126 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011142:	4b35      	ldr	r3, [pc, #212]	; (8011218 <pvPortMalloc+0x17c>)
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011148:	429a      	cmp	r2, r3
 801114a:	d04c      	beq.n	80111e6 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801114c:	6a3b      	ldr	r3, [r7, #32]
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	2208      	movs	r2, #8
 8011152:	4413      	add	r3, r2
 8011154:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011158:	681a      	ldr	r2, [r3, #0]
 801115a:	6a3b      	ldr	r3, [r7, #32]
 801115c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801115e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011160:	685a      	ldr	r2, [r3, #4]
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	1ad2      	subs	r2, r2, r3
 8011166:	2308      	movs	r3, #8
 8011168:	005b      	lsls	r3, r3, #1
 801116a:	429a      	cmp	r2, r3
 801116c:	d920      	bls.n	80111b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801116e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	4413      	add	r3, r2
 8011174:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011176:	69bb      	ldr	r3, [r7, #24]
 8011178:	f003 0307 	and.w	r3, r3, #7
 801117c:	2b00      	cmp	r3, #0
 801117e:	d00b      	beq.n	8011198 <pvPortMalloc+0xfc>
 8011180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011184:	b672      	cpsid	i
 8011186:	f383 8811 	msr	BASEPRI, r3
 801118a:	f3bf 8f6f 	isb	sy
 801118e:	f3bf 8f4f 	dsb	sy
 8011192:	b662      	cpsie	i
 8011194:	613b      	str	r3, [r7, #16]
 8011196:	e7fe      	b.n	8011196 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801119a:	685a      	ldr	r2, [r3, #4]
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	1ad2      	subs	r2, r2, r3
 80111a0:	69bb      	ldr	r3, [r7, #24]
 80111a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80111a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111a6:	687a      	ldr	r2, [r7, #4]
 80111a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80111aa:	69b8      	ldr	r0, [r7, #24]
 80111ac:	f000 f8fc 	bl	80113a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80111b0:	4b1b      	ldr	r3, [pc, #108]	; (8011220 <pvPortMalloc+0x184>)
 80111b2:	681a      	ldr	r2, [r3, #0]
 80111b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111b6:	685b      	ldr	r3, [r3, #4]
 80111b8:	1ad3      	subs	r3, r2, r3
 80111ba:	4a19      	ldr	r2, [pc, #100]	; (8011220 <pvPortMalloc+0x184>)
 80111bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80111be:	4b18      	ldr	r3, [pc, #96]	; (8011220 <pvPortMalloc+0x184>)
 80111c0:	681a      	ldr	r2, [r3, #0]
 80111c2:	4b19      	ldr	r3, [pc, #100]	; (8011228 <pvPortMalloc+0x18c>)
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	429a      	cmp	r2, r3
 80111c8:	d203      	bcs.n	80111d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80111ca:	4b15      	ldr	r3, [pc, #84]	; (8011220 <pvPortMalloc+0x184>)
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	4a16      	ldr	r2, [pc, #88]	; (8011228 <pvPortMalloc+0x18c>)
 80111d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80111d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111d4:	685a      	ldr	r2, [r3, #4]
 80111d6:	4b11      	ldr	r3, [pc, #68]	; (801121c <pvPortMalloc+0x180>)
 80111d8:	681b      	ldr	r3, [r3, #0]
 80111da:	431a      	orrs	r2, r3
 80111dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80111e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111e2:	2200      	movs	r2, #0
 80111e4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80111e6:	f7fe fc93 	bl	800fb10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80111ea:	69fb      	ldr	r3, [r7, #28]
 80111ec:	f003 0307 	and.w	r3, r3, #7
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d00b      	beq.n	801120c <pvPortMalloc+0x170>
 80111f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111f8:	b672      	cpsid	i
 80111fa:	f383 8811 	msr	BASEPRI, r3
 80111fe:	f3bf 8f6f 	isb	sy
 8011202:	f3bf 8f4f 	dsb	sy
 8011206:	b662      	cpsie	i
 8011208:	60fb      	str	r3, [r7, #12]
 801120a:	e7fe      	b.n	801120a <pvPortMalloc+0x16e>
	return pvReturn;
 801120c:	69fb      	ldr	r3, [r7, #28]
}
 801120e:	4618      	mov	r0, r3
 8011210:	3728      	adds	r7, #40	; 0x28
 8011212:	46bd      	mov	sp, r7
 8011214:	bd80      	pop	{r7, pc}
 8011216:	bf00      	nop
 8011218:	2000cab4 	.word	0x2000cab4
 801121c:	2000cac0 	.word	0x2000cac0
 8011220:	2000cab8 	.word	0x2000cab8
 8011224:	2000caac 	.word	0x2000caac
 8011228:	2000cabc 	.word	0x2000cabc

0801122c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801122c:	b580      	push	{r7, lr}
 801122e:	b086      	sub	sp, #24
 8011230:	af00      	add	r7, sp, #0
 8011232:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	2b00      	cmp	r3, #0
 801123c:	d04a      	beq.n	80112d4 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801123e:	2308      	movs	r3, #8
 8011240:	425b      	negs	r3, r3
 8011242:	697a      	ldr	r2, [r7, #20]
 8011244:	4413      	add	r3, r2
 8011246:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011248:	697b      	ldr	r3, [r7, #20]
 801124a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801124c:	693b      	ldr	r3, [r7, #16]
 801124e:	685a      	ldr	r2, [r3, #4]
 8011250:	4b22      	ldr	r3, [pc, #136]	; (80112dc <vPortFree+0xb0>)
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	4013      	ands	r3, r2
 8011256:	2b00      	cmp	r3, #0
 8011258:	d10b      	bne.n	8011272 <vPortFree+0x46>
 801125a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801125e:	b672      	cpsid	i
 8011260:	f383 8811 	msr	BASEPRI, r3
 8011264:	f3bf 8f6f 	isb	sy
 8011268:	f3bf 8f4f 	dsb	sy
 801126c:	b662      	cpsie	i
 801126e:	60fb      	str	r3, [r7, #12]
 8011270:	e7fe      	b.n	8011270 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011272:	693b      	ldr	r3, [r7, #16]
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	2b00      	cmp	r3, #0
 8011278:	d00b      	beq.n	8011292 <vPortFree+0x66>
 801127a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801127e:	b672      	cpsid	i
 8011280:	f383 8811 	msr	BASEPRI, r3
 8011284:	f3bf 8f6f 	isb	sy
 8011288:	f3bf 8f4f 	dsb	sy
 801128c:	b662      	cpsie	i
 801128e:	60bb      	str	r3, [r7, #8]
 8011290:	e7fe      	b.n	8011290 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011292:	693b      	ldr	r3, [r7, #16]
 8011294:	685a      	ldr	r2, [r3, #4]
 8011296:	4b11      	ldr	r3, [pc, #68]	; (80112dc <vPortFree+0xb0>)
 8011298:	681b      	ldr	r3, [r3, #0]
 801129a:	4013      	ands	r3, r2
 801129c:	2b00      	cmp	r3, #0
 801129e:	d019      	beq.n	80112d4 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80112a0:	693b      	ldr	r3, [r7, #16]
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d115      	bne.n	80112d4 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80112a8:	693b      	ldr	r3, [r7, #16]
 80112aa:	685a      	ldr	r2, [r3, #4]
 80112ac:	4b0b      	ldr	r3, [pc, #44]	; (80112dc <vPortFree+0xb0>)
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	43db      	mvns	r3, r3
 80112b2:	401a      	ands	r2, r3
 80112b4:	693b      	ldr	r3, [r7, #16]
 80112b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80112b8:	f7fe fc1c 	bl	800faf4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80112bc:	693b      	ldr	r3, [r7, #16]
 80112be:	685a      	ldr	r2, [r3, #4]
 80112c0:	4b07      	ldr	r3, [pc, #28]	; (80112e0 <vPortFree+0xb4>)
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	4413      	add	r3, r2
 80112c6:	4a06      	ldr	r2, [pc, #24]	; (80112e0 <vPortFree+0xb4>)
 80112c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80112ca:	6938      	ldr	r0, [r7, #16]
 80112cc:	f000 f86c 	bl	80113a8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80112d0:	f7fe fc1e 	bl	800fb10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80112d4:	bf00      	nop
 80112d6:	3718      	adds	r7, #24
 80112d8:	46bd      	mov	sp, r7
 80112da:	bd80      	pop	{r7, pc}
 80112dc:	2000cac0 	.word	0x2000cac0
 80112e0:	2000cab8 	.word	0x2000cab8

080112e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80112e4:	b480      	push	{r7}
 80112e6:	b085      	sub	sp, #20
 80112e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80112ea:	f24c 3350 	movw	r3, #50000	; 0xc350
 80112ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80112f0:	4b27      	ldr	r3, [pc, #156]	; (8011390 <prvHeapInit+0xac>)
 80112f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80112f4:	68fb      	ldr	r3, [r7, #12]
 80112f6:	f003 0307 	and.w	r3, r3, #7
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d00c      	beq.n	8011318 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80112fe:	68fb      	ldr	r3, [r7, #12]
 8011300:	3307      	adds	r3, #7
 8011302:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	f023 0307 	bic.w	r3, r3, #7
 801130a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801130c:	68ba      	ldr	r2, [r7, #8]
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	1ad3      	subs	r3, r2, r3
 8011312:	4a1f      	ldr	r2, [pc, #124]	; (8011390 <prvHeapInit+0xac>)
 8011314:	4413      	add	r3, r2
 8011316:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801131c:	4a1d      	ldr	r2, [pc, #116]	; (8011394 <prvHeapInit+0xb0>)
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011322:	4b1c      	ldr	r3, [pc, #112]	; (8011394 <prvHeapInit+0xb0>)
 8011324:	2200      	movs	r2, #0
 8011326:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	68ba      	ldr	r2, [r7, #8]
 801132c:	4413      	add	r3, r2
 801132e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011330:	2208      	movs	r2, #8
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	1a9b      	subs	r3, r3, r2
 8011336:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011338:	68fb      	ldr	r3, [r7, #12]
 801133a:	f023 0307 	bic.w	r3, r3, #7
 801133e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	4a15      	ldr	r2, [pc, #84]	; (8011398 <prvHeapInit+0xb4>)
 8011344:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011346:	4b14      	ldr	r3, [pc, #80]	; (8011398 <prvHeapInit+0xb4>)
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	2200      	movs	r2, #0
 801134c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801134e:	4b12      	ldr	r3, [pc, #72]	; (8011398 <prvHeapInit+0xb4>)
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	2200      	movs	r2, #0
 8011354:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801135a:	683b      	ldr	r3, [r7, #0]
 801135c:	68fa      	ldr	r2, [r7, #12]
 801135e:	1ad2      	subs	r2, r2, r3
 8011360:	683b      	ldr	r3, [r7, #0]
 8011362:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011364:	4b0c      	ldr	r3, [pc, #48]	; (8011398 <prvHeapInit+0xb4>)
 8011366:	681a      	ldr	r2, [r3, #0]
 8011368:	683b      	ldr	r3, [r7, #0]
 801136a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801136c:	683b      	ldr	r3, [r7, #0]
 801136e:	685b      	ldr	r3, [r3, #4]
 8011370:	4a0a      	ldr	r2, [pc, #40]	; (801139c <prvHeapInit+0xb8>)
 8011372:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011374:	683b      	ldr	r3, [r7, #0]
 8011376:	685b      	ldr	r3, [r3, #4]
 8011378:	4a09      	ldr	r2, [pc, #36]	; (80113a0 <prvHeapInit+0xbc>)
 801137a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801137c:	4b09      	ldr	r3, [pc, #36]	; (80113a4 <prvHeapInit+0xc0>)
 801137e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8011382:	601a      	str	r2, [r3, #0]
}
 8011384:	bf00      	nop
 8011386:	3714      	adds	r7, #20
 8011388:	46bd      	mov	sp, r7
 801138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801138e:	4770      	bx	lr
 8011390:	2000075c 	.word	0x2000075c
 8011394:	2000caac 	.word	0x2000caac
 8011398:	2000cab4 	.word	0x2000cab4
 801139c:	2000cabc 	.word	0x2000cabc
 80113a0:	2000cab8 	.word	0x2000cab8
 80113a4:	2000cac0 	.word	0x2000cac0

080113a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80113a8:	b480      	push	{r7}
 80113aa:	b085      	sub	sp, #20
 80113ac:	af00      	add	r7, sp, #0
 80113ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80113b0:	4b28      	ldr	r3, [pc, #160]	; (8011454 <prvInsertBlockIntoFreeList+0xac>)
 80113b2:	60fb      	str	r3, [r7, #12]
 80113b4:	e002      	b.n	80113bc <prvInsertBlockIntoFreeList+0x14>
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	60fb      	str	r3, [r7, #12]
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	687a      	ldr	r2, [r7, #4]
 80113c2:	429a      	cmp	r2, r3
 80113c4:	d8f7      	bhi.n	80113b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	685b      	ldr	r3, [r3, #4]
 80113ce:	68ba      	ldr	r2, [r7, #8]
 80113d0:	4413      	add	r3, r2
 80113d2:	687a      	ldr	r2, [r7, #4]
 80113d4:	429a      	cmp	r2, r3
 80113d6:	d108      	bne.n	80113ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	685a      	ldr	r2, [r3, #4]
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	685b      	ldr	r3, [r3, #4]
 80113e0:	441a      	add	r2, r3
 80113e2:	68fb      	ldr	r3, [r7, #12]
 80113e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	685b      	ldr	r3, [r3, #4]
 80113f2:	68ba      	ldr	r2, [r7, #8]
 80113f4:	441a      	add	r2, r3
 80113f6:	68fb      	ldr	r3, [r7, #12]
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	429a      	cmp	r2, r3
 80113fc:	d118      	bne.n	8011430 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	681a      	ldr	r2, [r3, #0]
 8011402:	4b15      	ldr	r3, [pc, #84]	; (8011458 <prvInsertBlockIntoFreeList+0xb0>)
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	429a      	cmp	r2, r3
 8011408:	d00d      	beq.n	8011426 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	685a      	ldr	r2, [r3, #4]
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	685b      	ldr	r3, [r3, #4]
 8011414:	441a      	add	r2, r3
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801141a:	68fb      	ldr	r3, [r7, #12]
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	681a      	ldr	r2, [r3, #0]
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	601a      	str	r2, [r3, #0]
 8011424:	e008      	b.n	8011438 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011426:	4b0c      	ldr	r3, [pc, #48]	; (8011458 <prvInsertBlockIntoFreeList+0xb0>)
 8011428:	681a      	ldr	r2, [r3, #0]
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	601a      	str	r2, [r3, #0]
 801142e:	e003      	b.n	8011438 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011430:	68fb      	ldr	r3, [r7, #12]
 8011432:	681a      	ldr	r2, [r3, #0]
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011438:	68fa      	ldr	r2, [r7, #12]
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	429a      	cmp	r2, r3
 801143e:	d002      	beq.n	8011446 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	687a      	ldr	r2, [r7, #4]
 8011444:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011446:	bf00      	nop
 8011448:	3714      	adds	r7, #20
 801144a:	46bd      	mov	sp, r7
 801144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011450:	4770      	bx	lr
 8011452:	bf00      	nop
 8011454:	2000caac 	.word	0x2000caac
 8011458:	2000cab4 	.word	0x2000cab4

0801145c <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 801145c:	b580      	push	{r7, lr}
 801145e:	b084      	sub	sp, #16
 8011460:	af00      	add	r7, sp, #0
 8011462:	6078      	str	r0, [r7, #4]
 8011464:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 8011466:	683b      	ldr	r3, [r7, #0]
 8011468:	681b      	ldr	r3, [r3, #0]
 801146a:	330c      	adds	r3, #12
 801146c:	461a      	mov	r2, r3
 801146e:	6839      	ldr	r1, [r7, #0]
 8011470:	6878      	ldr	r0, [r7, #4]
 8011472:	f002 f96f 	bl	8013754 <tcpip_send_msg_wait_sem>
 8011476:	4603      	mov	r3, r0
 8011478:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 801147a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801147e:	2b00      	cmp	r3, #0
 8011480:	d103      	bne.n	801148a <netconn_apimsg+0x2e>
    return apimsg->err;
 8011482:	683b      	ldr	r3, [r7, #0]
 8011484:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8011488:	e001      	b.n	801148e <netconn_apimsg+0x32>
  }
  return err;
 801148a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801148e:	4618      	mov	r0, r3
 8011490:	3710      	adds	r7, #16
 8011492:	46bd      	mov	sp, r7
 8011494:	bd80      	pop	{r7, pc}
	...

08011498 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn*
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 8011498:	b580      	push	{r7, lr}
 801149a:	b08a      	sub	sp, #40	; 0x28
 801149c:	af00      	add	r7, sp, #0
 801149e:	4603      	mov	r3, r0
 80114a0:	603a      	str	r2, [r7, #0]
 80114a2:	71fb      	strb	r3, [r7, #7]
 80114a4:	460b      	mov	r3, r1
 80114a6:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 80114a8:	79fb      	ldrb	r3, [r7, #7]
 80114aa:	6839      	ldr	r1, [r7, #0]
 80114ac:	4618      	mov	r0, r3
 80114ae:	f000 ff83 	bl	80123b8 <netconn_alloc>
 80114b2:	6278      	str	r0, [r7, #36]	; 0x24
  if (conn != NULL) {
 80114b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d054      	beq.n	8011564 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 80114ba:	79bb      	ldrb	r3, [r7, #6]
 80114bc:	753b      	strb	r3, [r7, #20]
    API_MSG_VAR_REF(msg).conn = conn;
 80114be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114c0:	60fb      	str	r3, [r7, #12]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 80114c2:	f107 030c 	add.w	r3, r7, #12
 80114c6:	4619      	mov	r1, r3
 80114c8:	4829      	ldr	r0, [pc, #164]	; (8011570 <netconn_new_with_proto_and_callback+0xd8>)
 80114ca:	f7ff ffc7 	bl	801145c <netconn_apimsg>
 80114ce:	4603      	mov	r3, r0
 80114d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (err != ERR_OK) {
 80114d4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d043      	beq.n	8011564 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 80114dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114de:	685b      	ldr	r3, [r3, #4]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d005      	beq.n	80114f0 <netconn_new_with_proto_and_callback+0x58>
 80114e4:	4b23      	ldr	r3, [pc, #140]	; (8011574 <netconn_new_with_proto_and_callback+0xdc>)
 80114e6:	2289      	movs	r2, #137	; 0x89
 80114e8:	4923      	ldr	r1, [pc, #140]	; (8011578 <netconn_new_with_proto_and_callback+0xe0>)
 80114ea:	4824      	ldr	r0, [pc, #144]	; (801157c <netconn_new_with_proto_and_callback+0xe4>)
 80114ec:	f00e fc38 	bl	801fd60 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 80114f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114f2:	3310      	adds	r3, #16
 80114f4:	4618      	mov	r0, r3
 80114f6:	f00b fe83 	bl	801d200 <sys_mbox_valid>
 80114fa:	4603      	mov	r3, r0
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	d105      	bne.n	801150c <netconn_new_with_proto_and_callback+0x74>
 8011500:	4b1c      	ldr	r3, [pc, #112]	; (8011574 <netconn_new_with_proto_and_callback+0xdc>)
 8011502:	228a      	movs	r2, #138	; 0x8a
 8011504:	491e      	ldr	r1, [pc, #120]	; (8011580 <netconn_new_with_proto_and_callback+0xe8>)
 8011506:	481d      	ldr	r0, [pc, #116]	; (801157c <netconn_new_with_proto_and_callback+0xe4>)
 8011508:	f00e fc2a 	bl	801fd60 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 801150c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801150e:	3314      	adds	r3, #20
 8011510:	4618      	mov	r0, r3
 8011512:	f00b fe75 	bl	801d200 <sys_mbox_valid>
 8011516:	4603      	mov	r3, r0
 8011518:	2b00      	cmp	r3, #0
 801151a:	d005      	beq.n	8011528 <netconn_new_with_proto_and_callback+0x90>
 801151c:	4b15      	ldr	r3, [pc, #84]	; (8011574 <netconn_new_with_proto_and_callback+0xdc>)
 801151e:	228c      	movs	r2, #140	; 0x8c
 8011520:	4918      	ldr	r1, [pc, #96]	; (8011584 <netconn_new_with_proto_and_callback+0xec>)
 8011522:	4816      	ldr	r0, [pc, #88]	; (801157c <netconn_new_with_proto_and_callback+0xe4>)
 8011524:	f00e fc1c 	bl	801fd60 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 8011528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801152a:	330c      	adds	r3, #12
 801152c:	4618      	mov	r0, r3
 801152e:	f00b fef8 	bl	801d322 <sys_sem_valid>
 8011532:	4603      	mov	r3, r0
 8011534:	2b00      	cmp	r3, #0
 8011536:	d105      	bne.n	8011544 <netconn_new_with_proto_and_callback+0xac>
 8011538:	4b0e      	ldr	r3, [pc, #56]	; (8011574 <netconn_new_with_proto_and_callback+0xdc>)
 801153a:	228f      	movs	r2, #143	; 0x8f
 801153c:	4912      	ldr	r1, [pc, #72]	; (8011588 <netconn_new_with_proto_and_callback+0xf0>)
 801153e:	480f      	ldr	r0, [pc, #60]	; (801157c <netconn_new_with_proto_and_callback+0xe4>)
 8011540:	f00e fc0e 	bl	801fd60 <iprintf>
      sys_sem_free(&conn->op_completed);
 8011544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011546:	330c      	adds	r3, #12
 8011548:	4618      	mov	r0, r3
 801154a:	f00b fedd 	bl	801d308 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 801154e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011550:	3310      	adds	r3, #16
 8011552:	4618      	mov	r0, r3
 8011554:	f00b fdb8 	bl	801d0c8 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 8011558:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801155a:	2007      	movs	r0, #7
 801155c:	f002 fd9a 	bl	8014094 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 8011560:	2300      	movs	r3, #0
 8011562:	e000      	b.n	8011566 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 8011564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011566:	4618      	mov	r0, r3
 8011568:	3728      	adds	r7, #40	; 0x28
 801156a:	46bd      	mov	sp, r7
 801156c:	bd80      	pop	{r7, pc}
 801156e:	bf00      	nop
 8011570:	08012361 	.word	0x08012361
 8011574:	080218cc 	.word	0x080218cc
 8011578:	08021900 	.word	0x08021900
 801157c:	08021924 	.word	0x08021924
 8011580:	0802194c 	.word	0x0802194c
 8011584:	08021964 	.word	0x08021964
 8011588:	08021988 	.word	0x08021988

0801158c <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 801158c:	b580      	push	{r7, lr}
 801158e:	b088      	sub	sp, #32
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	2b00      	cmp	r3, #0
 8011598:	d101      	bne.n	801159e <netconn_delete+0x12>
    return ERR_OK;
 801159a:	2300      	movs	r3, #0
 801159c:	e016      	b.n	80115cc <netconn_delete+0x40>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	60bb      	str	r3, [r7, #8]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 80115a2:	2329      	movs	r3, #41	; 0x29
 80115a4:	747b      	strb	r3, [r7, #17]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 80115a6:	f107 0308 	add.w	r3, r7, #8
 80115aa:	4619      	mov	r1, r3
 80115ac:	4809      	ldr	r0, [pc, #36]	; (80115d4 <netconn_delete+0x48>)
 80115ae:	f7ff ff55 	bl	801145c <netconn_apimsg>
 80115b2:	4603      	mov	r3, r0
 80115b4:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 80115b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d002      	beq.n	80115c4 <netconn_delete+0x38>
    return err;
 80115be:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80115c2:	e003      	b.n	80115cc <netconn_delete+0x40>
  }

  netconn_free(conn);
 80115c4:	6878      	ldr	r0, [r7, #4]
 80115c6:	f000 ff67 	bl	8012498 <netconn_free>

  return ERR_OK;
 80115ca:	2300      	movs	r3, #0
}
 80115cc:	4618      	mov	r0, r3
 80115ce:	3720      	adds	r7, #32
 80115d0:	46bd      	mov	sp, r7
 80115d2:	bd80      	pop	{r7, pc}
 80115d4:	0801291d 	.word	0x0801291d

080115d8 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 80115d8:	b580      	push	{r7, lr}
 80115da:	b08a      	sub	sp, #40	; 0x28
 80115dc:	af00      	add	r7, sp, #0
 80115de:	60f8      	str	r0, [r7, #12]
 80115e0:	60b9      	str	r1, [r7, #8]
 80115e2:	4613      	mov	r3, r2
 80115e4:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  
  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 80115e6:	68fb      	ldr	r3, [r7, #12]
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d108      	bne.n	80115fe <netconn_bind+0x26>
 80115ec:	4b11      	ldr	r3, [pc, #68]	; (8011634 <netconn_bind+0x5c>)
 80115ee:	22ff      	movs	r2, #255	; 0xff
 80115f0:	4911      	ldr	r1, [pc, #68]	; (8011638 <netconn_bind+0x60>)
 80115f2:	4812      	ldr	r0, [pc, #72]	; (801163c <netconn_bind+0x64>)
 80115f4:	f00e fbb4 	bl	801fd60 <iprintf>
 80115f8:	f06f 030f 	mvn.w	r3, #15
 80115fc:	e015      	b.n	801162a <netconn_bind+0x52>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 80115fe:	68bb      	ldr	r3, [r7, #8]
 8011600:	2b00      	cmp	r3, #0
 8011602:	d101      	bne.n	8011608 <netconn_bind+0x30>
    addr = IP4_ADDR_ANY;
 8011604:	4b0e      	ldr	r3, [pc, #56]	; (8011640 <netconn_bind+0x68>)
 8011606:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8011608:	68fb      	ldr	r3, [r7, #12]
 801160a:	613b      	str	r3, [r7, #16]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 801160c:	68bb      	ldr	r3, [r7, #8]
 801160e:	61bb      	str	r3, [r7, #24]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 8011610:	88fb      	ldrh	r3, [r7, #6]
 8011612:	83bb      	strh	r3, [r7, #28]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 8011614:	f107 0310 	add.w	r3, r7, #16
 8011618:	4619      	mov	r1, r3
 801161a:	480a      	ldr	r0, [pc, #40]	; (8011644 <netconn_bind+0x6c>)
 801161c:	f7ff ff1e 	bl	801145c <netconn_apimsg>
 8011620:	4603      	mov	r3, r0
 8011622:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  API_MSG_VAR_FREE(msg);

  return err;
 8011626:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801162a:	4618      	mov	r0, r3
 801162c:	3728      	adds	r7, #40	; 0x28
 801162e:	46bd      	mov	sp, r7
 8011630:	bd80      	pop	{r7, pc}
 8011632:	bf00      	nop
 8011634:	080218cc 	.word	0x080218cc
 8011638:	08021a04 	.word	0x08021a04
 801163c:	08021924 	.word	0x08021924
 8011640:	080241c0 	.word	0x080241c0
 8011644:	08012b21 	.word	0x08012b21

08011648 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b088      	sub	sp, #32
 801164c:	af00      	add	r7, sp, #0
 801164e:	6078      	str	r0, [r7, #4]
 8011650:	460b      	mov	r3, r1
 8011652:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	2b00      	cmp	r3, #0
 8011658:	d109      	bne.n	801166e <netconn_listen_with_backlog+0x26>
 801165a:	4b0d      	ldr	r3, [pc, #52]	; (8011690 <netconn_listen_with_backlog+0x48>)
 801165c:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8011660:	490c      	ldr	r1, [pc, #48]	; (8011694 <netconn_listen_with_backlog+0x4c>)
 8011662:	480d      	ldr	r0, [pc, #52]	; (8011698 <netconn_listen_with_backlog+0x50>)
 8011664:	f00e fb7c 	bl	801fd60 <iprintf>
 8011668:	f06f 030f 	mvn.w	r3, #15
 801166c:	e00b      	b.n	8011686 <netconn_listen_with_backlog+0x3e>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	60bb      	str	r3, [r7, #8]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 8011672:	f107 0308 	add.w	r3, r7, #8
 8011676:	4619      	mov	r1, r3
 8011678:	4808      	ldr	r0, [pc, #32]	; (801169c <netconn_listen_with_backlog+0x54>)
 801167a:	f7ff feef 	bl	801145c <netconn_apimsg>
 801167e:	4603      	mov	r3, r0
 8011680:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  return err;
 8011682:	f997 301f 	ldrsb.w	r3, [r7, #31]
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 8011686:	4618      	mov	r0, r3
 8011688:	3720      	adds	r7, #32
 801168a:	46bd      	mov	sp, r7
 801168c:	bd80      	pop	{r7, pc}
 801168e:	bf00      	nop
 8011690:	080218cc 	.word	0x080218cc
 8011694:	08021a64 	.word	0x08021a64
 8011698:	08021924 	.word	0x08021924
 801169c:	08012be1 	.word	0x08012be1

080116a0 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 80116a0:	b580      	push	{r7, lr}
 80116a2:	b086      	sub	sp, #24
 80116a4:	af00      	add	r7, sp, #0
 80116a6:	6078      	str	r0, [r7, #4]
 80116a8:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 80116aa:	683b      	ldr	r3, [r7, #0]
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d109      	bne.n	80116c4 <netconn_accept+0x24>
 80116b0:	4b34      	ldr	r3, [pc, #208]	; (8011784 <netconn_accept+0xe4>)
 80116b2:	f240 128d 	movw	r2, #397	; 0x18d
 80116b6:	4934      	ldr	r1, [pc, #208]	; (8011788 <netconn_accept+0xe8>)
 80116b8:	4834      	ldr	r0, [pc, #208]	; (801178c <netconn_accept+0xec>)
 80116ba:	f00e fb51 	bl	801fd60 <iprintf>
 80116be:	f06f 030f 	mvn.w	r3, #15
 80116c2:	e05b      	b.n	801177c <netconn_accept+0xdc>
  *new_conn = NULL;
 80116c4:	683b      	ldr	r3, [r7, #0]
 80116c6:	2200      	movs	r2, #0
 80116c8:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d109      	bne.n	80116e4 <netconn_accept+0x44>
 80116d0:	4b2c      	ldr	r3, [pc, #176]	; (8011784 <netconn_accept+0xe4>)
 80116d2:	f240 128f 	movw	r2, #399	; 0x18f
 80116d6:	492e      	ldr	r1, [pc, #184]	; (8011790 <netconn_accept+0xf0>)
 80116d8:	482c      	ldr	r0, [pc, #176]	; (801178c <netconn_accept+0xec>)
 80116da:	f00e fb41 	bl	801fd60 <iprintf>
 80116de:	f06f 030f 	mvn.w	r3, #15
 80116e2:	e04b      	b.n	801177c <netconn_accept+0xdc>

  if (ERR_IS_FATAL(conn->last_err)) {
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80116ea:	f113 0f0c 	cmn.w	r3, #12
 80116ee:	da03      	bge.n	80116f8 <netconn_accept+0x58>
    /* don't recv on fatal errors: this might block the application task
       waiting on acceptmbox forever! */
    return conn->last_err;
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80116f6:	e041      	b.n	801177c <netconn_accept+0xdc>
  }
  if (!sys_mbox_valid(&conn->acceptmbox)) {
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	3314      	adds	r3, #20
 80116fc:	4618      	mov	r0, r3
 80116fe:	f00b fd7f 	bl	801d200 <sys_mbox_valid>
 8011702:	4603      	mov	r3, r0
 8011704:	2b00      	cmp	r3, #0
 8011706:	d102      	bne.n	801170e <netconn_accept+0x6e>
    return ERR_CLSD;
 8011708:	f06f 030e 	mvn.w	r3, #14
 801170c:	e036      	b.n	801177c <netconn_accept+0xdc>
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_TIMEOUT;
  }
#else
  sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	3314      	adds	r3, #20
 8011712:	f107 010c 	add.w	r1, r7, #12
 8011716:	2200      	movs	r2, #0
 8011718:	4618      	mov	r0, r3
 801171a:	f00b fd16 	bl	801d14a <sys_arch_mbox_fetch>
#endif /* LWIP_SO_RCVTIMEO*/
  newconn = (struct netconn *)accept_ptr;
 801171e:	68fb      	ldr	r3, [r7, #12]
 8011720:	617b      	str	r3, [r7, #20]
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011726:	2b00      	cmp	r3, #0
 8011728:	d005      	beq.n	8011736 <netconn_accept+0x96>
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801172e:	2200      	movs	r2, #0
 8011730:	2101      	movs	r1, #1
 8011732:	6878      	ldr	r0, [r7, #4]
 8011734:	4798      	blx	r3

  if (accept_ptr == &netconn_aborted) {
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	4a16      	ldr	r2, [pc, #88]	; (8011794 <netconn_accept+0xf4>)
 801173a:	4293      	cmp	r3, r2
 801173c:	d102      	bne.n	8011744 <netconn_accept+0xa4>
    /* a connection has been aborted: out of pcbs or out of netconns during accept */
    /* @todo: set netconn error, but this would be fatal and thus block further accepts */
#if TCP_LISTEN_BACKLOG
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_ABRT;
 801173e:	f06f 030c 	mvn.w	r3, #12
 8011742:	e01b      	b.n	801177c <netconn_accept+0xdc>
  }
  if (newconn == NULL) {
 8011744:	697b      	ldr	r3, [r7, #20]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d114      	bne.n	8011774 <netconn_accept+0xd4>
    /* connection has been aborted */
    /* in this special case, we set the netconn error from application thread, as
       on a ready-to-accept listening netconn, there should not be anything running
       in tcpip_thread */
    NETCONN_SET_SAFE_ERR(conn, ERR_CLSD);
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	2b00      	cmp	r3, #0
 801174e:	d00e      	beq.n	801176e <netconn_accept+0xce>
 8011750:	f00b fe72 	bl	801d438 <sys_arch_protect>
 8011754:	6138      	str	r0, [r7, #16]
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801175c:	f113 0f0c 	cmn.w	r3, #12
 8011760:	db02      	blt.n	8011768 <netconn_accept+0xc8>
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	22f1      	movs	r2, #241	; 0xf1
 8011766:	721a      	strb	r2, [r3, #8]
 8011768:	6938      	ldr	r0, [r7, #16]
 801176a:	f00b fe73 	bl	801d454 <sys_arch_unprotect>
#if TCP_LISTEN_BACKLOG
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_CLSD;
 801176e:	f06f 030e 	mvn.w	r3, #14
 8011772:	e003      	b.n	801177c <netconn_accept+0xdc>
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 8011774:	683b      	ldr	r3, [r7, #0]
 8011776:	697a      	ldr	r2, [r7, #20]
 8011778:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 801177a:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 801177c:	4618      	mov	r0, r3
 801177e:	3718      	adds	r7, #24
 8011780:	46bd      	mov	sp, r7
 8011782:	bd80      	pop	{r7, pc}
 8011784:	080218cc 	.word	0x080218cc
 8011788:	08021a84 	.word	0x08021a84
 801178c:	08021924 	.word	0x08021924
 8011790:	08021aa4 	.word	0x08021aa4
 8011794:	20012ac4 	.word	0x20012ac4

08011798 <netconn_recv_data>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf)
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b08a      	sub	sp, #40	; 0x28
 801179c:	af00      	add	r7, sp, #0
 801179e:	6078      	str	r0, [r7, #4]
 80117a0:	6039      	str	r1, [r7, #0]
  void *buf = NULL;
 80117a2:	2300      	movs	r3, #0
 80117a4:	623b      	str	r3, [r7, #32]
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 80117a6:	683b      	ldr	r3, [r7, #0]
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d109      	bne.n	80117c0 <netconn_recv_data+0x28>
 80117ac:	4b5c      	ldr	r3, [pc, #368]	; (8011920 <netconn_recv_data+0x188>)
 80117ae:	f240 12e7 	movw	r2, #487	; 0x1e7
 80117b2:	495c      	ldr	r1, [pc, #368]	; (8011924 <netconn_recv_data+0x18c>)
 80117b4:	485c      	ldr	r0, [pc, #368]	; (8011928 <netconn_recv_data+0x190>)
 80117b6:	f00e fad3 	bl	801fd60 <iprintf>
 80117ba:	f06f 030f 	mvn.w	r3, #15
 80117be:	e0aa      	b.n	8011916 <netconn_recv_data+0x17e>
  *new_buf = NULL;
 80117c0:	683b      	ldr	r3, [r7, #0]
 80117c2:	2200      	movs	r2, #0
 80117c4:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d109      	bne.n	80117e0 <netconn_recv_data+0x48>
 80117cc:	4b54      	ldr	r3, [pc, #336]	; (8011920 <netconn_recv_data+0x188>)
 80117ce:	f240 12e9 	movw	r2, #489	; 0x1e9
 80117d2:	4956      	ldr	r1, [pc, #344]	; (801192c <netconn_recv_data+0x194>)
 80117d4:	4854      	ldr	r0, [pc, #336]	; (8011928 <netconn_recv_data+0x190>)
 80117d6:	f00e fac3 	bl	801fd60 <iprintf>
 80117da:	f06f 030f 	mvn.w	r3, #15
 80117de:	e09a      	b.n	8011916 <netconn_recv_data+0x17e>
#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	781b      	ldrb	r3, [r3, #0]
 80117e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80117e8:	2b10      	cmp	r3, #16
 80117ea:	d115      	bne.n	8011818 <netconn_recv_data+0x80>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    if (!sys_mbox_valid(&conn->recvmbox)) {
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	3310      	adds	r3, #16
 80117f0:	4618      	mov	r0, r3
 80117f2:	f00b fd05 	bl	801d200 <sys_mbox_valid>
 80117f6:	4603      	mov	r3, r0
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d10d      	bne.n	8011818 <netconn_recv_data+0x80>
      /* This happens when calling this function after receiving FIN */
      return sys_mbox_valid(&conn->acceptmbox) ? ERR_CONN : ERR_CLSD;
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	3314      	adds	r3, #20
 8011800:	4618      	mov	r0, r3
 8011802:	f00b fcfd 	bl	801d200 <sys_mbox_valid>
 8011806:	4603      	mov	r3, r0
 8011808:	2b00      	cmp	r3, #0
 801180a:	d002      	beq.n	8011812 <netconn_recv_data+0x7a>
 801180c:	f06f 030a 	mvn.w	r3, #10
 8011810:	e081      	b.n	8011916 <netconn_recv_data+0x17e>
 8011812:	f06f 030e 	mvn.w	r3, #14
 8011816:	e07e      	b.n	8011916 <netconn_recv_data+0x17e>
    }
  }
#endif /* LWIP_TCP */
  LWIP_ERROR("netconn_recv: invalid recvmbox", sys_mbox_valid(&conn->recvmbox), return ERR_CONN;);
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	3310      	adds	r3, #16
 801181c:	4618      	mov	r0, r3
 801181e:	f00b fcef 	bl	801d200 <sys_mbox_valid>
 8011822:	4603      	mov	r3, r0
 8011824:	2b00      	cmp	r3, #0
 8011826:	d109      	bne.n	801183c <netconn_recv_data+0xa4>
 8011828:	4b3d      	ldr	r3, [pc, #244]	; (8011920 <netconn_recv_data+0x188>)
 801182a:	f240 12f5 	movw	r2, #501	; 0x1f5
 801182e:	4940      	ldr	r1, [pc, #256]	; (8011930 <netconn_recv_data+0x198>)
 8011830:	483d      	ldr	r0, [pc, #244]	; (8011928 <netconn_recv_data+0x190>)
 8011832:	f00e fa95 	bl	801fd60 <iprintf>
 8011836:	f06f 030a 	mvn.w	r3, #10
 801183a:	e06c      	b.n	8011916 <netconn_recv_data+0x17e>

  if (ERR_IS_FATAL(conn->last_err)) {
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8011842:	f113 0f0c 	cmn.w	r3, #12
 8011846:	da03      	bge.n	8011850 <netconn_recv_data+0xb8>
    /* don't recv on fatal errors: this might block the application task
       waiting on recvmbox forever! */
    /* @todo: this does not allow us to fetch data that has been put into recvmbox
       before the fatal error occurred - is that a problem? */
    return conn->last_err;
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801184e:	e062      	b.n	8011916 <netconn_recv_data+0x17e>
    }
#endif /* LWIP_TCP */
    return ERR_TIMEOUT;
  }
#else
  sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	3310      	adds	r3, #16
 8011854:	f107 0120 	add.w	r1, r7, #32
 8011858:	2200      	movs	r2, #0
 801185a:	4618      	mov	r0, r3
 801185c:	f00b fc75 	bl	801d14a <sys_arch_mbox_fetch>
#endif /* LWIP_SO_RCVTIMEO*/

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	781b      	ldrb	r3, [r3, #0]
 8011864:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011868:	2b10      	cmp	r3, #16
 801186a:	d138      	bne.n	80118de <netconn_recv_data+0x146>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    /* Let the stack know that we have taken the data. */
    /* @todo: Speedup: Don't block and wait for the answer here
       (to prevent multiple thread-switches). */
    API_MSG_VAR_REF(msg).conn = conn;
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	60fb      	str	r3, [r7, #12]
    if (buf != NULL) {
 8011870:	6a3b      	ldr	r3, [r7, #32]
 8011872:	2b00      	cmp	r3, #0
 8011874:	d003      	beq.n	801187e <netconn_recv_data+0xe6>
      API_MSG_VAR_REF(msg).msg.r.len = ((struct pbuf *)buf)->tot_len;
 8011876:	6a3b      	ldr	r3, [r7, #32]
 8011878:	891b      	ldrh	r3, [r3, #8]
 801187a:	617b      	str	r3, [r7, #20]
 801187c:	e001      	b.n	8011882 <netconn_recv_data+0xea>
    } else {
      API_MSG_VAR_REF(msg).msg.r.len = 1;
 801187e:	2301      	movs	r3, #1
 8011880:	617b      	str	r3, [r7, #20]
    }

    /* don't care for the return value of lwip_netconn_do_recv */
    netconn_apimsg(lwip_netconn_do_recv, &API_MSG_VAR_REF(msg));
 8011882:	f107 030c 	add.w	r3, r7, #12
 8011886:	4619      	mov	r1, r3
 8011888:	482a      	ldr	r0, [pc, #168]	; (8011934 <netconn_recv_data+0x19c>)
 801188a:	f7ff fde7 	bl	801145c <netconn_apimsg>
    API_MSG_VAR_FREE(msg);

    /* If we are closed, we indicate that we no longer wish to use the socket */
    if (buf == NULL) {
 801188e:	6a3b      	ldr	r3, [r7, #32]
 8011890:	2b00      	cmp	r3, #0
 8011892:	d120      	bne.n	80118d6 <netconn_recv_data+0x13e>
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011898:	2b00      	cmp	r3, #0
 801189a:	d005      	beq.n	80118a8 <netconn_recv_data+0x110>
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80118a0:	2200      	movs	r2, #0
 80118a2:	2101      	movs	r1, #1
 80118a4:	6878      	ldr	r0, [r7, #4]
 80118a6:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	685b      	ldr	r3, [r3, #4]
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d10b      	bne.n	80118c8 <netconn_recv_data+0x130>
        /* race condition: RST during recv */
        return conn->last_err == ERR_OK ? ERR_RST : conn->last_err;
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d003      	beq.n	80118c2 <netconn_recv_data+0x12a>
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80118c0:	e029      	b.n	8011916 <netconn_recv_data+0x17e>
 80118c2:	f06f 030d 	mvn.w	r3, #13
 80118c6:	e026      	b.n	8011916 <netconn_recv_data+0x17e>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 80118c8:	2101      	movs	r1, #1
 80118ca:	6878      	ldr	r0, [r7, #4]
 80118cc:	f000 f926 	bl	8011b1c <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 80118d0:	f06f 030e 	mvn.w	r3, #14
 80118d4:	e01f      	b.n	8011916 <netconn_recv_data+0x17e>
    }
    len = ((struct pbuf *)buf)->tot_len;
 80118d6:	6a3b      	ldr	r3, [r7, #32]
 80118d8:	891b      	ldrh	r3, [r3, #8]
 80118da:	84fb      	strh	r3, [r7, #38]	; 0x26
 80118dc:	e00d      	b.n	80118fa <netconn_recv_data+0x162>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 80118de:	6a3b      	ldr	r3, [r7, #32]
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d106      	bne.n	80118f2 <netconn_recv_data+0x15a>
 80118e4:	4b0e      	ldr	r3, [pc, #56]	; (8011920 <netconn_recv_data+0x188>)
 80118e6:	f240 223e 	movw	r2, #574	; 0x23e
 80118ea:	4913      	ldr	r1, [pc, #76]	; (8011938 <netconn_recv_data+0x1a0>)
 80118ec:	480e      	ldr	r0, [pc, #56]	; (8011928 <netconn_recv_data+0x190>)
 80118ee:	f00e fa37 	bl	801fd60 <iprintf>
    len = netbuf_len((struct netbuf*)buf);
 80118f2:	6a3b      	ldr	r3, [r7, #32]
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	891b      	ldrh	r3, [r3, #8]
 80118f8:	84fb      	strh	r3, [r7, #38]	; 0x26

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d005      	beq.n	801190e <netconn_recv_data+0x176>
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011906:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8011908:	2101      	movs	r1, #1
 801190a:	6878      	ldr	r0, [r7, #4]
 801190c:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 801190e:	6a3a      	ldr	r2, [r7, #32]
 8011910:	683b      	ldr	r3, [r7, #0]
 8011912:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 8011914:	2300      	movs	r3, #0
}
 8011916:	4618      	mov	r0, r3
 8011918:	3728      	adds	r7, #40	; 0x28
 801191a:	46bd      	mov	sp, r7
 801191c:	bd80      	pop	{r7, pc}
 801191e:	bf00      	nop
 8011920:	080218cc 	.word	0x080218cc
 8011924:	08021ac4 	.word	0x08021ac4
 8011928:	08021924 	.word	0x08021924
 801192c:	08021ae4 	.word	0x08021ae4
 8011930:	08021b00 	.word	0x08021b00
 8011934:	08012d65 	.word	0x08012d65
 8011938:	08021b20 	.word	0x08021b20

0801193c <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 801193c:	b580      	push	{r7, lr}
 801193e:	b086      	sub	sp, #24
 8011940:	af00      	add	r7, sp, #0
 8011942:	6078      	str	r0, [r7, #4]
 8011944:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 8011946:	2300      	movs	r3, #0
 8011948:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 801194a:	683b      	ldr	r3, [r7, #0]
 801194c:	2b00      	cmp	r3, #0
 801194e:	d109      	bne.n	8011964 <netconn_recv+0x28>
 8011950:	4b31      	ldr	r3, [pc, #196]	; (8011a18 <netconn_recv+0xdc>)
 8011952:	f44f 721d 	mov.w	r2, #628	; 0x274
 8011956:	4931      	ldr	r1, [pc, #196]	; (8011a1c <netconn_recv+0xe0>)
 8011958:	4831      	ldr	r0, [pc, #196]	; (8011a20 <netconn_recv+0xe4>)
 801195a:	f00e fa01 	bl	801fd60 <iprintf>
 801195e:	f06f 030f 	mvn.w	r3, #15
 8011962:	e054      	b.n	8011a0e <netconn_recv+0xd2>
  *new_buf = NULL;
 8011964:	683b      	ldr	r3, [r7, #0]
 8011966:	2200      	movs	r2, #0
 8011968:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d109      	bne.n	8011984 <netconn_recv+0x48>
 8011970:	4b29      	ldr	r3, [pc, #164]	; (8011a18 <netconn_recv+0xdc>)
 8011972:	f240 2276 	movw	r2, #630	; 0x276
 8011976:	492b      	ldr	r1, [pc, #172]	; (8011a24 <netconn_recv+0xe8>)
 8011978:	4829      	ldr	r0, [pc, #164]	; (8011a20 <netconn_recv+0xe4>)
 801197a:	f00e f9f1 	bl	801fd60 <iprintf>
 801197e:	f06f 030f 	mvn.w	r3, #15
 8011982:	e044      	b.n	8011a0e <netconn_recv+0xd2>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	781b      	ldrb	r3, [r3, #0]
 8011988:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801198c:	2b10      	cmp	r3, #16
 801198e:	d139      	bne.n	8011a04 <netconn_recv+0xc8>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 8011990:	2300      	movs	r3, #0
 8011992:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 8011994:	2006      	movs	r0, #6
 8011996:	f002 fb2b 	bl	8013ff0 <memp_malloc>
 801199a:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 801199c:	697b      	ldr	r3, [r7, #20]
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d102      	bne.n	80119a8 <netconn_recv+0x6c>
      return ERR_MEM;
 80119a2:	f04f 33ff 	mov.w	r3, #4294967295
 80119a6:	e032      	b.n	8011a0e <netconn_recv+0xd2>
    }

    err = netconn_recv_data(conn, (void **)&p);
 80119a8:	f107 030c 	add.w	r3, r7, #12
 80119ac:	4619      	mov	r1, r3
 80119ae:	6878      	ldr	r0, [r7, #4]
 80119b0:	f7ff fef2 	bl	8011798 <netconn_recv_data>
 80119b4:	4603      	mov	r3, r0
 80119b6:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 80119b8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d006      	beq.n	80119ce <netconn_recv+0x92>
      memp_free(MEMP_NETBUF, buf);
 80119c0:	6979      	ldr	r1, [r7, #20]
 80119c2:	2006      	movs	r0, #6
 80119c4:	f002 fb66 	bl	8014094 <memp_free>
      return err;
 80119c8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80119cc:	e01f      	b.n	8011a0e <netconn_recv+0xd2>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d106      	bne.n	80119e2 <netconn_recv+0xa6>
 80119d4:	4b10      	ldr	r3, [pc, #64]	; (8011a18 <netconn_recv+0xdc>)
 80119d6:	f240 228a 	movw	r2, #650	; 0x28a
 80119da:	4913      	ldr	r1, [pc, #76]	; (8011a28 <netconn_recv+0xec>)
 80119dc:	4810      	ldr	r0, [pc, #64]	; (8011a20 <netconn_recv+0xe4>)
 80119de:	f00e f9bf 	bl	801fd60 <iprintf>

    buf->p = p;
 80119e2:	68fa      	ldr	r2, [r7, #12]
 80119e4:	697b      	ldr	r3, [r7, #20]
 80119e6:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 80119e8:	68fa      	ldr	r2, [r7, #12]
 80119ea:	697b      	ldr	r3, [r7, #20]
 80119ec:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 80119ee:	697b      	ldr	r3, [r7, #20]
 80119f0:	2200      	movs	r2, #0
 80119f2:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 80119f4:	697b      	ldr	r3, [r7, #20]
 80119f6:	2200      	movs	r2, #0
 80119f8:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 80119fa:	683b      	ldr	r3, [r7, #0]
 80119fc:	697a      	ldr	r2, [r7, #20]
 80119fe:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 8011a00:	2300      	movs	r3, #0
 8011a02:	e004      	b.n	8011a0e <netconn_recv+0xd2>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf);
 8011a04:	6839      	ldr	r1, [r7, #0]
 8011a06:	6878      	ldr	r0, [r7, #4]
 8011a08:	f7ff fec6 	bl	8011798 <netconn_recv_data>
 8011a0c:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 8011a0e:	4618      	mov	r0, r3
 8011a10:	3718      	adds	r7, #24
 8011a12:	46bd      	mov	sp, r7
 8011a14:	bd80      	pop	{r7, pc}
 8011a16:	bf00      	nop
 8011a18:	080218cc 	.word	0x080218cc
 8011a1c:	08021ac4 	.word	0x08021ac4
 8011a20:	08021924 	.word	0x08021924
 8011a24:	08021ae4 	.word	0x08021ae4
 8011a28:	08021b2c 	.word	0x08021b2c

08011a2c <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 8011a2c:	b580      	push	{r7, lr}
 8011a2e:	b08a      	sub	sp, #40	; 0x28
 8011a30:	af00      	add	r7, sp, #0
 8011a32:	60f8      	str	r0, [r7, #12]
 8011a34:	60b9      	str	r1, [r7, #8]
 8011a36:	607a      	str	r2, [r7, #4]
 8011a38:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  u8_t dontblock;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 8011a3a:	68fb      	ldr	r3, [r7, #12]
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d109      	bne.n	8011a54 <netconn_write_partly+0x28>
 8011a40:	4b31      	ldr	r3, [pc, #196]	; (8011b08 <netconn_write_partly+0xdc>)
 8011a42:	f240 22e6 	movw	r2, #742	; 0x2e6
 8011a46:	4931      	ldr	r1, [pc, #196]	; (8011b0c <netconn_write_partly+0xe0>)
 8011a48:	4831      	ldr	r0, [pc, #196]	; (8011b10 <netconn_write_partly+0xe4>)
 8011a4a:	f00e f989 	bl	801fd60 <iprintf>
 8011a4e:	f06f 030f 	mvn.w	r3, #15
 8011a52:	e054      	b.n	8011afe <netconn_write_partly+0xd2>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type)== NETCONN_TCP), return ERR_VAL;);
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	781b      	ldrb	r3, [r3, #0]
 8011a58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011a5c:	2b10      	cmp	r3, #16
 8011a5e:	d009      	beq.n	8011a74 <netconn_write_partly+0x48>
 8011a60:	4b29      	ldr	r3, [pc, #164]	; (8011b08 <netconn_write_partly+0xdc>)
 8011a62:	f240 22e7 	movw	r2, #743	; 0x2e7
 8011a66:	492b      	ldr	r1, [pc, #172]	; (8011b14 <netconn_write_partly+0xe8>)
 8011a68:	4829      	ldr	r0, [pc, #164]	; (8011b10 <netconn_write_partly+0xe4>)
 8011a6a:	f00e f979 	bl	801fd60 <iprintf>
 8011a6e:	f06f 0305 	mvn.w	r3, #5
 8011a72:	e044      	b.n	8011afe <netconn_write_partly+0xd2>
  if (size == 0) {
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d101      	bne.n	8011a7e <netconn_write_partly+0x52>
    return ERR_OK;
 8011a7a:	2300      	movs	r3, #0
 8011a7c:	e03f      	b.n	8011afe <netconn_write_partly+0xd2>
  }
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	7f1b      	ldrb	r3, [r3, #28]
 8011a82:	f003 0302 	and.w	r3, r3, #2
 8011a86:	2b00      	cmp	r3, #0
 8011a88:	d104      	bne.n	8011a94 <netconn_write_partly+0x68>
 8011a8a:	78fb      	ldrb	r3, [r7, #3]
 8011a8c:	f003 0304 	and.w	r3, r3, #4
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d001      	beq.n	8011a98 <netconn_write_partly+0x6c>
 8011a94:	2301      	movs	r3, #1
 8011a96:	e000      	b.n	8011a9a <netconn_write_partly+0x6e>
 8011a98:	2300      	movs	r3, #0
 8011a9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 8011a9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d005      	beq.n	8011ab2 <netconn_write_partly+0x86>
 8011aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d102      	bne.n	8011ab2 <netconn_write_partly+0x86>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 8011aac:	f06f 0305 	mvn.w	r3, #5
 8011ab0:	e025      	b.n	8011afe <netconn_write_partly+0xd2>
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	613b      	str	r3, [r7, #16]
  API_MSG_VAR_REF(msg).msg.w.dataptr = dataptr;
 8011ab6:	68bb      	ldr	r3, [r7, #8]
 8011ab8:	61bb      	str	r3, [r7, #24]
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 8011aba:	78fb      	ldrb	r3, [r7, #3]
 8011abc:	f887 3020 	strb.w	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.len = size;
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	61fb      	str	r3, [r7, #28]
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 8011ac4:	f107 0310 	add.w	r3, r7, #16
 8011ac8:	4619      	mov	r1, r3
 8011aca:	4813      	ldr	r0, [pc, #76]	; (8011b18 <netconn_write_partly+0xec>)
 8011acc:	f7ff fcc6 	bl	801145c <netconn_apimsg>
 8011ad0:	4603      	mov	r3, r0
 8011ad2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if ((err == ERR_OK) && (bytes_written != NULL)) {
 8011ad6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d10d      	bne.n	8011afa <netconn_write_partly+0xce>
 8011ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d00a      	beq.n	8011afa <netconn_write_partly+0xce>
    if (dontblock) {
 8011ae4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d003      	beq.n	8011af4 <netconn_write_partly+0xc8>
      /* nonblocking write: maybe the data has been sent partly */
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.len;
 8011aec:	69fa      	ldr	r2, [r7, #28]
 8011aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011af0:	601a      	str	r2, [r3, #0]
 8011af2:	e002      	b.n	8011afa <netconn_write_partly+0xce>
    } else {
      /* blocking call succeeded: all data has been sent if it */
      *bytes_written = size;
 8011af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011af6:	687a      	ldr	r2, [r7, #4]
 8011af8:	601a      	str	r2, [r3, #0]
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 8011afa:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
}
 8011afe:	4618      	mov	r0, r3
 8011b00:	3728      	adds	r7, #40	; 0x28
 8011b02:	46bd      	mov	sp, r7
 8011b04:	bd80      	pop	{r7, pc}
 8011b06:	bf00      	nop
 8011b08:	080218cc 	.word	0x080218cc
 8011b0c:	08021b54 	.word	0x08021b54
 8011b10:	08021924 	.word	0x08021924
 8011b14:	08021b70 	.word	0x08021b70
 8011b18:	08013145 	.word	0x08013145

08011b1c <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	b088      	sub	sp, #32
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	6078      	str	r0, [r7, #4]
 8011b24:	460b      	mov	r3, r1
 8011b26:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	2b00      	cmp	r3, #0
 8011b2c:	d109      	bne.n	8011b42 <netconn_close_shutdown+0x26>
 8011b2e:	4b0f      	ldr	r3, [pc, #60]	; (8011b6c <netconn_close_shutdown+0x50>)
 8011b30:	f44f 724a 	mov.w	r2, #808	; 0x328
 8011b34:	490e      	ldr	r1, [pc, #56]	; (8011b70 <netconn_close_shutdown+0x54>)
 8011b36:	480f      	ldr	r0, [pc, #60]	; (8011b74 <netconn_close_shutdown+0x58>)
 8011b38:	f00e f912 	bl	801fd60 <iprintf>
 8011b3c:	f06f 030f 	mvn.w	r3, #15
 8011b40:	e00f      	b.n	8011b62 <netconn_close_shutdown+0x46>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	60bb      	str	r3, [r7, #8]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 8011b46:	78fb      	ldrb	r3, [r7, #3]
 8011b48:	743b      	strb	r3, [r7, #16]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 8011b4a:	2329      	movs	r3, #41	; 0x29
 8011b4c:	747b      	strb	r3, [r7, #17]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 8011b4e:	f107 0308 	add.w	r3, r7, #8
 8011b52:	4619      	mov	r1, r3
 8011b54:	4808      	ldr	r0, [pc, #32]	; (8011b78 <netconn_close_shutdown+0x5c>)
 8011b56:	f7ff fc81 	bl	801145c <netconn_apimsg>
 8011b5a:	4603      	mov	r3, r0
 8011b5c:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  return err;
 8011b5e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8011b62:	4618      	mov	r0, r3
 8011b64:	3720      	adds	r7, #32
 8011b66:	46bd      	mov	sp, r7
 8011b68:	bd80      	pop	{r7, pc}
 8011b6a:	bf00      	nop
 8011b6c:	080218cc 	.word	0x080218cc
 8011b70:	08021b94 	.word	0x08021b94
 8011b74:	08021924 	.word	0x08021924
 8011b78:	080132a5 	.word	0x080132a5

08011b7c <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 8011b7c:	b580      	push	{r7, lr}
 8011b7e:	b082      	sub	sp, #8
 8011b80:	af00      	add	r7, sp, #0
 8011b82:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 8011b84:	2103      	movs	r1, #3
 8011b86:	6878      	ldr	r0, [r7, #4]
 8011b88:	f7ff ffc8 	bl	8011b1c <netconn_close_shutdown>
 8011b8c:	4603      	mov	r3, r0
}
 8011b8e:	4618      	mov	r0, r3
 8011b90:	3708      	adds	r7, #8
 8011b92:	46bd      	mov	sp, r7
 8011b94:	bd80      	pop	{r7, pc}
	...

08011b98 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
   const ip_addr_t *addr, u16_t port)
{
 8011b98:	b580      	push	{r7, lr}
 8011b9a:	b088      	sub	sp, #32
 8011b9c:	af00      	add	r7, sp, #0
 8011b9e:	60f8      	str	r0, [r7, #12]
 8011ba0:	60b9      	str	r1, [r7, #8]
 8011ba2:	607a      	str	r2, [r7, #4]
 8011ba4:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 8011ba6:	68bb      	ldr	r3, [r7, #8]
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d105      	bne.n	8011bb8 <recv_udp+0x20>
 8011bac:	4b34      	ldr	r3, [pc, #208]	; (8011c80 <recv_udp+0xe8>)
 8011bae:	22b1      	movs	r2, #177	; 0xb1
 8011bb0:	4934      	ldr	r1, [pc, #208]	; (8011c84 <recv_udp+0xec>)
 8011bb2:	4835      	ldr	r0, [pc, #212]	; (8011c88 <recv_udp+0xf0>)
 8011bb4:	f00e f8d4 	bl	801fd60 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d105      	bne.n	8011bca <recv_udp+0x32>
 8011bbe:	4b30      	ldr	r3, [pc, #192]	; (8011c80 <recv_udp+0xe8>)
 8011bc0:	22b2      	movs	r2, #178	; 0xb2
 8011bc2:	4932      	ldr	r1, [pc, #200]	; (8011c8c <recv_udp+0xf4>)
 8011bc4:	4830      	ldr	r0, [pc, #192]	; (8011c88 <recv_udp+0xf0>)
 8011bc6:	f00e f8cb 	bl	801fd60 <iprintf>
  conn = (struct netconn *)arg;
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 8011bce:	69fb      	ldr	r3, [r7, #28]
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d103      	bne.n	8011bdc <recv_udp+0x44>
    pbuf_free(p);
 8011bd4:	6878      	ldr	r0, [r7, #4]
 8011bd6:	f002 ffb7 	bl	8014b48 <pbuf_free>
    return;
 8011bda:	e04d      	b.n	8011c78 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 8011bdc:	69fb      	ldr	r3, [r7, #28]
 8011bde:	685b      	ldr	r3, [r3, #4]
 8011be0:	68ba      	ldr	r2, [r7, #8]
 8011be2:	429a      	cmp	r2, r3
 8011be4:	d005      	beq.n	8011bf2 <recv_udp+0x5a>
 8011be6:	4b26      	ldr	r3, [pc, #152]	; (8011c80 <recv_udp+0xe8>)
 8011be8:	22ba      	movs	r2, #186	; 0xba
 8011bea:	4929      	ldr	r1, [pc, #164]	; (8011c90 <recv_udp+0xf8>)
 8011bec:	4826      	ldr	r0, [pc, #152]	; (8011c88 <recv_udp+0xf0>)
 8011bee:	f00e f8b7 	bl	801fd60 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!sys_mbox_valid(&conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!sys_mbox_valid(&conn->recvmbox)) {
 8011bf2:	69fb      	ldr	r3, [r7, #28]
 8011bf4:	3310      	adds	r3, #16
 8011bf6:	4618      	mov	r0, r3
 8011bf8:	f00b fb02 	bl	801d200 <sys_mbox_valid>
 8011bfc:	4603      	mov	r3, r0
 8011bfe:	2b00      	cmp	r3, #0
 8011c00:	d103      	bne.n	8011c0a <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 8011c02:	6878      	ldr	r0, [r7, #4]
 8011c04:	f002 ffa0 	bl	8014b48 <pbuf_free>
    return;
 8011c08:	e036      	b.n	8011c78 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 8011c0a:	2006      	movs	r0, #6
 8011c0c:	f002 f9f0 	bl	8013ff0 <memp_malloc>
 8011c10:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 8011c12:	69bb      	ldr	r3, [r7, #24]
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	d103      	bne.n	8011c20 <recv_udp+0x88>
    pbuf_free(p);
 8011c18:	6878      	ldr	r0, [r7, #4]
 8011c1a:	f002 ff95 	bl	8014b48 <pbuf_free>
    return;
 8011c1e:	e02b      	b.n	8011c78 <recv_udp+0xe0>
  } else {
    buf->p = p;
 8011c20:	69bb      	ldr	r3, [r7, #24]
 8011c22:	687a      	ldr	r2, [r7, #4]
 8011c24:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 8011c26:	69bb      	ldr	r3, [r7, #24]
 8011c28:	687a      	ldr	r2, [r7, #4]
 8011c2a:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 8011c2c:	683b      	ldr	r3, [r7, #0]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d002      	beq.n	8011c38 <recv_udp+0xa0>
 8011c32:	683b      	ldr	r3, [r7, #0]
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	e000      	b.n	8011c3a <recv_udp+0xa2>
 8011c38:	2300      	movs	r3, #0
 8011c3a:	69ba      	ldr	r2, [r7, #24]
 8011c3c:	6093      	str	r3, [r2, #8]
    buf->port = port;
 8011c3e:	69bb      	ldr	r3, [r7, #24]
 8011c40:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8011c42:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	891b      	ldrh	r3, [r3, #8]
 8011c48:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 8011c4a:	69fb      	ldr	r3, [r7, #28]
 8011c4c:	3310      	adds	r3, #16
 8011c4e:	69b9      	ldr	r1, [r7, #24]
 8011c50:	4618      	mov	r0, r3
 8011c52:	f00b fa60 	bl	801d116 <sys_mbox_trypost>
 8011c56:	4603      	mov	r3, r0
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d003      	beq.n	8011c64 <recv_udp+0xcc>
    netbuf_delete(buf);
 8011c5c:	69b8      	ldr	r0, [r7, #24]
 8011c5e:	f001 fbc9 	bl	80133f4 <netbuf_delete>
    return;
 8011c62:	e009      	b.n	8011c78 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8011c64:	69fb      	ldr	r3, [r7, #28]
 8011c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d005      	beq.n	8011c78 <recv_udp+0xe0>
 8011c6c:	69fb      	ldr	r3, [r7, #28]
 8011c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c70:	8afa      	ldrh	r2, [r7, #22]
 8011c72:	2100      	movs	r1, #0
 8011c74:	69f8      	ldr	r0, [r7, #28]
 8011c76:	4798      	blx	r3
  }
}
 8011c78:	3720      	adds	r7, #32
 8011c7a:	46bd      	mov	sp, r7
 8011c7c:	bd80      	pop	{r7, pc}
 8011c7e:	bf00      	nop
 8011c80:	08021bb0 	.word	0x08021bb0
 8011c84:	08021be4 	.word	0x08021be4
 8011c88:	08021c08 	.word	0x08021c08
 8011c8c:	08021c30 	.word	0x08021c30
 8011c90:	08021c50 	.word	0x08021c50

08011c94 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8011c94:	b580      	push	{r7, lr}
 8011c96:	b088      	sub	sp, #32
 8011c98:	af00      	add	r7, sp, #0
 8011c9a:	60f8      	str	r0, [r7, #12]
 8011c9c:	60b9      	str	r1, [r7, #8]
 8011c9e:	607a      	str	r2, [r7, #4]
 8011ca0:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 8011ca2:	68bb      	ldr	r3, [r7, #8]
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d105      	bne.n	8011cb4 <recv_tcp+0x20>
 8011ca8:	4b39      	ldr	r3, [pc, #228]	; (8011d90 <recv_tcp+0xfc>)
 8011caa:	22f9      	movs	r2, #249	; 0xf9
 8011cac:	4939      	ldr	r1, [pc, #228]	; (8011d94 <recv_tcp+0x100>)
 8011cae:	483a      	ldr	r0, [pc, #232]	; (8011d98 <recv_tcp+0x104>)
 8011cb0:	f00e f856 	bl	801fd60 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 8011cb4:	68fb      	ldr	r3, [r7, #12]
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d105      	bne.n	8011cc6 <recv_tcp+0x32>
 8011cba:	4b35      	ldr	r3, [pc, #212]	; (8011d90 <recv_tcp+0xfc>)
 8011cbc:	22fa      	movs	r2, #250	; 0xfa
 8011cbe:	4937      	ldr	r1, [pc, #220]	; (8011d9c <recv_tcp+0x108>)
 8011cc0:	4835      	ldr	r0, [pc, #212]	; (8011d98 <recv_tcp+0x104>)
 8011cc2:	f00e f84d 	bl	801fd60 <iprintf>
  conn = (struct netconn *)arg;
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 8011cca:	69bb      	ldr	r3, [r7, #24]
 8011ccc:	2b00      	cmp	r3, #0
 8011cce:	d102      	bne.n	8011cd6 <recv_tcp+0x42>
    return ERR_VAL;
 8011cd0:	f06f 0305 	mvn.w	r3, #5
 8011cd4:	e057      	b.n	8011d86 <recv_tcp+0xf2>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 8011cd6:	69bb      	ldr	r3, [r7, #24]
 8011cd8:	685b      	ldr	r3, [r3, #4]
 8011cda:	68ba      	ldr	r2, [r7, #8]
 8011cdc:	429a      	cmp	r2, r3
 8011cde:	d006      	beq.n	8011cee <recv_tcp+0x5a>
 8011ce0:	4b2b      	ldr	r3, [pc, #172]	; (8011d90 <recv_tcp+0xfc>)
 8011ce2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011ce6:	492e      	ldr	r1, [pc, #184]	; (8011da0 <recv_tcp+0x10c>)
 8011ce8:	482b      	ldr	r0, [pc, #172]	; (8011d98 <recv_tcp+0x104>)
 8011cea:	f00e f839 	bl	801fd60 <iprintf>

  if (!sys_mbox_valid(&conn->recvmbox)) {
 8011cee:	69bb      	ldr	r3, [r7, #24]
 8011cf0:	3310      	adds	r3, #16
 8011cf2:	4618      	mov	r0, r3
 8011cf4:	f00b fa84 	bl	801d200 <sys_mbox_valid>
 8011cf8:	4603      	mov	r3, r0
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d10d      	bne.n	8011d1a <recv_tcp+0x86>
    /* recvmbox already deleted */
    if (p != NULL) {
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d008      	beq.n	8011d16 <recv_tcp+0x82>
      tcp_recved(pcb, p->tot_len);
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	891b      	ldrh	r3, [r3, #8]
 8011d08:	4619      	mov	r1, r3
 8011d0a:	68b8      	ldr	r0, [r7, #8]
 8011d0c:	f003 fdf6 	bl	80158fc <tcp_recved>
      pbuf_free(p);
 8011d10:	6878      	ldr	r0, [r7, #4]
 8011d12:	f002 ff19 	bl	8014b48 <pbuf_free>
    }
    return ERR_OK;
 8011d16:	2300      	movs	r3, #0
 8011d18:	e035      	b.n	8011d86 <recv_tcp+0xf2>
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  /* don't overwrite fatal errors! */
  if (err != ERR_OK) {
 8011d1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d011      	beq.n	8011d46 <recv_tcp+0xb2>
    NETCONN_SET_SAFE_ERR(conn, err);
 8011d22:	69bb      	ldr	r3, [r7, #24]
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d00e      	beq.n	8011d46 <recv_tcp+0xb2>
 8011d28:	f00b fb86 	bl	801d438 <sys_arch_protect>
 8011d2c:	6178      	str	r0, [r7, #20]
 8011d2e:	69bb      	ldr	r3, [r7, #24]
 8011d30:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8011d34:	f113 0f0c 	cmn.w	r3, #12
 8011d38:	db02      	blt.n	8011d40 <recv_tcp+0xac>
 8011d3a:	69bb      	ldr	r3, [r7, #24]
 8011d3c:	78fa      	ldrb	r2, [r7, #3]
 8011d3e:	721a      	strb	r2, [r3, #8]
 8011d40:	6978      	ldr	r0, [r7, #20]
 8011d42:	f00b fb87 	bl	801d454 <sys_arch_unprotect>
  }

  if (p != NULL) {
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d003      	beq.n	8011d54 <recv_tcp+0xc0>
    len = p->tot_len;
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	891b      	ldrh	r3, [r3, #8]
 8011d50:	83fb      	strh	r3, [r7, #30]
 8011d52:	e001      	b.n	8011d58 <recv_tcp+0xc4>
  } else {
    len = 0;
 8011d54:	2300      	movs	r3, #0
 8011d56:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, p) != ERR_OK) {
 8011d58:	69bb      	ldr	r3, [r7, #24]
 8011d5a:	3310      	adds	r3, #16
 8011d5c:	6879      	ldr	r1, [r7, #4]
 8011d5e:	4618      	mov	r0, r3
 8011d60:	f00b f9d9 	bl	801d116 <sys_mbox_trypost>
 8011d64:	4603      	mov	r3, r0
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	d002      	beq.n	8011d70 <recv_tcp+0xdc>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 8011d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8011d6e:	e00a      	b.n	8011d86 <recv_tcp+0xf2>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8011d70:	69bb      	ldr	r3, [r7, #24]
 8011d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d005      	beq.n	8011d84 <recv_tcp+0xf0>
 8011d78:	69bb      	ldr	r3, [r7, #24]
 8011d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011d7c:	8bfa      	ldrh	r2, [r7, #30]
 8011d7e:	2100      	movs	r1, #0
 8011d80:	69b8      	ldr	r0, [r7, #24]
 8011d82:	4798      	blx	r3
  }

  return ERR_OK;
 8011d84:	2300      	movs	r3, #0
}
 8011d86:	4618      	mov	r0, r3
 8011d88:	3720      	adds	r7, #32
 8011d8a:	46bd      	mov	sp, r7
 8011d8c:	bd80      	pop	{r7, pc}
 8011d8e:	bf00      	nop
 8011d90:	08021bb0 	.word	0x08021bb0
 8011d94:	08021c70 	.word	0x08021c70
 8011d98:	08021c08 	.word	0x08021c08
 8011d9c:	08021c94 	.word	0x08021c94
 8011da0:	08021cb4 	.word	0x08021cb4

08011da4 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 8011da4:	b580      	push	{r7, lr}
 8011da6:	b084      	sub	sp, #16
 8011da8:	af00      	add	r7, sp, #0
 8011daa:	6078      	str	r0, [r7, #4]
 8011dac:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8011db2:	68fb      	ldr	r3, [r7, #12]
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d106      	bne.n	8011dc6 <poll_tcp+0x22>
 8011db8:	4b29      	ldr	r3, [pc, #164]	; (8011e60 <poll_tcp+0xbc>)
 8011dba:	f44f 729c 	mov.w	r2, #312	; 0x138
 8011dbe:	4929      	ldr	r1, [pc, #164]	; (8011e64 <poll_tcp+0xc0>)
 8011dc0:	4829      	ldr	r0, [pc, #164]	; (8011e68 <poll_tcp+0xc4>)
 8011dc2:	f00d ffcd 	bl	801fd60 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 8011dc6:	68fb      	ldr	r3, [r7, #12]
 8011dc8:	785b      	ldrb	r3, [r3, #1]
 8011dca:	2b01      	cmp	r3, #1
 8011dcc:	d104      	bne.n	8011dd8 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 8011dce:	2101      	movs	r1, #1
 8011dd0:	68f8      	ldr	r0, [r7, #12]
 8011dd2:	f001 f813 	bl	8012dfc <lwip_netconn_do_writemore>
 8011dd6:	e016      	b.n	8011e06 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	785b      	ldrb	r3, [r3, #1]
 8011ddc:	2b04      	cmp	r3, #4
 8011dde:	d112      	bne.n	8011e06 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 8011de0:	68fb      	ldr	r3, [r7, #12]
 8011de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d00a      	beq.n	8011dfe <poll_tcp+0x5a>
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011dec:	7a5b      	ldrb	r3, [r3, #9]
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d005      	beq.n	8011dfe <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 8011df2:	68fb      	ldr	r3, [r7, #12]
 8011df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011df6:	7a5a      	ldrb	r2, [r3, #9]
 8011df8:	3a01      	subs	r2, #1
 8011dfa:	b2d2      	uxtb	r2, r2
 8011dfc:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 8011dfe:	2101      	movs	r1, #1
 8011e00:	68f8      	ldr	r0, [r7, #12]
 8011e02:	f000 fc13 	bl	801262c <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	7f1b      	ldrb	r3, [r3, #28]
 8011e0a:	f003 0310 	and.w	r3, r3, #16
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d021      	beq.n	8011e56 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8011e12:	68fb      	ldr	r3, [r7, #12]
 8011e14:	685b      	ldr	r3, [r3, #4]
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d01d      	beq.n	8011e56 <poll_tcp+0xb2>
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	685b      	ldr	r3, [r3, #4]
 8011e1e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011e22:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 8011e26:	d316      	bcc.n	8011e56 <poll_tcp+0xb2>
      (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 8011e28:	68fb      	ldr	r3, [r7, #12]
 8011e2a:	685b      	ldr	r3, [r3, #4]
 8011e2c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8011e30:	2b04      	cmp	r3, #4
 8011e32:	d810      	bhi.n	8011e56 <poll_tcp+0xb2>
      conn->flags &= ~NETCONN_FLAG_CHECK_WRITESPACE;
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	7f1b      	ldrb	r3, [r3, #28]
 8011e38:	f023 0310 	bic.w	r3, r3, #16
 8011e3c:	b2da      	uxtb	r2, r3
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d005      	beq.n	8011e56 <poll_tcp+0xb2>
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011e4e:	2200      	movs	r2, #0
 8011e50:	2102      	movs	r1, #2
 8011e52:	68f8      	ldr	r0, [r7, #12]
 8011e54:	4798      	blx	r3
    }
  }

  return ERR_OK;
 8011e56:	2300      	movs	r3, #0
}
 8011e58:	4618      	mov	r0, r3
 8011e5a:	3710      	adds	r7, #16
 8011e5c:	46bd      	mov	sp, r7
 8011e5e:	bd80      	pop	{r7, pc}
 8011e60:	08021bb0 	.word	0x08021bb0
 8011e64:	08021cd4 	.word	0x08021cd4
 8011e68:	08021c08 	.word	0x08021c08

08011e6c <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 8011e6c:	b580      	push	{r7, lr}
 8011e6e:	b086      	sub	sp, #24
 8011e70:	af00      	add	r7, sp, #0
 8011e72:	60f8      	str	r0, [r7, #12]
 8011e74:	60b9      	str	r1, [r7, #8]
 8011e76:	4613      	mov	r3, r2
 8011e78:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 8011e7a:	68fb      	ldr	r3, [r7, #12]
 8011e7c:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8011e7e:	697b      	ldr	r3, [r7, #20]
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d106      	bne.n	8011e92 <sent_tcp+0x26>
 8011e84:	4b20      	ldr	r3, [pc, #128]	; (8011f08 <sent_tcp+0x9c>)
 8011e86:	f240 1261 	movw	r2, #353	; 0x161
 8011e8a:	4920      	ldr	r1, [pc, #128]	; (8011f0c <sent_tcp+0xa0>)
 8011e8c:	4820      	ldr	r0, [pc, #128]	; (8011f10 <sent_tcp+0xa4>)
 8011e8e:	f00d ff67 	bl	801fd60 <iprintf>

  if (conn) {
 8011e92:	697b      	ldr	r3, [r7, #20]
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d032      	beq.n	8011efe <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 8011e98:	697b      	ldr	r3, [r7, #20]
 8011e9a:	785b      	ldrb	r3, [r3, #1]
 8011e9c:	2b01      	cmp	r3, #1
 8011e9e:	d104      	bne.n	8011eaa <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 8011ea0:	2101      	movs	r1, #1
 8011ea2:	6978      	ldr	r0, [r7, #20]
 8011ea4:	f000 ffaa 	bl	8012dfc <lwip_netconn_do_writemore>
 8011ea8:	e007      	b.n	8011eba <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 8011eaa:	697b      	ldr	r3, [r7, #20]
 8011eac:	785b      	ldrb	r3, [r3, #1]
 8011eae:	2b04      	cmp	r3, #4
 8011eb0:	d103      	bne.n	8011eba <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 8011eb2:	2101      	movs	r1, #1
 8011eb4:	6978      	ldr	r0, [r7, #20]
 8011eb6:	f000 fbb9 	bl	801262c <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8011eba:	697b      	ldr	r3, [r7, #20]
 8011ebc:	685b      	ldr	r3, [r3, #4]
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	d01d      	beq.n	8011efe <sent_tcp+0x92>
 8011ec2:	697b      	ldr	r3, [r7, #20]
 8011ec4:	685b      	ldr	r3, [r3, #4]
 8011ec6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011eca:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 8011ece:	d316      	bcc.n	8011efe <sent_tcp+0x92>
      (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 8011ed0:	697b      	ldr	r3, [r7, #20]
 8011ed2:	685b      	ldr	r3, [r3, #4]
 8011ed4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8011ed8:	2b04      	cmp	r3, #4
 8011eda:	d810      	bhi.n	8011efe <sent_tcp+0x92>
      conn->flags &= ~NETCONN_FLAG_CHECK_WRITESPACE;
 8011edc:	697b      	ldr	r3, [r7, #20]
 8011ede:	7f1b      	ldrb	r3, [r3, #28]
 8011ee0:	f023 0310 	bic.w	r3, r3, #16
 8011ee4:	b2da      	uxtb	r2, r3
 8011ee6:	697b      	ldr	r3, [r7, #20]
 8011ee8:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 8011eea:	697b      	ldr	r3, [r7, #20]
 8011eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d005      	beq.n	8011efe <sent_tcp+0x92>
 8011ef2:	697b      	ldr	r3, [r7, #20]
 8011ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011ef6:	88fa      	ldrh	r2, [r7, #6]
 8011ef8:	2102      	movs	r1, #2
 8011efa:	6978      	ldr	r0, [r7, #20]
 8011efc:	4798      	blx	r3
    }
  }

  return ERR_OK;
 8011efe:	2300      	movs	r3, #0
}
 8011f00:	4618      	mov	r0, r3
 8011f02:	3718      	adds	r7, #24
 8011f04:	46bd      	mov	sp, r7
 8011f06:	bd80      	pop	{r7, pc}
 8011f08:	08021bb0 	.word	0x08021bb0
 8011f0c:	08021cd4 	.word	0x08021cd4
 8011f10:	08021c08 	.word	0x08021c08

08011f14 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 8011f14:	b580      	push	{r7, lr}
 8011f16:	b08a      	sub	sp, #40	; 0x28
 8011f18:	af00      	add	r7, sp, #0
 8011f1a:	6078      	str	r0, [r7, #4]
 8011f1c:	460b      	mov	r3, r1
 8011f1e:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;

  conn = (struct netconn *)arg;
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	627b      	str	r3, [r7, #36]	; 0x24
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8011f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d106      	bne.n	8011f38 <err_tcp+0x24>
 8011f2a:	4b6c      	ldr	r3, [pc, #432]	; (80120dc <err_tcp+0x1c8>)
 8011f2c:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8011f30:	496b      	ldr	r1, [pc, #428]	; (80120e0 <err_tcp+0x1cc>)
 8011f32:	486c      	ldr	r0, [pc, #432]	; (80120e4 <err_tcp+0x1d0>)
 8011f34:	f00d ff14 	bl	801fd60 <iprintf>

  conn->pcb.tcp = NULL;
 8011f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f3a:	2200      	movs	r2, #0
 8011f3c:	605a      	str	r2, [r3, #4]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 8011f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f40:	785b      	ldrb	r3, [r3, #1]
 8011f42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  conn->state = NETCONN_NONE;
 8011f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f48:	2200      	movs	r2, #0
 8011f4a:	705a      	strb	r2, [r3, #1]

  if (old_state == NETCONN_CLOSE) {
 8011f4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011f50:	2b04      	cmp	r3, #4
 8011f52:	d114      	bne.n	8011f7e <err_tcp+0x6a>
    /* RST during close: let close return success & dealloc the netconn */
    err = ERR_OK;
 8011f54:	2300      	movs	r3, #0
 8011f56:	70fb      	strb	r3, [r7, #3]
    NETCONN_SET_SAFE_ERR(conn, ERR_OK);
 8011f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d018      	beq.n	8011f90 <err_tcp+0x7c>
 8011f5e:	f00b fa6b 	bl	801d438 <sys_arch_protect>
 8011f62:	61b8      	str	r0, [r7, #24]
 8011f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f66:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8011f6a:	f113 0f0c 	cmn.w	r3, #12
 8011f6e:	db02      	blt.n	8011f76 <err_tcp+0x62>
 8011f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f72:	2200      	movs	r2, #0
 8011f74:	721a      	strb	r2, [r3, #8]
 8011f76:	69b8      	ldr	r0, [r7, #24]
 8011f78:	f00b fa6c 	bl	801d454 <sys_arch_unprotect>
 8011f7c:	e008      	b.n	8011f90 <err_tcp+0x7c>
  } else {
    /* no check since this is always fatal! */
    SYS_ARCH_SET(conn->last_err, err);
 8011f7e:	f00b fa5b 	bl	801d438 <sys_arch_protect>
 8011f82:	61f8      	str	r0, [r7, #28]
 8011f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f86:	78fa      	ldrb	r2, [r7, #3]
 8011f88:	721a      	strb	r2, [r3, #8]
 8011f8a:	69f8      	ldr	r0, [r7, #28]
 8011f8c:	f00b fa62 	bl	801d454 <sys_arch_unprotect>
  }

  /* @todo: the type of NETCONN_EVT created should depend on 'old_state' */

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 8011f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	d005      	beq.n	8011fa4 <err_tcp+0x90>
 8011f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011f9c:	2200      	movs	r2, #0
 8011f9e:	2104      	movs	r1, #4
 8011fa0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011fa2:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8011fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	d005      	beq.n	8011fb8 <err_tcp+0xa4>
 8011fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011fb0:	2200      	movs	r2, #0
 8011fb2:	2100      	movs	r1, #0
 8011fb4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011fb6:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8011fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d005      	beq.n	8011fcc <err_tcp+0xb8>
 8011fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011fc4:	2200      	movs	r2, #0
 8011fc6:	2102      	movs	r1, #2
 8011fc8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011fca:	4798      	blx	r3

  /* pass NULL-message to recvmbox to wake up pending recv */
  if (sys_mbox_valid(&conn->recvmbox)) {
 8011fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fce:	3310      	adds	r3, #16
 8011fd0:	4618      	mov	r0, r3
 8011fd2:	f00b f915 	bl	801d200 <sys_mbox_valid>
 8011fd6:	4603      	mov	r3, r0
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d005      	beq.n	8011fe8 <err_tcp+0xd4>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, NULL);
 8011fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fde:	3310      	adds	r3, #16
 8011fe0:	2100      	movs	r1, #0
 8011fe2:	4618      	mov	r0, r3
 8011fe4:	f00b f897 	bl	801d116 <sys_mbox_trypost>
  }
  /* pass NULL-message to acceptmbox to wake up pending accept */
  if (sys_mbox_valid(&conn->acceptmbox)) {
 8011fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fea:	3314      	adds	r3, #20
 8011fec:	4618      	mov	r0, r3
 8011fee:	f00b f907 	bl	801d200 <sys_mbox_valid>
 8011ff2:	4603      	mov	r3, r0
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d005      	beq.n	8012004 <err_tcp+0xf0>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, NULL);
 8011ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ffa:	3314      	adds	r3, #20
 8011ffc:	2100      	movs	r1, #0
 8011ffe:	4618      	mov	r0, r3
 8012000:	f00b f889 	bl	801d116 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 8012004:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012008:	2b01      	cmp	r3, #1
 801200a:	d007      	beq.n	801201c <err_tcp+0x108>
 801200c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012010:	2b04      	cmp	r3, #4
 8012012:	d003      	beq.n	801201c <err_tcp+0x108>
 8012014:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012018:	2b03      	cmp	r3, #3
 801201a:	d14d      	bne.n	80120b8 <err_tcp+0x1a4>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 801201c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801201e:	7f1b      	ldrb	r3, [r3, #28]
 8012020:	f003 0304 	and.w	r3, r3, #4
 8012024:	2b00      	cmp	r3, #0
 8012026:	bf14      	ite	ne
 8012028:	2301      	movne	r3, #1
 801202a:	2300      	moveq	r3, #0
 801202c:	b2db      	uxtb	r3, r3
 801202e:	617b      	str	r3, [r7, #20]
    SET_NONBLOCKING_CONNECT(conn, 0);
 8012030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012032:	7f1b      	ldrb	r3, [r3, #28]
 8012034:	f023 0304 	bic.w	r3, r3, #4
 8012038:	b2da      	uxtb	r2, r3
 801203a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801203c:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 801203e:	697b      	ldr	r3, [r7, #20]
 8012040:	2b00      	cmp	r3, #0
 8012042:	d145      	bne.n	80120d0 <err_tcp+0x1bc>
      sys_sem_t* op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8012044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012048:	2b00      	cmp	r3, #0
 801204a:	d106      	bne.n	801205a <err_tcp+0x146>
 801204c:	4b23      	ldr	r3, [pc, #140]	; (80120dc <err_tcp+0x1c8>)
 801204e:	f240 12b3 	movw	r2, #435	; 0x1b3
 8012052:	4925      	ldr	r1, [pc, #148]	; (80120e8 <err_tcp+0x1d4>)
 8012054:	4823      	ldr	r0, [pc, #140]	; (80120e4 <err_tcp+0x1d0>)
 8012056:	f00d fe83 	bl	801fd60 <iprintf>
      conn->current_msg->err = err;
 801205a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801205c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801205e:	78fa      	ldrb	r2, [r7, #3]
 8012060:	711a      	strb	r2, [r3, #4]
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8012062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012066:	681b      	ldr	r3, [r3, #0]
 8012068:	330c      	adds	r3, #12
 801206a:	613b      	str	r3, [r7, #16]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 801206c:	6938      	ldr	r0, [r7, #16]
 801206e:	f00b f958 	bl	801d322 <sys_sem_valid>
 8012072:	4603      	mov	r3, r0
 8012074:	2b00      	cmp	r3, #0
 8012076:	d106      	bne.n	8012086 <err_tcp+0x172>
 8012078:	4b18      	ldr	r3, [pc, #96]	; (80120dc <err_tcp+0x1c8>)
 801207a:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801207e:	491b      	ldr	r1, [pc, #108]	; (80120ec <err_tcp+0x1d8>)
 8012080:	4818      	ldr	r0, [pc, #96]	; (80120e4 <err_tcp+0x1d0>)
 8012082:	f00d fe6d 	bl	801fd60 <iprintf>
      conn->current_msg = NULL;
 8012086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012088:	2200      	movs	r2, #0
 801208a:	625a      	str	r2, [r3, #36]	; 0x24
      /* wake up the waiting task */
      NETCONN_SET_SAFE_ERR(conn, err);
 801208c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801208e:	2b00      	cmp	r3, #0
 8012090:	d00e      	beq.n	80120b0 <err_tcp+0x19c>
 8012092:	f00b f9d1 	bl	801d438 <sys_arch_protect>
 8012096:	60f8      	str	r0, [r7, #12]
 8012098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801209a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801209e:	f113 0f0c 	cmn.w	r3, #12
 80120a2:	db02      	blt.n	80120aa <err_tcp+0x196>
 80120a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120a6:	78fa      	ldrb	r2, [r7, #3]
 80120a8:	721a      	strb	r2, [r3, #8]
 80120aa:	68f8      	ldr	r0, [r7, #12]
 80120ac:	f00b f9d2 	bl	801d454 <sys_arch_unprotect>
      sys_sem_signal(op_completed_sem);
 80120b0:	6938      	ldr	r0, [r7, #16]
 80120b2:	f00b f91c 	bl	801d2ee <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 80120b6:	e00b      	b.n	80120d0 <err_tcp+0x1bc>
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 80120b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d008      	beq.n	80120d2 <err_tcp+0x1be>
 80120c0:	4b06      	ldr	r3, [pc, #24]	; (80120dc <err_tcp+0x1c8>)
 80120c2:	f240 12bd 	movw	r2, #445	; 0x1bd
 80120c6:	490a      	ldr	r1, [pc, #40]	; (80120f0 <err_tcp+0x1dc>)
 80120c8:	4806      	ldr	r0, [pc, #24]	; (80120e4 <err_tcp+0x1d0>)
 80120ca:	f00d fe49 	bl	801fd60 <iprintf>
  }
}
 80120ce:	e000      	b.n	80120d2 <err_tcp+0x1be>
      (old_state == NETCONN_CONNECT)) {
 80120d0:	bf00      	nop
}
 80120d2:	bf00      	nop
 80120d4:	3728      	adds	r7, #40	; 0x28
 80120d6:	46bd      	mov	sp, r7
 80120d8:	bd80      	pop	{r7, pc}
 80120da:	bf00      	nop
 80120dc:	08021bb0 	.word	0x08021bb0
 80120e0:	08021cd4 	.word	0x08021cd4
 80120e4:	08021c08 	.word	0x08021c08
 80120e8:	08021ce4 	.word	0x08021ce4
 80120ec:	08021d00 	.word	0x08021d00
 80120f0:	08021d1c 	.word	0x08021d1c

080120f4 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 80120f4:	b580      	push	{r7, lr}
 80120f6:	b084      	sub	sp, #16
 80120f8:	af00      	add	r7, sp, #0
 80120fa:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	685b      	ldr	r3, [r3, #4]
 8012100:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 8012102:	6879      	ldr	r1, [r7, #4]
 8012104:	68f8      	ldr	r0, [r7, #12]
 8012106:	f004 f9db 	bl	80164c0 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 801210a:	490a      	ldr	r1, [pc, #40]	; (8012134 <setup_tcp+0x40>)
 801210c:	68f8      	ldr	r0, [r7, #12]
 801210e:	f004 f9e9 	bl	80164e4 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 8012112:	4909      	ldr	r1, [pc, #36]	; (8012138 <setup_tcp+0x44>)
 8012114:	68f8      	ldr	r0, [r7, #12]
 8012116:	f004 fa07 	bl	8016528 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 801211a:	2202      	movs	r2, #2
 801211c:	4907      	ldr	r1, [pc, #28]	; (801213c <setup_tcp+0x48>)
 801211e:	68f8      	ldr	r0, [r7, #12]
 8012120:	f004 fa5c 	bl	80165dc <tcp_poll>
  tcp_err(pcb, err_tcp);
 8012124:	4906      	ldr	r1, [pc, #24]	; (8012140 <setup_tcp+0x4c>)
 8012126:	68f8      	ldr	r0, [r7, #12]
 8012128:	f004 fa1e 	bl	8016568 <tcp_err>
}
 801212c:	bf00      	nop
 801212e:	3710      	adds	r7, #16
 8012130:	46bd      	mov	sp, r7
 8012132:	bd80      	pop	{r7, pc}
 8012134:	08011c95 	.word	0x08011c95
 8012138:	08011e6d 	.word	0x08011e6d
 801213c:	08011da5 	.word	0x08011da5
 8012140:	08011f15 	.word	0x08011f15

08012144 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 8012144:	b580      	push	{r7, lr}
 8012146:	b088      	sub	sp, #32
 8012148:	af00      	add	r7, sp, #0
 801214a:	60f8      	str	r0, [r7, #12]
 801214c:	60b9      	str	r1, [r7, #8]
 801214e:	4613      	mov	r3, r2
 8012150:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 8012152:	68fb      	ldr	r3, [r7, #12]
 8012154:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 8012156:	69fb      	ldr	r3, [r7, #28]
 8012158:	2b00      	cmp	r3, #0
 801215a:	d102      	bne.n	8012162 <accept_function+0x1e>
    return ERR_VAL;
 801215c:	f06f 0305 	mvn.w	r3, #5
 8012160:	e08d      	b.n	801227e <accept_function+0x13a>
  }
  if (!sys_mbox_valid(&conn->acceptmbox)) {
 8012162:	69fb      	ldr	r3, [r7, #28]
 8012164:	3314      	adds	r3, #20
 8012166:	4618      	mov	r0, r3
 8012168:	f00b f84a 	bl	801d200 <sys_mbox_valid>
 801216c:	4603      	mov	r3, r0
 801216e:	2b00      	cmp	r3, #0
 8012170:	d102      	bne.n	8012178 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 8012172:	f06f 0305 	mvn.w	r3, #5
 8012176:	e082      	b.n	801227e <accept_function+0x13a>
  }

  if (newpcb == NULL) {
 8012178:	68bb      	ldr	r3, [r7, #8]
 801217a:	2b00      	cmp	r3, #0
 801217c:	d115      	bne.n	80121aa <accept_function+0x66>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, &netconn_aborted) == ERR_OK) {
 801217e:	69fb      	ldr	r3, [r7, #28]
 8012180:	3314      	adds	r3, #20
 8012182:	4941      	ldr	r1, [pc, #260]	; (8012288 <accept_function+0x144>)
 8012184:	4618      	mov	r0, r3
 8012186:	f00a ffc6 	bl	801d116 <sys_mbox_trypost>
 801218a:	4603      	mov	r3, r0
 801218c:	2b00      	cmp	r3, #0
 801218e:	d109      	bne.n	80121a4 <accept_function+0x60>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8012190:	69fb      	ldr	r3, [r7, #28]
 8012192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012194:	2b00      	cmp	r3, #0
 8012196:	d005      	beq.n	80121a4 <accept_function+0x60>
 8012198:	69fb      	ldr	r3, [r7, #28]
 801219a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801219c:	2200      	movs	r2, #0
 801219e:	2100      	movs	r1, #0
 80121a0:	69f8      	ldr	r0, [r7, #28]
 80121a2:	4798      	blx	r3
    }
    return ERR_VAL;
 80121a4:	f06f 0305 	mvn.w	r3, #5
 80121a8:	e069      	b.n	801227e <accept_function+0x13a>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->tate: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 80121aa:	69fb      	ldr	r3, [r7, #28]
 80121ac:	781a      	ldrb	r2, [r3, #0]
 80121ae:	69fb      	ldr	r3, [r7, #28]
 80121b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80121b2:	4619      	mov	r1, r3
 80121b4:	4610      	mov	r0, r2
 80121b6:	f000 f8ff 	bl	80123b8 <netconn_alloc>
 80121ba:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 80121bc:	69bb      	ldr	r3, [r7, #24]
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d115      	bne.n	80121ee <accept_function+0xaa>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, &netconn_aborted) == ERR_OK) {
 80121c2:	69fb      	ldr	r3, [r7, #28]
 80121c4:	3314      	adds	r3, #20
 80121c6:	4930      	ldr	r1, [pc, #192]	; (8012288 <accept_function+0x144>)
 80121c8:	4618      	mov	r0, r3
 80121ca:	f00a ffa4 	bl	801d116 <sys_mbox_trypost>
 80121ce:	4603      	mov	r3, r0
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d109      	bne.n	80121e8 <accept_function+0xa4>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 80121d4:	69fb      	ldr	r3, [r7, #28]
 80121d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d005      	beq.n	80121e8 <accept_function+0xa4>
 80121dc:	69fb      	ldr	r3, [r7, #28]
 80121de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80121e0:	2200      	movs	r2, #0
 80121e2:	2100      	movs	r1, #0
 80121e4:	69f8      	ldr	r0, [r7, #28]
 80121e6:	4798      	blx	r3
    }
    return ERR_MEM;
 80121e8:	f04f 33ff 	mov.w	r3, #4294967295
 80121ec:	e047      	b.n	801227e <accept_function+0x13a>
  }
  newconn->pcb.tcp = newpcb;
 80121ee:	69bb      	ldr	r3, [r7, #24]
 80121f0:	68ba      	ldr	r2, [r7, #8]
 80121f2:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 80121f4:	69b8      	ldr	r0, [r7, #24]
 80121f6:	f7ff ff7d 	bl	80120f4 <setup_tcp>
  /* no protection: when creating the pcb, the netconn is not yet known
     to the application thread */
  newconn->last_err = err;
 80121fa:	69bb      	ldr	r3, [r7, #24]
 80121fc:	79fa      	ldrb	r2, [r7, #7]
 80121fe:	721a      	strb	r2, [r3, #8]

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 8012200:	69fb      	ldr	r3, [r7, #28]
 8012202:	3314      	adds	r3, #20
 8012204:	69b9      	ldr	r1, [r7, #24]
 8012206:	4618      	mov	r0, r3
 8012208:	f00a ff85 	bl	801d116 <sys_mbox_trypost>
 801220c:	4603      	mov	r3, r0
 801220e:	2b00      	cmp	r3, #0
 8012210:	d02a      	beq.n	8012268 <accept_function+0x124>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb* pcb = newconn->pcb.tcp;
 8012212:	69bb      	ldr	r3, [r7, #24]
 8012214:	685b      	ldr	r3, [r3, #4]
 8012216:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 8012218:	2100      	movs	r1, #0
 801221a:	6978      	ldr	r0, [r7, #20]
 801221c:	f004 f950 	bl	80164c0 <tcp_arg>
    tcp_recv(pcb, NULL);
 8012220:	2100      	movs	r1, #0
 8012222:	6978      	ldr	r0, [r7, #20]
 8012224:	f004 f95e 	bl	80164e4 <tcp_recv>
    tcp_sent(pcb, NULL);
 8012228:	2100      	movs	r1, #0
 801222a:	6978      	ldr	r0, [r7, #20]
 801222c:	f004 f97c 	bl	8016528 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 8012230:	2200      	movs	r2, #0
 8012232:	2100      	movs	r1, #0
 8012234:	6978      	ldr	r0, [r7, #20]
 8012236:	f004 f9d1 	bl	80165dc <tcp_poll>
    tcp_err(pcb, NULL);
 801223a:	2100      	movs	r1, #0
 801223c:	6978      	ldr	r0, [r7, #20]
 801223e:	f004 f993 	bl	8016568 <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 8012242:	69bb      	ldr	r3, [r7, #24]
 8012244:	2200      	movs	r2, #0
 8012246:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 8012248:	69bb      	ldr	r3, [r7, #24]
 801224a:	3310      	adds	r3, #16
 801224c:	4618      	mov	r0, r3
 801224e:	f00a ff3b 	bl	801d0c8 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 8012252:	69bb      	ldr	r3, [r7, #24]
 8012254:	3310      	adds	r3, #16
 8012256:	4618      	mov	r0, r3
 8012258:	f00a ffe3 	bl	801d222 <sys_mbox_set_invalid>
    netconn_free(newconn);
 801225c:	69b8      	ldr	r0, [r7, #24]
 801225e:	f000 f91b 	bl	8012498 <netconn_free>
    return ERR_MEM;
 8012262:	f04f 33ff 	mov.w	r3, #4294967295
 8012266:	e00a      	b.n	801227e <accept_function+0x13a>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8012268:	69fb      	ldr	r3, [r7, #28]
 801226a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801226c:	2b00      	cmp	r3, #0
 801226e:	d005      	beq.n	801227c <accept_function+0x138>
 8012270:	69fb      	ldr	r3, [r7, #28]
 8012272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012274:	2200      	movs	r2, #0
 8012276:	2100      	movs	r1, #0
 8012278:	69f8      	ldr	r0, [r7, #28]
 801227a:	4798      	blx	r3
  }

  return ERR_OK;
 801227c:	2300      	movs	r3, #0
}
 801227e:	4618      	mov	r0, r3
 8012280:	3720      	adds	r7, #32
 8012282:	46bd      	mov	sp, r7
 8012284:	bd80      	pop	{r7, pc}
 8012286:	bf00      	nop
 8012288:	20012ac4 	.word	0x20012ac4

0801228c <pcb_new>:
 *
 * @param msg the api_msg_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 801228c:	b590      	push	{r4, r7, lr}
 801228e:	b085      	sub	sp, #20
 8012290:	af00      	add	r7, sp, #0
 8012292:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 8012294:	2300      	movs	r3, #0
 8012296:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	681b      	ldr	r3, [r3, #0]
 801229c:	685b      	ldr	r3, [r3, #4]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d006      	beq.n	80122b0 <pcb_new+0x24>
 80122a2:	4b2b      	ldr	r3, [pc, #172]	; (8012350 <pcb_new+0xc4>)
 80122a4:	f44f 720b 	mov.w	r2, #556	; 0x22c
 80122a8:	492a      	ldr	r1, [pc, #168]	; (8012354 <pcb_new+0xc8>)
 80122aa:	482b      	ldr	r0, [pc, #172]	; (8012358 <pcb_new+0xcc>)
 80122ac:	f00d fd58 	bl	801fd60 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif
  
  /* Allocate a PCB for this connection */
  switch(NETCONNTYPE_GROUP(msg->conn->type)) {
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	781b      	ldrb	r3, [r3, #0]
 80122b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80122ba:	2b10      	cmp	r3, #16
 80122bc:	d022      	beq.n	8012304 <pcb_new+0x78>
 80122be:	2b20      	cmp	r3, #32
 80122c0:	d133      	bne.n	801232a <pcb_new+0x9e>
    }
    break;
#endif /* LWIP_RAW */
#if LWIP_UDP
  case NETCONN_UDP:
    msg->conn->pcb.udp = udp_new_ip_type(iptype);
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	681c      	ldr	r4, [r3, #0]
 80122c6:	7bfb      	ldrb	r3, [r7, #15]
 80122c8:	4618      	mov	r0, r3
 80122ca:	f008 fc96 	bl	801abfa <udp_new_ip_type>
 80122ce:	4603      	mov	r3, r0
 80122d0:	6063      	str	r3, [r4, #4]
    if (msg->conn->pcb.udp != NULL) {
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	681b      	ldr	r3, [r3, #0]
 80122d6:	685b      	ldr	r3, [r3, #4]
 80122d8:	2b00      	cmp	r3, #0
 80122da:	d02a      	beq.n	8012332 <pcb_new+0xa6>
#if LWIP_UDPLITE
      if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
        udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
      }
#endif /* LWIP_UDPLITE */
      if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	681b      	ldr	r3, [r3, #0]
 80122e0:	781b      	ldrb	r3, [r3, #0]
 80122e2:	2b22      	cmp	r3, #34	; 0x22
 80122e4:	d104      	bne.n	80122f0 <pcb_new+0x64>
        udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	681b      	ldr	r3, [r3, #0]
 80122ea:	685b      	ldr	r3, [r3, #4]
 80122ec:	2201      	movs	r2, #1
 80122ee:	741a      	strb	r2, [r3, #16]
      }
      udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	6858      	ldr	r0, [r3, #4]
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	681b      	ldr	r3, [r3, #0]
 80122fa:	461a      	mov	r2, r3
 80122fc:	4917      	ldr	r1, [pc, #92]	; (801235c <pcb_new+0xd0>)
 80122fe:	f008 fc21 	bl	801ab44 <udp_recv>
    }
    break;
 8012302:	e016      	b.n	8012332 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
  case NETCONN_TCP:
    msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	681c      	ldr	r4, [r3, #0]
 8012308:	7bfb      	ldrb	r3, [r7, #15]
 801230a:	4618      	mov	r0, r3
 801230c:	f004 f8ca 	bl	80164a4 <tcp_new_ip_type>
 8012310:	4603      	mov	r3, r0
 8012312:	6063      	str	r3, [r4, #4]
    if (msg->conn->pcb.tcp != NULL) {
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	681b      	ldr	r3, [r3, #0]
 8012318:	685b      	ldr	r3, [r3, #4]
 801231a:	2b00      	cmp	r3, #0
 801231c:	d00b      	beq.n	8012336 <pcb_new+0xaa>
      setup_tcp(msg->conn);
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	4618      	mov	r0, r3
 8012324:	f7ff fee6 	bl	80120f4 <setup_tcp>
    }
    break;
 8012328:	e005      	b.n	8012336 <pcb_new+0xaa>
#endif /* LWIP_TCP */
  default:
    /* Unsupported netconn type, e.g. protocol disabled */
    msg->err = ERR_VAL;
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	22fa      	movs	r2, #250	; 0xfa
 801232e:	711a      	strb	r2, [r3, #4]
    return;
 8012330:	e00a      	b.n	8012348 <pcb_new+0xbc>
    break;
 8012332:	bf00      	nop
 8012334:	e000      	b.n	8012338 <pcb_new+0xac>
    break;
 8012336:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	685b      	ldr	r3, [r3, #4]
 801233e:	2b00      	cmp	r3, #0
 8012340:	d102      	bne.n	8012348 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	22ff      	movs	r2, #255	; 0xff
 8012346:	711a      	strb	r2, [r3, #4]
  }
}
 8012348:	3714      	adds	r7, #20
 801234a:	46bd      	mov	sp, r7
 801234c:	bd90      	pop	{r4, r7, pc}
 801234e:	bf00      	nop
 8012350:	08021bb0 	.word	0x08021bb0
 8012354:	08021d38 	.word	0x08021d38
 8012358:	08021c08 	.word	0x08021c08
 801235c:	08011b99 	.word	0x08011b99

08012360 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 8012360:	b580      	push	{r7, lr}
 8012362:	b084      	sub	sp, #16
 8012364:	af00      	add	r7, sp, #0
 8012366:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 801236c:	68fb      	ldr	r3, [r7, #12]
 801236e:	2200      	movs	r2, #0
 8012370:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	685b      	ldr	r3, [r3, #4]
 8012378:	2b00      	cmp	r3, #0
 801237a:	d102      	bne.n	8012382 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 801237c:	68f8      	ldr	r0, [r7, #12]
 801237e:	f7ff ff85 	bl	801228c <pcb_new>
  }
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	681b      	ldr	r3, [r3, #0]
 8012386:	2b00      	cmp	r3, #0
 8012388:	d012      	beq.n	80123b0 <lwip_netconn_do_newconn+0x50>
 801238a:	f00b f855 	bl	801d438 <sys_arch_protect>
 801238e:	60b8      	str	r0, [r7, #8]
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8012398:	f113 0f0c 	cmn.w	r3, #12
 801239c:	db05      	blt.n	80123aa <lwip_netconn_do_newconn+0x4a>
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	681b      	ldr	r3, [r3, #0]
 80123a2:	68fa      	ldr	r2, [r7, #12]
 80123a4:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80123a8:	721a      	strb	r2, [r3, #8]
 80123aa:	68b8      	ldr	r0, [r7, #8]
 80123ac:	f00b f852 	bl	801d454 <sys_arch_unprotect>
}
 80123b0:	bf00      	nop
 80123b2:	3710      	adds	r7, #16
 80123b4:	46bd      	mov	sp, r7
 80123b6:	bd80      	pop	{r7, pc}

080123b8 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn*
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 80123b8:	b580      	push	{r7, lr}
 80123ba:	b084      	sub	sp, #16
 80123bc:	af00      	add	r7, sp, #0
 80123be:	4603      	mov	r3, r0
 80123c0:	6039      	str	r1, [r7, #0]
 80123c2:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 80123c4:	2007      	movs	r0, #7
 80123c6:	f001 fe13 	bl	8013ff0 <memp_malloc>
 80123ca:	60b8      	str	r0, [r7, #8]
  if (conn == NULL) {
 80123cc:	68bb      	ldr	r3, [r7, #8]
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	d101      	bne.n	80123d6 <netconn_alloc+0x1e>
    return NULL;
 80123d2:	2300      	movs	r3, #0
 80123d4:	e055      	b.n	8012482 <netconn_alloc+0xca>
  }

  conn->last_err = ERR_OK;
 80123d6:	68bb      	ldr	r3, [r7, #8]
 80123d8:	2200      	movs	r2, #0
 80123da:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 80123dc:	68bb      	ldr	r3, [r7, #8]
 80123de:	79fa      	ldrb	r2, [r7, #7]
 80123e0:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 80123e2:	68bb      	ldr	r3, [r7, #8]
 80123e4:	2200      	movs	r2, #0
 80123e6:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch(NETCONNTYPE_GROUP(t)) {
 80123e8:	79fb      	ldrb	r3, [r7, #7]
 80123ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80123ee:	2b10      	cmp	r3, #16
 80123f0:	d004      	beq.n	80123fc <netconn_alloc+0x44>
 80123f2:	2b20      	cmp	r3, #32
 80123f4:	d105      	bne.n	8012402 <netconn_alloc+0x4a>
    size = DEFAULT_RAW_RECVMBOX_SIZE;
    break;
#endif /* LWIP_RAW */
#if LWIP_UDP
  case NETCONN_UDP:
    size = DEFAULT_UDP_RECVMBOX_SIZE;
 80123f6:	2306      	movs	r3, #6
 80123f8:	60fb      	str	r3, [r7, #12]
    break;
 80123fa:	e00a      	b.n	8012412 <netconn_alloc+0x5a>
#endif /* LWIP_UDP */
#if LWIP_TCP
  case NETCONN_TCP:
    size = DEFAULT_TCP_RECVMBOX_SIZE;
 80123fc:	2306      	movs	r3, #6
 80123fe:	60fb      	str	r3, [r7, #12]
    break;
 8012400:	e007      	b.n	8012412 <netconn_alloc+0x5a>
#endif /* LWIP_TCP */
  default:
    LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 8012402:	4b22      	ldr	r3, [pc, #136]	; (801248c <netconn_alloc+0xd4>)
 8012404:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8012408:	4921      	ldr	r1, [pc, #132]	; (8012490 <netconn_alloc+0xd8>)
 801240a:	4822      	ldr	r0, [pc, #136]	; (8012494 <netconn_alloc+0xdc>)
 801240c:	f00d fca8 	bl	801fd60 <iprintf>
    goto free_and_return;
 8012410:	e032      	b.n	8012478 <netconn_alloc+0xc0>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 8012412:	68bb      	ldr	r3, [r7, #8]
 8012414:	3310      	adds	r3, #16
 8012416:	68f9      	ldr	r1, [r7, #12]
 8012418:	4618      	mov	r0, r3
 801241a:	f00a fe33 	bl	801d084 <sys_mbox_new>
 801241e:	4603      	mov	r3, r0
 8012420:	2b00      	cmp	r3, #0
 8012422:	d128      	bne.n	8012476 <netconn_alloc+0xbe>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 8012424:	68bb      	ldr	r3, [r7, #8]
 8012426:	330c      	adds	r3, #12
 8012428:	2100      	movs	r1, #0
 801242a:	4618      	mov	r0, r3
 801242c:	f00a ff06 	bl	801d23c <sys_sem_new>
 8012430:	4603      	mov	r3, r0
 8012432:	2b00      	cmp	r3, #0
 8012434:	d005      	beq.n	8012442 <netconn_alloc+0x8a>
    sys_mbox_free(&conn->recvmbox);
 8012436:	68bb      	ldr	r3, [r7, #8]
 8012438:	3310      	adds	r3, #16
 801243a:	4618      	mov	r0, r3
 801243c:	f00a fe44 	bl	801d0c8 <sys_mbox_free>
    goto free_and_return;
 8012440:	e01a      	b.n	8012478 <netconn_alloc+0xc0>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 8012442:	68bb      	ldr	r3, [r7, #8]
 8012444:	3314      	adds	r3, #20
 8012446:	4618      	mov	r0, r3
 8012448:	f00a feeb 	bl	801d222 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 801244c:	68bb      	ldr	r3, [r7, #8]
 801244e:	2200      	movs	r2, #0
 8012450:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 8012452:	68bb      	ldr	r3, [r7, #8]
 8012454:	f04f 32ff 	mov.w	r2, #4294967295
 8012458:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 801245a:	68bb      	ldr	r3, [r7, #8]
 801245c:	683a      	ldr	r2, [r7, #0]
 801245e:	629a      	str	r2, [r3, #40]	; 0x28
#if LWIP_TCP
  conn->current_msg  = NULL;
 8012460:	68bb      	ldr	r3, [r7, #8]
 8012462:	2200      	movs	r2, #0
 8012464:	625a      	str	r2, [r3, #36]	; 0x24
  conn->write_offset = 0;
 8012466:	68bb      	ldr	r3, [r7, #8]
 8012468:	2200      	movs	r2, #0
 801246a:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = 0;
 801246c:	68bb      	ldr	r3, [r7, #8]
 801246e:	2200      	movs	r2, #0
 8012470:	771a      	strb	r2, [r3, #28]
  return conn;
 8012472:	68bb      	ldr	r3, [r7, #8]
 8012474:	e005      	b.n	8012482 <netconn_alloc+0xca>
    goto free_and_return;
 8012476:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 8012478:	68b9      	ldr	r1, [r7, #8]
 801247a:	2007      	movs	r0, #7
 801247c:	f001 fe0a 	bl	8014094 <memp_free>
  return NULL;
 8012480:	2300      	movs	r3, #0
}
 8012482:	4618      	mov	r0, r3
 8012484:	3710      	adds	r7, #16
 8012486:	46bd      	mov	sp, r7
 8012488:	bd80      	pop	{r7, pc}
 801248a:	bf00      	nop
 801248c:	08021bb0 	.word	0x08021bb0
 8012490:	08021d58 	.word	0x08021d58
 8012494:	08021c08 	.word	0x08021c08

08012498 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 8012498:	b580      	push	{r7, lr}
 801249a:	b082      	sub	sp, #8
 801249c:	af00      	add	r7, sp, #0
 801249e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	685b      	ldr	r3, [r3, #4]
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	d006      	beq.n	80124b6 <netconn_free+0x1e>
 80124a8:	4b1b      	ldr	r3, [pc, #108]	; (8012518 <netconn_free+0x80>)
 80124aa:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 80124ae:	491b      	ldr	r1, [pc, #108]	; (801251c <netconn_free+0x84>)
 80124b0:	481b      	ldr	r0, [pc, #108]	; (8012520 <netconn_free+0x88>)
 80124b2:	f00d fc55 	bl	801fd60 <iprintf>
  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	3310      	adds	r3, #16
 80124ba:	4618      	mov	r0, r3
 80124bc:	f00a fea0 	bl	801d200 <sys_mbox_valid>
 80124c0:	4603      	mov	r3, r0
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d006      	beq.n	80124d4 <netconn_free+0x3c>
 80124c6:	4b14      	ldr	r3, [pc, #80]	; (8012518 <netconn_free+0x80>)
 80124c8:	f240 22e2 	movw	r2, #738	; 0x2e2
 80124cc:	4915      	ldr	r1, [pc, #84]	; (8012524 <netconn_free+0x8c>)
 80124ce:	4814      	ldr	r0, [pc, #80]	; (8012520 <netconn_free+0x88>)
 80124d0:	f00d fc46 	bl	801fd60 <iprintf>
    !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	3314      	adds	r3, #20
 80124d8:	4618      	mov	r0, r3
 80124da:	f00a fe91 	bl	801d200 <sys_mbox_valid>
 80124de:	4603      	mov	r3, r0
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d006      	beq.n	80124f2 <netconn_free+0x5a>
 80124e4:	4b0c      	ldr	r3, [pc, #48]	; (8012518 <netconn_free+0x80>)
 80124e6:	f240 22e5 	movw	r2, #741	; 0x2e5
 80124ea:	490f      	ldr	r1, [pc, #60]	; (8012528 <netconn_free+0x90>)
 80124ec:	480c      	ldr	r0, [pc, #48]	; (8012520 <netconn_free+0x88>)
 80124ee:	f00d fc37 	bl	801fd60 <iprintf>
    !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	330c      	adds	r3, #12
 80124f6:	4618      	mov	r0, r3
 80124f8:	f00a ff06 	bl	801d308 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	330c      	adds	r3, #12
 8012500:	4618      	mov	r0, r3
 8012502:	f00a ff1f 	bl	801d344 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 8012506:	6879      	ldr	r1, [r7, #4]
 8012508:	2007      	movs	r0, #7
 801250a:	f001 fdc3 	bl	8014094 <memp_free>
}
 801250e:	bf00      	nop
 8012510:	3708      	adds	r7, #8
 8012512:	46bd      	mov	sp, r7
 8012514:	bd80      	pop	{r7, pc}
 8012516:	bf00      	nop
 8012518:	08021bb0 	.word	0x08021bb0
 801251c:	08021d80 	.word	0x08021d80
 8012520:	08021c08 	.word	0x08021c08
 8012524:	08021db0 	.word	0x08021db0
 8012528:	08021dec 	.word	0x08021dec

0801252c <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 801252c:	b580      	push	{r7, lr}
 801252e:	b086      	sub	sp, #24
 8012530:	af00      	add	r7, sp, #0
 8012532:	6078      	str	r0, [r7, #4]
#endif /* LWIP_TCP */

  /* This runs in tcpip_thread, so we don't need to lock against rx packets */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	3310      	adds	r3, #16
 8012538:	4618      	mov	r0, r3
 801253a:	f00a fe61 	bl	801d200 <sys_mbox_valid>
 801253e:	4603      	mov	r3, r0
 8012540:	2b00      	cmp	r3, #0
 8012542:	d035      	beq.n	80125b0 <netconn_drain+0x84>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8012544:	e01e      	b.n	8012584 <netconn_drain+0x58>
#if LWIP_TCP
      if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	781b      	ldrb	r3, [r3, #0]
 801254a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801254e:	2b10      	cmp	r3, #16
 8012550:	d114      	bne.n	801257c <netconn_drain+0x50>
        if (mem != NULL) {
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	2b00      	cmp	r3, #0
 8012556:	d015      	beq.n	8012584 <netconn_drain+0x58>
          p = (struct pbuf*)mem;
 8012558:	68fb      	ldr	r3, [r7, #12]
 801255a:	617b      	str	r3, [r7, #20]
          /* pcb might be set to NULL already by err_tcp() */
          if (conn->pcb.tcp != NULL) {
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	685b      	ldr	r3, [r3, #4]
 8012560:	2b00      	cmp	r3, #0
 8012562:	d007      	beq.n	8012574 <netconn_drain+0x48>
            tcp_recved(conn->pcb.tcp, p->tot_len);
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	685a      	ldr	r2, [r3, #4]
 8012568:	697b      	ldr	r3, [r7, #20]
 801256a:	891b      	ldrh	r3, [r3, #8]
 801256c:	4619      	mov	r1, r3
 801256e:	4610      	mov	r0, r2
 8012570:	f003 f9c4 	bl	80158fc <tcp_recved>
          }
          pbuf_free(p);
 8012574:	6978      	ldr	r0, [r7, #20]
 8012576:	f002 fae7 	bl	8014b48 <pbuf_free>
 801257a:	e003      	b.n	8012584 <netconn_drain+0x58>
        }
      } else
#endif /* LWIP_TCP */
      {
        netbuf_delete((struct netbuf *)mem);
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	4618      	mov	r0, r3
 8012580:	f000 ff38 	bl	80133f4 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	3310      	adds	r3, #16
 8012588:	f107 020c 	add.w	r2, r7, #12
 801258c:	4611      	mov	r1, r2
 801258e:	4618      	mov	r0, r3
 8012590:	f00a fe1a 	bl	801d1c8 <sys_arch_mbox_tryfetch>
 8012594:	4603      	mov	r3, r0
 8012596:	f1b3 3fff 	cmp.w	r3, #4294967295
 801259a:	d1d4      	bne.n	8012546 <netconn_drain+0x1a>
      }
    }
    sys_mbox_free(&conn->recvmbox);
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	3310      	adds	r3, #16
 80125a0:	4618      	mov	r0, r3
 80125a2:	f00a fd91 	bl	801d0c8 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	3310      	adds	r3, #16
 80125aa:	4618      	mov	r0, r3
 80125ac:	f00a fe39 	bl	801d222 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	3314      	adds	r3, #20
 80125b4:	4618      	mov	r0, r3
 80125b6:	f00a fe23 	bl	801d200 <sys_mbox_valid>
 80125ba:	4603      	mov	r3, r0
 80125bc:	2b00      	cmp	r3, #0
 80125be:	d02e      	beq.n	801261e <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 80125c0:	e017      	b.n	80125f2 <netconn_drain+0xc6>
      if (mem != &netconn_aborted) {
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	4a18      	ldr	r2, [pc, #96]	; (8012628 <netconn_drain+0xfc>)
 80125c6:	4293      	cmp	r3, r2
 80125c8:	d013      	beq.n	80125f2 <netconn_drain+0xc6>
        struct netconn *newconn = (struct netconn *)mem;
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	613b      	str	r3, [r7, #16]
        /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
        /* pcb might be set to NULL already by err_tcp() */
        /* drain recvmbox */
        netconn_drain(newconn);
 80125ce:	6938      	ldr	r0, [r7, #16]
 80125d0:	f7ff ffac 	bl	801252c <netconn_drain>
        if (newconn->pcb.tcp != NULL) {
 80125d4:	693b      	ldr	r3, [r7, #16]
 80125d6:	685b      	ldr	r3, [r3, #4]
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d007      	beq.n	80125ec <netconn_drain+0xc0>
          tcp_abort(newconn->pcb.tcp);
 80125dc:	693b      	ldr	r3, [r7, #16]
 80125de:	685b      	ldr	r3, [r3, #4]
 80125e0:	4618      	mov	r0, r3
 80125e2:	f002 fff7 	bl	80155d4 <tcp_abort>
          newconn->pcb.tcp = NULL;
 80125e6:	693b      	ldr	r3, [r7, #16]
 80125e8:	2200      	movs	r2, #0
 80125ea:	605a      	str	r2, [r3, #4]
        }
        netconn_free(newconn);
 80125ec:	6938      	ldr	r0, [r7, #16]
 80125ee:	f7ff ff53 	bl	8012498 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	3314      	adds	r3, #20
 80125f6:	f107 020c 	add.w	r2, r7, #12
 80125fa:	4611      	mov	r1, r2
 80125fc:	4618      	mov	r0, r3
 80125fe:	f00a fde3 	bl	801d1c8 <sys_arch_mbox_tryfetch>
 8012602:	4603      	mov	r3, r0
 8012604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012608:	d1db      	bne.n	80125c2 <netconn_drain+0x96>
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	3314      	adds	r3, #20
 801260e:	4618      	mov	r0, r3
 8012610:	f00a fd5a 	bl	801d0c8 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	3314      	adds	r3, #20
 8012618:	4618      	mov	r0, r3
 801261a:	f00a fe02 	bl	801d222 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 801261e:	bf00      	nop
 8012620:	3718      	adds	r7, #24
 8012622:	46bd      	mov	sp, r7
 8012624:	bd80      	pop	{r7, pc}
 8012626:	bf00      	nop
 8012628:	20012ac4 	.word	0x20012ac4

0801262c <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 801262c:	b580      	push	{r7, lr}
 801262e:	b088      	sub	sp, #32
 8012630:	af00      	add	r7, sp, #0
 8012632:	6078      	str	r0, [r7, #4]
 8012634:	460b      	mov	r3, r1
 8012636:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, close;
  u8_t close_finished = 0;
 8012638:	2300      	movs	r3, #0
 801263a:	777b      	strb	r3, [r7, #29]
  struct tcp_pcb* tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	2b00      	cmp	r3, #0
 8012640:	d106      	bne.n	8012650 <lwip_netconn_do_close_internal+0x24>
 8012642:	4baa      	ldr	r3, [pc, #680]	; (80128ec <lwip_netconn_do_close_internal+0x2c0>)
 8012644:	f240 3243 	movw	r2, #835	; 0x343
 8012648:	49a9      	ldr	r1, [pc, #676]	; (80128f0 <lwip_netconn_do_close_internal+0x2c4>)
 801264a:	48aa      	ldr	r0, [pc, #680]	; (80128f4 <lwip_netconn_do_close_internal+0x2c8>)
 801264c:	f00d fb88 	bl	801fd60 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	781b      	ldrb	r3, [r3, #0]
 8012654:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012658:	2b10      	cmp	r3, #16
 801265a:	d006      	beq.n	801266a <lwip_netconn_do_close_internal+0x3e>
 801265c:	4ba3      	ldr	r3, [pc, #652]	; (80128ec <lwip_netconn_do_close_internal+0x2c0>)
 801265e:	f44f 7251 	mov.w	r2, #836	; 0x344
 8012662:	49a5      	ldr	r1, [pc, #660]	; (80128f8 <lwip_netconn_do_close_internal+0x2cc>)
 8012664:	48a3      	ldr	r0, [pc, #652]	; (80128f4 <lwip_netconn_do_close_internal+0x2c8>)
 8012666:	f00d fb7b 	bl	801fd60 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	785b      	ldrb	r3, [r3, #1]
 801266e:	2b04      	cmp	r3, #4
 8012670:	d006      	beq.n	8012680 <lwip_netconn_do_close_internal+0x54>
 8012672:	4b9e      	ldr	r3, [pc, #632]	; (80128ec <lwip_netconn_do_close_internal+0x2c0>)
 8012674:	f240 3245 	movw	r2, #837	; 0x345
 8012678:	49a0      	ldr	r1, [pc, #640]	; (80128fc <lwip_netconn_do_close_internal+0x2d0>)
 801267a:	489e      	ldr	r0, [pc, #632]	; (80128f4 <lwip_netconn_do_close_internal+0x2c8>)
 801267c:	f00d fb70 	bl	801fd60 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	685b      	ldr	r3, [r3, #4]
 8012684:	2b00      	cmp	r3, #0
 8012686:	d106      	bne.n	8012696 <lwip_netconn_do_close_internal+0x6a>
 8012688:	4b98      	ldr	r3, [pc, #608]	; (80128ec <lwip_netconn_do_close_internal+0x2c0>)
 801268a:	f240 3246 	movw	r2, #838	; 0x346
 801268e:	499c      	ldr	r1, [pc, #624]	; (8012900 <lwip_netconn_do_close_internal+0x2d4>)
 8012690:	4898      	ldr	r0, [pc, #608]	; (80128f4 <lwip_netconn_do_close_internal+0x2c8>)
 8012692:	f00d fb65 	bl	801fd60 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801269a:	2b00      	cmp	r3, #0
 801269c:	d106      	bne.n	80126ac <lwip_netconn_do_close_internal+0x80>
 801269e:	4b93      	ldr	r3, [pc, #588]	; (80128ec <lwip_netconn_do_close_internal+0x2c0>)
 80126a0:	f240 3247 	movw	r2, #839	; 0x347
 80126a4:	4997      	ldr	r1, [pc, #604]	; (8012904 <lwip_netconn_do_close_internal+0x2d8>)
 80126a6:	4893      	ldr	r0, [pc, #588]	; (80128f4 <lwip_netconn_do_close_internal+0x2c8>)
 80126a8:	f00d fb5a 	bl	801fd60 <iprintf>

  tpcb = conn->pcb.tcp;
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	685b      	ldr	r3, [r3, #4]
 80126b0:	61bb      	str	r3, [r7, #24]
  shut = conn->current_msg->msg.sd.shut;
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80126b6:	7a1b      	ldrb	r3, [r3, #8]
 80126b8:	75fb      	strb	r3, [r7, #23]
  shut_rx = shut & NETCONN_SHUT_RD;
 80126ba:	7dfb      	ldrb	r3, [r7, #23]
 80126bc:	f003 0301 	and.w	r3, r3, #1
 80126c0:	75bb      	strb	r3, [r7, #22]
  shut_tx = shut & NETCONN_SHUT_WR;
 80126c2:	7dfb      	ldrb	r3, [r7, #23]
 80126c4:	f003 0302 	and.w	r3, r3, #2
 80126c8:	757b      	strb	r3, [r7, #21]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 80126ca:	7dfb      	ldrb	r3, [r7, #23]
 80126cc:	2b03      	cmp	r3, #3
 80126ce:	d102      	bne.n	80126d6 <lwip_netconn_do_close_internal+0xaa>
    close = 1;
 80126d0:	2301      	movs	r3, #1
 80126d2:	77bb      	strb	r3, [r7, #30]
 80126d4:	e01f      	b.n	8012716 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 80126d6:	7dbb      	ldrb	r3, [r7, #22]
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d00e      	beq.n	80126fa <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 80126dc:	69bb      	ldr	r3, [r7, #24]
 80126de:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 80126e0:	2b05      	cmp	r3, #5
 80126e2:	d007      	beq.n	80126f4 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 80126e4:	69bb      	ldr	r3, [r7, #24]
 80126e6:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 80126e8:	2b06      	cmp	r3, #6
 80126ea:	d003      	beq.n	80126f4 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 80126ec:	69bb      	ldr	r3, [r7, #24]
 80126ee:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 80126f0:	2b08      	cmp	r3, #8
 80126f2:	d102      	bne.n	80126fa <lwip_netconn_do_close_internal+0xce>
    close = 1;
 80126f4:	2301      	movs	r3, #1
 80126f6:	77bb      	strb	r3, [r7, #30]
 80126f8:	e00d      	b.n	8012716 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 80126fa:	7d7b      	ldrb	r3, [r7, #21]
 80126fc:	2b00      	cmp	r3, #0
 80126fe:	d008      	beq.n	8012712 <lwip_netconn_do_close_internal+0xe6>
 8012700:	69bb      	ldr	r3, [r7, #24]
 8012702:	7e9b      	ldrb	r3, [r3, #26]
 8012704:	f003 0310 	and.w	r3, r3, #16
 8012708:	2b00      	cmp	r3, #0
 801270a:	d002      	beq.n	8012712 <lwip_netconn_do_close_internal+0xe6>
    close = 1;
 801270c:	2301      	movs	r3, #1
 801270e:	77bb      	strb	r3, [r7, #30]
 8012710:	e001      	b.n	8012716 <lwip_netconn_do_close_internal+0xea>
  } else {
    close = 0;
 8012712:	2300      	movs	r3, #0
 8012714:	77bb      	strb	r3, [r7, #30]
  }

  /* Set back some callback pointers */
  if (close) {
 8012716:	7fbb      	ldrb	r3, [r7, #30]
 8012718:	2b00      	cmp	r3, #0
 801271a:	d003      	beq.n	8012724 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 801271c:	2100      	movs	r1, #0
 801271e:	69b8      	ldr	r0, [r7, #24]
 8012720:	f003 fece 	bl	80164c0 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 8012724:	69bb      	ldr	r3, [r7, #24]
 8012726:	7d1b      	ldrb	r3, [r3, #20]
 8012728:	2b01      	cmp	r3, #1
 801272a:	d104      	bne.n	8012736 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 801272c:	2100      	movs	r1, #0
 801272e:	69b8      	ldr	r0, [r7, #24]
 8012730:	f003 ff3c 	bl	80165ac <tcp_accept>
 8012734:	e01d      	b.n	8012772 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 8012736:	7dbb      	ldrb	r3, [r7, #22]
 8012738:	2b00      	cmp	r3, #0
 801273a:	d007      	beq.n	801274c <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 801273c:	2100      	movs	r1, #0
 801273e:	69b8      	ldr	r0, [r7, #24]
 8012740:	f003 fed0 	bl	80164e4 <tcp_recv>
      tcp_accept(tpcb, NULL);
 8012744:	2100      	movs	r1, #0
 8012746:	69b8      	ldr	r0, [r7, #24]
 8012748:	f003 ff30 	bl	80165ac <tcp_accept>
    }
    if (shut_tx) {
 801274c:	7d7b      	ldrb	r3, [r7, #21]
 801274e:	2b00      	cmp	r3, #0
 8012750:	d003      	beq.n	801275a <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 8012752:	2100      	movs	r1, #0
 8012754:	69b8      	ldr	r0, [r7, #24]
 8012756:	f003 fee7 	bl	8016528 <tcp_sent>
    }
    if (close) {
 801275a:	7fbb      	ldrb	r3, [r7, #30]
 801275c:	2b00      	cmp	r3, #0
 801275e:	d008      	beq.n	8012772 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 8012760:	2200      	movs	r2, #0
 8012762:	2100      	movs	r1, #0
 8012764:	69b8      	ldr	r0, [r7, #24]
 8012766:	f003 ff39 	bl	80165dc <tcp_poll>
      tcp_err(tpcb, NULL);
 801276a:	2100      	movs	r1, #0
 801276c:	69b8      	ldr	r0, [r7, #24]
 801276e:	f003 fefb 	bl	8016568 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (close) {
 8012772:	7fbb      	ldrb	r3, [r7, #30]
 8012774:	2b00      	cmp	r3, #0
 8012776:	d005      	beq.n	8012784 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 8012778:	69b8      	ldr	r0, [r7, #24]
 801277a:	f002 fe19 	bl	80153b0 <tcp_close>
 801277e:	4603      	mov	r3, r0
 8012780:	77fb      	strb	r3, [r7, #31]
 8012782:	e007      	b.n	8012794 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 8012784:	7dbb      	ldrb	r3, [r7, #22]
 8012786:	7d7a      	ldrb	r2, [r7, #21]
 8012788:	4619      	mov	r1, r3
 801278a:	69b8      	ldr	r0, [r7, #24]
 801278c:	f002 fe28 	bl	80153e0 <tcp_shutdown>
 8012790:	4603      	mov	r3, r0
 8012792:	77fb      	strb	r3, [r7, #31]
  }
  if (err == ERR_OK) {
 8012794:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012798:	2b00      	cmp	r3, #0
 801279a:	d102      	bne.n	80127a2 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 801279c:	2301      	movs	r3, #1
 801279e:	777b      	strb	r3, [r7, #29]
 80127a0:	e016      	b.n	80127d0 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 80127a2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80127a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80127aa:	d10f      	bne.n	80127cc <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80127b0:	7a5b      	ldrb	r3, [r3, #9]
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d10c      	bne.n	80127d0 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 80127b6:	2301      	movs	r3, #1
 80127b8:	777b      	strb	r3, [r7, #29]
        if (close) {
 80127ba:	7fbb      	ldrb	r3, [r7, #30]
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d007      	beq.n	80127d0 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 80127c0:	69b8      	ldr	r0, [r7, #24]
 80127c2:	f002 ff07 	bl	80155d4 <tcp_abort>
          err = ERR_OK;
 80127c6:	2300      	movs	r3, #0
 80127c8:	77fb      	strb	r3, [r7, #31]
 80127ca:	e001      	b.n	80127d0 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 80127cc:	2301      	movs	r3, #1
 80127ce:	777b      	strb	r3, [r7, #29]
    }
  }
  if (close_finished) {
 80127d0:	7f7b      	ldrb	r3, [r7, #29]
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d056      	beq.n	8012884 <lwip_netconn_do_close_internal+0x258>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t* op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	330c      	adds	r3, #12
 80127de:	613b      	str	r3, [r7, #16]
    conn->current_msg->err = err;
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80127e4:	7ffa      	ldrb	r2, [r7, #31]
 80127e6:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	2200      	movs	r2, #0
 80127ec:	625a      	str	r2, [r3, #36]	; 0x24
    conn->state = NETCONN_NONE;
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	2200      	movs	r2, #0
 80127f2:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 80127f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d129      	bne.n	8012850 <lwip_netconn_do_close_internal+0x224>
      if (close) {
 80127fc:	7fbb      	ldrb	r3, [r7, #30]
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d00c      	beq.n	801281c <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	2200      	movs	r2, #0
 8012806:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801280c:	2b00      	cmp	r3, #0
 801280e:	d005      	beq.n	801281c <lwip_netconn_do_close_internal+0x1f0>
 8012810:	687b      	ldr	r3, [r7, #4]
 8012812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012814:	2200      	movs	r2, #0
 8012816:	2104      	movs	r1, #4
 8012818:	6878      	ldr	r0, [r7, #4]
 801281a:	4798      	blx	r3
      }
      if (shut_rx) {
 801281c:	7dbb      	ldrb	r3, [r7, #22]
 801281e:	2b00      	cmp	r3, #0
 8012820:	d009      	beq.n	8012836 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012826:	2b00      	cmp	r3, #0
 8012828:	d005      	beq.n	8012836 <lwip_netconn_do_close_internal+0x20a>
 801282a:	687b      	ldr	r3, [r7, #4]
 801282c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801282e:	2200      	movs	r2, #0
 8012830:	2100      	movs	r1, #0
 8012832:	6878      	ldr	r0, [r7, #4]
 8012834:	4798      	blx	r3
      }
      if (shut_tx) {
 8012836:	7d7b      	ldrb	r3, [r7, #21]
 8012838:	2b00      	cmp	r3, #0
 801283a:	d009      	beq.n	8012850 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012840:	2b00      	cmp	r3, #0
 8012842:	d005      	beq.n	8012850 <lwip_netconn_do_close_internal+0x224>
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012848:	2200      	movs	r2, #0
 801284a:	2102      	movs	r1, #2
 801284c:	6878      	ldr	r0, [r7, #4]
 801284e:	4798      	blx	r3
      }
    }
    NETCONN_SET_SAFE_ERR(conn, err);
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	2b00      	cmp	r3, #0
 8012854:	d00e      	beq.n	8012874 <lwip_netconn_do_close_internal+0x248>
 8012856:	f00a fdef 	bl	801d438 <sys_arch_protect>
 801285a:	60f8      	str	r0, [r7, #12]
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8012862:	f113 0f0c 	cmn.w	r3, #12
 8012866:	db02      	blt.n	801286e <lwip_netconn_do_close_internal+0x242>
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	7ffa      	ldrb	r2, [r7, #31]
 801286c:	721a      	strb	r2, [r3, #8]
 801286e:	68f8      	ldr	r0, [r7, #12]
 8012870:	f00a fdf0 	bl	801d454 <sys_arch_unprotect>
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 8012874:	78fb      	ldrb	r3, [r7, #3]
 8012876:	2b00      	cmp	r3, #0
 8012878:	d002      	beq.n	8012880 <lwip_netconn_do_close_internal+0x254>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 801287a:	6938      	ldr	r0, [r7, #16]
 801287c:	f00a fd37 	bl	801d2ee <sys_sem_signal>
    }
    return ERR_OK;
 8012880:	2300      	movs	r3, #0
 8012882:	e02e      	b.n	80128e2 <lwip_netconn_do_close_internal+0x2b6>
  }
  if (!close_finished) {
 8012884:	7f7b      	ldrb	r3, [r7, #29]
 8012886:	2b00      	cmp	r3, #0
 8012888:	d11e      	bne.n	80128c8 <lwip_netconn_do_close_internal+0x29c>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 801288a:	69bb      	ldr	r3, [r7, #24]
 801288c:	7d1b      	ldrb	r3, [r3, #20]
 801288e:	2b01      	cmp	r3, #1
 8012890:	d106      	bne.n	80128a0 <lwip_netconn_do_close_internal+0x274>
 8012892:	4b16      	ldr	r3, [pc, #88]	; (80128ec <lwip_netconn_do_close_internal+0x2c0>)
 8012894:	f240 32e3 	movw	r2, #995	; 0x3e3
 8012898:	491b      	ldr	r1, [pc, #108]	; (8012908 <lwip_netconn_do_close_internal+0x2dc>)
 801289a:	4816      	ldr	r0, [pc, #88]	; (80128f4 <lwip_netconn_do_close_internal+0x2c8>)
 801289c:	f00d fa60 	bl	801fd60 <iprintf>
    if (shut_tx) {
 80128a0:	7d7b      	ldrb	r3, [r7, #21]
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d003      	beq.n	80128ae <lwip_netconn_do_close_internal+0x282>
      tcp_sent(tpcb, sent_tcp);
 80128a6:	4919      	ldr	r1, [pc, #100]	; (801290c <lwip_netconn_do_close_internal+0x2e0>)
 80128a8:	69b8      	ldr	r0, [r7, #24]
 80128aa:	f003 fe3d 	bl	8016528 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 80128ae:	2201      	movs	r2, #1
 80128b0:	4917      	ldr	r1, [pc, #92]	; (8012910 <lwip_netconn_do_close_internal+0x2e4>)
 80128b2:	69b8      	ldr	r0, [r7, #24]
 80128b4:	f003 fe92 	bl	80165dc <tcp_poll>
    tcp_err(tpcb, err_tcp);
 80128b8:	4916      	ldr	r1, [pc, #88]	; (8012914 <lwip_netconn_do_close_internal+0x2e8>)
 80128ba:	69b8      	ldr	r0, [r7, #24]
 80128bc:	f003 fe54 	bl	8016568 <tcp_err>
    tcp_arg(tpcb, conn);
 80128c0:	6879      	ldr	r1, [r7, #4]
 80128c2:	69b8      	ldr	r0, [r7, #24]
 80128c4:	f003 fdfc 	bl	80164c0 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 80128c8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	d106      	bne.n	80128de <lwip_netconn_do_close_internal+0x2b2>
 80128d0:	4b06      	ldr	r3, [pc, #24]	; (80128ec <lwip_netconn_do_close_internal+0x2c0>)
 80128d2:	f240 32ef 	movw	r2, #1007	; 0x3ef
 80128d6:	4910      	ldr	r1, [pc, #64]	; (8012918 <lwip_netconn_do_close_internal+0x2ec>)
 80128d8:	4806      	ldr	r0, [pc, #24]	; (80128f4 <lwip_netconn_do_close_internal+0x2c8>)
 80128da:	f00d fa41 	bl	801fd60 <iprintf>
  return err;
 80128de:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80128e2:	4618      	mov	r0, r3
 80128e4:	3720      	adds	r7, #32
 80128e6:	46bd      	mov	sp, r7
 80128e8:	bd80      	pop	{r7, pc}
 80128ea:	bf00      	nop
 80128ec:	08021bb0 	.word	0x08021bb0
 80128f0:	08021e28 	.word	0x08021e28
 80128f4:	08021c08 	.word	0x08021c08
 80128f8:	08021e38 	.word	0x08021e38
 80128fc:	08021e58 	.word	0x08021e58
 8012900:	08021e7c 	.word	0x08021e7c
 8012904:	08021ce4 	.word	0x08021ce4
 8012908:	08021e90 	.word	0x08021e90
 801290c:	08011e6d 	.word	0x08011e6d
 8012910:	08011da5 	.word	0x08011da5
 8012914:	08011f15 	.word	0x08011f15
 8012918:	08021eb4 	.word	0x08021eb4

0801291c <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 801291c:	b580      	push	{r7, lr}
 801291e:	b086      	sub	sp, #24
 8012920:	af00      	add	r7, sp, #0
 8012922:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	617b      	str	r3, [r7, #20]

  enum netconn_state state = msg->conn->state;
 8012928:	697b      	ldr	r3, [r7, #20]
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	785b      	ldrb	r3, [r3, #1]
 801292e:	74fb      	strb	r3, [r7, #19]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 8012930:	7cfb      	ldrb	r3, [r7, #19]
 8012932:	2b00      	cmp	r3, #0
 8012934:	d00d      	beq.n	8012952 <lwip_netconn_do_delconn+0x36>
 8012936:	697b      	ldr	r3, [r7, #20]
 8012938:	681b      	ldr	r3, [r3, #0]
 801293a:	781b      	ldrb	r3, [r3, #0]
 801293c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012940:	2b10      	cmp	r3, #16
 8012942:	d006      	beq.n	8012952 <lwip_netconn_do_delconn+0x36>
 8012944:	4b6f      	ldr	r3, [pc, #444]	; (8012b04 <lwip_netconn_do_delconn+0x1e8>)
 8012946:	f240 4201 	movw	r2, #1025	; 0x401
 801294a:	496f      	ldr	r1, [pc, #444]	; (8012b08 <lwip_netconn_do_delconn+0x1ec>)
 801294c:	486f      	ldr	r0, [pc, #444]	; (8012b0c <lwip_netconn_do_delconn+0x1f0>)
 801294e:	f00d fa07 	bl	801fd60 <iprintf>
      NETCONN_SET_SAFE_ERR(msg->conn, ERR_CLSD);
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 8012952:	7cfb      	ldrb	r3, [r7, #19]
 8012954:	2b00      	cmp	r3, #0
 8012956:	d005      	beq.n	8012964 <lwip_netconn_do_delconn+0x48>
 8012958:	7cfb      	ldrb	r3, [r7, #19]
 801295a:	2b02      	cmp	r3, #2
 801295c:	d002      	beq.n	8012964 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 801295e:	7cfb      	ldrb	r3, [r7, #19]
 8012960:	2b03      	cmp	r3, #3
 8012962:	d109      	bne.n	8012978 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 8012964:	7cfb      	ldrb	r3, [r7, #19]
 8012966:	2b03      	cmp	r3, #3
 8012968:	d10a      	bne.n	8012980 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 801296a:	697b      	ldr	r3, [r7, #20]
 801296c:	681b      	ldr	r3, [r3, #0]
 801296e:	7f1b      	ldrb	r3, [r3, #28]
 8012970:	f003 0304 	and.w	r3, r3, #4
 8012974:	2b00      	cmp	r3, #0
 8012976:	d103      	bne.n	8012980 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 8012978:	697b      	ldr	r3, [r7, #20]
 801297a:	22fb      	movs	r2, #251	; 0xfb
 801297c:	711a      	strb	r2, [r3, #4]
 801297e:	e09c      	b.n	8012aba <lwip_netconn_do_delconn+0x19e>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 8012980:	7cfb      	ldrb	r3, [r7, #19]
 8012982:	2b03      	cmp	r3, #3
 8012984:	d10d      	bne.n	80129a2 <lwip_netconn_do_delconn+0x86>
 8012986:	697b      	ldr	r3, [r7, #20]
 8012988:	681b      	ldr	r3, [r3, #0]
 801298a:	7f1b      	ldrb	r3, [r3, #28]
 801298c:	f003 0304 	and.w	r3, r3, #4
 8012990:	2b00      	cmp	r3, #0
 8012992:	d106      	bne.n	80129a2 <lwip_netconn_do_delconn+0x86>
 8012994:	4b5b      	ldr	r3, [pc, #364]	; (8012b04 <lwip_netconn_do_delconn+0x1e8>)
 8012996:	f240 421f 	movw	r2, #1055	; 0x41f
 801299a:	495d      	ldr	r1, [pc, #372]	; (8012b10 <lwip_netconn_do_delconn+0x1f4>)
 801299c:	485b      	ldr	r0, [pc, #364]	; (8012b0c <lwip_netconn_do_delconn+0x1f0>)
 801299e:	f00d f9df 	bl	801fd60 <iprintf>
      (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 80129a2:	697b      	ldr	r3, [r7, #20]
 80129a4:	2200      	movs	r2, #0
 80129a6:	711a      	strb	r2, [r3, #4]
    /* Drain and delete mboxes */
    netconn_drain(msg->conn);
 80129a8:	697b      	ldr	r3, [r7, #20]
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	4618      	mov	r0, r3
 80129ae:	f7ff fdbd 	bl	801252c <netconn_drain>

    if (msg->conn->pcb.tcp != NULL) {
 80129b2:	697b      	ldr	r3, [r7, #20]
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	685b      	ldr	r3, [r3, #4]
 80129b8:	2b00      	cmp	r3, #0
 80129ba:	d064      	beq.n	8012a86 <lwip_netconn_do_delconn+0x16a>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 80129bc:	697b      	ldr	r3, [r7, #20]
 80129be:	681b      	ldr	r3, [r3, #0]
 80129c0:	781b      	ldrb	r3, [r3, #0]
 80129c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80129c6:	2b10      	cmp	r3, #16
 80129c8:	d00e      	beq.n	80129e8 <lwip_netconn_do_delconn+0xcc>
 80129ca:	2b20      	cmp	r3, #32
 80129cc:	d000      	beq.n	80129d0 <lwip_netconn_do_delconn+0xb4>
        /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
           the application thread, so we can return at this point! */
        return;
#endif /* LWIP_TCP */
      default:
        break;
 80129ce:	e056      	b.n	8012a7e <lwip_netconn_do_delconn+0x162>
        msg->conn->pcb.udp->recv_arg = NULL;
 80129d0:	697b      	ldr	r3, [r7, #20]
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	685b      	ldr	r3, [r3, #4]
 80129d6:	2200      	movs	r2, #0
 80129d8:	61da      	str	r2, [r3, #28]
        udp_remove(msg->conn->pcb.udp);
 80129da:	697b      	ldr	r3, [r7, #20]
 80129dc:	681b      	ldr	r3, [r3, #0]
 80129de:	685b      	ldr	r3, [r3, #4]
 80129e0:	4618      	mov	r0, r3
 80129e2:	f008 f8c1 	bl	801ab68 <udp_remove>
        break;
 80129e6:	e04a      	b.n	8012a7e <lwip_netconn_do_delconn+0x162>
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 80129e8:	697b      	ldr	r3, [r7, #20]
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d104      	bne.n	80129fc <lwip_netconn_do_delconn+0xe0>
 80129f2:	697b      	ldr	r3, [r7, #20]
 80129f4:	681b      	ldr	r3, [r3, #0]
 80129f6:	6a1b      	ldr	r3, [r3, #32]
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	d006      	beq.n	8012a0a <lwip_netconn_do_delconn+0xee>
 80129fc:	4b41      	ldr	r3, [pc, #260]	; (8012b04 <lwip_netconn_do_delconn+0x1e8>)
 80129fe:	f240 4235 	movw	r2, #1077	; 0x435
 8012a02:	4944      	ldr	r1, [pc, #272]	; (8012b14 <lwip_netconn_do_delconn+0x1f8>)
 8012a04:	4841      	ldr	r0, [pc, #260]	; (8012b0c <lwip_netconn_do_delconn+0x1f0>)
 8012a06:	f00d f9ab 	bl	801fd60 <iprintf>
        msg->conn->state = NETCONN_CLOSE;
 8012a0a:	697b      	ldr	r3, [r7, #20]
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	2204      	movs	r2, #4
 8012a10:	705a      	strb	r2, [r3, #1]
        msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 8012a12:	697b      	ldr	r3, [r7, #20]
 8012a14:	2203      	movs	r2, #3
 8012a16:	721a      	strb	r2, [r3, #8]
        msg->conn->current_msg = msg;
 8012a18:	697b      	ldr	r3, [r7, #20]
 8012a1a:	681b      	ldr	r3, [r3, #0]
 8012a1c:	697a      	ldr	r2, [r7, #20]
 8012a1e:	625a      	str	r2, [r3, #36]	; 0x24
        if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8012a20:	697b      	ldr	r3, [r7, #20]
 8012a22:	681b      	ldr	r3, [r3, #0]
 8012a24:	2100      	movs	r1, #0
 8012a26:	4618      	mov	r0, r3
 8012a28:	f7ff fe00 	bl	801262c <lwip_netconn_do_close_internal>
 8012a2c:	4603      	mov	r3, r0
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d064      	beq.n	8012afc <lwip_netconn_do_delconn+0x1e0>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8012a32:	697b      	ldr	r3, [r7, #20]
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	785b      	ldrb	r3, [r3, #1]
 8012a38:	2b04      	cmp	r3, #4
 8012a3a:	d006      	beq.n	8012a4a <lwip_netconn_do_delconn+0x12e>
 8012a3c:	4b31      	ldr	r3, [pc, #196]	; (8012b04 <lwip_netconn_do_delconn+0x1e8>)
 8012a3e:	f240 423b 	movw	r2, #1083	; 0x43b
 8012a42:	4935      	ldr	r1, [pc, #212]	; (8012b18 <lwip_netconn_do_delconn+0x1fc>)
 8012a44:	4831      	ldr	r0, [pc, #196]	; (8012b0c <lwip_netconn_do_delconn+0x1f0>)
 8012a46:	f00d f98b 	bl	801fd60 <iprintf>
          UNLOCK_TCPIP_CORE();
 8012a4a:	4834      	ldr	r0, [pc, #208]	; (8012b1c <lwip_netconn_do_delconn+0x200>)
 8012a4c:	f00a fcc1 	bl	801d3d2 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8012a50:	697b      	ldr	r3, [r7, #20]
 8012a52:	681b      	ldr	r3, [r3, #0]
 8012a54:	330c      	adds	r3, #12
 8012a56:	2100      	movs	r1, #0
 8012a58:	4618      	mov	r0, r3
 8012a5a:	f00a fc17 	bl	801d28c <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8012a5e:	482f      	ldr	r0, [pc, #188]	; (8012b1c <lwip_netconn_do_delconn+0x200>)
 8012a60:	f00a fca8 	bl	801d3b4 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 8012a64:	697b      	ldr	r3, [r7, #20]
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	785b      	ldrb	r3, [r3, #1]
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d046      	beq.n	8012afc <lwip_netconn_do_delconn+0x1e0>
 8012a6e:	4b25      	ldr	r3, [pc, #148]	; (8012b04 <lwip_netconn_do_delconn+0x1e8>)
 8012a70:	f240 423f 	movw	r2, #1087	; 0x43f
 8012a74:	4928      	ldr	r1, [pc, #160]	; (8012b18 <lwip_netconn_do_delconn+0x1fc>)
 8012a76:	4825      	ldr	r0, [pc, #148]	; (8012b0c <lwip_netconn_do_delconn+0x1f0>)
 8012a78:	f00d f972 	bl	801fd60 <iprintf>
        return;
 8012a7c:	e03e      	b.n	8012afc <lwip_netconn_do_delconn+0x1e0>
      }
      msg->conn->pcb.tcp = NULL;
 8012a7e:	697b      	ldr	r3, [r7, #20]
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	2200      	movs	r2, #0
 8012a84:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 8012a86:	697b      	ldr	r3, [r7, #20]
 8012a88:	681b      	ldr	r3, [r3, #0]
 8012a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	d007      	beq.n	8012aa0 <lwip_netconn_do_delconn+0x184>
 8012a90:	697b      	ldr	r3, [r7, #20]
 8012a92:	681b      	ldr	r3, [r3, #0]
 8012a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012a96:	697a      	ldr	r2, [r7, #20]
 8012a98:	6810      	ldr	r0, [r2, #0]
 8012a9a:	2200      	movs	r2, #0
 8012a9c:	2100      	movs	r1, #0
 8012a9e:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 8012aa0:	697b      	ldr	r3, [r7, #20]
 8012aa2:	681b      	ldr	r3, [r3, #0]
 8012aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d007      	beq.n	8012aba <lwip_netconn_do_delconn+0x19e>
 8012aaa:	697b      	ldr	r3, [r7, #20]
 8012aac:	681b      	ldr	r3, [r3, #0]
 8012aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012ab0:	697a      	ldr	r2, [r7, #20]
 8012ab2:	6810      	ldr	r0, [r2, #0]
 8012ab4:	2200      	movs	r2, #0
 8012ab6:	2102      	movs	r1, #2
 8012ab8:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 8012aba:	697b      	ldr	r3, [r7, #20]
 8012abc:	681b      	ldr	r3, [r3, #0]
 8012abe:	330c      	adds	r3, #12
 8012ac0:	4618      	mov	r0, r3
 8012ac2:	f00a fc2e 	bl	801d322 <sys_sem_valid>
 8012ac6:	4603      	mov	r3, r0
 8012ac8:	2b00      	cmp	r3, #0
 8012aca:	d018      	beq.n	8012afe <lwip_netconn_do_delconn+0x1e2>
    TCPIP_APIMSG_ACK(msg);
 8012acc:	697b      	ldr	r3, [r7, #20]
 8012ace:	681b      	ldr	r3, [r3, #0]
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d014      	beq.n	8012afe <lwip_netconn_do_delconn+0x1e2>
 8012ad4:	f00a fcb0 	bl	801d438 <sys_arch_protect>
 8012ad8:	60f8      	str	r0, [r7, #12]
 8012ada:	697b      	ldr	r3, [r7, #20]
 8012adc:	681b      	ldr	r3, [r3, #0]
 8012ade:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8012ae2:	f113 0f0c 	cmn.w	r3, #12
 8012ae6:	db05      	blt.n	8012af4 <lwip_netconn_do_delconn+0x1d8>
 8012ae8:	697b      	ldr	r3, [r7, #20]
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	697a      	ldr	r2, [r7, #20]
 8012aee:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8012af2:	721a      	strb	r2, [r3, #8]
 8012af4:	68f8      	ldr	r0, [r7, #12]
 8012af6:	f00a fcad 	bl	801d454 <sys_arch_unprotect>
 8012afa:	e000      	b.n	8012afe <lwip_netconn_do_delconn+0x1e2>
        return;
 8012afc:	bf00      	nop
  }
}
 8012afe:	3718      	adds	r7, #24
 8012b00:	46bd      	mov	sp, r7
 8012b02:	bd80      	pop	{r7, pc}
 8012b04:	08021bb0 	.word	0x08021bb0
 8012b08:	08021ec4 	.word	0x08021ec4
 8012b0c:	08021c08 	.word	0x08021c08
 8012b10:	08021ed8 	.word	0x08021ed8
 8012b14:	08021ef8 	.word	0x08021ef8
 8012b18:	08021f14 	.word	0x08021f14
 8012b1c:	20012ac8 	.word	0x20012ac8

08012b20 <lwip_netconn_do_bind>:
 * @param m the api_msg_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 8012b20:	b580      	push	{r7, lr}
 8012b22:	b084      	sub	sp, #16
 8012b24:	af00      	add	r7, sp, #0
 8012b26:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	60fb      	str	r3, [r7, #12]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 8012b2c:	68fb      	ldr	r3, [r7, #12]
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8012b34:	f113 0f0c 	cmn.w	r3, #12
 8012b38:	da06      	bge.n	8012b48 <lwip_netconn_do_bind+0x28>
    msg->err = msg->conn->last_err;
 8012b3a:	68fb      	ldr	r3, [r7, #12]
 8012b3c:	681b      	ldr	r3, [r3, #0]
 8012b3e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8012b42:	68fb      	ldr	r3, [r7, #12]
 8012b44:	711a      	strb	r2, [r3, #4]
 8012b46:	e030      	b.n	8012baa <lwip_netconn_do_bind+0x8a>
  } else {
    msg->err = ERR_VAL;
 8012b48:	68fb      	ldr	r3, [r7, #12]
 8012b4a:	22fa      	movs	r2, #250	; 0xfa
 8012b4c:	711a      	strb	r2, [r3, #4]
    if (msg->conn->pcb.tcp != NULL) {
 8012b4e:	68fb      	ldr	r3, [r7, #12]
 8012b50:	681b      	ldr	r3, [r3, #0]
 8012b52:	685b      	ldr	r3, [r3, #4]
 8012b54:	2b00      	cmp	r3, #0
 8012b56:	d027      	beq.n	8012ba8 <lwip_netconn_do_bind+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8012b58:	68fb      	ldr	r3, [r7, #12]
 8012b5a:	681b      	ldr	r3, [r3, #0]
 8012b5c:	781b      	ldrb	r3, [r3, #0]
 8012b5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012b62:	2b10      	cmp	r3, #16
 8012b64:	d011      	beq.n	8012b8a <lwip_netconn_do_bind+0x6a>
 8012b66:	2b20      	cmp	r3, #32
 8012b68:	d000      	beq.n	8012b6c <lwip_netconn_do_bind+0x4c>
      case NETCONN_TCP:
        msg->err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
        break;
#endif /* LWIP_TCP */
      default:
        break;
 8012b6a:	e01e      	b.n	8012baa <lwip_netconn_do_bind+0x8a>
        msg->err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8012b6c:	68fb      	ldr	r3, [r7, #12]
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	6858      	ldr	r0, [r3, #4]
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	6899      	ldr	r1, [r3, #8]
 8012b76:	68fb      	ldr	r3, [r7, #12]
 8012b78:	899b      	ldrh	r3, [r3, #12]
 8012b7a:	461a      	mov	r2, r3
 8012b7c:	f007 ff72 	bl	801aa64 <udp_bind>
 8012b80:	4603      	mov	r3, r0
 8012b82:	461a      	mov	r2, r3
 8012b84:	68fb      	ldr	r3, [r7, #12]
 8012b86:	711a      	strb	r2, [r3, #4]
        break;
 8012b88:	e00f      	b.n	8012baa <lwip_netconn_do_bind+0x8a>
        msg->err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8012b8a:	68fb      	ldr	r3, [r7, #12]
 8012b8c:	681b      	ldr	r3, [r3, #0]
 8012b8e:	6858      	ldr	r0, [r3, #4]
 8012b90:	68fb      	ldr	r3, [r7, #12]
 8012b92:	6899      	ldr	r1, [r3, #8]
 8012b94:	68fb      	ldr	r3, [r7, #12]
 8012b96:	899b      	ldrh	r3, [r3, #12]
 8012b98:	461a      	mov	r2, r3
 8012b9a:	f002 fd27 	bl	80155ec <tcp_bind>
 8012b9e:	4603      	mov	r3, r0
 8012ba0:	461a      	mov	r2, r3
 8012ba2:	68fb      	ldr	r3, [r7, #12]
 8012ba4:	711a      	strb	r2, [r3, #4]
        break;
 8012ba6:	e000      	b.n	8012baa <lwip_netconn_do_bind+0x8a>
      }
    }
 8012ba8:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
 8012baa:	68fb      	ldr	r3, [r7, #12]
 8012bac:	681b      	ldr	r3, [r3, #0]
 8012bae:	2b00      	cmp	r3, #0
 8012bb0:	d012      	beq.n	8012bd8 <lwip_netconn_do_bind+0xb8>
 8012bb2:	f00a fc41 	bl	801d438 <sys_arch_protect>
 8012bb6:	60b8      	str	r0, [r7, #8]
 8012bb8:	68fb      	ldr	r3, [r7, #12]
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8012bc0:	f113 0f0c 	cmn.w	r3, #12
 8012bc4:	db05      	blt.n	8012bd2 <lwip_netconn_do_bind+0xb2>
 8012bc6:	68fb      	ldr	r3, [r7, #12]
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	68fa      	ldr	r2, [r7, #12]
 8012bcc:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8012bd0:	721a      	strb	r2, [r3, #8]
 8012bd2:	68b8      	ldr	r0, [r7, #8]
 8012bd4:	f00a fc3e 	bl	801d454 <sys_arch_unprotect>
}
 8012bd8:	bf00      	nop
 8012bda:	3710      	adds	r7, #16
 8012bdc:	46bd      	mov	sp, r7
 8012bde:	bd80      	pop	{r7, pc}

08012be0 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 8012be0:	b580      	push	{r7, lr}
 8012be2:	b088      	sub	sp, #32
 8012be4:	af00      	add	r7, sp, #0
 8012be6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	61fb      	str	r3, [r7, #28]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 8012bec:	69fb      	ldr	r3, [r7, #28]
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8012bf4:	f113 0f0c 	cmn.w	r3, #12
 8012bf8:	da06      	bge.n	8012c08 <lwip_netconn_do_listen+0x28>
    msg->err = msg->conn->last_err;
 8012bfa:	69fb      	ldr	r3, [r7, #28]
 8012bfc:	681b      	ldr	r3, [r3, #0]
 8012bfe:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8012c02:	69fb      	ldr	r3, [r7, #28]
 8012c04:	711a      	strb	r2, [r3, #4]
 8012c06:	e090      	b.n	8012d2a <lwip_netconn_do_listen+0x14a>
  } else {
    msg->err = ERR_CONN;
 8012c08:	69fb      	ldr	r3, [r7, #28]
 8012c0a:	22f5      	movs	r2, #245	; 0xf5
 8012c0c:	711a      	strb	r2, [r3, #4]
    if (msg->conn->pcb.tcp != NULL) {
 8012c0e:	69fb      	ldr	r3, [r7, #28]
 8012c10:	681b      	ldr	r3, [r3, #0]
 8012c12:	685b      	ldr	r3, [r3, #4]
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	f000 8088 	beq.w	8012d2a <lwip_netconn_do_listen+0x14a>
      if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8012c1a:	69fb      	ldr	r3, [r7, #28]
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	781b      	ldrb	r3, [r3, #0]
 8012c20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012c24:	2b10      	cmp	r3, #16
 8012c26:	d17d      	bne.n	8012d24 <lwip_netconn_do_listen+0x144>
        if (msg->conn->state == NETCONN_NONE) {
 8012c28:	69fb      	ldr	r3, [r7, #28]
 8012c2a:	681b      	ldr	r3, [r3, #0]
 8012c2c:	785b      	ldrb	r3, [r3, #1]
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d16f      	bne.n	8012d12 <lwip_netconn_do_listen+0x132>
          struct tcp_pcb* lpcb;
          if (msg->conn->pcb.tcp->state != CLOSED) {
 8012c32:	69fb      	ldr	r3, [r7, #28]
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	685b      	ldr	r3, [r3, #4]
 8012c38:	7d1b      	ldrb	r3, [r3, #20]
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d003      	beq.n	8012c46 <lwip_netconn_do_listen+0x66>
            /* connection is not closed, cannot listen */
            msg->err = ERR_VAL;
 8012c3e:	69fb      	ldr	r3, [r7, #28]
 8012c40:	22fa      	movs	r2, #250	; 0xfa
 8012c42:	711a      	strb	r2, [r3, #4]
 8012c44:	e071      	b.n	8012d2a <lwip_netconn_do_listen+0x14a>
            err_t err;
            u8_t backlog;
#if TCP_LISTEN_BACKLOG
            backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
            backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 8012c46:	23ff      	movs	r3, #255	; 0xff
 8012c48:	76fb      	strb	r3, [r7, #27]
              IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
              IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
            }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

            lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 8012c4a:	69fb      	ldr	r3, [r7, #28]
 8012c4c:	681b      	ldr	r3, [r3, #0]
 8012c4e:	685b      	ldr	r3, [r3, #4]
 8012c50:	f107 020f 	add.w	r2, r7, #15
 8012c54:	7ef9      	ldrb	r1, [r7, #27]
 8012c56:	4618      	mov	r0, r3
 8012c58:	f002 fd6a 	bl	8015730 <tcp_listen_with_backlog_and_err>
 8012c5c:	6178      	str	r0, [r7, #20]

            if (lpcb == NULL) {
 8012c5e:	697b      	ldr	r3, [r7, #20]
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	d104      	bne.n	8012c6e <lwip_netconn_do_listen+0x8e>
              /* in this case, the old pcb is still allocated */
              msg->err = err;
 8012c64:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8012c68:	69fb      	ldr	r3, [r7, #28]
 8012c6a:	711a      	strb	r2, [r3, #4]
 8012c6c:	e05d      	b.n	8012d2a <lwip_netconn_do_listen+0x14a>
            } else {
              /* delete the recvmbox and allocate the acceptmbox */
              if (sys_mbox_valid(&msg->conn->recvmbox)) {
 8012c6e:	69fb      	ldr	r3, [r7, #28]
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	3310      	adds	r3, #16
 8012c74:	4618      	mov	r0, r3
 8012c76:	f00a fac3 	bl	801d200 <sys_mbox_valid>
 8012c7a:	4603      	mov	r3, r0
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d00b      	beq.n	8012c98 <lwip_netconn_do_listen+0xb8>
                /** @todo: should we drain the recvmbox here? */
                sys_mbox_free(&msg->conn->recvmbox);
 8012c80:	69fb      	ldr	r3, [r7, #28]
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	3310      	adds	r3, #16
 8012c86:	4618      	mov	r0, r3
 8012c88:	f00a fa1e 	bl	801d0c8 <sys_mbox_free>
                sys_mbox_set_invalid(&msg->conn->recvmbox);
 8012c8c:	69fb      	ldr	r3, [r7, #28]
 8012c8e:	681b      	ldr	r3, [r3, #0]
 8012c90:	3310      	adds	r3, #16
 8012c92:	4618      	mov	r0, r3
 8012c94:	f00a fac5 	bl	801d222 <sys_mbox_set_invalid>
              }
              msg->err = ERR_OK;
 8012c98:	69fb      	ldr	r3, [r7, #28]
 8012c9a:	2200      	movs	r2, #0
 8012c9c:	711a      	strb	r2, [r3, #4]
              if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 8012c9e:	69fb      	ldr	r3, [r7, #28]
 8012ca0:	681b      	ldr	r3, [r3, #0]
 8012ca2:	3314      	adds	r3, #20
 8012ca4:	4618      	mov	r0, r3
 8012ca6:	f00a faab 	bl	801d200 <sys_mbox_valid>
 8012caa:	4603      	mov	r3, r0
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d10a      	bne.n	8012cc6 <lwip_netconn_do_listen+0xe6>
                msg->err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 8012cb0:	69fb      	ldr	r3, [r7, #28]
 8012cb2:	681b      	ldr	r3, [r3, #0]
 8012cb4:	3314      	adds	r3, #20
 8012cb6:	2106      	movs	r1, #6
 8012cb8:	4618      	mov	r0, r3
 8012cba:	f00a f9e3 	bl	801d084 <sys_mbox_new>
 8012cbe:	4603      	mov	r3, r0
 8012cc0:	461a      	mov	r2, r3
 8012cc2:	69fb      	ldr	r3, [r7, #28]
 8012cc4:	711a      	strb	r2, [r3, #4]
              }
              if (msg->err == ERR_OK) {
 8012cc6:	69fb      	ldr	r3, [r7, #28]
 8012cc8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	d118      	bne.n	8012d02 <lwip_netconn_do_listen+0x122>
                msg->conn->state = NETCONN_LISTEN;
 8012cd0:	69fb      	ldr	r3, [r7, #28]
 8012cd2:	681b      	ldr	r3, [r3, #0]
 8012cd4:	2202      	movs	r2, #2
 8012cd6:	705a      	strb	r2, [r3, #1]
                msg->conn->pcb.tcp = lpcb;
 8012cd8:	69fb      	ldr	r3, [r7, #28]
 8012cda:	681b      	ldr	r3, [r3, #0]
 8012cdc:	697a      	ldr	r2, [r7, #20]
 8012cde:	605a      	str	r2, [r3, #4]
                tcp_arg(msg->conn->pcb.tcp, msg->conn);
 8012ce0:	69fb      	ldr	r3, [r7, #28]
 8012ce2:	681b      	ldr	r3, [r3, #0]
 8012ce4:	685a      	ldr	r2, [r3, #4]
 8012ce6:	69fb      	ldr	r3, [r7, #28]
 8012ce8:	681b      	ldr	r3, [r3, #0]
 8012cea:	4619      	mov	r1, r3
 8012cec:	4610      	mov	r0, r2
 8012cee:	f003 fbe7 	bl	80164c0 <tcp_arg>
                tcp_accept(msg->conn->pcb.tcp, accept_function);
 8012cf2:	69fb      	ldr	r3, [r7, #28]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	685b      	ldr	r3, [r3, #4]
 8012cf8:	4919      	ldr	r1, [pc, #100]	; (8012d60 <lwip_netconn_do_listen+0x180>)
 8012cfa:	4618      	mov	r0, r3
 8012cfc:	f003 fc56 	bl	80165ac <tcp_accept>
 8012d00:	e013      	b.n	8012d2a <lwip_netconn_do_listen+0x14a>
              } else {
                /* since the old pcb is already deallocated, free lpcb now */
                tcp_close(lpcb);
 8012d02:	6978      	ldr	r0, [r7, #20]
 8012d04:	f002 fb54 	bl	80153b0 <tcp_close>
                msg->conn->pcb.tcp = NULL;
 8012d08:	69fb      	ldr	r3, [r7, #28]
 8012d0a:	681b      	ldr	r3, [r3, #0]
 8012d0c:	2200      	movs	r2, #0
 8012d0e:	605a      	str	r2, [r3, #4]
 8012d10:	e00b      	b.n	8012d2a <lwip_netconn_do_listen+0x14a>
              }
            }
          }
        } else if (msg->conn->state == NETCONN_LISTEN) {
 8012d12:	69fb      	ldr	r3, [r7, #28]
 8012d14:	681b      	ldr	r3, [r3, #0]
 8012d16:	785b      	ldrb	r3, [r3, #1]
 8012d18:	2b02      	cmp	r3, #2
 8012d1a:	d106      	bne.n	8012d2a <lwip_netconn_do_listen+0x14a>
          /* already listening, allow updating of the backlog */
          msg->err = ERR_OK;
 8012d1c:	69fb      	ldr	r3, [r7, #28]
 8012d1e:	2200      	movs	r2, #0
 8012d20:	711a      	strb	r2, [r3, #4]
 8012d22:	e002      	b.n	8012d2a <lwip_netconn_do_listen+0x14a>
          tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
        }
      } else {
        msg->err = ERR_ARG;
 8012d24:	69fb      	ldr	r3, [r7, #28]
 8012d26:	22f0      	movs	r2, #240	; 0xf0
 8012d28:	711a      	strb	r2, [r3, #4]
      }
    }
  }
  TCPIP_APIMSG_ACK(msg);
 8012d2a:	69fb      	ldr	r3, [r7, #28]
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d012      	beq.n	8012d58 <lwip_netconn_do_listen+0x178>
 8012d32:	f00a fb81 	bl	801d438 <sys_arch_protect>
 8012d36:	6138      	str	r0, [r7, #16]
 8012d38:	69fb      	ldr	r3, [r7, #28]
 8012d3a:	681b      	ldr	r3, [r3, #0]
 8012d3c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8012d40:	f113 0f0c 	cmn.w	r3, #12
 8012d44:	db05      	blt.n	8012d52 <lwip_netconn_do_listen+0x172>
 8012d46:	69fb      	ldr	r3, [r7, #28]
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	69fa      	ldr	r2, [r7, #28]
 8012d4c:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8012d50:	721a      	strb	r2, [r3, #8]
 8012d52:	6938      	ldr	r0, [r7, #16]
 8012d54:	f00a fb7e 	bl	801d454 <sys_arch_unprotect>
}
 8012d58:	bf00      	nop
 8012d5a:	3720      	adds	r7, #32
 8012d5c:	46bd      	mov	sp, r7
 8012d5e:	bd80      	pop	{r7, pc}
 8012d60:	08012145 	.word	0x08012145

08012d64 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 8012d64:	b580      	push	{r7, lr}
 8012d66:	b086      	sub	sp, #24
 8012d68:	af00      	add	r7, sp, #0
 8012d6a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 8012d70:	693b      	ldr	r3, [r7, #16]
 8012d72:	2200      	movs	r2, #0
 8012d74:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 8012d76:	693b      	ldr	r3, [r7, #16]
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	685b      	ldr	r3, [r3, #4]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d022      	beq.n	8012dc6 <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8012d80:	693b      	ldr	r3, [r7, #16]
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	781b      	ldrb	r3, [r3, #0]
 8012d86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012d8a:	2b10      	cmp	r3, #16
 8012d8c:	d11b      	bne.n	8012dc6 <lwip_netconn_do_recv+0x62>
      u32_t remaining = msg->msg.r.len;
 8012d8e:	693b      	ldr	r3, [r7, #16]
 8012d90:	689b      	ldr	r3, [r3, #8]
 8012d92:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (remaining > 0xffff) ? 0xffff : (u16_t)remaining;
 8012d94:	697b      	ldr	r3, [r7, #20]
 8012d96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012d9a:	d202      	bcs.n	8012da2 <lwip_netconn_do_recv+0x3e>
 8012d9c:	697b      	ldr	r3, [r7, #20]
 8012d9e:	b29b      	uxth	r3, r3
 8012da0:	e001      	b.n	8012da6 <lwip_netconn_do_recv+0x42>
 8012da2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012da6:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 8012da8:	693b      	ldr	r3, [r7, #16]
 8012daa:	681b      	ldr	r3, [r3, #0]
 8012dac:	685b      	ldr	r3, [r3, #4]
 8012dae:	89fa      	ldrh	r2, [r7, #14]
 8012db0:	4611      	mov	r1, r2
 8012db2:	4618      	mov	r0, r3
 8012db4:	f002 fda2 	bl	80158fc <tcp_recved>
        remaining -= recved;
 8012db8:	89fb      	ldrh	r3, [r7, #14]
 8012dba:	697a      	ldr	r2, [r7, #20]
 8012dbc:	1ad3      	subs	r3, r2, r3
 8012dbe:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 8012dc0:	697b      	ldr	r3, [r7, #20]
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d1e6      	bne.n	8012d94 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
 8012dc6:	693b      	ldr	r3, [r7, #16]
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d012      	beq.n	8012df4 <lwip_netconn_do_recv+0x90>
 8012dce:	f00a fb33 	bl	801d438 <sys_arch_protect>
 8012dd2:	60b8      	str	r0, [r7, #8]
 8012dd4:	693b      	ldr	r3, [r7, #16]
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8012ddc:	f113 0f0c 	cmn.w	r3, #12
 8012de0:	db05      	blt.n	8012dee <lwip_netconn_do_recv+0x8a>
 8012de2:	693b      	ldr	r3, [r7, #16]
 8012de4:	681b      	ldr	r3, [r3, #0]
 8012de6:	693a      	ldr	r2, [r7, #16]
 8012de8:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8012dec:	721a      	strb	r2, [r3, #8]
 8012dee:	68b8      	ldr	r0, [r7, #8]
 8012df0:	f00a fb30 	bl	801d454 <sys_arch_unprotect>
}
 8012df4:	bf00      	nop
 8012df6:	3718      	adds	r7, #24
 8012df8:	46bd      	mov	sp, r7
 8012dfa:	bd80      	pop	{r7, pc}

08012dfc <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 8012dfc:	b580      	push	{r7, lr}
 8012dfe:	b08a      	sub	sp, #40	; 0x28
 8012e00:	af00      	add	r7, sp, #0
 8012e02:	6078      	str	r0, [r7, #4]
 8012e04:	460b      	mov	r3, r1
 8012e06:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 8012e08:	2300      	movs	r3, #0
 8012e0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d106      	bne.n	8012e22 <lwip_netconn_do_writemore+0x26>
 8012e14:	4ba3      	ldr	r3, [pc, #652]	; (80130a4 <lwip_netconn_do_writemore+0x2a8>)
 8012e16:	f240 52e3 	movw	r2, #1507	; 0x5e3
 8012e1a:	49a3      	ldr	r1, [pc, #652]	; (80130a8 <lwip_netconn_do_writemore+0x2ac>)
 8012e1c:	48a3      	ldr	r0, [pc, #652]	; (80130ac <lwip_netconn_do_writemore+0x2b0>)
 8012e1e:	f00c ff9f 	bl	801fd60 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	785b      	ldrb	r3, [r3, #1]
 8012e26:	2b01      	cmp	r3, #1
 8012e28:	d006      	beq.n	8012e38 <lwip_netconn_do_writemore+0x3c>
 8012e2a:	4b9e      	ldr	r3, [pc, #632]	; (80130a4 <lwip_netconn_do_writemore+0x2a8>)
 8012e2c:	f240 52e4 	movw	r2, #1508	; 0x5e4
 8012e30:	499f      	ldr	r1, [pc, #636]	; (80130b0 <lwip_netconn_do_writemore+0x2b4>)
 8012e32:	489e      	ldr	r0, [pc, #632]	; (80130ac <lwip_netconn_do_writemore+0x2b0>)
 8012e34:	f00c ff94 	bl	801fd60 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d106      	bne.n	8012e4e <lwip_netconn_do_writemore+0x52>
 8012e40:	4b98      	ldr	r3, [pc, #608]	; (80130a4 <lwip_netconn_do_writemore+0x2a8>)
 8012e42:	f240 52e5 	movw	r2, #1509	; 0x5e5
 8012e46:	499b      	ldr	r1, [pc, #620]	; (80130b4 <lwip_netconn_do_writemore+0x2b8>)
 8012e48:	4898      	ldr	r0, [pc, #608]	; (80130ac <lwip_netconn_do_writemore+0x2b0>)
 8012e4a:	f00c ff89 	bl	801fd60 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	685b      	ldr	r3, [r3, #4]
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	d106      	bne.n	8012e64 <lwip_netconn_do_writemore+0x68>
 8012e56:	4b93      	ldr	r3, [pc, #588]	; (80130a4 <lwip_netconn_do_writemore+0x2a8>)
 8012e58:	f240 52e6 	movw	r2, #1510	; 0x5e6
 8012e5c:	4996      	ldr	r1, [pc, #600]	; (80130b8 <lwip_netconn_do_writemore+0x2bc>)
 8012e5e:	4893      	ldr	r0, [pc, #588]	; (80130ac <lwip_netconn_do_writemore+0x2b0>)
 8012e60:	f00c ff7e 	bl	801fd60 <iprintf>
  LWIP_ASSERT("conn->write_offset < conn->current_msg->msg.w.len",
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	6a1a      	ldr	r2, [r3, #32]
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e6c:	68db      	ldr	r3, [r3, #12]
 8012e6e:	429a      	cmp	r2, r3
 8012e70:	d306      	bcc.n	8012e80 <lwip_netconn_do_writemore+0x84>
 8012e72:	4b8c      	ldr	r3, [pc, #560]	; (80130a4 <lwip_netconn_do_writemore+0x2a8>)
 8012e74:	f44f 62bd 	mov.w	r2, #1512	; 0x5e8
 8012e78:	4990      	ldr	r1, [pc, #576]	; (80130bc <lwip_netconn_do_writemore+0x2c0>)
 8012e7a:	488c      	ldr	r0, [pc, #560]	; (80130ac <lwip_netconn_do_writemore+0x2b0>)
 8012e7c:	f00c ff70 	bl	801fd60 <iprintf>
    conn->write_offset < conn->current_msg->msg.w.len);

  apiflags = conn->current_msg->msg.w.apiflags;
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e84:	7c1b      	ldrb	r3, [r3, #16]
 8012e86:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 8012e8a:	687b      	ldr	r3, [r7, #4]
 8012e8c:	7f1b      	ldrb	r3, [r3, #28]
 8012e8e:	f003 0302 	and.w	r3, r3, #2
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d105      	bne.n	8012ea2 <lwip_netconn_do_writemore+0xa6>
 8012e96:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8012e9a:	f003 0304 	and.w	r3, r3, #4
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d001      	beq.n	8012ea6 <lwip_netconn_do_writemore+0xaa>
 8012ea2:	2301      	movs	r3, #1
 8012ea4:	e000      	b.n	8012ea8 <lwip_netconn_do_writemore+0xac>
 8012ea6:	2300      	movs	r3, #0
 8012ea8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      conn->write_offset = 0;
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    dataptr = (const u8_t*)conn->current_msg->msg.w.dataptr + conn->write_offset;
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012eb0:	689a      	ldr	r2, [r3, #8]
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	6a1b      	ldr	r3, [r3, #32]
 8012eb6:	4413      	add	r3, r2
 8012eb8:	61fb      	str	r3, [r7, #28]
    diff = conn->current_msg->msg.w.len - conn->write_offset;
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012ebe:	68da      	ldr	r2, [r3, #12]
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	6a1b      	ldr	r3, [r3, #32]
 8012ec4:	1ad3      	subs	r3, r2, r3
 8012ec6:	61bb      	str	r3, [r7, #24]
    if (diff > 0xffffUL) { /* max_u16_t */
 8012ec8:	69bb      	ldr	r3, [r7, #24]
 8012eca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012ece:	d309      	bcc.n	8012ee4 <lwip_netconn_do_writemore+0xe8>
      len = 0xffff;
 8012ed0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012ed4:	84bb      	strh	r3, [r7, #36]	; 0x24
      apiflags |= TCP_WRITE_FLAG_MORE;
 8012ed6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8012eda:	f043 0302 	orr.w	r3, r3, #2
 8012ede:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8012ee2:	e001      	b.n	8012ee8 <lwip_netconn_do_writemore+0xec>
    } else {
      len = (u16_t)diff;
 8012ee4:	69bb      	ldr	r3, [r7, #24]
 8012ee6:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    available = tcp_sndbuf(conn->pcb.tcp);
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	685b      	ldr	r3, [r3, #4]
 8012eec:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012ef0:	82fb      	strh	r3, [r7, #22]
    if (available < len) {
 8012ef2:	8afa      	ldrh	r2, [r7, #22]
 8012ef4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012ef6:	429a      	cmp	r2, r3
 8012ef8:	d212      	bcs.n	8012f20 <lwip_netconn_do_writemore+0x124>
      /* don't try to write more than sendbuf */
      len = available;
 8012efa:	8afb      	ldrh	r3, [r7, #22]
 8012efc:	84bb      	strh	r3, [r7, #36]	; 0x24
      if (dontblock) {
 8012efe:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	d006      	beq.n	8012f14 <lwip_netconn_do_writemore+0x118>
        if (!len) {
 8012f06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	d109      	bne.n	8012f20 <lwip_netconn_do_writemore+0x124>
          err = ERR_WOULDBLOCK;
 8012f0c:	23f9      	movs	r3, #249	; 0xf9
 8012f0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto err_mem;
 8012f12:	e02a      	b.n	8012f6a <lwip_netconn_do_writemore+0x16e>
        }
      } else {
        apiflags |= TCP_WRITE_FLAG_MORE;
 8012f14:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8012f18:	f043 0302 	orr.w	r3, r3, #2
 8012f1c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      }
    }
    LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!", ((conn->write_offset + len) <= conn->current_msg->msg.w.len));
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	6a1a      	ldr	r2, [r3, #32]
 8012f24:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012f26:	441a      	add	r2, r3
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f2c:	68db      	ldr	r3, [r3, #12]
 8012f2e:	429a      	cmp	r2, r3
 8012f30:	d906      	bls.n	8012f40 <lwip_netconn_do_writemore+0x144>
 8012f32:	4b5c      	ldr	r3, [pc, #368]	; (80130a4 <lwip_netconn_do_writemore+0x2a8>)
 8012f34:	f240 6213 	movw	r2, #1555	; 0x613
 8012f38:	4961      	ldr	r1, [pc, #388]	; (80130c0 <lwip_netconn_do_writemore+0x2c4>)
 8012f3a:	485c      	ldr	r0, [pc, #368]	; (80130ac <lwip_netconn_do_writemore+0x2b0>)
 8012f3c:	f00c ff10 	bl	801fd60 <iprintf>
    err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	6858      	ldr	r0, [r3, #4]
 8012f44:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8012f48:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012f4a:	69f9      	ldr	r1, [r7, #28]
 8012f4c:	f006 f8fa 	bl	8019144 <tcp_write>
 8012f50:	4603      	mov	r3, r0
 8012f52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 8012f56:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	d004      	beq.n	8012f68 <lwip_netconn_do_writemore+0x16c>
 8012f5e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f66:	d133      	bne.n	8012fd0 <lwip_netconn_do_writemore+0x1d4>
err_mem:
 8012f68:	bf00      	nop
      if (dontblock && (len < conn->current_msg->msg.w.len)) {
 8012f6a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d017      	beq.n	8012fa2 <lwip_netconn_do_writemore+0x1a6>
 8012f72:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f78:	68db      	ldr	r3, [r3, #12]
 8012f7a:	429a      	cmp	r2, r3
 8012f7c:	d211      	bcs.n	8012fa2 <lwip_netconn_do_writemore+0x1a6>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, len);
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012f82:	2b00      	cmp	r3, #0
 8012f84:	d005      	beq.n	8012f92 <lwip_netconn_do_writemore+0x196>
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012f8a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012f8c:	2103      	movs	r1, #3
 8012f8e:	6878      	ldr	r0, [r7, #4]
 8012f90:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	7f1b      	ldrb	r3, [r3, #28]
 8012f96:	f043 0310 	orr.w	r3, r3, #16
 8012f9a:	b2da      	uxtb	r2, r3
 8012f9c:	687b      	ldr	r3, [r7, #4]
 8012f9e:	771a      	strb	r2, [r3, #28]
 8012fa0:	e016      	b.n	8012fd0 <lwip_netconn_do_writemore+0x1d4>
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	685b      	ldr	r3, [r3, #4]
 8012fa6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012faa:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 8012fae:	d305      	bcc.n	8012fbc <lwip_netconn_do_writemore+0x1c0>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	685b      	ldr	r3, [r3, #4]
 8012fb4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8012fb8:	2b04      	cmp	r3, #4
 8012fba:	d909      	bls.n	8012fd0 <lwip_netconn_do_writemore+0x1d4>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, len);
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d005      	beq.n	8012fd0 <lwip_netconn_do_writemore+0x1d4>
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012fc8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012fca:	2103      	movs	r1, #3
 8012fcc:	6878      	ldr	r0, [r7, #4]
 8012fce:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 8012fd0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d134      	bne.n	8013042 <lwip_netconn_do_writemore+0x246>
      err_t out_err;
      conn->write_offset += len;
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	6a1a      	ldr	r2, [r3, #32]
 8012fdc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012fde:	441a      	add	r2, r3
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	621a      	str	r2, [r3, #32]
      if ((conn->write_offset == conn->current_msg->msg.w.len) || dontblock) {
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	6a1a      	ldr	r2, [r3, #32]
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012fec:	68db      	ldr	r3, [r3, #12]
 8012fee:	429a      	cmp	r2, r3
 8012ff0:	d003      	beq.n	8012ffa <lwip_netconn_do_writemore+0x1fe>
 8012ff2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d007      	beq.n	801300a <lwip_netconn_do_writemore+0x20e>
        /* return sent length */
        conn->current_msg->msg.w.len = conn->write_offset;
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012ffe:	687a      	ldr	r2, [r7, #4]
 8013000:	6a12      	ldr	r2, [r2, #32]
 8013002:	60da      	str	r2, [r3, #12]
        /* everything was written */
        write_finished = 1;
 8013004:	2301      	movs	r3, #1
 8013006:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      }
      out_err = tcp_output(conn->pcb.tcp);
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	685b      	ldr	r3, [r3, #4]
 801300e:	4618      	mov	r0, r3
 8013010:	f006 fd4a 	bl	8019aa8 <tcp_output>
 8013014:	4603      	mov	r3, r0
 8013016:	753b      	strb	r3, [r7, #20]
      if (ERR_IS_FATAL(out_err) || (out_err == ERR_RTE)) {
 8013018:	f997 3014 	ldrsb.w	r3, [r7, #20]
 801301c:	f113 0f0c 	cmn.w	r3, #12
 8013020:	db04      	blt.n	801302c <lwip_netconn_do_writemore+0x230>
 8013022:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8013026:	f113 0f04 	cmn.w	r3, #4
 801302a:	d152      	bne.n	80130d2 <lwip_netconn_do_writemore+0x2d6>
        /* If tcp_output fails with fatal error or no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 801302c:	7d3b      	ldrb	r3, [r7, #20]
 801302e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 8013032:	2301      	movs	r3, #1
 8013034:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801303c:	2200      	movs	r2, #0
 801303e:	60da      	str	r2, [r3, #12]
 8013040:	e047      	b.n	80130d2 <lwip_netconn_do_writemore+0x2d6>
      }
    } else if (err == ERR_MEM) {
 8013042:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8013046:	f1b3 3fff 	cmp.w	r3, #4294967295
 801304a:	d13b      	bne.n	80130c4 <lwip_netconn_do_writemore+0x2c8>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	685b      	ldr	r3, [r3, #4]
 8013050:	4618      	mov	r0, r3
 8013052:	f006 fd29 	bl	8019aa8 <tcp_output>
 8013056:	4603      	mov	r3, r0
 8013058:	757b      	strb	r3, [r7, #21]
      if (ERR_IS_FATAL(out_err) || (out_err == ERR_RTE)) {
 801305a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 801305e:	f113 0f0c 	cmn.w	r3, #12
 8013062:	db04      	blt.n	801306e <lwip_netconn_do_writemore+0x272>
 8013064:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8013068:	f113 0f04 	cmn.w	r3, #4
 801306c:	d10a      	bne.n	8013084 <lwip_netconn_do_writemore+0x288>
        /* If tcp_output fails with fatal error or no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 801306e:	7d7b      	ldrb	r3, [r7, #21]
 8013070:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 8013074:	2301      	movs	r3, #1
 8013076:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801307e:	2200      	movs	r2, #0
 8013080:	60da      	str	r2, [r3, #12]
 8013082:	e026      	b.n	80130d2 <lwip_netconn_do_writemore+0x2d6>
      } else if (dontblock) {
 8013084:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8013088:	2b00      	cmp	r3, #0
 801308a:	d022      	beq.n	80130d2 <lwip_netconn_do_writemore+0x2d6>
        /* non-blocking write is done on ERR_MEM */
        err = ERR_WOULDBLOCK;
 801308c:	23f9      	movs	r3, #249	; 0xf9
 801308e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 8013092:	2301      	movs	r3, #1
 8013094:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801309c:	2200      	movs	r2, #0
 801309e:	60da      	str	r2, [r3, #12]
 80130a0:	e017      	b.n	80130d2 <lwip_netconn_do_writemore+0x2d6>
 80130a2:	bf00      	nop
 80130a4:	08021bb0 	.word	0x08021bb0
 80130a8:	08021cd4 	.word	0x08021cd4
 80130ac:	08021c08 	.word	0x08021c08
 80130b0:	08021fb4 	.word	0x08021fb4
 80130b4:	08021ce4 	.word	0x08021ce4
 80130b8:	08021fd4 	.word	0x08021fd4
 80130bc:	08021fec 	.word	0x08021fec
 80130c0:	08022020 	.word	0x08022020
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 80130c4:	2301      	movs	r3, #1
 80130c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      conn->current_msg->msg.w.len = 0;
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80130ce:	2200      	movs	r2, #0
 80130d0:	60da      	str	r2, [r3, #12]
    }
  }
  if (write_finished) {
 80130d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80130d6:	2b00      	cmp	r3, #0
 80130d8:	d02c      	beq.n	8013134 <lwip_netconn_do_writemore+0x338>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t* op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80130de:	681b      	ldr	r3, [r3, #0]
 80130e0:	330c      	adds	r3, #12
 80130e2:	613b      	str	r3, [r7, #16]
    conn->current_msg->err = err;
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80130e8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80130ec:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	2200      	movs	r2, #0
 80130f2:	625a      	str	r2, [r3, #36]	; 0x24
    conn->write_offset = 0;
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	2200      	movs	r2, #0
 80130f8:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 80130fa:	687b      	ldr	r3, [r7, #4]
 80130fc:	2200      	movs	r2, #0
 80130fe:	705a      	strb	r2, [r3, #1]
    NETCONN_SET_SAFE_ERR(conn, err);
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	2b00      	cmp	r3, #0
 8013104:	d00f      	beq.n	8013126 <lwip_netconn_do_writemore+0x32a>
 8013106:	f00a f997 	bl	801d438 <sys_arch_protect>
 801310a:	60f8      	str	r0, [r7, #12]
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8013112:	f113 0f0c 	cmn.w	r3, #12
 8013116:	db03      	blt.n	8013120 <lwip_netconn_do_writemore+0x324>
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801311e:	721a      	strb	r2, [r3, #8]
 8013120:	68f8      	ldr	r0, [r7, #12]
 8013122:	f00a f997 	bl	801d454 <sys_arch_unprotect>
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 8013126:	78fb      	ldrb	r3, [r7, #3]
 8013128:	2b00      	cmp	r3, #0
 801312a:	d006      	beq.n	801313a <lwip_netconn_do_writemore+0x33e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 801312c:	6938      	ldr	r0, [r7, #16]
 801312e:	f00a f8de 	bl	801d2ee <sys_sem_signal>
 8013132:	e002      	b.n	801313a <lwip_netconn_do_writemore+0x33e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 8013134:	f04f 33ff 	mov.w	r3, #4294967295
 8013138:	e000      	b.n	801313c <lwip_netconn_do_writemore+0x340>
  }
#endif
  return ERR_OK;
 801313a:	2300      	movs	r3, #0
}
 801313c:	4618      	mov	r0, r3
 801313e:	3728      	adds	r7, #40	; 0x28
 8013140:	46bd      	mov	sp, r7
 8013142:	bd80      	pop	{r7, pc}

08013144 <lwip_netconn_do_write>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 8013144:	b580      	push	{r7, lr}
 8013146:	b084      	sub	sp, #16
 8013148:	af00      	add	r7, sp, #0
 801314a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	60fb      	str	r3, [r7, #12]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 8013150:	68fb      	ldr	r3, [r7, #12]
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8013158:	f113 0f0c 	cmn.w	r3, #12
 801315c:	da06      	bge.n	801316c <lwip_netconn_do_write+0x28>
    msg->err = msg->conn->last_err;
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	681b      	ldr	r3, [r3, #0]
 8013162:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8013166:	68fb      	ldr	r3, [r7, #12]
 8013168:	711a      	strb	r2, [r3, #4]
 801316a:	e072      	b.n	8013252 <lwip_netconn_do_write+0x10e>
  } else {
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	781b      	ldrb	r3, [r3, #0]
 8013172:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013176:	2b10      	cmp	r3, #16
 8013178:	d168      	bne.n	801324c <lwip_netconn_do_write+0x108>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 801317a:	68fb      	ldr	r3, [r7, #12]
 801317c:	681b      	ldr	r3, [r3, #0]
 801317e:	785b      	ldrb	r3, [r3, #1]
 8013180:	2b00      	cmp	r3, #0
 8013182:	d003      	beq.n	801318c <lwip_netconn_do_write+0x48>
        /* netconn is connecting, closing or in blocking write */
        msg->err = ERR_INPROGRESS;
 8013184:	68fb      	ldr	r3, [r7, #12]
 8013186:	22fb      	movs	r2, #251	; 0xfb
 8013188:	711a      	strb	r2, [r3, #4]
 801318a:	e062      	b.n	8013252 <lwip_netconn_do_write+0x10e>
      } else if (msg->conn->pcb.tcp != NULL) {
 801318c:	68fb      	ldr	r3, [r7, #12]
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	685b      	ldr	r3, [r3, #4]
 8013192:	2b00      	cmp	r3, #0
 8013194:	d056      	beq.n	8013244 <lwip_netconn_do_write+0x100>
        msg->conn->state = NETCONN_WRITE;
 8013196:	68fb      	ldr	r3, [r7, #12]
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	2201      	movs	r2, #1
 801319c:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 801319e:	68fb      	ldr	r3, [r7, #12]
 80131a0:	681b      	ldr	r3, [r3, #0]
 80131a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d104      	bne.n	80131b2 <lwip_netconn_do_write+0x6e>
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	681b      	ldr	r3, [r3, #0]
 80131ac:	6a1b      	ldr	r3, [r3, #32]
 80131ae:	2b00      	cmp	r3, #0
 80131b0:	d006      	beq.n	80131c0 <lwip_netconn_do_write+0x7c>
 80131b2:	4b36      	ldr	r3, [pc, #216]	; (801328c <lwip_netconn_do_write+0x148>)
 80131b4:	f240 6283 	movw	r2, #1667	; 0x683
 80131b8:	4935      	ldr	r1, [pc, #212]	; (8013290 <lwip_netconn_do_write+0x14c>)
 80131ba:	4836      	ldr	r0, [pc, #216]	; (8013294 <lwip_netconn_do_write+0x150>)
 80131bc:	f00c fdd0 	bl	801fd60 <iprintf>
          msg->conn->write_offset == 0);
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 80131c0:	68fb      	ldr	r3, [r7, #12]
 80131c2:	68db      	ldr	r3, [r3, #12]
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d106      	bne.n	80131d6 <lwip_netconn_do_write+0x92>
 80131c8:	4b30      	ldr	r3, [pc, #192]	; (801328c <lwip_netconn_do_write+0x148>)
 80131ca:	f240 6284 	movw	r2, #1668	; 0x684
 80131ce:	4932      	ldr	r1, [pc, #200]	; (8013298 <lwip_netconn_do_write+0x154>)
 80131d0:	4830      	ldr	r0, [pc, #192]	; (8013294 <lwip_netconn_do_write+0x150>)
 80131d2:	f00c fdc5 	bl	801fd60 <iprintf>
        msg->conn->current_msg = msg;
 80131d6:	68fb      	ldr	r3, [r7, #12]
 80131d8:	681b      	ldr	r3, [r3, #0]
 80131da:	68fa      	ldr	r2, [r7, #12]
 80131dc:	625a      	str	r2, [r3, #36]	; 0x24
        msg->conn->write_offset = 0;
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	2200      	movs	r2, #0
 80131e4:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	681b      	ldr	r3, [r3, #0]
 80131ea:	2100      	movs	r1, #0
 80131ec:	4618      	mov	r0, r3
 80131ee:	f7ff fe05 	bl	8012dfc <lwip_netconn_do_writemore>
 80131f2:	4603      	mov	r3, r0
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d044      	beq.n	8013282 <lwip_netconn_do_write+0x13e>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 80131f8:	68fb      	ldr	r3, [r7, #12]
 80131fa:	681b      	ldr	r3, [r3, #0]
 80131fc:	785b      	ldrb	r3, [r3, #1]
 80131fe:	2b01      	cmp	r3, #1
 8013200:	d006      	beq.n	8013210 <lwip_netconn_do_write+0xcc>
 8013202:	4b22      	ldr	r3, [pc, #136]	; (801328c <lwip_netconn_do_write+0x148>)
 8013204:	f240 6289 	movw	r2, #1673	; 0x689
 8013208:	4924      	ldr	r1, [pc, #144]	; (801329c <lwip_netconn_do_write+0x158>)
 801320a:	4822      	ldr	r0, [pc, #136]	; (8013294 <lwip_netconn_do_write+0x150>)
 801320c:	f00c fda8 	bl	801fd60 <iprintf>
          UNLOCK_TCPIP_CORE();
 8013210:	4823      	ldr	r0, [pc, #140]	; (80132a0 <lwip_netconn_do_write+0x15c>)
 8013212:	f00a f8de 	bl	801d3d2 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8013216:	68fb      	ldr	r3, [r7, #12]
 8013218:	681b      	ldr	r3, [r3, #0]
 801321a:	330c      	adds	r3, #12
 801321c:	2100      	movs	r1, #0
 801321e:	4618      	mov	r0, r3
 8013220:	f00a f834 	bl	801d28c <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8013224:	481e      	ldr	r0, [pc, #120]	; (80132a0 <lwip_netconn_do_write+0x15c>)
 8013226:	f00a f8c5 	bl	801d3b4 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 801322a:	68fb      	ldr	r3, [r7, #12]
 801322c:	681b      	ldr	r3, [r3, #0]
 801322e:	785b      	ldrb	r3, [r3, #1]
 8013230:	2b01      	cmp	r3, #1
 8013232:	d126      	bne.n	8013282 <lwip_netconn_do_write+0x13e>
 8013234:	4b15      	ldr	r3, [pc, #84]	; (801328c <lwip_netconn_do_write+0x148>)
 8013236:	f240 628d 	movw	r2, #1677	; 0x68d
 801323a:	4918      	ldr	r1, [pc, #96]	; (801329c <lwip_netconn_do_write+0x158>)
 801323c:	4815      	ldr	r0, [pc, #84]	; (8013294 <lwip_netconn_do_write+0x150>)
 801323e:	f00c fd8f 	bl	801fd60 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 8013242:	e01e      	b.n	8013282 <lwip_netconn_do_write+0x13e>
      } else {
        msg->err = ERR_CONN;
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	22f5      	movs	r2, #245	; 0xf5
 8013248:	711a      	strb	r2, [r3, #4]
 801324a:	e002      	b.n	8013252 <lwip_netconn_do_write+0x10e>
#else /* LWIP_TCP */
      msg->err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      msg->err = ERR_VAL;
 801324c:	68fb      	ldr	r3, [r7, #12]
 801324e:	22fa      	movs	r2, #250	; 0xfa
 8013250:	711a      	strb	r2, [r3, #4]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  TCPIP_APIMSG_ACK(msg);
 8013252:	68fb      	ldr	r3, [r7, #12]
 8013254:	681b      	ldr	r3, [r3, #0]
 8013256:	2b00      	cmp	r3, #0
 8013258:	d014      	beq.n	8013284 <lwip_netconn_do_write+0x140>
 801325a:	f00a f8ed 	bl	801d438 <sys_arch_protect>
 801325e:	60b8      	str	r0, [r7, #8]
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	681b      	ldr	r3, [r3, #0]
 8013264:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8013268:	f113 0f0c 	cmn.w	r3, #12
 801326c:	db05      	blt.n	801327a <lwip_netconn_do_write+0x136>
 801326e:	68fb      	ldr	r3, [r7, #12]
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	68fa      	ldr	r2, [r7, #12]
 8013274:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8013278:	721a      	strb	r2, [r3, #8]
 801327a:	68b8      	ldr	r0, [r7, #8]
 801327c:	f00a f8ea 	bl	801d454 <sys_arch_unprotect>
 8013280:	e000      	b.n	8013284 <lwip_netconn_do_write+0x140>
        return;
 8013282:	bf00      	nop
}
 8013284:	3710      	adds	r7, #16
 8013286:	46bd      	mov	sp, r7
 8013288:	bd80      	pop	{r7, pc}
 801328a:	bf00      	nop
 801328c:	08021bb0 	.word	0x08021bb0
 8013290:	08021ef8 	.word	0x08021ef8
 8013294:	08021c08 	.word	0x08021c08
 8013298:	0802204c 	.word	0x0802204c
 801329c:	08021f14 	.word	0x08021f14
 80132a0:	20012ac8 	.word	0x20012ac8

080132a4 <lwip_netconn_do_close>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 80132a4:	b580      	push	{r7, lr}
 80132a6:	b086      	sub	sp, #24
 80132a8:	af00      	add	r7, sp, #0
 80132aa:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	617b      	str	r3, [r7, #20]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 80132b0:	697b      	ldr	r3, [r7, #20]
 80132b2:	681b      	ldr	r3, [r3, #0]
 80132b4:	785b      	ldrb	r3, [r3, #1]
 80132b6:	74fb      	strb	r3, [r7, #19]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 80132b8:	697b      	ldr	r3, [r7, #20]
 80132ba:	681b      	ldr	r3, [r3, #0]
 80132bc:	685b      	ldr	r3, [r3, #4]
 80132be:	2b00      	cmp	r3, #0
 80132c0:	d06e      	beq.n	80133a0 <lwip_netconn_do_close+0xfc>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 80132c2:	697b      	ldr	r3, [r7, #20]
 80132c4:	681b      	ldr	r3, [r3, #0]
 80132c6:	781b      	ldrb	r3, [r3, #0]
 80132c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 80132cc:	2b10      	cmp	r3, #16
 80132ce:	d167      	bne.n	80133a0 <lwip_netconn_do_close+0xfc>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 80132d0:	697b      	ldr	r3, [r7, #20]
 80132d2:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 80132d4:	2b03      	cmp	r3, #3
 80132d6:	d002      	beq.n	80132de <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 80132d8:	7cfb      	ldrb	r3, [r7, #19]
 80132da:	2b02      	cmp	r3, #2
 80132dc:	d060      	beq.n	80133a0 <lwip_netconn_do_close+0xfc>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 80132de:	7cfb      	ldrb	r3, [r7, #19]
 80132e0:	2b03      	cmp	r3, #3
 80132e2:	d103      	bne.n	80132ec <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 80132e4:	697b      	ldr	r3, [r7, #20]
 80132e6:	22f5      	movs	r2, #245	; 0xf5
 80132e8:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 80132ea:	e05c      	b.n	80133a6 <lwip_netconn_do_close+0x102>
    } else if (state == NETCONN_WRITE) {
 80132ec:	7cfb      	ldrb	r3, [r7, #19]
 80132ee:	2b01      	cmp	r3, #1
 80132f0:	d103      	bne.n	80132fa <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 80132f2:	697b      	ldr	r3, [r7, #20]
 80132f4:	22fb      	movs	r2, #251	; 0xfb
 80132f6:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 80132f8:	e055      	b.n	80133a6 <lwip_netconn_do_close+0x102>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 80132fa:	697b      	ldr	r3, [r7, #20]
 80132fc:	7a1b      	ldrb	r3, [r3, #8]
 80132fe:	f003 0301 	and.w	r3, r3, #1
 8013302:	2b00      	cmp	r3, #0
 8013304:	d004      	beq.n	8013310 <lwip_netconn_do_close+0x6c>
        /* Drain and delete mboxes */
        netconn_drain(msg->conn);
 8013306:	697b      	ldr	r3, [r7, #20]
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	4618      	mov	r0, r3
 801330c:	f7ff f90e 	bl	801252c <netconn_drain>
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 8013310:	697b      	ldr	r3, [r7, #20]
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013316:	2b00      	cmp	r3, #0
 8013318:	d104      	bne.n	8013324 <lwip_netconn_do_close+0x80>
 801331a:	697b      	ldr	r3, [r7, #20]
 801331c:	681b      	ldr	r3, [r3, #0]
 801331e:	6a1b      	ldr	r3, [r3, #32]
 8013320:	2b00      	cmp	r3, #0
 8013322:	d006      	beq.n	8013332 <lwip_netconn_do_close+0x8e>
 8013324:	4b2e      	ldr	r3, [pc, #184]	; (80133e0 <lwip_netconn_do_close+0x13c>)
 8013326:	f240 721c 	movw	r2, #1820	; 0x71c
 801332a:	492e      	ldr	r1, [pc, #184]	; (80133e4 <lwip_netconn_do_close+0x140>)
 801332c:	482e      	ldr	r0, [pc, #184]	; (80133e8 <lwip_netconn_do_close+0x144>)
 801332e:	f00c fd17 	bl	801fd60 <iprintf>
        msg->conn->write_offset == 0);
      msg->conn->state = NETCONN_CLOSE;
 8013332:	697b      	ldr	r3, [r7, #20]
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	2204      	movs	r2, #4
 8013338:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 801333a:	697b      	ldr	r3, [r7, #20]
 801333c:	681b      	ldr	r3, [r3, #0]
 801333e:	697a      	ldr	r2, [r7, #20]
 8013340:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8013342:	697b      	ldr	r3, [r7, #20]
 8013344:	681b      	ldr	r3, [r3, #0]
 8013346:	2100      	movs	r1, #0
 8013348:	4618      	mov	r0, r3
 801334a:	f7ff f96f 	bl	801262c <lwip_netconn_do_close_internal>
 801334e:	4603      	mov	r3, r0
 8013350:	2b00      	cmp	r3, #0
 8013352:	d040      	beq.n	80133d6 <lwip_netconn_do_close+0x132>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8013354:	697b      	ldr	r3, [r7, #20]
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	785b      	ldrb	r3, [r3, #1]
 801335a:	2b04      	cmp	r3, #4
 801335c:	d006      	beq.n	801336c <lwip_netconn_do_close+0xc8>
 801335e:	4b20      	ldr	r3, [pc, #128]	; (80133e0 <lwip_netconn_do_close+0x13c>)
 8013360:	f240 7221 	movw	r2, #1825	; 0x721
 8013364:	4921      	ldr	r1, [pc, #132]	; (80133ec <lwip_netconn_do_close+0x148>)
 8013366:	4820      	ldr	r0, [pc, #128]	; (80133e8 <lwip_netconn_do_close+0x144>)
 8013368:	f00c fcfa 	bl	801fd60 <iprintf>
        UNLOCK_TCPIP_CORE();
 801336c:	4820      	ldr	r0, [pc, #128]	; (80133f0 <lwip_netconn_do_close+0x14c>)
 801336e:	f00a f830 	bl	801d3d2 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8013372:	697b      	ldr	r3, [r7, #20]
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	330c      	adds	r3, #12
 8013378:	2100      	movs	r1, #0
 801337a:	4618      	mov	r0, r3
 801337c:	f009 ff86 	bl	801d28c <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 8013380:	481b      	ldr	r0, [pc, #108]	; (80133f0 <lwip_netconn_do_close+0x14c>)
 8013382:	f00a f817 	bl	801d3b4 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 8013386:	697b      	ldr	r3, [r7, #20]
 8013388:	681b      	ldr	r3, [r3, #0]
 801338a:	785b      	ldrb	r3, [r3, #1]
 801338c:	2b00      	cmp	r3, #0
 801338e:	d022      	beq.n	80133d6 <lwip_netconn_do_close+0x132>
 8013390:	4b13      	ldr	r3, [pc, #76]	; (80133e0 <lwip_netconn_do_close+0x13c>)
 8013392:	f240 7225 	movw	r2, #1829	; 0x725
 8013396:	4915      	ldr	r1, [pc, #84]	; (80133ec <lwip_netconn_do_close+0x148>)
 8013398:	4813      	ldr	r0, [pc, #76]	; (80133e8 <lwip_netconn_do_close+0x144>)
 801339a:	f00c fce1 	bl	801fd60 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 801339e:	e01a      	b.n	80133d6 <lwip_netconn_do_close+0x132>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 80133a0:	697b      	ldr	r3, [r7, #20]
 80133a2:	22f5      	movs	r2, #245	; 0xf5
 80133a4:	711a      	strb	r2, [r3, #4]
  }
  TCPIP_APIMSG_ACK(msg);
 80133a6:	697b      	ldr	r3, [r7, #20]
 80133a8:	681b      	ldr	r3, [r3, #0]
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d014      	beq.n	80133d8 <lwip_netconn_do_close+0x134>
 80133ae:	f00a f843 	bl	801d438 <sys_arch_protect>
 80133b2:	60f8      	str	r0, [r7, #12]
 80133b4:	697b      	ldr	r3, [r7, #20]
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80133bc:	f113 0f0c 	cmn.w	r3, #12
 80133c0:	db05      	blt.n	80133ce <lwip_netconn_do_close+0x12a>
 80133c2:	697b      	ldr	r3, [r7, #20]
 80133c4:	681b      	ldr	r3, [r3, #0]
 80133c6:	697a      	ldr	r2, [r7, #20]
 80133c8:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80133cc:	721a      	strb	r2, [r3, #8]
 80133ce:	68f8      	ldr	r0, [r7, #12]
 80133d0:	f00a f840 	bl	801d454 <sys_arch_unprotect>
 80133d4:	e000      	b.n	80133d8 <lwip_netconn_do_close+0x134>
      return;
 80133d6:	bf00      	nop
}
 80133d8:	3718      	adds	r7, #24
 80133da:	46bd      	mov	sp, r7
 80133dc:	bd80      	pop	{r7, pc}
 80133de:	bf00      	nop
 80133e0:	08021bb0 	.word	0x08021bb0
 80133e4:	08021ef8 	.word	0x08021ef8
 80133e8:	08021c08 	.word	0x08021c08
 80133ec:	08021f14 	.word	0x08021f14
 80133f0:	20012ac8 	.word	0x20012ac8

080133f4 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 80133f4:	b580      	push	{r7, lr}
 80133f6:	b082      	sub	sp, #8
 80133f8:	af00      	add	r7, sp, #0
 80133fa:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	2b00      	cmp	r3, #0
 8013400:	d013      	beq.n	801342a <netbuf_delete+0x36>
    if (buf->p != NULL) {
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	681b      	ldr	r3, [r3, #0]
 8013406:	2b00      	cmp	r3, #0
 8013408:	d00b      	beq.n	8013422 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	4618      	mov	r0, r3
 8013410:	f001 fb9a 	bl	8014b48 <pbuf_free>
      buf->p = buf->ptr = NULL;
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	2200      	movs	r2, #0
 8013418:	605a      	str	r2, [r3, #4]
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	685a      	ldr	r2, [r3, #4]
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 8013422:	6879      	ldr	r1, [r7, #4]
 8013424:	2006      	movs	r0, #6
 8013426:	f000 fe35 	bl	8014094 <memp_free>
  }
}
 801342a:	bf00      	nop
 801342c:	3708      	adds	r7, #8
 801342e:	46bd      	mov	sp, r7
 8013430:	bd80      	pop	{r7, pc}
	...

08013434 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 8013434:	b580      	push	{r7, lr}
 8013436:	b084      	sub	sp, #16
 8013438:	af00      	add	r7, sp, #0
 801343a:	60f8      	str	r0, [r7, #12]
 801343c:	60b9      	str	r1, [r7, #8]
 801343e:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	2b00      	cmp	r3, #0
 8013444:	d108      	bne.n	8013458 <netbuf_data+0x24>
 8013446:	4b1b      	ldr	r3, [pc, #108]	; (80134b4 <netbuf_data+0x80>)
 8013448:	22c2      	movs	r2, #194	; 0xc2
 801344a:	491b      	ldr	r1, [pc, #108]	; (80134b8 <netbuf_data+0x84>)
 801344c:	481b      	ldr	r0, [pc, #108]	; (80134bc <netbuf_data+0x88>)
 801344e:	f00c fc87 	bl	801fd60 <iprintf>
 8013452:	f06f 030f 	mvn.w	r3, #15
 8013456:	e029      	b.n	80134ac <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8013458:	68bb      	ldr	r3, [r7, #8]
 801345a:	2b00      	cmp	r3, #0
 801345c:	d108      	bne.n	8013470 <netbuf_data+0x3c>
 801345e:	4b15      	ldr	r3, [pc, #84]	; (80134b4 <netbuf_data+0x80>)
 8013460:	22c3      	movs	r2, #195	; 0xc3
 8013462:	4917      	ldr	r1, [pc, #92]	; (80134c0 <netbuf_data+0x8c>)
 8013464:	4815      	ldr	r0, [pc, #84]	; (80134bc <netbuf_data+0x88>)
 8013466:	f00c fc7b 	bl	801fd60 <iprintf>
 801346a:	f06f 030f 	mvn.w	r3, #15
 801346e:	e01d      	b.n	80134ac <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	2b00      	cmp	r3, #0
 8013474:	d108      	bne.n	8013488 <netbuf_data+0x54>
 8013476:	4b0f      	ldr	r3, [pc, #60]	; (80134b4 <netbuf_data+0x80>)
 8013478:	22c4      	movs	r2, #196	; 0xc4
 801347a:	4912      	ldr	r1, [pc, #72]	; (80134c4 <netbuf_data+0x90>)
 801347c:	480f      	ldr	r0, [pc, #60]	; (80134bc <netbuf_data+0x88>)
 801347e:	f00c fc6f 	bl	801fd60 <iprintf>
 8013482:	f06f 030f 	mvn.w	r3, #15
 8013486:	e011      	b.n	80134ac <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	685b      	ldr	r3, [r3, #4]
 801348c:	2b00      	cmp	r3, #0
 801348e:	d102      	bne.n	8013496 <netbuf_data+0x62>
    return ERR_BUF;
 8013490:	f06f 0301 	mvn.w	r3, #1
 8013494:	e00a      	b.n	80134ac <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 8013496:	68fb      	ldr	r3, [r7, #12]
 8013498:	685b      	ldr	r3, [r3, #4]
 801349a:	685a      	ldr	r2, [r3, #4]
 801349c:	68bb      	ldr	r3, [r7, #8]
 801349e:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 80134a0:	68fb      	ldr	r3, [r7, #12]
 80134a2:	685b      	ldr	r3, [r3, #4]
 80134a4:	895a      	ldrh	r2, [r3, #10]
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 80134aa:	2300      	movs	r3, #0
}
 80134ac:	4618      	mov	r0, r3
 80134ae:	3710      	adds	r7, #16
 80134b0:	46bd      	mov	sp, r7
 80134b2:	bd80      	pop	{r7, pc}
 80134b4:	08022078 	.word	0x08022078
 80134b8:	08022180 	.word	0x08022180
 80134bc:	080220c8 	.word	0x080220c8
 80134c0:	0802219c 	.word	0x0802219c
 80134c4:	080221bc 	.word	0x080221bc

080134c8 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 80134c8:	b580      	push	{r7, lr}
 80134ca:	b082      	sub	sp, #8
 80134cc:	af00      	add	r7, sp, #0
 80134ce:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d108      	bne.n	80134e8 <netbuf_next+0x20>
 80134d6:	4b11      	ldr	r3, [pc, #68]	; (801351c <netbuf_next+0x54>)
 80134d8:	22dc      	movs	r2, #220	; 0xdc
 80134da:	4911      	ldr	r1, [pc, #68]	; (8013520 <netbuf_next+0x58>)
 80134dc:	4811      	ldr	r0, [pc, #68]	; (8013524 <netbuf_next+0x5c>)
 80134de:	f00c fc3f 	bl	801fd60 <iprintf>
 80134e2:	f04f 33ff 	mov.w	r3, #4294967295
 80134e6:	e014      	b.n	8013512 <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	685b      	ldr	r3, [r3, #4]
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d102      	bne.n	80134f8 <netbuf_next+0x30>
    return -1;
 80134f2:	f04f 33ff 	mov.w	r3, #4294967295
 80134f6:	e00c      	b.n	8013512 <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	685b      	ldr	r3, [r3, #4]
 80134fc:	681a      	ldr	r2, [r3, #0]
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	685b      	ldr	r3, [r3, #4]
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	2b00      	cmp	r3, #0
 801350a:	d101      	bne.n	8013510 <netbuf_next+0x48>
    return 1;
 801350c:	2301      	movs	r3, #1
 801350e:	e000      	b.n	8013512 <netbuf_next+0x4a>
  }
  return 0;
 8013510:	2300      	movs	r3, #0
}
 8013512:	4618      	mov	r0, r3
 8013514:	3708      	adds	r7, #8
 8013516:	46bd      	mov	sp, r7
 8013518:	bd80      	pop	{r7, pc}
 801351a:	bf00      	nop
 801351c:	08022078 	.word	0x08022078
 8013520:	080221d8 	.word	0x080221d8
 8013524:	080220c8 	.word	0x080220c8

08013528 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8013528:	b580      	push	{r7, lr}
 801352a:	b084      	sub	sp, #16
 801352c:	af00      	add	r7, sp, #0
 801352e:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  if (tcpip_init_done != NULL) {
 8013530:	4b29      	ldr	r3, [pc, #164]	; (80135d8 <tcpip_thread+0xb0>)
 8013532:	681b      	ldr	r3, [r3, #0]
 8013534:	2b00      	cmp	r3, #0
 8013536:	d005      	beq.n	8013544 <tcpip_thread+0x1c>
    tcpip_init_done(tcpip_init_done_arg);
 8013538:	4b27      	ldr	r3, [pc, #156]	; (80135d8 <tcpip_thread+0xb0>)
 801353a:	681b      	ldr	r3, [r3, #0]
 801353c:	4a27      	ldr	r2, [pc, #156]	; (80135dc <tcpip_thread+0xb4>)
 801353e:	6812      	ldr	r2, [r2, #0]
 8013540:	4610      	mov	r0, r2
 8013542:	4798      	blx	r3
  }

  LOCK_TCPIP_CORE();
 8013544:	4826      	ldr	r0, [pc, #152]	; (80135e0 <tcpip_thread+0xb8>)
 8013546:	f009 ff35 	bl	801d3b4 <sys_mutex_lock>
  while (1) {                          /* MAIN Loop */
    UNLOCK_TCPIP_CORE();
 801354a:	4825      	ldr	r0, [pc, #148]	; (80135e0 <tcpip_thread+0xb8>)
 801354c:	f009 ff41 	bl	801d3d2 <sys_mutex_unlock>
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&mbox, (void **)&msg);
 8013550:	f107 030c 	add.w	r3, r7, #12
 8013554:	4619      	mov	r1, r3
 8013556:	4823      	ldr	r0, [pc, #140]	; (80135e4 <tcpip_thread+0xbc>)
 8013558:	f007 f8fc 	bl	801a754 <sys_timeouts_mbox_fetch>
    LOCK_TCPIP_CORE();
 801355c:	4820      	ldr	r0, [pc, #128]	; (80135e0 <tcpip_thread+0xb8>)
 801355e:	f009 ff29 	bl	801d3b4 <sys_mutex_lock>
    if (msg == NULL) {
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	2b00      	cmp	r3, #0
 8013566:	d106      	bne.n	8013576 <tcpip_thread+0x4e>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8013568:	4b1f      	ldr	r3, [pc, #124]	; (80135e8 <tcpip_thread+0xc0>)
 801356a:	2269      	movs	r2, #105	; 0x69
 801356c:	491f      	ldr	r1, [pc, #124]	; (80135ec <tcpip_thread+0xc4>)
 801356e:	4820      	ldr	r0, [pc, #128]	; (80135f0 <tcpip_thread+0xc8>)
 8013570:	f00c fbf6 	bl	801fd60 <iprintf>
      continue;
 8013574:	e02f      	b.n	80135d6 <tcpip_thread+0xae>
    }
    switch (msg->type) {
 8013576:	68fb      	ldr	r3, [r7, #12]
 8013578:	781b      	ldrb	r3, [r3, #0]
 801357a:	2b03      	cmp	r3, #3
 801357c:	d011      	beq.n	80135a2 <tcpip_thread+0x7a>
 801357e:	2b04      	cmp	r3, #4
 8013580:	d01b      	beq.n	80135ba <tcpip_thread+0x92>
 8013582:	2b02      	cmp	r3, #2
 8013584:	d120      	bne.n	80135c8 <tcpip_thread+0xa0>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif);
 8013586:	68fb      	ldr	r3, [r7, #12]
 8013588:	68db      	ldr	r3, [r3, #12]
 801358a:	68fa      	ldr	r2, [r7, #12]
 801358c:	6850      	ldr	r0, [r2, #4]
 801358e:	68fa      	ldr	r2, [r7, #12]
 8013590:	6892      	ldr	r2, [r2, #8]
 8013592:	4611      	mov	r1, r2
 8013594:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	4619      	mov	r1, r3
 801359a:	2009      	movs	r0, #9
 801359c:	f000 fd7a 	bl	8014094 <memp_free>
      break;
 80135a0:	e019      	b.n	80135d6 <tcpip_thread+0xae>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80135a2:	68fb      	ldr	r3, [r7, #12]
 80135a4:	685b      	ldr	r3, [r3, #4]
 80135a6:	68fa      	ldr	r2, [r7, #12]
 80135a8:	6892      	ldr	r2, [r2, #8]
 80135aa:	4610      	mov	r0, r2
 80135ac:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80135ae:	68fb      	ldr	r3, [r7, #12]
 80135b0:	4619      	mov	r1, r3
 80135b2:	2008      	movs	r0, #8
 80135b4:	f000 fd6e 	bl	8014094 <memp_free>
      break;
 80135b8:	e00d      	b.n	80135d6 <tcpip_thread+0xae>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	685b      	ldr	r3, [r3, #4]
 80135be:	68fa      	ldr	r2, [r7, #12]
 80135c0:	6892      	ldr	r2, [r2, #8]
 80135c2:	4610      	mov	r0, r2
 80135c4:	4798      	blx	r3
      break;
 80135c6:	e006      	b.n	80135d6 <tcpip_thread+0xae>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80135c8:	4b07      	ldr	r3, [pc, #28]	; (80135e8 <tcpip_thread+0xc0>)
 80135ca:	229b      	movs	r2, #155	; 0x9b
 80135cc:	4907      	ldr	r1, [pc, #28]	; (80135ec <tcpip_thread+0xc4>)
 80135ce:	4808      	ldr	r0, [pc, #32]	; (80135f0 <tcpip_thread+0xc8>)
 80135d0:	f00c fbc6 	bl	801fd60 <iprintf>
      break;
 80135d4:	bf00      	nop
    UNLOCK_TCPIP_CORE();
 80135d6:	e7b8      	b.n	801354a <tcpip_thread+0x22>
 80135d8:	2000cac4 	.word	0x2000cac4
 80135dc:	2000cac8 	.word	0x2000cac8
 80135e0:	20012ac8 	.word	0x20012ac8
 80135e4:	2000cacc 	.word	0x2000cacc
 80135e8:	08022210 	.word	0x08022210
 80135ec:	08022240 	.word	0x08022240
 80135f0:	08022260 	.word	0x08022260

080135f4 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80135f4:	b580      	push	{r7, lr}
 80135f6:	b086      	sub	sp, #24
 80135f8:	af00      	add	r7, sp, #0
 80135fa:	60f8      	str	r0, [r7, #12]
 80135fc:	60b9      	str	r1, [r7, #8]
 80135fe:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 8013600:	481a      	ldr	r0, [pc, #104]	; (801366c <tcpip_inpkt+0x78>)
 8013602:	f009 fdfd 	bl	801d200 <sys_mbox_valid>
 8013606:	4603      	mov	r3, r0
 8013608:	2b00      	cmp	r3, #0
 801360a:	d105      	bne.n	8013618 <tcpip_inpkt+0x24>
 801360c:	4b18      	ldr	r3, [pc, #96]	; (8013670 <tcpip_inpkt+0x7c>)
 801360e:	22b5      	movs	r2, #181	; 0xb5
 8013610:	4918      	ldr	r1, [pc, #96]	; (8013674 <tcpip_inpkt+0x80>)
 8013612:	4819      	ldr	r0, [pc, #100]	; (8013678 <tcpip_inpkt+0x84>)
 8013614:	f00c fba4 	bl	801fd60 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8013618:	2009      	movs	r0, #9
 801361a:	f000 fce9 	bl	8013ff0 <memp_malloc>
 801361e:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8013620:	697b      	ldr	r3, [r7, #20]
 8013622:	2b00      	cmp	r3, #0
 8013624:	d102      	bne.n	801362c <tcpip_inpkt+0x38>
    return ERR_MEM;
 8013626:	f04f 33ff 	mov.w	r3, #4294967295
 801362a:	e01a      	b.n	8013662 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 801362c:	697b      	ldr	r3, [r7, #20]
 801362e:	2202      	movs	r2, #2
 8013630:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8013632:	697b      	ldr	r3, [r7, #20]
 8013634:	68fa      	ldr	r2, [r7, #12]
 8013636:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8013638:	697b      	ldr	r3, [r7, #20]
 801363a:	68ba      	ldr	r2, [r7, #8]
 801363c:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 801363e:	697b      	ldr	r3, [r7, #20]
 8013640:	687a      	ldr	r2, [r7, #4]
 8013642:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 8013644:	6979      	ldr	r1, [r7, #20]
 8013646:	4809      	ldr	r0, [pc, #36]	; (801366c <tcpip_inpkt+0x78>)
 8013648:	f009 fd65 	bl	801d116 <sys_mbox_trypost>
 801364c:	4603      	mov	r3, r0
 801364e:	2b00      	cmp	r3, #0
 8013650:	d006      	beq.n	8013660 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8013652:	6979      	ldr	r1, [r7, #20]
 8013654:	2009      	movs	r0, #9
 8013656:	f000 fd1d 	bl	8014094 <memp_free>
    return ERR_MEM;
 801365a:	f04f 33ff 	mov.w	r3, #4294967295
 801365e:	e000      	b.n	8013662 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8013660:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8013662:	4618      	mov	r0, r3
 8013664:	3718      	adds	r7, #24
 8013666:	46bd      	mov	sp, r7
 8013668:	bd80      	pop	{r7, pc}
 801366a:	bf00      	nop
 801366c:	2000cacc 	.word	0x2000cacc
 8013670:	08022210 	.word	0x08022210
 8013674:	08022288 	.word	0x08022288
 8013678:	08022260 	.word	0x08022260

0801367c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 801367c:	b580      	push	{r7, lr}
 801367e:	b082      	sub	sp, #8
 8013680:	af00      	add	r7, sp, #0
 8013682:	6078      	str	r0, [r7, #4]
 8013684:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8013686:	683b      	ldr	r3, [r7, #0]
 8013688:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801368c:	f003 0318 	and.w	r3, r3, #24
 8013690:	2b00      	cmp	r3, #0
 8013692:	d006      	beq.n	80136a2 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8013694:	4a08      	ldr	r2, [pc, #32]	; (80136b8 <tcpip_input+0x3c>)
 8013696:	6839      	ldr	r1, [r7, #0]
 8013698:	6878      	ldr	r0, [r7, #4]
 801369a:	f7ff ffab 	bl	80135f4 <tcpip_inpkt>
 801369e:	4603      	mov	r3, r0
 80136a0:	e005      	b.n	80136ae <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
  return tcpip_inpkt(p, inp, ip_input);
 80136a2:	4a06      	ldr	r2, [pc, #24]	; (80136bc <tcpip_input+0x40>)
 80136a4:	6839      	ldr	r1, [r7, #0]
 80136a6:	6878      	ldr	r0, [r7, #4]
 80136a8:	f7ff ffa4 	bl	80135f4 <tcpip_inpkt>
 80136ac:	4603      	mov	r3, r0
}
 80136ae:	4618      	mov	r0, r3
 80136b0:	3708      	adds	r7, #8
 80136b2:	46bd      	mov	sp, r7
 80136b4:	bd80      	pop	{r7, pc}
 80136b6:	bf00      	nop
 80136b8:	0801cecd 	.word	0x0801cecd
 80136bc:	0801be91 	.word	0x0801be91

080136c0 <tcpip_callback_with_block>:
 * @param block 1 to block until the request is posted, 0 to non-blocking mode
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_callback_with_block(tcpip_callback_fn function, void *ctx, u8_t block)
{
 80136c0:	b580      	push	{r7, lr}
 80136c2:	b086      	sub	sp, #24
 80136c4:	af00      	add	r7, sp, #0
 80136c6:	60f8      	str	r0, [r7, #12]
 80136c8:	60b9      	str	r1, [r7, #8]
 80136ca:	4613      	mov	r3, r2
 80136cc:	71fb      	strb	r3, [r7, #7]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 80136ce:	481d      	ldr	r0, [pc, #116]	; (8013744 <tcpip_callback_with_block+0x84>)
 80136d0:	f009 fd96 	bl	801d200 <sys_mbox_valid>
 80136d4:	4603      	mov	r3, r0
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d105      	bne.n	80136e6 <tcpip_callback_with_block+0x26>
 80136da:	4b1b      	ldr	r3, [pc, #108]	; (8013748 <tcpip_callback_with_block+0x88>)
 80136dc:	22ee      	movs	r2, #238	; 0xee
 80136de:	491b      	ldr	r1, [pc, #108]	; (801374c <tcpip_callback_with_block+0x8c>)
 80136e0:	481b      	ldr	r0, [pc, #108]	; (8013750 <tcpip_callback_with_block+0x90>)
 80136e2:	f00c fb3d 	bl	801fd60 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80136e6:	2008      	movs	r0, #8
 80136e8:	f000 fc82 	bl	8013ff0 <memp_malloc>
 80136ec:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80136ee:	697b      	ldr	r3, [r7, #20]
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	d102      	bne.n	80136fa <tcpip_callback_with_block+0x3a>
    return ERR_MEM;
 80136f4:	f04f 33ff 	mov.w	r3, #4294967295
 80136f8:	e01f      	b.n	801373a <tcpip_callback_with_block+0x7a>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80136fa:	697b      	ldr	r3, [r7, #20]
 80136fc:	2203      	movs	r2, #3
 80136fe:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8013700:	697b      	ldr	r3, [r7, #20]
 8013702:	68fa      	ldr	r2, [r7, #12]
 8013704:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8013706:	697b      	ldr	r3, [r7, #20]
 8013708:	68ba      	ldr	r2, [r7, #8]
 801370a:	609a      	str	r2, [r3, #8]
  if (block) {
 801370c:	79fb      	ldrb	r3, [r7, #7]
 801370e:	2b00      	cmp	r3, #0
 8013710:	d004      	beq.n	801371c <tcpip_callback_with_block+0x5c>
    sys_mbox_post(&mbox, msg);
 8013712:	6979      	ldr	r1, [r7, #20]
 8013714:	480b      	ldr	r0, [pc, #44]	; (8013744 <tcpip_callback_with_block+0x84>)
 8013716:	f009 fce9 	bl	801d0ec <sys_mbox_post>
 801371a:	e00d      	b.n	8013738 <tcpip_callback_with_block+0x78>
  } else {
    if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 801371c:	6979      	ldr	r1, [r7, #20]
 801371e:	4809      	ldr	r0, [pc, #36]	; (8013744 <tcpip_callback_with_block+0x84>)
 8013720:	f009 fcf9 	bl	801d116 <sys_mbox_trypost>
 8013724:	4603      	mov	r3, r0
 8013726:	2b00      	cmp	r3, #0
 8013728:	d006      	beq.n	8013738 <tcpip_callback_with_block+0x78>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801372a:	6979      	ldr	r1, [r7, #20]
 801372c:	2008      	movs	r0, #8
 801372e:	f000 fcb1 	bl	8014094 <memp_free>
      return ERR_MEM;
 8013732:	f04f 33ff 	mov.w	r3, #4294967295
 8013736:	e000      	b.n	801373a <tcpip_callback_with_block+0x7a>
    }
  }
  return ERR_OK;
 8013738:	2300      	movs	r3, #0
}
 801373a:	4618      	mov	r0, r3
 801373c:	3718      	adds	r7, #24
 801373e:	46bd      	mov	sp, r7
 8013740:	bd80      	pop	{r7, pc}
 8013742:	bf00      	nop
 8013744:	2000cacc 	.word	0x2000cacc
 8013748:	08022210 	.word	0x08022210
 801374c:	08022288 	.word	0x08022288
 8013750:	08022260 	.word	0x08022260

08013754 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t* sem)
{
 8013754:	b580      	push	{r7, lr}
 8013756:	b084      	sub	sp, #16
 8013758:	af00      	add	r7, sp, #0
 801375a:	60f8      	str	r0, [r7, #12]
 801375c:	60b9      	str	r1, [r7, #8]
 801375e:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 8013760:	4806      	ldr	r0, [pc, #24]	; (801377c <tcpip_send_msg_wait_sem+0x28>)
 8013762:	f009 fe27 	bl	801d3b4 <sys_mutex_lock>
  fn(apimsg);
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	68b8      	ldr	r0, [r7, #8]
 801376a:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 801376c:	4803      	ldr	r0, [pc, #12]	; (801377c <tcpip_send_msg_wait_sem+0x28>)
 801376e:	f009 fe30 	bl	801d3d2 <sys_mutex_unlock>
  return ERR_OK;
 8013772:	2300      	movs	r3, #0
  sys_mbox_post(&mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 8013774:	4618      	mov	r0, r3
 8013776:	3710      	adds	r7, #16
 8013778:	46bd      	mov	sp, r7
 801377a:	bd80      	pop	{r7, pc}
 801377c:	20012ac8 	.word	0x20012ac8

08013780 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8013780:	b580      	push	{r7, lr}
 8013782:	b084      	sub	sp, #16
 8013784:	af02      	add	r7, sp, #8
 8013786:	6078      	str	r0, [r7, #4]
 8013788:	6039      	str	r1, [r7, #0]
  lwip_init();
 801378a:	f000 f86a 	bl	8013862 <lwip_init>

  tcpip_init_done = initfunc;
 801378e:	4a17      	ldr	r2, [pc, #92]	; (80137ec <tcpip_init+0x6c>)
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8013794:	4a16      	ldr	r2, [pc, #88]	; (80137f0 <tcpip_init+0x70>)
 8013796:	683b      	ldr	r3, [r7, #0]
 8013798:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801379a:	2106      	movs	r1, #6
 801379c:	4815      	ldr	r0, [pc, #84]	; (80137f4 <tcpip_init+0x74>)
 801379e:	f009 fc71 	bl	801d084 <sys_mbox_new>
 80137a2:	4603      	mov	r3, r0
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	d006      	beq.n	80137b6 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 80137a8:	4b13      	ldr	r3, [pc, #76]	; (80137f8 <tcpip_init+0x78>)
 80137aa:	f240 12d5 	movw	r2, #469	; 0x1d5
 80137ae:	4913      	ldr	r1, [pc, #76]	; (80137fc <tcpip_init+0x7c>)
 80137b0:	4813      	ldr	r0, [pc, #76]	; (8013800 <tcpip_init+0x80>)
 80137b2:	f00c fad5 	bl	801fd60 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 80137b6:	4813      	ldr	r0, [pc, #76]	; (8013804 <tcpip_init+0x84>)
 80137b8:	f009 fde0 	bl	801d37c <sys_mutex_new>
 80137bc:	4603      	mov	r3, r0
 80137be:	2b00      	cmp	r3, #0
 80137c0:	d006      	beq.n	80137d0 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 80137c2:	4b0d      	ldr	r3, [pc, #52]	; (80137f8 <tcpip_init+0x78>)
 80137c4:	f240 12d9 	movw	r2, #473	; 0x1d9
 80137c8:	490f      	ldr	r1, [pc, #60]	; (8013808 <tcpip_init+0x88>)
 80137ca:	480d      	ldr	r0, [pc, #52]	; (8013800 <tcpip_init+0x80>)
 80137cc:	f00c fac8 	bl	801fd60 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 80137d0:	2303      	movs	r3, #3
 80137d2:	9300      	str	r3, [sp, #0]
 80137d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80137d8:	2200      	movs	r2, #0
 80137da:	490c      	ldr	r1, [pc, #48]	; (801380c <tcpip_init+0x8c>)
 80137dc:	480c      	ldr	r0, [pc, #48]	; (8013810 <tcpip_init+0x90>)
 80137de:	f009 fe05 	bl	801d3ec <sys_thread_new>
}
 80137e2:	bf00      	nop
 80137e4:	3708      	adds	r7, #8
 80137e6:	46bd      	mov	sp, r7
 80137e8:	bd80      	pop	{r7, pc}
 80137ea:	bf00      	nop
 80137ec:	2000cac4 	.word	0x2000cac4
 80137f0:	2000cac8 	.word	0x2000cac8
 80137f4:	2000cacc 	.word	0x2000cacc
 80137f8:	08022210 	.word	0x08022210
 80137fc:	08022298 	.word	0x08022298
 8013800:	08022260 	.word	0x08022260
 8013804:	20012ac8 	.word	0x20012ac8
 8013808:	080222bc 	.word	0x080222bc
 801380c:	08013529 	.word	0x08013529
 8013810:	080222e0 	.word	0x080222e0

08013814 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8013814:	b480      	push	{r7}
 8013816:	b083      	sub	sp, #12
 8013818:	af00      	add	r7, sp, #0
 801381a:	4603      	mov	r3, r0
 801381c:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 801381e:	88fb      	ldrh	r3, [r7, #6]
 8013820:	ba5b      	rev16	r3, r3
 8013822:	b29b      	uxth	r3, r3
}
 8013824:	4618      	mov	r0, r3
 8013826:	370c      	adds	r7, #12
 8013828:	46bd      	mov	sp, r7
 801382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801382e:	4770      	bx	lr

08013830 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8013830:	b480      	push	{r7}
 8013832:	b083      	sub	sp, #12
 8013834:	af00      	add	r7, sp, #0
 8013836:	6078      	str	r0, [r7, #4]
  return (u32_t)PP_HTONL(n);
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	061a      	lsls	r2, r3, #24
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	021b      	lsls	r3, r3, #8
 8013840:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8013844:	431a      	orrs	r2, r3
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	0a1b      	lsrs	r3, r3, #8
 801384a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 801384e:	431a      	orrs	r2, r3
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	0e1b      	lsrs	r3, r3, #24
 8013854:	4313      	orrs	r3, r2
}
 8013856:	4618      	mov	r0, r3
 8013858:	370c      	adds	r7, #12
 801385a:	46bd      	mov	sp, r7
 801385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013860:	4770      	bx	lr

08013862 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8013862:	b580      	push	{r7, lr}
 8013864:	b082      	sub	sp, #8
 8013866:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8013868:	2300      	movs	r3, #0
 801386a:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 801386c:	f009 fd78 	bl	801d360 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8013870:	f000 f8a6 	bl	80139c0 <mem_init>
  memp_init();
 8013874:	f000 fb70 	bl	8013f58 <memp_init>
  pbuf_init();
  netif_init();
 8013878:	f000 fc36 	bl	80140e8 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801387c:	f006 ff90 	bl	801a7a0 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8013880:	f001 fbd8 	bl	8015034 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 8013884:	f006 fe22 	bl	801a4cc <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8013888:	bf00      	nop
 801388a:	3708      	adds	r7, #8
 801388c:	46bd      	mov	sp, r7
 801388e:	bd80      	pop	{r7, pc}

08013890 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8013890:	b580      	push	{r7, lr}
 8013892:	b084      	sub	sp, #16
 8013894:	af00      	add	r7, sp, #0
 8013896:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8013898:	4b40      	ldr	r3, [pc, #256]	; (801399c <plug_holes+0x10c>)
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	687a      	ldr	r2, [r7, #4]
 801389e:	429a      	cmp	r2, r3
 80138a0:	d206      	bcs.n	80138b0 <plug_holes+0x20>
 80138a2:	4b3f      	ldr	r3, [pc, #252]	; (80139a0 <plug_holes+0x110>)
 80138a4:	f240 125d 	movw	r2, #349	; 0x15d
 80138a8:	493e      	ldr	r1, [pc, #248]	; (80139a4 <plug_holes+0x114>)
 80138aa:	483f      	ldr	r0, [pc, #252]	; (80139a8 <plug_holes+0x118>)
 80138ac:	f00c fa58 	bl	801fd60 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80138b0:	4b3e      	ldr	r3, [pc, #248]	; (80139ac <plug_holes+0x11c>)
 80138b2:	681b      	ldr	r3, [r3, #0]
 80138b4:	687a      	ldr	r2, [r7, #4]
 80138b6:	429a      	cmp	r2, r3
 80138b8:	d306      	bcc.n	80138c8 <plug_holes+0x38>
 80138ba:	4b39      	ldr	r3, [pc, #228]	; (80139a0 <plug_holes+0x110>)
 80138bc:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80138c0:	493b      	ldr	r1, [pc, #236]	; (80139b0 <plug_holes+0x120>)
 80138c2:	4839      	ldr	r0, [pc, #228]	; (80139a8 <plug_holes+0x118>)
 80138c4:	f00c fa4c 	bl	801fd60 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	791b      	ldrb	r3, [r3, #4]
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d006      	beq.n	80138de <plug_holes+0x4e>
 80138d0:	4b33      	ldr	r3, [pc, #204]	; (80139a0 <plug_holes+0x110>)
 80138d2:	f240 125f 	movw	r2, #351	; 0x15f
 80138d6:	4937      	ldr	r1, [pc, #220]	; (80139b4 <plug_holes+0x124>)
 80138d8:	4833      	ldr	r0, [pc, #204]	; (80139a8 <plug_holes+0x118>)
 80138da:	f00c fa41 	bl	801fd60 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	881b      	ldrh	r3, [r3, #0]
 80138e2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80138e6:	d906      	bls.n	80138f6 <plug_holes+0x66>
 80138e8:	4b2d      	ldr	r3, [pc, #180]	; (80139a0 <plug_holes+0x110>)
 80138ea:	f44f 72b1 	mov.w	r2, #354	; 0x162
 80138ee:	4932      	ldr	r1, [pc, #200]	; (80139b8 <plug_holes+0x128>)
 80138f0:	482d      	ldr	r0, [pc, #180]	; (80139a8 <plug_holes+0x118>)
 80138f2:	f00c fa35 	bl	801fd60 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 80138f6:	4b29      	ldr	r3, [pc, #164]	; (801399c <plug_holes+0x10c>)
 80138f8:	681b      	ldr	r3, [r3, #0]
 80138fa:	687a      	ldr	r2, [r7, #4]
 80138fc:	8812      	ldrh	r2, [r2, #0]
 80138fe:	4413      	add	r3, r2
 8013900:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8013902:	687a      	ldr	r2, [r7, #4]
 8013904:	68fb      	ldr	r3, [r7, #12]
 8013906:	429a      	cmp	r2, r3
 8013908:	d01f      	beq.n	801394a <plug_holes+0xba>
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	791b      	ldrb	r3, [r3, #4]
 801390e:	2b00      	cmp	r3, #0
 8013910:	d11b      	bne.n	801394a <plug_holes+0xba>
 8013912:	4b26      	ldr	r3, [pc, #152]	; (80139ac <plug_holes+0x11c>)
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	68fa      	ldr	r2, [r7, #12]
 8013918:	429a      	cmp	r2, r3
 801391a:	d016      	beq.n	801394a <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 801391c:	4b27      	ldr	r3, [pc, #156]	; (80139bc <plug_holes+0x12c>)
 801391e:	681b      	ldr	r3, [r3, #0]
 8013920:	68fa      	ldr	r2, [r7, #12]
 8013922:	429a      	cmp	r2, r3
 8013924:	d102      	bne.n	801392c <plug_holes+0x9c>
      lfree = mem;
 8013926:	4a25      	ldr	r2, [pc, #148]	; (80139bc <plug_holes+0x12c>)
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 801392c:	68fb      	ldr	r3, [r7, #12]
 801392e:	881a      	ldrh	r2, [r3, #0]
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	4a19      	ldr	r2, [pc, #100]	; (801399c <plug_holes+0x10c>)
 8013938:	6812      	ldr	r2, [r2, #0]
 801393a:	1a99      	subs	r1, r3, r2
 801393c:	4b17      	ldr	r3, [pc, #92]	; (801399c <plug_holes+0x10c>)
 801393e:	681b      	ldr	r3, [r3, #0]
 8013940:	68fa      	ldr	r2, [r7, #12]
 8013942:	8812      	ldrh	r2, [r2, #0]
 8013944:	4413      	add	r3, r2
 8013946:	b28a      	uxth	r2, r1
 8013948:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 801394a:	4b14      	ldr	r3, [pc, #80]	; (801399c <plug_holes+0x10c>)
 801394c:	681b      	ldr	r3, [r3, #0]
 801394e:	687a      	ldr	r2, [r7, #4]
 8013950:	8852      	ldrh	r2, [r2, #2]
 8013952:	4413      	add	r3, r2
 8013954:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8013956:	68ba      	ldr	r2, [r7, #8]
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	429a      	cmp	r2, r3
 801395c:	d01a      	beq.n	8013994 <plug_holes+0x104>
 801395e:	68bb      	ldr	r3, [r7, #8]
 8013960:	791b      	ldrb	r3, [r3, #4]
 8013962:	2b00      	cmp	r3, #0
 8013964:	d116      	bne.n	8013994 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8013966:	4b15      	ldr	r3, [pc, #84]	; (80139bc <plug_holes+0x12c>)
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	687a      	ldr	r2, [r7, #4]
 801396c:	429a      	cmp	r2, r3
 801396e:	d102      	bne.n	8013976 <plug_holes+0xe6>
      lfree = pmem;
 8013970:	4a12      	ldr	r2, [pc, #72]	; (80139bc <plug_holes+0x12c>)
 8013972:	68bb      	ldr	r3, [r7, #8]
 8013974:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	881a      	ldrh	r2, [r3, #0]
 801397a:	68bb      	ldr	r3, [r7, #8]
 801397c:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 801397e:	68bb      	ldr	r3, [r7, #8]
 8013980:	4a06      	ldr	r2, [pc, #24]	; (801399c <plug_holes+0x10c>)
 8013982:	6812      	ldr	r2, [r2, #0]
 8013984:	1a99      	subs	r1, r3, r2
 8013986:	4b05      	ldr	r3, [pc, #20]	; (801399c <plug_holes+0x10c>)
 8013988:	681b      	ldr	r3, [r3, #0]
 801398a:	687a      	ldr	r2, [r7, #4]
 801398c:	8812      	ldrh	r2, [r2, #0]
 801398e:	4413      	add	r3, r2
 8013990:	b28a      	uxth	r2, r1
 8013992:	805a      	strh	r2, [r3, #2]
  }
}
 8013994:	bf00      	nop
 8013996:	3710      	adds	r7, #16
 8013998:	46bd      	mov	sp, r7
 801399a:	bd80      	pop	{r7, pc}
 801399c:	2000cad0 	.word	0x2000cad0
 80139a0:	080222f0 	.word	0x080222f0
 80139a4:	08022320 	.word	0x08022320
 80139a8:	08022338 	.word	0x08022338
 80139ac:	2000cad4 	.word	0x2000cad4
 80139b0:	08022360 	.word	0x08022360
 80139b4:	0802237c 	.word	0x0802237c
 80139b8:	08022398 	.word	0x08022398
 80139bc:	2000cad8 	.word	0x2000cad8

080139c0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80139c0:	b580      	push	{r7, lr}
 80139c2:	b082      	sub	sp, #8
 80139c4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80139c6:	4b1e      	ldr	r3, [pc, #120]	; (8013a40 <mem_init+0x80>)
 80139c8:	3303      	adds	r3, #3
 80139ca:	f023 0303 	bic.w	r3, r3, #3
 80139ce:	461a      	mov	r2, r3
 80139d0:	4b1c      	ldr	r3, [pc, #112]	; (8013a44 <mem_init+0x84>)
 80139d2:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80139d4:	4b1b      	ldr	r3, [pc, #108]	; (8013a44 <mem_init+0x84>)
 80139d6:	681b      	ldr	r3, [r3, #0]
 80139d8:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80139e0:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	2200      	movs	r2, #0
 80139e6:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	2200      	movs	r2, #0
 80139ec:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 80139ee:	4b15      	ldr	r3, [pc, #84]	; (8013a44 <mem_init+0x84>)
 80139f0:	681b      	ldr	r3, [r3, #0]
 80139f2:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 80139f6:	4a14      	ldr	r2, [pc, #80]	; (8013a48 <mem_init+0x88>)
 80139f8:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 80139fa:	4b13      	ldr	r3, [pc, #76]	; (8013a48 <mem_init+0x88>)
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	2201      	movs	r2, #1
 8013a00:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8013a02:	4b11      	ldr	r3, [pc, #68]	; (8013a48 <mem_init+0x88>)
 8013a04:	681b      	ldr	r3, [r3, #0]
 8013a06:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8013a0a:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8013a0c:	4b0e      	ldr	r3, [pc, #56]	; (8013a48 <mem_init+0x88>)
 8013a0e:	681b      	ldr	r3, [r3, #0]
 8013a10:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8013a14:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8013a16:	4b0b      	ldr	r3, [pc, #44]	; (8013a44 <mem_init+0x84>)
 8013a18:	681b      	ldr	r3, [r3, #0]
 8013a1a:	4a0c      	ldr	r2, [pc, #48]	; (8013a4c <mem_init+0x8c>)
 8013a1c:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8013a1e:	480c      	ldr	r0, [pc, #48]	; (8013a50 <mem_init+0x90>)
 8013a20:	f009 fcac 	bl	801d37c <sys_mutex_new>
 8013a24:	4603      	mov	r3, r0
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	d006      	beq.n	8013a38 <mem_init+0x78>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8013a2a:	4b0a      	ldr	r3, [pc, #40]	; (8013a54 <mem_init+0x94>)
 8013a2c:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8013a30:	4909      	ldr	r1, [pc, #36]	; (8013a58 <mem_init+0x98>)
 8013a32:	480a      	ldr	r0, [pc, #40]	; (8013a5c <mem_init+0x9c>)
 8013a34:	f00c f994 	bl	801fd60 <iprintf>
  }
}
 8013a38:	bf00      	nop
 8013a3a:	3708      	adds	r7, #8
 8013a3c:	46bd      	mov	sp, r7
 8013a3e:	bd80      	pop	{r7, pc}
 8013a40:	20012ae4 	.word	0x20012ae4
 8013a44:	2000cad0 	.word	0x2000cad0
 8013a48:	2000cad4 	.word	0x2000cad4
 8013a4c:	2000cad8 	.word	0x2000cad8
 8013a50:	2000cadc 	.word	0x2000cadc
 8013a54:	080222f0 	.word	0x080222f0
 8013a58:	080223c4 	.word	0x080223c4
 8013a5c:	08022338 	.word	0x08022338

08013a60 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8013a60:	b580      	push	{r7, lr}
 8013a62:	b084      	sub	sp, #16
 8013a64:	af00      	add	r7, sp, #0
 8013a66:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	d050      	beq.n	8013b10 <mem_free+0xb0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	f003 0303 	and.w	r3, r3, #3
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d006      	beq.n	8013a86 <mem_free+0x26>
 8013a78:	4b27      	ldr	r3, [pc, #156]	; (8013b18 <mem_free+0xb8>)
 8013a7a:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 8013a7e:	4927      	ldr	r1, [pc, #156]	; (8013b1c <mem_free+0xbc>)
 8013a80:	4827      	ldr	r0, [pc, #156]	; (8013b20 <mem_free+0xc0>)
 8013a82:	f00c f96d 	bl	801fd60 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8013a86:	4b27      	ldr	r3, [pc, #156]	; (8013b24 <mem_free+0xc4>)
 8013a88:	681b      	ldr	r3, [r3, #0]
 8013a8a:	687a      	ldr	r2, [r7, #4]
 8013a8c:	429a      	cmp	r2, r3
 8013a8e:	d304      	bcc.n	8013a9a <mem_free+0x3a>
 8013a90:	4b25      	ldr	r3, [pc, #148]	; (8013b28 <mem_free+0xc8>)
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	687a      	ldr	r2, [r7, #4]
 8013a96:	429a      	cmp	r2, r3
 8013a98:	d306      	bcc.n	8013aa8 <mem_free+0x48>
 8013a9a:	4b1f      	ldr	r3, [pc, #124]	; (8013b18 <mem_free+0xb8>)
 8013a9c:	f240 12af 	movw	r2, #431	; 0x1af
 8013aa0:	4922      	ldr	r1, [pc, #136]	; (8013b2c <mem_free+0xcc>)
 8013aa2:	481f      	ldr	r0, [pc, #124]	; (8013b20 <mem_free+0xc0>)
 8013aa4:	f00c f95c 	bl	801fd60 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8013aa8:	4b1e      	ldr	r3, [pc, #120]	; (8013b24 <mem_free+0xc4>)
 8013aaa:	681b      	ldr	r3, [r3, #0]
 8013aac:	687a      	ldr	r2, [r7, #4]
 8013aae:	429a      	cmp	r2, r3
 8013ab0:	d304      	bcc.n	8013abc <mem_free+0x5c>
 8013ab2:	4b1d      	ldr	r3, [pc, #116]	; (8013b28 <mem_free+0xc8>)
 8013ab4:	681b      	ldr	r3, [r3, #0]
 8013ab6:	687a      	ldr	r2, [r7, #4]
 8013ab8:	429a      	cmp	r2, r3
 8013aba:	d306      	bcc.n	8013aca <mem_free+0x6a>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 8013abc:	f009 fcbc 	bl	801d438 <sys_arch_protect>
 8013ac0:	60b8      	str	r0, [r7, #8]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 8013ac2:	68b8      	ldr	r0, [r7, #8]
 8013ac4:	f009 fcc6 	bl	801d454 <sys_arch_unprotect>
    return;
 8013ac8:	e023      	b.n	8013b12 <mem_free+0xb2>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8013aca:	4819      	ldr	r0, [pc, #100]	; (8013b30 <mem_free+0xd0>)
 8013acc:	f009 fc72 	bl	801d3b4 <sys_mutex_lock>
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	3b08      	subs	r3, #8
 8013ad4:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 8013ad6:	68fb      	ldr	r3, [r7, #12]
 8013ad8:	791b      	ldrb	r3, [r3, #4]
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	d106      	bne.n	8013aec <mem_free+0x8c>
 8013ade:	4b0e      	ldr	r3, [pc, #56]	; (8013b18 <mem_free+0xb8>)
 8013ae0:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8013ae4:	4913      	ldr	r1, [pc, #76]	; (8013b34 <mem_free+0xd4>)
 8013ae6:	480e      	ldr	r0, [pc, #56]	; (8013b20 <mem_free+0xc0>)
 8013ae8:	f00c f93a 	bl	801fd60 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 8013aec:	68fb      	ldr	r3, [r7, #12]
 8013aee:	2200      	movs	r2, #0
 8013af0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8013af2:	4b11      	ldr	r3, [pc, #68]	; (8013b38 <mem_free+0xd8>)
 8013af4:	681b      	ldr	r3, [r3, #0]
 8013af6:	68fa      	ldr	r2, [r7, #12]
 8013af8:	429a      	cmp	r2, r3
 8013afa:	d202      	bcs.n	8013b02 <mem_free+0xa2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8013afc:	4a0e      	ldr	r2, [pc, #56]	; (8013b38 <mem_free+0xd8>)
 8013afe:	68fb      	ldr	r3, [r7, #12]
 8013b00:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8013b02:	68f8      	ldr	r0, [r7, #12]
 8013b04:	f7ff fec4 	bl	8013890 <plug_holes>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8013b08:	4809      	ldr	r0, [pc, #36]	; (8013b30 <mem_free+0xd0>)
 8013b0a:	f009 fc62 	bl	801d3d2 <sys_mutex_unlock>
 8013b0e:	e000      	b.n	8013b12 <mem_free+0xb2>
    return;
 8013b10:	bf00      	nop
}
 8013b12:	3710      	adds	r7, #16
 8013b14:	46bd      	mov	sp, r7
 8013b16:	bd80      	pop	{r7, pc}
 8013b18:	080222f0 	.word	0x080222f0
 8013b1c:	080223e0 	.word	0x080223e0
 8013b20:	08022338 	.word	0x08022338
 8013b24:	2000cad0 	.word	0x2000cad0
 8013b28:	2000cad4 	.word	0x2000cad4
 8013b2c:	08022404 	.word	0x08022404
 8013b30:	2000cadc 	.word	0x2000cadc
 8013b34:	0802241c 	.word	0x0802241c
 8013b38:	2000cad8 	.word	0x2000cad8

08013b3c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 8013b3c:	b580      	push	{r7, lr}
 8013b3e:	b088      	sub	sp, #32
 8013b40:	af00      	add	r7, sp, #0
 8013b42:	6078      	str	r0, [r7, #4]
 8013b44:	460b      	mov	r3, r1
 8013b46:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 8013b48:	887b      	ldrh	r3, [r7, #2]
 8013b4a:	3303      	adds	r3, #3
 8013b4c:	b29b      	uxth	r3, r3
 8013b4e:	f023 0303 	bic.w	r3, r3, #3
 8013b52:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 8013b54:	887b      	ldrh	r3, [r7, #2]
 8013b56:	2b0b      	cmp	r3, #11
 8013b58:	d801      	bhi.n	8013b5e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8013b5a:	230c      	movs	r3, #12
 8013b5c:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 8013b5e:	887b      	ldrh	r3, [r7, #2]
 8013b60:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013b64:	d901      	bls.n	8013b6a <mem_trim+0x2e>
    return NULL;
 8013b66:	2300      	movs	r3, #0
 8013b68:	e0bd      	b.n	8013ce6 <mem_trim+0x1aa>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8013b6a:	4b61      	ldr	r3, [pc, #388]	; (8013cf0 <mem_trim+0x1b4>)
 8013b6c:	681b      	ldr	r3, [r3, #0]
 8013b6e:	687a      	ldr	r2, [r7, #4]
 8013b70:	429a      	cmp	r2, r3
 8013b72:	d304      	bcc.n	8013b7e <mem_trim+0x42>
 8013b74:	4b5f      	ldr	r3, [pc, #380]	; (8013cf4 <mem_trim+0x1b8>)
 8013b76:	681b      	ldr	r3, [r3, #0]
 8013b78:	687a      	ldr	r2, [r7, #4]
 8013b7a:	429a      	cmp	r2, r3
 8013b7c:	d306      	bcc.n	8013b8c <mem_trim+0x50>
 8013b7e:	4b5e      	ldr	r3, [pc, #376]	; (8013cf8 <mem_trim+0x1bc>)
 8013b80:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8013b84:	495d      	ldr	r1, [pc, #372]	; (8013cfc <mem_trim+0x1c0>)
 8013b86:	485e      	ldr	r0, [pc, #376]	; (8013d00 <mem_trim+0x1c4>)
 8013b88:	f00c f8ea 	bl	801fd60 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8013b8c:	4b58      	ldr	r3, [pc, #352]	; (8013cf0 <mem_trim+0x1b4>)
 8013b8e:	681b      	ldr	r3, [r3, #0]
 8013b90:	687a      	ldr	r2, [r7, #4]
 8013b92:	429a      	cmp	r2, r3
 8013b94:	d304      	bcc.n	8013ba0 <mem_trim+0x64>
 8013b96:	4b57      	ldr	r3, [pc, #348]	; (8013cf4 <mem_trim+0x1b8>)
 8013b98:	681b      	ldr	r3, [r3, #0]
 8013b9a:	687a      	ldr	r2, [r7, #4]
 8013b9c:	429a      	cmp	r2, r3
 8013b9e:	d307      	bcc.n	8013bb0 <mem_trim+0x74>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 8013ba0:	f009 fc4a 	bl	801d438 <sys_arch_protect>
 8013ba4:	60f8      	str	r0, [r7, #12]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 8013ba6:	68f8      	ldr	r0, [r7, #12]
 8013ba8:	f009 fc54 	bl	801d454 <sys_arch_unprotect>
    return rmem;
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	e09a      	b.n	8013ce6 <mem_trim+0x1aa>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	3b08      	subs	r3, #8
 8013bb4:	61fb      	str	r3, [r7, #28]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 8013bb6:	69fb      	ldr	r3, [r7, #28]
 8013bb8:	4a4d      	ldr	r2, [pc, #308]	; (8013cf0 <mem_trim+0x1b4>)
 8013bba:	6812      	ldr	r2, [r2, #0]
 8013bbc:	1a9b      	subs	r3, r3, r2
 8013bbe:	837b      	strh	r3, [r7, #26]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 8013bc0:	69fb      	ldr	r3, [r7, #28]
 8013bc2:	881a      	ldrh	r2, [r3, #0]
 8013bc4:	8b7b      	ldrh	r3, [r7, #26]
 8013bc6:	1ad3      	subs	r3, r2, r3
 8013bc8:	b29b      	uxth	r3, r3
 8013bca:	3b08      	subs	r3, #8
 8013bcc:	833b      	strh	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8013bce:	887a      	ldrh	r2, [r7, #2]
 8013bd0:	8b3b      	ldrh	r3, [r7, #24]
 8013bd2:	429a      	cmp	r2, r3
 8013bd4:	d906      	bls.n	8013be4 <mem_trim+0xa8>
 8013bd6:	4b48      	ldr	r3, [pc, #288]	; (8013cf8 <mem_trim+0x1bc>)
 8013bd8:	f240 2206 	movw	r2, #518	; 0x206
 8013bdc:	4949      	ldr	r1, [pc, #292]	; (8013d04 <mem_trim+0x1c8>)
 8013bde:	4848      	ldr	r0, [pc, #288]	; (8013d00 <mem_trim+0x1c4>)
 8013be0:	f00c f8be 	bl	801fd60 <iprintf>
  if (newsize > size) {
 8013be4:	887a      	ldrh	r2, [r7, #2]
 8013be6:	8b3b      	ldrh	r3, [r7, #24]
 8013be8:	429a      	cmp	r2, r3
 8013bea:	d901      	bls.n	8013bf0 <mem_trim+0xb4>
    /* not supported */
    return NULL;
 8013bec:	2300      	movs	r3, #0
 8013bee:	e07a      	b.n	8013ce6 <mem_trim+0x1aa>
  }
  if (newsize == size) {
 8013bf0:	887a      	ldrh	r2, [r7, #2]
 8013bf2:	8b3b      	ldrh	r3, [r7, #24]
 8013bf4:	429a      	cmp	r2, r3
 8013bf6:	d101      	bne.n	8013bfc <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	e074      	b.n	8013ce6 <mem_trim+0x1aa>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8013bfc:	4842      	ldr	r0, [pc, #264]	; (8013d08 <mem_trim+0x1cc>)
 8013bfe:	f009 fbd9 	bl	801d3b4 <sys_mutex_lock>

  mem2 = (struct mem *)(void *)&ram[mem->next];
 8013c02:	4b3b      	ldr	r3, [pc, #236]	; (8013cf0 <mem_trim+0x1b4>)
 8013c04:	681b      	ldr	r3, [r3, #0]
 8013c06:	69fa      	ldr	r2, [r7, #28]
 8013c08:	8812      	ldrh	r2, [r2, #0]
 8013c0a:	4413      	add	r3, r2
 8013c0c:	617b      	str	r3, [r7, #20]
  if (mem2->used == 0) {
 8013c0e:	697b      	ldr	r3, [r7, #20]
 8013c10:	791b      	ldrb	r3, [r3, #4]
 8013c12:	2b00      	cmp	r3, #0
 8013c14:	d131      	bne.n	8013c7a <mem_trim+0x13e>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 8013c16:	697b      	ldr	r3, [r7, #20]
 8013c18:	881b      	ldrh	r3, [r3, #0]
 8013c1a:	823b      	strh	r3, [r7, #16]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 8013c1c:	8b7a      	ldrh	r2, [r7, #26]
 8013c1e:	887b      	ldrh	r3, [r7, #2]
 8013c20:	4413      	add	r3, r2
 8013c22:	b29b      	uxth	r3, r3
 8013c24:	3308      	adds	r3, #8
 8013c26:	827b      	strh	r3, [r7, #18]
    if (lfree == mem2) {
 8013c28:	4b38      	ldr	r3, [pc, #224]	; (8013d0c <mem_trim+0x1d0>)
 8013c2a:	681b      	ldr	r3, [r3, #0]
 8013c2c:	697a      	ldr	r2, [r7, #20]
 8013c2e:	429a      	cmp	r2, r3
 8013c30:	d105      	bne.n	8013c3e <mem_trim+0x102>
      lfree = (struct mem *)(void *)&ram[ptr2];
 8013c32:	4b2f      	ldr	r3, [pc, #188]	; (8013cf0 <mem_trim+0x1b4>)
 8013c34:	681a      	ldr	r2, [r3, #0]
 8013c36:	8a7b      	ldrh	r3, [r7, #18]
 8013c38:	4413      	add	r3, r2
 8013c3a:	4a34      	ldr	r2, [pc, #208]	; (8013d0c <mem_trim+0x1d0>)
 8013c3c:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 8013c3e:	4b2c      	ldr	r3, [pc, #176]	; (8013cf0 <mem_trim+0x1b4>)
 8013c40:	681a      	ldr	r2, [r3, #0]
 8013c42:	8a7b      	ldrh	r3, [r7, #18]
 8013c44:	4413      	add	r3, r2
 8013c46:	617b      	str	r3, [r7, #20]
    mem2->used = 0;
 8013c48:	697b      	ldr	r3, [r7, #20]
 8013c4a:	2200      	movs	r2, #0
 8013c4c:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8013c4e:	697b      	ldr	r3, [r7, #20]
 8013c50:	8a3a      	ldrh	r2, [r7, #16]
 8013c52:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8013c54:	697b      	ldr	r3, [r7, #20]
 8013c56:	8b7a      	ldrh	r2, [r7, #26]
 8013c58:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8013c5a:	69fb      	ldr	r3, [r7, #28]
 8013c5c:	8a7a      	ldrh	r2, [r7, #18]
 8013c5e:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8013c60:	697b      	ldr	r3, [r7, #20]
 8013c62:	881b      	ldrh	r3, [r3, #0]
 8013c64:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013c68:	d039      	beq.n	8013cde <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8013c6a:	4b21      	ldr	r3, [pc, #132]	; (8013cf0 <mem_trim+0x1b4>)
 8013c6c:	681b      	ldr	r3, [r3, #0]
 8013c6e:	697a      	ldr	r2, [r7, #20]
 8013c70:	8812      	ldrh	r2, [r2, #0]
 8013c72:	4413      	add	r3, r2
 8013c74:	8a7a      	ldrh	r2, [r7, #18]
 8013c76:	805a      	strh	r2, [r3, #2]
 8013c78:	e031      	b.n	8013cde <mem_trim+0x1a2>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8013c7a:	887b      	ldrh	r3, [r7, #2]
 8013c7c:	f103 0214 	add.w	r2, r3, #20
 8013c80:	8b3b      	ldrh	r3, [r7, #24]
 8013c82:	429a      	cmp	r2, r3
 8013c84:	d82b      	bhi.n	8013cde <mem_trim+0x1a2>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 8013c86:	8b7a      	ldrh	r2, [r7, #26]
 8013c88:	887b      	ldrh	r3, [r7, #2]
 8013c8a:	4413      	add	r3, r2
 8013c8c:	b29b      	uxth	r3, r3
 8013c8e:	3308      	adds	r3, #8
 8013c90:	827b      	strh	r3, [r7, #18]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 8013c92:	4b17      	ldr	r3, [pc, #92]	; (8013cf0 <mem_trim+0x1b4>)
 8013c94:	681a      	ldr	r2, [r3, #0]
 8013c96:	8a7b      	ldrh	r3, [r7, #18]
 8013c98:	4413      	add	r3, r2
 8013c9a:	617b      	str	r3, [r7, #20]
    if (mem2 < lfree) {
 8013c9c:	4b1b      	ldr	r3, [pc, #108]	; (8013d0c <mem_trim+0x1d0>)
 8013c9e:	681b      	ldr	r3, [r3, #0]
 8013ca0:	697a      	ldr	r2, [r7, #20]
 8013ca2:	429a      	cmp	r2, r3
 8013ca4:	d202      	bcs.n	8013cac <mem_trim+0x170>
      lfree = mem2;
 8013ca6:	4a19      	ldr	r2, [pc, #100]	; (8013d0c <mem_trim+0x1d0>)
 8013ca8:	697b      	ldr	r3, [r7, #20]
 8013caa:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8013cac:	697b      	ldr	r3, [r7, #20]
 8013cae:	2200      	movs	r2, #0
 8013cb0:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8013cb2:	69fb      	ldr	r3, [r7, #28]
 8013cb4:	881a      	ldrh	r2, [r3, #0]
 8013cb6:	697b      	ldr	r3, [r7, #20]
 8013cb8:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8013cba:	697b      	ldr	r3, [r7, #20]
 8013cbc:	8b7a      	ldrh	r2, [r7, #26]
 8013cbe:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8013cc0:	69fb      	ldr	r3, [r7, #28]
 8013cc2:	8a7a      	ldrh	r2, [r7, #18]
 8013cc4:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8013cc6:	697b      	ldr	r3, [r7, #20]
 8013cc8:	881b      	ldrh	r3, [r3, #0]
 8013cca:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013cce:	d006      	beq.n	8013cde <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8013cd0:	4b07      	ldr	r3, [pc, #28]	; (8013cf0 <mem_trim+0x1b4>)
 8013cd2:	681b      	ldr	r3, [r3, #0]
 8013cd4:	697a      	ldr	r2, [r7, #20]
 8013cd6:	8812      	ldrh	r2, [r2, #0]
 8013cd8:	4413      	add	r3, r2
 8013cda:	8a7a      	ldrh	r2, [r7, #18]
 8013cdc:	805a      	strh	r2, [r3, #2]
    -> the remaining space stays unused since it is too small
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8013cde:	480a      	ldr	r0, [pc, #40]	; (8013d08 <mem_trim+0x1cc>)
 8013ce0:	f009 fb77 	bl	801d3d2 <sys_mutex_unlock>
  return rmem;
 8013ce4:	687b      	ldr	r3, [r7, #4]
}
 8013ce6:	4618      	mov	r0, r3
 8013ce8:	3720      	adds	r7, #32
 8013cea:	46bd      	mov	sp, r7
 8013cec:	bd80      	pop	{r7, pc}
 8013cee:	bf00      	nop
 8013cf0:	2000cad0 	.word	0x2000cad0
 8013cf4:	2000cad4 	.word	0x2000cad4
 8013cf8:	080222f0 	.word	0x080222f0
 8013cfc:	08022430 	.word	0x08022430
 8013d00:	08022338 	.word	0x08022338
 8013d04:	08022448 	.word	0x08022448
 8013d08:	2000cadc 	.word	0x2000cadc
 8013d0c:	2000cad8 	.word	0x2000cad8

08013d10 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 8013d10:	b580      	push	{r7, lr}
 8013d12:	b088      	sub	sp, #32
 8013d14:	af00      	add	r7, sp, #0
 8013d16:	4603      	mov	r3, r0
 8013d18:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 8013d1a:	88fb      	ldrh	r3, [r7, #6]
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d101      	bne.n	8013d24 <mem_malloc+0x14>
    return NULL;
 8013d20:	2300      	movs	r3, #0
 8013d22:	e0d1      	b.n	8013ec8 <mem_malloc+0x1b8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 8013d24:	88fb      	ldrh	r3, [r7, #6]
 8013d26:	3303      	adds	r3, #3
 8013d28:	b29b      	uxth	r3, r3
 8013d2a:	f023 0303 	bic.w	r3, r3, #3
 8013d2e:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 8013d30:	88fb      	ldrh	r3, [r7, #6]
 8013d32:	2b0b      	cmp	r3, #11
 8013d34:	d801      	bhi.n	8013d3a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8013d36:	230c      	movs	r3, #12
 8013d38:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 8013d3a:	88fb      	ldrh	r3, [r7, #6]
 8013d3c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013d40:	d901      	bls.n	8013d46 <mem_malloc+0x36>
    return NULL;
 8013d42:	2300      	movs	r3, #0
 8013d44:	e0c0      	b.n	8013ec8 <mem_malloc+0x1b8>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8013d46:	4862      	ldr	r0, [pc, #392]	; (8013ed0 <mem_malloc+0x1c0>)
 8013d48:	f009 fb34 	bl	801d3b4 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 8013d4c:	4b61      	ldr	r3, [pc, #388]	; (8013ed4 <mem_malloc+0x1c4>)
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	461a      	mov	r2, r3
 8013d52:	4b61      	ldr	r3, [pc, #388]	; (8013ed8 <mem_malloc+0x1c8>)
 8013d54:	681b      	ldr	r3, [r3, #0]
 8013d56:	1ad3      	subs	r3, r2, r3
 8013d58:	83fb      	strh	r3, [r7, #30]
 8013d5a:	e0aa      	b.n	8013eb2 <mem_malloc+0x1a2>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 8013d5c:	4b5e      	ldr	r3, [pc, #376]	; (8013ed8 <mem_malloc+0x1c8>)
 8013d5e:	681a      	ldr	r2, [r3, #0]
 8013d60:	8bfb      	ldrh	r3, [r7, #30]
 8013d62:	4413      	add	r3, r2
 8013d64:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8013d66:	697b      	ldr	r3, [r7, #20]
 8013d68:	791b      	ldrb	r3, [r3, #4]
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	f040 809b 	bne.w	8013ea6 <mem_malloc+0x196>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8013d70:	697b      	ldr	r3, [r7, #20]
 8013d72:	881b      	ldrh	r3, [r3, #0]
 8013d74:	461a      	mov	r2, r3
 8013d76:	8bfb      	ldrh	r3, [r7, #30]
 8013d78:	1ad3      	subs	r3, r2, r3
 8013d7a:	f1a3 0208 	sub.w	r2, r3, #8
 8013d7e:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 8013d80:	429a      	cmp	r2, r3
 8013d82:	f0c0 8090 	bcc.w	8013ea6 <mem_malloc+0x196>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8013d86:	697b      	ldr	r3, [r7, #20]
 8013d88:	881b      	ldrh	r3, [r3, #0]
 8013d8a:	461a      	mov	r2, r3
 8013d8c:	8bfb      	ldrh	r3, [r7, #30]
 8013d8e:	1ad3      	subs	r3, r2, r3
 8013d90:	f1a3 0208 	sub.w	r2, r3, #8
 8013d94:	88fb      	ldrh	r3, [r7, #6]
 8013d96:	3314      	adds	r3, #20
 8013d98:	429a      	cmp	r2, r3
 8013d9a:	d327      	bcc.n	8013dec <mem_malloc+0xdc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 8013d9c:	8bfa      	ldrh	r2, [r7, #30]
 8013d9e:	88fb      	ldrh	r3, [r7, #6]
 8013da0:	4413      	add	r3, r2
 8013da2:	b29b      	uxth	r3, r3
 8013da4:	3308      	adds	r3, #8
 8013da6:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 8013da8:	4b4b      	ldr	r3, [pc, #300]	; (8013ed8 <mem_malloc+0x1c8>)
 8013daa:	681a      	ldr	r2, [r3, #0]
 8013dac:	8a7b      	ldrh	r3, [r7, #18]
 8013dae:	4413      	add	r3, r2
 8013db0:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 8013db2:	68fb      	ldr	r3, [r7, #12]
 8013db4:	2200      	movs	r2, #0
 8013db6:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8013db8:	697b      	ldr	r3, [r7, #20]
 8013dba:	881a      	ldrh	r2, [r3, #0]
 8013dbc:	68fb      	ldr	r3, [r7, #12]
 8013dbe:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	8bfa      	ldrh	r2, [r7, #30]
 8013dc4:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8013dc6:	697b      	ldr	r3, [r7, #20]
 8013dc8:	8a7a      	ldrh	r2, [r7, #18]
 8013dca:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8013dcc:	697b      	ldr	r3, [r7, #20]
 8013dce:	2201      	movs	r2, #1
 8013dd0:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	881b      	ldrh	r3, [r3, #0]
 8013dd6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013dda:	d00a      	beq.n	8013df2 <mem_malloc+0xe2>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8013ddc:	4b3e      	ldr	r3, [pc, #248]	; (8013ed8 <mem_malloc+0x1c8>)
 8013dde:	681b      	ldr	r3, [r3, #0]
 8013de0:	68fa      	ldr	r2, [r7, #12]
 8013de2:	8812      	ldrh	r2, [r2, #0]
 8013de4:	4413      	add	r3, r2
 8013de6:	8a7a      	ldrh	r2, [r7, #18]
 8013de8:	805a      	strh	r2, [r3, #2]
 8013dea:	e002      	b.n	8013df2 <mem_malloc+0xe2>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8013dec:	697b      	ldr	r3, [r7, #20]
 8013dee:	2201      	movs	r2, #1
 8013df0:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8013df2:	4b38      	ldr	r3, [pc, #224]	; (8013ed4 <mem_malloc+0x1c4>)
 8013df4:	681b      	ldr	r3, [r3, #0]
 8013df6:	697a      	ldr	r2, [r7, #20]
 8013df8:	429a      	cmp	r2, r3
 8013dfa:	d127      	bne.n	8013e4c <mem_malloc+0x13c>
          struct mem *cur = lfree;
 8013dfc:	4b35      	ldr	r3, [pc, #212]	; (8013ed4 <mem_malloc+0x1c4>)
 8013dfe:	681b      	ldr	r3, [r3, #0]
 8013e00:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8013e02:	e005      	b.n	8013e10 <mem_malloc+0x100>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 8013e04:	4b34      	ldr	r3, [pc, #208]	; (8013ed8 <mem_malloc+0x1c8>)
 8013e06:	681b      	ldr	r3, [r3, #0]
 8013e08:	69ba      	ldr	r2, [r7, #24]
 8013e0a:	8812      	ldrh	r2, [r2, #0]
 8013e0c:	4413      	add	r3, r2
 8013e0e:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 8013e10:	69bb      	ldr	r3, [r7, #24]
 8013e12:	791b      	ldrb	r3, [r3, #4]
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	d004      	beq.n	8013e22 <mem_malloc+0x112>
 8013e18:	4b30      	ldr	r3, [pc, #192]	; (8013edc <mem_malloc+0x1cc>)
 8013e1a:	681b      	ldr	r3, [r3, #0]
 8013e1c:	69ba      	ldr	r2, [r7, #24]
 8013e1e:	429a      	cmp	r2, r3
 8013e20:	d1f0      	bne.n	8013e04 <mem_malloc+0xf4>
          }
          lfree = cur;
 8013e22:	4a2c      	ldr	r2, [pc, #176]	; (8013ed4 <mem_malloc+0x1c4>)
 8013e24:	69bb      	ldr	r3, [r7, #24]
 8013e26:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8013e28:	4b2a      	ldr	r3, [pc, #168]	; (8013ed4 <mem_malloc+0x1c4>)
 8013e2a:	681a      	ldr	r2, [r3, #0]
 8013e2c:	4b2b      	ldr	r3, [pc, #172]	; (8013edc <mem_malloc+0x1cc>)
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	429a      	cmp	r2, r3
 8013e32:	d00b      	beq.n	8013e4c <mem_malloc+0x13c>
 8013e34:	4b27      	ldr	r3, [pc, #156]	; (8013ed4 <mem_malloc+0x1c4>)
 8013e36:	681b      	ldr	r3, [r3, #0]
 8013e38:	791b      	ldrb	r3, [r3, #4]
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d006      	beq.n	8013e4c <mem_malloc+0x13c>
 8013e3e:	4b28      	ldr	r3, [pc, #160]	; (8013ee0 <mem_malloc+0x1d0>)
 8013e40:	f240 22cf 	movw	r2, #719	; 0x2cf
 8013e44:	4927      	ldr	r1, [pc, #156]	; (8013ee4 <mem_malloc+0x1d4>)
 8013e46:	4828      	ldr	r0, [pc, #160]	; (8013ee8 <mem_malloc+0x1d8>)
 8013e48:	f00b ff8a 	bl	801fd60 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8013e4c:	4820      	ldr	r0, [pc, #128]	; (8013ed0 <mem_malloc+0x1c0>)
 8013e4e:	f009 fac0 	bl	801d3d2 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8013e52:	88fa      	ldrh	r2, [r7, #6]
 8013e54:	697b      	ldr	r3, [r7, #20]
 8013e56:	4413      	add	r3, r2
 8013e58:	3308      	adds	r3, #8
 8013e5a:	4a20      	ldr	r2, [pc, #128]	; (8013edc <mem_malloc+0x1cc>)
 8013e5c:	6812      	ldr	r2, [r2, #0]
 8013e5e:	4293      	cmp	r3, r2
 8013e60:	d906      	bls.n	8013e70 <mem_malloc+0x160>
 8013e62:	4b1f      	ldr	r3, [pc, #124]	; (8013ee0 <mem_malloc+0x1d0>)
 8013e64:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8013e68:	4920      	ldr	r1, [pc, #128]	; (8013eec <mem_malloc+0x1dc>)
 8013e6a:	481f      	ldr	r0, [pc, #124]	; (8013ee8 <mem_malloc+0x1d8>)
 8013e6c:	f00b ff78 	bl	801fd60 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8013e70:	697b      	ldr	r3, [r7, #20]
 8013e72:	f003 0303 	and.w	r3, r3, #3
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	d006      	beq.n	8013e88 <mem_malloc+0x178>
 8013e7a:	4b19      	ldr	r3, [pc, #100]	; (8013ee0 <mem_malloc+0x1d0>)
 8013e7c:	f240 22d6 	movw	r2, #726	; 0x2d6
 8013e80:	491b      	ldr	r1, [pc, #108]	; (8013ef0 <mem_malloc+0x1e0>)
 8013e82:	4819      	ldr	r0, [pc, #100]	; (8013ee8 <mem_malloc+0x1d8>)
 8013e84:	f00b ff6c 	bl	801fd60 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8013e88:	697b      	ldr	r3, [r7, #20]
 8013e8a:	f003 0303 	and.w	r3, r3, #3
 8013e8e:	2b00      	cmp	r3, #0
 8013e90:	d006      	beq.n	8013ea0 <mem_malloc+0x190>
 8013e92:	4b13      	ldr	r3, [pc, #76]	; (8013ee0 <mem_malloc+0x1d0>)
 8013e94:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 8013e98:	4916      	ldr	r1, [pc, #88]	; (8013ef4 <mem_malloc+0x1e4>)
 8013e9a:	4813      	ldr	r0, [pc, #76]	; (8013ee8 <mem_malloc+0x1d8>)
 8013e9c:	f00b ff60 	bl	801fd60 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 8013ea0:	697b      	ldr	r3, [r7, #20]
 8013ea2:	3308      	adds	r3, #8
 8013ea4:	e010      	b.n	8013ec8 <mem_malloc+0x1b8>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 8013ea6:	4b0c      	ldr	r3, [pc, #48]	; (8013ed8 <mem_malloc+0x1c8>)
 8013ea8:	681a      	ldr	r2, [r3, #0]
 8013eaa:	8bfb      	ldrh	r3, [r7, #30]
 8013eac:	4413      	add	r3, r2
 8013eae:	881b      	ldrh	r3, [r3, #0]
 8013eb0:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 8013eb2:	8bfa      	ldrh	r2, [r7, #30]
 8013eb4:	88fb      	ldrh	r3, [r7, #6]
 8013eb6:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8013eba:	429a      	cmp	r2, r3
 8013ebc:	f4ff af4e 	bcc.w	8013d5c <mem_malloc+0x4c>
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8013ec0:	4803      	ldr	r0, [pc, #12]	; (8013ed0 <mem_malloc+0x1c0>)
 8013ec2:	f009 fa86 	bl	801d3d2 <sys_mutex_unlock>
  return NULL;
 8013ec6:	2300      	movs	r3, #0
}
 8013ec8:	4618      	mov	r0, r3
 8013eca:	3720      	adds	r7, #32
 8013ecc:	46bd      	mov	sp, r7
 8013ece:	bd80      	pop	{r7, pc}
 8013ed0:	2000cadc 	.word	0x2000cadc
 8013ed4:	2000cad8 	.word	0x2000cad8
 8013ed8:	2000cad0 	.word	0x2000cad0
 8013edc:	2000cad4 	.word	0x2000cad4
 8013ee0:	080222f0 	.word	0x080222f0
 8013ee4:	08022468 	.word	0x08022468
 8013ee8:	08022338 	.word	0x08022338
 8013eec:	08022484 	.word	0x08022484
 8013ef0:	080224b4 	.word	0x080224b4
 8013ef4:	080224e4 	.word	0x080224e4

08013ef8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8013ef8:	b480      	push	{r7}
 8013efa:	b085      	sub	sp, #20
 8013efc:	af00      	add	r7, sp, #0
 8013efe:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	689b      	ldr	r3, [r3, #8]
 8013f04:	2200      	movs	r2, #0
 8013f06:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 8013f08:	687b      	ldr	r3, [r7, #4]
 8013f0a:	685b      	ldr	r3, [r3, #4]
 8013f0c:	3303      	adds	r3, #3
 8013f0e:	f023 0303 	bic.w	r3, r3, #3
 8013f12:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8013f14:	2300      	movs	r3, #0
 8013f16:	60fb      	str	r3, [r7, #12]
 8013f18:	e011      	b.n	8013f3e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	689b      	ldr	r3, [r3, #8]
 8013f1e:	681a      	ldr	r2, [r3, #0]
 8013f20:	68bb      	ldr	r3, [r7, #8]
 8013f22:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8013f24:	687b      	ldr	r3, [r7, #4]
 8013f26:	689b      	ldr	r3, [r3, #8]
 8013f28:	68ba      	ldr	r2, [r7, #8]
 8013f2a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	881b      	ldrh	r3, [r3, #0]
 8013f30:	461a      	mov	r2, r3
 8013f32:	68bb      	ldr	r3, [r7, #8]
 8013f34:	4413      	add	r3, r2
 8013f36:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	3301      	adds	r3, #1
 8013f3c:	60fb      	str	r3, [r7, #12]
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	885b      	ldrh	r3, [r3, #2]
 8013f42:	461a      	mov	r2, r3
 8013f44:	68fb      	ldr	r3, [r7, #12]
 8013f46:	4293      	cmp	r3, r2
 8013f48:	dbe7      	blt.n	8013f1a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8013f4a:	bf00      	nop
 8013f4c:	3714      	adds	r7, #20
 8013f4e:	46bd      	mov	sp, r7
 8013f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f54:	4770      	bx	lr
	...

08013f58 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8013f58:	b580      	push	{r7, lr}
 8013f5a:	b082      	sub	sp, #8
 8013f5c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8013f5e:	2300      	movs	r3, #0
 8013f60:	80fb      	strh	r3, [r7, #6]
 8013f62:	e009      	b.n	8013f78 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8013f64:	88fb      	ldrh	r3, [r7, #6]
 8013f66:	4a08      	ldr	r2, [pc, #32]	; (8013f88 <memp_init+0x30>)
 8013f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013f6c:	4618      	mov	r0, r3
 8013f6e:	f7ff ffc3 	bl	8013ef8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8013f72:	88fb      	ldrh	r3, [r7, #6]
 8013f74:	3301      	adds	r3, #1
 8013f76:	80fb      	strh	r3, [r7, #6]
 8013f78:	88fb      	ldrh	r3, [r7, #6]
 8013f7a:	2b0c      	cmp	r3, #12
 8013f7c:	d9f2      	bls.n	8013f64 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8013f7e:	bf00      	nop
 8013f80:	3708      	adds	r7, #8
 8013f82:	46bd      	mov	sp, r7
 8013f84:	bd80      	pop	{r7, pc}
 8013f86:	bf00      	nop
 8013f88:	0802414c 	.word	0x0802414c

08013f8c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 8013f8c:	b580      	push	{r7, lr}
 8013f8e:	b084      	sub	sp, #16
 8013f90:	af00      	add	r7, sp, #0
 8013f92:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8013f94:	f009 fa50 	bl	801d438 <sys_arch_protect>
 8013f98:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	689b      	ldr	r3, [r3, #8]
 8013f9e:	681b      	ldr	r3, [r3, #0]
 8013fa0:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8013fa2:	68bb      	ldr	r3, [r7, #8]
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	d015      	beq.n	8013fd4 <do_memp_malloc_pool+0x48>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	689b      	ldr	r3, [r3, #8]
 8013fac:	68ba      	ldr	r2, [r7, #8]
 8013fae:	6812      	ldr	r2, [r2, #0]
 8013fb0:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8013fb2:	68bb      	ldr	r3, [r7, #8]
 8013fb4:	f003 0303 	and.w	r3, r3, #3
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	d006      	beq.n	8013fca <do_memp_malloc_pool+0x3e>
 8013fbc:	4b09      	ldr	r3, [pc, #36]	; (8013fe4 <do_memp_malloc_pool+0x58>)
 8013fbe:	f240 1249 	movw	r2, #329	; 0x149
 8013fc2:	4909      	ldr	r1, [pc, #36]	; (8013fe8 <do_memp_malloc_pool+0x5c>)
 8013fc4:	4809      	ldr	r0, [pc, #36]	; (8013fec <do_memp_malloc_pool+0x60>)
 8013fc6:	f00b fecb 	bl	801fd60 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8013fca:	68f8      	ldr	r0, [r7, #12]
 8013fcc:	f009 fa42 	bl	801d454 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 8013fd0:	68bb      	ldr	r3, [r7, #8]
 8013fd2:	e003      	b.n	8013fdc <do_memp_malloc_pool+0x50>
#if MEMP_STATS
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
 8013fd4:	68f8      	ldr	r0, [r7, #12]
 8013fd6:	f009 fa3d 	bl	801d454 <sys_arch_unprotect>
  return NULL;
 8013fda:	2300      	movs	r3, #0
}
 8013fdc:	4618      	mov	r0, r3
 8013fde:	3710      	adds	r7, #16
 8013fe0:	46bd      	mov	sp, r7
 8013fe2:	bd80      	pop	{r7, pc}
 8013fe4:	08022508 	.word	0x08022508
 8013fe8:	08022538 	.word	0x08022538
 8013fec:	0802255c 	.word	0x0802255c

08013ff0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 8013ff0:	b580      	push	{r7, lr}
 8013ff2:	b084      	sub	sp, #16
 8013ff4:	af00      	add	r7, sp, #0
 8013ff6:	4603      	mov	r3, r0
 8013ff8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8013ffa:	79fb      	ldrb	r3, [r7, #7]
 8013ffc:	2b0c      	cmp	r3, #12
 8013ffe:	d908      	bls.n	8014012 <memp_malloc+0x22>
 8014000:	4b0a      	ldr	r3, [pc, #40]	; (801402c <memp_malloc+0x3c>)
 8014002:	f240 1287 	movw	r2, #391	; 0x187
 8014006:	490a      	ldr	r1, [pc, #40]	; (8014030 <memp_malloc+0x40>)
 8014008:	480a      	ldr	r0, [pc, #40]	; (8014034 <memp_malloc+0x44>)
 801400a:	f00b fea9 	bl	801fd60 <iprintf>
 801400e:	2300      	movs	r3, #0
 8014010:	e008      	b.n	8014024 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8014012:	79fb      	ldrb	r3, [r7, #7]
 8014014:	4a08      	ldr	r2, [pc, #32]	; (8014038 <memp_malloc+0x48>)
 8014016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801401a:	4618      	mov	r0, r3
 801401c:	f7ff ffb6 	bl	8013f8c <do_memp_malloc_pool>
 8014020:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8014022:	68fb      	ldr	r3, [r7, #12]
}
 8014024:	4618      	mov	r0, r3
 8014026:	3710      	adds	r7, #16
 8014028:	46bd      	mov	sp, r7
 801402a:	bd80      	pop	{r7, pc}
 801402c:	08022508 	.word	0x08022508
 8014030:	08022598 	.word	0x08022598
 8014034:	0802255c 	.word	0x0802255c
 8014038:	0802414c 	.word	0x0802414c

0801403c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 801403c:	b580      	push	{r7, lr}
 801403e:	b084      	sub	sp, #16
 8014040:	af00      	add	r7, sp, #0
 8014042:	6078      	str	r0, [r7, #4]
 8014044:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8014046:	683b      	ldr	r3, [r7, #0]
 8014048:	f003 0303 	and.w	r3, r3, #3
 801404c:	2b00      	cmp	r3, #0
 801404e:	d006      	beq.n	801405e <do_memp_free_pool+0x22>
 8014050:	4b0d      	ldr	r3, [pc, #52]	; (8014088 <do_memp_free_pool+0x4c>)
 8014052:	f240 129d 	movw	r2, #413	; 0x19d
 8014056:	490d      	ldr	r1, [pc, #52]	; (801408c <do_memp_free_pool+0x50>)
 8014058:	480d      	ldr	r0, [pc, #52]	; (8014090 <do_memp_free_pool+0x54>)
 801405a:	f00b fe81 	bl	801fd60 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 801405e:	683b      	ldr	r3, [r7, #0]
 8014060:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8014062:	f009 f9e9 	bl	801d438 <sys_arch_protect>
 8014066:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8014068:	687b      	ldr	r3, [r7, #4]
 801406a:	689b      	ldr	r3, [r3, #8]
 801406c:	681a      	ldr	r2, [r3, #0]
 801406e:	68fb      	ldr	r3, [r7, #12]
 8014070:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	689b      	ldr	r3, [r3, #8]
 8014076:	68fa      	ldr	r2, [r7, #12]
 8014078:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801407a:	68b8      	ldr	r0, [r7, #8]
 801407c:	f009 f9ea 	bl	801d454 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8014080:	bf00      	nop
 8014082:	3710      	adds	r7, #16
 8014084:	46bd      	mov	sp, r7
 8014086:	bd80      	pop	{r7, pc}
 8014088:	08022508 	.word	0x08022508
 801408c:	080225b8 	.word	0x080225b8
 8014090:	0802255c 	.word	0x0802255c

08014094 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8014094:	b580      	push	{r7, lr}
 8014096:	b082      	sub	sp, #8
 8014098:	af00      	add	r7, sp, #0
 801409a:	4603      	mov	r3, r0
 801409c:	6039      	str	r1, [r7, #0]
 801409e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80140a0:	79fb      	ldrb	r3, [r7, #7]
 80140a2:	2b0c      	cmp	r3, #12
 80140a4:	d907      	bls.n	80140b6 <memp_free+0x22>
 80140a6:	4b0c      	ldr	r3, [pc, #48]	; (80140d8 <memp_free+0x44>)
 80140a8:	f240 12db 	movw	r2, #475	; 0x1db
 80140ac:	490b      	ldr	r1, [pc, #44]	; (80140dc <memp_free+0x48>)
 80140ae:	480c      	ldr	r0, [pc, #48]	; (80140e0 <memp_free+0x4c>)
 80140b0:	f00b fe56 	bl	801fd60 <iprintf>
 80140b4:	e00c      	b.n	80140d0 <memp_free+0x3c>

  if (mem == NULL) {
 80140b6:	683b      	ldr	r3, [r7, #0]
 80140b8:	2b00      	cmp	r3, #0
 80140ba:	d008      	beq.n	80140ce <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80140bc:	79fb      	ldrb	r3, [r7, #7]
 80140be:	4a09      	ldr	r2, [pc, #36]	; (80140e4 <memp_free+0x50>)
 80140c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80140c4:	6839      	ldr	r1, [r7, #0]
 80140c6:	4618      	mov	r0, r3
 80140c8:	f7ff ffb8 	bl	801403c <do_memp_free_pool>
 80140cc:	e000      	b.n	80140d0 <memp_free+0x3c>
    return;
 80140ce:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80140d0:	3708      	adds	r7, #8
 80140d2:	46bd      	mov	sp, r7
 80140d4:	bd80      	pop	{r7, pc}
 80140d6:	bf00      	nop
 80140d8:	08022508 	.word	0x08022508
 80140dc:	080225d8 	.word	0x080225d8
 80140e0:	0802255c 	.word	0x0802255c
 80140e4:	0802414c 	.word	0x0802414c

080140e8 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80140e8:	b480      	push	{r7}
 80140ea:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80140ec:	bf00      	nop
 80140ee:	46bd      	mov	sp, r7
 80140f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140f4:	4770      	bx	lr
	...

080140f8 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80140f8:	b580      	push	{r7, lr}
 80140fa:	b084      	sub	sp, #16
 80140fc:	af00      	add	r7, sp, #0
 80140fe:	60f8      	str	r0, [r7, #12]
 8014100:	60b9      	str	r1, [r7, #8]
 8014102:	607a      	str	r2, [r7, #4]
 8014104:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 8014106:	69fb      	ldr	r3, [r7, #28]
 8014108:	2b00      	cmp	r3, #0
 801410a:	d105      	bne.n	8014118 <netif_add+0x20>
 801410c:	4b1f      	ldr	r3, [pc, #124]	; (801418c <netif_add+0x94>)
 801410e:	22fb      	movs	r2, #251	; 0xfb
 8014110:	491f      	ldr	r1, [pc, #124]	; (8014190 <netif_add+0x98>)
 8014112:	4820      	ldr	r0, [pc, #128]	; (8014194 <netif_add+0x9c>)
 8014114:	f00b fe24 	bl	801fd60 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8014118:	68fb      	ldr	r3, [r7, #12]
 801411a:	2200      	movs	r2, #0
 801411c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801411e:	68fb      	ldr	r3, [r7, #12]
 8014120:	2200      	movs	r2, #0
 8014122:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8014124:	68fb      	ldr	r3, [r7, #12]
 8014126:	2200      	movs	r2, #0
 8014128:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 801412a:	68fb      	ldr	r3, [r7, #12]
 801412c:	2200      	movs	r2, #0
 801412e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 8014132:	68fb      	ldr	r3, [r7, #12]
 8014134:	2203      	movs	r2, #3
 8014136:	f883 2020 	strb.w	r2, [r3, #32]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801413a:	68fb      	ldr	r3, [r7, #12]
 801413c:	69ba      	ldr	r2, [r7, #24]
 801413e:	61da      	str	r2, [r3, #28]
  netif->num = netif_num++;
 8014140:	4b15      	ldr	r3, [pc, #84]	; (8014198 <netif_add+0xa0>)
 8014142:	781b      	ldrb	r3, [r3, #0]
 8014144:	1c5a      	adds	r2, r3, #1
 8014146:	b2d1      	uxtb	r1, r2
 8014148:	4a13      	ldr	r2, [pc, #76]	; (8014198 <netif_add+0xa0>)
 801414a:	7011      	strb	r1, [r2, #0]
 801414c:	68fa      	ldr	r2, [r7, #12]
 801414e:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
  netif->input = input;
 8014152:	68fb      	ldr	r3, [r7, #12]
 8014154:	6a3a      	ldr	r2, [r7, #32]
 8014156:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8014158:	683b      	ldr	r3, [r7, #0]
 801415a:	687a      	ldr	r2, [r7, #4]
 801415c:	68b9      	ldr	r1, [r7, #8]
 801415e:	68f8      	ldr	r0, [r7, #12]
 8014160:	f000 f81e 	bl	80141a0 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8014164:	69fb      	ldr	r3, [r7, #28]
 8014166:	68f8      	ldr	r0, [r7, #12]
 8014168:	4798      	blx	r3
 801416a:	4603      	mov	r3, r0
 801416c:	2b00      	cmp	r3, #0
 801416e:	d001      	beq.n	8014174 <netif_add+0x7c>
    return NULL;
 8014170:	2300      	movs	r3, #0
 8014172:	e007      	b.n	8014184 <netif_add+0x8c>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8014174:	4b09      	ldr	r3, [pc, #36]	; (801419c <netif_add+0xa4>)
 8014176:	681a      	ldr	r2, [r3, #0]
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 801417c:	4a07      	ldr	r2, [pc, #28]	; (801419c <netif_add+0xa4>)
 801417e:	68fb      	ldr	r3, [r7, #12]
 8014180:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 8014182:	68fb      	ldr	r3, [r7, #12]
}
 8014184:	4618      	mov	r0, r3
 8014186:	3710      	adds	r7, #16
 8014188:	46bd      	mov	sp, r7
 801418a:	bd80      	pop	{r7, pc}
 801418c:	080225f4 	.word	0x080225f4
 8014190:	08022628 	.word	0x08022628
 8014194:	08022640 	.word	0x08022640
 8014198:	2000cb14 	.word	0x2000cb14
 801419c:	200161cc 	.word	0x200161cc

080141a0 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 80141a0:	b580      	push	{r7, lr}
 80141a2:	b084      	sub	sp, #16
 80141a4:	af00      	add	r7, sp, #0
 80141a6:	60f8      	str	r0, [r7, #12]
 80141a8:	60b9      	str	r1, [r7, #8]
 80141aa:	607a      	str	r2, [r7, #4]
 80141ac:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 80141ae:	68bb      	ldr	r3, [r7, #8]
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	d003      	beq.n	80141bc <netif_set_addr+0x1c>
 80141b4:	68bb      	ldr	r3, [r7, #8]
 80141b6:	681b      	ldr	r3, [r3, #0]
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d10c      	bne.n	80141d6 <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 80141bc:	68b9      	ldr	r1, [r7, #8]
 80141be:	68f8      	ldr	r0, [r7, #12]
 80141c0:	f000 f81a 	bl	80141f8 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 80141c4:	6879      	ldr	r1, [r7, #4]
 80141c6:	68f8      	ldr	r0, [r7, #12]
 80141c8:	f000 f862 	bl	8014290 <netif_set_netmask>
    netif_set_gw(netif, gw);
 80141cc:	6839      	ldr	r1, [r7, #0]
 80141ce:	68f8      	ldr	r0, [r7, #12]
 80141d0:	f000 f84a 	bl	8014268 <netif_set_gw>
 80141d4:	e00b      	b.n	80141ee <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 80141d6:	6879      	ldr	r1, [r7, #4]
 80141d8:	68f8      	ldr	r0, [r7, #12]
 80141da:	f000 f859 	bl	8014290 <netif_set_netmask>
    netif_set_gw(netif, gw);
 80141de:	6839      	ldr	r1, [r7, #0]
 80141e0:	68f8      	ldr	r0, [r7, #12]
 80141e2:	f000 f841 	bl	8014268 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 80141e6:	68b9      	ldr	r1, [r7, #8]
 80141e8:	68f8      	ldr	r0, [r7, #12]
 80141ea:	f000 f805 	bl	80141f8 <netif_set_ipaddr>
  }
}
 80141ee:	bf00      	nop
 80141f0:	3710      	adds	r7, #16
 80141f2:	46bd      	mov	sp, r7
 80141f4:	bd80      	pop	{r7, pc}
	...

080141f8 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80141f8:	b580      	push	{r7, lr}
 80141fa:	b084      	sub	sp, #16
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	6078      	str	r0, [r7, #4]
 8014200:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 8014202:	683b      	ldr	r3, [r7, #0]
 8014204:	2b00      	cmp	r3, #0
 8014206:	d003      	beq.n	8014210 <netif_set_ipaddr+0x18>
 8014208:	683b      	ldr	r3, [r7, #0]
 801420a:	681b      	ldr	r3, [r3, #0]
 801420c:	60fb      	str	r3, [r7, #12]
 801420e:	e002      	b.n	8014216 <netif_set_ipaddr+0x1e>
 8014210:	4b14      	ldr	r3, [pc, #80]	; (8014264 <netif_set_ipaddr+0x6c>)
 8014212:	681b      	ldr	r3, [r3, #0]
 8014214:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 8014216:	68fa      	ldr	r2, [r7, #12]
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	3304      	adds	r3, #4
 801421c:	681b      	ldr	r3, [r3, #0]
 801421e:	429a      	cmp	r2, r3
 8014220:	d01c      	beq.n	801425c <netif_set_ipaddr+0x64>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 8014222:	687b      	ldr	r3, [r7, #4]
 8014224:	3304      	adds	r3, #4
 8014226:	f107 020c 	add.w	r2, r7, #12
 801422a:	4611      	mov	r1, r2
 801422c:	4618      	mov	r0, r3
 801422e:	f002 fb15 	bl	801685c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 8014232:	687b      	ldr	r3, [r7, #4]
 8014234:	3304      	adds	r3, #4
 8014236:	f107 020c 	add.w	r2, r7, #12
 801423a:	4611      	mov	r1, r2
 801423c:	4618      	mov	r0, r3
 801423e:	f006 fce9 	bl	801ac14 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8014242:	683b      	ldr	r3, [r7, #0]
 8014244:	2b00      	cmp	r3, #0
 8014246:	d002      	beq.n	801424e <netif_set_ipaddr+0x56>
 8014248:	683b      	ldr	r3, [r7, #0]
 801424a:	681b      	ldr	r3, [r3, #0]
 801424c:	e000      	b.n	8014250 <netif_set_ipaddr+0x58>
 801424e:	2300      	movs	r3, #0
 8014250:	687a      	ldr	r2, [r7, #4]
 8014252:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8014254:	2101      	movs	r1, #1
 8014256:	6878      	ldr	r0, [r7, #4]
 8014258:	f000 f861 	bl	801431e <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 801425c:	bf00      	nop
 801425e:	3710      	adds	r7, #16
 8014260:	46bd      	mov	sp, r7
 8014262:	bd80      	pop	{r7, pc}
 8014264:	080241c0 	.word	0x080241c0

08014268 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 8014268:	b480      	push	{r7}
 801426a:	b083      	sub	sp, #12
 801426c:	af00      	add	r7, sp, #0
 801426e:	6078      	str	r0, [r7, #4]
 8014270:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8014272:	683b      	ldr	r3, [r7, #0]
 8014274:	2b00      	cmp	r3, #0
 8014276:	d002      	beq.n	801427e <netif_set_gw+0x16>
 8014278:	683b      	ldr	r3, [r7, #0]
 801427a:	681b      	ldr	r3, [r3, #0]
 801427c:	e000      	b.n	8014280 <netif_set_gw+0x18>
 801427e:	2300      	movs	r3, #0
 8014280:	687a      	ldr	r2, [r7, #4]
 8014282:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 8014284:	bf00      	nop
 8014286:	370c      	adds	r7, #12
 8014288:	46bd      	mov	sp, r7
 801428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801428e:	4770      	bx	lr

08014290 <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 8014290:	b480      	push	{r7}
 8014292:	b083      	sub	sp, #12
 8014294:	af00      	add	r7, sp, #0
 8014296:	6078      	str	r0, [r7, #4]
 8014298:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801429a:	683b      	ldr	r3, [r7, #0]
 801429c:	2b00      	cmp	r3, #0
 801429e:	d002      	beq.n	80142a6 <netif_set_netmask+0x16>
 80142a0:	683b      	ldr	r3, [r7, #0]
 80142a2:	681b      	ldr	r3, [r3, #0]
 80142a4:	e000      	b.n	80142a8 <netif_set_netmask+0x18>
 80142a6:	2300      	movs	r3, #0
 80142a8:	687a      	ldr	r2, [r7, #4]
 80142aa:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 80142ac:	bf00      	nop
 80142ae:	370c      	adds	r7, #12
 80142b0:	46bd      	mov	sp, r7
 80142b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142b6:	4770      	bx	lr

080142b8 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80142b8:	b480      	push	{r7}
 80142ba:	b083      	sub	sp, #12
 80142bc:	af00      	add	r7, sp, #0
 80142be:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 80142c0:	4a04      	ldr	r2, [pc, #16]	; (80142d4 <netif_set_default+0x1c>)
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 80142c6:	bf00      	nop
 80142c8:	370c      	adds	r7, #12
 80142ca:	46bd      	mov	sp, r7
 80142cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142d0:	4770      	bx	lr
 80142d2:	bf00      	nop
 80142d4:	200161d0 	.word	0x200161d0

080142d8 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80142d8:	b580      	push	{r7, lr}
 80142da:	b082      	sub	sp, #8
 80142dc:	af00      	add	r7, sp, #0
 80142de:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80142e6:	f003 0301 	and.w	r3, r3, #1
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	d113      	bne.n	8014316 <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80142f4:	f043 0301 	orr.w	r3, r3, #1
 80142f8:	b2da      	uxtb	r2, r3
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8014306:	f003 0304 	and.w	r3, r3, #4
 801430a:	2b00      	cmp	r3, #0
 801430c:	d003      	beq.n	8014316 <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 801430e:	2103      	movs	r1, #3
 8014310:	6878      	ldr	r0, [r7, #4]
 8014312:	f000 f804 	bl	801431e <netif_issue_reports>
    }
  }
}
 8014316:	bf00      	nop
 8014318:	3708      	adds	r7, #8
 801431a:	46bd      	mov	sp, r7
 801431c:	bd80      	pop	{r7, pc}

0801431e <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 801431e:	b580      	push	{r7, lr}
 8014320:	b082      	sub	sp, #8
 8014322:	af00      	add	r7, sp, #0
 8014324:	6078      	str	r0, [r7, #4]
 8014326:	460b      	mov	r3, r1
 8014328:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801432a:	78fb      	ldrb	r3, [r7, #3]
 801432c:	f003 0301 	and.w	r3, r3, #1
 8014330:	2b00      	cmp	r3, #0
 8014332:	d011      	beq.n	8014358 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	3304      	adds	r3, #4
 8014338:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801433a:	2b00      	cmp	r3, #0
 801433c:	d00c      	beq.n	8014358 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801433e:	687b      	ldr	r3, [r7, #4]
 8014340:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8014344:	f003 0308 	and.w	r3, r3, #8
 8014348:	2b00      	cmp	r3, #0
 801434a:	d005      	beq.n	8014358 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	3304      	adds	r3, #4
 8014350:	4619      	mov	r1, r3
 8014352:	6878      	ldr	r0, [r7, #4]
 8014354:	f007 fb92 	bl	801ba7c <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 8014358:	bf00      	nop
 801435a:	3708      	adds	r7, #8
 801435c:	46bd      	mov	sp, r7
 801435e:	bd80      	pop	{r7, pc}

08014360 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8014360:	b580      	push	{r7, lr}
 8014362:	b082      	sub	sp, #8
 8014364:	af00      	add	r7, sp, #0
 8014366:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801436e:	f003 0301 	and.w	r3, r3, #1
 8014372:	2b00      	cmp	r3, #0
 8014374:	d012      	beq.n	801439c <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801437c:	f023 0301 	bic.w	r3, r3, #1
 8014380:	b2da      	uxtb	r2, r3
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801438e:	f003 0308 	and.w	r3, r3, #8
 8014392:	2b00      	cmp	r3, #0
 8014394:	d002      	beq.n	801439c <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 8014396:	6878      	ldr	r0, [r7, #4]
 8014398:	f006 ff36 	bl	801b208 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801439c:	bf00      	nop
 801439e:	3708      	adds	r7, #8
 80143a0:	46bd      	mov	sp, r7
 80143a2:	bd80      	pop	{r7, pc}

080143a4 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 80143a4:	b580      	push	{r7, lr}
 80143a6:	b082      	sub	sp, #8
 80143a8:	af00      	add	r7, sp, #0
  struct tcp_pcb* pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80143aa:	f009 f845 	bl	801d438 <sys_arch_protect>
 80143ae:	6038      	str	r0, [r7, #0]
 80143b0:	4b0f      	ldr	r3, [pc, #60]	; (80143f0 <pbuf_free_ooseq+0x4c>)
 80143b2:	2200      	movs	r2, #0
 80143b4:	701a      	strb	r2, [r3, #0]
 80143b6:	6838      	ldr	r0, [r7, #0]
 80143b8:	f009 f84c 	bl	801d454 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80143bc:	4b0d      	ldr	r3, [pc, #52]	; (80143f4 <pbuf_free_ooseq+0x50>)
 80143be:	681b      	ldr	r3, [r3, #0]
 80143c0:	607b      	str	r3, [r7, #4]
 80143c2:	e00f      	b.n	80143e4 <pbuf_free_ooseq+0x40>
    if (NULL != pcb->ooseq) {
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80143c8:	2b00      	cmp	r3, #0
 80143ca:	d008      	beq.n	80143de <pbuf_free_ooseq+0x3a>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_segs_free(pcb->ooseq);
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80143d0:	4618      	mov	r0, r3
 80143d2:	f001 febe 	bl	8016152 <tcp_segs_free>
      pcb->ooseq = NULL;
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	2200      	movs	r2, #0
 80143da:	671a      	str	r2, [r3, #112]	; 0x70
      return;
 80143dc:	e005      	b.n	80143ea <pbuf_free_ooseq+0x46>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80143de:	687b      	ldr	r3, [r7, #4]
 80143e0:	68db      	ldr	r3, [r3, #12]
 80143e2:	607b      	str	r3, [r7, #4]
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	2b00      	cmp	r3, #0
 80143e8:	d1ec      	bne.n	80143c4 <pbuf_free_ooseq+0x20>
    }
  }
}
 80143ea:	3708      	adds	r7, #8
 80143ec:	46bd      	mov	sp, r7
 80143ee:	bd80      	pop	{r7, pc}
 80143f0:	200161d4 	.word	0x200161d4
 80143f4:	200161dc 	.word	0x200161dc

080143f8 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 80143f8:	b580      	push	{r7, lr}
 80143fa:	b082      	sub	sp, #8
 80143fc:	af00      	add	r7, sp, #0
 80143fe:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8014400:	f7ff ffd0 	bl	80143a4 <pbuf_free_ooseq>
}
 8014404:	bf00      	nop
 8014406:	3708      	adds	r7, #8
 8014408:	46bd      	mov	sp, r7
 801440a:	bd80      	pop	{r7, pc}

0801440c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 801440c:	b580      	push	{r7, lr}
 801440e:	b082      	sub	sp, #8
 8014410:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8014412:	f009 f811 	bl	801d438 <sys_arch_protect>
 8014416:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8014418:	4b10      	ldr	r3, [pc, #64]	; (801445c <pbuf_pool_is_empty+0x50>)
 801441a:	781b      	ldrb	r3, [r3, #0]
 801441c:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 801441e:	4b0f      	ldr	r3, [pc, #60]	; (801445c <pbuf_pool_is_empty+0x50>)
 8014420:	2201      	movs	r2, #1
 8014422:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8014424:	6878      	ldr	r0, [r7, #4]
 8014426:	f009 f815 	bl	801d454 <sys_arch_unprotect>

  if (!queued) {
 801442a:	78fb      	ldrb	r3, [r7, #3]
 801442c:	2b00      	cmp	r3, #0
 801442e:	d110      	bne.n	8014452 <pbuf_pool_is_empty+0x46>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8014430:	2200      	movs	r2, #0
 8014432:	2100      	movs	r1, #0
 8014434:	480a      	ldr	r0, [pc, #40]	; (8014460 <pbuf_pool_is_empty+0x54>)
 8014436:	f7ff f943 	bl	80136c0 <tcpip_callback_with_block>
 801443a:	4603      	mov	r3, r0
 801443c:	2b00      	cmp	r3, #0
 801443e:	d008      	beq.n	8014452 <pbuf_pool_is_empty+0x46>
 8014440:	f008 fffa 	bl	801d438 <sys_arch_protect>
 8014444:	6078      	str	r0, [r7, #4]
 8014446:	4b05      	ldr	r3, [pc, #20]	; (801445c <pbuf_pool_is_empty+0x50>)
 8014448:	2200      	movs	r2, #0
 801444a:	701a      	strb	r2, [r3, #0]
 801444c:	6878      	ldr	r0, [r7, #4]
 801444e:	f009 f801 	bl	801d454 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8014452:	bf00      	nop
 8014454:	3708      	adds	r7, #8
 8014456:	46bd      	mov	sp, r7
 8014458:	bd80      	pop	{r7, pc}
 801445a:	bf00      	nop
 801445c:	200161d4 	.word	0x200161d4
 8014460:	080143f9 	.word	0x080143f9

08014464 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8014464:	b580      	push	{r7, lr}
 8014466:	b088      	sub	sp, #32
 8014468:	af00      	add	r7, sp, #0
 801446a:	4603      	mov	r3, r0
 801446c:	71fb      	strb	r3, [r7, #7]
 801446e:	460b      	mov	r3, r1
 8014470:	80bb      	strh	r3, [r7, #4]
 8014472:	4613      	mov	r3, r2
 8014474:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 8014476:	79fb      	ldrb	r3, [r7, #7]
 8014478:	2b04      	cmp	r3, #4
 801447a:	d81c      	bhi.n	80144b6 <pbuf_alloc+0x52>
 801447c:	a201      	add	r2, pc, #4	; (adr r2, 8014484 <pbuf_alloc+0x20>)
 801447e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014482:	bf00      	nop
 8014484:	08014499 	.word	0x08014499
 8014488:	0801449f 	.word	0x0801449f
 801448c:	080144a5 	.word	0x080144a5
 8014490:	080144ab 	.word	0x080144ab
 8014494:	080144b1 	.word	0x080144b1
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8014498:	2336      	movs	r3, #54	; 0x36
 801449a:	82fb      	strh	r3, [r7, #22]
    break;
 801449c:	e014      	b.n	80144c8 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 801449e:	2322      	movs	r3, #34	; 0x22
 80144a0:	82fb      	strh	r3, [r7, #22]
    break;
 80144a2:	e011      	b.n	80144c8 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 80144a4:	230e      	movs	r3, #14
 80144a6:	82fb      	strh	r3, [r7, #22]
    break;
 80144a8:	e00e      	b.n	80144c8 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 80144aa:	2300      	movs	r3, #0
 80144ac:	82fb      	strh	r3, [r7, #22]
    break;
 80144ae:	e00b      	b.n	80144c8 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 80144b0:	2300      	movs	r3, #0
 80144b2:	82fb      	strh	r3, [r7, #22]
    break;
 80144b4:	e008      	b.n	80144c8 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 80144b6:	4ba5      	ldr	r3, [pc, #660]	; (801474c <pbuf_alloc+0x2e8>)
 80144b8:	f44f 728b 	mov.w	r2, #278	; 0x116
 80144bc:	49a4      	ldr	r1, [pc, #656]	; (8014750 <pbuf_alloc+0x2ec>)
 80144be:	48a5      	ldr	r0, [pc, #660]	; (8014754 <pbuf_alloc+0x2f0>)
 80144c0:	f00b fc4e 	bl	801fd60 <iprintf>
    return NULL;
 80144c4:	2300      	movs	r3, #0
 80144c6:	e15d      	b.n	8014784 <pbuf_alloc+0x320>
  }

  switch (type) {
 80144c8:	79bb      	ldrb	r3, [r7, #6]
 80144ca:	2b03      	cmp	r3, #3
 80144cc:	f200 8134 	bhi.w	8014738 <pbuf_alloc+0x2d4>
 80144d0:	a201      	add	r2, pc, #4	; (adr r2, 80144d8 <pbuf_alloc+0x74>)
 80144d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144d6:	bf00      	nop
 80144d8:	08014679 	.word	0x08014679
 80144dc:	08014705 	.word	0x08014705
 80144e0:	08014705 	.word	0x08014705
 80144e4:	080144e9 	.word	0x080144e9
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80144e8:	200c      	movs	r0, #12
 80144ea:	f7ff fd81 	bl	8013ff0 <memp_malloc>
 80144ee:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 80144f0:	69fb      	ldr	r3, [r7, #28]
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d103      	bne.n	80144fe <pbuf_alloc+0x9a>
      PBUF_POOL_IS_EMPTY();
 80144f6:	f7ff ff89 	bl	801440c <pbuf_pool_is_empty>
      return NULL;
 80144fa:	2300      	movs	r3, #0
 80144fc:	e142      	b.n	8014784 <pbuf_alloc+0x320>
    }
    p->type = type;
 80144fe:	69fb      	ldr	r3, [r7, #28]
 8014500:	79ba      	ldrb	r2, [r7, #6]
 8014502:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 8014504:	69fb      	ldr	r3, [r7, #28]
 8014506:	2200      	movs	r2, #0
 8014508:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 801450a:	8afb      	ldrh	r3, [r7, #22]
 801450c:	3310      	adds	r3, #16
 801450e:	69fa      	ldr	r2, [r7, #28]
 8014510:	4413      	add	r3, r2
 8014512:	3303      	adds	r3, #3
 8014514:	f023 0303 	bic.w	r3, r3, #3
 8014518:	461a      	mov	r2, r3
 801451a:	69fb      	ldr	r3, [r7, #28]
 801451c:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 801451e:	69fb      	ldr	r3, [r7, #28]
 8014520:	685b      	ldr	r3, [r3, #4]
 8014522:	f003 0303 	and.w	r3, r3, #3
 8014526:	2b00      	cmp	r3, #0
 8014528:	d006      	beq.n	8014538 <pbuf_alloc+0xd4>
 801452a:	4b88      	ldr	r3, [pc, #544]	; (801474c <pbuf_alloc+0x2e8>)
 801452c:	f240 1229 	movw	r2, #297	; 0x129
 8014530:	4989      	ldr	r1, [pc, #548]	; (8014758 <pbuf_alloc+0x2f4>)
 8014532:	4888      	ldr	r0, [pc, #544]	; (8014754 <pbuf_alloc+0x2f0>)
 8014534:	f00b fc14 	bl	801fd60 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 8014538:	69fb      	ldr	r3, [r7, #28]
 801453a:	88ba      	ldrh	r2, [r7, #4]
 801453c:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 801453e:	8afb      	ldrh	r3, [r7, #22]
 8014540:	3303      	adds	r3, #3
 8014542:	f023 0303 	bic.w	r3, r3, #3
 8014546:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 801454a:	88bb      	ldrh	r3, [r7, #4]
 801454c:	4293      	cmp	r3, r2
 801454e:	bf28      	it	cs
 8014550:	4613      	movcs	r3, r2
 8014552:	b29a      	uxth	r2, r3
 8014554:	69fb      	ldr	r3, [r7, #28]
 8014556:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8014558:	69fb      	ldr	r3, [r7, #28]
 801455a:	685b      	ldr	r3, [r3, #4]
 801455c:	69fa      	ldr	r2, [r7, #28]
 801455e:	8952      	ldrh	r2, [r2, #10]
 8014560:	441a      	add	r2, r3
 8014562:	69fb      	ldr	r3, [r7, #28]
 8014564:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8014568:	429a      	cmp	r2, r3
 801456a:	d906      	bls.n	801457a <pbuf_alloc+0x116>
 801456c:	4b77      	ldr	r3, [pc, #476]	; (801474c <pbuf_alloc+0x2e8>)
 801456e:	f44f 7298 	mov.w	r2, #304	; 0x130
 8014572:	497a      	ldr	r1, [pc, #488]	; (801475c <pbuf_alloc+0x2f8>)
 8014574:	4877      	ldr	r0, [pc, #476]	; (8014754 <pbuf_alloc+0x2f0>)
 8014576:	f00b fbf3 	bl	801fd60 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801457a:	8afb      	ldrh	r3, [r7, #22]
 801457c:	3303      	adds	r3, #3
 801457e:	f023 0303 	bic.w	r3, r3, #3
 8014582:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8014586:	d106      	bne.n	8014596 <pbuf_alloc+0x132>
 8014588:	4b70      	ldr	r3, [pc, #448]	; (801474c <pbuf_alloc+0x2e8>)
 801458a:	f44f 7299 	mov.w	r2, #306	; 0x132
 801458e:	4974      	ldr	r1, [pc, #464]	; (8014760 <pbuf_alloc+0x2fc>)
 8014590:	4870      	ldr	r0, [pc, #448]	; (8014754 <pbuf_alloc+0x2f0>)
 8014592:	f00b fbe5 	bl	801fd60 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 8014596:	69fb      	ldr	r3, [r7, #28]
 8014598:	2201      	movs	r2, #1
 801459a:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 801459c:	69fb      	ldr	r3, [r7, #28]
 801459e:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 80145a0:	88bb      	ldrh	r3, [r7, #4]
 80145a2:	69fa      	ldr	r2, [r7, #28]
 80145a4:	8952      	ldrh	r2, [r2, #10]
 80145a6:	1a9b      	subs	r3, r3, r2
 80145a8:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 80145aa:	e061      	b.n	8014670 <pbuf_alloc+0x20c>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80145ac:	200c      	movs	r0, #12
 80145ae:	f7ff fd1f 	bl	8013ff0 <memp_malloc>
 80145b2:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 80145b4:	68fb      	ldr	r3, [r7, #12]
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d106      	bne.n	80145c8 <pbuf_alloc+0x164>
        PBUF_POOL_IS_EMPTY();
 80145ba:	f7ff ff27 	bl	801440c <pbuf_pool_is_empty>
        /* free chain so far allocated */
        pbuf_free(p);
 80145be:	69f8      	ldr	r0, [r7, #28]
 80145c0:	f000 fac2 	bl	8014b48 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 80145c4:	2300      	movs	r3, #0
 80145c6:	e0dd      	b.n	8014784 <pbuf_alloc+0x320>
      }
      q->type = type;
 80145c8:	68fb      	ldr	r3, [r7, #12]
 80145ca:	79ba      	ldrb	r2, [r7, #6]
 80145cc:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 80145ce:	68fb      	ldr	r3, [r7, #12]
 80145d0:	2200      	movs	r2, #0
 80145d2:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 80145d4:	68fb      	ldr	r3, [r7, #12]
 80145d6:	2200      	movs	r2, #0
 80145d8:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 80145da:	69bb      	ldr	r3, [r7, #24]
 80145dc:	68fa      	ldr	r2, [r7, #12]
 80145de:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 80145e0:	693b      	ldr	r3, [r7, #16]
 80145e2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80145e6:	4293      	cmp	r3, r2
 80145e8:	dd06      	ble.n	80145f8 <pbuf_alloc+0x194>
 80145ea:	4b58      	ldr	r3, [pc, #352]	; (801474c <pbuf_alloc+0x2e8>)
 80145ec:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 80145f0:	495c      	ldr	r1, [pc, #368]	; (8014764 <pbuf_alloc+0x300>)
 80145f2:	4858      	ldr	r0, [pc, #352]	; (8014754 <pbuf_alloc+0x2f0>)
 80145f4:	f00b fbb4 	bl	801fd60 <iprintf>
      q->tot_len = (u16_t)rem_len;
 80145f8:	693b      	ldr	r3, [r7, #16]
 80145fa:	b29a      	uxth	r2, r3
 80145fc:	68fb      	ldr	r3, [r7, #12]
 80145fe:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 8014600:	693b      	ldr	r3, [r7, #16]
 8014602:	b29b      	uxth	r3, r3
 8014604:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8014608:	bf28      	it	cs
 801460a:	f44f 7314 	movcs.w	r3, #592	; 0x250
 801460e:	b29a      	uxth	r2, r3
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 8014614:	68fb      	ldr	r3, [r7, #12]
 8014616:	f103 0210 	add.w	r2, r3, #16
 801461a:	68fb      	ldr	r3, [r7, #12]
 801461c:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801461e:	68fb      	ldr	r3, [r7, #12]
 8014620:	685b      	ldr	r3, [r3, #4]
 8014622:	f003 0303 	and.w	r3, r3, #3
 8014626:	2b00      	cmp	r3, #0
 8014628:	d006      	beq.n	8014638 <pbuf_alloc+0x1d4>
 801462a:	4b48      	ldr	r3, [pc, #288]	; (801474c <pbuf_alloc+0x2e8>)
 801462c:	f44f 72a9 	mov.w	r2, #338	; 0x152
 8014630:	494d      	ldr	r1, [pc, #308]	; (8014768 <pbuf_alloc+0x304>)
 8014632:	4848      	ldr	r0, [pc, #288]	; (8014754 <pbuf_alloc+0x2f0>)
 8014634:	f00b fb94 	bl	801fd60 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8014638:	69fb      	ldr	r3, [r7, #28]
 801463a:	685b      	ldr	r3, [r3, #4]
 801463c:	69fa      	ldr	r2, [r7, #28]
 801463e:	8952      	ldrh	r2, [r2, #10]
 8014640:	441a      	add	r2, r3
 8014642:	69fb      	ldr	r3, [r7, #28]
 8014644:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8014648:	429a      	cmp	r2, r3
 801464a:	d906      	bls.n	801465a <pbuf_alloc+0x1f6>
 801464c:	4b3f      	ldr	r3, [pc, #252]	; (801474c <pbuf_alloc+0x2e8>)
 801464e:	f240 1255 	movw	r2, #341	; 0x155
 8014652:	4942      	ldr	r1, [pc, #264]	; (801475c <pbuf_alloc+0x2f8>)
 8014654:	483f      	ldr	r0, [pc, #252]	; (8014754 <pbuf_alloc+0x2f0>)
 8014656:	f00b fb83 	bl	801fd60 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 801465a:	68fb      	ldr	r3, [r7, #12]
 801465c:	2201      	movs	r2, #1
 801465e:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 8014660:	68fb      	ldr	r3, [r7, #12]
 8014662:	895b      	ldrh	r3, [r3, #10]
 8014664:	461a      	mov	r2, r3
 8014666:	693b      	ldr	r3, [r7, #16]
 8014668:	1a9b      	subs	r3, r3, r2
 801466a:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 801466c:	68fb      	ldr	r3, [r7, #12]
 801466e:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 8014670:	693b      	ldr	r3, [r7, #16]
 8014672:	2b00      	cmp	r3, #0
 8014674:	dc9a      	bgt.n	80145ac <pbuf_alloc+0x148>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 8014676:	e07e      	b.n	8014776 <pbuf_alloc+0x312>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 8014678:	8afb      	ldrh	r3, [r7, #22]
 801467a:	3313      	adds	r3, #19
 801467c:	b29b      	uxth	r3, r3
 801467e:	f023 0303 	bic.w	r3, r3, #3
 8014682:	b29a      	uxth	r2, r3
 8014684:	88bb      	ldrh	r3, [r7, #4]
 8014686:	3303      	adds	r3, #3
 8014688:	b29b      	uxth	r3, r3
 801468a:	f023 0303 	bic.w	r3, r3, #3
 801468e:	b29b      	uxth	r3, r3
 8014690:	4413      	add	r3, r2
 8014692:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 8014694:	897a      	ldrh	r2, [r7, #10]
 8014696:	88bb      	ldrh	r3, [r7, #4]
 8014698:	3303      	adds	r3, #3
 801469a:	f023 0303 	bic.w	r3, r3, #3
 801469e:	429a      	cmp	r2, r3
 80146a0:	d201      	bcs.n	80146a6 <pbuf_alloc+0x242>
        return NULL;
 80146a2:	2300      	movs	r3, #0
 80146a4:	e06e      	b.n	8014784 <pbuf_alloc+0x320>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 80146a6:	897b      	ldrh	r3, [r7, #10]
 80146a8:	4618      	mov	r0, r3
 80146aa:	f7ff fb31 	bl	8013d10 <mem_malloc>
 80146ae:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 80146b0:	69fb      	ldr	r3, [r7, #28]
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	d101      	bne.n	80146ba <pbuf_alloc+0x256>
      return NULL;
 80146b6:	2300      	movs	r3, #0
 80146b8:	e064      	b.n	8014784 <pbuf_alloc+0x320>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 80146ba:	8afb      	ldrh	r3, [r7, #22]
 80146bc:	3310      	adds	r3, #16
 80146be:	69fa      	ldr	r2, [r7, #28]
 80146c0:	4413      	add	r3, r2
 80146c2:	3303      	adds	r3, #3
 80146c4:	f023 0303 	bic.w	r3, r3, #3
 80146c8:	461a      	mov	r2, r3
 80146ca:	69fb      	ldr	r3, [r7, #28]
 80146cc:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 80146ce:	69fb      	ldr	r3, [r7, #28]
 80146d0:	88ba      	ldrh	r2, [r7, #4]
 80146d2:	811a      	strh	r2, [r3, #8]
 80146d4:	69fb      	ldr	r3, [r7, #28]
 80146d6:	891a      	ldrh	r2, [r3, #8]
 80146d8:	69fb      	ldr	r3, [r7, #28]
 80146da:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 80146dc:	69fb      	ldr	r3, [r7, #28]
 80146de:	2200      	movs	r2, #0
 80146e0:	601a      	str	r2, [r3, #0]
    p->type = type;
 80146e2:	69fb      	ldr	r3, [r7, #28]
 80146e4:	79ba      	ldrb	r2, [r7, #6]
 80146e6:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80146e8:	69fb      	ldr	r3, [r7, #28]
 80146ea:	685b      	ldr	r3, [r3, #4]
 80146ec:	f003 0303 	and.w	r3, r3, #3
 80146f0:	2b00      	cmp	r3, #0
 80146f2:	d03f      	beq.n	8014774 <pbuf_alloc+0x310>
 80146f4:	4b15      	ldr	r3, [pc, #84]	; (801474c <pbuf_alloc+0x2e8>)
 80146f6:	f240 1277 	movw	r2, #375	; 0x177
 80146fa:	491c      	ldr	r1, [pc, #112]	; (801476c <pbuf_alloc+0x308>)
 80146fc:	4815      	ldr	r0, [pc, #84]	; (8014754 <pbuf_alloc+0x2f0>)
 80146fe:	f00b fb2f 	bl	801fd60 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 8014702:	e037      	b.n	8014774 <pbuf_alloc+0x310>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8014704:	200b      	movs	r0, #11
 8014706:	f7ff fc73 	bl	8013ff0 <memp_malloc>
 801470a:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 801470c:	69fb      	ldr	r3, [r7, #28]
 801470e:	2b00      	cmp	r3, #0
 8014710:	d101      	bne.n	8014716 <pbuf_alloc+0x2b2>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 8014712:	2300      	movs	r3, #0
 8014714:	e036      	b.n	8014784 <pbuf_alloc+0x320>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 8014716:	69fb      	ldr	r3, [r7, #28]
 8014718:	2200      	movs	r2, #0
 801471a:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 801471c:	69fb      	ldr	r3, [r7, #28]
 801471e:	88ba      	ldrh	r2, [r7, #4]
 8014720:	811a      	strh	r2, [r3, #8]
 8014722:	69fb      	ldr	r3, [r7, #28]
 8014724:	891a      	ldrh	r2, [r3, #8]
 8014726:	69fb      	ldr	r3, [r7, #28]
 8014728:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 801472a:	69fb      	ldr	r3, [r7, #28]
 801472c:	2200      	movs	r2, #0
 801472e:	601a      	str	r2, [r3, #0]
    p->type = type;
 8014730:	69fb      	ldr	r3, [r7, #28]
 8014732:	79ba      	ldrb	r2, [r7, #6]
 8014734:	731a      	strb	r2, [r3, #12]
    break;
 8014736:	e01e      	b.n	8014776 <pbuf_alloc+0x312>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8014738:	4b04      	ldr	r3, [pc, #16]	; (801474c <pbuf_alloc+0x2e8>)
 801473a:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 801473e:	490c      	ldr	r1, [pc, #48]	; (8014770 <pbuf_alloc+0x30c>)
 8014740:	4804      	ldr	r0, [pc, #16]	; (8014754 <pbuf_alloc+0x2f0>)
 8014742:	f00b fb0d 	bl	801fd60 <iprintf>
    return NULL;
 8014746:	2300      	movs	r3, #0
 8014748:	e01c      	b.n	8014784 <pbuf_alloc+0x320>
 801474a:	bf00      	nop
 801474c:	08022668 	.word	0x08022668
 8014750:	08022698 	.word	0x08022698
 8014754:	080226b4 	.word	0x080226b4
 8014758:	080226dc 	.word	0x080226dc
 801475c:	0802270c 	.word	0x0802270c
 8014760:	08022740 	.word	0x08022740
 8014764:	08022774 	.word	0x08022774
 8014768:	08022788 	.word	0x08022788
 801476c:	080227b8 	.word	0x080227b8
 8014770:	080227e4 	.word	0x080227e4
    break;
 8014774:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 8014776:	69fb      	ldr	r3, [r7, #28]
 8014778:	2201      	movs	r2, #1
 801477a:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 801477c:	69fb      	ldr	r3, [r7, #28]
 801477e:	2200      	movs	r2, #0
 8014780:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8014782:	69fb      	ldr	r3, [r7, #28]
}
 8014784:	4618      	mov	r0, r3
 8014786:	3720      	adds	r7, #32
 8014788:	46bd      	mov	sp, r7
 801478a:	bd80      	pop	{r7, pc}

0801478c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 801478c:	b580      	push	{r7, lr}
 801478e:	b084      	sub	sp, #16
 8014790:	af00      	add	r7, sp, #0
 8014792:	603b      	str	r3, [r7, #0]
 8014794:	4603      	mov	r3, r0
 8014796:	71fb      	strb	r3, [r7, #7]
 8014798:	460b      	mov	r3, r1
 801479a:	80bb      	strh	r3, [r7, #4]
 801479c:	4613      	mov	r3, r2
 801479e:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 80147a0:	79fb      	ldrb	r3, [r7, #7]
 80147a2:	2b04      	cmp	r3, #4
 80147a4:	d81b      	bhi.n	80147de <pbuf_alloced_custom+0x52>
 80147a6:	a201      	add	r2, pc, #4	; (adr r2, 80147ac <pbuf_alloced_custom+0x20>)
 80147a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80147ac:	080147c1 	.word	0x080147c1
 80147b0:	080147c7 	.word	0x080147c7
 80147b4:	080147cd 	.word	0x080147cd
 80147b8:	080147d3 	.word	0x080147d3
 80147bc:	080147d9 	.word	0x080147d9
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 80147c0:	2336      	movs	r3, #54	; 0x36
 80147c2:	81fb      	strh	r3, [r7, #14]
    break;
 80147c4:	e014      	b.n	80147f0 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 80147c6:	2322      	movs	r3, #34	; 0x22
 80147c8:	81fb      	strh	r3, [r7, #14]
    break;
 80147ca:	e011      	b.n	80147f0 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 80147cc:	230e      	movs	r3, #14
 80147ce:	81fb      	strh	r3, [r7, #14]
    break;
 80147d0:	e00e      	b.n	80147f0 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 80147d2:	2300      	movs	r3, #0
 80147d4:	81fb      	strh	r3, [r7, #14]
    break;
 80147d6:	e00b      	b.n	80147f0 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 80147d8:	2300      	movs	r3, #0
 80147da:	81fb      	strh	r3, [r7, #14]
    break;
 80147dc:	e008      	b.n	80147f0 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 80147de:	4b1d      	ldr	r3, [pc, #116]	; (8014854 <pbuf_alloced_custom+0xc8>)
 80147e0:	f240 12c5 	movw	r2, #453	; 0x1c5
 80147e4:	491c      	ldr	r1, [pc, #112]	; (8014858 <pbuf_alloced_custom+0xcc>)
 80147e6:	481d      	ldr	r0, [pc, #116]	; (801485c <pbuf_alloced_custom+0xd0>)
 80147e8:	f00b faba 	bl	801fd60 <iprintf>
    return NULL;
 80147ec:	2300      	movs	r3, #0
 80147ee:	e02d      	b.n	801484c <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80147f0:	89fb      	ldrh	r3, [r7, #14]
 80147f2:	3303      	adds	r3, #3
 80147f4:	f023 0203 	bic.w	r2, r3, #3
 80147f8:	88bb      	ldrh	r3, [r7, #4]
 80147fa:	441a      	add	r2, r3
 80147fc:	8bbb      	ldrh	r3, [r7, #28]
 80147fe:	429a      	cmp	r2, r3
 8014800:	d901      	bls.n	8014806 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8014802:	2300      	movs	r3, #0
 8014804:	e022      	b.n	801484c <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 8014806:	683b      	ldr	r3, [r7, #0]
 8014808:	2200      	movs	r2, #0
 801480a:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 801480c:	69bb      	ldr	r3, [r7, #24]
 801480e:	2b00      	cmp	r3, #0
 8014810:	d008      	beq.n	8014824 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8014812:	89fb      	ldrh	r3, [r7, #14]
 8014814:	3303      	adds	r3, #3
 8014816:	f023 0303 	bic.w	r3, r3, #3
 801481a:	69ba      	ldr	r2, [r7, #24]
 801481c:	441a      	add	r2, r3
 801481e:	683b      	ldr	r3, [r7, #0]
 8014820:	605a      	str	r2, [r3, #4]
 8014822:	e002      	b.n	801482a <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 8014824:	683b      	ldr	r3, [r7, #0]
 8014826:	2200      	movs	r2, #0
 8014828:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 801482a:	683b      	ldr	r3, [r7, #0]
 801482c:	2202      	movs	r2, #2
 801482e:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 8014830:	683b      	ldr	r3, [r7, #0]
 8014832:	88ba      	ldrh	r2, [r7, #4]
 8014834:	811a      	strh	r2, [r3, #8]
 8014836:	683b      	ldr	r3, [r7, #0]
 8014838:	891a      	ldrh	r2, [r3, #8]
 801483a:	683b      	ldr	r3, [r7, #0]
 801483c:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 801483e:	683b      	ldr	r3, [r7, #0]
 8014840:	79ba      	ldrb	r2, [r7, #6]
 8014842:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 8014844:	683b      	ldr	r3, [r7, #0]
 8014846:	2201      	movs	r2, #1
 8014848:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 801484a:	683b      	ldr	r3, [r7, #0]
}
 801484c:	4618      	mov	r0, r3
 801484e:	3710      	adds	r7, #16
 8014850:	46bd      	mov	sp, r7
 8014852:	bd80      	pop	{r7, pc}
 8014854:	08022668 	.word	0x08022668
 8014858:	08022800 	.word	0x08022800
 801485c:	080226b4 	.word	0x080226b4

08014860 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8014860:	b580      	push	{r7, lr}
 8014862:	b086      	sub	sp, #24
 8014864:	af00      	add	r7, sp, #0
 8014866:	6078      	str	r0, [r7, #4]
 8014868:	460b      	mov	r3, r1
 801486a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801486c:	687b      	ldr	r3, [r7, #4]
 801486e:	2b00      	cmp	r3, #0
 8014870:	d106      	bne.n	8014880 <pbuf_realloc+0x20>
 8014872:	4b4b      	ldr	r3, [pc, #300]	; (80149a0 <pbuf_realloc+0x140>)
 8014874:	f240 12f3 	movw	r2, #499	; 0x1f3
 8014878:	494a      	ldr	r1, [pc, #296]	; (80149a4 <pbuf_realloc+0x144>)
 801487a:	484b      	ldr	r0, [pc, #300]	; (80149a8 <pbuf_realloc+0x148>)
 801487c:	f00b fa70 	bl	801fd60 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 8014880:	687b      	ldr	r3, [r7, #4]
 8014882:	7b1b      	ldrb	r3, [r3, #12]
 8014884:	2b03      	cmp	r3, #3
 8014886:	d012      	beq.n	80148ae <pbuf_realloc+0x4e>
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	7b1b      	ldrb	r3, [r3, #12]
 801488c:	2b01      	cmp	r3, #1
 801488e:	d00e      	beq.n	80148ae <pbuf_realloc+0x4e>
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	7b1b      	ldrb	r3, [r3, #12]
 8014894:	2b00      	cmp	r3, #0
 8014896:	d00a      	beq.n	80148ae <pbuf_realloc+0x4e>
 8014898:	687b      	ldr	r3, [r7, #4]
 801489a:	7b1b      	ldrb	r3, [r3, #12]
 801489c:	2b02      	cmp	r3, #2
 801489e:	d006      	beq.n	80148ae <pbuf_realloc+0x4e>
 80148a0:	4b3f      	ldr	r3, [pc, #252]	; (80149a0 <pbuf_realloc+0x140>)
 80148a2:	f240 12f7 	movw	r2, #503	; 0x1f7
 80148a6:	4941      	ldr	r1, [pc, #260]	; (80149ac <pbuf_realloc+0x14c>)
 80148a8:	483f      	ldr	r0, [pc, #252]	; (80149a8 <pbuf_realloc+0x148>)
 80148aa:	f00b fa59 	bl	801fd60 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80148ae:	687b      	ldr	r3, [r7, #4]
 80148b0:	891b      	ldrh	r3, [r3, #8]
 80148b2:	887a      	ldrh	r2, [r7, #2]
 80148b4:	429a      	cmp	r2, r3
 80148b6:	d26f      	bcs.n	8014998 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 80148b8:	887b      	ldrh	r3, [r7, #2]
 80148ba:	687a      	ldr	r2, [r7, #4]
 80148bc:	8912      	ldrh	r2, [r2, #8]
 80148be:	1a9b      	subs	r3, r3, r2
 80148c0:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80148c2:	887b      	ldrh	r3, [r7, #2]
 80148c4:	827b      	strh	r3, [r7, #18]
  q = p;
 80148c6:	687b      	ldr	r3, [r7, #4]
 80148c8:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80148ca:	e025      	b.n	8014918 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 80148cc:	697b      	ldr	r3, [r7, #20]
 80148ce:	895b      	ldrh	r3, [r3, #10]
 80148d0:	8a7a      	ldrh	r2, [r7, #18]
 80148d2:	1ad3      	subs	r3, r2, r3
 80148d4:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 80148d6:	68fb      	ldr	r3, [r7, #12]
 80148d8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80148dc:	4293      	cmp	r3, r2
 80148de:	dd06      	ble.n	80148ee <pbuf_realloc+0x8e>
 80148e0:	4b2f      	ldr	r3, [pc, #188]	; (80149a0 <pbuf_realloc+0x140>)
 80148e2:	f240 220b 	movw	r2, #523	; 0x20b
 80148e6:	4932      	ldr	r1, [pc, #200]	; (80149b0 <pbuf_realloc+0x150>)
 80148e8:	482f      	ldr	r0, [pc, #188]	; (80149a8 <pbuf_realloc+0x148>)
 80148ea:	f00b fa39 	bl	801fd60 <iprintf>
    q->tot_len += (u16_t)grow;
 80148ee:	697b      	ldr	r3, [r7, #20]
 80148f0:	891a      	ldrh	r2, [r3, #8]
 80148f2:	68fb      	ldr	r3, [r7, #12]
 80148f4:	b29b      	uxth	r3, r3
 80148f6:	4413      	add	r3, r2
 80148f8:	b29a      	uxth	r2, r3
 80148fa:	697b      	ldr	r3, [r7, #20]
 80148fc:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80148fe:	697b      	ldr	r3, [r7, #20]
 8014900:	681b      	ldr	r3, [r3, #0]
 8014902:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8014904:	697b      	ldr	r3, [r7, #20]
 8014906:	2b00      	cmp	r3, #0
 8014908:	d106      	bne.n	8014918 <pbuf_realloc+0xb8>
 801490a:	4b25      	ldr	r3, [pc, #148]	; (80149a0 <pbuf_realloc+0x140>)
 801490c:	f240 220f 	movw	r2, #527	; 0x20f
 8014910:	4928      	ldr	r1, [pc, #160]	; (80149b4 <pbuf_realloc+0x154>)
 8014912:	4825      	ldr	r0, [pc, #148]	; (80149a8 <pbuf_realloc+0x148>)
 8014914:	f00b fa24 	bl	801fd60 <iprintf>
  while (rem_len > q->len) {
 8014918:	697b      	ldr	r3, [r7, #20]
 801491a:	895b      	ldrh	r3, [r3, #10]
 801491c:	8a7a      	ldrh	r2, [r7, #18]
 801491e:	429a      	cmp	r2, r3
 8014920:	d8d4      	bhi.n	80148cc <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 8014922:	697b      	ldr	r3, [r7, #20]
 8014924:	7b1b      	ldrb	r3, [r3, #12]
 8014926:	2b00      	cmp	r3, #0
 8014928:	d122      	bne.n	8014970 <pbuf_realloc+0x110>
 801492a:	697b      	ldr	r3, [r7, #20]
 801492c:	895b      	ldrh	r3, [r3, #10]
 801492e:	8a7a      	ldrh	r2, [r7, #18]
 8014930:	429a      	cmp	r2, r3
 8014932:	d01d      	beq.n	8014970 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8014934:	697b      	ldr	r3, [r7, #20]
 8014936:	7b5b      	ldrb	r3, [r3, #13]
 8014938:	f003 0302 	and.w	r3, r3, #2
 801493c:	2b00      	cmp	r3, #0
 801493e:	d117      	bne.n	8014970 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 8014940:	697b      	ldr	r3, [r7, #20]
 8014942:	685b      	ldr	r3, [r3, #4]
 8014944:	461a      	mov	r2, r3
 8014946:	697b      	ldr	r3, [r7, #20]
 8014948:	1ad3      	subs	r3, r2, r3
 801494a:	b29a      	uxth	r2, r3
 801494c:	8a7b      	ldrh	r3, [r7, #18]
 801494e:	4413      	add	r3, r2
 8014950:	b29b      	uxth	r3, r3
 8014952:	4619      	mov	r1, r3
 8014954:	6978      	ldr	r0, [r7, #20]
 8014956:	f7ff f8f1 	bl	8013b3c <mem_trim>
 801495a:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801495c:	697b      	ldr	r3, [r7, #20]
 801495e:	2b00      	cmp	r3, #0
 8014960:	d106      	bne.n	8014970 <pbuf_realloc+0x110>
 8014962:	4b0f      	ldr	r3, [pc, #60]	; (80149a0 <pbuf_realloc+0x140>)
 8014964:	f240 221d 	movw	r2, #541	; 0x21d
 8014968:	4913      	ldr	r1, [pc, #76]	; (80149b8 <pbuf_realloc+0x158>)
 801496a:	480f      	ldr	r0, [pc, #60]	; (80149a8 <pbuf_realloc+0x148>)
 801496c:	f00b f9f8 	bl	801fd60 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8014970:	697b      	ldr	r3, [r7, #20]
 8014972:	8a7a      	ldrh	r2, [r7, #18]
 8014974:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8014976:	697b      	ldr	r3, [r7, #20]
 8014978:	895a      	ldrh	r2, [r3, #10]
 801497a:	697b      	ldr	r3, [r7, #20]
 801497c:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 801497e:	697b      	ldr	r3, [r7, #20]
 8014980:	681b      	ldr	r3, [r3, #0]
 8014982:	2b00      	cmp	r3, #0
 8014984:	d004      	beq.n	8014990 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8014986:	697b      	ldr	r3, [r7, #20]
 8014988:	681b      	ldr	r3, [r3, #0]
 801498a:	4618      	mov	r0, r3
 801498c:	f000 f8dc 	bl	8014b48 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8014990:	697b      	ldr	r3, [r7, #20]
 8014992:	2200      	movs	r2, #0
 8014994:	601a      	str	r2, [r3, #0]
 8014996:	e000      	b.n	801499a <pbuf_realloc+0x13a>
    return;
 8014998:	bf00      	nop

}
 801499a:	3718      	adds	r7, #24
 801499c:	46bd      	mov	sp, r7
 801499e:	bd80      	pop	{r7, pc}
 80149a0:	08022668 	.word	0x08022668
 80149a4:	08022824 	.word	0x08022824
 80149a8:	080226b4 	.word	0x080226b4
 80149ac:	0802283c 	.word	0x0802283c
 80149b0:	08022858 	.word	0x08022858
 80149b4:	0802286c 	.word	0x0802286c
 80149b8:	08022884 	.word	0x08022884

080149bc <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80149bc:	b580      	push	{r7, lr}
 80149be:	b084      	sub	sp, #16
 80149c0:	af00      	add	r7, sp, #0
 80149c2:	6078      	str	r0, [r7, #4]
 80149c4:	460b      	mov	r3, r1
 80149c6:	807b      	strh	r3, [r7, #2]
 80149c8:	4613      	mov	r3, r2
 80149ca:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	2b00      	cmp	r3, #0
 80149d0:	d106      	bne.n	80149e0 <pbuf_header_impl+0x24>
 80149d2:	4b46      	ldr	r3, [pc, #280]	; (8014aec <pbuf_header_impl+0x130>)
 80149d4:	f240 223f 	movw	r2, #575	; 0x23f
 80149d8:	4945      	ldr	r1, [pc, #276]	; (8014af0 <pbuf_header_impl+0x134>)
 80149da:	4846      	ldr	r0, [pc, #280]	; (8014af4 <pbuf_header_impl+0x138>)
 80149dc:	f00b f9c0 	bl	801fd60 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 80149e0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80149e4:	2b00      	cmp	r3, #0
 80149e6:	d002      	beq.n	80149ee <pbuf_header_impl+0x32>
 80149e8:	687b      	ldr	r3, [r7, #4]
 80149ea:	2b00      	cmp	r3, #0
 80149ec:	d101      	bne.n	80149f2 <pbuf_header_impl+0x36>
    return 0;
 80149ee:	2300      	movs	r3, #0
 80149f0:	e078      	b.n	8014ae4 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 80149f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	da10      	bge.n	8014a1c <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 80149fa:	887b      	ldrh	r3, [r7, #2]
 80149fc:	425b      	negs	r3, r3
 80149fe:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	895b      	ldrh	r3, [r3, #10]
 8014a04:	89fa      	ldrh	r2, [r7, #14]
 8014a06:	429a      	cmp	r2, r3
 8014a08:	d90a      	bls.n	8014a20 <pbuf_header_impl+0x64>
 8014a0a:	4b38      	ldr	r3, [pc, #224]	; (8014aec <pbuf_header_impl+0x130>)
 8014a0c:	f240 2247 	movw	r2, #583	; 0x247
 8014a10:	4939      	ldr	r1, [pc, #228]	; (8014af8 <pbuf_header_impl+0x13c>)
 8014a12:	4838      	ldr	r0, [pc, #224]	; (8014af4 <pbuf_header_impl+0x138>)
 8014a14:	f00b f9a4 	bl	801fd60 <iprintf>
 8014a18:	2301      	movs	r3, #1
 8014a1a:	e063      	b.n	8014ae4 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 8014a1c:	887b      	ldrh	r3, [r7, #2]
 8014a1e:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	7b1b      	ldrb	r3, [r3, #12]
 8014a24:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 8014a26:	687b      	ldr	r3, [r7, #4]
 8014a28:	685b      	ldr	r3, [r3, #4]
 8014a2a:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 8014a2c:	89bb      	ldrh	r3, [r7, #12]
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	d002      	beq.n	8014a38 <pbuf_header_impl+0x7c>
 8014a32:	89bb      	ldrh	r3, [r7, #12]
 8014a34:	2b03      	cmp	r3, #3
 8014a36:	d112      	bne.n	8014a5e <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	685a      	ldr	r2, [r3, #4]
 8014a3c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014a40:	425b      	negs	r3, r3
 8014a42:	441a      	add	r2, r3
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8014a48:	687b      	ldr	r3, [r7, #4]
 8014a4a:	685a      	ldr	r2, [r3, #4]
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	3310      	adds	r3, #16
 8014a50:	429a      	cmp	r2, r3
 8014a52:	d238      	bcs.n	8014ac6 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	68ba      	ldr	r2, [r7, #8]
 8014a58:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 8014a5a:	2301      	movs	r3, #1
 8014a5c:	e042      	b.n	8014ae4 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 8014a5e:	89bb      	ldrh	r3, [r7, #12]
 8014a60:	2b02      	cmp	r3, #2
 8014a62:	d002      	beq.n	8014a6a <pbuf_header_impl+0xae>
 8014a64:	89bb      	ldrh	r3, [r7, #12]
 8014a66:	2b01      	cmp	r3, #1
 8014a68:	d124      	bne.n	8014ab4 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8014a6a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	da0d      	bge.n	8014a8e <pbuf_header_impl+0xd2>
 8014a72:	687b      	ldr	r3, [r7, #4]
 8014a74:	895b      	ldrh	r3, [r3, #10]
 8014a76:	89fa      	ldrh	r2, [r7, #14]
 8014a78:	429a      	cmp	r2, r3
 8014a7a:	d808      	bhi.n	8014a8e <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	685a      	ldr	r2, [r3, #4]
 8014a80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014a84:	425b      	negs	r3, r3
 8014a86:	441a      	add	r2, r3
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	605a      	str	r2, [r3, #4]
 8014a8c:	e011      	b.n	8014ab2 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 8014a8e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	dd0b      	ble.n	8014aae <pbuf_header_impl+0xf2>
 8014a96:	787b      	ldrb	r3, [r7, #1]
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	d008      	beq.n	8014aae <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 8014a9c:	687b      	ldr	r3, [r7, #4]
 8014a9e:	685a      	ldr	r2, [r3, #4]
 8014aa0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014aa4:	425b      	negs	r3, r3
 8014aa6:	441a      	add	r2, r3
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	605a      	str	r2, [r3, #4]
 8014aac:	e001      	b.n	8014ab2 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8014aae:	2301      	movs	r3, #1
 8014ab0:	e018      	b.n	8014ae4 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8014ab2:	e008      	b.n	8014ac6 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 8014ab4:	4b0d      	ldr	r3, [pc, #52]	; (8014aec <pbuf_header_impl+0x130>)
 8014ab6:	f240 2277 	movw	r2, #631	; 0x277
 8014aba:	4910      	ldr	r1, [pc, #64]	; (8014afc <pbuf_header_impl+0x140>)
 8014abc:	480d      	ldr	r0, [pc, #52]	; (8014af4 <pbuf_header_impl+0x138>)
 8014abe:	f00b f94f 	bl	801fd60 <iprintf>
    return 1;
 8014ac2:	2301      	movs	r3, #1
 8014ac4:	e00e      	b.n	8014ae4 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 8014ac6:	687b      	ldr	r3, [r7, #4]
 8014ac8:	895a      	ldrh	r2, [r3, #10]
 8014aca:	887b      	ldrh	r3, [r7, #2]
 8014acc:	4413      	add	r3, r2
 8014ace:	b29a      	uxth	r2, r3
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	891a      	ldrh	r2, [r3, #8]
 8014ad8:	887b      	ldrh	r3, [r7, #2]
 8014ada:	4413      	add	r3, r2
 8014adc:	b29a      	uxth	r2, r3
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 8014ae2:	2300      	movs	r3, #0
}
 8014ae4:	4618      	mov	r0, r3
 8014ae6:	3710      	adds	r7, #16
 8014ae8:	46bd      	mov	sp, r7
 8014aea:	bd80      	pop	{r7, pc}
 8014aec:	08022668 	.word	0x08022668
 8014af0:	080228a0 	.word	0x080228a0
 8014af4:	080226b4 	.word	0x080226b4
 8014af8:	080228ac 	.word	0x080228ac
 8014afc:	080228cc 	.word	0x080228cc

08014b00 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 8014b00:	b580      	push	{r7, lr}
 8014b02:	b082      	sub	sp, #8
 8014b04:	af00      	add	r7, sp, #0
 8014b06:	6078      	str	r0, [r7, #4]
 8014b08:	460b      	mov	r3, r1
 8014b0a:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 8014b0c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014b10:	2200      	movs	r2, #0
 8014b12:	4619      	mov	r1, r3
 8014b14:	6878      	ldr	r0, [r7, #4]
 8014b16:	f7ff ff51 	bl	80149bc <pbuf_header_impl>
 8014b1a:	4603      	mov	r3, r0
}
 8014b1c:	4618      	mov	r0, r3
 8014b1e:	3708      	adds	r7, #8
 8014b20:	46bd      	mov	sp, r7
 8014b22:	bd80      	pop	{r7, pc}

08014b24 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8014b24:	b580      	push	{r7, lr}
 8014b26:	b082      	sub	sp, #8
 8014b28:	af00      	add	r7, sp, #0
 8014b2a:	6078      	str	r0, [r7, #4]
 8014b2c:	460b      	mov	r3, r1
 8014b2e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 8014b30:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014b34:	2201      	movs	r2, #1
 8014b36:	4619      	mov	r1, r3
 8014b38:	6878      	ldr	r0, [r7, #4]
 8014b3a:	f7ff ff3f 	bl	80149bc <pbuf_header_impl>
 8014b3e:	4603      	mov	r3, r0
}
 8014b40:	4618      	mov	r0, r3
 8014b42:	3708      	adds	r7, #8
 8014b44:	46bd      	mov	sp, r7
 8014b46:	bd80      	pop	{r7, pc}

08014b48 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8014b48:	b580      	push	{r7, lr}
 8014b4a:	b088      	sub	sp, #32
 8014b4c:	af00      	add	r7, sp, #0
 8014b4e:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	2b00      	cmp	r3, #0
 8014b54:	d10b      	bne.n	8014b6e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	d106      	bne.n	8014b6a <pbuf_free+0x22>
 8014b5c:	4b41      	ldr	r3, [pc, #260]	; (8014c64 <pbuf_free+0x11c>)
 8014b5e:	f240 22d2 	movw	r2, #722	; 0x2d2
 8014b62:	4941      	ldr	r1, [pc, #260]	; (8014c68 <pbuf_free+0x120>)
 8014b64:	4841      	ldr	r0, [pc, #260]	; (8014c6c <pbuf_free+0x124>)
 8014b66:	f00b f8fb 	bl	801fd60 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8014b6a:	2300      	movs	r3, #0
 8014b6c:	e076      	b.n	8014c5c <pbuf_free+0x114>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	7b1b      	ldrb	r3, [r3, #12]
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	d012      	beq.n	8014b9c <pbuf_free+0x54>
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	7b1b      	ldrb	r3, [r3, #12]
 8014b7a:	2b01      	cmp	r3, #1
 8014b7c:	d00e      	beq.n	8014b9c <pbuf_free+0x54>
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	7b1b      	ldrb	r3, [r3, #12]
 8014b82:	2b02      	cmp	r3, #2
 8014b84:	d00a      	beq.n	8014b9c <pbuf_free+0x54>
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	7b1b      	ldrb	r3, [r3, #12]
 8014b8a:	2b03      	cmp	r3, #3
 8014b8c:	d006      	beq.n	8014b9c <pbuf_free+0x54>
 8014b8e:	4b35      	ldr	r3, [pc, #212]	; (8014c64 <pbuf_free+0x11c>)
 8014b90:	f240 22de 	movw	r2, #734	; 0x2de
 8014b94:	4936      	ldr	r1, [pc, #216]	; (8014c70 <pbuf_free+0x128>)
 8014b96:	4835      	ldr	r0, [pc, #212]	; (8014c6c <pbuf_free+0x124>)
 8014b98:	f00b f8e2 	bl	801fd60 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 8014b9c:	2300      	movs	r3, #0
 8014b9e:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8014ba0:	e058      	b.n	8014c54 <pbuf_free+0x10c>
    u16_t ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8014ba2:	f008 fc49 	bl	801d438 <sys_arch_protect>
 8014ba6:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	89db      	ldrh	r3, [r3, #14]
 8014bac:	2b00      	cmp	r3, #0
 8014bae:	d106      	bne.n	8014bbe <pbuf_free+0x76>
 8014bb0:	4b2c      	ldr	r3, [pc, #176]	; (8014c64 <pbuf_free+0x11c>)
 8014bb2:	f240 22eb 	movw	r2, #747	; 0x2eb
 8014bb6:	492f      	ldr	r1, [pc, #188]	; (8014c74 <pbuf_free+0x12c>)
 8014bb8:	482c      	ldr	r0, [pc, #176]	; (8014c6c <pbuf_free+0x124>)
 8014bba:	f00b f8d1 	bl	801fd60 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8014bbe:	687b      	ldr	r3, [r7, #4]
 8014bc0:	89db      	ldrh	r3, [r3, #14]
 8014bc2:	3b01      	subs	r3, #1
 8014bc4:	b29a      	uxth	r2, r3
 8014bc6:	687b      	ldr	r3, [r7, #4]
 8014bc8:	81da      	strh	r2, [r3, #14]
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	89db      	ldrh	r3, [r3, #14]
 8014bce:	82fb      	strh	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
 8014bd0:	69b8      	ldr	r0, [r7, #24]
 8014bd2:	f008 fc3f 	bl	801d454 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8014bd6:	8afb      	ldrh	r3, [r7, #22]
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	d139      	bne.n	8014c50 <pbuf_free+0x108>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8014bdc:	687b      	ldr	r3, [r7, #4]
 8014bde:	681b      	ldr	r3, [r3, #0]
 8014be0:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	7b1b      	ldrb	r3, [r3, #12]
 8014be6:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8014be8:	687b      	ldr	r3, [r7, #4]
 8014bea:	7b5b      	ldrb	r3, [r3, #13]
 8014bec:	f003 0302 	and.w	r3, r3, #2
 8014bf0:	2b00      	cmp	r3, #0
 8014bf2:	d011      	beq.n	8014c18 <pbuf_free+0xd0>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8014bf8:	68bb      	ldr	r3, [r7, #8]
 8014bfa:	691b      	ldr	r3, [r3, #16]
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	d106      	bne.n	8014c0e <pbuf_free+0xc6>
 8014c00:	4b18      	ldr	r3, [pc, #96]	; (8014c64 <pbuf_free+0x11c>)
 8014c02:	f240 22f9 	movw	r2, #761	; 0x2f9
 8014c06:	491c      	ldr	r1, [pc, #112]	; (8014c78 <pbuf_free+0x130>)
 8014c08:	4818      	ldr	r0, [pc, #96]	; (8014c6c <pbuf_free+0x124>)
 8014c0a:	f00b f8a9 	bl	801fd60 <iprintf>
        pc->custom_free_function(p);
 8014c0e:	68bb      	ldr	r3, [r7, #8]
 8014c10:	691b      	ldr	r3, [r3, #16]
 8014c12:	6878      	ldr	r0, [r7, #4]
 8014c14:	4798      	blx	r3
 8014c16:	e015      	b.n	8014c44 <pbuf_free+0xfc>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 8014c18:	89fb      	ldrh	r3, [r7, #14]
 8014c1a:	2b03      	cmp	r3, #3
 8014c1c:	d104      	bne.n	8014c28 <pbuf_free+0xe0>
          memp_free(MEMP_PBUF_POOL, p);
 8014c1e:	6879      	ldr	r1, [r7, #4]
 8014c20:	200c      	movs	r0, #12
 8014c22:	f7ff fa37 	bl	8014094 <memp_free>
 8014c26:	e00d      	b.n	8014c44 <pbuf_free+0xfc>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 8014c28:	89fb      	ldrh	r3, [r7, #14]
 8014c2a:	2b01      	cmp	r3, #1
 8014c2c:	d002      	beq.n	8014c34 <pbuf_free+0xec>
 8014c2e:	89fb      	ldrh	r3, [r7, #14]
 8014c30:	2b02      	cmp	r3, #2
 8014c32:	d104      	bne.n	8014c3e <pbuf_free+0xf6>
          memp_free(MEMP_PBUF, p);
 8014c34:	6879      	ldr	r1, [r7, #4]
 8014c36:	200b      	movs	r0, #11
 8014c38:	f7ff fa2c 	bl	8014094 <memp_free>
 8014c3c:	e002      	b.n	8014c44 <pbuf_free+0xfc>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 8014c3e:	6878      	ldr	r0, [r7, #4]
 8014c40:	f7fe ff0e 	bl	8013a60 <mem_free>
        }
      }
      count++;
 8014c44:	7ffb      	ldrb	r3, [r7, #31]
 8014c46:	3301      	adds	r3, #1
 8014c48:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8014c4a:	693b      	ldr	r3, [r7, #16]
 8014c4c:	607b      	str	r3, [r7, #4]
 8014c4e:	e001      	b.n	8014c54 <pbuf_free+0x10c>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 8014c50:	2300      	movs	r3, #0
 8014c52:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	2b00      	cmp	r3, #0
 8014c58:	d1a3      	bne.n	8014ba2 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8014c5a:	7ffb      	ldrb	r3, [r7, #31]
}
 8014c5c:	4618      	mov	r0, r3
 8014c5e:	3720      	adds	r7, #32
 8014c60:	46bd      	mov	sp, r7
 8014c62:	bd80      	pop	{r7, pc}
 8014c64:	08022668 	.word	0x08022668
 8014c68:	080228a0 	.word	0x080228a0
 8014c6c:	080226b4 	.word	0x080226b4
 8014c70:	080228dc 	.word	0x080228dc
 8014c74:	080228f4 	.word	0x080228f4
 8014c78:	0802290c 	.word	0x0802290c

08014c7c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8014c7c:	b480      	push	{r7}
 8014c7e:	b085      	sub	sp, #20
 8014c80:	af00      	add	r7, sp, #0
 8014c82:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8014c84:	2300      	movs	r3, #0
 8014c86:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8014c88:	e005      	b.n	8014c96 <pbuf_clen+0x1a>
    ++len;
 8014c8a:	89fb      	ldrh	r3, [r7, #14]
 8014c8c:	3301      	adds	r3, #1
 8014c8e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	681b      	ldr	r3, [r3, #0]
 8014c94:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d1f6      	bne.n	8014c8a <pbuf_clen+0xe>
  }
  return len;
 8014c9c:	89fb      	ldrh	r3, [r7, #14]
}
 8014c9e:	4618      	mov	r0, r3
 8014ca0:	3714      	adds	r7, #20
 8014ca2:	46bd      	mov	sp, r7
 8014ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ca8:	4770      	bx	lr
	...

08014cac <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8014cac:	b580      	push	{r7, lr}
 8014cae:	b084      	sub	sp, #16
 8014cb0:	af00      	add	r7, sp, #0
 8014cb2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d016      	beq.n	8014ce8 <pbuf_ref+0x3c>
    SYS_ARCH_INC(p->ref, 1);
 8014cba:	f008 fbbd 	bl	801d438 <sys_arch_protect>
 8014cbe:	60f8      	str	r0, [r7, #12]
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	89db      	ldrh	r3, [r3, #14]
 8014cc4:	3301      	adds	r3, #1
 8014cc6:	b29a      	uxth	r2, r3
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	81da      	strh	r2, [r3, #14]
 8014ccc:	68f8      	ldr	r0, [r7, #12]
 8014cce:	f008 fbc1 	bl	801d454 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8014cd2:	687b      	ldr	r3, [r7, #4]
 8014cd4:	89db      	ldrh	r3, [r3, #14]
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d106      	bne.n	8014ce8 <pbuf_ref+0x3c>
 8014cda:	4b05      	ldr	r3, [pc, #20]	; (8014cf0 <pbuf_ref+0x44>)
 8014cdc:	f240 3239 	movw	r2, #825	; 0x339
 8014ce0:	4904      	ldr	r1, [pc, #16]	; (8014cf4 <pbuf_ref+0x48>)
 8014ce2:	4805      	ldr	r0, [pc, #20]	; (8014cf8 <pbuf_ref+0x4c>)
 8014ce4:	f00b f83c 	bl	801fd60 <iprintf>
  }
}
 8014ce8:	bf00      	nop
 8014cea:	3710      	adds	r7, #16
 8014cec:	46bd      	mov	sp, r7
 8014cee:	bd80      	pop	{r7, pc}
 8014cf0:	08022668 	.word	0x08022668
 8014cf4:	08022930 	.word	0x08022930
 8014cf8:	080226b4 	.word	0x080226b4

08014cfc <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8014cfc:	b580      	push	{r7, lr}
 8014cfe:	b084      	sub	sp, #16
 8014d00:	af00      	add	r7, sp, #0
 8014d02:	6078      	str	r0, [r7, #4]
 8014d04:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	2b00      	cmp	r3, #0
 8014d0a:	d002      	beq.n	8014d12 <pbuf_cat+0x16>
 8014d0c:	683b      	ldr	r3, [r7, #0]
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d107      	bne.n	8014d22 <pbuf_cat+0x26>
 8014d12:	4b20      	ldr	r3, [pc, #128]	; (8014d94 <pbuf_cat+0x98>)
 8014d14:	f240 324d 	movw	r2, #845	; 0x34d
 8014d18:	491f      	ldr	r1, [pc, #124]	; (8014d98 <pbuf_cat+0x9c>)
 8014d1a:	4820      	ldr	r0, [pc, #128]	; (8014d9c <pbuf_cat+0xa0>)
 8014d1c:	f00b f820 	bl	801fd60 <iprintf>
 8014d20:	e034      	b.n	8014d8c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	60fb      	str	r3, [r7, #12]
 8014d26:	e00a      	b.n	8014d3e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 8014d28:	68fb      	ldr	r3, [r7, #12]
 8014d2a:	891a      	ldrh	r2, [r3, #8]
 8014d2c:	683b      	ldr	r3, [r7, #0]
 8014d2e:	891b      	ldrh	r3, [r3, #8]
 8014d30:	4413      	add	r3, r2
 8014d32:	b29a      	uxth	r2, r3
 8014d34:	68fb      	ldr	r3, [r7, #12]
 8014d36:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8014d38:	68fb      	ldr	r3, [r7, #12]
 8014d3a:	681b      	ldr	r3, [r3, #0]
 8014d3c:	60fb      	str	r3, [r7, #12]
 8014d3e:	68fb      	ldr	r3, [r7, #12]
 8014d40:	681b      	ldr	r3, [r3, #0]
 8014d42:	2b00      	cmp	r3, #0
 8014d44:	d1f0      	bne.n	8014d28 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8014d46:	68fb      	ldr	r3, [r7, #12]
 8014d48:	891a      	ldrh	r2, [r3, #8]
 8014d4a:	68fb      	ldr	r3, [r7, #12]
 8014d4c:	895b      	ldrh	r3, [r3, #10]
 8014d4e:	429a      	cmp	r2, r3
 8014d50:	d006      	beq.n	8014d60 <pbuf_cat+0x64>
 8014d52:	4b10      	ldr	r3, [pc, #64]	; (8014d94 <pbuf_cat+0x98>)
 8014d54:	f240 3255 	movw	r2, #853	; 0x355
 8014d58:	4911      	ldr	r1, [pc, #68]	; (8014da0 <pbuf_cat+0xa4>)
 8014d5a:	4810      	ldr	r0, [pc, #64]	; (8014d9c <pbuf_cat+0xa0>)
 8014d5c:	f00b f800 	bl	801fd60 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8014d60:	68fb      	ldr	r3, [r7, #12]
 8014d62:	681b      	ldr	r3, [r3, #0]
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	d006      	beq.n	8014d76 <pbuf_cat+0x7a>
 8014d68:	4b0a      	ldr	r3, [pc, #40]	; (8014d94 <pbuf_cat+0x98>)
 8014d6a:	f240 3256 	movw	r2, #854	; 0x356
 8014d6e:	490d      	ldr	r1, [pc, #52]	; (8014da4 <pbuf_cat+0xa8>)
 8014d70:	480a      	ldr	r0, [pc, #40]	; (8014d9c <pbuf_cat+0xa0>)
 8014d72:	f00a fff5 	bl	801fd60 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 8014d76:	68fb      	ldr	r3, [r7, #12]
 8014d78:	891a      	ldrh	r2, [r3, #8]
 8014d7a:	683b      	ldr	r3, [r7, #0]
 8014d7c:	891b      	ldrh	r3, [r3, #8]
 8014d7e:	4413      	add	r3, r2
 8014d80:	b29a      	uxth	r2, r3
 8014d82:	68fb      	ldr	r3, [r7, #12]
 8014d84:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8014d86:	68fb      	ldr	r3, [r7, #12]
 8014d88:	683a      	ldr	r2, [r7, #0]
 8014d8a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8014d8c:	3710      	adds	r7, #16
 8014d8e:	46bd      	mov	sp, r7
 8014d90:	bd80      	pop	{r7, pc}
 8014d92:	bf00      	nop
 8014d94:	08022668 	.word	0x08022668
 8014d98:	08022944 	.word	0x08022944
 8014d9c:	080226b4 	.word	0x080226b4
 8014da0:	0802297c 	.word	0x0802297c
 8014da4:	080229ac 	.word	0x080229ac

08014da8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8014da8:	b580      	push	{r7, lr}
 8014daa:	b084      	sub	sp, #16
 8014dac:	af00      	add	r7, sp, #0
 8014dae:	6078      	str	r0, [r7, #4]
 8014db0:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 8014db2:	2300      	movs	r3, #0
 8014db4:	81fb      	strh	r3, [r7, #14]
 8014db6:	2300      	movs	r3, #0
 8014db8:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	2b00      	cmp	r3, #0
 8014dbe:	d008      	beq.n	8014dd2 <pbuf_copy+0x2a>
 8014dc0:	683b      	ldr	r3, [r7, #0]
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d005      	beq.n	8014dd2 <pbuf_copy+0x2a>
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	891a      	ldrh	r2, [r3, #8]
 8014dca:	683b      	ldr	r3, [r7, #0]
 8014dcc:	891b      	ldrh	r3, [r3, #8]
 8014dce:	429a      	cmp	r2, r3
 8014dd0:	d209      	bcs.n	8014de6 <pbuf_copy+0x3e>
 8014dd2:	4b54      	ldr	r3, [pc, #336]	; (8014f24 <pbuf_copy+0x17c>)
 8014dd4:	f240 32bd 	movw	r2, #957	; 0x3bd
 8014dd8:	4953      	ldr	r1, [pc, #332]	; (8014f28 <pbuf_copy+0x180>)
 8014dda:	4854      	ldr	r0, [pc, #336]	; (8014f2c <pbuf_copy+0x184>)
 8014ddc:	f00a ffc0 	bl	801fd60 <iprintf>
 8014de0:	f06f 030f 	mvn.w	r3, #15
 8014de4:	e099      	b.n	8014f1a <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8014de6:	687b      	ldr	r3, [r7, #4]
 8014de8:	895b      	ldrh	r3, [r3, #10]
 8014dea:	461a      	mov	r2, r3
 8014dec:	89fb      	ldrh	r3, [r7, #14]
 8014dee:	1ad2      	subs	r2, r2, r3
 8014df0:	683b      	ldr	r3, [r7, #0]
 8014df2:	895b      	ldrh	r3, [r3, #10]
 8014df4:	4619      	mov	r1, r3
 8014df6:	89bb      	ldrh	r3, [r7, #12]
 8014df8:	1acb      	subs	r3, r1, r3
 8014dfa:	429a      	cmp	r2, r3
 8014dfc:	db05      	blt.n	8014e0a <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8014dfe:	683b      	ldr	r3, [r7, #0]
 8014e00:	895a      	ldrh	r2, [r3, #10]
 8014e02:	89bb      	ldrh	r3, [r7, #12]
 8014e04:	1ad3      	subs	r3, r2, r3
 8014e06:	817b      	strh	r3, [r7, #10]
 8014e08:	e004      	b.n	8014e14 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	895a      	ldrh	r2, [r3, #10]
 8014e0e:	89fb      	ldrh	r3, [r7, #14]
 8014e10:	1ad3      	subs	r3, r2, r3
 8014e12:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	685a      	ldr	r2, [r3, #4]
 8014e18:	89fb      	ldrh	r3, [r7, #14]
 8014e1a:	18d0      	adds	r0, r2, r3
 8014e1c:	683b      	ldr	r3, [r7, #0]
 8014e1e:	685a      	ldr	r2, [r3, #4]
 8014e20:	89bb      	ldrh	r3, [r7, #12]
 8014e22:	4413      	add	r3, r2
 8014e24:	897a      	ldrh	r2, [r7, #10]
 8014e26:	4619      	mov	r1, r3
 8014e28:	f00a fedf 	bl	801fbea <memcpy>
    offset_to += len;
 8014e2c:	89fa      	ldrh	r2, [r7, #14]
 8014e2e:	897b      	ldrh	r3, [r7, #10]
 8014e30:	4413      	add	r3, r2
 8014e32:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 8014e34:	89ba      	ldrh	r2, [r7, #12]
 8014e36:	897b      	ldrh	r3, [r7, #10]
 8014e38:	4413      	add	r3, r2
 8014e3a:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	895b      	ldrh	r3, [r3, #10]
 8014e40:	89fa      	ldrh	r2, [r7, #14]
 8014e42:	429a      	cmp	r2, r3
 8014e44:	d906      	bls.n	8014e54 <pbuf_copy+0xac>
 8014e46:	4b37      	ldr	r3, [pc, #220]	; (8014f24 <pbuf_copy+0x17c>)
 8014e48:	f240 32cd 	movw	r2, #973	; 0x3cd
 8014e4c:	4938      	ldr	r1, [pc, #224]	; (8014f30 <pbuf_copy+0x188>)
 8014e4e:	4837      	ldr	r0, [pc, #220]	; (8014f2c <pbuf_copy+0x184>)
 8014e50:	f00a ff86 	bl	801fd60 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8014e54:	683b      	ldr	r3, [r7, #0]
 8014e56:	895b      	ldrh	r3, [r3, #10]
 8014e58:	89ba      	ldrh	r2, [r7, #12]
 8014e5a:	429a      	cmp	r2, r3
 8014e5c:	d906      	bls.n	8014e6c <pbuf_copy+0xc4>
 8014e5e:	4b31      	ldr	r3, [pc, #196]	; (8014f24 <pbuf_copy+0x17c>)
 8014e60:	f240 32ce 	movw	r2, #974	; 0x3ce
 8014e64:	4933      	ldr	r1, [pc, #204]	; (8014f34 <pbuf_copy+0x18c>)
 8014e66:	4831      	ldr	r0, [pc, #196]	; (8014f2c <pbuf_copy+0x184>)
 8014e68:	f00a ff7a 	bl	801fd60 <iprintf>
    if (offset_from >= p_from->len) {
 8014e6c:	683b      	ldr	r3, [r7, #0]
 8014e6e:	895b      	ldrh	r3, [r3, #10]
 8014e70:	89ba      	ldrh	r2, [r7, #12]
 8014e72:	429a      	cmp	r2, r3
 8014e74:	d304      	bcc.n	8014e80 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 8014e76:	2300      	movs	r3, #0
 8014e78:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 8014e7a:	683b      	ldr	r3, [r7, #0]
 8014e7c:	681b      	ldr	r3, [r3, #0]
 8014e7e:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	895b      	ldrh	r3, [r3, #10]
 8014e84:	89fa      	ldrh	r2, [r7, #14]
 8014e86:	429a      	cmp	r2, r3
 8014e88:	d114      	bne.n	8014eb4 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 8014e8a:	2300      	movs	r3, #0
 8014e8c:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	681b      	ldr	r3, [r3, #0]
 8014e92:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	2b00      	cmp	r3, #0
 8014e98:	d10c      	bne.n	8014eb4 <pbuf_copy+0x10c>
 8014e9a:	683b      	ldr	r3, [r7, #0]
 8014e9c:	2b00      	cmp	r3, #0
 8014e9e:	d009      	beq.n	8014eb4 <pbuf_copy+0x10c>
 8014ea0:	4b20      	ldr	r3, [pc, #128]	; (8014f24 <pbuf_copy+0x17c>)
 8014ea2:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8014ea6:	4924      	ldr	r1, [pc, #144]	; (8014f38 <pbuf_copy+0x190>)
 8014ea8:	4820      	ldr	r0, [pc, #128]	; (8014f2c <pbuf_copy+0x184>)
 8014eaa:	f00a ff59 	bl	801fd60 <iprintf>
 8014eae:	f06f 030f 	mvn.w	r3, #15
 8014eb2:	e032      	b.n	8014f1a <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8014eb4:	683b      	ldr	r3, [r7, #0]
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	d013      	beq.n	8014ee2 <pbuf_copy+0x13a>
 8014eba:	683b      	ldr	r3, [r7, #0]
 8014ebc:	895a      	ldrh	r2, [r3, #10]
 8014ebe:	683b      	ldr	r3, [r7, #0]
 8014ec0:	891b      	ldrh	r3, [r3, #8]
 8014ec2:	429a      	cmp	r2, r3
 8014ec4:	d10d      	bne.n	8014ee2 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8014ec6:	683b      	ldr	r3, [r7, #0]
 8014ec8:	681b      	ldr	r3, [r3, #0]
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d009      	beq.n	8014ee2 <pbuf_copy+0x13a>
 8014ece:	4b15      	ldr	r3, [pc, #84]	; (8014f24 <pbuf_copy+0x17c>)
 8014ed0:	f240 32de 	movw	r2, #990	; 0x3de
 8014ed4:	4919      	ldr	r1, [pc, #100]	; (8014f3c <pbuf_copy+0x194>)
 8014ed6:	4815      	ldr	r0, [pc, #84]	; (8014f2c <pbuf_copy+0x184>)
 8014ed8:	f00a ff42 	bl	801fd60 <iprintf>
 8014edc:	f06f 0305 	mvn.w	r3, #5
 8014ee0:	e01b      	b.n	8014f1a <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	2b00      	cmp	r3, #0
 8014ee6:	d013      	beq.n	8014f10 <pbuf_copy+0x168>
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	895a      	ldrh	r2, [r3, #10]
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	891b      	ldrh	r3, [r3, #8]
 8014ef0:	429a      	cmp	r2, r3
 8014ef2:	d10d      	bne.n	8014f10 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	681b      	ldr	r3, [r3, #0]
 8014ef8:	2b00      	cmp	r3, #0
 8014efa:	d009      	beq.n	8014f10 <pbuf_copy+0x168>
 8014efc:	4b09      	ldr	r3, [pc, #36]	; (8014f24 <pbuf_copy+0x17c>)
 8014efe:	f240 32e3 	movw	r2, #995	; 0x3e3
 8014f02:	490e      	ldr	r1, [pc, #56]	; (8014f3c <pbuf_copy+0x194>)
 8014f04:	4809      	ldr	r0, [pc, #36]	; (8014f2c <pbuf_copy+0x184>)
 8014f06:	f00a ff2b 	bl	801fd60 <iprintf>
 8014f0a:	f06f 0305 	mvn.w	r3, #5
 8014f0e:	e004      	b.n	8014f1a <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8014f10:	683b      	ldr	r3, [r7, #0]
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	f47f af67 	bne.w	8014de6 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8014f18:	2300      	movs	r3, #0
}
 8014f1a:	4618      	mov	r0, r3
 8014f1c:	3710      	adds	r7, #16
 8014f1e:	46bd      	mov	sp, r7
 8014f20:	bd80      	pop	{r7, pc}
 8014f22:	bf00      	nop
 8014f24:	08022668 	.word	0x08022668
 8014f28:	080229f8 	.word	0x080229f8
 8014f2c:	080226b4 	.word	0x080226b4
 8014f30:	08022a28 	.word	0x08022a28
 8014f34:	08022a40 	.word	0x08022a40
 8014f38:	08022a5c 	.word	0x08022a5c
 8014f3c:	08022a6c 	.word	0x08022a6c

08014f40 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8014f40:	b580      	push	{r7, lr}
 8014f42:	b088      	sub	sp, #32
 8014f44:	af00      	add	r7, sp, #0
 8014f46:	60f8      	str	r0, [r7, #12]
 8014f48:	60b9      	str	r1, [r7, #8]
 8014f4a:	4611      	mov	r1, r2
 8014f4c:	461a      	mov	r2, r3
 8014f4e:	460b      	mov	r3, r1
 8014f50:	80fb      	strh	r3, [r7, #6]
 8014f52:	4613      	mov	r3, r2
 8014f54:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8014f56:	2300      	movs	r3, #0
 8014f58:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8014f5a:	68fb      	ldr	r3, [r7, #12]
 8014f5c:	2b00      	cmp	r3, #0
 8014f5e:	d108      	bne.n	8014f72 <pbuf_copy_partial+0x32>
 8014f60:	4b30      	ldr	r3, [pc, #192]	; (8015024 <pbuf_copy_partial+0xe4>)
 8014f62:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8014f66:	4930      	ldr	r1, [pc, #192]	; (8015028 <pbuf_copy_partial+0xe8>)
 8014f68:	4830      	ldr	r0, [pc, #192]	; (801502c <pbuf_copy_partial+0xec>)
 8014f6a:	f00a fef9 	bl	801fd60 <iprintf>
 8014f6e:	2300      	movs	r3, #0
 8014f70:	e054      	b.n	801501c <pbuf_copy_partial+0xdc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8014f72:	68bb      	ldr	r3, [r7, #8]
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d108      	bne.n	8014f8a <pbuf_copy_partial+0x4a>
 8014f78:	4b2a      	ldr	r3, [pc, #168]	; (8015024 <pbuf_copy_partial+0xe4>)
 8014f7a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8014f7e:	492c      	ldr	r1, [pc, #176]	; (8015030 <pbuf_copy_partial+0xf0>)
 8014f80:	482a      	ldr	r0, [pc, #168]	; (801502c <pbuf_copy_partial+0xec>)
 8014f82:	f00a feed 	bl	801fd60 <iprintf>
 8014f86:	2300      	movs	r3, #0
 8014f88:	e048      	b.n	801501c <pbuf_copy_partial+0xdc>

  left = 0;
 8014f8a:	2300      	movs	r3, #0
 8014f8c:	837b      	strh	r3, [r7, #26]

  if ((buf == NULL) || (dataptr == NULL)) {
 8014f8e:	68fb      	ldr	r3, [r7, #12]
 8014f90:	2b00      	cmp	r3, #0
 8014f92:	d002      	beq.n	8014f9a <pbuf_copy_partial+0x5a>
 8014f94:	68bb      	ldr	r3, [r7, #8]
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	d101      	bne.n	8014f9e <pbuf_copy_partial+0x5e>
    return 0;
 8014f9a:	2300      	movs	r3, #0
 8014f9c:	e03e      	b.n	801501c <pbuf_copy_partial+0xdc>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8014f9e:	68fb      	ldr	r3, [r7, #12]
 8014fa0:	61fb      	str	r3, [r7, #28]
 8014fa2:	e034      	b.n	801500e <pbuf_copy_partial+0xce>
    if ((offset != 0) && (offset >= p->len)) {
 8014fa4:	88bb      	ldrh	r3, [r7, #4]
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	d00a      	beq.n	8014fc0 <pbuf_copy_partial+0x80>
 8014faa:	69fb      	ldr	r3, [r7, #28]
 8014fac:	895b      	ldrh	r3, [r3, #10]
 8014fae:	88ba      	ldrh	r2, [r7, #4]
 8014fb0:	429a      	cmp	r2, r3
 8014fb2:	d305      	bcc.n	8014fc0 <pbuf_copy_partial+0x80>
      /* don't copy from this buffer -> on to the next */
      offset -= p->len;
 8014fb4:	69fb      	ldr	r3, [r7, #28]
 8014fb6:	895b      	ldrh	r3, [r3, #10]
 8014fb8:	88ba      	ldrh	r2, [r7, #4]
 8014fba:	1ad3      	subs	r3, r2, r3
 8014fbc:	80bb      	strh	r3, [r7, #4]
 8014fbe:	e023      	b.n	8015008 <pbuf_copy_partial+0xc8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = p->len - offset;
 8014fc0:	69fb      	ldr	r3, [r7, #28]
 8014fc2:	895a      	ldrh	r2, [r3, #10]
 8014fc4:	88bb      	ldrh	r3, [r7, #4]
 8014fc6:	1ad3      	subs	r3, r2, r3
 8014fc8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8014fca:	8b3a      	ldrh	r2, [r7, #24]
 8014fcc:	88fb      	ldrh	r3, [r7, #6]
 8014fce:	429a      	cmp	r2, r3
 8014fd0:	d901      	bls.n	8014fd6 <pbuf_copy_partial+0x96>
        buf_copy_len = len;
 8014fd2:	88fb      	ldrh	r3, [r7, #6]
 8014fd4:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 8014fd6:	8b7b      	ldrh	r3, [r7, #26]
 8014fd8:	68ba      	ldr	r2, [r7, #8]
 8014fda:	18d0      	adds	r0, r2, r3
 8014fdc:	69fb      	ldr	r3, [r7, #28]
 8014fde:	685a      	ldr	r2, [r3, #4]
 8014fe0:	88bb      	ldrh	r3, [r7, #4]
 8014fe2:	4413      	add	r3, r2
 8014fe4:	8b3a      	ldrh	r2, [r7, #24]
 8014fe6:	4619      	mov	r1, r3
 8014fe8:	f00a fdff 	bl	801fbea <memcpy>
      copied_total += buf_copy_len;
 8014fec:	8afa      	ldrh	r2, [r7, #22]
 8014fee:	8b3b      	ldrh	r3, [r7, #24]
 8014ff0:	4413      	add	r3, r2
 8014ff2:	82fb      	strh	r3, [r7, #22]
      left += buf_copy_len;
 8014ff4:	8b7a      	ldrh	r2, [r7, #26]
 8014ff6:	8b3b      	ldrh	r3, [r7, #24]
 8014ff8:	4413      	add	r3, r2
 8014ffa:	837b      	strh	r3, [r7, #26]
      len -= buf_copy_len;
 8014ffc:	88fa      	ldrh	r2, [r7, #6]
 8014ffe:	8b3b      	ldrh	r3, [r7, #24]
 8015000:	1ad3      	subs	r3, r2, r3
 8015002:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8015004:	2300      	movs	r3, #0
 8015006:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8015008:	69fb      	ldr	r3, [r7, #28]
 801500a:	681b      	ldr	r3, [r3, #0]
 801500c:	61fb      	str	r3, [r7, #28]
 801500e:	88fb      	ldrh	r3, [r7, #6]
 8015010:	2b00      	cmp	r3, #0
 8015012:	d002      	beq.n	801501a <pbuf_copy_partial+0xda>
 8015014:	69fb      	ldr	r3, [r7, #28]
 8015016:	2b00      	cmp	r3, #0
 8015018:	d1c4      	bne.n	8014fa4 <pbuf_copy_partial+0x64>
    }
  }
  return copied_total;
 801501a:	8afb      	ldrh	r3, [r7, #22]
}
 801501c:	4618      	mov	r0, r3
 801501e:	3720      	adds	r7, #32
 8015020:	46bd      	mov	sp, r7
 8015022:	bd80      	pop	{r7, pc}
 8015024:	08022668 	.word	0x08022668
 8015028:	08022a98 	.word	0x08022a98
 801502c:	080226b4 	.word	0x080226b4
 8015030:	08022ab8 	.word	0x08022ab8

08015034 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8015034:	b480      	push	{r7}
 8015036:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8015038:	bf00      	nop
 801503a:	46bd      	mov	sp, r7
 801503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015040:	4770      	bx	lr
	...

08015044 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8015044:	b580      	push	{r7, lr}
 8015046:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8015048:	f000 ffb6 	bl	8015fb8 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 801504c:	4b07      	ldr	r3, [pc, #28]	; (801506c <tcp_tmr+0x28>)
 801504e:	781b      	ldrb	r3, [r3, #0]
 8015050:	3301      	adds	r3, #1
 8015052:	b2da      	uxtb	r2, r3
 8015054:	4b05      	ldr	r3, [pc, #20]	; (801506c <tcp_tmr+0x28>)
 8015056:	701a      	strb	r2, [r3, #0]
 8015058:	4b04      	ldr	r3, [pc, #16]	; (801506c <tcp_tmr+0x28>)
 801505a:	781b      	ldrb	r3, [r3, #0]
 801505c:	f003 0301 	and.w	r3, r3, #1
 8015060:	2b00      	cmp	r3, #0
 8015062:	d001      	beq.n	8015068 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8015064:	f000 fce8 	bl	8015a38 <tcp_slowtmr>
  }
}
 8015068:	bf00      	nop
 801506a:	bd80      	pop	{r7, pc}
 801506c:	2000cb15 	.word	0x2000cb15

08015070 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8015070:	b480      	push	{r7}
 8015072:	b085      	sub	sp, #20
 8015074:	af00      	add	r7, sp, #0
 8015076:	6078      	str	r0, [r7, #4]
 8015078:	6039      	str	r1, [r7, #0]
   struct tcp_pcb *pcb;
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	60fb      	str	r3, [r7, #12]
 801507e:	e00a      	b.n	8015096 <tcp_remove_listener+0x26>
      if (pcb->listener == lpcb) {
 8015080:	68fb      	ldr	r3, [r7, #12]
 8015082:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015084:	683a      	ldr	r2, [r7, #0]
 8015086:	429a      	cmp	r2, r3
 8015088:	d102      	bne.n	8015090 <tcp_remove_listener+0x20>
         pcb->listener = NULL;
 801508a:	68fb      	ldr	r3, [r7, #12]
 801508c:	2200      	movs	r2, #0
 801508e:	679a      	str	r2, [r3, #120]	; 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8015090:	68fb      	ldr	r3, [r7, #12]
 8015092:	68db      	ldr	r3, [r3, #12]
 8015094:	60fb      	str	r3, [r7, #12]
 8015096:	68fb      	ldr	r3, [r7, #12]
 8015098:	2b00      	cmp	r3, #0
 801509a:	d1f1      	bne.n	8015080 <tcp_remove_listener+0x10>
      }
   }
}
 801509c:	bf00      	nop
 801509e:	3714      	adds	r7, #20
 80150a0:	46bd      	mov	sp, r7
 80150a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150a6:	4770      	bx	lr

080150a8 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 80150a8:	b580      	push	{r7, lr}
 80150aa:	b084      	sub	sp, #16
 80150ac:	af00      	add	r7, sp, #0
 80150ae:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80150b0:	687b      	ldr	r3, [r7, #4]
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d105      	bne.n	80150c2 <tcp_listen_closed+0x1a>
 80150b6:	4b13      	ldr	r3, [pc, #76]	; (8015104 <tcp_listen_closed+0x5c>)
 80150b8:	22c0      	movs	r2, #192	; 0xc0
 80150ba:	4913      	ldr	r1, [pc, #76]	; (8015108 <tcp_listen_closed+0x60>)
 80150bc:	4813      	ldr	r0, [pc, #76]	; (801510c <tcp_listen_closed+0x64>)
 80150be:	f00a fe4f 	bl	801fd60 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	7d1b      	ldrb	r3, [r3, #20]
 80150c6:	2b01      	cmp	r3, #1
 80150c8:	d005      	beq.n	80150d6 <tcp_listen_closed+0x2e>
 80150ca:	4b0e      	ldr	r3, [pc, #56]	; (8015104 <tcp_listen_closed+0x5c>)
 80150cc:	22c1      	movs	r2, #193	; 0xc1
 80150ce:	4910      	ldr	r1, [pc, #64]	; (8015110 <tcp_listen_closed+0x68>)
 80150d0:	480e      	ldr	r0, [pc, #56]	; (801510c <tcp_listen_closed+0x64>)
 80150d2:	f00a fe45 	bl	801fd60 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80150d6:	2301      	movs	r3, #1
 80150d8:	60fb      	str	r3, [r7, #12]
 80150da:	e00b      	b.n	80150f4 <tcp_listen_closed+0x4c>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 80150dc:	4a0d      	ldr	r2, [pc, #52]	; (8015114 <tcp_listen_closed+0x6c>)
 80150de:	68fb      	ldr	r3, [r7, #12]
 80150e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	6879      	ldr	r1, [r7, #4]
 80150e8:	4618      	mov	r0, r3
 80150ea:	f7ff ffc1 	bl	8015070 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80150ee:	68fb      	ldr	r3, [r7, #12]
 80150f0:	3301      	adds	r3, #1
 80150f2:	60fb      	str	r3, [r7, #12]
 80150f4:	68fb      	ldr	r3, [r7, #12]
 80150f6:	2b03      	cmp	r3, #3
 80150f8:	d9f0      	bls.n	80150dc <tcp_listen_closed+0x34>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80150fa:	bf00      	nop
 80150fc:	3710      	adds	r7, #16
 80150fe:	46bd      	mov	sp, r7
 8015100:	bd80      	pop	{r7, pc}
 8015102:	bf00      	nop
 8015104:	08022bec 	.word	0x08022bec
 8015108:	08022c1c 	.word	0x08022c1c
 801510c:	08022c28 	.word	0x08022c28
 8015110:	08022c50 	.word	0x08022c50
 8015114:	08024198 	.word	0x08024198

08015118 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8015118:	b5b0      	push	{r4, r5, r7, lr}
 801511a:	b086      	sub	sp, #24
 801511c:	af02      	add	r7, sp, #8
 801511e:	6078      	str	r0, [r7, #4]
 8015120:	460b      	mov	r3, r1
 8015122:	70fb      	strb	r3, [r7, #3]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8015124:	78fb      	ldrb	r3, [r7, #3]
 8015126:	2b00      	cmp	r3, #0
 8015128:	d075      	beq.n	8015216 <tcp_close_shutdown+0xfe>
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	7d1b      	ldrb	r3, [r3, #20]
 801512e:	2b04      	cmp	r3, #4
 8015130:	d003      	beq.n	801513a <tcp_close_shutdown+0x22>
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	7d1b      	ldrb	r3, [r3, #20]
 8015136:	2b07      	cmp	r3, #7
 8015138:	d16d      	bne.n	8015216 <tcp_close_shutdown+0xfe>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801513e:	2b00      	cmp	r3, #0
 8015140:	d104      	bne.n	801514c <tcp_close_shutdown+0x34>
 8015142:	687b      	ldr	r3, [r7, #4]
 8015144:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015146:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801514a:	d064      	beq.n	8015216 <tcp_close_shutdown+0xfe>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	7e9b      	ldrb	r3, [r3, #26]
 8015150:	f003 0310 	and.w	r3, r3, #16
 8015154:	2b00      	cmp	r3, #0
 8015156:	d106      	bne.n	8015166 <tcp_close_shutdown+0x4e>
 8015158:	4b59      	ldr	r3, [pc, #356]	; (80152c0 <tcp_close_shutdown+0x1a8>)
 801515a:	f240 120f 	movw	r2, #271	; 0x10f
 801515e:	4959      	ldr	r1, [pc, #356]	; (80152c4 <tcp_close_shutdown+0x1ac>)
 8015160:	4859      	ldr	r0, [pc, #356]	; (80152c8 <tcp_close_shutdown+0x1b0>)
 8015162:	f00a fdfd 	bl	801fd60 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8015166:	687b      	ldr	r3, [r7, #4]
 8015168:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 801516e:	687c      	ldr	r4, [r7, #4]
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	1d1d      	adds	r5, r3, #4
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	8adb      	ldrh	r3, [r3, #22]
 8015178:	687a      	ldr	r2, [r7, #4]
 801517a:	8b12      	ldrh	r2, [r2, #24]
 801517c:	9201      	str	r2, [sp, #4]
 801517e:	9300      	str	r3, [sp, #0]
 8015180:	462b      	mov	r3, r5
 8015182:	4622      	mov	r2, r4
 8015184:	f004 ff1a 	bl	8019fbc <tcp_rst>
               pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8015188:	6878      	ldr	r0, [r7, #4]
 801518a:	f001 fa4b 	bl	8016624 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801518e:	4b4f      	ldr	r3, [pc, #316]	; (80152cc <tcp_close_shutdown+0x1b4>)
 8015190:	681b      	ldr	r3, [r3, #0]
 8015192:	687a      	ldr	r2, [r7, #4]
 8015194:	429a      	cmp	r2, r3
 8015196:	d105      	bne.n	80151a4 <tcp_close_shutdown+0x8c>
 8015198:	4b4c      	ldr	r3, [pc, #304]	; (80152cc <tcp_close_shutdown+0x1b4>)
 801519a:	681b      	ldr	r3, [r3, #0]
 801519c:	68db      	ldr	r3, [r3, #12]
 801519e:	4a4b      	ldr	r2, [pc, #300]	; (80152cc <tcp_close_shutdown+0x1b4>)
 80151a0:	6013      	str	r3, [r2, #0]
 80151a2:	e013      	b.n	80151cc <tcp_close_shutdown+0xb4>
 80151a4:	4b49      	ldr	r3, [pc, #292]	; (80152cc <tcp_close_shutdown+0x1b4>)
 80151a6:	681b      	ldr	r3, [r3, #0]
 80151a8:	60fb      	str	r3, [r7, #12]
 80151aa:	e00c      	b.n	80151c6 <tcp_close_shutdown+0xae>
 80151ac:	68fb      	ldr	r3, [r7, #12]
 80151ae:	68db      	ldr	r3, [r3, #12]
 80151b0:	687a      	ldr	r2, [r7, #4]
 80151b2:	429a      	cmp	r2, r3
 80151b4:	d104      	bne.n	80151c0 <tcp_close_shutdown+0xa8>
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	68da      	ldr	r2, [r3, #12]
 80151ba:	68fb      	ldr	r3, [r7, #12]
 80151bc:	60da      	str	r2, [r3, #12]
 80151be:	e005      	b.n	80151cc <tcp_close_shutdown+0xb4>
 80151c0:	68fb      	ldr	r3, [r7, #12]
 80151c2:	68db      	ldr	r3, [r3, #12]
 80151c4:	60fb      	str	r3, [r7, #12]
 80151c6:	68fb      	ldr	r3, [r7, #12]
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	d1ef      	bne.n	80151ac <tcp_close_shutdown+0x94>
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	2200      	movs	r2, #0
 80151d0:	60da      	str	r2, [r3, #12]
 80151d2:	4b3f      	ldr	r3, [pc, #252]	; (80152d0 <tcp_close_shutdown+0x1b8>)
 80151d4:	2201      	movs	r2, #1
 80151d6:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	7d1b      	ldrb	r3, [r3, #20]
 80151dc:	2b04      	cmp	r3, #4
 80151de:	d10c      	bne.n	80151fa <tcp_close_shutdown+0xe2>
        /* move to TIME_WAIT since we close actively */
        pcb->state = TIME_WAIT;
 80151e0:	687b      	ldr	r3, [r7, #4]
 80151e2:	220a      	movs	r2, #10
 80151e4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80151e6:	4b3b      	ldr	r3, [pc, #236]	; (80152d4 <tcp_close_shutdown+0x1bc>)
 80151e8:	681a      	ldr	r2, [r3, #0]
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	60da      	str	r2, [r3, #12]
 80151ee:	4a39      	ldr	r2, [pc, #228]	; (80152d4 <tcp_close_shutdown+0x1bc>)
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	6013      	str	r3, [r2, #0]
 80151f4:	f005 f934 	bl	801a460 <tcp_timer_needed>
 80151f8:	e00b      	b.n	8015212 <tcp_close_shutdown+0xfa>
      } else {
        /* CLOSE_WAIT: deallocate the pcb since we already sent a RST for it */
        if (tcp_input_pcb == pcb) {
 80151fa:	4b37      	ldr	r3, [pc, #220]	; (80152d8 <tcp_close_shutdown+0x1c0>)
 80151fc:	681b      	ldr	r3, [r3, #0]
 80151fe:	687a      	ldr	r2, [r7, #4]
 8015200:	429a      	cmp	r2, r3
 8015202:	d102      	bne.n	801520a <tcp_close_shutdown+0xf2>
          /* prevent using a deallocated pcb: free it from tcp_input later */
          tcp_trigger_input_pcb_close();
 8015204:	f003 fd72 	bl	8018cec <tcp_trigger_input_pcb_close>
 8015208:	e003      	b.n	8015212 <tcp_close_shutdown+0xfa>
        } else {
          memp_free(MEMP_TCP_PCB, pcb);
 801520a:	6879      	ldr	r1, [r7, #4]
 801520c:	2001      	movs	r0, #1
 801520e:	f7fe ff41 	bl	8014094 <memp_free>
        }
      }
      return ERR_OK;
 8015212:	2300      	movs	r3, #0
 8015214:	e050      	b.n	80152b8 <tcp_close_shutdown+0x1a0>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	7d1b      	ldrb	r3, [r3, #20]
 801521a:	2b01      	cmp	r3, #1
 801521c:	d02e      	beq.n	801527c <tcp_close_shutdown+0x164>
 801521e:	2b02      	cmp	r3, #2
 8015220:	d038      	beq.n	8015294 <tcp_close_shutdown+0x17c>
 8015222:	2b00      	cmp	r3, #0
 8015224:	d142      	bne.n	80152ac <tcp_close_shutdown+0x194>
     * and the user needs some way to free it should the need arise.
     * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
     * or for a pcb that has been used and then entered the CLOSED state
     * is erroneous, but this should never happen as the pcb has in those cases
     * been freed, and so any remaining handles are bogus. */
    if (pcb->local_port != 0) {
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	8adb      	ldrh	r3, [r3, #22]
 801522a:	2b00      	cmp	r3, #0
 801522c:	d021      	beq.n	8015272 <tcp_close_shutdown+0x15a>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801522e:	4b2b      	ldr	r3, [pc, #172]	; (80152dc <tcp_close_shutdown+0x1c4>)
 8015230:	681b      	ldr	r3, [r3, #0]
 8015232:	687a      	ldr	r2, [r7, #4]
 8015234:	429a      	cmp	r2, r3
 8015236:	d105      	bne.n	8015244 <tcp_close_shutdown+0x12c>
 8015238:	4b28      	ldr	r3, [pc, #160]	; (80152dc <tcp_close_shutdown+0x1c4>)
 801523a:	681b      	ldr	r3, [r3, #0]
 801523c:	68db      	ldr	r3, [r3, #12]
 801523e:	4a27      	ldr	r2, [pc, #156]	; (80152dc <tcp_close_shutdown+0x1c4>)
 8015240:	6013      	str	r3, [r2, #0]
 8015242:	e013      	b.n	801526c <tcp_close_shutdown+0x154>
 8015244:	4b25      	ldr	r3, [pc, #148]	; (80152dc <tcp_close_shutdown+0x1c4>)
 8015246:	681b      	ldr	r3, [r3, #0]
 8015248:	60bb      	str	r3, [r7, #8]
 801524a:	e00c      	b.n	8015266 <tcp_close_shutdown+0x14e>
 801524c:	68bb      	ldr	r3, [r7, #8]
 801524e:	68db      	ldr	r3, [r3, #12]
 8015250:	687a      	ldr	r2, [r7, #4]
 8015252:	429a      	cmp	r2, r3
 8015254:	d104      	bne.n	8015260 <tcp_close_shutdown+0x148>
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	68da      	ldr	r2, [r3, #12]
 801525a:	68bb      	ldr	r3, [r7, #8]
 801525c:	60da      	str	r2, [r3, #12]
 801525e:	e005      	b.n	801526c <tcp_close_shutdown+0x154>
 8015260:	68bb      	ldr	r3, [r7, #8]
 8015262:	68db      	ldr	r3, [r3, #12]
 8015264:	60bb      	str	r3, [r7, #8]
 8015266:	68bb      	ldr	r3, [r7, #8]
 8015268:	2b00      	cmp	r3, #0
 801526a:	d1ef      	bne.n	801524c <tcp_close_shutdown+0x134>
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	2200      	movs	r2, #0
 8015270:	60da      	str	r2, [r3, #12]
    }
    memp_free(MEMP_TCP_PCB, pcb);
 8015272:	6879      	ldr	r1, [r7, #4]
 8015274:	2001      	movs	r0, #1
 8015276:	f7fe ff0d 	bl	8014094 <memp_free>
    break;
 801527a:	e01c      	b.n	80152b6 <tcp_close_shutdown+0x19e>
  case LISTEN:
    tcp_listen_closed(pcb);
 801527c:	6878      	ldr	r0, [r7, #4]
 801527e:	f7ff ff13 	bl	80150a8 <tcp_listen_closed>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8015282:	6879      	ldr	r1, [r7, #4]
 8015284:	4816      	ldr	r0, [pc, #88]	; (80152e0 <tcp_close_shutdown+0x1c8>)
 8015286:	f001 fa0f 	bl	80166a8 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 801528a:	6879      	ldr	r1, [r7, #4]
 801528c:	2002      	movs	r0, #2
 801528e:	f7fe ff01 	bl	8014094 <memp_free>
    break;
 8015292:	e010      	b.n	80152b6 <tcp_close_shutdown+0x19e>
  case SYN_SENT:
    TCP_PCB_REMOVE_ACTIVE(pcb);
 8015294:	6879      	ldr	r1, [r7, #4]
 8015296:	480d      	ldr	r0, [pc, #52]	; (80152cc <tcp_close_shutdown+0x1b4>)
 8015298:	f001 fa06 	bl	80166a8 <tcp_pcb_remove>
 801529c:	4b0c      	ldr	r3, [pc, #48]	; (80152d0 <tcp_close_shutdown+0x1b8>)
 801529e:	2201      	movs	r2, #1
 80152a0:	701a      	strb	r2, [r3, #0]
    memp_free(MEMP_TCP_PCB, pcb);
 80152a2:	6879      	ldr	r1, [r7, #4]
 80152a4:	2001      	movs	r0, #1
 80152a6:	f7fe fef5 	bl	8014094 <memp_free>
    MIB2_STATS_INC(mib2.tcpattemptfails);
    break;
 80152aa:	e004      	b.n	80152b6 <tcp_close_shutdown+0x19e>
  default:
    return tcp_close_shutdown_fin(pcb);
 80152ac:	6878      	ldr	r0, [r7, #4]
 80152ae:	f000 f819 	bl	80152e4 <tcp_close_shutdown_fin>
 80152b2:	4603      	mov	r3, r0
 80152b4:	e000      	b.n	80152b8 <tcp_close_shutdown+0x1a0>
  }
  return ERR_OK;
 80152b6:	2300      	movs	r3, #0
}
 80152b8:	4618      	mov	r0, r3
 80152ba:	3710      	adds	r7, #16
 80152bc:	46bd      	mov	sp, r7
 80152be:	bdb0      	pop	{r4, r5, r7, pc}
 80152c0:	08022bec 	.word	0x08022bec
 80152c4:	08022c68 	.word	0x08022c68
 80152c8:	08022c28 	.word	0x08022c28
 80152cc:	200161dc 	.word	0x200161dc
 80152d0:	200161d8 	.word	0x200161d8
 80152d4:	200161ec 	.word	0x200161ec
 80152d8:	200161f0 	.word	0x200161f0
 80152dc:	200161e8 	.word	0x200161e8
 80152e0:	200161e4 	.word	0x200161e4

080152e4 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80152e4:	b580      	push	{r7, lr}
 80152e6:	b084      	sub	sp, #16
 80152e8:	af00      	add	r7, sp, #0
 80152ea:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d106      	bne.n	8015300 <tcp_close_shutdown_fin+0x1c>
 80152f2:	4b2c      	ldr	r3, [pc, #176]	; (80153a4 <tcp_close_shutdown_fin+0xc0>)
 80152f4:	f240 124d 	movw	r2, #333	; 0x14d
 80152f8:	492b      	ldr	r1, [pc, #172]	; (80153a8 <tcp_close_shutdown_fin+0xc4>)
 80152fa:	482c      	ldr	r0, [pc, #176]	; (80153ac <tcp_close_shutdown_fin+0xc8>)
 80152fc:	f00a fd30 	bl	801fd60 <iprintf>

  switch (pcb->state) {
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	7d1b      	ldrb	r3, [r3, #20]
 8015304:	2b04      	cmp	r3, #4
 8015306:	d010      	beq.n	801532a <tcp_close_shutdown_fin+0x46>
 8015308:	2b07      	cmp	r3, #7
 801530a:	d01b      	beq.n	8015344 <tcp_close_shutdown_fin+0x60>
 801530c:	2b03      	cmp	r3, #3
 801530e:	d126      	bne.n	801535e <tcp_close_shutdown_fin+0x7a>
  case SYN_RCVD:
    err = tcp_send_fin(pcb);
 8015310:	6878      	ldr	r0, [r7, #4]
 8015312:	f003 fd77 	bl	8018e04 <tcp_send_fin>
 8015316:	4603      	mov	r3, r0
 8015318:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801531a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801531e:	2b00      	cmp	r3, #0
 8015320:	d11f      	bne.n	8015362 <tcp_close_shutdown_fin+0x7e>
      tcp_backlog_accepted(pcb);
      MIB2_STATS_INC(mib2.tcpattemptfails);
      pcb->state = FIN_WAIT_1;
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	2205      	movs	r2, #5
 8015326:	751a      	strb	r2, [r3, #20]
    }
    break;
 8015328:	e01b      	b.n	8015362 <tcp_close_shutdown_fin+0x7e>
  case ESTABLISHED:
    err = tcp_send_fin(pcb);
 801532a:	6878      	ldr	r0, [r7, #4]
 801532c:	f003 fd6a 	bl	8018e04 <tcp_send_fin>
 8015330:	4603      	mov	r3, r0
 8015332:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8015334:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015338:	2b00      	cmp	r3, #0
 801533a:	d114      	bne.n	8015366 <tcp_close_shutdown_fin+0x82>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = FIN_WAIT_1;
 801533c:	687b      	ldr	r3, [r7, #4]
 801533e:	2205      	movs	r2, #5
 8015340:	751a      	strb	r2, [r3, #20]
    }
    break;
 8015342:	e010      	b.n	8015366 <tcp_close_shutdown_fin+0x82>
  case CLOSE_WAIT:
    err = tcp_send_fin(pcb);
 8015344:	6878      	ldr	r0, [r7, #4]
 8015346:	f003 fd5d 	bl	8018e04 <tcp_send_fin>
 801534a:	4603      	mov	r3, r0
 801534c:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801534e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015352:	2b00      	cmp	r3, #0
 8015354:	d109      	bne.n	801536a <tcp_close_shutdown_fin+0x86>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = LAST_ACK;
 8015356:	687b      	ldr	r3, [r7, #4]
 8015358:	2209      	movs	r2, #9
 801535a:	751a      	strb	r2, [r3, #20]
    }
    break;
 801535c:	e005      	b.n	801536a <tcp_close_shutdown_fin+0x86>
  default:
    /* Has already been closed, do nothing. */
    return ERR_OK;
 801535e:	2300      	movs	r3, #0
 8015360:	e01c      	b.n	801539c <tcp_close_shutdown_fin+0xb8>
    break;
 8015362:	bf00      	nop
 8015364:	e002      	b.n	801536c <tcp_close_shutdown_fin+0x88>
    break;
 8015366:	bf00      	nop
 8015368:	e000      	b.n	801536c <tcp_close_shutdown_fin+0x88>
    break;
 801536a:	bf00      	nop
  }

  if (err == ERR_OK) {
 801536c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015370:	2b00      	cmp	r3, #0
 8015372:	d103      	bne.n	801537c <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8015374:	6878      	ldr	r0, [r7, #4]
 8015376:	f004 fb97 	bl	8019aa8 <tcp_output>
 801537a:	e00d      	b.n	8015398 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 801537c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015384:	d108      	bne.n	8015398 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    pcb->flags |= TF_CLOSEPEND;
 8015386:	687b      	ldr	r3, [r7, #4]
 8015388:	7e9b      	ldrb	r3, [r3, #26]
 801538a:	f043 0308 	orr.w	r3, r3, #8
 801538e:	b2da      	uxtb	r2, r3
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	769a      	strb	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8015394:	2300      	movs	r3, #0
 8015396:	e001      	b.n	801539c <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8015398:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801539c:	4618      	mov	r0, r3
 801539e:	3710      	adds	r7, #16
 80153a0:	46bd      	mov	sp, r7
 80153a2:	bd80      	pop	{r7, pc}
 80153a4:	08022bec 	.word	0x08022bec
 80153a8:	08022c1c 	.word	0x08022c1c
 80153ac:	08022c28 	.word	0x08022c28

080153b0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80153b0:	b580      	push	{r7, lr}
 80153b2:	b082      	sub	sp, #8
 80153b4:	af00      	add	r7, sp, #0
 80153b6:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));
  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	7d1b      	ldrb	r3, [r3, #20]
 80153bc:	2b01      	cmp	r3, #1
 80153be:	d006      	beq.n	80153ce <tcp_close+0x1e>
    /* Set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 80153c0:	687b      	ldr	r3, [r7, #4]
 80153c2:	7e9b      	ldrb	r3, [r3, #26]
 80153c4:	f043 0310 	orr.w	r3, r3, #16
 80153c8:	b2da      	uxtb	r2, r3
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	769a      	strb	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80153ce:	2101      	movs	r1, #1
 80153d0:	6878      	ldr	r0, [r7, #4]
 80153d2:	f7ff fea1 	bl	8015118 <tcp_close_shutdown>
 80153d6:	4603      	mov	r3, r0
}
 80153d8:	4618      	mov	r0, r3
 80153da:	3708      	adds	r7, #8
 80153dc:	46bd      	mov	sp, r7
 80153de:	bd80      	pop	{r7, pc}

080153e0 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 80153e0:	b580      	push	{r7, lr}
 80153e2:	b084      	sub	sp, #16
 80153e4:	af00      	add	r7, sp, #0
 80153e6:	60f8      	str	r0, [r7, #12]
 80153e8:	60b9      	str	r1, [r7, #8]
 80153ea:	607a      	str	r2, [r7, #4]
  if (pcb->state == LISTEN) {
 80153ec:	68fb      	ldr	r3, [r7, #12]
 80153ee:	7d1b      	ldrb	r3, [r3, #20]
 80153f0:	2b01      	cmp	r3, #1
 80153f2:	d102      	bne.n	80153fa <tcp_shutdown+0x1a>
    return ERR_CONN;
 80153f4:	f06f 030a 	mvn.w	r3, #10
 80153f8:	e035      	b.n	8015466 <tcp_shutdown+0x86>
  }
  if (shut_rx) {
 80153fa:	68bb      	ldr	r3, [r7, #8]
 80153fc:	2b00      	cmp	r3, #0
 80153fe:	d01b      	beq.n	8015438 <tcp_shutdown+0x58>
    /* shut down the receive side: set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 8015400:	68fb      	ldr	r3, [r7, #12]
 8015402:	7e9b      	ldrb	r3, [r3, #26]
 8015404:	f043 0310 	orr.w	r3, r3, #16
 8015408:	b2da      	uxtb	r2, r3
 801540a:	68fb      	ldr	r3, [r7, #12]
 801540c:	769a      	strb	r2, [r3, #26]
    if (shut_tx) {
 801540e:	687b      	ldr	r3, [r7, #4]
 8015410:	2b00      	cmp	r3, #0
 8015412:	d005      	beq.n	8015420 <tcp_shutdown+0x40>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8015414:	2101      	movs	r1, #1
 8015416:	68f8      	ldr	r0, [r7, #12]
 8015418:	f7ff fe7e 	bl	8015118 <tcp_close_shutdown>
 801541c:	4603      	mov	r3, r0
 801541e:	e022      	b.n	8015466 <tcp_shutdown+0x86>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8015420:	68fb      	ldr	r3, [r7, #12]
 8015422:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015424:	2b00      	cmp	r3, #0
 8015426:	d007      	beq.n	8015438 <tcp_shutdown+0x58>
      pbuf_free(pcb->refused_data);
 8015428:	68fb      	ldr	r3, [r7, #12]
 801542a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801542c:	4618      	mov	r0, r3
 801542e:	f7ff fb8b 	bl	8014b48 <pbuf_free>
      pcb->refused_data = NULL;
 8015432:	68fb      	ldr	r3, [r7, #12]
 8015434:	2200      	movs	r2, #0
 8015436:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }
  if (shut_tx) {
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	2b00      	cmp	r3, #0
 801543c:	d012      	beq.n	8015464 <tcp_shutdown+0x84>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 801543e:	68fb      	ldr	r3, [r7, #12]
 8015440:	7d1b      	ldrb	r3, [r3, #20]
 8015442:	2b03      	cmp	r3, #3
 8015444:	db0b      	blt.n	801545e <tcp_shutdown+0x7e>
 8015446:	2b04      	cmp	r3, #4
 8015448:	dd01      	ble.n	801544e <tcp_shutdown+0x6e>
 801544a:	2b07      	cmp	r3, #7
 801544c:	d107      	bne.n	801545e <tcp_shutdown+0x7e>
    case SYN_RCVD:
    case ESTABLISHED:
    case CLOSE_WAIT:
      return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 801544e:	68bb      	ldr	r3, [r7, #8]
 8015450:	b2db      	uxtb	r3, r3
 8015452:	4619      	mov	r1, r3
 8015454:	68f8      	ldr	r0, [r7, #12]
 8015456:	f7ff fe5f 	bl	8015118 <tcp_close_shutdown>
 801545a:	4603      	mov	r3, r0
 801545c:	e003      	b.n	8015466 <tcp_shutdown+0x86>
    default:
      /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
        into CLOSED state, where the PCB is deallocated. */
      return ERR_CONN;
 801545e:	f06f 030a 	mvn.w	r3, #10
 8015462:	e000      	b.n	8015466 <tcp_shutdown+0x86>
    }
  }
  return ERR_OK;
 8015464:	2300      	movs	r3, #0
}
 8015466:	4618      	mov	r0, r3
 8015468:	3710      	adds	r7, #16
 801546a:	46bd      	mov	sp, r7
 801546c:	bd80      	pop	{r7, pc}
	...

08015470 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8015470:	b580      	push	{r7, lr}
 8015472:	b08c      	sub	sp, #48	; 0x30
 8015474:	af02      	add	r7, sp, #8
 8015476:	6078      	str	r0, [r7, #4]
 8015478:	6039      	str	r1, [r7, #0]
  tcp_err_fn errf;
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801547a:	687b      	ldr	r3, [r7, #4]
 801547c:	7d1b      	ldrb	r3, [r3, #20]
 801547e:	2b01      	cmp	r3, #1
 8015480:	d106      	bne.n	8015490 <tcp_abandon+0x20>
 8015482:	4b4d      	ldr	r3, [pc, #308]	; (80155b8 <tcp_abandon+0x148>)
 8015484:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8015488:	494c      	ldr	r1, [pc, #304]	; (80155bc <tcp_abandon+0x14c>)
 801548a:	484d      	ldr	r0, [pc, #308]	; (80155c0 <tcp_abandon+0x150>)
 801548c:	f00a fc68 	bl	801fd60 <iprintf>
    pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8015490:	687b      	ldr	r3, [r7, #4]
 8015492:	7d1b      	ldrb	r3, [r3, #20]
 8015494:	2b0a      	cmp	r3, #10
 8015496:	d108      	bne.n	80154aa <tcp_abandon+0x3a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8015498:	6879      	ldr	r1, [r7, #4]
 801549a:	484a      	ldr	r0, [pc, #296]	; (80155c4 <tcp_abandon+0x154>)
 801549c:	f001 f904 	bl	80166a8 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 80154a0:	6879      	ldr	r1, [r7, #4]
 80154a2:	2001      	movs	r0, #1
 80154a4:	f7fe fdf6 	bl	8014094 <memp_free>
    }
    last_state = pcb->state;
    memp_free(MEMP_TCP_PCB, pcb);
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
  }
}
 80154a8:	e081      	b.n	80155ae <tcp_abandon+0x13e>
    int send_rst = 0;
 80154aa:	2300      	movs	r3, #0
 80154ac:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 80154ae:	2300      	movs	r3, #0
 80154b0:	847b      	strh	r3, [r7, #34]	; 0x22
    seqno = pcb->snd_nxt;
 80154b2:	687b      	ldr	r3, [r7, #4]
 80154b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80154b6:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80154bc:	617b      	str	r3, [r7, #20]
    errf = pcb->errf;
 80154be:	687b      	ldr	r3, [r7, #4]
 80154c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80154c4:	613b      	str	r3, [r7, #16]
    errf_arg = pcb->callback_arg;
 80154c6:	687b      	ldr	r3, [r7, #4]
 80154c8:	691b      	ldr	r3, [r3, #16]
 80154ca:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80154cc:	687b      	ldr	r3, [r7, #4]
 80154ce:	7d1b      	ldrb	r3, [r3, #20]
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	d126      	bne.n	8015522 <tcp_abandon+0xb2>
      if (pcb->local_port != 0) {
 80154d4:	687b      	ldr	r3, [r7, #4]
 80154d6:	8adb      	ldrh	r3, [r3, #22]
 80154d8:	2b00      	cmp	r3, #0
 80154da:	d02e      	beq.n	801553a <tcp_abandon+0xca>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80154dc:	4b3a      	ldr	r3, [pc, #232]	; (80155c8 <tcp_abandon+0x158>)
 80154de:	681b      	ldr	r3, [r3, #0]
 80154e0:	687a      	ldr	r2, [r7, #4]
 80154e2:	429a      	cmp	r2, r3
 80154e4:	d105      	bne.n	80154f2 <tcp_abandon+0x82>
 80154e6:	4b38      	ldr	r3, [pc, #224]	; (80155c8 <tcp_abandon+0x158>)
 80154e8:	681b      	ldr	r3, [r3, #0]
 80154ea:	68db      	ldr	r3, [r3, #12]
 80154ec:	4a36      	ldr	r2, [pc, #216]	; (80155c8 <tcp_abandon+0x158>)
 80154ee:	6013      	str	r3, [r2, #0]
 80154f0:	e013      	b.n	801551a <tcp_abandon+0xaa>
 80154f2:	4b35      	ldr	r3, [pc, #212]	; (80155c8 <tcp_abandon+0x158>)
 80154f4:	681b      	ldr	r3, [r3, #0]
 80154f6:	61fb      	str	r3, [r7, #28]
 80154f8:	e00c      	b.n	8015514 <tcp_abandon+0xa4>
 80154fa:	69fb      	ldr	r3, [r7, #28]
 80154fc:	68db      	ldr	r3, [r3, #12]
 80154fe:	687a      	ldr	r2, [r7, #4]
 8015500:	429a      	cmp	r2, r3
 8015502:	d104      	bne.n	801550e <tcp_abandon+0x9e>
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	68da      	ldr	r2, [r3, #12]
 8015508:	69fb      	ldr	r3, [r7, #28]
 801550a:	60da      	str	r2, [r3, #12]
 801550c:	e005      	b.n	801551a <tcp_abandon+0xaa>
 801550e:	69fb      	ldr	r3, [r7, #28]
 8015510:	68db      	ldr	r3, [r3, #12]
 8015512:	61fb      	str	r3, [r7, #28]
 8015514:	69fb      	ldr	r3, [r7, #28]
 8015516:	2b00      	cmp	r3, #0
 8015518:	d1ef      	bne.n	80154fa <tcp_abandon+0x8a>
 801551a:	687b      	ldr	r3, [r7, #4]
 801551c:	2200      	movs	r2, #0
 801551e:	60da      	str	r2, [r3, #12]
 8015520:	e00b      	b.n	801553a <tcp_abandon+0xca>
      send_rst = reset;
 8015522:	683b      	ldr	r3, [r7, #0]
 8015524:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8015526:	687b      	ldr	r3, [r7, #4]
 8015528:	8adb      	ldrh	r3, [r3, #22]
 801552a:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801552c:	6879      	ldr	r1, [r7, #4]
 801552e:	4827      	ldr	r0, [pc, #156]	; (80155cc <tcp_abandon+0x15c>)
 8015530:	f001 f8ba 	bl	80166a8 <tcp_pcb_remove>
 8015534:	4b26      	ldr	r3, [pc, #152]	; (80155d0 <tcp_abandon+0x160>)
 8015536:	2201      	movs	r2, #1
 8015538:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 801553a:	687b      	ldr	r3, [r7, #4]
 801553c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801553e:	2b00      	cmp	r3, #0
 8015540:	d004      	beq.n	801554c <tcp_abandon+0xdc>
      tcp_segs_free(pcb->unacked);
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015546:	4618      	mov	r0, r3
 8015548:	f000 fe03 	bl	8016152 <tcp_segs_free>
    if (pcb->unsent != NULL) {
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015550:	2b00      	cmp	r3, #0
 8015552:	d004      	beq.n	801555e <tcp_abandon+0xee>
      tcp_segs_free(pcb->unsent);
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015558:	4618      	mov	r0, r3
 801555a:	f000 fdfa 	bl	8016152 <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 801555e:	687b      	ldr	r3, [r7, #4]
 8015560:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015562:	2b00      	cmp	r3, #0
 8015564:	d004      	beq.n	8015570 <tcp_abandon+0x100>
      tcp_segs_free(pcb->ooseq);
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801556a:	4618      	mov	r0, r3
 801556c:	f000 fdf1 	bl	8016152 <tcp_segs_free>
    if (send_rst) {
 8015570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015572:	2b00      	cmp	r3, #0
 8015574:	d00c      	beq.n	8015590 <tcp_abandon+0x120>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8015576:	687a      	ldr	r2, [r7, #4]
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	1d19      	adds	r1, r3, #4
 801557c:	687b      	ldr	r3, [r7, #4]
 801557e:	8b1b      	ldrh	r3, [r3, #24]
 8015580:	9301      	str	r3, [sp, #4]
 8015582:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015584:	9300      	str	r3, [sp, #0]
 8015586:	460b      	mov	r3, r1
 8015588:	6979      	ldr	r1, [r7, #20]
 801558a:	69b8      	ldr	r0, [r7, #24]
 801558c:	f004 fd16 	bl	8019fbc <tcp_rst>
    last_state = pcb->state;
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	7d1b      	ldrb	r3, [r3, #20]
 8015594:	72fb      	strb	r3, [r7, #11]
    memp_free(MEMP_TCP_PCB, pcb);
 8015596:	6879      	ldr	r1, [r7, #4]
 8015598:	2001      	movs	r0, #1
 801559a:	f7fe fd7b 	bl	8014094 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801559e:	693b      	ldr	r3, [r7, #16]
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	d004      	beq.n	80155ae <tcp_abandon+0x13e>
 80155a4:	693b      	ldr	r3, [r7, #16]
 80155a6:	f06f 010c 	mvn.w	r1, #12
 80155aa:	68f8      	ldr	r0, [r7, #12]
 80155ac:	4798      	blx	r3
}
 80155ae:	bf00      	nop
 80155b0:	3728      	adds	r7, #40	; 0x28
 80155b2:	46bd      	mov	sp, r7
 80155b4:	bd80      	pop	{r7, pc}
 80155b6:	bf00      	nop
 80155b8:	08022bec 	.word	0x08022bec
 80155bc:	08022c84 	.word	0x08022c84
 80155c0:	08022c28 	.word	0x08022c28
 80155c4:	200161ec 	.word	0x200161ec
 80155c8:	200161e8 	.word	0x200161e8
 80155cc:	200161dc 	.word	0x200161dc
 80155d0:	200161d8 	.word	0x200161d8

080155d4 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80155d4:	b580      	push	{r7, lr}
 80155d6:	b082      	sub	sp, #8
 80155d8:	af00      	add	r7, sp, #0
 80155da:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80155dc:	2101      	movs	r1, #1
 80155de:	6878      	ldr	r0, [r7, #4]
 80155e0:	f7ff ff46 	bl	8015470 <tcp_abandon>
}
 80155e4:	bf00      	nop
 80155e6:	3708      	adds	r7, #8
 80155e8:	46bd      	mov	sp, r7
 80155ea:	bd80      	pop	{r7, pc}

080155ec <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80155ec:	b580      	push	{r7, lr}
 80155ee:	b088      	sub	sp, #32
 80155f0:	af00      	add	r7, sp, #0
 80155f2:	60f8      	str	r0, [r7, #12]
 80155f4:	60b9      	str	r1, [r7, #8]
 80155f6:	4613      	mov	r3, r2
 80155f8:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 80155fa:	2304      	movs	r3, #4
 80155fc:	617b      	str	r3, [r7, #20]
  struct tcp_pcb *cpcb;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80155fe:	68bb      	ldr	r3, [r7, #8]
 8015600:	2b00      	cmp	r3, #0
 8015602:	d101      	bne.n	8015608 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 8015604:	4b3c      	ldr	r3, [pc, #240]	; (80156f8 <tcp_bind+0x10c>)
 8015606:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 8015608:	68fb      	ldr	r3, [r7, #12]
 801560a:	2b00      	cmp	r3, #0
 801560c:	d002      	beq.n	8015614 <tcp_bind+0x28>
 801560e:	68bb      	ldr	r3, [r7, #8]
 8015610:	2b00      	cmp	r3, #0
 8015612:	d102      	bne.n	801561a <tcp_bind+0x2e>
    return ERR_VAL;
 8015614:	f06f 0305 	mvn.w	r3, #5
 8015618:	e06a      	b.n	80156f0 <tcp_bind+0x104>
  }

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801561a:	68fb      	ldr	r3, [r7, #12]
 801561c:	7d1b      	ldrb	r3, [r3, #20]
 801561e:	2b00      	cmp	r3, #0
 8015620:	d009      	beq.n	8015636 <tcp_bind+0x4a>
 8015622:	4b36      	ldr	r3, [pc, #216]	; (80156fc <tcp_bind+0x110>)
 8015624:	f44f 7211 	mov.w	r2, #580	; 0x244
 8015628:	4935      	ldr	r1, [pc, #212]	; (8015700 <tcp_bind+0x114>)
 801562a:	4836      	ldr	r0, [pc, #216]	; (8015704 <tcp_bind+0x118>)
 801562c:	f00a fb98 	bl	801fd60 <iprintf>
 8015630:	f06f 0305 	mvn.w	r3, #5
 8015634:	e05c      	b.n	80156f0 <tcp_bind+0x104>
  if (ip_get_option(pcb, SOF_REUSEADDR)) {
    max_pcb_list = NUM_TCP_PCB_LISTS_NO_TIME_WAIT;
  }
#endif /* SO_REUSE */

  if (port == 0) {
 8015636:	88fb      	ldrh	r3, [r7, #6]
 8015638:	2b00      	cmp	r3, #0
 801563a:	d109      	bne.n	8015650 <tcp_bind+0x64>
    port = tcp_new_port();
 801563c:	f000 f9b8 	bl	80159b0 <tcp_new_port>
 8015640:	4603      	mov	r3, r0
 8015642:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8015644:	88fb      	ldrh	r3, [r7, #6]
 8015646:	2b00      	cmp	r3, #0
 8015648:	d135      	bne.n	80156b6 <tcp_bind+0xca>
      return ERR_BUF;
 801564a:	f06f 0301 	mvn.w	r3, #1
 801564e:	e04f      	b.n	80156f0 <tcp_bind+0x104>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8015650:	2300      	movs	r3, #0
 8015652:	61fb      	str	r3, [r7, #28]
 8015654:	e02b      	b.n	80156ae <tcp_bind+0xc2>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8015656:	4a2c      	ldr	r2, [pc, #176]	; (8015708 <tcp_bind+0x11c>)
 8015658:	69fb      	ldr	r3, [r7, #28]
 801565a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801565e:	681b      	ldr	r3, [r3, #0]
 8015660:	61bb      	str	r3, [r7, #24]
 8015662:	e01e      	b.n	80156a2 <tcp_bind+0xb6>
        if (cpcb->local_port == port) {
 8015664:	69bb      	ldr	r3, [r7, #24]
 8015666:	8adb      	ldrh	r3, [r3, #22]
 8015668:	88fa      	ldrh	r2, [r7, #6]
 801566a:	429a      	cmp	r2, r3
 801566c:	d116      	bne.n	801569c <tcp_bind+0xb0>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 801566e:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8015670:	2b00      	cmp	r3, #0
 8015672:	d010      	beq.n	8015696 <tcp_bind+0xaa>
                (ip_addr_isany(&cpcb->local_ip) ||
 8015674:	69bb      	ldr	r3, [r7, #24]
 8015676:	681b      	ldr	r3, [r3, #0]
 8015678:	2b00      	cmp	r3, #0
 801567a:	d00c      	beq.n	8015696 <tcp_bind+0xaa>
 801567c:	68bb      	ldr	r3, [r7, #8]
 801567e:	2b00      	cmp	r3, #0
 8015680:	d009      	beq.n	8015696 <tcp_bind+0xaa>
                ip_addr_isany(ipaddr) ||
 8015682:	68bb      	ldr	r3, [r7, #8]
 8015684:	681b      	ldr	r3, [r3, #0]
 8015686:	2b00      	cmp	r3, #0
 8015688:	d005      	beq.n	8015696 <tcp_bind+0xaa>
                ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801568a:	69bb      	ldr	r3, [r7, #24]
 801568c:	681a      	ldr	r2, [r3, #0]
 801568e:	68bb      	ldr	r3, [r7, #8]
 8015690:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8015692:	429a      	cmp	r2, r3
 8015694:	d102      	bne.n	801569c <tcp_bind+0xb0>
              return ERR_USE;
 8015696:	f06f 0307 	mvn.w	r3, #7
 801569a:	e029      	b.n	80156f0 <tcp_bind+0x104>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801569c:	69bb      	ldr	r3, [r7, #24]
 801569e:	68db      	ldr	r3, [r3, #12]
 80156a0:	61bb      	str	r3, [r7, #24]
 80156a2:	69bb      	ldr	r3, [r7, #24]
 80156a4:	2b00      	cmp	r3, #0
 80156a6:	d1dd      	bne.n	8015664 <tcp_bind+0x78>
    for (i = 0; i < max_pcb_list; i++) {
 80156a8:	69fb      	ldr	r3, [r7, #28]
 80156aa:	3301      	adds	r3, #1
 80156ac:	61fb      	str	r3, [r7, #28]
 80156ae:	69fa      	ldr	r2, [r7, #28]
 80156b0:	697b      	ldr	r3, [r7, #20]
 80156b2:	429a      	cmp	r2, r3
 80156b4:	dbcf      	blt.n	8015656 <tcp_bind+0x6a>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)) {
 80156b6:	68bb      	ldr	r3, [r7, #8]
 80156b8:	2b00      	cmp	r3, #0
 80156ba:	d00c      	beq.n	80156d6 <tcp_bind+0xea>
 80156bc:	68bb      	ldr	r3, [r7, #8]
 80156be:	681b      	ldr	r3, [r3, #0]
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	d008      	beq.n	80156d6 <tcp_bind+0xea>
    ip_addr_set(&pcb->local_ip, ipaddr);
 80156c4:	68bb      	ldr	r3, [r7, #8]
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	d002      	beq.n	80156d0 <tcp_bind+0xe4>
 80156ca:	68bb      	ldr	r3, [r7, #8]
 80156cc:	681b      	ldr	r3, [r3, #0]
 80156ce:	e000      	b.n	80156d2 <tcp_bind+0xe6>
 80156d0:	2300      	movs	r3, #0
 80156d2:	68fa      	ldr	r2, [r7, #12]
 80156d4:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 80156d6:	68fb      	ldr	r3, [r7, #12]
 80156d8:	88fa      	ldrh	r2, [r7, #6]
 80156da:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 80156dc:	4b0b      	ldr	r3, [pc, #44]	; (801570c <tcp_bind+0x120>)
 80156de:	681a      	ldr	r2, [r3, #0]
 80156e0:	68fb      	ldr	r3, [r7, #12]
 80156e2:	60da      	str	r2, [r3, #12]
 80156e4:	4a09      	ldr	r2, [pc, #36]	; (801570c <tcp_bind+0x120>)
 80156e6:	68fb      	ldr	r3, [r7, #12]
 80156e8:	6013      	str	r3, [r2, #0]
 80156ea:	f004 feb9 	bl	801a460 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 80156ee:	2300      	movs	r3, #0
}
 80156f0:	4618      	mov	r0, r3
 80156f2:	3720      	adds	r7, #32
 80156f4:	46bd      	mov	sp, r7
 80156f6:	bd80      	pop	{r7, pc}
 80156f8:	080241c0 	.word	0x080241c0
 80156fc:	08022bec 	.word	0x08022bec
 8015700:	08022cb8 	.word	0x08022cb8
 8015704:	08022c28 	.word	0x08022c28
 8015708:	08024198 	.word	0x08024198
 801570c:	200161e8 	.word	0x200161e8

08015710 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8015710:	b580      	push	{r7, lr}
 8015712:	b084      	sub	sp, #16
 8015714:	af00      	add	r7, sp, #0
 8015716:	60f8      	str	r0, [r7, #12]
 8015718:	60b9      	str	r1, [r7, #8]
 801571a:	4613      	mov	r3, r2
 801571c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  tcp_abort(pcb);
 801571e:	68b8      	ldr	r0, [r7, #8]
 8015720:	f7ff ff58 	bl	80155d4 <tcp_abort>

  return ERR_ABRT;
 8015724:	f06f 030c 	mvn.w	r3, #12
}
 8015728:	4618      	mov	r0, r3
 801572a:	3710      	adds	r7, #16
 801572c:	46bd      	mov	sp, r7
 801572e:	bd80      	pop	{r7, pc}

08015730 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8015730:	b580      	push	{r7, lr}
 8015732:	b088      	sub	sp, #32
 8015734:	af00      	add	r7, sp, #0
 8015736:	60f8      	str	r0, [r7, #12]
 8015738:	460b      	mov	r3, r1
 801573a:	607a      	str	r2, [r7, #4]
 801573c:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 801573e:	2300      	movs	r3, #0
 8015740:	61fb      	str	r3, [r7, #28]
  err_t res;

  LWIP_UNUSED_ARG(backlog);
  LWIP_ERROR("tcp_listen: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8015742:	68fb      	ldr	r3, [r7, #12]
 8015744:	7d1b      	ldrb	r3, [r3, #20]
 8015746:	2b00      	cmp	r3, #0
 8015748:	d009      	beq.n	801575e <tcp_listen_with_backlog_and_err+0x2e>
 801574a:	4b3f      	ldr	r3, [pc, #252]	; (8015848 <tcp_listen_with_backlog_and_err+0x118>)
 801574c:	f44f 722d 	mov.w	r2, #692	; 0x2b4
 8015750:	493e      	ldr	r1, [pc, #248]	; (801584c <tcp_listen_with_backlog_and_err+0x11c>)
 8015752:	483f      	ldr	r0, [pc, #252]	; (8015850 <tcp_listen_with_backlog_and_err+0x120>)
 8015754:	f00a fb04 	bl	801fd60 <iprintf>
 8015758:	23f1      	movs	r3, #241	; 0xf1
 801575a:	76fb      	strb	r3, [r7, #27]
 801575c:	e069      	b.n	8015832 <tcp_listen_with_backlog_and_err+0x102>

  /* already listening? */
  if (pcb->state == LISTEN) {
 801575e:	68fb      	ldr	r3, [r7, #12]
 8015760:	7d1b      	ldrb	r3, [r3, #20]
 8015762:	2b01      	cmp	r3, #1
 8015764:	d104      	bne.n	8015770 <tcp_listen_with_backlog_and_err+0x40>
    lpcb = (struct tcp_pcb_listen*)pcb;
 8015766:	68fb      	ldr	r3, [r7, #12]
 8015768:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 801576a:	23f7      	movs	r3, #247	; 0xf7
 801576c:	76fb      	strb	r3, [r7, #27]
    goto done;
 801576e:	e060      	b.n	8015832 <tcp_listen_with_backlog_and_err+0x102>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8015770:	2002      	movs	r0, #2
 8015772:	f7fe fc3d 	bl	8013ff0 <memp_malloc>
 8015776:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8015778:	69fb      	ldr	r3, [r7, #28]
 801577a:	2b00      	cmp	r3, #0
 801577c:	d102      	bne.n	8015784 <tcp_listen_with_backlog_and_err+0x54>
    res = ERR_MEM;
 801577e:	23ff      	movs	r3, #255	; 0xff
 8015780:	76fb      	strb	r3, [r7, #27]
    goto done;
 8015782:	e056      	b.n	8015832 <tcp_listen_with_backlog_and_err+0x102>
  }
  lpcb->callback_arg = pcb->callback_arg;
 8015784:	68fb      	ldr	r3, [r7, #12]
 8015786:	691a      	ldr	r2, [r3, #16]
 8015788:	69fb      	ldr	r3, [r7, #28]
 801578a:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 801578c:	68fb      	ldr	r3, [r7, #12]
 801578e:	8ada      	ldrh	r2, [r3, #22]
 8015790:	69fb      	ldr	r3, [r7, #28]
 8015792:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 8015794:	69fb      	ldr	r3, [r7, #28]
 8015796:	2201      	movs	r2, #1
 8015798:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 801579a:	68fb      	ldr	r3, [r7, #12]
 801579c:	7d5a      	ldrb	r2, [r3, #21]
 801579e:	69fb      	ldr	r3, [r7, #28]
 80157a0:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 80157a2:	68fb      	ldr	r3, [r7, #12]
 80157a4:	7a1a      	ldrb	r2, [r3, #8]
 80157a6:	69fb      	ldr	r3, [r7, #28]
 80157a8:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 80157aa:	68fb      	ldr	r3, [r7, #12]
 80157ac:	7a9a      	ldrb	r2, [r3, #10]
 80157ae:	69fb      	ldr	r3, [r7, #28]
 80157b0:	729a      	strb	r2, [r3, #10]
  lpcb->tos = pcb->tos;
 80157b2:	68fb      	ldr	r3, [r7, #12]
 80157b4:	7a5a      	ldrb	r2, [r3, #9]
 80157b6:	69fb      	ldr	r3, [r7, #28]
 80157b8:	725a      	strb	r2, [r3, #9]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 80157ba:	68fb      	ldr	r3, [r7, #12]
 80157bc:	681a      	ldr	r2, [r3, #0]
 80157be:	69fb      	ldr	r3, [r7, #28]
 80157c0:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 80157c2:	68fb      	ldr	r3, [r7, #12]
 80157c4:	8adb      	ldrh	r3, [r3, #22]
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d021      	beq.n	801580e <tcp_listen_with_backlog_and_err+0xde>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 80157ca:	4b22      	ldr	r3, [pc, #136]	; (8015854 <tcp_listen_with_backlog_and_err+0x124>)
 80157cc:	681b      	ldr	r3, [r3, #0]
 80157ce:	68fa      	ldr	r2, [r7, #12]
 80157d0:	429a      	cmp	r2, r3
 80157d2:	d105      	bne.n	80157e0 <tcp_listen_with_backlog_and_err+0xb0>
 80157d4:	4b1f      	ldr	r3, [pc, #124]	; (8015854 <tcp_listen_with_backlog_and_err+0x124>)
 80157d6:	681b      	ldr	r3, [r3, #0]
 80157d8:	68db      	ldr	r3, [r3, #12]
 80157da:	4a1e      	ldr	r2, [pc, #120]	; (8015854 <tcp_listen_with_backlog_and_err+0x124>)
 80157dc:	6013      	str	r3, [r2, #0]
 80157de:	e013      	b.n	8015808 <tcp_listen_with_backlog_and_err+0xd8>
 80157e0:	4b1c      	ldr	r3, [pc, #112]	; (8015854 <tcp_listen_with_backlog_and_err+0x124>)
 80157e2:	681b      	ldr	r3, [r3, #0]
 80157e4:	617b      	str	r3, [r7, #20]
 80157e6:	e00c      	b.n	8015802 <tcp_listen_with_backlog_and_err+0xd2>
 80157e8:	697b      	ldr	r3, [r7, #20]
 80157ea:	68db      	ldr	r3, [r3, #12]
 80157ec:	68fa      	ldr	r2, [r7, #12]
 80157ee:	429a      	cmp	r2, r3
 80157f0:	d104      	bne.n	80157fc <tcp_listen_with_backlog_and_err+0xcc>
 80157f2:	68fb      	ldr	r3, [r7, #12]
 80157f4:	68da      	ldr	r2, [r3, #12]
 80157f6:	697b      	ldr	r3, [r7, #20]
 80157f8:	60da      	str	r2, [r3, #12]
 80157fa:	e005      	b.n	8015808 <tcp_listen_with_backlog_and_err+0xd8>
 80157fc:	697b      	ldr	r3, [r7, #20]
 80157fe:	68db      	ldr	r3, [r3, #12]
 8015800:	617b      	str	r3, [r7, #20]
 8015802:	697b      	ldr	r3, [r7, #20]
 8015804:	2b00      	cmp	r3, #0
 8015806:	d1ef      	bne.n	80157e8 <tcp_listen_with_backlog_and_err+0xb8>
 8015808:	68fb      	ldr	r3, [r7, #12]
 801580a:	2200      	movs	r2, #0
 801580c:	60da      	str	r2, [r3, #12]
  }
  memp_free(MEMP_TCP_PCB, pcb);
 801580e:	68f9      	ldr	r1, [r7, #12]
 8015810:	2001      	movs	r0, #1
 8015812:	f7fe fc3f 	bl	8014094 <memp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8015816:	69fb      	ldr	r3, [r7, #28]
 8015818:	4a0f      	ldr	r2, [pc, #60]	; (8015858 <tcp_listen_with_backlog_and_err+0x128>)
 801581a:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801581c:	4b0f      	ldr	r3, [pc, #60]	; (801585c <tcp_listen_with_backlog_and_err+0x12c>)
 801581e:	681a      	ldr	r2, [r3, #0]
 8015820:	69fb      	ldr	r3, [r7, #28]
 8015822:	60da      	str	r2, [r3, #12]
 8015824:	4a0d      	ldr	r2, [pc, #52]	; (801585c <tcp_listen_with_backlog_and_err+0x12c>)
 8015826:	69fb      	ldr	r3, [r7, #28]
 8015828:	6013      	str	r3, [r2, #0]
 801582a:	f004 fe19 	bl	801a460 <tcp_timer_needed>
  res = ERR_OK;
 801582e:	2300      	movs	r3, #0
 8015830:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	2b00      	cmp	r3, #0
 8015836:	d002      	beq.n	801583e <tcp_listen_with_backlog_and_err+0x10e>
    *err = res;
 8015838:	687b      	ldr	r3, [r7, #4]
 801583a:	7efa      	ldrb	r2, [r7, #27]
 801583c:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 801583e:	69fb      	ldr	r3, [r7, #28]
}
 8015840:	4618      	mov	r0, r3
 8015842:	3720      	adds	r7, #32
 8015844:	46bd      	mov	sp, r7
 8015846:	bd80      	pop	{r7, pc}
 8015848:	08022bec 	.word	0x08022bec
 801584c:	08022ce0 	.word	0x08022ce0
 8015850:	08022c28 	.word	0x08022c28
 8015854:	200161e8 	.word	0x200161e8
 8015858:	08015711 	.word	0x08015711
 801585c:	200161e4 	.word	0x200161e4

08015860 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8015860:	b580      	push	{r7, lr}
 8015862:	b084      	sub	sp, #16
 8015864:	af00      	add	r7, sp, #0
 8015866:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801586c:	687a      	ldr	r2, [r7, #4]
 801586e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8015870:	4413      	add	r3, r2
 8015872:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015878:	687a      	ldr	r2, [r7, #4]
 801587a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 801587c:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8015880:	bf28      	it	cs
 8015882:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8015886:	b292      	uxth	r2, r2
 8015888:	4413      	add	r3, r2
 801588a:	68fa      	ldr	r2, [r7, #12]
 801588c:	1ad3      	subs	r3, r2, r3
 801588e:	2b00      	cmp	r3, #0
 8015890:	db08      	blt.n	80158a4 <tcp_update_rcv_ann_wnd+0x44>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8015892:	687b      	ldr	r3, [r7, #4]
 8015894:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015896:	687b      	ldr	r3, [r7, #4]
 8015898:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801589e:	68fa      	ldr	r2, [r7, #12]
 80158a0:	1ad3      	subs	r3, r2, r3
 80158a2:	e020      	b.n	80158e6 <tcp_update_rcv_ann_wnd+0x86>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80158a4:	687b      	ldr	r3, [r7, #4]
 80158a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80158a8:	687b      	ldr	r3, [r7, #4]
 80158aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80158ac:	1ad3      	subs	r3, r2, r3
 80158ae:	2b00      	cmp	r3, #0
 80158b0:	dd03      	ble.n	80158ba <tcp_update_rcv_ann_wnd+0x5a>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	2200      	movs	r2, #0
 80158b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80158b8:	e014      	b.n	80158e4 <tcp_update_rcv_ann_wnd+0x84>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80158ba:	687b      	ldr	r3, [r7, #4]
 80158bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80158be:	687b      	ldr	r3, [r7, #4]
 80158c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80158c2:	1ad3      	subs	r3, r2, r3
 80158c4:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80158c6:	68bb      	ldr	r3, [r7, #8]
 80158c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80158cc:	d306      	bcc.n	80158dc <tcp_update_rcv_ann_wnd+0x7c>
 80158ce:	4b08      	ldr	r3, [pc, #32]	; (80158f0 <tcp_update_rcv_ann_wnd+0x90>)
 80158d0:	f44f 7242 	mov.w	r2, #776	; 0x308
 80158d4:	4907      	ldr	r1, [pc, #28]	; (80158f4 <tcp_update_rcv_ann_wnd+0x94>)
 80158d6:	4808      	ldr	r0, [pc, #32]	; (80158f8 <tcp_update_rcv_ann_wnd+0x98>)
 80158d8:	f00a fa42 	bl	801fd60 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80158dc:	68bb      	ldr	r3, [r7, #8]
 80158de:	b29a      	uxth	r2, r3
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 80158e4:	2300      	movs	r3, #0
  }
}
 80158e6:	4618      	mov	r0, r3
 80158e8:	3710      	adds	r7, #16
 80158ea:	46bd      	mov	sp, r7
 80158ec:	bd80      	pop	{r7, pc}
 80158ee:	bf00      	nop
 80158f0:	08022bec 	.word	0x08022bec
 80158f4:	08022d04 	.word	0x08022d04
 80158f8:	08022c28 	.word	0x08022c28

080158fc <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80158fc:	b580      	push	{r7, lr}
 80158fe:	b084      	sub	sp, #16
 8015900:	af00      	add	r7, sp, #0
 8015902:	6078      	str	r0, [r7, #4]
 8015904:	460b      	mov	r3, r1
 8015906:	807b      	strh	r3, [r7, #2]
  int wnd_inflation;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	7d1b      	ldrb	r3, [r3, #20]
 801590c:	2b01      	cmp	r3, #1
 801590e:	d106      	bne.n	801591e <tcp_recved+0x22>
 8015910:	4b23      	ldr	r3, [pc, #140]	; (80159a0 <tcp_recved+0xa4>)
 8015912:	f44f 7248 	mov.w	r2, #800	; 0x320
 8015916:	4923      	ldr	r1, [pc, #140]	; (80159a4 <tcp_recved+0xa8>)
 8015918:	4823      	ldr	r0, [pc, #140]	; (80159a8 <tcp_recved+0xac>)
 801591a:	f00a fa21 	bl	801fd60 <iprintf>
    pcb->state != LISTEN);

  pcb->rcv_wnd += len;
 801591e:	687b      	ldr	r3, [r7, #4]
 8015920:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015922:	887b      	ldrh	r3, [r7, #2]
 8015924:	4413      	add	r3, r2
 8015926:	b29a      	uxth	r2, r3
 8015928:	687b      	ldr	r3, [r7, #4]
 801592a:	851a      	strh	r2, [r3, #40]	; 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015930:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8015934:	d904      	bls.n	8015940 <tcp_recved+0x44>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	f44f 6206 	mov.w	r2, #2144	; 0x860
 801593c:	851a      	strh	r2, [r3, #40]	; 0x28
 801593e:	e017      	b.n	8015970 <tcp_recved+0x74>
  } else if (pcb->rcv_wnd == 0) {
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015944:	2b00      	cmp	r3, #0
 8015946:	d113      	bne.n	8015970 <tcp_recved+0x74>
    /* rcv_wnd overflowed */
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	7d1b      	ldrb	r3, [r3, #20]
 801594c:	2b07      	cmp	r3, #7
 801594e:	d003      	beq.n	8015958 <tcp_recved+0x5c>
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	7d1b      	ldrb	r3, [r3, #20]
 8015954:	2b09      	cmp	r3, #9
 8015956:	d104      	bne.n	8015962 <tcp_recved+0x66>
      /* In passive close, we allow this, since the FIN bit is added to rcv_wnd
         by the stack itself, since it is not mandatory for an application
         to call tcp_recved() for the FIN bit, but e.g. the netconn API does so. */
      pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8015958:	687b      	ldr	r3, [r7, #4]
 801595a:	f44f 6206 	mov.w	r2, #2144	; 0x860
 801595e:	851a      	strh	r2, [r3, #40]	; 0x28
 8015960:	e006      	b.n	8015970 <tcp_recved+0x74>
    } else {
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 8015962:	4b0f      	ldr	r3, [pc, #60]	; (80159a0 <tcp_recved+0xa4>)
 8015964:	f240 322d 	movw	r2, #813	; 0x32d
 8015968:	4910      	ldr	r1, [pc, #64]	; (80159ac <tcp_recved+0xb0>)
 801596a:	480f      	ldr	r0, [pc, #60]	; (80159a8 <tcp_recved+0xac>)
 801596c:	f00a f9f8 	bl	801fd60 <iprintf>
    }
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8015970:	6878      	ldr	r0, [r7, #4]
 8015972:	f7ff ff75 	bl	8015860 <tcp_update_rcv_ann_wnd>
 8015976:	4603      	mov	r3, r0
 8015978:	60fb      	str	r3, [r7, #12]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801597a:	68fb      	ldr	r3, [r7, #12]
 801597c:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8015980:	db09      	blt.n	8015996 <tcp_recved+0x9a>
    tcp_ack_now(pcb);
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	7e9b      	ldrb	r3, [r3, #26]
 8015986:	f043 0302 	orr.w	r3, r3, #2
 801598a:	b2da      	uxtb	r2, r3
 801598c:	687b      	ldr	r3, [r7, #4]
 801598e:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 8015990:	6878      	ldr	r0, [r7, #4]
 8015992:	f004 f889 	bl	8019aa8 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
         len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8015996:	bf00      	nop
 8015998:	3710      	adds	r7, #16
 801599a:	46bd      	mov	sp, r7
 801599c:	bd80      	pop	{r7, pc}
 801599e:	bf00      	nop
 80159a0:	08022bec 	.word	0x08022bec
 80159a4:	08022d20 	.word	0x08022d20
 80159a8:	08022c28 	.word	0x08022c28
 80159ac:	08022d48 	.word	0x08022d48

080159b0 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 80159b0:	b480      	push	{r7}
 80159b2:	b083      	sub	sp, #12
 80159b4:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 80159b6:	2300      	movs	r3, #0
 80159b8:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  if (tcp_port++ == TCP_LOCAL_PORT_RANGE_END) {
 80159ba:	4b1d      	ldr	r3, [pc, #116]	; (8015a30 <tcp_new_port+0x80>)
 80159bc:	881b      	ldrh	r3, [r3, #0]
 80159be:	1c5a      	adds	r2, r3, #1
 80159c0:	b291      	uxth	r1, r2
 80159c2:	4a1b      	ldr	r2, [pc, #108]	; (8015a30 <tcp_new_port+0x80>)
 80159c4:	8011      	strh	r1, [r2, #0]
 80159c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80159ca:	4293      	cmp	r3, r2
 80159cc:	d103      	bne.n	80159d6 <tcp_new_port+0x26>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 80159ce:	4b18      	ldr	r3, [pc, #96]	; (8015a30 <tcp_new_port+0x80>)
 80159d0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80159d4:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80159d6:	2300      	movs	r3, #0
 80159d8:	71fb      	strb	r3, [r7, #7]
 80159da:	e01e      	b.n	8015a1a <tcp_new_port+0x6a>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80159dc:	79fb      	ldrb	r3, [r7, #7]
 80159de:	4a15      	ldr	r2, [pc, #84]	; (8015a34 <tcp_new_port+0x84>)
 80159e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80159e4:	681b      	ldr	r3, [r3, #0]
 80159e6:	603b      	str	r3, [r7, #0]
 80159e8:	e011      	b.n	8015a0e <tcp_new_port+0x5e>
      if (pcb->local_port == tcp_port) {
 80159ea:	683b      	ldr	r3, [r7, #0]
 80159ec:	8ada      	ldrh	r2, [r3, #22]
 80159ee:	4b10      	ldr	r3, [pc, #64]	; (8015a30 <tcp_new_port+0x80>)
 80159f0:	881b      	ldrh	r3, [r3, #0]
 80159f2:	429a      	cmp	r2, r3
 80159f4:	d108      	bne.n	8015a08 <tcp_new_port+0x58>
        if (++n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 80159f6:	88bb      	ldrh	r3, [r7, #4]
 80159f8:	3301      	adds	r3, #1
 80159fa:	80bb      	strh	r3, [r7, #4]
 80159fc:	88bb      	ldrh	r3, [r7, #4]
 80159fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8015a02:	d3da      	bcc.n	80159ba <tcp_new_port+0xa>
          return 0;
 8015a04:	2300      	movs	r3, #0
 8015a06:	e00d      	b.n	8015a24 <tcp_new_port+0x74>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8015a08:	683b      	ldr	r3, [r7, #0]
 8015a0a:	68db      	ldr	r3, [r3, #12]
 8015a0c:	603b      	str	r3, [r7, #0]
 8015a0e:	683b      	ldr	r3, [r7, #0]
 8015a10:	2b00      	cmp	r3, #0
 8015a12:	d1ea      	bne.n	80159ea <tcp_new_port+0x3a>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8015a14:	79fb      	ldrb	r3, [r7, #7]
 8015a16:	3301      	adds	r3, #1
 8015a18:	71fb      	strb	r3, [r7, #7]
 8015a1a:	79fb      	ldrb	r3, [r7, #7]
 8015a1c:	2b03      	cmp	r3, #3
 8015a1e:	d9dd      	bls.n	80159dc <tcp_new_port+0x2c>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8015a20:	4b03      	ldr	r3, [pc, #12]	; (8015a30 <tcp_new_port+0x80>)
 8015a22:	881b      	ldrh	r3, [r3, #0]
}
 8015a24:	4618      	mov	r0, r3
 8015a26:	370c      	adds	r7, #12
 8015a28:	46bd      	mov	sp, r7
 8015a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a2e:	4770      	bx	lr
 8015a30:	2000012c 	.word	0x2000012c
 8015a34:	08024198 	.word	0x08024198

08015a38 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8015a38:	b5b0      	push	{r4, r5, r7, lr}
 8015a3a:	b08c      	sub	sp, #48	; 0x30
 8015a3c:	af02      	add	r7, sp, #8
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8015a3e:	2300      	movs	r3, #0
 8015a40:	777b      	strb	r3, [r7, #29]

  ++tcp_ticks;
 8015a42:	4b96      	ldr	r3, [pc, #600]	; (8015c9c <tcp_slowtmr+0x264>)
 8015a44:	681b      	ldr	r3, [r3, #0]
 8015a46:	3301      	adds	r3, #1
 8015a48:	4a94      	ldr	r2, [pc, #592]	; (8015c9c <tcp_slowtmr+0x264>)
 8015a4a:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8015a4c:	4b94      	ldr	r3, [pc, #592]	; (8015ca0 <tcp_slowtmr+0x268>)
 8015a4e:	781b      	ldrb	r3, [r3, #0]
 8015a50:	3301      	adds	r3, #1
 8015a52:	b2da      	uxtb	r2, r3
 8015a54:	4b92      	ldr	r3, [pc, #584]	; (8015ca0 <tcp_slowtmr+0x268>)
 8015a56:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8015a58:	2300      	movs	r3, #0
 8015a5a:	623b      	str	r3, [r7, #32]
  pcb = tcp_active_pcbs;
 8015a5c:	4b91      	ldr	r3, [pc, #580]	; (8015ca4 <tcp_slowtmr+0x26c>)
 8015a5e:	681b      	ldr	r3, [r3, #0]
 8015a60:	627b      	str	r3, [r7, #36]	; 0x24
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8015a62:	e227      	b.n	8015eb4 <tcp_slowtmr+0x47c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8015a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a66:	7d1b      	ldrb	r3, [r3, #20]
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	d106      	bne.n	8015a7a <tcp_slowtmr+0x42>
 8015a6c:	4b8e      	ldr	r3, [pc, #568]	; (8015ca8 <tcp_slowtmr+0x270>)
 8015a6e:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 8015a72:	498e      	ldr	r1, [pc, #568]	; (8015cac <tcp_slowtmr+0x274>)
 8015a74:	488e      	ldr	r0, [pc, #568]	; (8015cb0 <tcp_slowtmr+0x278>)
 8015a76:	f00a f973 	bl	801fd60 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8015a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a7c:	7d1b      	ldrb	r3, [r3, #20]
 8015a7e:	2b01      	cmp	r3, #1
 8015a80:	d106      	bne.n	8015a90 <tcp_slowtmr+0x58>
 8015a82:	4b89      	ldr	r3, [pc, #548]	; (8015ca8 <tcp_slowtmr+0x270>)
 8015a84:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8015a88:	498a      	ldr	r1, [pc, #552]	; (8015cb4 <tcp_slowtmr+0x27c>)
 8015a8a:	4889      	ldr	r0, [pc, #548]	; (8015cb0 <tcp_slowtmr+0x278>)
 8015a8c:	f00a f968 	bl	801fd60 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8015a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a92:	7d1b      	ldrb	r3, [r3, #20]
 8015a94:	2b0a      	cmp	r3, #10
 8015a96:	d106      	bne.n	8015aa6 <tcp_slowtmr+0x6e>
 8015a98:	4b83      	ldr	r3, [pc, #524]	; (8015ca8 <tcp_slowtmr+0x270>)
 8015a9a:	f240 32f2 	movw	r2, #1010	; 0x3f2
 8015a9e:	4986      	ldr	r1, [pc, #536]	; (8015cb8 <tcp_slowtmr+0x280>)
 8015aa0:	4883      	ldr	r0, [pc, #524]	; (8015cb0 <tcp_slowtmr+0x278>)
 8015aa2:	f00a f95d 	bl	801fd60 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8015aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015aa8:	7f5a      	ldrb	r2, [r3, #29]
 8015aaa:	4b7d      	ldr	r3, [pc, #500]	; (8015ca0 <tcp_slowtmr+0x268>)
 8015aac:	781b      	ldrb	r3, [r3, #0]
 8015aae:	429a      	cmp	r2, r3
 8015ab0:	d103      	bne.n	8015aba <tcp_slowtmr+0x82>
      /* skip this pcb, we have already processed it */
      pcb = pcb->next;
 8015ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ab4:	68db      	ldr	r3, [r3, #12]
 8015ab6:	627b      	str	r3, [r7, #36]	; 0x24
      continue;
 8015ab8:	e1fc      	b.n	8015eb4 <tcp_slowtmr+0x47c>
    }
    pcb->last_timer = tcp_timer_ctr;
 8015aba:	4b79      	ldr	r3, [pc, #484]	; (8015ca0 <tcp_slowtmr+0x268>)
 8015abc:	781a      	ldrb	r2, [r3, #0]
 8015abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ac0:	775a      	strb	r2, [r3, #29]

    pcb_remove = 0;
 8015ac2:	2300      	movs	r3, #0
 8015ac4:	77fb      	strb	r3, [r7, #31]
    pcb_reset = 0;
 8015ac6:	2300      	movs	r3, #0
 8015ac8:	77bb      	strb	r3, [r7, #30]

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8015aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015acc:	7d1b      	ldrb	r3, [r3, #20]
 8015ace:	2b02      	cmp	r3, #2
 8015ad0:	d108      	bne.n	8015ae4 <tcp_slowtmr+0xac>
 8015ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ad4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015ad8:	2b05      	cmp	r3, #5
 8015ada:	d903      	bls.n	8015ae4 <tcp_slowtmr+0xac>
      ++pcb_remove;
 8015adc:	7ffb      	ldrb	r3, [r7, #31]
 8015ade:	3301      	adds	r3, #1
 8015ae0:	77fb      	strb	r3, [r7, #31]
 8015ae2:	e0a2      	b.n	8015c2a <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    }
    else if (pcb->nrtx >= TCP_MAXRTX) {
 8015ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ae6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015aea:	2b0b      	cmp	r3, #11
 8015aec:	d903      	bls.n	8015af6 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8015aee:	7ffb      	ldrb	r3, [r7, #31]
 8015af0:	3301      	adds	r3, #1
 8015af2:	77fb      	strb	r3, [r7, #31]
 8015af4:	e099      	b.n	8015c2a <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8015af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015af8:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	d032      	beq.n	8015b66 <tcp_slowtmr+0x12e>
        /* If snd_wnd is zero, use persist timer to send 1 byte probes
         * instead of using the standard retransmission mechanism. */
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 8015b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b02:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8015b06:	3b01      	subs	r3, #1
 8015b08:	4a6c      	ldr	r2, [pc, #432]	; (8015cbc <tcp_slowtmr+0x284>)
 8015b0a:	5cd3      	ldrb	r3, [r2, r3]
 8015b0c:	74fb      	strb	r3, [r7, #19]
        if (pcb->persist_cnt < backoff_cnt) {
 8015b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b10:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 8015b14:	7cfa      	ldrb	r2, [r7, #19]
 8015b16:	429a      	cmp	r2, r3
 8015b18:	d907      	bls.n	8015b2a <tcp_slowtmr+0xf2>
          pcb->persist_cnt++;
 8015b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b1c:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 8015b20:	3301      	adds	r3, #1
 8015b22:	b2da      	uxtb	r2, r3
 8015b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b26:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
        }
        if (pcb->persist_cnt >= backoff_cnt) {
 8015b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b2c:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 8015b30:	7cfa      	ldrb	r2, [r7, #19]
 8015b32:	429a      	cmp	r2, r3
 8015b34:	d879      	bhi.n	8015c2a <tcp_slowtmr+0x1f2>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 8015b36:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015b38:	f004 fbd2 	bl	801a2e0 <tcp_zero_window_probe>
 8015b3c:	4603      	mov	r3, r0
 8015b3e:	2b00      	cmp	r3, #0
 8015b40:	d173      	bne.n	8015c2a <tcp_slowtmr+0x1f2>
            pcb->persist_cnt = 0;
 8015b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b44:	2200      	movs	r2, #0
 8015b46:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8015b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b4c:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8015b50:	2b06      	cmp	r3, #6
 8015b52:	d86a      	bhi.n	8015c2a <tcp_slowtmr+0x1f2>
              pcb->persist_backoff++;
 8015b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b56:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8015b5a:	3301      	adds	r3, #1
 8015b5c:	b2da      	uxtb	r2, r3
 8015b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b60:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8015b64:	e061      	b.n	8015c2a <tcp_slowtmr+0x1f2>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if (pcb->rtime >= 0) {
 8015b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b68:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015b6c:	2b00      	cmp	r3, #0
 8015b6e:	db08      	blt.n	8015b82 <tcp_slowtmr+0x14a>
          ++pcb->rtime;
 8015b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b72:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015b76:	b29b      	uxth	r3, r3
 8015b78:	3301      	adds	r3, #1
 8015b7a:	b29b      	uxth	r3, r3
 8015b7c:	b21a      	sxth	r2, r3
 8015b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b80:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 8015b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d04f      	beq.n	8015c2a <tcp_slowtmr+0x1f2>
 8015b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b8c:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8015b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b92:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8015b96:	429a      	cmp	r2, r3
 8015b98:	db47      	blt.n	8015c2a <tcp_slowtmr+0x1f2>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));

          /* Double retransmission time-out unless we are trying to
           * connect to somebody (i.e., we are in SYN_SENT). */
          if (pcb->state != SYN_SENT) {
 8015b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b9c:	7d1b      	ldrb	r3, [r3, #20]
 8015b9e:	2b02      	cmp	r3, #2
 8015ba0:	d018      	beq.n	8015bd4 <tcp_slowtmr+0x19c>
            u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff)-1);
 8015ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ba4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015ba8:	2b0c      	cmp	r3, #12
 8015baa:	bf28      	it	cs
 8015bac:	230c      	movcs	r3, #12
 8015bae:	75fb      	strb	r3, [r7, #23]
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8015bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bb2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8015bb6:	10db      	asrs	r3, r3, #3
 8015bb8:	b21b      	sxth	r3, r3
 8015bba:	461a      	mov	r2, r3
 8015bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bbe:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015bc2:	4413      	add	r3, r2
 8015bc4:	7dfa      	ldrb	r2, [r7, #23]
 8015bc6:	493e      	ldr	r1, [pc, #248]	; (8015cc0 <tcp_slowtmr+0x288>)
 8015bc8:	5c8a      	ldrb	r2, [r1, r2]
 8015bca:	4093      	lsls	r3, r2
 8015bcc:	b21a      	sxth	r2, r3
 8015bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bd0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
          }

          /* Reset the retransmission timer. */
          pcb->rtime = 0;
 8015bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bd6:	2200      	movs	r2, #0
 8015bd8:	861a      	strh	r2, [r3, #48]	; 0x30

          /* Reduce congestion window and ssthresh. */
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8015bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bdc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8015be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015be2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015be6:	4293      	cmp	r3, r2
 8015be8:	bf28      	it	cs
 8015bea:	4613      	movcs	r3, r2
 8015bec:	82bb      	strh	r3, [r7, #20]
          pcb->ssthresh = eff_wnd >> 1;
 8015bee:	8abb      	ldrh	r3, [r7, #20]
 8015bf0:	085b      	lsrs	r3, r3, #1
 8015bf2:	b29a      	uxth	r2, r3
 8015bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bf6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8015bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bfc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8015c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c02:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015c04:	005b      	lsls	r3, r3, #1
 8015c06:	b29b      	uxth	r3, r3
 8015c08:	429a      	cmp	r2, r3
 8015c0a:	d206      	bcs.n	8015c1a <tcp_slowtmr+0x1e2>
            pcb->ssthresh = (pcb->mss << 1);
 8015c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c0e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015c10:	005b      	lsls	r3, r3, #1
 8015c12:	b29a      	uxth	r2, r3
 8015c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c16:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          }
          pcb->cwnd = pcb->mss;
 8015c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c1c:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8015c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c20:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          /* The following needs to be called AFTER cwnd is set to one
             mss - STJ */
          tcp_rexmit_rto(pcb);
 8015c24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015c26:	f004 fa3f 	bl	801a0a8 <tcp_rexmit_rto>
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8015c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c2c:	7d1b      	ldrb	r3, [r3, #20]
 8015c2e:	2b06      	cmp	r3, #6
 8015c30:	d10f      	bne.n	8015c52 <tcp_slowtmr+0x21a>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8015c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c34:	7e9b      	ldrb	r3, [r3, #26]
 8015c36:	f003 0310 	and.w	r3, r3, #16
 8015c3a:	2b00      	cmp	r3, #0
 8015c3c:	d009      	beq.n	8015c52 <tcp_slowtmr+0x21a>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015c3e:	4b17      	ldr	r3, [pc, #92]	; (8015c9c <tcp_slowtmr+0x264>)
 8015c40:	681a      	ldr	r2, [r3, #0]
 8015c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c44:	6a1b      	ldr	r3, [r3, #32]
 8015c46:	1ad3      	subs	r3, r2, r3
 8015c48:	2b28      	cmp	r3, #40	; 0x28
 8015c4a:	d902      	bls.n	8015c52 <tcp_slowtmr+0x21a>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8015c4c:	7ffb      	ldrb	r3, [r7, #31]
 8015c4e:	3301      	adds	r3, #1
 8015c50:	77fb      	strb	r3, [r7, #31]
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8015c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c54:	7a1b      	ldrb	r3, [r3, #8]
 8015c56:	f003 0308 	and.w	r3, r3, #8
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	d05d      	beq.n	8015d1a <tcp_slowtmr+0x2e2>
       ((pcb->state == ESTABLISHED) ||
 8015c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c60:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8015c62:	2b04      	cmp	r3, #4
 8015c64:	d003      	beq.n	8015c6e <tcp_slowtmr+0x236>
        (pcb->state == CLOSE_WAIT))) {
 8015c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c68:	7d1b      	ldrb	r3, [r3, #20]
       ((pcb->state == ESTABLISHED) ||
 8015c6a:	2b07      	cmp	r3, #7
 8015c6c:	d155      	bne.n	8015d1a <tcp_slowtmr+0x2e2>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015c6e:	4b0b      	ldr	r3, [pc, #44]	; (8015c9c <tcp_slowtmr+0x264>)
 8015c70:	681a      	ldr	r2, [r3, #0]
 8015c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c74:	6a1b      	ldr	r3, [r3, #32]
 8015c76:	1ad2      	subs	r2, r2, r3
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 8015c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c7a:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8015c7e:	4b11      	ldr	r3, [pc, #68]	; (8015cc4 <tcp_slowtmr+0x28c>)
 8015c80:	440b      	add	r3, r1
 8015c82:	4911      	ldr	r1, [pc, #68]	; (8015cc8 <tcp_slowtmr+0x290>)
 8015c84:	fba1 1303 	umull	r1, r3, r1, r3
 8015c88:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015c8a:	429a      	cmp	r2, r3
 8015c8c:	d91e      	bls.n	8015ccc <tcp_slowtmr+0x294>
      {
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print(TCP_DEBUG, &pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8015c8e:	7ffb      	ldrb	r3, [r7, #31]
 8015c90:	3301      	adds	r3, #1
 8015c92:	77fb      	strb	r3, [r7, #31]
        ++pcb_reset;
 8015c94:	7fbb      	ldrb	r3, [r7, #30]
 8015c96:	3301      	adds	r3, #1
 8015c98:	77bb      	strb	r3, [r7, #30]
 8015c9a:	e03e      	b.n	8015d1a <tcp_slowtmr+0x2e2>
 8015c9c:	200161e0 	.word	0x200161e0
 8015ca0:	2000cb16 	.word	0x2000cb16
 8015ca4:	200161dc 	.word	0x200161dc
 8015ca8:	08022bec 	.word	0x08022bec
 8015cac:	08022d9c 	.word	0x08022d9c
 8015cb0:	08022c28 	.word	0x08022c28
 8015cb4:	08022dc8 	.word	0x08022dc8
 8015cb8:	08022df4 	.word	0x08022df4
 8015cbc:	08024190 	.word	0x08024190
 8015cc0:	08024180 	.word	0x08024180
 8015cc4:	000a4cb8 	.word	0x000a4cb8
 8015cc8:	10624dd3 	.word	0x10624dd3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015ccc:	4b97      	ldr	r3, [pc, #604]	; (8015f2c <tcp_slowtmr+0x4f4>)
 8015cce:	681a      	ldr	r2, [r3, #0]
 8015cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cd2:	6a1b      	ldr	r3, [r3, #32]
 8015cd4:	1ad2      	subs	r2, r2, r3
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8015cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cd8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8015cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cde:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8015ce2:	4618      	mov	r0, r3
 8015ce4:	4b92      	ldr	r3, [pc, #584]	; (8015f30 <tcp_slowtmr+0x4f8>)
 8015ce6:	fb03 f300 	mul.w	r3, r3, r0
 8015cea:	440b      	add	r3, r1
                / TCP_SLOW_INTERVAL)
 8015cec:	4991      	ldr	r1, [pc, #580]	; (8015f34 <tcp_slowtmr+0x4fc>)
 8015cee:	fba1 1303 	umull	r1, r3, r1, r3
 8015cf2:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015cf4:	429a      	cmp	r2, r3
 8015cf6:	d910      	bls.n	8015d1a <tcp_slowtmr+0x2e2>
      {
        err = tcp_keepalive(pcb);
 8015cf8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015cfa:	f004 fab4 	bl	801a266 <tcp_keepalive>
 8015cfe:	4603      	mov	r3, r0
 8015d00:	777b      	strb	r3, [r7, #29]
        if (err == ERR_OK) {
 8015d02:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	d107      	bne.n	8015d1a <tcp_slowtmr+0x2e2>
          pcb->keep_cnt_sent++;
 8015d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d0c:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8015d10:	3301      	adds	r3, #1
 8015d12:	b2da      	uxtb	r2, r3
 8015d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d16:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8015d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	d016      	beq.n	8015d50 <tcp_slowtmr+0x318>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 8015d22:	4b82      	ldr	r3, [pc, #520]	; (8015f2c <tcp_slowtmr+0x4f4>)
 8015d24:	681a      	ldr	r2, [r3, #0]
 8015d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d28:	6a1b      	ldr	r3, [r3, #32]
 8015d2a:	1ad2      	subs	r2, r2, r3
 8015d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d2e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8015d32:	4619      	mov	r1, r3
 8015d34:	460b      	mov	r3, r1
 8015d36:	005b      	lsls	r3, r3, #1
 8015d38:	440b      	add	r3, r1
 8015d3a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8015d3c:	429a      	cmp	r2, r3
 8015d3e:	d307      	bcc.n	8015d50 <tcp_slowtmr+0x318>
      tcp_segs_free(pcb->ooseq);
 8015d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015d44:	4618      	mov	r0, r3
 8015d46:	f000 fa04 	bl	8016152 <tcp_segs_free>
      pcb->ooseq = NULL;
 8015d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d4c:	2200      	movs	r2, #0
 8015d4e:	671a      	str	r2, [r3, #112]	; 0x70
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8015d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d52:	7d1b      	ldrb	r3, [r3, #20]
 8015d54:	2b03      	cmp	r3, #3
 8015d56:	d109      	bne.n	8015d6c <tcp_slowtmr+0x334>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015d58:	4b74      	ldr	r3, [pc, #464]	; (8015f2c <tcp_slowtmr+0x4f4>)
 8015d5a:	681a      	ldr	r2, [r3, #0]
 8015d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d5e:	6a1b      	ldr	r3, [r3, #32]
 8015d60:	1ad3      	subs	r3, r2, r3
 8015d62:	2b28      	cmp	r3, #40	; 0x28
 8015d64:	d902      	bls.n	8015d6c <tcp_slowtmr+0x334>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8015d66:	7ffb      	ldrb	r3, [r7, #31]
 8015d68:	3301      	adds	r3, #1
 8015d6a:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8015d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d6e:	7d1b      	ldrb	r3, [r3, #20]
 8015d70:	2b09      	cmp	r3, #9
 8015d72:	d109      	bne.n	8015d88 <tcp_slowtmr+0x350>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8015d74:	4b6d      	ldr	r3, [pc, #436]	; (8015f2c <tcp_slowtmr+0x4f4>)
 8015d76:	681a      	ldr	r2, [r3, #0]
 8015d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d7a:	6a1b      	ldr	r3, [r3, #32]
 8015d7c:	1ad3      	subs	r3, r2, r3
 8015d7e:	2bf0      	cmp	r3, #240	; 0xf0
 8015d80:	d902      	bls.n	8015d88 <tcp_slowtmr+0x350>
        ++pcb_remove;
 8015d82:	7ffb      	ldrb	r3, [r7, #31]
 8015d84:	3301      	adds	r3, #1
 8015d86:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8015d88:	7ffb      	ldrb	r3, [r7, #31]
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d05d      	beq.n	8015e4a <tcp_slowtmr+0x412>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8015d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015d94:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8015d96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015d98:	f000 fc44 	bl	8016624 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8015d9c:	6a3b      	ldr	r3, [r7, #32]
 8015d9e:	2b00      	cmp	r3, #0
 8015da0:	d010      	beq.n	8015dc4 <tcp_slowtmr+0x38c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8015da2:	4b65      	ldr	r3, [pc, #404]	; (8015f38 <tcp_slowtmr+0x500>)
 8015da4:	681b      	ldr	r3, [r3, #0]
 8015da6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015da8:	429a      	cmp	r2, r3
 8015daa:	d106      	bne.n	8015dba <tcp_slowtmr+0x382>
 8015dac:	4b63      	ldr	r3, [pc, #396]	; (8015f3c <tcp_slowtmr+0x504>)
 8015dae:	f240 4289 	movw	r2, #1161	; 0x489
 8015db2:	4963      	ldr	r1, [pc, #396]	; (8015f40 <tcp_slowtmr+0x508>)
 8015db4:	4863      	ldr	r0, [pc, #396]	; (8015f44 <tcp_slowtmr+0x50c>)
 8015db6:	f009 ffd3 	bl	801fd60 <iprintf>
        prev->next = pcb->next;
 8015dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015dbc:	68da      	ldr	r2, [r3, #12]
 8015dbe:	6a3b      	ldr	r3, [r7, #32]
 8015dc0:	60da      	str	r2, [r3, #12]
 8015dc2:	e00f      	b.n	8015de4 <tcp_slowtmr+0x3ac>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8015dc4:	4b5c      	ldr	r3, [pc, #368]	; (8015f38 <tcp_slowtmr+0x500>)
 8015dc6:	681b      	ldr	r3, [r3, #0]
 8015dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015dca:	429a      	cmp	r2, r3
 8015dcc:	d006      	beq.n	8015ddc <tcp_slowtmr+0x3a4>
 8015dce:	4b5b      	ldr	r3, [pc, #364]	; (8015f3c <tcp_slowtmr+0x504>)
 8015dd0:	f240 428d 	movw	r2, #1165	; 0x48d
 8015dd4:	495c      	ldr	r1, [pc, #368]	; (8015f48 <tcp_slowtmr+0x510>)
 8015dd6:	485b      	ldr	r0, [pc, #364]	; (8015f44 <tcp_slowtmr+0x50c>)
 8015dd8:	f009 ffc2 	bl	801fd60 <iprintf>
        tcp_active_pcbs = pcb->next;
 8015ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015dde:	68db      	ldr	r3, [r3, #12]
 8015de0:	4a55      	ldr	r2, [pc, #340]	; (8015f38 <tcp_slowtmr+0x500>)
 8015de2:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8015de4:	7fbb      	ldrb	r3, [r7, #30]
 8015de6:	2b00      	cmp	r3, #0
 8015de8:	d010      	beq.n	8015e0c <tcp_slowtmr+0x3d4>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8015dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015dec:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8015dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015df0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8015df2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8015df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015df6:	1d1d      	adds	r5, r3, #4
 8015df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015dfa:	8adb      	ldrh	r3, [r3, #22]
 8015dfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015dfe:	8b12      	ldrh	r2, [r2, #24]
 8015e00:	9201      	str	r2, [sp, #4]
 8015e02:	9300      	str	r3, [sp, #0]
 8015e04:	462b      	mov	r3, r5
 8015e06:	4622      	mov	r2, r4
 8015e08:	f004 f8d8 	bl	8019fbc <tcp_rst>
                 pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8015e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e0e:	691b      	ldr	r3, [r3, #16]
 8015e10:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8015e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e14:	7d1b      	ldrb	r3, [r3, #20]
 8015e16:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8015e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e1a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8015e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e1e:	68db      	ldr	r3, [r3, #12]
 8015e20:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 8015e22:	6839      	ldr	r1, [r7, #0]
 8015e24:	2001      	movs	r0, #1
 8015e26:	f7fe f935 	bl	8014094 <memp_free>

      tcp_active_pcbs_changed = 0;
 8015e2a:	4b48      	ldr	r3, [pc, #288]	; (8015f4c <tcp_slowtmr+0x514>)
 8015e2c:	2200      	movs	r2, #0
 8015e2e:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8015e30:	68fb      	ldr	r3, [r7, #12]
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	d004      	beq.n	8015e40 <tcp_slowtmr+0x408>
 8015e36:	68fb      	ldr	r3, [r7, #12]
 8015e38:	f06f 010c 	mvn.w	r1, #12
 8015e3c:	68b8      	ldr	r0, [r7, #8]
 8015e3e:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8015e40:	4b42      	ldr	r3, [pc, #264]	; (8015f4c <tcp_slowtmr+0x514>)
 8015e42:	781b      	ldrb	r3, [r3, #0]
 8015e44:	2b00      	cmp	r3, #0
 8015e46:	d035      	beq.n	8015eb4 <tcp_slowtmr+0x47c>
        goto tcp_slowtmr_start;
 8015e48:	e606      	b.n	8015a58 <tcp_slowtmr+0x20>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8015e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e4c:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 8015e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e50:	68db      	ldr	r3, [r3, #12]
 8015e52:	627b      	str	r3, [r7, #36]	; 0x24

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8015e54:	6a3b      	ldr	r3, [r7, #32]
 8015e56:	7edb      	ldrb	r3, [r3, #27]
 8015e58:	3301      	adds	r3, #1
 8015e5a:	b2da      	uxtb	r2, r3
 8015e5c:	6a3b      	ldr	r3, [r7, #32]
 8015e5e:	76da      	strb	r2, [r3, #27]
      if (prev->polltmr >= prev->pollinterval) {
 8015e60:	6a3b      	ldr	r3, [r7, #32]
 8015e62:	7eda      	ldrb	r2, [r3, #27]
 8015e64:	6a3b      	ldr	r3, [r7, #32]
 8015e66:	7f1b      	ldrb	r3, [r3, #28]
 8015e68:	429a      	cmp	r2, r3
 8015e6a:	d323      	bcc.n	8015eb4 <tcp_slowtmr+0x47c>
        prev->polltmr = 0;
 8015e6c:	6a3b      	ldr	r3, [r7, #32]
 8015e6e:	2200      	movs	r2, #0
 8015e70:	76da      	strb	r2, [r3, #27]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8015e72:	4b36      	ldr	r3, [pc, #216]	; (8015f4c <tcp_slowtmr+0x514>)
 8015e74:	2200      	movs	r2, #0
 8015e76:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8015e78:	6a3b      	ldr	r3, [r7, #32]
 8015e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	d00a      	beq.n	8015e98 <tcp_slowtmr+0x460>
 8015e82:	6a3b      	ldr	r3, [r7, #32]
 8015e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015e88:	6a3a      	ldr	r2, [r7, #32]
 8015e8a:	6912      	ldr	r2, [r2, #16]
 8015e8c:	6a39      	ldr	r1, [r7, #32]
 8015e8e:	4610      	mov	r0, r2
 8015e90:	4798      	blx	r3
 8015e92:	4603      	mov	r3, r0
 8015e94:	777b      	strb	r3, [r7, #29]
 8015e96:	e001      	b.n	8015e9c <tcp_slowtmr+0x464>
 8015e98:	2300      	movs	r3, #0
 8015e9a:	777b      	strb	r3, [r7, #29]
        if (tcp_active_pcbs_changed) {
 8015e9c:	4b2b      	ldr	r3, [pc, #172]	; (8015f4c <tcp_slowtmr+0x514>)
 8015e9e:	781b      	ldrb	r3, [r3, #0]
 8015ea0:	2b00      	cmp	r3, #0
 8015ea2:	d000      	beq.n	8015ea6 <tcp_slowtmr+0x46e>
          goto tcp_slowtmr_start;
 8015ea4:	e5d8      	b.n	8015a58 <tcp_slowtmr+0x20>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8015ea6:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8015eaa:	2b00      	cmp	r3, #0
 8015eac:	d102      	bne.n	8015eb4 <tcp_slowtmr+0x47c>
          tcp_output(prev);
 8015eae:	6a38      	ldr	r0, [r7, #32]
 8015eb0:	f003 fdfa 	bl	8019aa8 <tcp_output>
  while (pcb != NULL) {
 8015eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015eb6:	2b00      	cmp	r3, #0
 8015eb8:	f47f add4 	bne.w	8015a64 <tcp_slowtmr+0x2c>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8015ebc:	2300      	movs	r3, #0
 8015ebe:	623b      	str	r3, [r7, #32]
  pcb = tcp_tw_pcbs;
 8015ec0:	4b23      	ldr	r3, [pc, #140]	; (8015f50 <tcp_slowtmr+0x518>)
 8015ec2:	681b      	ldr	r3, [r3, #0]
 8015ec4:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 8015ec6:	e068      	b.n	8015f9a <tcp_slowtmr+0x562>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015eca:	7d1b      	ldrb	r3, [r3, #20]
 8015ecc:	2b0a      	cmp	r3, #10
 8015ece:	d006      	beq.n	8015ede <tcp_slowtmr+0x4a6>
 8015ed0:	4b1a      	ldr	r3, [pc, #104]	; (8015f3c <tcp_slowtmr+0x504>)
 8015ed2:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8015ed6:	491f      	ldr	r1, [pc, #124]	; (8015f54 <tcp_slowtmr+0x51c>)
 8015ed8:	481a      	ldr	r0, [pc, #104]	; (8015f44 <tcp_slowtmr+0x50c>)
 8015eda:	f009 ff41 	bl	801fd60 <iprintf>
    pcb_remove = 0;
 8015ede:	2300      	movs	r3, #0
 8015ee0:	77fb      	strb	r3, [r7, #31]

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8015ee2:	4b12      	ldr	r3, [pc, #72]	; (8015f2c <tcp_slowtmr+0x4f4>)
 8015ee4:	681a      	ldr	r2, [r3, #0]
 8015ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ee8:	6a1b      	ldr	r3, [r3, #32]
 8015eea:	1ad3      	subs	r3, r2, r3
 8015eec:	2bf0      	cmp	r3, #240	; 0xf0
 8015eee:	d902      	bls.n	8015ef6 <tcp_slowtmr+0x4be>
      ++pcb_remove;
 8015ef0:	7ffb      	ldrb	r3, [r7, #31]
 8015ef2:	3301      	adds	r3, #1
 8015ef4:	77fb      	strb	r3, [r7, #31]
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8015ef6:	7ffb      	ldrb	r3, [r7, #31]
 8015ef8:	2b00      	cmp	r3, #0
 8015efa:	d049      	beq.n	8015f90 <tcp_slowtmr+0x558>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8015efc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015efe:	f000 fb91 	bl	8016624 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8015f02:	6a3b      	ldr	r3, [r7, #32]
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	d029      	beq.n	8015f5c <tcp_slowtmr+0x524>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8015f08:	4b11      	ldr	r3, [pc, #68]	; (8015f50 <tcp_slowtmr+0x518>)
 8015f0a:	681b      	ldr	r3, [r3, #0]
 8015f0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015f0e:	429a      	cmp	r2, r3
 8015f10:	d106      	bne.n	8015f20 <tcp_slowtmr+0x4e8>
 8015f12:	4b0a      	ldr	r3, [pc, #40]	; (8015f3c <tcp_slowtmr+0x504>)
 8015f14:	f240 42cb 	movw	r2, #1227	; 0x4cb
 8015f18:	490f      	ldr	r1, [pc, #60]	; (8015f58 <tcp_slowtmr+0x520>)
 8015f1a:	480a      	ldr	r0, [pc, #40]	; (8015f44 <tcp_slowtmr+0x50c>)
 8015f1c:	f009 ff20 	bl	801fd60 <iprintf>
        prev->next = pcb->next;
 8015f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f22:	68da      	ldr	r2, [r3, #12]
 8015f24:	6a3b      	ldr	r3, [r7, #32]
 8015f26:	60da      	str	r2, [r3, #12]
 8015f28:	e028      	b.n	8015f7c <tcp_slowtmr+0x544>
 8015f2a:	bf00      	nop
 8015f2c:	200161e0 	.word	0x200161e0
 8015f30:	000124f8 	.word	0x000124f8
 8015f34:	10624dd3 	.word	0x10624dd3
 8015f38:	200161dc 	.word	0x200161dc
 8015f3c:	08022bec 	.word	0x08022bec
 8015f40:	08022e24 	.word	0x08022e24
 8015f44:	08022c28 	.word	0x08022c28
 8015f48:	08022e50 	.word	0x08022e50
 8015f4c:	200161d8 	.word	0x200161d8
 8015f50:	200161ec 	.word	0x200161ec
 8015f54:	08022e7c 	.word	0x08022e7c
 8015f58:	08022eac 	.word	0x08022eac
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8015f5c:	4b12      	ldr	r3, [pc, #72]	; (8015fa8 <tcp_slowtmr+0x570>)
 8015f5e:	681b      	ldr	r3, [r3, #0]
 8015f60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015f62:	429a      	cmp	r2, r3
 8015f64:	d006      	beq.n	8015f74 <tcp_slowtmr+0x53c>
 8015f66:	4b11      	ldr	r3, [pc, #68]	; (8015fac <tcp_slowtmr+0x574>)
 8015f68:	f240 42cf 	movw	r2, #1231	; 0x4cf
 8015f6c:	4910      	ldr	r1, [pc, #64]	; (8015fb0 <tcp_slowtmr+0x578>)
 8015f6e:	4811      	ldr	r0, [pc, #68]	; (8015fb4 <tcp_slowtmr+0x57c>)
 8015f70:	f009 fef6 	bl	801fd60 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8015f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f76:	68db      	ldr	r3, [r3, #12]
 8015f78:	4a0b      	ldr	r2, [pc, #44]	; (8015fa8 <tcp_slowtmr+0x570>)
 8015f7a:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8015f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f7e:	61bb      	str	r3, [r7, #24]
      pcb = pcb->next;
 8015f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f82:	68db      	ldr	r3, [r3, #12]
 8015f84:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 8015f86:	69b9      	ldr	r1, [r7, #24]
 8015f88:	2001      	movs	r0, #1
 8015f8a:	f7fe f883 	bl	8014094 <memp_free>
 8015f8e:	e004      	b.n	8015f9a <tcp_slowtmr+0x562>
    } else {
      prev = pcb;
 8015f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f92:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 8015f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f96:	68db      	ldr	r3, [r3, #12]
 8015f98:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 8015f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	d193      	bne.n	8015ec8 <tcp_slowtmr+0x490>
    }
  }
}
 8015fa0:	bf00      	nop
 8015fa2:	3728      	adds	r7, #40	; 0x28
 8015fa4:	46bd      	mov	sp, r7
 8015fa6:	bdb0      	pop	{r4, r5, r7, pc}
 8015fa8:	200161ec 	.word	0x200161ec
 8015fac:	08022bec 	.word	0x08022bec
 8015fb0:	08022ed4 	.word	0x08022ed4
 8015fb4:	08022c28 	.word	0x08022c28

08015fb8 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8015fb8:	b580      	push	{r7, lr}
 8015fba:	b082      	sub	sp, #8
 8015fbc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8015fbe:	4b2d      	ldr	r3, [pc, #180]	; (8016074 <tcp_fasttmr+0xbc>)
 8015fc0:	781b      	ldrb	r3, [r3, #0]
 8015fc2:	3301      	adds	r3, #1
 8015fc4:	b2da      	uxtb	r2, r3
 8015fc6:	4b2b      	ldr	r3, [pc, #172]	; (8016074 <tcp_fasttmr+0xbc>)
 8015fc8:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8015fca:	4b2b      	ldr	r3, [pc, #172]	; (8016078 <tcp_fasttmr+0xc0>)
 8015fcc:	681b      	ldr	r3, [r3, #0]
 8015fce:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015fd0:	e048      	b.n	8016064 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8015fd2:	687b      	ldr	r3, [r7, #4]
 8015fd4:	7f5a      	ldrb	r2, [r3, #29]
 8015fd6:	4b27      	ldr	r3, [pc, #156]	; (8016074 <tcp_fasttmr+0xbc>)
 8015fd8:	781b      	ldrb	r3, [r3, #0]
 8015fda:	429a      	cmp	r2, r3
 8015fdc:	d03f      	beq.n	801605e <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8015fde:	4b25      	ldr	r3, [pc, #148]	; (8016074 <tcp_fasttmr+0xbc>)
 8015fe0:	781a      	ldrb	r2, [r3, #0]
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	775a      	strb	r2, [r3, #29]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	7e9b      	ldrb	r3, [r3, #26]
 8015fea:	f003 0301 	and.w	r3, r3, #1
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	d010      	beq.n	8016014 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	7e9b      	ldrb	r3, [r3, #26]
 8015ff6:	f043 0302 	orr.w	r3, r3, #2
 8015ffa:	b2da      	uxtb	r2, r3
 8015ffc:	687b      	ldr	r3, [r7, #4]
 8015ffe:	769a      	strb	r2, [r3, #26]
        tcp_output(pcb);
 8016000:	6878      	ldr	r0, [r7, #4]
 8016002:	f003 fd51 	bl	8019aa8 <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8016006:	687b      	ldr	r3, [r7, #4]
 8016008:	7e9b      	ldrb	r3, [r3, #26]
 801600a:	f023 0303 	bic.w	r3, r3, #3
 801600e:	b2da      	uxtb	r2, r3
 8016010:	687b      	ldr	r3, [r7, #4]
 8016012:	769a      	strb	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8016014:	687b      	ldr	r3, [r7, #4]
 8016016:	7e9b      	ldrb	r3, [r3, #26]
 8016018:	f003 0308 	and.w	r3, r3, #8
 801601c:	2b00      	cmp	r3, #0
 801601e:	d009      	beq.n	8016034 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        pcb->flags &= ~(TF_CLOSEPEND);
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	7e9b      	ldrb	r3, [r3, #26]
 8016024:	f023 0308 	bic.w	r3, r3, #8
 8016028:	b2da      	uxtb	r2, r3
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	769a      	strb	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 801602e:	6878      	ldr	r0, [r7, #4]
 8016030:	f7ff f958 	bl	80152e4 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	68db      	ldr	r3, [r3, #12]
 8016038:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801603a:	687b      	ldr	r3, [r7, #4]
 801603c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801603e:	2b00      	cmp	r3, #0
 8016040:	d00a      	beq.n	8016058 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8016042:	4b0e      	ldr	r3, [pc, #56]	; (801607c <tcp_fasttmr+0xc4>)
 8016044:	2200      	movs	r2, #0
 8016046:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8016048:	6878      	ldr	r0, [r7, #4]
 801604a:	f000 f819 	bl	8016080 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801604e:	4b0b      	ldr	r3, [pc, #44]	; (801607c <tcp_fasttmr+0xc4>)
 8016050:	781b      	ldrb	r3, [r3, #0]
 8016052:	2b00      	cmp	r3, #0
 8016054:	d000      	beq.n	8016058 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8016056:	e7b8      	b.n	8015fca <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8016058:	683b      	ldr	r3, [r7, #0]
 801605a:	607b      	str	r3, [r7, #4]
 801605c:	e002      	b.n	8016064 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	68db      	ldr	r3, [r3, #12]
 8016062:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	2b00      	cmp	r3, #0
 8016068:	d1b3      	bne.n	8015fd2 <tcp_fasttmr+0x1a>
    }
  }
}
 801606a:	bf00      	nop
 801606c:	3708      	adds	r7, #8
 801606e:	46bd      	mov	sp, r7
 8016070:	bd80      	pop	{r7, pc}
 8016072:	bf00      	nop
 8016074:	2000cb16 	.word	0x2000cb16
 8016078:	200161dc 	.word	0x200161dc
 801607c:	200161d8 	.word	0x200161d8

08016080 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8016080:	b590      	push	{r4, r7, lr}
 8016082:	b085      	sub	sp, #20
 8016084:	af00      	add	r7, sp, #0
 8016086:	6078      	str	r0, [r7, #4]
  struct pbuf *rest;
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8016088:	687b      	ldr	r3, [r7, #4]
 801608a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801608c:	7b5b      	ldrb	r3, [r3, #13]
 801608e:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8016090:	687b      	ldr	r3, [r7, #4]
 8016092:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016094:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8016096:	687b      	ldr	r3, [r7, #4]
 8016098:	2200      	movs	r2, #0
 801609a:	675a      	str	r2, [r3, #116]	; 0x74
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80160a2:	2b00      	cmp	r3, #0
 80160a4:	d00b      	beq.n	80160be <tcp_process_refused_data+0x3e>
 80160a6:	687b      	ldr	r3, [r7, #4]
 80160a8:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 80160ac:	687b      	ldr	r3, [r7, #4]
 80160ae:	6918      	ldr	r0, [r3, #16]
 80160b0:	2300      	movs	r3, #0
 80160b2:	68ba      	ldr	r2, [r7, #8]
 80160b4:	6879      	ldr	r1, [r7, #4]
 80160b6:	47a0      	blx	r4
 80160b8:	4603      	mov	r3, r0
 80160ba:	73fb      	strb	r3, [r7, #15]
 80160bc:	e007      	b.n	80160ce <tcp_process_refused_data+0x4e>
 80160be:	2300      	movs	r3, #0
 80160c0:	68ba      	ldr	r2, [r7, #8]
 80160c2:	6879      	ldr	r1, [r7, #4]
 80160c4:	2000      	movs	r0, #0
 80160c6:	f000 f88c 	bl	80161e2 <tcp_recv_null>
 80160ca:	4603      	mov	r3, r0
 80160cc:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80160ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d12a      	bne.n	801612c <tcp_process_refused_data+0xac>
      /* did refused_data include a FIN? */
      if (refused_flags & PBUF_FLAG_TCP_FIN
 80160d6:	7bbb      	ldrb	r3, [r7, #14]
 80160d8:	f003 0320 	and.w	r3, r3, #32
 80160dc:	2b00      	cmp	r3, #0
 80160de:	d033      	beq.n	8016148 <tcp_process_refused_data+0xc8>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80160e0:	687b      	ldr	r3, [r7, #4]
 80160e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80160e4:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80160e8:	d005      	beq.n	80160f6 <tcp_process_refused_data+0x76>
          pcb->rcv_wnd++;
 80160ea:	687b      	ldr	r3, [r7, #4]
 80160ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80160ee:	3301      	adds	r3, #1
 80160f0:	b29a      	uxth	r2, r3
 80160f2:	687b      	ldr	r3, [r7, #4]
 80160f4:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	d00b      	beq.n	8016118 <tcp_process_refused_data+0x98>
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	6918      	ldr	r0, [r3, #16]
 801610a:	2300      	movs	r3, #0
 801610c:	2200      	movs	r2, #0
 801610e:	6879      	ldr	r1, [r7, #4]
 8016110:	47a0      	blx	r4
 8016112:	4603      	mov	r3, r0
 8016114:	73fb      	strb	r3, [r7, #15]
 8016116:	e001      	b.n	801611c <tcp_process_refused_data+0x9c>
 8016118:	2300      	movs	r3, #0
 801611a:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801611c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016120:	f113 0f0d 	cmn.w	r3, #13
 8016124:	d110      	bne.n	8016148 <tcp_process_refused_data+0xc8>
          return ERR_ABRT;
 8016126:	f06f 030c 	mvn.w	r3, #12
 801612a:	e00e      	b.n	801614a <tcp_process_refused_data+0xca>
        }
      }
    } else if (err == ERR_ABRT) {
 801612c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016130:	f113 0f0d 	cmn.w	r3, #13
 8016134:	d102      	bne.n	801613c <tcp_process_refused_data+0xbc>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8016136:	f06f 030c 	mvn.w	r3, #12
 801613a:	e006      	b.n	801614a <tcp_process_refused_data+0xca>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801613c:	687b      	ldr	r3, [r7, #4]
 801613e:	68ba      	ldr	r2, [r7, #8]
 8016140:	675a      	str	r2, [r3, #116]	; 0x74
      return ERR_INPROGRESS;
 8016142:	f06f 0304 	mvn.w	r3, #4
 8016146:	e000      	b.n	801614a <tcp_process_refused_data+0xca>
    }
  }
  return ERR_OK;
 8016148:	2300      	movs	r3, #0
}
 801614a:	4618      	mov	r0, r3
 801614c:	3714      	adds	r7, #20
 801614e:	46bd      	mov	sp, r7
 8016150:	bd90      	pop	{r4, r7, pc}

08016152 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8016152:	b580      	push	{r7, lr}
 8016154:	b084      	sub	sp, #16
 8016156:	af00      	add	r7, sp, #0
 8016158:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 801615a:	e007      	b.n	801616c <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 801615c:	687b      	ldr	r3, [r7, #4]
 801615e:	681b      	ldr	r3, [r3, #0]
 8016160:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8016162:	6878      	ldr	r0, [r7, #4]
 8016164:	f000 f809 	bl	801617a <tcp_seg_free>
    seg = next;
 8016168:	68fb      	ldr	r3, [r7, #12]
 801616a:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 801616c:	687b      	ldr	r3, [r7, #4]
 801616e:	2b00      	cmp	r3, #0
 8016170:	d1f4      	bne.n	801615c <tcp_segs_free+0xa>
  }
}
 8016172:	bf00      	nop
 8016174:	3710      	adds	r7, #16
 8016176:	46bd      	mov	sp, r7
 8016178:	bd80      	pop	{r7, pc}

0801617a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 801617a:	b580      	push	{r7, lr}
 801617c:	b082      	sub	sp, #8
 801617e:	af00      	add	r7, sp, #0
 8016180:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	2b00      	cmp	r3, #0
 8016186:	d00c      	beq.n	80161a2 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8016188:	687b      	ldr	r3, [r7, #4]
 801618a:	685b      	ldr	r3, [r3, #4]
 801618c:	2b00      	cmp	r3, #0
 801618e:	d004      	beq.n	801619a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8016190:	687b      	ldr	r3, [r7, #4]
 8016192:	685b      	ldr	r3, [r3, #4]
 8016194:	4618      	mov	r0, r3
 8016196:	f7fe fcd7 	bl	8014b48 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801619a:	6879      	ldr	r1, [r7, #4]
 801619c:	2003      	movs	r0, #3
 801619e:	f7fd ff79 	bl	8014094 <memp_free>
  }
}
 80161a2:	bf00      	nop
 80161a4:	3708      	adds	r7, #8
 80161a6:	46bd      	mov	sp, r7
 80161a8:	bd80      	pop	{r7, pc}

080161aa <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 80161aa:	b580      	push	{r7, lr}
 80161ac:	b084      	sub	sp, #16
 80161ae:	af00      	add	r7, sp, #0
 80161b0:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 80161b2:	2003      	movs	r0, #3
 80161b4:	f7fd ff1c 	bl	8013ff0 <memp_malloc>
 80161b8:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 80161ba:	68fb      	ldr	r3, [r7, #12]
 80161bc:	2b00      	cmp	r3, #0
 80161be:	d101      	bne.n	80161c4 <tcp_seg_copy+0x1a>
    return NULL;
 80161c0:	2300      	movs	r3, #0
 80161c2:	e00a      	b.n	80161da <tcp_seg_copy+0x30>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80161c4:	2210      	movs	r2, #16
 80161c6:	6879      	ldr	r1, [r7, #4]
 80161c8:	68f8      	ldr	r0, [r7, #12]
 80161ca:	f009 fd0e 	bl	801fbea <memcpy>
  pbuf_ref(cseg->p);
 80161ce:	68fb      	ldr	r3, [r7, #12]
 80161d0:	685b      	ldr	r3, [r3, #4]
 80161d2:	4618      	mov	r0, r3
 80161d4:	f7fe fd6a 	bl	8014cac <pbuf_ref>
  return cseg;
 80161d8:	68fb      	ldr	r3, [r7, #12]
}
 80161da:	4618      	mov	r0, r3
 80161dc:	3710      	adds	r7, #16
 80161de:	46bd      	mov	sp, r7
 80161e0:	bd80      	pop	{r7, pc}

080161e2 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80161e2:	b580      	push	{r7, lr}
 80161e4:	b084      	sub	sp, #16
 80161e6:	af00      	add	r7, sp, #0
 80161e8:	60f8      	str	r0, [r7, #12]
 80161ea:	60b9      	str	r1, [r7, #8]
 80161ec:	607a      	str	r2, [r7, #4]
 80161ee:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);
  if (p != NULL) {
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	2b00      	cmp	r3, #0
 80161f4:	d009      	beq.n	801620a <tcp_recv_null+0x28>
    tcp_recved(pcb, p->tot_len);
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	891b      	ldrh	r3, [r3, #8]
 80161fa:	4619      	mov	r1, r3
 80161fc:	68b8      	ldr	r0, [r7, #8]
 80161fe:	f7ff fb7d 	bl	80158fc <tcp_recved>
    pbuf_free(p);
 8016202:	6878      	ldr	r0, [r7, #4]
 8016204:	f7fe fca0 	bl	8014b48 <pbuf_free>
 8016208:	e008      	b.n	801621c <tcp_recv_null+0x3a>
  } else if (err == ERR_OK) {
 801620a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801620e:	2b00      	cmp	r3, #0
 8016210:	d104      	bne.n	801621c <tcp_recv_null+0x3a>
    return tcp_close(pcb);
 8016212:	68b8      	ldr	r0, [r7, #8]
 8016214:	f7ff f8cc 	bl	80153b0 <tcp_close>
 8016218:	4603      	mov	r3, r0
 801621a:	e000      	b.n	801621e <tcp_recv_null+0x3c>
  }
  return ERR_OK;
 801621c:	2300      	movs	r3, #0
}
 801621e:	4618      	mov	r0, r3
 8016220:	3710      	adds	r7, #16
 8016222:	46bd      	mov	sp, r7
 8016224:	bd80      	pop	{r7, pc}
	...

08016228 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8016228:	b580      	push	{r7, lr}
 801622a:	b086      	sub	sp, #24
 801622c:	af00      	add	r7, sp, #0
 801622e:	4603      	mov	r3, r0
 8016230:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8016232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016236:	2b00      	cmp	r3, #0
 8016238:	db01      	blt.n	801623e <tcp_kill_prio+0x16>
 801623a:	79fb      	ldrb	r3, [r7, #7]
 801623c:	e000      	b.n	8016240 <tcp_kill_prio+0x18>
 801623e:	237f      	movs	r3, #127	; 0x7f
 8016240:	72fb      	strb	r3, [r7, #11]

  /* We kill the oldest active connection that has lower priority than prio. */
  inactivity = 0;
 8016242:	2300      	movs	r3, #0
 8016244:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8016246:	2300      	movs	r3, #0
 8016248:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801624a:	4b16      	ldr	r3, [pc, #88]	; (80162a4 <tcp_kill_prio+0x7c>)
 801624c:	681b      	ldr	r3, [r3, #0]
 801624e:	617b      	str	r3, [r7, #20]
 8016250:	e01a      	b.n	8016288 <tcp_kill_prio+0x60>
    if (pcb->prio <= mprio &&
 8016252:	697b      	ldr	r3, [r7, #20]
 8016254:	7d5b      	ldrb	r3, [r3, #21]
 8016256:	7afa      	ldrb	r2, [r7, #11]
 8016258:	429a      	cmp	r2, r3
 801625a:	d312      	bcc.n	8016282 <tcp_kill_prio+0x5a>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801625c:	4b12      	ldr	r3, [pc, #72]	; (80162a8 <tcp_kill_prio+0x80>)
 801625e:	681a      	ldr	r2, [r3, #0]
 8016260:	697b      	ldr	r3, [r7, #20]
 8016262:	6a1b      	ldr	r3, [r3, #32]
 8016264:	1ad3      	subs	r3, r2, r3
    if (pcb->prio <= mprio &&
 8016266:	68fa      	ldr	r2, [r7, #12]
 8016268:	429a      	cmp	r2, r3
 801626a:	d80a      	bhi.n	8016282 <tcp_kill_prio+0x5a>
      inactivity = tcp_ticks - pcb->tmr;
 801626c:	4b0e      	ldr	r3, [pc, #56]	; (80162a8 <tcp_kill_prio+0x80>)
 801626e:	681a      	ldr	r2, [r3, #0]
 8016270:	697b      	ldr	r3, [r7, #20]
 8016272:	6a1b      	ldr	r3, [r3, #32]
 8016274:	1ad3      	subs	r3, r2, r3
 8016276:	60fb      	str	r3, [r7, #12]
      inactive = pcb;
 8016278:	697b      	ldr	r3, [r7, #20]
 801627a:	613b      	str	r3, [r7, #16]
      mprio = pcb->prio;
 801627c:	697b      	ldr	r3, [r7, #20]
 801627e:	7d5b      	ldrb	r3, [r3, #21]
 8016280:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016282:	697b      	ldr	r3, [r7, #20]
 8016284:	68db      	ldr	r3, [r3, #12]
 8016286:	617b      	str	r3, [r7, #20]
 8016288:	697b      	ldr	r3, [r7, #20]
 801628a:	2b00      	cmp	r3, #0
 801628c:	d1e1      	bne.n	8016252 <tcp_kill_prio+0x2a>
    }
  }
  if (inactive != NULL) {
 801628e:	693b      	ldr	r3, [r7, #16]
 8016290:	2b00      	cmp	r3, #0
 8016292:	d002      	beq.n	801629a <tcp_kill_prio+0x72>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 8016294:	6938      	ldr	r0, [r7, #16]
 8016296:	f7ff f99d 	bl	80155d4 <tcp_abort>
  }
}
 801629a:	bf00      	nop
 801629c:	3718      	adds	r7, #24
 801629e:	46bd      	mov	sp, r7
 80162a0:	bd80      	pop	{r7, pc}
 80162a2:	bf00      	nop
 80162a4:	200161dc 	.word	0x200161dc
 80162a8:	200161e0 	.word	0x200161e0

080162ac <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80162ac:	b580      	push	{r7, lr}
 80162ae:	b086      	sub	sp, #24
 80162b0:	af00      	add	r7, sp, #0
 80162b2:	4603      	mov	r3, r0
 80162b4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80162b6:	79fb      	ldrb	r3, [r7, #7]
 80162b8:	2b08      	cmp	r3, #8
 80162ba:	d009      	beq.n	80162d0 <tcp_kill_state+0x24>
 80162bc:	79fb      	ldrb	r3, [r7, #7]
 80162be:	2b09      	cmp	r3, #9
 80162c0:	d006      	beq.n	80162d0 <tcp_kill_state+0x24>
 80162c2:	4b1a      	ldr	r3, [pc, #104]	; (801632c <tcp_kill_state+0x80>)
 80162c4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80162c8:	4919      	ldr	r1, [pc, #100]	; (8016330 <tcp_kill_state+0x84>)
 80162ca:	481a      	ldr	r0, [pc, #104]	; (8016334 <tcp_kill_state+0x88>)
 80162cc:	f009 fd48 	bl	801fd60 <iprintf>

  inactivity = 0;
 80162d0:	2300      	movs	r3, #0
 80162d2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80162d4:	2300      	movs	r3, #0
 80162d6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80162d8:	4b17      	ldr	r3, [pc, #92]	; (8016338 <tcp_kill_state+0x8c>)
 80162da:	681b      	ldr	r3, [r3, #0]
 80162dc:	617b      	str	r3, [r7, #20]
 80162de:	e017      	b.n	8016310 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80162e0:	697b      	ldr	r3, [r7, #20]
 80162e2:	7d1b      	ldrb	r3, [r3, #20]
 80162e4:	79fa      	ldrb	r2, [r7, #7]
 80162e6:	429a      	cmp	r2, r3
 80162e8:	d10f      	bne.n	801630a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80162ea:	4b14      	ldr	r3, [pc, #80]	; (801633c <tcp_kill_state+0x90>)
 80162ec:	681a      	ldr	r2, [r3, #0]
 80162ee:	697b      	ldr	r3, [r7, #20]
 80162f0:	6a1b      	ldr	r3, [r3, #32]
 80162f2:	1ad3      	subs	r3, r2, r3
 80162f4:	68fa      	ldr	r2, [r7, #12]
 80162f6:	429a      	cmp	r2, r3
 80162f8:	d807      	bhi.n	801630a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80162fa:	4b10      	ldr	r3, [pc, #64]	; (801633c <tcp_kill_state+0x90>)
 80162fc:	681a      	ldr	r2, [r3, #0]
 80162fe:	697b      	ldr	r3, [r7, #20]
 8016300:	6a1b      	ldr	r3, [r3, #32]
 8016302:	1ad3      	subs	r3, r2, r3
 8016304:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8016306:	697b      	ldr	r3, [r7, #20]
 8016308:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801630a:	697b      	ldr	r3, [r7, #20]
 801630c:	68db      	ldr	r3, [r3, #12]
 801630e:	617b      	str	r3, [r7, #20]
 8016310:	697b      	ldr	r3, [r7, #20]
 8016312:	2b00      	cmp	r3, #0
 8016314:	d1e4      	bne.n	80162e0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8016316:	693b      	ldr	r3, [r7, #16]
 8016318:	2b00      	cmp	r3, #0
 801631a:	d003      	beq.n	8016324 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
           tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 801631c:	2100      	movs	r1, #0
 801631e:	6938      	ldr	r0, [r7, #16]
 8016320:	f7ff f8a6 	bl	8015470 <tcp_abandon>
  }
}
 8016324:	bf00      	nop
 8016326:	3718      	adds	r7, #24
 8016328:	46bd      	mov	sp, r7
 801632a:	bd80      	pop	{r7, pc}
 801632c:	08022bec 	.word	0x08022bec
 8016330:	08022efc 	.word	0x08022efc
 8016334:	08022c28 	.word	0x08022c28
 8016338:	200161dc 	.word	0x200161dc
 801633c:	200161e0 	.word	0x200161e0

08016340 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8016340:	b580      	push	{r7, lr}
 8016342:	b084      	sub	sp, #16
 8016344:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8016346:	2300      	movs	r3, #0
 8016348:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801634a:	2300      	movs	r3, #0
 801634c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801634e:	4b12      	ldr	r3, [pc, #72]	; (8016398 <tcp_kill_timewait+0x58>)
 8016350:	681b      	ldr	r3, [r3, #0]
 8016352:	60fb      	str	r3, [r7, #12]
 8016354:	e012      	b.n	801637c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8016356:	4b11      	ldr	r3, [pc, #68]	; (801639c <tcp_kill_timewait+0x5c>)
 8016358:	681a      	ldr	r2, [r3, #0]
 801635a:	68fb      	ldr	r3, [r7, #12]
 801635c:	6a1b      	ldr	r3, [r3, #32]
 801635e:	1ad3      	subs	r3, r2, r3
 8016360:	687a      	ldr	r2, [r7, #4]
 8016362:	429a      	cmp	r2, r3
 8016364:	d807      	bhi.n	8016376 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8016366:	4b0d      	ldr	r3, [pc, #52]	; (801639c <tcp_kill_timewait+0x5c>)
 8016368:	681a      	ldr	r2, [r3, #0]
 801636a:	68fb      	ldr	r3, [r7, #12]
 801636c:	6a1b      	ldr	r3, [r3, #32]
 801636e:	1ad3      	subs	r3, r2, r3
 8016370:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8016372:	68fb      	ldr	r3, [r7, #12]
 8016374:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016376:	68fb      	ldr	r3, [r7, #12]
 8016378:	68db      	ldr	r3, [r3, #12]
 801637a:	60fb      	str	r3, [r7, #12]
 801637c:	68fb      	ldr	r3, [r7, #12]
 801637e:	2b00      	cmp	r3, #0
 8016380:	d1e9      	bne.n	8016356 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8016382:	68bb      	ldr	r3, [r7, #8]
 8016384:	2b00      	cmp	r3, #0
 8016386:	d002      	beq.n	801638e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 8016388:	68b8      	ldr	r0, [r7, #8]
 801638a:	f7ff f923 	bl	80155d4 <tcp_abort>
  }
}
 801638e:	bf00      	nop
 8016390:	3710      	adds	r7, #16
 8016392:	46bd      	mov	sp, r7
 8016394:	bd80      	pop	{r7, pc}
 8016396:	bf00      	nop
 8016398:	200161ec 	.word	0x200161ec
 801639c:	200161e0 	.word	0x200161e0

080163a0 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80163a0:	b580      	push	{r7, lr}
 80163a2:	b084      	sub	sp, #16
 80163a4:	af00      	add	r7, sp, #0
 80163a6:	4603      	mov	r3, r0
 80163a8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80163aa:	2001      	movs	r0, #1
 80163ac:	f7fd fe20 	bl	8013ff0 <memp_malloc>
 80163b0:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80163b2:	68fb      	ldr	r3, [r7, #12]
 80163b4:	2b00      	cmp	r3, #0
 80163b6:	d124      	bne.n	8016402 <tcp_alloc+0x62>
    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80163b8:	f7ff ffc2 	bl	8016340 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80163bc:	2001      	movs	r0, #1
 80163be:	f7fd fe17 	bl	8013ff0 <memp_malloc>
 80163c2:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80163c4:	68fb      	ldr	r3, [r7, #12]
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d11b      	bne.n	8016402 <tcp_alloc+0x62>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80163ca:	2009      	movs	r0, #9
 80163cc:	f7ff ff6e 	bl	80162ac <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80163d0:	2001      	movs	r0, #1
 80163d2:	f7fd fe0d 	bl	8013ff0 <memp_malloc>
 80163d6:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80163d8:	68fb      	ldr	r3, [r7, #12]
 80163da:	2b00      	cmp	r3, #0
 80163dc:	d111      	bne.n	8016402 <tcp_alloc+0x62>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80163de:	2008      	movs	r0, #8
 80163e0:	f7ff ff64 	bl	80162ac <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80163e4:	2001      	movs	r0, #1
 80163e6:	f7fd fe03 	bl	8013ff0 <memp_malloc>
 80163ea:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80163ec:	68fb      	ldr	r3, [r7, #12]
 80163ee:	2b00      	cmp	r3, #0
 80163f0:	d107      	bne.n	8016402 <tcp_alloc+0x62>
          /* Try killing active connections with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 80163f2:	79fb      	ldrb	r3, [r7, #7]
 80163f4:	4618      	mov	r0, r3
 80163f6:	f7ff ff17 	bl	8016228 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80163fa:	2001      	movs	r0, #1
 80163fc:	f7fd fdf8 	bl	8013ff0 <memp_malloc>
 8016400:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8016402:	68fb      	ldr	r3, [r7, #12]
 8016404:	2b00      	cmp	r3, #0
 8016406:	d03f      	beq.n	8016488 <tcp_alloc+0xe8>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8016408:	2298      	movs	r2, #152	; 0x98
 801640a:	2100      	movs	r1, #0
 801640c:	68f8      	ldr	r0, [r7, #12]
 801640e:	f009 fbf7 	bl	801fc00 <memset>
    pcb->prio = prio;
 8016412:	68fb      	ldr	r3, [r7, #12]
 8016414:	79fa      	ldrb	r2, [r7, #7]
 8016416:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8016418:	68fb      	ldr	r3, [r7, #12]
 801641a:	f44f 6286 	mov.w	r2, #1072	; 0x430
 801641e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8016422:	68fb      	ldr	r3, [r7, #12]
 8016424:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8016428:	855a      	strh	r2, [r3, #42]	; 0x2a
 801642a:	68fb      	ldr	r3, [r7, #12]
 801642c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801642e:	68fb      	ldr	r3, [r7, #12]
 8016430:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8016432:	68fb      	ldr	r3, [r7, #12]
 8016434:	22ff      	movs	r2, #255	; 0xff
 8016436:	729a      	strb	r2, [r3, #10]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8016438:	68fb      	ldr	r3, [r7, #12]
 801643a:	f44f 7206 	mov.w	r2, #536	; 0x218
 801643e:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8016440:	68fb      	ldr	r3, [r7, #12]
 8016442:	2206      	movs	r2, #6
 8016444:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8016448:	68fb      	ldr	r3, [r7, #12]
 801644a:	2206      	movs	r2, #6
 801644c:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 801644e:	68fb      	ldr	r3, [r7, #12]
 8016450:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016454:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8016456:	68fb      	ldr	r3, [r7, #12]
 8016458:	2201      	movs	r2, #1
 801645a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 801645e:	4b0d      	ldr	r3, [pc, #52]	; (8016494 <tcp_alloc+0xf4>)
 8016460:	681a      	ldr	r2, [r3, #0]
 8016462:	68fb      	ldr	r3, [r7, #12]
 8016464:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8016466:	4b0c      	ldr	r3, [pc, #48]	; (8016498 <tcp_alloc+0xf8>)
 8016468:	781a      	ldrb	r2, [r3, #0]
 801646a:	68fb      	ldr	r3, [r7, #12]
 801646c:	775a      	strb	r2, [r3, #29]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 801646e:	68fb      	ldr	r3, [r7, #12]
 8016470:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8016474:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8016478:	68fb      	ldr	r3, [r7, #12]
 801647a:	4a08      	ldr	r2, [pc, #32]	; (801649c <tcp_alloc+0xfc>)
 801647c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8016480:	68fb      	ldr	r3, [r7, #12]
 8016482:	4a07      	ldr	r2, [pc, #28]	; (80164a0 <tcp_alloc+0x100>)
 8016484:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8016488:	68fb      	ldr	r3, [r7, #12]
}
 801648a:	4618      	mov	r0, r3
 801648c:	3710      	adds	r7, #16
 801648e:	46bd      	mov	sp, r7
 8016490:	bd80      	pop	{r7, pc}
 8016492:	bf00      	nop
 8016494:	200161e0 	.word	0x200161e0
 8016498:	2000cb16 	.word	0x2000cb16
 801649c:	080161e3 	.word	0x080161e3
 80164a0:	006ddd00 	.word	0x006ddd00

080164a4 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 80164a4:	b580      	push	{r7, lr}
 80164a6:	b084      	sub	sp, #16
 80164a8:	af00      	add	r7, sp, #0
 80164aa:	4603      	mov	r3, r0
 80164ac:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb * pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 80164ae:	2040      	movs	r0, #64	; 0x40
 80164b0:	f7ff ff76 	bl	80163a0 <tcp_alloc>
 80164b4:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80164b6:	68fb      	ldr	r3, [r7, #12]
}
 80164b8:	4618      	mov	r0, r3
 80164ba:	3710      	adds	r7, #16
 80164bc:	46bd      	mov	sp, r7
 80164be:	bd80      	pop	{r7, pc}

080164c0 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 80164c0:	b480      	push	{r7}
 80164c2:	b083      	sub	sp, #12
 80164c4:	af00      	add	r7, sp, #0
 80164c6:	6078      	str	r0, [r7, #4]
 80164c8:	6039      	str	r1, [r7, #0]
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 80164ca:	687b      	ldr	r3, [r7, #4]
 80164cc:	2b00      	cmp	r3, #0
 80164ce:	d002      	beq.n	80164d6 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	683a      	ldr	r2, [r7, #0]
 80164d4:	611a      	str	r2, [r3, #16]
  }
}
 80164d6:	bf00      	nop
 80164d8:	370c      	adds	r7, #12
 80164da:	46bd      	mov	sp, r7
 80164dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164e0:	4770      	bx	lr
	...

080164e4 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 80164e4:	b580      	push	{r7, lr}
 80164e6:	b082      	sub	sp, #8
 80164e8:	af00      	add	r7, sp, #0
 80164ea:	6078      	str	r0, [r7, #4]
 80164ec:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 80164ee:	687b      	ldr	r3, [r7, #4]
 80164f0:	2b00      	cmp	r3, #0
 80164f2:	d00e      	beq.n	8016512 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 80164f4:	687b      	ldr	r3, [r7, #4]
 80164f6:	7d1b      	ldrb	r3, [r3, #20]
 80164f8:	2b01      	cmp	r3, #1
 80164fa:	d106      	bne.n	801650a <tcp_recv+0x26>
 80164fc:	4b07      	ldr	r3, [pc, #28]	; (801651c <tcp_recv+0x38>)
 80164fe:	f240 62bb 	movw	r2, #1723	; 0x6bb
 8016502:	4907      	ldr	r1, [pc, #28]	; (8016520 <tcp_recv+0x3c>)
 8016504:	4807      	ldr	r0, [pc, #28]	; (8016524 <tcp_recv+0x40>)
 8016506:	f009 fc2b 	bl	801fd60 <iprintf>
    pcb->recv = recv;
 801650a:	687b      	ldr	r3, [r7, #4]
 801650c:	683a      	ldr	r2, [r7, #0]
 801650e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8016512:	bf00      	nop
 8016514:	3708      	adds	r7, #8
 8016516:	46bd      	mov	sp, r7
 8016518:	bd80      	pop	{r7, pc}
 801651a:	bf00      	nop
 801651c:	08022bec 	.word	0x08022bec
 8016520:	08022f0c 	.word	0x08022f0c
 8016524:	08022c28 	.word	0x08022c28

08016528 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8016528:	b580      	push	{r7, lr}
 801652a:	b082      	sub	sp, #8
 801652c:	af00      	add	r7, sp, #0
 801652e:	6078      	str	r0, [r7, #4]
 8016530:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 8016532:	687b      	ldr	r3, [r7, #4]
 8016534:	2b00      	cmp	r3, #0
 8016536:	d00d      	beq.n	8016554 <tcp_sent+0x2c>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8016538:	687b      	ldr	r3, [r7, #4]
 801653a:	7d1b      	ldrb	r3, [r3, #20]
 801653c:	2b01      	cmp	r3, #1
 801653e:	d106      	bne.n	801654e <tcp_sent+0x26>
 8016540:	4b06      	ldr	r3, [pc, #24]	; (801655c <tcp_sent+0x34>)
 8016542:	f240 62cc 	movw	r2, #1740	; 0x6cc
 8016546:	4906      	ldr	r1, [pc, #24]	; (8016560 <tcp_sent+0x38>)
 8016548:	4806      	ldr	r0, [pc, #24]	; (8016564 <tcp_sent+0x3c>)
 801654a:	f009 fc09 	bl	801fd60 <iprintf>
    pcb->sent = sent;
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	683a      	ldr	r2, [r7, #0]
 8016552:	67da      	str	r2, [r3, #124]	; 0x7c
  }
}
 8016554:	bf00      	nop
 8016556:	3708      	adds	r7, #8
 8016558:	46bd      	mov	sp, r7
 801655a:	bd80      	pop	{r7, pc}
 801655c:	08022bec 	.word	0x08022bec
 8016560:	08022f34 	.word	0x08022f34
 8016564:	08022c28 	.word	0x08022c28

08016568 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8016568:	b580      	push	{r7, lr}
 801656a:	b082      	sub	sp, #8
 801656c:	af00      	add	r7, sp, #0
 801656e:	6078      	str	r0, [r7, #4]
 8016570:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 8016572:	687b      	ldr	r3, [r7, #4]
 8016574:	2b00      	cmp	r3, #0
 8016576:	d00e      	beq.n	8016596 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	7d1b      	ldrb	r3, [r3, #20]
 801657c:	2b01      	cmp	r3, #1
 801657e:	d106      	bne.n	801658e <tcp_err+0x26>
 8016580:	4b07      	ldr	r3, [pc, #28]	; (80165a0 <tcp_err+0x38>)
 8016582:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8016586:	4907      	ldr	r1, [pc, #28]	; (80165a4 <tcp_err+0x3c>)
 8016588:	4807      	ldr	r0, [pc, #28]	; (80165a8 <tcp_err+0x40>)
 801658a:	f009 fbe9 	bl	801fd60 <iprintf>
    pcb->errf = err;
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	683a      	ldr	r2, [r7, #0]
 8016592:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 8016596:	bf00      	nop
 8016598:	3708      	adds	r7, #8
 801659a:	46bd      	mov	sp, r7
 801659c:	bd80      	pop	{r7, pc}
 801659e:	bf00      	nop
 80165a0:	08022bec 	.word	0x08022bec
 80165a4:	08022f5c 	.word	0x08022f5c
 80165a8:	08022c28 	.word	0x08022c28

080165ac <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 80165ac:	b480      	push	{r7}
 80165ae:	b085      	sub	sp, #20
 80165b0:	af00      	add	r7, sp, #0
 80165b2:	6078      	str	r0, [r7, #4]
 80165b4:	6039      	str	r1, [r7, #0]
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	2b00      	cmp	r3, #0
 80165ba:	d008      	beq.n	80165ce <tcp_accept+0x22>
 80165bc:	687b      	ldr	r3, [r7, #4]
 80165be:	7d1b      	ldrb	r3, [r3, #20]
 80165c0:	2b01      	cmp	r3, #1
 80165c2:	d104      	bne.n	80165ce <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen*)pcb;
 80165c4:	687b      	ldr	r3, [r7, #4]
 80165c6:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 80165c8:	68fb      	ldr	r3, [r7, #12]
 80165ca:	683a      	ldr	r2, [r7, #0]
 80165cc:	619a      	str	r2, [r3, #24]
  }
}
 80165ce:	bf00      	nop
 80165d0:	3714      	adds	r7, #20
 80165d2:	46bd      	mov	sp, r7
 80165d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165d8:	4770      	bx	lr
	...

080165dc <tcp_poll>:
 * timer interval, which is called twice a second.
 *
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 80165dc:	b580      	push	{r7, lr}
 80165de:	b084      	sub	sp, #16
 80165e0:	af00      	add	r7, sp, #0
 80165e2:	60f8      	str	r0, [r7, #12]
 80165e4:	60b9      	str	r1, [r7, #8]
 80165e6:	4613      	mov	r3, r2
 80165e8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 80165ea:	68fb      	ldr	r3, [r7, #12]
 80165ec:	7d1b      	ldrb	r3, [r3, #20]
 80165ee:	2b01      	cmp	r3, #1
 80165f0:	d106      	bne.n	8016600 <tcp_poll+0x24>
 80165f2:	4b09      	ldr	r3, [pc, #36]	; (8016618 <tcp_poll+0x3c>)
 80165f4:	f240 7203 	movw	r2, #1795	; 0x703
 80165f8:	4908      	ldr	r1, [pc, #32]	; (801661c <tcp_poll+0x40>)
 80165fa:	4809      	ldr	r0, [pc, #36]	; (8016620 <tcp_poll+0x44>)
 80165fc:	f009 fbb0 	bl	801fd60 <iprintf>
#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8016600:	68fb      	ldr	r3, [r7, #12]
 8016602:	68ba      	ldr	r2, [r7, #8]
 8016604:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8016608:	68fb      	ldr	r3, [r7, #12]
 801660a:	79fa      	ldrb	r2, [r7, #7]
 801660c:	771a      	strb	r2, [r3, #28]
}
 801660e:	bf00      	nop
 8016610:	3710      	adds	r7, #16
 8016612:	46bd      	mov	sp, r7
 8016614:	bd80      	pop	{r7, pc}
 8016616:	bf00      	nop
 8016618:	08022bec 	.word	0x08022bec
 801661c:	08022f84 	.word	0x08022f84
 8016620:	08022c28 	.word	0x08022c28

08016624 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8016624:	b580      	push	{r7, lr}
 8016626:	b082      	sub	sp, #8
 8016628:	af00      	add	r7, sp, #0
 801662a:	6078      	str	r0, [r7, #4]
  if (pcb->state != CLOSED &&
 801662c:	687b      	ldr	r3, [r7, #4]
 801662e:	7d1b      	ldrb	r3, [r3, #20]
 8016630:	2b00      	cmp	r3, #0
 8016632:	d034      	beq.n	801669e <tcp_pcb_purge+0x7a>
     pcb->state != TIME_WAIT &&
 8016634:	687b      	ldr	r3, [r7, #4]
 8016636:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8016638:	2b0a      	cmp	r3, #10
 801663a:	d030      	beq.n	801669e <tcp_pcb_purge+0x7a>
     pcb->state != LISTEN) {
 801663c:	687b      	ldr	r3, [r7, #4]
 801663e:	7d1b      	ldrb	r3, [r3, #20]
     pcb->state != TIME_WAIT &&
 8016640:	2b01      	cmp	r3, #1
 8016642:	d02c      	beq.n	801669e <tcp_pcb_purge+0x7a>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8016644:	687b      	ldr	r3, [r7, #4]
 8016646:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016648:	2b00      	cmp	r3, #0
 801664a:	d007      	beq.n	801665c <tcp_pcb_purge+0x38>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801664c:	687b      	ldr	r3, [r7, #4]
 801664e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016650:	4618      	mov	r0, r3
 8016652:	f7fe fa79 	bl	8014b48 <pbuf_free>
      pcb->refused_data = NULL;
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	2200      	movs	r2, #0
 801665a:	675a      	str	r2, [r3, #116]	; 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 801665c:	687b      	ldr	r3, [r7, #4]
 801665e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016660:	4618      	mov	r0, r3
 8016662:	f7ff fd76 	bl	8016152 <tcp_segs_free>
    pcb->ooseq = NULL;
 8016666:	687b      	ldr	r3, [r7, #4]
 8016668:	2200      	movs	r2, #0
 801666a:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 801666c:	687b      	ldr	r3, [r7, #4]
 801666e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016672:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8016674:	687b      	ldr	r3, [r7, #4]
 8016676:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8016678:	4618      	mov	r0, r3
 801667a:	f7ff fd6a 	bl	8016152 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016682:	4618      	mov	r0, r3
 8016684:	f7ff fd65 	bl	8016152 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8016688:	687b      	ldr	r3, [r7, #4]
 801668a:	2200      	movs	r2, #0
 801668c:	669a      	str	r2, [r3, #104]	; 0x68
 801668e:	687b      	ldr	r3, [r7, #4]
 8016690:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8016692:	687b      	ldr	r3, [r7, #4]
 8016694:	66da      	str	r2, [r3, #108]	; 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	2200      	movs	r2, #0
 801669a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */
  }
}
 801669e:	bf00      	nop
 80166a0:	3708      	adds	r7, #8
 80166a2:	46bd      	mov	sp, r7
 80166a4:	bd80      	pop	{r7, pc}
	...

080166a8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 80166a8:	b580      	push	{r7, lr}
 80166aa:	b084      	sub	sp, #16
 80166ac:	af00      	add	r7, sp, #0
 80166ae:	6078      	str	r0, [r7, #4]
 80166b0:	6039      	str	r1, [r7, #0]
  TCP_RMV(pcblist, pcb);
 80166b2:	687b      	ldr	r3, [r7, #4]
 80166b4:	681b      	ldr	r3, [r3, #0]
 80166b6:	683a      	ldr	r2, [r7, #0]
 80166b8:	429a      	cmp	r2, r3
 80166ba:	d105      	bne.n	80166c8 <tcp_pcb_remove+0x20>
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	68da      	ldr	r2, [r3, #12]
 80166c2:	687b      	ldr	r3, [r7, #4]
 80166c4:	601a      	str	r2, [r3, #0]
 80166c6:	e013      	b.n	80166f0 <tcp_pcb_remove+0x48>
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	681b      	ldr	r3, [r3, #0]
 80166cc:	60fb      	str	r3, [r7, #12]
 80166ce:	e00c      	b.n	80166ea <tcp_pcb_remove+0x42>
 80166d0:	68fb      	ldr	r3, [r7, #12]
 80166d2:	68db      	ldr	r3, [r3, #12]
 80166d4:	683a      	ldr	r2, [r7, #0]
 80166d6:	429a      	cmp	r2, r3
 80166d8:	d104      	bne.n	80166e4 <tcp_pcb_remove+0x3c>
 80166da:	683b      	ldr	r3, [r7, #0]
 80166dc:	68da      	ldr	r2, [r3, #12]
 80166de:	68fb      	ldr	r3, [r7, #12]
 80166e0:	60da      	str	r2, [r3, #12]
 80166e2:	e005      	b.n	80166f0 <tcp_pcb_remove+0x48>
 80166e4:	68fb      	ldr	r3, [r7, #12]
 80166e6:	68db      	ldr	r3, [r3, #12]
 80166e8:	60fb      	str	r3, [r7, #12]
 80166ea:	68fb      	ldr	r3, [r7, #12]
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d1ef      	bne.n	80166d0 <tcp_pcb_remove+0x28>
 80166f0:	683b      	ldr	r3, [r7, #0]
 80166f2:	2200      	movs	r2, #0
 80166f4:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80166f6:	6838      	ldr	r0, [r7, #0]
 80166f8:	f7ff ff94 	bl	8016624 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 80166fc:	683b      	ldr	r3, [r7, #0]
 80166fe:	7d1b      	ldrb	r3, [r3, #20]
 8016700:	2b0a      	cmp	r3, #10
 8016702:	d013      	beq.n	801672c <tcp_pcb_remove+0x84>
     pcb->state != LISTEN &&
 8016704:	683b      	ldr	r3, [r7, #0]
 8016706:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != TIME_WAIT &&
 8016708:	2b01      	cmp	r3, #1
 801670a:	d00f      	beq.n	801672c <tcp_pcb_remove+0x84>
     pcb->flags & TF_ACK_DELAY) {
 801670c:	683b      	ldr	r3, [r7, #0]
 801670e:	7e9b      	ldrb	r3, [r3, #26]
 8016710:	f003 0301 	and.w	r3, r3, #1
     pcb->state != LISTEN &&
 8016714:	2b00      	cmp	r3, #0
 8016716:	d009      	beq.n	801672c <tcp_pcb_remove+0x84>
    pcb->flags |= TF_ACK_NOW;
 8016718:	683b      	ldr	r3, [r7, #0]
 801671a:	7e9b      	ldrb	r3, [r3, #26]
 801671c:	f043 0302 	orr.w	r3, r3, #2
 8016720:	b2da      	uxtb	r2, r3
 8016722:	683b      	ldr	r3, [r7, #0]
 8016724:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 8016726:	6838      	ldr	r0, [r7, #0]
 8016728:	f003 f9be 	bl	8019aa8 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 801672c:	683b      	ldr	r3, [r7, #0]
 801672e:	7d1b      	ldrb	r3, [r3, #20]
 8016730:	2b01      	cmp	r3, #1
 8016732:	d020      	beq.n	8016776 <tcp_pcb_remove+0xce>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8016734:	683b      	ldr	r3, [r7, #0]
 8016736:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8016738:	2b00      	cmp	r3, #0
 801673a:	d006      	beq.n	801674a <tcp_pcb_remove+0xa2>
 801673c:	4b13      	ldr	r3, [pc, #76]	; (801678c <tcp_pcb_remove+0xe4>)
 801673e:	f240 7253 	movw	r2, #1875	; 0x753
 8016742:	4913      	ldr	r1, [pc, #76]	; (8016790 <tcp_pcb_remove+0xe8>)
 8016744:	4813      	ldr	r0, [pc, #76]	; (8016794 <tcp_pcb_remove+0xec>)
 8016746:	f009 fb0b 	bl	801fd60 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801674a:	683b      	ldr	r3, [r7, #0]
 801674c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801674e:	2b00      	cmp	r3, #0
 8016750:	d006      	beq.n	8016760 <tcp_pcb_remove+0xb8>
 8016752:	4b0e      	ldr	r3, [pc, #56]	; (801678c <tcp_pcb_remove+0xe4>)
 8016754:	f240 7254 	movw	r2, #1876	; 0x754
 8016758:	490f      	ldr	r1, [pc, #60]	; (8016798 <tcp_pcb_remove+0xf0>)
 801675a:	480e      	ldr	r0, [pc, #56]	; (8016794 <tcp_pcb_remove+0xec>)
 801675c:	f009 fb00 	bl	801fd60 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8016760:	683b      	ldr	r3, [r7, #0]
 8016762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016764:	2b00      	cmp	r3, #0
 8016766:	d006      	beq.n	8016776 <tcp_pcb_remove+0xce>
 8016768:	4b08      	ldr	r3, [pc, #32]	; (801678c <tcp_pcb_remove+0xe4>)
 801676a:	f240 7256 	movw	r2, #1878	; 0x756
 801676e:	490b      	ldr	r1, [pc, #44]	; (801679c <tcp_pcb_remove+0xf4>)
 8016770:	4808      	ldr	r0, [pc, #32]	; (8016794 <tcp_pcb_remove+0xec>)
 8016772:	f009 faf5 	bl	801fd60 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8016776:	683b      	ldr	r3, [r7, #0]
 8016778:	2200      	movs	r2, #0
 801677a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 801677c:	683b      	ldr	r3, [r7, #0]
 801677e:	2200      	movs	r2, #0
 8016780:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8016782:	bf00      	nop
 8016784:	3710      	adds	r7, #16
 8016786:	46bd      	mov	sp, r7
 8016788:	bd80      	pop	{r7, pc}
 801678a:	bf00      	nop
 801678c:	08022bec 	.word	0x08022bec
 8016790:	08022fa4 	.word	0x08022fa4
 8016794:	08022c28 	.word	0x08022c28
 8016798:	08022fbc 	.word	0x08022fbc
 801679c:	08022fd8 	.word	0x08022fd8

080167a0 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80167a0:	b480      	push	{r7}
 80167a2:	b083      	sub	sp, #12
 80167a4:	af00      	add	r7, sp, #0
 80167a6:	6078      	str	r0, [r7, #4]
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80167a8:	4b07      	ldr	r3, [pc, #28]	; (80167c8 <tcp_next_iss+0x28>)
 80167aa:	681a      	ldr	r2, [r3, #0]
 80167ac:	4b07      	ldr	r3, [pc, #28]	; (80167cc <tcp_next_iss+0x2c>)
 80167ae:	681b      	ldr	r3, [r3, #0]
 80167b0:	4413      	add	r3, r2
 80167b2:	4a05      	ldr	r2, [pc, #20]	; (80167c8 <tcp_next_iss+0x28>)
 80167b4:	6013      	str	r3, [r2, #0]
  return iss;
 80167b6:	4b04      	ldr	r3, [pc, #16]	; (80167c8 <tcp_next_iss+0x28>)
 80167b8:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80167ba:	4618      	mov	r0, r3
 80167bc:	370c      	adds	r7, #12
 80167be:	46bd      	mov	sp, r7
 80167c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167c4:	4770      	bx	lr
 80167c6:	bf00      	nop
 80167c8:	20000130 	.word	0x20000130
 80167cc:	200161e0 	.word	0x200161e0

080167d0 <tcp_eff_send_mss_impl>:
tcp_eff_send_mss_impl(u16_t sendmss, const ip_addr_t *dest
#if LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING
                     , const ip_addr_t *src
#endif /* LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING */
                     )
{
 80167d0:	b580      	push	{r7, lr}
 80167d2:	b084      	sub	sp, #16
 80167d4:	af00      	add	r7, sp, #0
 80167d6:	4603      	mov	r3, r0
 80167d8:	6039      	str	r1, [r7, #0]
 80167da:	80fb      	strh	r3, [r7, #6]
  u16_t mss_s;
  struct netif *outif;
  s16_t mtu;

  outif = ip_route(src, dest);
 80167dc:	6838      	ldr	r0, [r7, #0]
 80167de:	f005 faed 	bl	801bdbc <ip4_route>
 80167e2:	60f8      	str	r0, [r7, #12]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80167e4:	68fb      	ldr	r3, [r7, #12]
 80167e6:	2b00      	cmp	r3, #0
 80167e8:	d101      	bne.n	80167ee <tcp_eff_send_mss_impl+0x1e>
      return sendmss;
 80167ea:	88fb      	ldrh	r3, [r7, #6]
 80167ec:	e010      	b.n	8016810 <tcp_eff_send_mss_impl+0x40>
    }
    mtu = outif->mtu;
 80167ee:	68fb      	ldr	r3, [r7, #12]
 80167f0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80167f2:	817b      	strh	r3, [r7, #10]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80167f4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80167f8:	2b00      	cmp	r3, #0
 80167fa:	d008      	beq.n	801680e <tcp_eff_send_mss_impl+0x3e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 80167fc:	897b      	ldrh	r3, [r7, #10]
 80167fe:	3b28      	subs	r3, #40	; 0x28
 8016800:	813b      	strh	r3, [r7, #8]
#endif /* LWIP_IPV4 */
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8016802:	893a      	ldrh	r2, [r7, #8]
 8016804:	88fb      	ldrh	r3, [r7, #6]
 8016806:	4293      	cmp	r3, r2
 8016808:	bf28      	it	cs
 801680a:	4613      	movcs	r3, r2
 801680c:	80fb      	strh	r3, [r7, #6]
  }
  return sendmss;
 801680e:	88fb      	ldrh	r3, [r7, #6]
}
 8016810:	4618      	mov	r0, r3
 8016812:	3710      	adds	r7, #16
 8016814:	46bd      	mov	sp, r7
 8016816:	bd80      	pop	{r7, pc}

08016818 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 8016818:	b580      	push	{r7, lr}
 801681a:	b084      	sub	sp, #16
 801681c:	af00      	add	r7, sp, #0
 801681e:	6078      	str	r0, [r7, #4]
 8016820:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8016822:	683b      	ldr	r3, [r7, #0]
 8016824:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8016826:	e011      	b.n	801684c <tcp_netif_ip_addr_changed_pcblist+0x34>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8016828:	68fb      	ldr	r3, [r7, #12]
 801682a:	681a      	ldr	r2, [r3, #0]
 801682c:	687b      	ldr	r3, [r7, #4]
 801682e:	681b      	ldr	r3, [r3, #0]
 8016830:	429a      	cmp	r2, r3
 8016832:	d108      	bne.n	8016846 <tcp_netif_ip_addr_changed_pcblist+0x2e>
      /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
      && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
      ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8016834:	68fb      	ldr	r3, [r7, #12]
 8016836:	68db      	ldr	r3, [r3, #12]
 8016838:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801683a:	68f8      	ldr	r0, [r7, #12]
 801683c:	f7fe feca 	bl	80155d4 <tcp_abort>
      pcb = next;
 8016840:	68bb      	ldr	r3, [r7, #8]
 8016842:	60fb      	str	r3, [r7, #12]
 8016844:	e002      	b.n	801684c <tcp_netif_ip_addr_changed_pcblist+0x34>
    } else {
      pcb = pcb->next;
 8016846:	68fb      	ldr	r3, [r7, #12]
 8016848:	68db      	ldr	r3, [r3, #12]
 801684a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801684c:	68fb      	ldr	r3, [r7, #12]
 801684e:	2b00      	cmp	r3, #0
 8016850:	d1ea      	bne.n	8016828 <tcp_netif_ip_addr_changed_pcblist+0x10>
    }
  }
}
 8016852:	bf00      	nop
 8016854:	3710      	adds	r7, #16
 8016856:	46bd      	mov	sp, r7
 8016858:	bd80      	pop	{r7, pc}
	...

0801685c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 801685c:	b580      	push	{r7, lr}
 801685e:	b084      	sub	sp, #16
 8016860:	af00      	add	r7, sp, #0
 8016862:	6078      	str	r0, [r7, #4]
 8016864:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 8016866:	687b      	ldr	r3, [r7, #4]
 8016868:	2b00      	cmp	r3, #0
 801686a:	d02c      	beq.n	80168c6 <tcp_netif_ip_addr_changed+0x6a>
 801686c:	687b      	ldr	r3, [r7, #4]
 801686e:	681b      	ldr	r3, [r3, #0]
 8016870:	2b00      	cmp	r3, #0
 8016872:	d028      	beq.n	80168c6 <tcp_netif_ip_addr_changed+0x6a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8016874:	4b16      	ldr	r3, [pc, #88]	; (80168d0 <tcp_netif_ip_addr_changed+0x74>)
 8016876:	681b      	ldr	r3, [r3, #0]
 8016878:	4619      	mov	r1, r3
 801687a:	6878      	ldr	r0, [r7, #4]
 801687c:	f7ff ffcc 	bl	8016818 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8016880:	4b14      	ldr	r3, [pc, #80]	; (80168d4 <tcp_netif_ip_addr_changed+0x78>)
 8016882:	681b      	ldr	r3, [r3, #0]
 8016884:	4619      	mov	r1, r3
 8016886:	6878      	ldr	r0, [r7, #4]
 8016888:	f7ff ffc6 	bl	8016818 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 801688c:	683b      	ldr	r3, [r7, #0]
 801688e:	2b00      	cmp	r3, #0
 8016890:	d019      	beq.n	80168c6 <tcp_netif_ip_addr_changed+0x6a>
 8016892:	683b      	ldr	r3, [r7, #0]
 8016894:	681b      	ldr	r3, [r3, #0]
 8016896:	2b00      	cmp	r3, #0
 8016898:	d015      	beq.n	80168c6 <tcp_netif_ip_addr_changed+0x6a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 801689a:	4b0f      	ldr	r3, [pc, #60]	; (80168d8 <tcp_netif_ip_addr_changed+0x7c>)
 801689c:	681b      	ldr	r3, [r3, #0]
 801689e:	60fb      	str	r3, [r7, #12]
 80168a0:	e00e      	b.n	80168c0 <tcp_netif_ip_addr_changed+0x64>
        next = lpcb->next;
 80168a2:	68fb      	ldr	r3, [r7, #12]
 80168a4:	68db      	ldr	r3, [r3, #12]
 80168a6:	60bb      	str	r3, [r7, #8]
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80168a8:	68fb      	ldr	r3, [r7, #12]
 80168aa:	681a      	ldr	r2, [r3, #0]
 80168ac:	687b      	ldr	r3, [r7, #4]
 80168ae:	681b      	ldr	r3, [r3, #0]
 80168b0:	429a      	cmp	r2, r3
 80168b2:	d103      	bne.n	80168bc <tcp_netif_ip_addr_changed+0x60>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80168b4:	683b      	ldr	r3, [r7, #0]
 80168b6:	681a      	ldr	r2, [r3, #0]
 80168b8:	68fb      	ldr	r3, [r7, #12]
 80168ba:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 80168bc:	68bb      	ldr	r3, [r7, #8]
 80168be:	60fb      	str	r3, [r7, #12]
 80168c0:	68fb      	ldr	r3, [r7, #12]
 80168c2:	2b00      	cmp	r3, #0
 80168c4:	d1ed      	bne.n	80168a2 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80168c6:	bf00      	nop
 80168c8:	3710      	adds	r7, #16
 80168ca:	46bd      	mov	sp, r7
 80168cc:	bd80      	pop	{r7, pc}
 80168ce:	bf00      	nop
 80168d0:	200161dc 	.word	0x200161dc
 80168d4:	200161e8 	.word	0x200161e8
 80168d8:	200161e4 	.word	0x200161e4

080168dc <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80168dc:	b590      	push	{r4, r7, lr}
 80168de:	b08b      	sub	sp, #44	; 0x2c
 80168e0:	af02      	add	r7, sp, #8
 80168e2:	6078      	str	r0, [r7, #4]
 80168e4:	6039      	str	r1, [r7, #0]
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80168e6:	687b      	ldr	r3, [r7, #4]
 80168e8:	685b      	ldr	r3, [r3, #4]
 80168ea:	4a82      	ldr	r2, [pc, #520]	; (8016af4 <tcp_input+0x218>)
 80168ec:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80168ee:	687b      	ldr	r3, [r7, #4]
 80168f0:	895b      	ldrh	r3, [r3, #10]
 80168f2:	2b13      	cmp	r3, #19
 80168f4:	f240 838a 	bls.w	801700c <tcp_input+0x730>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80168f8:	4b7f      	ldr	r3, [pc, #508]	; (8016af8 <tcp_input+0x21c>)
 80168fa:	695a      	ldr	r2, [r3, #20]
 80168fc:	4b7e      	ldr	r3, [pc, #504]	; (8016af8 <tcp_input+0x21c>)
 80168fe:	681b      	ldr	r3, [r3, #0]
 8016900:	4619      	mov	r1, r3
 8016902:	4610      	mov	r0, r2
 8016904:	f005 fcd4 	bl	801c2b0 <ip4_addr_isbroadcast_u32>
 8016908:	4603      	mov	r3, r0
 801690a:	2b00      	cmp	r3, #0
 801690c:	f040 8380 	bne.w	8017010 <tcp_input+0x734>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8016910:	4b79      	ldr	r3, [pc, #484]	; (8016af8 <tcp_input+0x21c>)
 8016912:	695b      	ldr	r3, [r3, #20]
 8016914:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8016918:	2be0      	cmp	r3, #224	; 0xe0
 801691a:	f000 8379 	beq.w	8017010 <tcp_input+0x734>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 801691e:	4b75      	ldr	r3, [pc, #468]	; (8016af4 <tcp_input+0x218>)
 8016920:	681b      	ldr	r3, [r3, #0]
 8016922:	899b      	ldrh	r3, [r3, #12]
 8016924:	b29b      	uxth	r3, r3
 8016926:	4618      	mov	r0, r3
 8016928:	f7fc ff74 	bl	8013814 <lwip_htons>
 801692c:	4603      	mov	r3, r0
 801692e:	0b1b      	lsrs	r3, r3, #12
 8016930:	b29b      	uxth	r3, r3
 8016932:	b2db      	uxtb	r3, r3
 8016934:	009b      	lsls	r3, r3, #2
 8016936:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8016938:	7cbb      	ldrb	r3, [r7, #18]
 801693a:	2b13      	cmp	r3, #19
 801693c:	f240 8368 	bls.w	8017010 <tcp_input+0x734>
 8016940:	7cbb      	ldrb	r3, [r7, #18]
 8016942:	b29a      	uxth	r2, r3
 8016944:	687b      	ldr	r3, [r7, #4]
 8016946:	891b      	ldrh	r3, [r3, #8]
 8016948:	429a      	cmp	r2, r3
 801694a:	f200 8361 	bhi.w	8017010 <tcp_input+0x734>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 801694e:	7cbb      	ldrb	r3, [r7, #18]
 8016950:	b29b      	uxth	r3, r3
 8016952:	3b14      	subs	r3, #20
 8016954:	b29a      	uxth	r2, r3
 8016956:	4b69      	ldr	r3, [pc, #420]	; (8016afc <tcp_input+0x220>)
 8016958:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 801695a:	4b69      	ldr	r3, [pc, #420]	; (8016b00 <tcp_input+0x224>)
 801695c:	2200      	movs	r2, #0
 801695e:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8016960:	687b      	ldr	r3, [r7, #4]
 8016962:	895a      	ldrh	r2, [r3, #10]
 8016964:	7cbb      	ldrb	r3, [r7, #18]
 8016966:	b29b      	uxth	r3, r3
 8016968:	429a      	cmp	r2, r3
 801696a:	d30d      	bcc.n	8016988 <tcp_input+0xac>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801696c:	4b63      	ldr	r3, [pc, #396]	; (8016afc <tcp_input+0x220>)
 801696e:	881a      	ldrh	r2, [r3, #0]
 8016970:	4b64      	ldr	r3, [pc, #400]	; (8016b04 <tcp_input+0x228>)
 8016972:	801a      	strh	r2, [r3, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 8016974:	7cbb      	ldrb	r3, [r7, #18]
 8016976:	b29b      	uxth	r3, r3
 8016978:	425b      	negs	r3, r3
 801697a:	b29b      	uxth	r3, r3
 801697c:	b21b      	sxth	r3, r3
 801697e:	4619      	mov	r1, r3
 8016980:	6878      	ldr	r0, [r7, #4]
 8016982:	f7fe f8bd 	bl	8014b00 <pbuf_header>
 8016986:	e055      	b.n	8016a34 <tcp_input+0x158>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8016988:	687b      	ldr	r3, [r7, #4]
 801698a:	681b      	ldr	r3, [r3, #0]
 801698c:	2b00      	cmp	r3, #0
 801698e:	d105      	bne.n	801699c <tcp_input+0xc0>
 8016990:	4b5d      	ldr	r3, [pc, #372]	; (8016b08 <tcp_input+0x22c>)
 8016992:	22b2      	movs	r2, #178	; 0xb2
 8016994:	495d      	ldr	r1, [pc, #372]	; (8016b0c <tcp_input+0x230>)
 8016996:	485e      	ldr	r0, [pc, #376]	; (8016b10 <tcp_input+0x234>)
 8016998:	f009 f9e2 	bl	801fd60 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_header(p, -TCP_HLEN);
 801699c:	f06f 0113 	mvn.w	r1, #19
 80169a0:	6878      	ldr	r0, [r7, #4]
 80169a2:	f7fe f8ad 	bl	8014b00 <pbuf_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	895a      	ldrh	r2, [r3, #10]
 80169aa:	4b56      	ldr	r3, [pc, #344]	; (8016b04 <tcp_input+0x228>)
 80169ac:	801a      	strh	r2, [r3, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 80169ae:	4b53      	ldr	r3, [pc, #332]	; (8016afc <tcp_input+0x220>)
 80169b0:	881a      	ldrh	r2, [r3, #0]
 80169b2:	4b54      	ldr	r3, [pc, #336]	; (8016b04 <tcp_input+0x228>)
 80169b4:	881b      	ldrh	r3, [r3, #0]
 80169b6:	1ad3      	subs	r3, r2, r3
 80169b8:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 80169ba:	4b52      	ldr	r3, [pc, #328]	; (8016b04 <tcp_input+0x228>)
 80169bc:	881b      	ldrh	r3, [r3, #0]
 80169be:	425b      	negs	r3, r3
 80169c0:	b29b      	uxth	r3, r3
 80169c2:	b21b      	sxth	r3, r3
 80169c4:	4619      	mov	r1, r3
 80169c6:	6878      	ldr	r0, [r7, #4]
 80169c8:	f7fe f89a 	bl	8014b00 <pbuf_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80169cc:	687b      	ldr	r3, [r7, #4]
 80169ce:	681b      	ldr	r3, [r3, #0]
 80169d0:	895b      	ldrh	r3, [r3, #10]
 80169d2:	8a3a      	ldrh	r2, [r7, #16]
 80169d4:	429a      	cmp	r2, r3
 80169d6:	f200 831d 	bhi.w	8017014 <tcp_input+0x738>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t*)p->next->payload;
 80169da:	687b      	ldr	r3, [r7, #4]
 80169dc:	681b      	ldr	r3, [r3, #0]
 80169de:	685b      	ldr	r3, [r3, #4]
 80169e0:	4a47      	ldr	r2, [pc, #284]	; (8016b00 <tcp_input+0x224>)
 80169e2:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_header(p->next, -(s16_t)opt2len);
 80169e4:	687b      	ldr	r3, [r7, #4]
 80169e6:	681a      	ldr	r2, [r3, #0]
 80169e8:	8a3b      	ldrh	r3, [r7, #16]
 80169ea:	425b      	negs	r3, r3
 80169ec:	b29b      	uxth	r3, r3
 80169ee:	b21b      	sxth	r3, r3
 80169f0:	4619      	mov	r1, r3
 80169f2:	4610      	mov	r0, r2
 80169f4:	f7fe f884 	bl	8014b00 <pbuf_header>
    p->tot_len -= opt2len;
 80169f8:	687b      	ldr	r3, [r7, #4]
 80169fa:	891a      	ldrh	r2, [r3, #8]
 80169fc:	8a3b      	ldrh	r3, [r7, #16]
 80169fe:	1ad3      	subs	r3, r2, r3
 8016a00:	b29a      	uxth	r2, r3
 8016a02:	687b      	ldr	r3, [r7, #4]
 8016a04:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8016a06:	687b      	ldr	r3, [r7, #4]
 8016a08:	895b      	ldrh	r3, [r3, #10]
 8016a0a:	2b00      	cmp	r3, #0
 8016a0c:	d005      	beq.n	8016a1a <tcp_input+0x13e>
 8016a0e:	4b3e      	ldr	r3, [pc, #248]	; (8016b08 <tcp_input+0x22c>)
 8016a10:	22cf      	movs	r2, #207	; 0xcf
 8016a12:	4940      	ldr	r1, [pc, #256]	; (8016b14 <tcp_input+0x238>)
 8016a14:	483e      	ldr	r0, [pc, #248]	; (8016b10 <tcp_input+0x234>)
 8016a16:	f009 f9a3 	bl	801fd60 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8016a1a:	687b      	ldr	r3, [r7, #4]
 8016a1c:	891a      	ldrh	r2, [r3, #8]
 8016a1e:	687b      	ldr	r3, [r7, #4]
 8016a20:	681b      	ldr	r3, [r3, #0]
 8016a22:	891b      	ldrh	r3, [r3, #8]
 8016a24:	429a      	cmp	r2, r3
 8016a26:	d005      	beq.n	8016a34 <tcp_input+0x158>
 8016a28:	4b37      	ldr	r3, [pc, #220]	; (8016b08 <tcp_input+0x22c>)
 8016a2a:	22d0      	movs	r2, #208	; 0xd0
 8016a2c:	493a      	ldr	r1, [pc, #232]	; (8016b18 <tcp_input+0x23c>)
 8016a2e:	4838      	ldr	r0, [pc, #224]	; (8016b10 <tcp_input+0x234>)
 8016a30:	f009 f996 	bl	801fd60 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8016a34:	4b2f      	ldr	r3, [pc, #188]	; (8016af4 <tcp_input+0x218>)
 8016a36:	681b      	ldr	r3, [r3, #0]
 8016a38:	881b      	ldrh	r3, [r3, #0]
 8016a3a:	b29a      	uxth	r2, r3
 8016a3c:	4b2d      	ldr	r3, [pc, #180]	; (8016af4 <tcp_input+0x218>)
 8016a3e:	681c      	ldr	r4, [r3, #0]
 8016a40:	4610      	mov	r0, r2
 8016a42:	f7fc fee7 	bl	8013814 <lwip_htons>
 8016a46:	4603      	mov	r3, r0
 8016a48:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8016a4a:	4b2a      	ldr	r3, [pc, #168]	; (8016af4 <tcp_input+0x218>)
 8016a4c:	681b      	ldr	r3, [r3, #0]
 8016a4e:	885b      	ldrh	r3, [r3, #2]
 8016a50:	b29a      	uxth	r2, r3
 8016a52:	4b28      	ldr	r3, [pc, #160]	; (8016af4 <tcp_input+0x218>)
 8016a54:	681c      	ldr	r4, [r3, #0]
 8016a56:	4610      	mov	r0, r2
 8016a58:	f7fc fedc 	bl	8013814 <lwip_htons>
 8016a5c:	4603      	mov	r3, r0
 8016a5e:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8016a60:	4b24      	ldr	r3, [pc, #144]	; (8016af4 <tcp_input+0x218>)
 8016a62:	681b      	ldr	r3, [r3, #0]
 8016a64:	685a      	ldr	r2, [r3, #4]
 8016a66:	4b23      	ldr	r3, [pc, #140]	; (8016af4 <tcp_input+0x218>)
 8016a68:	681c      	ldr	r4, [r3, #0]
 8016a6a:	4610      	mov	r0, r2
 8016a6c:	f7fc fee0 	bl	8013830 <lwip_htonl>
 8016a70:	4603      	mov	r3, r0
 8016a72:	6063      	str	r3, [r4, #4]
 8016a74:	6863      	ldr	r3, [r4, #4]
 8016a76:	4a29      	ldr	r2, [pc, #164]	; (8016b1c <tcp_input+0x240>)
 8016a78:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8016a7a:	4b1e      	ldr	r3, [pc, #120]	; (8016af4 <tcp_input+0x218>)
 8016a7c:	681b      	ldr	r3, [r3, #0]
 8016a7e:	689a      	ldr	r2, [r3, #8]
 8016a80:	4b1c      	ldr	r3, [pc, #112]	; (8016af4 <tcp_input+0x218>)
 8016a82:	681c      	ldr	r4, [r3, #0]
 8016a84:	4610      	mov	r0, r2
 8016a86:	f7fc fed3 	bl	8013830 <lwip_htonl>
 8016a8a:	4603      	mov	r3, r0
 8016a8c:	60a3      	str	r3, [r4, #8]
 8016a8e:	68a3      	ldr	r3, [r4, #8]
 8016a90:	4a23      	ldr	r2, [pc, #140]	; (8016b20 <tcp_input+0x244>)
 8016a92:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8016a94:	4b17      	ldr	r3, [pc, #92]	; (8016af4 <tcp_input+0x218>)
 8016a96:	681b      	ldr	r3, [r3, #0]
 8016a98:	89db      	ldrh	r3, [r3, #14]
 8016a9a:	b29a      	uxth	r2, r3
 8016a9c:	4b15      	ldr	r3, [pc, #84]	; (8016af4 <tcp_input+0x218>)
 8016a9e:	681c      	ldr	r4, [r3, #0]
 8016aa0:	4610      	mov	r0, r2
 8016aa2:	f7fc feb7 	bl	8013814 <lwip_htons>
 8016aa6:	4603      	mov	r3, r0
 8016aa8:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8016aaa:	4b12      	ldr	r3, [pc, #72]	; (8016af4 <tcp_input+0x218>)
 8016aac:	681b      	ldr	r3, [r3, #0]
 8016aae:	899b      	ldrh	r3, [r3, #12]
 8016ab0:	b29b      	uxth	r3, r3
 8016ab2:	4618      	mov	r0, r3
 8016ab4:	f7fc feae 	bl	8013814 <lwip_htons>
 8016ab8:	4603      	mov	r3, r0
 8016aba:	b2db      	uxtb	r3, r3
 8016abc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8016ac0:	b2da      	uxtb	r2, r3
 8016ac2:	4b18      	ldr	r3, [pc, #96]	; (8016b24 <tcp_input+0x248>)
 8016ac4:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 8016ac6:	687b      	ldr	r3, [r7, #4]
 8016ac8:	891a      	ldrh	r2, [r3, #8]
 8016aca:	4b16      	ldr	r3, [pc, #88]	; (8016b24 <tcp_input+0x248>)
 8016acc:	781b      	ldrb	r3, [r3, #0]
 8016ace:	f003 0303 	and.w	r3, r3, #3
 8016ad2:	2b00      	cmp	r3, #0
 8016ad4:	bf14      	ite	ne
 8016ad6:	2301      	movne	r3, #1
 8016ad8:	2300      	moveq	r3, #0
 8016ada:	b2db      	uxtb	r3, r3
 8016adc:	b29b      	uxth	r3, r3
 8016ade:	4413      	add	r3, r2
 8016ae0:	b29a      	uxth	r2, r3
 8016ae2:	4b11      	ldr	r3, [pc, #68]	; (8016b28 <tcp_input+0x24c>)
 8016ae4:	801a      	strh	r2, [r3, #0]

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8016ae6:	2300      	movs	r3, #0
 8016ae8:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016aea:	4b10      	ldr	r3, [pc, #64]	; (8016b2c <tcp_input+0x250>)
 8016aec:	681b      	ldr	r3, [r3, #0]
 8016aee:	61fb      	str	r3, [r7, #28]
 8016af0:	e082      	b.n	8016bf8 <tcp_input+0x31c>
 8016af2:	bf00      	nop
 8016af4:	2000cb28 	.word	0x2000cb28
 8016af8:	20012acc 	.word	0x20012acc
 8016afc:	2000cb2c 	.word	0x2000cb2c
 8016b00:	2000cb30 	.word	0x2000cb30
 8016b04:	2000cb2e 	.word	0x2000cb2e
 8016b08:	08022ff0 	.word	0x08022ff0
 8016b0c:	08023024 	.word	0x08023024
 8016b10:	08023034 	.word	0x08023034
 8016b14:	0802305c 	.word	0x0802305c
 8016b18:	08023068 	.word	0x08023068
 8016b1c:	2000cb38 	.word	0x2000cb38
 8016b20:	2000cb3c 	.word	0x2000cb3c
 8016b24:	2000cb44 	.word	0x2000cb44
 8016b28:	2000cb42 	.word	0x2000cb42
 8016b2c:	200161dc 	.word	0x200161dc
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8016b30:	69fb      	ldr	r3, [r7, #28]
 8016b32:	7d1b      	ldrb	r3, [r3, #20]
 8016b34:	2b00      	cmp	r3, #0
 8016b36:	d105      	bne.n	8016b44 <tcp_input+0x268>
 8016b38:	4b8f      	ldr	r3, [pc, #572]	; (8016d78 <tcp_input+0x49c>)
 8016b3a:	22e2      	movs	r2, #226	; 0xe2
 8016b3c:	498f      	ldr	r1, [pc, #572]	; (8016d7c <tcp_input+0x4a0>)
 8016b3e:	4890      	ldr	r0, [pc, #576]	; (8016d80 <tcp_input+0x4a4>)
 8016b40:	f009 f90e 	bl	801fd60 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8016b44:	69fb      	ldr	r3, [r7, #28]
 8016b46:	7d1b      	ldrb	r3, [r3, #20]
 8016b48:	2b0a      	cmp	r3, #10
 8016b4a:	d105      	bne.n	8016b58 <tcp_input+0x27c>
 8016b4c:	4b8a      	ldr	r3, [pc, #552]	; (8016d78 <tcp_input+0x49c>)
 8016b4e:	22e3      	movs	r2, #227	; 0xe3
 8016b50:	498c      	ldr	r1, [pc, #560]	; (8016d84 <tcp_input+0x4a8>)
 8016b52:	488b      	ldr	r0, [pc, #556]	; (8016d80 <tcp_input+0x4a4>)
 8016b54:	f009 f904 	bl	801fd60 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8016b58:	69fb      	ldr	r3, [r7, #28]
 8016b5a:	7d1b      	ldrb	r3, [r3, #20]
 8016b5c:	2b01      	cmp	r3, #1
 8016b5e:	d105      	bne.n	8016b6c <tcp_input+0x290>
 8016b60:	4b85      	ldr	r3, [pc, #532]	; (8016d78 <tcp_input+0x49c>)
 8016b62:	22e4      	movs	r2, #228	; 0xe4
 8016b64:	4988      	ldr	r1, [pc, #544]	; (8016d88 <tcp_input+0x4ac>)
 8016b66:	4886      	ldr	r0, [pc, #536]	; (8016d80 <tcp_input+0x4a4>)
 8016b68:	f009 f8fa 	bl	801fd60 <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 8016b6c:	69fb      	ldr	r3, [r7, #28]
 8016b6e:	8b1a      	ldrh	r2, [r3, #24]
 8016b70:	4b86      	ldr	r3, [pc, #536]	; (8016d8c <tcp_input+0x4b0>)
 8016b72:	681b      	ldr	r3, [r3, #0]
 8016b74:	881b      	ldrh	r3, [r3, #0]
 8016b76:	b29b      	uxth	r3, r3
 8016b78:	429a      	cmp	r2, r3
 8016b7a:	d138      	bne.n	8016bee <tcp_input+0x312>
        pcb->local_port == tcphdr->dest &&
 8016b7c:	69fb      	ldr	r3, [r7, #28]
 8016b7e:	8ada      	ldrh	r2, [r3, #22]
 8016b80:	4b82      	ldr	r3, [pc, #520]	; (8016d8c <tcp_input+0x4b0>)
 8016b82:	681b      	ldr	r3, [r3, #0]
 8016b84:	885b      	ldrh	r3, [r3, #2]
 8016b86:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8016b88:	429a      	cmp	r2, r3
 8016b8a:	d130      	bne.n	8016bee <tcp_input+0x312>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016b8c:	69fb      	ldr	r3, [r7, #28]
 8016b8e:	685a      	ldr	r2, [r3, #4]
 8016b90:	4b7f      	ldr	r3, [pc, #508]	; (8016d90 <tcp_input+0x4b4>)
 8016b92:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8016b94:	429a      	cmp	r2, r3
 8016b96:	d12a      	bne.n	8016bee <tcp_input+0x312>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016b98:	69fb      	ldr	r3, [r7, #28]
 8016b9a:	681a      	ldr	r2, [r3, #0]
 8016b9c:	4b7c      	ldr	r3, [pc, #496]	; (8016d90 <tcp_input+0x4b4>)
 8016b9e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016ba0:	429a      	cmp	r2, r3
 8016ba2:	d124      	bne.n	8016bee <tcp_input+0x312>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8016ba4:	69fb      	ldr	r3, [r7, #28]
 8016ba6:	68db      	ldr	r3, [r3, #12]
 8016ba8:	69fa      	ldr	r2, [r7, #28]
 8016baa:	429a      	cmp	r2, r3
 8016bac:	d105      	bne.n	8016bba <tcp_input+0x2de>
 8016bae:	4b72      	ldr	r3, [pc, #456]	; (8016d78 <tcp_input+0x49c>)
 8016bb0:	22ec      	movs	r2, #236	; 0xec
 8016bb2:	4978      	ldr	r1, [pc, #480]	; (8016d94 <tcp_input+0x4b8>)
 8016bb4:	4872      	ldr	r0, [pc, #456]	; (8016d80 <tcp_input+0x4a4>)
 8016bb6:	f009 f8d3 	bl	801fd60 <iprintf>
      if (prev != NULL) {
 8016bba:	69bb      	ldr	r3, [r7, #24]
 8016bbc:	2b00      	cmp	r3, #0
 8016bbe:	d00a      	beq.n	8016bd6 <tcp_input+0x2fa>
        prev->next = pcb->next;
 8016bc0:	69fb      	ldr	r3, [r7, #28]
 8016bc2:	68da      	ldr	r2, [r3, #12]
 8016bc4:	69bb      	ldr	r3, [r7, #24]
 8016bc6:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8016bc8:	4b73      	ldr	r3, [pc, #460]	; (8016d98 <tcp_input+0x4bc>)
 8016bca:	681a      	ldr	r2, [r3, #0]
 8016bcc:	69fb      	ldr	r3, [r7, #28]
 8016bce:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8016bd0:	4a71      	ldr	r2, [pc, #452]	; (8016d98 <tcp_input+0x4bc>)
 8016bd2:	69fb      	ldr	r3, [r7, #28]
 8016bd4:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8016bd6:	69fb      	ldr	r3, [r7, #28]
 8016bd8:	68db      	ldr	r3, [r3, #12]
 8016bda:	69fa      	ldr	r2, [r7, #28]
 8016bdc:	429a      	cmp	r2, r3
 8016bde:	d10f      	bne.n	8016c00 <tcp_input+0x324>
 8016be0:	4b65      	ldr	r3, [pc, #404]	; (8016d78 <tcp_input+0x49c>)
 8016be2:	22f4      	movs	r2, #244	; 0xf4
 8016be4:	496d      	ldr	r1, [pc, #436]	; (8016d9c <tcp_input+0x4c0>)
 8016be6:	4866      	ldr	r0, [pc, #408]	; (8016d80 <tcp_input+0x4a4>)
 8016be8:	f009 f8ba 	bl	801fd60 <iprintf>
      break;
 8016bec:	e008      	b.n	8016c00 <tcp_input+0x324>
    }
    prev = pcb;
 8016bee:	69fb      	ldr	r3, [r7, #28]
 8016bf0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016bf2:	69fb      	ldr	r3, [r7, #28]
 8016bf4:	68db      	ldr	r3, [r3, #12]
 8016bf6:	61fb      	str	r3, [r7, #28]
 8016bf8:	69fb      	ldr	r3, [r7, #28]
 8016bfa:	2b00      	cmp	r3, #0
 8016bfc:	d198      	bne.n	8016b30 <tcp_input+0x254>
 8016bfe:	e000      	b.n	8016c02 <tcp_input+0x326>
      break;
 8016c00:	bf00      	nop
  }

  if (pcb == NULL) {
 8016c02:	69fb      	ldr	r3, [r7, #28]
 8016c04:	2b00      	cmp	r3, #0
 8016c06:	d173      	bne.n	8016cf0 <tcp_input+0x414>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016c08:	4b65      	ldr	r3, [pc, #404]	; (8016da0 <tcp_input+0x4c4>)
 8016c0a:	681b      	ldr	r3, [r3, #0]
 8016c0c:	61fb      	str	r3, [r7, #28]
 8016c0e:	e02f      	b.n	8016c70 <tcp_input+0x394>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8016c10:	69fb      	ldr	r3, [r7, #28]
 8016c12:	7d1b      	ldrb	r3, [r3, #20]
 8016c14:	2b0a      	cmp	r3, #10
 8016c16:	d005      	beq.n	8016c24 <tcp_input+0x348>
 8016c18:	4b57      	ldr	r3, [pc, #348]	; (8016d78 <tcp_input+0x49c>)
 8016c1a:	22fe      	movs	r2, #254	; 0xfe
 8016c1c:	4961      	ldr	r1, [pc, #388]	; (8016da4 <tcp_input+0x4c8>)
 8016c1e:	4858      	ldr	r0, [pc, #352]	; (8016d80 <tcp_input+0x4a4>)
 8016c20:	f009 f89e 	bl	801fd60 <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 8016c24:	69fb      	ldr	r3, [r7, #28]
 8016c26:	8b1a      	ldrh	r2, [r3, #24]
 8016c28:	4b58      	ldr	r3, [pc, #352]	; (8016d8c <tcp_input+0x4b0>)
 8016c2a:	681b      	ldr	r3, [r3, #0]
 8016c2c:	881b      	ldrh	r3, [r3, #0]
 8016c2e:	b29b      	uxth	r3, r3
 8016c30:	429a      	cmp	r2, r3
 8016c32:	d11a      	bne.n	8016c6a <tcp_input+0x38e>
          pcb->local_port == tcphdr->dest &&
 8016c34:	69fb      	ldr	r3, [r7, #28]
 8016c36:	8ada      	ldrh	r2, [r3, #22]
 8016c38:	4b54      	ldr	r3, [pc, #336]	; (8016d8c <tcp_input+0x4b0>)
 8016c3a:	681b      	ldr	r3, [r3, #0]
 8016c3c:	885b      	ldrh	r3, [r3, #2]
 8016c3e:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8016c40:	429a      	cmp	r2, r3
 8016c42:	d112      	bne.n	8016c6a <tcp_input+0x38e>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016c44:	69fb      	ldr	r3, [r7, #28]
 8016c46:	685a      	ldr	r2, [r3, #4]
 8016c48:	4b51      	ldr	r3, [pc, #324]	; (8016d90 <tcp_input+0x4b4>)
 8016c4a:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8016c4c:	429a      	cmp	r2, r3
 8016c4e:	d10c      	bne.n	8016c6a <tcp_input+0x38e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016c50:	69fb      	ldr	r3, [r7, #28]
 8016c52:	681a      	ldr	r2, [r3, #0]
 8016c54:	4b4e      	ldr	r3, [pc, #312]	; (8016d90 <tcp_input+0x4b4>)
 8016c56:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016c58:	429a      	cmp	r2, r3
 8016c5a:	d106      	bne.n	8016c6a <tcp_input+0x38e>
        /* We don't really care enough to move this PCB to the front
           of the list since we are not very likely to receive that
           many segments for connections in TIME-WAIT. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for TIME_WAITing connection.\n"));
        tcp_timewait_input(pcb);
 8016c5c:	69f8      	ldr	r0, [r7, #28]
 8016c5e:	f000 fb15 	bl	801728c <tcp_timewait_input>
        pbuf_free(p);
 8016c62:	6878      	ldr	r0, [r7, #4]
 8016c64:	f7fd ff70 	bl	8014b48 <pbuf_free>
        return;
 8016c68:	e1da      	b.n	8017020 <tcp_input+0x744>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016c6a:	69fb      	ldr	r3, [r7, #28]
 8016c6c:	68db      	ldr	r3, [r3, #12]
 8016c6e:	61fb      	str	r3, [r7, #28]
 8016c70:	69fb      	ldr	r3, [r7, #28]
 8016c72:	2b00      	cmp	r3, #0
 8016c74:	d1cc      	bne.n	8016c10 <tcp_input+0x334>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8016c76:	2300      	movs	r3, #0
 8016c78:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016c7a:	4b4b      	ldr	r3, [pc, #300]	; (8016da8 <tcp_input+0x4cc>)
 8016c7c:	681b      	ldr	r3, [r3, #0]
 8016c7e:	617b      	str	r3, [r7, #20]
 8016c80:	e019      	b.n	8016cb6 <tcp_input+0x3da>
      if (lpcb->local_port == tcphdr->dest) {
 8016c82:	697b      	ldr	r3, [r7, #20]
 8016c84:	8ada      	ldrh	r2, [r3, #22]
 8016c86:	4b41      	ldr	r3, [pc, #260]	; (8016d8c <tcp_input+0x4b0>)
 8016c88:	681b      	ldr	r3, [r3, #0]
 8016c8a:	885b      	ldrh	r3, [r3, #2]
 8016c8c:	b29b      	uxth	r3, r3
 8016c8e:	429a      	cmp	r2, r3
 8016c90:	d10c      	bne.n	8016cac <tcp_input+0x3d0>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8016c92:	697b      	ldr	r3, [r7, #20]
 8016c94:	681a      	ldr	r2, [r3, #0]
 8016c96:	4b3e      	ldr	r3, [pc, #248]	; (8016d90 <tcp_input+0x4b4>)
 8016c98:	695b      	ldr	r3, [r3, #20]
 8016c9a:	429a      	cmp	r2, r3
 8016c9c:	d00f      	beq.n	8016cbe <tcp_input+0x3e2>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8016c9e:	697b      	ldr	r3, [r7, #20]
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	d00d      	beq.n	8016cc0 <tcp_input+0x3e4>
 8016ca4:	697b      	ldr	r3, [r7, #20]
 8016ca6:	681b      	ldr	r3, [r3, #0]
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	d009      	beq.n	8016cc0 <tcp_input+0x3e4>
            break;
 #endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8016cac:	697b      	ldr	r3, [r7, #20]
 8016cae:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016cb0:	697b      	ldr	r3, [r7, #20]
 8016cb2:	68db      	ldr	r3, [r3, #12]
 8016cb4:	617b      	str	r3, [r7, #20]
 8016cb6:	697b      	ldr	r3, [r7, #20]
 8016cb8:	2b00      	cmp	r3, #0
 8016cba:	d1e2      	bne.n	8016c82 <tcp_input+0x3a6>
 8016cbc:	e000      	b.n	8016cc0 <tcp_input+0x3e4>
            break;
 8016cbe:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8016cc0:	697b      	ldr	r3, [r7, #20]
 8016cc2:	2b00      	cmp	r3, #0
 8016cc4:	d014      	beq.n	8016cf0 <tcp_input+0x414>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8016cc6:	69bb      	ldr	r3, [r7, #24]
 8016cc8:	2b00      	cmp	r3, #0
 8016cca:	d00a      	beq.n	8016ce2 <tcp_input+0x406>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8016ccc:	697b      	ldr	r3, [r7, #20]
 8016cce:	68da      	ldr	r2, [r3, #12]
 8016cd0:	69bb      	ldr	r3, [r7, #24]
 8016cd2:	60da      	str	r2, [r3, #12]
              /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8016cd4:	4b34      	ldr	r3, [pc, #208]	; (8016da8 <tcp_input+0x4cc>)
 8016cd6:	681a      	ldr	r2, [r3, #0]
 8016cd8:	697b      	ldr	r3, [r7, #20]
 8016cda:	60da      	str	r2, [r3, #12]
              /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8016cdc:	4a32      	ldr	r2, [pc, #200]	; (8016da8 <tcp_input+0x4cc>)
 8016cde:	697b      	ldr	r3, [r7, #20]
 8016ce0:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }

      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for LISTENing connection.\n"));
      tcp_listen_input(lpcb);
 8016ce2:	6978      	ldr	r0, [r7, #20]
 8016ce4:	f000 f9f0 	bl	80170c8 <tcp_listen_input>
      pbuf_free(p);
 8016ce8:	6878      	ldr	r0, [r7, #4]
 8016cea:	f7fd ff2d 	bl	8014b48 <pbuf_free>
      return;
 8016cee:	e197      	b.n	8017020 <tcp_input+0x744>
  tcp_debug_print_flags(TCPH_FLAGS(tcphdr));
  LWIP_DEBUGF(TCP_INPUT_DEBUG, ("-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n"));
#endif /* TCP_INPUT_DEBUG */


  if (pcb != NULL) {
 8016cf0:	69fb      	ldr	r3, [r7, #28]
 8016cf2:	2b00      	cmp	r3, #0
 8016cf4:	f000 8164 	beq.w	8016fc0 <tcp_input+0x6e4>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8016cf8:	4b2c      	ldr	r3, [pc, #176]	; (8016dac <tcp_input+0x4d0>)
 8016cfa:	2200      	movs	r2, #0
 8016cfc:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8016cfe:	687b      	ldr	r3, [r7, #4]
 8016d00:	891a      	ldrh	r2, [r3, #8]
 8016d02:	4b2a      	ldr	r3, [pc, #168]	; (8016dac <tcp_input+0x4d0>)
 8016d04:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8016d06:	4a29      	ldr	r2, [pc, #164]	; (8016dac <tcp_input+0x4d0>)
 8016d08:	687b      	ldr	r3, [r7, #4]
 8016d0a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8016d0c:	4b1f      	ldr	r3, [pc, #124]	; (8016d8c <tcp_input+0x4b0>)
 8016d0e:	681b      	ldr	r3, [r3, #0]
 8016d10:	4a26      	ldr	r2, [pc, #152]	; (8016dac <tcp_input+0x4d0>)
 8016d12:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8016d14:	4b26      	ldr	r3, [pc, #152]	; (8016db0 <tcp_input+0x4d4>)
 8016d16:	2200      	movs	r2, #0
 8016d18:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8016d1a:	4b26      	ldr	r3, [pc, #152]	; (8016db4 <tcp_input+0x4d8>)
 8016d1c:	2200      	movs	r2, #0
 8016d1e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8016d20:	4b25      	ldr	r3, [pc, #148]	; (8016db8 <tcp_input+0x4dc>)
 8016d22:	2200      	movs	r2, #0
 8016d24:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8016d26:	4b25      	ldr	r3, [pc, #148]	; (8016dbc <tcp_input+0x4e0>)
 8016d28:	781b      	ldrb	r3, [r3, #0]
 8016d2a:	f003 0308 	and.w	r3, r3, #8
 8016d2e:	2b00      	cmp	r3, #0
 8016d30:	d006      	beq.n	8016d40 <tcp_input+0x464>
      p->flags |= PBUF_FLAG_PUSH;
 8016d32:	687b      	ldr	r3, [r7, #4]
 8016d34:	7b5b      	ldrb	r3, [r3, #13]
 8016d36:	f043 0301 	orr.w	r3, r3, #1
 8016d3a:	b2da      	uxtb	r2, r3
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8016d40:	69fb      	ldr	r3, [r7, #28]
 8016d42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016d44:	2b00      	cmp	r3, #0
 8016d46:	d03d      	beq.n	8016dc4 <tcp_input+0x4e8>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8016d48:	69f8      	ldr	r0, [r7, #28]
 8016d4a:	f7ff f999 	bl	8016080 <tcp_process_refused_data>
 8016d4e:	4603      	mov	r3, r0
 8016d50:	f113 0f0d 	cmn.w	r3, #13
 8016d54:	d007      	beq.n	8016d66 <tcp_input+0x48a>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8016d56:	69fb      	ldr	r3, [r7, #28]
 8016d58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8016d5a:	2b00      	cmp	r3, #0
 8016d5c:	d032      	beq.n	8016dc4 <tcp_input+0x4e8>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8016d5e:	4b18      	ldr	r3, [pc, #96]	; (8016dc0 <tcp_input+0x4e4>)
 8016d60:	881b      	ldrh	r3, [r3, #0]
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	d02e      	beq.n	8016dc4 <tcp_input+0x4e8>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8016d66:	69fb      	ldr	r3, [r7, #28]
 8016d68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016d6a:	2b00      	cmp	r3, #0
 8016d6c:	f040 8108 	bne.w	8016f80 <tcp_input+0x6a4>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8016d70:	69f8      	ldr	r0, [r7, #28]
 8016d72:	f002 fe3d 	bl	80199f0 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8016d76:	e103      	b.n	8016f80 <tcp_input+0x6a4>
 8016d78:	08022ff0 	.word	0x08022ff0
 8016d7c:	08023088 	.word	0x08023088
 8016d80:	08023034 	.word	0x08023034
 8016d84:	080230b0 	.word	0x080230b0
 8016d88:	080230dc 	.word	0x080230dc
 8016d8c:	2000cb28 	.word	0x2000cb28
 8016d90:	20012acc 	.word	0x20012acc
 8016d94:	08023104 	.word	0x08023104
 8016d98:	200161dc 	.word	0x200161dc
 8016d9c:	08023130 	.word	0x08023130
 8016da0:	200161ec 	.word	0x200161ec
 8016da4:	0802315c 	.word	0x0802315c
 8016da8:	200161e4 	.word	0x200161e4
 8016dac:	2000cb18 	.word	0x2000cb18
 8016db0:	2000cb48 	.word	0x2000cb48
 8016db4:	2000cb45 	.word	0x2000cb45
 8016db8:	2000cb40 	.word	0x2000cb40
 8016dbc:	2000cb44 	.word	0x2000cb44
 8016dc0:	2000cb42 	.word	0x2000cb42
      }
    }
    tcp_input_pcb = pcb;
 8016dc4:	4a98      	ldr	r2, [pc, #608]	; (8017028 <tcp_input+0x74c>)
 8016dc6:	69fb      	ldr	r3, [r7, #28]
 8016dc8:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8016dca:	69f8      	ldr	r0, [r7, #28]
 8016dcc:	f000 fac6 	bl	801735c <tcp_process>
 8016dd0:	4603      	mov	r3, r0
 8016dd2:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8016dd4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016dd8:	f113 0f0d 	cmn.w	r3, #13
 8016ddc:	f000 80d2 	beq.w	8016f84 <tcp_input+0x6a8>
      if (recv_flags & TF_RESET) {
 8016de0:	4b92      	ldr	r3, [pc, #584]	; (801702c <tcp_input+0x750>)
 8016de2:	781b      	ldrb	r3, [r3, #0]
 8016de4:	f003 0308 	and.w	r3, r3, #8
 8016de8:	2b00      	cmp	r3, #0
 8016dea:	d016      	beq.n	8016e1a <tcp_input+0x53e>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8016dec:	69fb      	ldr	r3, [r7, #28]
 8016dee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016df2:	2b00      	cmp	r3, #0
 8016df4:	d008      	beq.n	8016e08 <tcp_input+0x52c>
 8016df6:	69fb      	ldr	r3, [r7, #28]
 8016df8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016dfc:	69fa      	ldr	r2, [r7, #28]
 8016dfe:	6912      	ldr	r2, [r2, #16]
 8016e00:	f06f 010d 	mvn.w	r1, #13
 8016e04:	4610      	mov	r0, r2
 8016e06:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016e08:	69f9      	ldr	r1, [r7, #28]
 8016e0a:	4889      	ldr	r0, [pc, #548]	; (8017030 <tcp_input+0x754>)
 8016e0c:	f7ff fc4c 	bl	80166a8 <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 8016e10:	69f9      	ldr	r1, [r7, #28]
 8016e12:	2001      	movs	r0, #1
 8016e14:	f7fd f93e 	bl	8014094 <memp_free>
 8016e18:	e0bf      	b.n	8016f9a <tcp_input+0x6be>
      } else {
        err = ERR_OK;
 8016e1a:	2300      	movs	r3, #0
 8016e1c:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8016e1e:	4b85      	ldr	r3, [pc, #532]	; (8017034 <tcp_input+0x758>)
 8016e20:	881b      	ldrh	r3, [r3, #0]
 8016e22:	2b00      	cmp	r3, #0
 8016e24:	d01b      	beq.n	8016e5e <tcp_input+0x582>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8016e26:	4b83      	ldr	r3, [pc, #524]	; (8017034 <tcp_input+0x758>)
 8016e28:	881b      	ldrh	r3, [r3, #0]
 8016e2a:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8016e2c:	69fb      	ldr	r3, [r7, #28]
 8016e2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016e30:	2b00      	cmp	r3, #0
 8016e32:	d009      	beq.n	8016e48 <tcp_input+0x56c>
 8016e34:	69fb      	ldr	r3, [r7, #28]
 8016e36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016e38:	69fa      	ldr	r2, [r7, #28]
 8016e3a:	6910      	ldr	r0, [r2, #16]
 8016e3c:	89fa      	ldrh	r2, [r7, #14]
 8016e3e:	69f9      	ldr	r1, [r7, #28]
 8016e40:	4798      	blx	r3
 8016e42:	4603      	mov	r3, r0
 8016e44:	74fb      	strb	r3, [r7, #19]
 8016e46:	e001      	b.n	8016e4c <tcp_input+0x570>
 8016e48:	2300      	movs	r3, #0
 8016e4a:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016e4c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016e50:	f113 0f0d 	cmn.w	r3, #13
 8016e54:	f000 8098 	beq.w	8016f88 <tcp_input+0x6ac>
              goto aborted;
            }
          }
          recv_acked = 0;
 8016e58:	4b76      	ldr	r3, [pc, #472]	; (8017034 <tcp_input+0x758>)
 8016e5a:	2200      	movs	r2, #0
 8016e5c:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8016e5e:	69f8      	ldr	r0, [r7, #28]
 8016e60:	f000 f900 	bl	8017064 <tcp_input_delayed_close>
 8016e64:	4603      	mov	r3, r0
 8016e66:	2b00      	cmp	r3, #0
 8016e68:	f040 8090 	bne.w	8016f8c <tcp_input+0x6b0>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8016e6c:	4b72      	ldr	r3, [pc, #456]	; (8017038 <tcp_input+0x75c>)
 8016e6e:	681b      	ldr	r3, [r3, #0]
 8016e70:	2b00      	cmp	r3, #0
 8016e72:	d041      	beq.n	8016ef8 <tcp_input+0x61c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8016e74:	69fb      	ldr	r3, [r7, #28]
 8016e76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016e78:	2b00      	cmp	r3, #0
 8016e7a:	d006      	beq.n	8016e8a <tcp_input+0x5ae>
 8016e7c:	4b6f      	ldr	r3, [pc, #444]	; (801703c <tcp_input+0x760>)
 8016e7e:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8016e82:	496f      	ldr	r1, [pc, #444]	; (8017040 <tcp_input+0x764>)
 8016e84:	486f      	ldr	r0, [pc, #444]	; (8017044 <tcp_input+0x768>)
 8016e86:	f008 ff6b 	bl	801fd60 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8016e8a:	69fb      	ldr	r3, [r7, #28]
 8016e8c:	7e9b      	ldrb	r3, [r3, #26]
 8016e8e:	f003 0310 	and.w	r3, r3, #16
 8016e92:	2b00      	cmp	r3, #0
 8016e94:	d008      	beq.n	8016ea8 <tcp_input+0x5cc>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8016e96:	4b68      	ldr	r3, [pc, #416]	; (8017038 <tcp_input+0x75c>)
 8016e98:	681b      	ldr	r3, [r3, #0]
 8016e9a:	4618      	mov	r0, r3
 8016e9c:	f7fd fe54 	bl	8014b48 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8016ea0:	69f8      	ldr	r0, [r7, #28]
 8016ea2:	f7fe fb97 	bl	80155d4 <tcp_abort>
            goto aborted;
 8016ea6:	e078      	b.n	8016f9a <tcp_input+0x6be>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8016ea8:	69fb      	ldr	r3, [r7, #28]
 8016eaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8016eae:	2b00      	cmp	r3, #0
 8016eb0:	d00c      	beq.n	8016ecc <tcp_input+0x5f0>
 8016eb2:	69fb      	ldr	r3, [r7, #28]
 8016eb4:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8016eb8:	69fb      	ldr	r3, [r7, #28]
 8016eba:	6918      	ldr	r0, [r3, #16]
 8016ebc:	4b5e      	ldr	r3, [pc, #376]	; (8017038 <tcp_input+0x75c>)
 8016ebe:	681a      	ldr	r2, [r3, #0]
 8016ec0:	2300      	movs	r3, #0
 8016ec2:	69f9      	ldr	r1, [r7, #28]
 8016ec4:	47a0      	blx	r4
 8016ec6:	4603      	mov	r3, r0
 8016ec8:	74fb      	strb	r3, [r7, #19]
 8016eca:	e008      	b.n	8016ede <tcp_input+0x602>
 8016ecc:	4b5a      	ldr	r3, [pc, #360]	; (8017038 <tcp_input+0x75c>)
 8016ece:	681a      	ldr	r2, [r3, #0]
 8016ed0:	2300      	movs	r3, #0
 8016ed2:	69f9      	ldr	r1, [r7, #28]
 8016ed4:	2000      	movs	r0, #0
 8016ed6:	f7ff f984 	bl	80161e2 <tcp_recv_null>
 8016eda:	4603      	mov	r3, r0
 8016edc:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8016ede:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016ee2:	f113 0f0d 	cmn.w	r3, #13
 8016ee6:	d053      	beq.n	8016f90 <tcp_input+0x6b4>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8016ee8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016eec:	2b00      	cmp	r3, #0
 8016eee:	d003      	beq.n	8016ef8 <tcp_input+0x61c>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8016ef0:	4b51      	ldr	r3, [pc, #324]	; (8017038 <tcp_input+0x75c>)
 8016ef2:	681a      	ldr	r2, [r3, #0]
 8016ef4:	69fb      	ldr	r3, [r7, #28]
 8016ef6:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8016ef8:	4b4c      	ldr	r3, [pc, #304]	; (801702c <tcp_input+0x750>)
 8016efa:	781b      	ldrb	r3, [r3, #0]
 8016efc:	f003 0320 	and.w	r3, r3, #32
 8016f00:	2b00      	cmp	r3, #0
 8016f02:	d030      	beq.n	8016f66 <tcp_input+0x68a>
          if (pcb->refused_data != NULL) {
 8016f04:	69fb      	ldr	r3, [r7, #28]
 8016f06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016f08:	2b00      	cmp	r3, #0
 8016f0a:	d009      	beq.n	8016f20 <tcp_input+0x644>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8016f0c:	69fb      	ldr	r3, [r7, #28]
 8016f0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016f10:	7b5a      	ldrb	r2, [r3, #13]
 8016f12:	69fb      	ldr	r3, [r7, #28]
 8016f14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016f16:	f042 0220 	orr.w	r2, r2, #32
 8016f1a:	b2d2      	uxtb	r2, r2
 8016f1c:	735a      	strb	r2, [r3, #13]
 8016f1e:	e022      	b.n	8016f66 <tcp_input+0x68a>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8016f20:	69fb      	ldr	r3, [r7, #28]
 8016f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016f24:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8016f28:	d005      	beq.n	8016f36 <tcp_input+0x65a>
              pcb->rcv_wnd++;
 8016f2a:	69fb      	ldr	r3, [r7, #28]
 8016f2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016f2e:	3301      	adds	r3, #1
 8016f30:	b29a      	uxth	r2, r3
 8016f32:	69fb      	ldr	r3, [r7, #28]
 8016f34:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8016f36:	69fb      	ldr	r3, [r7, #28]
 8016f38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8016f3c:	2b00      	cmp	r3, #0
 8016f3e:	d00b      	beq.n	8016f58 <tcp_input+0x67c>
 8016f40:	69fb      	ldr	r3, [r7, #28]
 8016f42:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8016f46:	69fb      	ldr	r3, [r7, #28]
 8016f48:	6918      	ldr	r0, [r3, #16]
 8016f4a:	2300      	movs	r3, #0
 8016f4c:	2200      	movs	r2, #0
 8016f4e:	69f9      	ldr	r1, [r7, #28]
 8016f50:	47a0      	blx	r4
 8016f52:	4603      	mov	r3, r0
 8016f54:	74fb      	strb	r3, [r7, #19]
 8016f56:	e001      	b.n	8016f5c <tcp_input+0x680>
 8016f58:	2300      	movs	r3, #0
 8016f5a:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016f5c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016f60:	f113 0f0d 	cmn.w	r3, #13
 8016f64:	d016      	beq.n	8016f94 <tcp_input+0x6b8>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8016f66:	4b30      	ldr	r3, [pc, #192]	; (8017028 <tcp_input+0x74c>)
 8016f68:	2200      	movs	r2, #0
 8016f6a:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8016f6c:	69f8      	ldr	r0, [r7, #28]
 8016f6e:	f000 f879 	bl	8017064 <tcp_input_delayed_close>
 8016f72:	4603      	mov	r3, r0
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	d10f      	bne.n	8016f98 <tcp_input+0x6bc>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8016f78:	69f8      	ldr	r0, [r7, #28]
 8016f7a:	f002 fd95 	bl	8019aa8 <tcp_output>
 8016f7e:	e00c      	b.n	8016f9a <tcp_input+0x6be>
        goto aborted;
 8016f80:	bf00      	nop
 8016f82:	e00a      	b.n	8016f9a <tcp_input+0x6be>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8016f84:	bf00      	nop
 8016f86:	e008      	b.n	8016f9a <tcp_input+0x6be>
              goto aborted;
 8016f88:	bf00      	nop
 8016f8a:	e006      	b.n	8016f9a <tcp_input+0x6be>
          goto aborted;
 8016f8c:	bf00      	nop
 8016f8e:	e004      	b.n	8016f9a <tcp_input+0x6be>
            goto aborted;
 8016f90:	bf00      	nop
 8016f92:	e002      	b.n	8016f9a <tcp_input+0x6be>
              goto aborted;
 8016f94:	bf00      	nop
 8016f96:	e000      	b.n	8016f9a <tcp_input+0x6be>
          goto aborted;
 8016f98:	bf00      	nop
    tcp_input_pcb = NULL;
 8016f9a:	4b23      	ldr	r3, [pc, #140]	; (8017028 <tcp_input+0x74c>)
 8016f9c:	2200      	movs	r2, #0
 8016f9e:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8016fa0:	4b25      	ldr	r3, [pc, #148]	; (8017038 <tcp_input+0x75c>)
 8016fa2:	2200      	movs	r2, #0
 8016fa4:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL)
 8016fa6:	4b28      	ldr	r3, [pc, #160]	; (8017048 <tcp_input+0x76c>)
 8016fa8:	685b      	ldr	r3, [r3, #4]
 8016faa:	2b00      	cmp	r3, #0
 8016fac:	d037      	beq.n	801701e <tcp_input+0x742>
    {
      pbuf_free(inseg.p);
 8016fae:	4b26      	ldr	r3, [pc, #152]	; (8017048 <tcp_input+0x76c>)
 8016fb0:	685b      	ldr	r3, [r3, #4]
 8016fb2:	4618      	mov	r0, r3
 8016fb4:	f7fd fdc8 	bl	8014b48 <pbuf_free>
      inseg.p = NULL;
 8016fb8:	4b23      	ldr	r3, [pc, #140]	; (8017048 <tcp_input+0x76c>)
 8016fba:	2200      	movs	r2, #0
 8016fbc:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8016fbe:	e02e      	b.n	801701e <tcp_input+0x742>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8016fc0:	4b22      	ldr	r3, [pc, #136]	; (801704c <tcp_input+0x770>)
 8016fc2:	681b      	ldr	r3, [r3, #0]
 8016fc4:	899b      	ldrh	r3, [r3, #12]
 8016fc6:	b29b      	uxth	r3, r3
 8016fc8:	4618      	mov	r0, r3
 8016fca:	f7fc fc23 	bl	8013814 <lwip_htons>
 8016fce:	4603      	mov	r3, r0
 8016fd0:	f003 0304 	and.w	r3, r3, #4
 8016fd4:	2b00      	cmp	r3, #0
 8016fd6:	d115      	bne.n	8017004 <tcp_input+0x728>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8016fd8:	4b1d      	ldr	r3, [pc, #116]	; (8017050 <tcp_input+0x774>)
 8016fda:	6818      	ldr	r0, [r3, #0]
 8016fdc:	4b1d      	ldr	r3, [pc, #116]	; (8017054 <tcp_input+0x778>)
 8016fde:	881b      	ldrh	r3, [r3, #0]
 8016fe0:	461a      	mov	r2, r3
 8016fe2:	4b1d      	ldr	r3, [pc, #116]	; (8017058 <tcp_input+0x77c>)
 8016fe4:	681b      	ldr	r3, [r3, #0]
 8016fe6:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016fe8:	4b18      	ldr	r3, [pc, #96]	; (801704c <tcp_input+0x770>)
 8016fea:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8016fec:	885b      	ldrh	r3, [r3, #2]
 8016fee:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016ff0:	4a16      	ldr	r2, [pc, #88]	; (801704c <tcp_input+0x770>)
 8016ff2:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8016ff4:	8812      	ldrh	r2, [r2, #0]
 8016ff6:	b292      	uxth	r2, r2
 8016ff8:	9201      	str	r2, [sp, #4]
 8016ffa:	9300      	str	r3, [sp, #0]
 8016ffc:	4b17      	ldr	r3, [pc, #92]	; (801705c <tcp_input+0x780>)
 8016ffe:	4a18      	ldr	r2, [pc, #96]	; (8017060 <tcp_input+0x784>)
 8017000:	f002 ffdc 	bl	8019fbc <tcp_rst>
    pbuf_free(p);
 8017004:	6878      	ldr	r0, [r7, #4]
 8017006:	f7fd fd9f 	bl	8014b48 <pbuf_free>
  return;
 801700a:	e008      	b.n	801701e <tcp_input+0x742>
    goto dropped;
 801700c:	bf00      	nop
 801700e:	e002      	b.n	8017016 <tcp_input+0x73a>
dropped:
 8017010:	bf00      	nop
 8017012:	e000      	b.n	8017016 <tcp_input+0x73a>
      goto dropped;
 8017014:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8017016:	6878      	ldr	r0, [r7, #4]
 8017018:	f7fd fd96 	bl	8014b48 <pbuf_free>
 801701c:	e000      	b.n	8017020 <tcp_input+0x744>
  return;
 801701e:	bf00      	nop
}
 8017020:	3724      	adds	r7, #36	; 0x24
 8017022:	46bd      	mov	sp, r7
 8017024:	bd90      	pop	{r4, r7, pc}
 8017026:	bf00      	nop
 8017028:	200161f0 	.word	0x200161f0
 801702c:	2000cb45 	.word	0x2000cb45
 8017030:	200161dc 	.word	0x200161dc
 8017034:	2000cb40 	.word	0x2000cb40
 8017038:	2000cb48 	.word	0x2000cb48
 801703c:	08022ff0 	.word	0x08022ff0
 8017040:	0802318c 	.word	0x0802318c
 8017044:	08023034 	.word	0x08023034
 8017048:	2000cb18 	.word	0x2000cb18
 801704c:	2000cb28 	.word	0x2000cb28
 8017050:	2000cb3c 	.word	0x2000cb3c
 8017054:	2000cb42 	.word	0x2000cb42
 8017058:	2000cb38 	.word	0x2000cb38
 801705c:	20012adc 	.word	0x20012adc
 8017060:	20012ae0 	.word	0x20012ae0

08017064 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8017064:	b580      	push	{r7, lr}
 8017066:	b082      	sub	sp, #8
 8017068:	af00      	add	r7, sp, #0
 801706a:	6078      	str	r0, [r7, #4]
  if (recv_flags & TF_CLOSED) {
 801706c:	4b14      	ldr	r3, [pc, #80]	; (80170c0 <tcp_input_delayed_close+0x5c>)
 801706e:	781b      	ldrb	r3, [r3, #0]
 8017070:	f003 0310 	and.w	r3, r3, #16
 8017074:	2b00      	cmp	r3, #0
 8017076:	d01d      	beq.n	80170b4 <tcp_input_delayed_close+0x50>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	7e9b      	ldrb	r3, [r3, #26]
 801707c:	f003 0310 	and.w	r3, r3, #16
 8017080:	2b00      	cmp	r3, #0
 8017082:	d10d      	bne.n	80170a0 <tcp_input_delayed_close+0x3c>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8017084:	687b      	ldr	r3, [r7, #4]
 8017086:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801708a:	2b00      	cmp	r3, #0
 801708c:	d008      	beq.n	80170a0 <tcp_input_delayed_close+0x3c>
 801708e:	687b      	ldr	r3, [r7, #4]
 8017090:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8017094:	687a      	ldr	r2, [r7, #4]
 8017096:	6912      	ldr	r2, [r2, #16]
 8017098:	f06f 010e 	mvn.w	r1, #14
 801709c:	4610      	mov	r0, r2
 801709e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80170a0:	6879      	ldr	r1, [r7, #4]
 80170a2:	4808      	ldr	r0, [pc, #32]	; (80170c4 <tcp_input_delayed_close+0x60>)
 80170a4:	f7ff fb00 	bl	80166a8 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 80170a8:	6879      	ldr	r1, [r7, #4]
 80170aa:	2001      	movs	r0, #1
 80170ac:	f7fc fff2 	bl	8014094 <memp_free>
    return 1;
 80170b0:	2301      	movs	r3, #1
 80170b2:	e000      	b.n	80170b6 <tcp_input_delayed_close+0x52>
  }
  return 0;
 80170b4:	2300      	movs	r3, #0
}
 80170b6:	4618      	mov	r0, r3
 80170b8:	3708      	adds	r7, #8
 80170ba:	46bd      	mov	sp, r7
 80170bc:	bd80      	pop	{r7, pc}
 80170be:	bf00      	nop
 80170c0:	2000cb45 	.word	0x2000cb45
 80170c4:	200161dc 	.word	0x200161dc

080170c8 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80170c8:	b580      	push	{r7, lr}
 80170ca:	b088      	sub	sp, #32
 80170cc:	af02      	add	r7, sp, #8
 80170ce:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80170d0:	4b64      	ldr	r3, [pc, #400]	; (8017264 <tcp_listen_input+0x19c>)
 80170d2:	781b      	ldrb	r3, [r3, #0]
 80170d4:	f003 0304 	and.w	r3, r3, #4
 80170d8:	2b00      	cmp	r3, #0
 80170da:	f040 80bc 	bne.w	8017256 <tcp_listen_input+0x18e>
    return;
  }

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80170de:	4b61      	ldr	r3, [pc, #388]	; (8017264 <tcp_listen_input+0x19c>)
 80170e0:	781b      	ldrb	r3, [r3, #0]
 80170e2:	f003 0310 	and.w	r3, r3, #16
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d016      	beq.n	8017118 <tcp_listen_input+0x50>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80170ea:	4b5f      	ldr	r3, [pc, #380]	; (8017268 <tcp_listen_input+0x1a0>)
 80170ec:	6818      	ldr	r0, [r3, #0]
 80170ee:	4b5f      	ldr	r3, [pc, #380]	; (801726c <tcp_listen_input+0x1a4>)
 80170f0:	881b      	ldrh	r3, [r3, #0]
 80170f2:	461a      	mov	r2, r3
 80170f4:	4b5e      	ldr	r3, [pc, #376]	; (8017270 <tcp_listen_input+0x1a8>)
 80170f6:	681b      	ldr	r3, [r3, #0]
 80170f8:	18d1      	adds	r1, r2, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80170fa:	4b5e      	ldr	r3, [pc, #376]	; (8017274 <tcp_listen_input+0x1ac>)
 80170fc:	681b      	ldr	r3, [r3, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80170fe:	885b      	ldrh	r3, [r3, #2]
 8017100:	b29b      	uxth	r3, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017102:	4a5c      	ldr	r2, [pc, #368]	; (8017274 <tcp_listen_input+0x1ac>)
 8017104:	6812      	ldr	r2, [r2, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8017106:	8812      	ldrh	r2, [r2, #0]
 8017108:	b292      	uxth	r2, r2
 801710a:	9201      	str	r2, [sp, #4]
 801710c:	9300      	str	r3, [sp, #0]
 801710e:	4b5a      	ldr	r3, [pc, #360]	; (8017278 <tcp_listen_input+0x1b0>)
 8017110:	4a5a      	ldr	r2, [pc, #360]	; (801727c <tcp_listen_input+0x1b4>)
 8017112:	f002 ff53 	bl	8019fbc <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8017116:	e0a0      	b.n	801725a <tcp_listen_input+0x192>
  } else if (flags & TCP_SYN) {
 8017118:	4b52      	ldr	r3, [pc, #328]	; (8017264 <tcp_listen_input+0x19c>)
 801711a:	781b      	ldrb	r3, [r3, #0]
 801711c:	f003 0302 	and.w	r3, r3, #2
 8017120:	2b00      	cmp	r3, #0
 8017122:	f000 809a 	beq.w	801725a <tcp_listen_input+0x192>
    npcb = tcp_alloc(pcb->prio);
 8017126:	687b      	ldr	r3, [r7, #4]
 8017128:	7d5b      	ldrb	r3, [r3, #21]
 801712a:	4618      	mov	r0, r3
 801712c:	f7ff f938 	bl	80163a0 <tcp_alloc>
 8017130:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8017132:	697b      	ldr	r3, [r7, #20]
 8017134:	2b00      	cmp	r3, #0
 8017136:	d111      	bne.n	801715c <tcp_listen_input+0x94>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	699b      	ldr	r3, [r3, #24]
 801713c:	2b00      	cmp	r3, #0
 801713e:	d00a      	beq.n	8017156 <tcp_listen_input+0x8e>
 8017140:	687b      	ldr	r3, [r7, #4]
 8017142:	699b      	ldr	r3, [r3, #24]
 8017144:	687a      	ldr	r2, [r7, #4]
 8017146:	6910      	ldr	r0, [r2, #16]
 8017148:	f04f 32ff 	mov.w	r2, #4294967295
 801714c:	2100      	movs	r1, #0
 801714e:	4798      	blx	r3
 8017150:	4603      	mov	r3, r0
 8017152:	73bb      	strb	r3, [r7, #14]
      return;
 8017154:	e082      	b.n	801725c <tcp_listen_input+0x194>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8017156:	23f0      	movs	r3, #240	; 0xf0
 8017158:	73bb      	strb	r3, [r7, #14]
      return;
 801715a:	e07f      	b.n	801725c <tcp_listen_input+0x194>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801715c:	4b48      	ldr	r3, [pc, #288]	; (8017280 <tcp_listen_input+0x1b8>)
 801715e:	695a      	ldr	r2, [r3, #20]
 8017160:	697b      	ldr	r3, [r7, #20]
 8017162:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8017164:	4b46      	ldr	r3, [pc, #280]	; (8017280 <tcp_listen_input+0x1b8>)
 8017166:	691a      	ldr	r2, [r3, #16]
 8017168:	697b      	ldr	r3, [r7, #20]
 801716a:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 801716c:	687b      	ldr	r3, [r7, #4]
 801716e:	8ada      	ldrh	r2, [r3, #22]
 8017170:	697b      	ldr	r3, [r7, #20]
 8017172:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8017174:	4b3f      	ldr	r3, [pc, #252]	; (8017274 <tcp_listen_input+0x1ac>)
 8017176:	681b      	ldr	r3, [r3, #0]
 8017178:	881b      	ldrh	r3, [r3, #0]
 801717a:	b29a      	uxth	r2, r3
 801717c:	697b      	ldr	r3, [r7, #20]
 801717e:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8017180:	697b      	ldr	r3, [r7, #20]
 8017182:	2203      	movs	r2, #3
 8017184:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8017186:	4b3a      	ldr	r3, [pc, #232]	; (8017270 <tcp_listen_input+0x1a8>)
 8017188:	681b      	ldr	r3, [r3, #0]
 801718a:	1c5a      	adds	r2, r3, #1
 801718c:	697b      	ldr	r3, [r7, #20]
 801718e:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8017190:	697b      	ldr	r3, [r7, #20]
 8017192:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017194:	697b      	ldr	r3, [r7, #20]
 8017196:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8017198:	6978      	ldr	r0, [r7, #20]
 801719a:	f7ff fb01 	bl	80167a0 <tcp_next_iss>
 801719e:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 80171a0:	697b      	ldr	r3, [r7, #20]
 80171a2:	693a      	ldr	r2, [r7, #16]
 80171a4:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->snd_nxt = iss;
 80171a6:	697b      	ldr	r3, [r7, #20]
 80171a8:	693a      	ldr	r2, [r7, #16]
 80171aa:	64da      	str	r2, [r3, #76]	; 0x4c
    npcb->lastack = iss;
 80171ac:	697b      	ldr	r3, [r7, #20]
 80171ae:	693a      	ldr	r2, [r7, #16]
 80171b0:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 80171b2:	697b      	ldr	r3, [r7, #20]
 80171b4:	693a      	ldr	r2, [r7, #16]
 80171b6:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80171b8:	4b2d      	ldr	r3, [pc, #180]	; (8017270 <tcp_listen_input+0x1a8>)
 80171ba:	681b      	ldr	r3, [r3, #0]
 80171bc:	1e5a      	subs	r2, r3, #1
 80171be:	697b      	ldr	r3, [r7, #20]
 80171c0:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->callback_arg = pcb->callback_arg;
 80171c2:	687b      	ldr	r3, [r7, #4]
 80171c4:	691a      	ldr	r2, [r3, #16]
 80171c6:	697b      	ldr	r3, [r7, #20]
 80171c8:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 80171ca:	697b      	ldr	r3, [r7, #20]
 80171cc:	687a      	ldr	r2, [r7, #4]
 80171ce:	679a      	str	r2, [r3, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 80171d0:	687b      	ldr	r3, [r7, #4]
 80171d2:	7a1b      	ldrb	r3, [r3, #8]
 80171d4:	f003 030c 	and.w	r3, r3, #12
 80171d8:	b2da      	uxtb	r2, r3
 80171da:	697b      	ldr	r3, [r7, #20]
 80171dc:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80171de:	4b29      	ldr	r3, [pc, #164]	; (8017284 <tcp_listen_input+0x1bc>)
 80171e0:	681a      	ldr	r2, [r3, #0]
 80171e2:	697b      	ldr	r3, [r7, #20]
 80171e4:	60da      	str	r2, [r3, #12]
 80171e6:	4a27      	ldr	r2, [pc, #156]	; (8017284 <tcp_listen_input+0x1bc>)
 80171e8:	697b      	ldr	r3, [r7, #20]
 80171ea:	6013      	str	r3, [r2, #0]
 80171ec:	f003 f938 	bl	801a460 <tcp_timer_needed>
 80171f0:	4b25      	ldr	r3, [pc, #148]	; (8017288 <tcp_listen_input+0x1c0>)
 80171f2:	2201      	movs	r2, #1
 80171f4:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80171f6:	6978      	ldr	r0, [r7, #20]
 80171f8:	f001 fd14 	bl	8018c24 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80171fc:	4b1d      	ldr	r3, [pc, #116]	; (8017274 <tcp_listen_input+0x1ac>)
 80171fe:	681b      	ldr	r3, [r3, #0]
 8017200:	89db      	ldrh	r3, [r3, #14]
 8017202:	b29a      	uxth	r2, r3
 8017204:	697b      	ldr	r3, [r7, #20]
 8017206:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    npcb->snd_wnd_max = npcb->snd_wnd;
 801720a:	697b      	ldr	r3, [r7, #20]
 801720c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8017210:	697b      	ldr	r3, [r7, #20]
 8017212:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8017216:	697b      	ldr	r3, [r7, #20]
 8017218:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 801721a:	697b      	ldr	r3, [r7, #20]
 801721c:	3304      	adds	r3, #4
 801721e:	4619      	mov	r1, r3
 8017220:	4610      	mov	r0, r2
 8017222:	f7ff fad5 	bl	80167d0 <tcp_eff_send_mss_impl>
 8017226:	4603      	mov	r3, r0
 8017228:	461a      	mov	r2, r3
 801722a:	697b      	ldr	r3, [r7, #20]
 801722c:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801722e:	2112      	movs	r1, #18
 8017230:	6978      	ldr	r0, [r7, #20]
 8017232:	f002 fae1 	bl	80197f8 <tcp_enqueue_flags>
 8017236:	4603      	mov	r3, r0
 8017238:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 801723a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801723e:	2b00      	cmp	r3, #0
 8017240:	d004      	beq.n	801724c <tcp_listen_input+0x184>
      tcp_abandon(npcb, 0);
 8017242:	2100      	movs	r1, #0
 8017244:	6978      	ldr	r0, [r7, #20]
 8017246:	f7fe f913 	bl	8015470 <tcp_abandon>
      return;
 801724a:	e007      	b.n	801725c <tcp_listen_input+0x194>
    tcp_output(npcb);
 801724c:	6978      	ldr	r0, [r7, #20]
 801724e:	f002 fc2b 	bl	8019aa8 <tcp_output>
  return;
 8017252:	bf00      	nop
 8017254:	e001      	b.n	801725a <tcp_listen_input+0x192>
    return;
 8017256:	bf00      	nop
 8017258:	e000      	b.n	801725c <tcp_listen_input+0x194>
  return;
 801725a:	bf00      	nop
}
 801725c:	3718      	adds	r7, #24
 801725e:	46bd      	mov	sp, r7
 8017260:	bd80      	pop	{r7, pc}
 8017262:	bf00      	nop
 8017264:	2000cb44 	.word	0x2000cb44
 8017268:	2000cb3c 	.word	0x2000cb3c
 801726c:	2000cb42 	.word	0x2000cb42
 8017270:	2000cb38 	.word	0x2000cb38
 8017274:	2000cb28 	.word	0x2000cb28
 8017278:	20012adc 	.word	0x20012adc
 801727c:	20012ae0 	.word	0x20012ae0
 8017280:	20012acc 	.word	0x20012acc
 8017284:	200161dc 	.word	0x200161dc
 8017288:	200161d8 	.word	0x200161d8

0801728c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 801728c:	b580      	push	{r7, lr}
 801728e:	b084      	sub	sp, #16
 8017290:	af02      	add	r7, sp, #8
 8017292:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8017294:	4b29      	ldr	r3, [pc, #164]	; (801733c <tcp_timewait_input+0xb0>)
 8017296:	781b      	ldrb	r3, [r3, #0]
 8017298:	f003 0304 	and.w	r3, r3, #4
 801729c:	2b00      	cmp	r3, #0
 801729e:	d147      	bne.n	8017330 <tcp_timewait_input+0xa4>
    return;
  }
  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80172a0:	4b26      	ldr	r3, [pc, #152]	; (801733c <tcp_timewait_input+0xb0>)
 80172a2:	781b      	ldrb	r3, [r3, #0]
 80172a4:	f003 0302 	and.w	r3, r3, #2
 80172a8:	2b00      	cmp	r3, #0
 80172aa:	d027      	beq.n	80172fc <tcp_timewait_input+0x70>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80172ac:	4b24      	ldr	r3, [pc, #144]	; (8017340 <tcp_timewait_input+0xb4>)
 80172ae:	681a      	ldr	r2, [r3, #0]
 80172b0:	687b      	ldr	r3, [r7, #4]
 80172b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80172b4:	1ad3      	subs	r3, r2, r3
 80172b6:	2b00      	cmp	r3, #0
 80172b8:	db2a      	blt.n	8017310 <tcp_timewait_input+0x84>
 80172ba:	4b21      	ldr	r3, [pc, #132]	; (8017340 <tcp_timewait_input+0xb4>)
 80172bc:	681a      	ldr	r2, [r3, #0]
 80172be:	687b      	ldr	r3, [r7, #4]
 80172c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80172c2:	6879      	ldr	r1, [r7, #4]
 80172c4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80172c6:	440b      	add	r3, r1
 80172c8:	1ad3      	subs	r3, r2, r3
 80172ca:	2b00      	cmp	r3, #0
 80172cc:	dc20      	bgt.n	8017310 <tcp_timewait_input+0x84>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80172ce:	4b1d      	ldr	r3, [pc, #116]	; (8017344 <tcp_timewait_input+0xb8>)
 80172d0:	6818      	ldr	r0, [r3, #0]
 80172d2:	4b1d      	ldr	r3, [pc, #116]	; (8017348 <tcp_timewait_input+0xbc>)
 80172d4:	881b      	ldrh	r3, [r3, #0]
 80172d6:	461a      	mov	r2, r3
 80172d8:	4b19      	ldr	r3, [pc, #100]	; (8017340 <tcp_timewait_input+0xb4>)
 80172da:	681b      	ldr	r3, [r3, #0]
 80172dc:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80172de:	4b1b      	ldr	r3, [pc, #108]	; (801734c <tcp_timewait_input+0xc0>)
 80172e0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80172e2:	885b      	ldrh	r3, [r3, #2]
 80172e4:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80172e6:	4a19      	ldr	r2, [pc, #100]	; (801734c <tcp_timewait_input+0xc0>)
 80172e8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80172ea:	8812      	ldrh	r2, [r2, #0]
 80172ec:	b292      	uxth	r2, r2
 80172ee:	9201      	str	r2, [sp, #4]
 80172f0:	9300      	str	r3, [sp, #0]
 80172f2:	4b17      	ldr	r3, [pc, #92]	; (8017350 <tcp_timewait_input+0xc4>)
 80172f4:	4a17      	ldr	r2, [pc, #92]	; (8017354 <tcp_timewait_input+0xc8>)
 80172f6:	f002 fe61 	bl	8019fbc <tcp_rst>
      return;
 80172fa:	e01c      	b.n	8017336 <tcp_timewait_input+0xaa>
    }
  } else if (flags & TCP_FIN) {
 80172fc:	4b0f      	ldr	r3, [pc, #60]	; (801733c <tcp_timewait_input+0xb0>)
 80172fe:	781b      	ldrb	r3, [r3, #0]
 8017300:	f003 0301 	and.w	r3, r3, #1
 8017304:	2b00      	cmp	r3, #0
 8017306:	d003      	beq.n	8017310 <tcp_timewait_input+0x84>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8017308:	4b13      	ldr	r3, [pc, #76]	; (8017358 <tcp_timewait_input+0xcc>)
 801730a:	681a      	ldr	r2, [r3, #0]
 801730c:	687b      	ldr	r3, [r7, #4]
 801730e:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8017310:	4b0d      	ldr	r3, [pc, #52]	; (8017348 <tcp_timewait_input+0xbc>)
 8017312:	881b      	ldrh	r3, [r3, #0]
 8017314:	2b00      	cmp	r3, #0
 8017316:	d00d      	beq.n	8017334 <tcp_timewait_input+0xa8>
    /* Acknowledge data, FIN or out-of-window SYN */
    pcb->flags |= TF_ACK_NOW;
 8017318:	687b      	ldr	r3, [r7, #4]
 801731a:	7e9b      	ldrb	r3, [r3, #26]
 801731c:	f043 0302 	orr.w	r3, r3, #2
 8017320:	b2da      	uxtb	r2, r3
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 8017326:	6878      	ldr	r0, [r7, #4]
 8017328:	f002 fbbe 	bl	8019aa8 <tcp_output>
  }
  return;
 801732c:	bf00      	nop
 801732e:	e001      	b.n	8017334 <tcp_timewait_input+0xa8>
    return;
 8017330:	bf00      	nop
 8017332:	e000      	b.n	8017336 <tcp_timewait_input+0xaa>
  return;
 8017334:	bf00      	nop
}
 8017336:	3708      	adds	r7, #8
 8017338:	46bd      	mov	sp, r7
 801733a:	bd80      	pop	{r7, pc}
 801733c:	2000cb44 	.word	0x2000cb44
 8017340:	2000cb38 	.word	0x2000cb38
 8017344:	2000cb3c 	.word	0x2000cb3c
 8017348:	2000cb42 	.word	0x2000cb42
 801734c:	2000cb28 	.word	0x2000cb28
 8017350:	20012adc 	.word	0x20012adc
 8017354:	20012ae0 	.word	0x20012ae0
 8017358:	200161e0 	.word	0x200161e0

0801735c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 801735c:	b580      	push	{r7, lr}
 801735e:	b08a      	sub	sp, #40	; 0x28
 8017360:	af02      	add	r7, sp, #8
 8017362:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8017364:	2300      	movs	r3, #0
 8017366:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8017368:	2300      	movs	r3, #0
 801736a:	76bb      	strb	r3, [r7, #26]

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 801736c:	4ba4      	ldr	r3, [pc, #656]	; (8017600 <tcp_process+0x2a4>)
 801736e:	781b      	ldrb	r3, [r3, #0]
 8017370:	f003 0304 	and.w	r3, r3, #4
 8017374:	2b00      	cmp	r3, #0
 8017376:	d04e      	beq.n	8017416 <tcp_process+0xba>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8017378:	687b      	ldr	r3, [r7, #4]
 801737a:	7d1b      	ldrb	r3, [r3, #20]
 801737c:	2b02      	cmp	r3, #2
 801737e:	d108      	bne.n	8017392 <tcp_process+0x36>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8017380:	687b      	ldr	r3, [r7, #4]
 8017382:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8017384:	4b9f      	ldr	r3, [pc, #636]	; (8017604 <tcp_process+0x2a8>)
 8017386:	681b      	ldr	r3, [r3, #0]
 8017388:	429a      	cmp	r2, r3
 801738a:	d123      	bne.n	80173d4 <tcp_process+0x78>
        acceptable = 1;
 801738c:	2301      	movs	r3, #1
 801738e:	76fb      	strb	r3, [r7, #27]
 8017390:	e020      	b.n	80173d4 <tcp_process+0x78>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8017392:	687b      	ldr	r3, [r7, #4]
 8017394:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017396:	4b9c      	ldr	r3, [pc, #624]	; (8017608 <tcp_process+0x2ac>)
 8017398:	681b      	ldr	r3, [r3, #0]
 801739a:	429a      	cmp	r2, r3
 801739c:	d102      	bne.n	80173a4 <tcp_process+0x48>
        acceptable = 1;
 801739e:	2301      	movs	r3, #1
 80173a0:	76fb      	strb	r3, [r7, #27]
 80173a2:	e017      	b.n	80173d4 <tcp_process+0x78>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80173a4:	4b98      	ldr	r3, [pc, #608]	; (8017608 <tcp_process+0x2ac>)
 80173a6:	681a      	ldr	r2, [r3, #0]
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80173ac:	1ad3      	subs	r3, r2, r3
 80173ae:	2b00      	cmp	r3, #0
 80173b0:	db10      	blt.n	80173d4 <tcp_process+0x78>
 80173b2:	4b95      	ldr	r3, [pc, #596]	; (8017608 <tcp_process+0x2ac>)
 80173b4:	681a      	ldr	r2, [r3, #0]
 80173b6:	687b      	ldr	r3, [r7, #4]
 80173b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80173ba:	6879      	ldr	r1, [r7, #4]
 80173bc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80173be:	440b      	add	r3, r1
 80173c0:	1ad3      	subs	r3, r2, r3
 80173c2:	2b00      	cmp	r3, #0
 80173c4:	dc06      	bgt.n	80173d4 <tcp_process+0x78>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we only send an ACK
           and wait for a re-send with matching sequence number.
           This violates RFC 793, but is required to protection against
           CVE-2004-0230 (RST spoofing attack). */
        tcp_ack_now(pcb);
 80173c6:	687b      	ldr	r3, [r7, #4]
 80173c8:	7e9b      	ldrb	r3, [r3, #26]
 80173ca:	f043 0302 	orr.w	r3, r3, #2
 80173ce:	b2da      	uxtb	r2, r3
 80173d0:	687b      	ldr	r3, [r7, #4]
 80173d2:	769a      	strb	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80173d4:	7efb      	ldrb	r3, [r7, #27]
 80173d6:	2b00      	cmp	r3, #0
 80173d8:	d01b      	beq.n	8017412 <tcp_process+0xb6>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 80173da:	687b      	ldr	r3, [r7, #4]
 80173dc:	7d1b      	ldrb	r3, [r3, #20]
 80173de:	2b00      	cmp	r3, #0
 80173e0:	d106      	bne.n	80173f0 <tcp_process+0x94>
 80173e2:	4b8a      	ldr	r3, [pc, #552]	; (801760c <tcp_process+0x2b0>)
 80173e4:	f240 22e7 	movw	r2, #743	; 0x2e7
 80173e8:	4989      	ldr	r1, [pc, #548]	; (8017610 <tcp_process+0x2b4>)
 80173ea:	488a      	ldr	r0, [pc, #552]	; (8017614 <tcp_process+0x2b8>)
 80173ec:	f008 fcb8 	bl	801fd60 <iprintf>
      recv_flags |= TF_RESET;
 80173f0:	4b89      	ldr	r3, [pc, #548]	; (8017618 <tcp_process+0x2bc>)
 80173f2:	781b      	ldrb	r3, [r3, #0]
 80173f4:	f043 0308 	orr.w	r3, r3, #8
 80173f8:	b2da      	uxtb	r2, r3
 80173fa:	4b87      	ldr	r3, [pc, #540]	; (8017618 <tcp_process+0x2bc>)
 80173fc:	701a      	strb	r2, [r3, #0]
      pcb->flags &= ~TF_ACK_DELAY;
 80173fe:	687b      	ldr	r3, [r7, #4]
 8017400:	7e9b      	ldrb	r3, [r3, #26]
 8017402:	f023 0301 	bic.w	r3, r3, #1
 8017406:	b2da      	uxtb	r2, r3
 8017408:	687b      	ldr	r3, [r7, #4]
 801740a:	769a      	strb	r2, [r3, #26]
      return ERR_RST;
 801740c:	f06f 030d 	mvn.w	r3, #13
 8017410:	e34d      	b.n	8017aae <tcp_process+0x752>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      return ERR_OK;
 8017412:	2300      	movs	r3, #0
 8017414:	e34b      	b.n	8017aae <tcp_process+0x752>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8017416:	4b7a      	ldr	r3, [pc, #488]	; (8017600 <tcp_process+0x2a4>)
 8017418:	781b      	ldrb	r3, [r3, #0]
 801741a:	f003 0302 	and.w	r3, r3, #2
 801741e:	2b00      	cmp	r3, #0
 8017420:	d010      	beq.n	8017444 <tcp_process+0xe8>
 8017422:	687b      	ldr	r3, [r7, #4]
 8017424:	7d1b      	ldrb	r3, [r3, #20]
 8017426:	2b02      	cmp	r3, #2
 8017428:	d00c      	beq.n	8017444 <tcp_process+0xe8>
 801742a:	687b      	ldr	r3, [r7, #4]
 801742c:	7d1b      	ldrb	r3, [r3, #20]
 801742e:	2b03      	cmp	r3, #3
 8017430:	d008      	beq.n	8017444 <tcp_process+0xe8>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	7e9b      	ldrb	r3, [r3, #26]
 8017436:	f043 0302 	orr.w	r3, r3, #2
 801743a:	b2da      	uxtb	r2, r3
 801743c:	687b      	ldr	r3, [r7, #4]
 801743e:	769a      	strb	r2, [r3, #26]
    return ERR_OK;
 8017440:	2300      	movs	r3, #0
 8017442:	e334      	b.n	8017aae <tcp_process+0x752>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8017444:	687b      	ldr	r3, [r7, #4]
 8017446:	7e9b      	ldrb	r3, [r3, #26]
 8017448:	f003 0310 	and.w	r3, r3, #16
 801744c:	2b00      	cmp	r3, #0
 801744e:	d103      	bne.n	8017458 <tcp_process+0xfc>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8017450:	4b72      	ldr	r3, [pc, #456]	; (801761c <tcp_process+0x2c0>)
 8017452:	681a      	ldr	r2, [r3, #0]
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8017458:	687b      	ldr	r3, [r7, #4]
 801745a:	2200      	movs	r2, #0
 801745c:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

  tcp_parseopt(pcb);
 8017460:	6878      	ldr	r0, [r7, #4]
 8017462:	f001 fbdf 	bl	8018c24 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8017466:	687b      	ldr	r3, [r7, #4]
 8017468:	7d1b      	ldrb	r3, [r3, #20]
 801746a:	3b02      	subs	r3, #2
 801746c:	2b07      	cmp	r3, #7
 801746e:	f200 830e 	bhi.w	8017a8e <tcp_process+0x732>
 8017472:	a201      	add	r2, pc, #4	; (adr r2, 8017478 <tcp_process+0x11c>)
 8017474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017478:	08017499 	.word	0x08017499
 801747c:	08017691 	.word	0x08017691
 8017480:	080177e9 	.word	0x080177e9
 8017484:	08017813 	.word	0x08017813
 8017488:	0801793d 	.word	0x0801793d
 801748c:	080177e9 	.word	0x080177e9
 8017490:	080179c9 	.word	0x080179c9
 8017494:	08017a59 	.word	0x08017a59
  case SYN_SENT:
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
     pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    /* received SYN ACK with expected sequence number? */
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8017498:	4b59      	ldr	r3, [pc, #356]	; (8017600 <tcp_process+0x2a4>)
 801749a:	781b      	ldrb	r3, [r3, #0]
 801749c:	f003 0310 	and.w	r3, r3, #16
 80174a0:	2b00      	cmp	r3, #0
 80174a2:	f000 80cb 	beq.w	801763c <tcp_process+0x2e0>
 80174a6:	4b56      	ldr	r3, [pc, #344]	; (8017600 <tcp_process+0x2a4>)
 80174a8:	781b      	ldrb	r3, [r3, #0]
 80174aa:	f003 0302 	and.w	r3, r3, #2
 80174ae:	2b00      	cmp	r3, #0
 80174b0:	f000 80c4 	beq.w	801763c <tcp_process+0x2e0>
        && (ackno == pcb->lastack + 1)) {
 80174b4:	687b      	ldr	r3, [r7, #4]
 80174b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80174b8:	1c5a      	adds	r2, r3, #1
 80174ba:	4b52      	ldr	r3, [pc, #328]	; (8017604 <tcp_process+0x2a8>)
 80174bc:	681b      	ldr	r3, [r3, #0]
 80174be:	429a      	cmp	r2, r3
 80174c0:	f040 80bc 	bne.w	801763c <tcp_process+0x2e0>
      pcb->rcv_nxt = seqno + 1;
 80174c4:	4b50      	ldr	r3, [pc, #320]	; (8017608 <tcp_process+0x2ac>)
 80174c6:	681b      	ldr	r3, [r3, #0]
 80174c8:	1c5a      	adds	r2, r3, #1
 80174ca:	687b      	ldr	r3, [r7, #4]
 80174cc:	625a      	str	r2, [r3, #36]	; 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80174ce:	687b      	ldr	r3, [r7, #4]
 80174d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80174d2:	687b      	ldr	r3, [r7, #4]
 80174d4:	62da      	str	r2, [r3, #44]	; 0x2c
      pcb->lastack = ackno;
 80174d6:	4b4b      	ldr	r3, [pc, #300]	; (8017604 <tcp_process+0x2a8>)
 80174d8:	681a      	ldr	r2, [r3, #0]
 80174da:	687b      	ldr	r3, [r7, #4]
 80174dc:	645a      	str	r2, [r3, #68]	; 0x44
      pcb->snd_wnd = tcphdr->wnd;
 80174de:	4b50      	ldr	r3, [pc, #320]	; (8017620 <tcp_process+0x2c4>)
 80174e0:	681b      	ldr	r3, [r3, #0]
 80174e2:	89db      	ldrh	r3, [r3, #14]
 80174e4:	b29a      	uxth	r2, r3
 80174e6:	687b      	ldr	r3, [r7, #4]
 80174e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 80174ec:	687b      	ldr	r3, [r7, #4]
 80174ee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80174f2:	687b      	ldr	r3, [r7, #4]
 80174f4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80174f8:	4b43      	ldr	r3, [pc, #268]	; (8017608 <tcp_process+0x2ac>)
 80174fa:	681b      	ldr	r3, [r3, #0]
 80174fc:	1e5a      	subs	r2, r3, #1
 80174fe:	687b      	ldr	r3, [r7, #4]
 8017500:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->state = ESTABLISHED;
 8017502:	687b      	ldr	r3, [r7, #4]
 8017504:	2204      	movs	r2, #4
 8017506:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8017508:	687b      	ldr	r3, [r7, #4]
 801750a:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 801750c:	687b      	ldr	r3, [r7, #4]
 801750e:	3304      	adds	r3, #4
 8017510:	4619      	mov	r1, r3
 8017512:	4610      	mov	r0, r2
 8017514:	f7ff f95c 	bl	80167d0 <tcp_eff_send_mss_impl>
 8017518:	4603      	mov	r3, r0
 801751a:	461a      	mov	r2, r3
 801751c:	687b      	ldr	r3, [r7, #4]
 801751e:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8017520:	687b      	ldr	r3, [r7, #4]
 8017522:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017524:	005b      	lsls	r3, r3, #1
 8017526:	f241 121c 	movw	r2, #4380	; 0x111c
 801752a:	429a      	cmp	r2, r3
 801752c:	bf38      	it	cc
 801752e:	461a      	movcc	r2, r3
 8017530:	687b      	ldr	r3, [r7, #4]
 8017532:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017534:	009b      	lsls	r3, r3, #2
 8017536:	4293      	cmp	r3, r2
 8017538:	bf28      	it	cs
 801753a:	4613      	movcs	r3, r2
 801753c:	b29a      	uxth	r2, r3
 801753e:	687b      	ldr	r3, [r7, #4]
 8017540:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                   " ssthresh %"TCPWNDSIZE_F"\n",
                                   pcb->cwnd, pcb->ssthresh));
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8017544:	687b      	ldr	r3, [r7, #4]
 8017546:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801754a:	2b00      	cmp	r3, #0
 801754c:	d106      	bne.n	801755c <tcp_process+0x200>
 801754e:	4b2f      	ldr	r3, [pc, #188]	; (801760c <tcp_process+0x2b0>)
 8017550:	f240 321a 	movw	r2, #794	; 0x31a
 8017554:	4933      	ldr	r1, [pc, #204]	; (8017624 <tcp_process+0x2c8>)
 8017556:	482f      	ldr	r0, [pc, #188]	; (8017614 <tcp_process+0x2b8>)
 8017558:	f008 fc02 	bl	801fd60 <iprintf>
      --pcb->snd_queuelen;
 801755c:	687b      	ldr	r3, [r7, #4]
 801755e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8017562:	3b01      	subs	r3, #1
 8017564:	b29a      	uxth	r2, r3
 8017566:	687b      	ldr	r3, [r7, #4]
 8017568:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
      rseg = pcb->unacked;
 801756c:	687b      	ldr	r3, [r7, #4]
 801756e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017570:	61fb      	str	r3, [r7, #28]
      if (rseg == NULL) {
 8017572:	69fb      	ldr	r3, [r7, #28]
 8017574:	2b00      	cmp	r3, #0
 8017576:	d111      	bne.n	801759c <tcp_process+0x240>
        /* might happen if tcp_output fails in tcp_rexmit_rto()
           in which case the segment is on the unsent list */
        rseg = pcb->unsent;
 8017578:	687b      	ldr	r3, [r7, #4]
 801757a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801757c:	61fb      	str	r3, [r7, #28]
        LWIP_ASSERT("no segment to free", rseg != NULL);
 801757e:	69fb      	ldr	r3, [r7, #28]
 8017580:	2b00      	cmp	r3, #0
 8017582:	d106      	bne.n	8017592 <tcp_process+0x236>
 8017584:	4b21      	ldr	r3, [pc, #132]	; (801760c <tcp_process+0x2b0>)
 8017586:	f240 3222 	movw	r2, #802	; 0x322
 801758a:	4927      	ldr	r1, [pc, #156]	; (8017628 <tcp_process+0x2cc>)
 801758c:	4821      	ldr	r0, [pc, #132]	; (8017614 <tcp_process+0x2b8>)
 801758e:	f008 fbe7 	bl	801fd60 <iprintf>
        pcb->unsent = rseg->next;
 8017592:	69fb      	ldr	r3, [r7, #28]
 8017594:	681a      	ldr	r2, [r3, #0]
 8017596:	687b      	ldr	r3, [r7, #4]
 8017598:	669a      	str	r2, [r3, #104]	; 0x68
 801759a:	e003      	b.n	80175a4 <tcp_process+0x248>
      } else {
        pcb->unacked = rseg->next;
 801759c:	69fb      	ldr	r3, [r7, #28]
 801759e:	681a      	ldr	r2, [r3, #0]
 80175a0:	687b      	ldr	r3, [r7, #4]
 80175a2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      tcp_seg_free(rseg);
 80175a4:	69f8      	ldr	r0, [r7, #28]
 80175a6:	f7fe fde8 	bl	801617a <tcp_seg_free>

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80175aa:	687b      	ldr	r3, [r7, #4]
 80175ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80175ae:	2b00      	cmp	r3, #0
 80175b0:	d104      	bne.n	80175bc <tcp_process+0x260>
        pcb->rtime = -1;
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80175b8:	861a      	strh	r2, [r3, #48]	; 0x30
 80175ba:	e006      	b.n	80175ca <tcp_process+0x26e>
      } else {
        pcb->rtime = 0;
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	2200      	movs	r2, #0
 80175c0:	861a      	strh	r2, [r3, #48]	; 0x30
        pcb->nrtx = 0;
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	2200      	movs	r2, #0
 80175c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      }

      /* Call the user specified function to call when successfully
       * connected. */
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80175ca:	687b      	ldr	r3, [r7, #4]
 80175cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80175d0:	2b00      	cmp	r3, #0
 80175d2:	d00a      	beq.n	80175ea <tcp_process+0x28e>
 80175d4:	687b      	ldr	r3, [r7, #4]
 80175d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80175da:	687a      	ldr	r2, [r7, #4]
 80175dc:	6910      	ldr	r0, [r2, #16]
 80175de:	2200      	movs	r2, #0
 80175e0:	6879      	ldr	r1, [r7, #4]
 80175e2:	4798      	blx	r3
 80175e4:	4603      	mov	r3, r0
 80175e6:	76bb      	strb	r3, [r7, #26]
 80175e8:	e001      	b.n	80175ee <tcp_process+0x292>
 80175ea:	2300      	movs	r3, #0
 80175ec:	76bb      	strb	r3, [r7, #26]
      if (err == ERR_ABRT) {
 80175ee:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80175f2:	f113 0f0d 	cmn.w	r3, #13
 80175f6:	d119      	bne.n	801762c <tcp_process+0x2d0>
        return ERR_ABRT;
 80175f8:	f06f 030c 	mvn.w	r3, #12
 80175fc:	e257      	b.n	8017aae <tcp_process+0x752>
 80175fe:	bf00      	nop
 8017600:	2000cb44 	.word	0x2000cb44
 8017604:	2000cb3c 	.word	0x2000cb3c
 8017608:	2000cb38 	.word	0x2000cb38
 801760c:	08022ff0 	.word	0x08022ff0
 8017610:	080231a8 	.word	0x080231a8
 8017614:	08023034 	.word	0x08023034
 8017618:	2000cb45 	.word	0x2000cb45
 801761c:	200161e0 	.word	0x200161e0
 8017620:	2000cb28 	.word	0x2000cb28
 8017624:	080231c8 	.word	0x080231c8
 8017628:	080231e0 	.word	0x080231e0
      }
      tcp_ack_now(pcb);
 801762c:	687b      	ldr	r3, [r7, #4]
 801762e:	7e9b      	ldrb	r3, [r3, #26]
 8017630:	f043 0302 	orr.w	r3, r3, #2
 8017634:	b2da      	uxtb	r2, r3
 8017636:	687b      	ldr	r3, [r7, #4]
 8017638:	769a      	strb	r2, [r3, #26]
      if (pcb->nrtx < TCP_SYNMAXRTX) {
        pcb->rtime = 0;
        tcp_rexmit_rto(pcb);
      }
    }
    break;
 801763a:	e22a      	b.n	8017a92 <tcp_process+0x736>
    else if (flags & TCP_ACK) {
 801763c:	4b9f      	ldr	r3, [pc, #636]	; (80178bc <tcp_process+0x560>)
 801763e:	781b      	ldrb	r3, [r3, #0]
 8017640:	f003 0310 	and.w	r3, r3, #16
 8017644:	2b00      	cmp	r3, #0
 8017646:	f000 8224 	beq.w	8017a92 <tcp_process+0x736>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801764a:	4b9d      	ldr	r3, [pc, #628]	; (80178c0 <tcp_process+0x564>)
 801764c:	6818      	ldr	r0, [r3, #0]
 801764e:	4b9d      	ldr	r3, [pc, #628]	; (80178c4 <tcp_process+0x568>)
 8017650:	881b      	ldrh	r3, [r3, #0]
 8017652:	461a      	mov	r2, r3
 8017654:	4b9c      	ldr	r3, [pc, #624]	; (80178c8 <tcp_process+0x56c>)
 8017656:	681b      	ldr	r3, [r3, #0]
 8017658:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801765a:	4b9c      	ldr	r3, [pc, #624]	; (80178cc <tcp_process+0x570>)
 801765c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801765e:	885b      	ldrh	r3, [r3, #2]
 8017660:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017662:	4a9a      	ldr	r2, [pc, #616]	; (80178cc <tcp_process+0x570>)
 8017664:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8017666:	8812      	ldrh	r2, [r2, #0]
 8017668:	b292      	uxth	r2, r2
 801766a:	9201      	str	r2, [sp, #4]
 801766c:	9300      	str	r3, [sp, #0]
 801766e:	4b98      	ldr	r3, [pc, #608]	; (80178d0 <tcp_process+0x574>)
 8017670:	4a98      	ldr	r2, [pc, #608]	; (80178d4 <tcp_process+0x578>)
 8017672:	f002 fca3 	bl	8019fbc <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 8017676:	687b      	ldr	r3, [r7, #4]
 8017678:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801767c:	2b05      	cmp	r3, #5
 801767e:	f200 8208 	bhi.w	8017a92 <tcp_process+0x736>
        pcb->rtime = 0;
 8017682:	687b      	ldr	r3, [r7, #4]
 8017684:	2200      	movs	r2, #0
 8017686:	861a      	strh	r2, [r3, #48]	; 0x30
        tcp_rexmit_rto(pcb);
 8017688:	6878      	ldr	r0, [r7, #4]
 801768a:	f002 fd0d 	bl	801a0a8 <tcp_rexmit_rto>
    break;
 801768e:	e200      	b.n	8017a92 <tcp_process+0x736>
  case SYN_RCVD:
    if (flags & TCP_ACK) {
 8017690:	4b8a      	ldr	r3, [pc, #552]	; (80178bc <tcp_process+0x560>)
 8017692:	781b      	ldrb	r3, [r3, #0]
 8017694:	f003 0310 	and.w	r3, r3, #16
 8017698:	2b00      	cmp	r3, #0
 801769a:	f000 8091 	beq.w	80177c0 <tcp_process+0x464>
      /* expected ACK number? */
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 801769e:	4b88      	ldr	r3, [pc, #544]	; (80178c0 <tcp_process+0x564>)
 80176a0:	681a      	ldr	r2, [r3, #0]
 80176a2:	687b      	ldr	r3, [r7, #4]
 80176a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80176a6:	1ad3      	subs	r3, r2, r3
 80176a8:	3b01      	subs	r3, #1
 80176aa:	2b00      	cmp	r3, #0
 80176ac:	db71      	blt.n	8017792 <tcp_process+0x436>
 80176ae:	4b84      	ldr	r3, [pc, #528]	; (80178c0 <tcp_process+0x564>)
 80176b0:	681a      	ldr	r2, [r3, #0]
 80176b2:	687b      	ldr	r3, [r7, #4]
 80176b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80176b6:	1ad3      	subs	r3, r2, r3
 80176b8:	2b00      	cmp	r3, #0
 80176ba:	dc6a      	bgt.n	8017792 <tcp_process+0x436>
        pcb->state = ESTABLISHED;
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	2204      	movs	r2, #4
 80176c0:	751a      	strb	r2, [r3, #20]
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
#if LWIP_CALLBACK_API
        LWIP_ASSERT("pcb->listener->accept != NULL",
 80176c2:	687b      	ldr	r3, [r7, #4]
 80176c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80176c6:	2b00      	cmp	r3, #0
 80176c8:	d00b      	beq.n	80176e2 <tcp_process+0x386>
 80176ca:	687b      	ldr	r3, [r7, #4]
 80176cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80176ce:	699b      	ldr	r3, [r3, #24]
 80176d0:	2b00      	cmp	r3, #0
 80176d2:	d106      	bne.n	80176e2 <tcp_process+0x386>
 80176d4:	4b80      	ldr	r3, [pc, #512]	; (80178d8 <tcp_process+0x57c>)
 80176d6:	f240 3251 	movw	r2, #849	; 0x351
 80176da:	4980      	ldr	r1, [pc, #512]	; (80178dc <tcp_process+0x580>)
 80176dc:	4880      	ldr	r0, [pc, #512]	; (80178e0 <tcp_process+0x584>)
 80176de:	f008 fb3f 	bl	801fd60 <iprintf>
          (pcb->listener == NULL) || (pcb->listener->accept != NULL));
#endif
        if (pcb->listener == NULL) {
 80176e2:	687b      	ldr	r3, [r7, #4]
 80176e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80176e6:	2b00      	cmp	r3, #0
 80176e8:	d102      	bne.n	80176f0 <tcp_process+0x394>
          /* listen pcb might be closed by now */
          err = ERR_VAL;
 80176ea:	23fa      	movs	r3, #250	; 0xfa
 80176ec:	76bb      	strb	r3, [r7, #26]
 80176ee:	e011      	b.n	8017714 <tcp_process+0x3b8>
        } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
        {
          tcp_backlog_accepted(pcb);
          /* Call the accept function. */
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80176f0:	687b      	ldr	r3, [r7, #4]
 80176f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80176f4:	699b      	ldr	r3, [r3, #24]
 80176f6:	2b00      	cmp	r3, #0
 80176f8:	d00a      	beq.n	8017710 <tcp_process+0x3b4>
 80176fa:	687b      	ldr	r3, [r7, #4]
 80176fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80176fe:	699b      	ldr	r3, [r3, #24]
 8017700:	687a      	ldr	r2, [r7, #4]
 8017702:	6910      	ldr	r0, [r2, #16]
 8017704:	2200      	movs	r2, #0
 8017706:	6879      	ldr	r1, [r7, #4]
 8017708:	4798      	blx	r3
 801770a:	4603      	mov	r3, r0
 801770c:	76bb      	strb	r3, [r7, #26]
 801770e:	e001      	b.n	8017714 <tcp_process+0x3b8>
 8017710:	23f0      	movs	r3, #240	; 0xf0
 8017712:	76bb      	strb	r3, [r7, #26]
        }
        if (err != ERR_OK) {
 8017714:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017718:	2b00      	cmp	r3, #0
 801771a:	d00a      	beq.n	8017732 <tcp_process+0x3d6>
          /* If the accept function returns with an error, we abort
           * the connection. */
          /* Already aborted? */
          if (err != ERR_ABRT) {
 801771c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017720:	f113 0f0d 	cmn.w	r3, #13
 8017724:	d002      	beq.n	801772c <tcp_process+0x3d0>
            tcp_abort(pcb);
 8017726:	6878      	ldr	r0, [r7, #4]
 8017728:	f7fd ff54 	bl	80155d4 <tcp_abort>
          }
          return ERR_ABRT;
 801772c:	f06f 030c 	mvn.w	r3, #12
 8017730:	e1bd      	b.n	8017aae <tcp_process+0x752>
        }
        /* If there was any data contained within this ACK,
         * we'd better pass it on to the application as well. */
        tcp_receive(pcb);
 8017732:	6878      	ldr	r0, [r7, #4]
 8017734:	f000 fa42 	bl	8017bbc <tcp_receive>

        /* Prevent ACK for SYN to generate a sent event */
        if (recv_acked != 0) {
 8017738:	4b6a      	ldr	r3, [pc, #424]	; (80178e4 <tcp_process+0x588>)
 801773a:	881b      	ldrh	r3, [r3, #0]
 801773c:	2b00      	cmp	r3, #0
 801773e:	d005      	beq.n	801774c <tcp_process+0x3f0>
          recv_acked--;
 8017740:	4b68      	ldr	r3, [pc, #416]	; (80178e4 <tcp_process+0x588>)
 8017742:	881b      	ldrh	r3, [r3, #0]
 8017744:	3b01      	subs	r3, #1
 8017746:	b29a      	uxth	r2, r3
 8017748:	4b66      	ldr	r3, [pc, #408]	; (80178e4 <tcp_process+0x588>)
 801774a:	801a      	strh	r2, [r3, #0]
        }

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801774c:	687b      	ldr	r3, [r7, #4]
 801774e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017750:	005b      	lsls	r3, r3, #1
 8017752:	f241 121c 	movw	r2, #4380	; 0x111c
 8017756:	429a      	cmp	r2, r3
 8017758:	bf38      	it	cc
 801775a:	461a      	movcc	r2, r3
 801775c:	687b      	ldr	r3, [r7, #4]
 801775e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017760:	009b      	lsls	r3, r3, #2
 8017762:	4293      	cmp	r3, r2
 8017764:	bf28      	it	cs
 8017766:	4613      	movcs	r3, r2
 8017768:	b29a      	uxth	r2, r3
 801776a:	687b      	ldr	r3, [r7, #4]
 801776c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));

        if (recv_flags & TF_GOT_FIN) {
 8017770:	4b5d      	ldr	r3, [pc, #372]	; (80178e8 <tcp_process+0x58c>)
 8017772:	781b      	ldrb	r3, [r3, #0]
 8017774:	f003 0320 	and.w	r3, r3, #32
 8017778:	2b00      	cmp	r3, #0
 801777a:	d034      	beq.n	80177e6 <tcp_process+0x48a>
          tcp_ack_now(pcb);
 801777c:	687b      	ldr	r3, [r7, #4]
 801777e:	7e9b      	ldrb	r3, [r3, #26]
 8017780:	f043 0302 	orr.w	r3, r3, #2
 8017784:	b2da      	uxtb	r2, r3
 8017786:	687b      	ldr	r3, [r7, #4]
 8017788:	769a      	strb	r2, [r3, #26]
          pcb->state = CLOSE_WAIT;
 801778a:	687b      	ldr	r3, [r7, #4]
 801778c:	2207      	movs	r2, #7
 801778e:	751a      	strb	r2, [r3, #20]
        if (recv_flags & TF_GOT_FIN) {
 8017790:	e029      	b.n	80177e6 <tcp_process+0x48a>
        }
      } else {
        /* incorrect ACK number, send RST */
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8017792:	4b4b      	ldr	r3, [pc, #300]	; (80178c0 <tcp_process+0x564>)
 8017794:	6818      	ldr	r0, [r3, #0]
 8017796:	4b4b      	ldr	r3, [pc, #300]	; (80178c4 <tcp_process+0x568>)
 8017798:	881b      	ldrh	r3, [r3, #0]
 801779a:	461a      	mov	r2, r3
 801779c:	4b4a      	ldr	r3, [pc, #296]	; (80178c8 <tcp_process+0x56c>)
 801779e:	681b      	ldr	r3, [r3, #0]
 80177a0:	18d1      	adds	r1, r2, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80177a2:	4b4a      	ldr	r3, [pc, #296]	; (80178cc <tcp_process+0x570>)
 80177a4:	681b      	ldr	r3, [r3, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80177a6:	885b      	ldrh	r3, [r3, #2]
 80177a8:	b29b      	uxth	r3, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80177aa:	4a48      	ldr	r2, [pc, #288]	; (80178cc <tcp_process+0x570>)
 80177ac:	6812      	ldr	r2, [r2, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80177ae:	8812      	ldrh	r2, [r2, #0]
 80177b0:	b292      	uxth	r2, r2
 80177b2:	9201      	str	r2, [sp, #4]
 80177b4:	9300      	str	r3, [sp, #0]
 80177b6:	4b46      	ldr	r3, [pc, #280]	; (80178d0 <tcp_process+0x574>)
 80177b8:	4a46      	ldr	r2, [pc, #280]	; (80178d4 <tcp_process+0x578>)
 80177ba:	f002 fbff 	bl	8019fbc <tcp_rst>
      }
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
      /* Looks like another copy of the SYN - retransmit our SYN-ACK */
      tcp_rexmit(pcb);
    }
    break;
 80177be:	e16a      	b.n	8017a96 <tcp_process+0x73a>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80177c0:	4b3e      	ldr	r3, [pc, #248]	; (80178bc <tcp_process+0x560>)
 80177c2:	781b      	ldrb	r3, [r3, #0]
 80177c4:	f003 0302 	and.w	r3, r3, #2
 80177c8:	2b00      	cmp	r3, #0
 80177ca:	f000 8164 	beq.w	8017a96 <tcp_process+0x73a>
 80177ce:	687b      	ldr	r3, [r7, #4]
 80177d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80177d2:	1e5a      	subs	r2, r3, #1
 80177d4:	4b3c      	ldr	r3, [pc, #240]	; (80178c8 <tcp_process+0x56c>)
 80177d6:	681b      	ldr	r3, [r3, #0]
 80177d8:	429a      	cmp	r2, r3
 80177da:	f040 815c 	bne.w	8017a96 <tcp_process+0x73a>
      tcp_rexmit(pcb);
 80177de:	6878      	ldr	r0, [r7, #4]
 80177e0:	f002 fc98 	bl	801a114 <tcp_rexmit>
    break;
 80177e4:	e157      	b.n	8017a96 <tcp_process+0x73a>
 80177e6:	e156      	b.n	8017a96 <tcp_process+0x73a>
  case CLOSE_WAIT:
    /* FALLTHROUGH */
  case ESTABLISHED:
    tcp_receive(pcb);
 80177e8:	6878      	ldr	r0, [r7, #4]
 80177ea:	f000 f9e7 	bl	8017bbc <tcp_receive>
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 80177ee:	4b3e      	ldr	r3, [pc, #248]	; (80178e8 <tcp_process+0x58c>)
 80177f0:	781b      	ldrb	r3, [r3, #0]
 80177f2:	f003 0320 	and.w	r3, r3, #32
 80177f6:	2b00      	cmp	r3, #0
 80177f8:	f000 814f 	beq.w	8017a9a <tcp_process+0x73e>
      tcp_ack_now(pcb);
 80177fc:	687b      	ldr	r3, [r7, #4]
 80177fe:	7e9b      	ldrb	r3, [r3, #26]
 8017800:	f043 0302 	orr.w	r3, r3, #2
 8017804:	b2da      	uxtb	r2, r3
 8017806:	687b      	ldr	r3, [r7, #4]
 8017808:	769a      	strb	r2, [r3, #26]
      pcb->state = CLOSE_WAIT;
 801780a:	687b      	ldr	r3, [r7, #4]
 801780c:	2207      	movs	r2, #7
 801780e:	751a      	strb	r2, [r3, #20]
    }
    break;
 8017810:	e143      	b.n	8017a9a <tcp_process+0x73e>
  case FIN_WAIT_1:
    tcp_receive(pcb);
 8017812:	6878      	ldr	r0, [r7, #4]
 8017814:	f000 f9d2 	bl	8017bbc <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 8017818:	4b33      	ldr	r3, [pc, #204]	; (80178e8 <tcp_process+0x58c>)
 801781a:	781b      	ldrb	r3, [r3, #0]
 801781c:	f003 0320 	and.w	r3, r3, #32
 8017820:	2b00      	cmp	r3, #0
 8017822:	d074      	beq.n	801790e <tcp_process+0x5b2>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017824:	4b25      	ldr	r3, [pc, #148]	; (80178bc <tcp_process+0x560>)
 8017826:	781b      	ldrb	r3, [r3, #0]
 8017828:	f003 0310 	and.w	r3, r3, #16
 801782c:	2b00      	cmp	r3, #0
 801782e:	d063      	beq.n	80178f8 <tcp_process+0x59c>
 8017830:	687b      	ldr	r3, [r7, #4]
 8017832:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8017834:	4b22      	ldr	r3, [pc, #136]	; (80178c0 <tcp_process+0x564>)
 8017836:	681b      	ldr	r3, [r3, #0]
 8017838:	429a      	cmp	r2, r3
 801783a:	d15d      	bne.n	80178f8 <tcp_process+0x59c>
          pcb->unsent == NULL) {
 801783c:	687b      	ldr	r3, [r7, #4]
 801783e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017840:	2b00      	cmp	r3, #0
 8017842:	d159      	bne.n	80178f8 <tcp_process+0x59c>
        LWIP_DEBUGF(TCP_DEBUG,
          ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	7e9b      	ldrb	r3, [r3, #26]
 8017848:	f043 0302 	orr.w	r3, r3, #2
 801784c:	b2da      	uxtb	r2, r3
 801784e:	687b      	ldr	r3, [r7, #4]
 8017850:	769a      	strb	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8017852:	6878      	ldr	r0, [r7, #4]
 8017854:	f7fe fee6 	bl	8016624 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8017858:	4b24      	ldr	r3, [pc, #144]	; (80178ec <tcp_process+0x590>)
 801785a:	681b      	ldr	r3, [r3, #0]
 801785c:	687a      	ldr	r2, [r7, #4]
 801785e:	429a      	cmp	r2, r3
 8017860:	d105      	bne.n	801786e <tcp_process+0x512>
 8017862:	4b22      	ldr	r3, [pc, #136]	; (80178ec <tcp_process+0x590>)
 8017864:	681b      	ldr	r3, [r3, #0]
 8017866:	68db      	ldr	r3, [r3, #12]
 8017868:	4a20      	ldr	r2, [pc, #128]	; (80178ec <tcp_process+0x590>)
 801786a:	6013      	str	r3, [r2, #0]
 801786c:	e013      	b.n	8017896 <tcp_process+0x53a>
 801786e:	4b1f      	ldr	r3, [pc, #124]	; (80178ec <tcp_process+0x590>)
 8017870:	681b      	ldr	r3, [r3, #0]
 8017872:	617b      	str	r3, [r7, #20]
 8017874:	e00c      	b.n	8017890 <tcp_process+0x534>
 8017876:	697b      	ldr	r3, [r7, #20]
 8017878:	68db      	ldr	r3, [r3, #12]
 801787a:	687a      	ldr	r2, [r7, #4]
 801787c:	429a      	cmp	r2, r3
 801787e:	d104      	bne.n	801788a <tcp_process+0x52e>
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	68da      	ldr	r2, [r3, #12]
 8017884:	697b      	ldr	r3, [r7, #20]
 8017886:	60da      	str	r2, [r3, #12]
 8017888:	e005      	b.n	8017896 <tcp_process+0x53a>
 801788a:	697b      	ldr	r3, [r7, #20]
 801788c:	68db      	ldr	r3, [r3, #12]
 801788e:	617b      	str	r3, [r7, #20]
 8017890:	697b      	ldr	r3, [r7, #20]
 8017892:	2b00      	cmp	r3, #0
 8017894:	d1ef      	bne.n	8017876 <tcp_process+0x51a>
 8017896:	687b      	ldr	r3, [r7, #4]
 8017898:	2200      	movs	r2, #0
 801789a:	60da      	str	r2, [r3, #12]
 801789c:	4b14      	ldr	r3, [pc, #80]	; (80178f0 <tcp_process+0x594>)
 801789e:	2201      	movs	r2, #1
 80178a0:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80178a2:	687b      	ldr	r3, [r7, #4]
 80178a4:	220a      	movs	r2, #10
 80178a6:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80178a8:	4b12      	ldr	r3, [pc, #72]	; (80178f4 <tcp_process+0x598>)
 80178aa:	681a      	ldr	r2, [r3, #0]
 80178ac:	687b      	ldr	r3, [r7, #4]
 80178ae:	60da      	str	r2, [r3, #12]
 80178b0:	4a10      	ldr	r2, [pc, #64]	; (80178f4 <tcp_process+0x598>)
 80178b2:	687b      	ldr	r3, [r7, #4]
 80178b4:	6013      	str	r3, [r2, #0]
 80178b6:	f002 fdd3 	bl	801a460 <tcp_timer_needed>
      }
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
               pcb->unsent == NULL) {
      pcb->state = FIN_WAIT_2;
    }
    break;
 80178ba:	e0f0      	b.n	8017a9e <tcp_process+0x742>
 80178bc:	2000cb44 	.word	0x2000cb44
 80178c0:	2000cb3c 	.word	0x2000cb3c
 80178c4:	2000cb42 	.word	0x2000cb42
 80178c8:	2000cb38 	.word	0x2000cb38
 80178cc:	2000cb28 	.word	0x2000cb28
 80178d0:	20012adc 	.word	0x20012adc
 80178d4:	20012ae0 	.word	0x20012ae0
 80178d8:	08022ff0 	.word	0x08022ff0
 80178dc:	080231f4 	.word	0x080231f4
 80178e0:	08023034 	.word	0x08023034
 80178e4:	2000cb40 	.word	0x2000cb40
 80178e8:	2000cb45 	.word	0x2000cb45
 80178ec:	200161dc 	.word	0x200161dc
 80178f0:	200161d8 	.word	0x200161d8
 80178f4:	200161ec 	.word	0x200161ec
        tcp_ack_now(pcb);
 80178f8:	687b      	ldr	r3, [r7, #4]
 80178fa:	7e9b      	ldrb	r3, [r3, #26]
 80178fc:	f043 0302 	orr.w	r3, r3, #2
 8017900:	b2da      	uxtb	r2, r3
 8017902:	687b      	ldr	r3, [r7, #4]
 8017904:	769a      	strb	r2, [r3, #26]
        pcb->state = CLOSING;
 8017906:	687b      	ldr	r3, [r7, #4]
 8017908:	2208      	movs	r2, #8
 801790a:	751a      	strb	r2, [r3, #20]
    break;
 801790c:	e0c7      	b.n	8017a9e <tcp_process+0x742>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801790e:	4b6a      	ldr	r3, [pc, #424]	; (8017ab8 <tcp_process+0x75c>)
 8017910:	781b      	ldrb	r3, [r3, #0]
 8017912:	f003 0310 	and.w	r3, r3, #16
 8017916:	2b00      	cmp	r3, #0
 8017918:	f000 80c1 	beq.w	8017a9e <tcp_process+0x742>
 801791c:	687b      	ldr	r3, [r7, #4]
 801791e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8017920:	4b66      	ldr	r3, [pc, #408]	; (8017abc <tcp_process+0x760>)
 8017922:	681b      	ldr	r3, [r3, #0]
 8017924:	429a      	cmp	r2, r3
 8017926:	f040 80ba 	bne.w	8017a9e <tcp_process+0x742>
               pcb->unsent == NULL) {
 801792a:	687b      	ldr	r3, [r7, #4]
 801792c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801792e:	2b00      	cmp	r3, #0
 8017930:	f040 80b5 	bne.w	8017a9e <tcp_process+0x742>
      pcb->state = FIN_WAIT_2;
 8017934:	687b      	ldr	r3, [r7, #4]
 8017936:	2206      	movs	r2, #6
 8017938:	751a      	strb	r2, [r3, #20]
    break;
 801793a:	e0b0      	b.n	8017a9e <tcp_process+0x742>
  case FIN_WAIT_2:
    tcp_receive(pcb);
 801793c:	6878      	ldr	r0, [r7, #4]
 801793e:	f000 f93d 	bl	8017bbc <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 8017942:	4b5f      	ldr	r3, [pc, #380]	; (8017ac0 <tcp_process+0x764>)
 8017944:	781b      	ldrb	r3, [r3, #0]
 8017946:	f003 0320 	and.w	r3, r3, #32
 801794a:	2b00      	cmp	r3, #0
 801794c:	f000 80a9 	beq.w	8017aa2 <tcp_process+0x746>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_ack_now(pcb);
 8017950:	687b      	ldr	r3, [r7, #4]
 8017952:	7e9b      	ldrb	r3, [r3, #26]
 8017954:	f043 0302 	orr.w	r3, r3, #2
 8017958:	b2da      	uxtb	r2, r3
 801795a:	687b      	ldr	r3, [r7, #4]
 801795c:	769a      	strb	r2, [r3, #26]
      tcp_pcb_purge(pcb);
 801795e:	6878      	ldr	r0, [r7, #4]
 8017960:	f7fe fe60 	bl	8016624 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8017964:	4b57      	ldr	r3, [pc, #348]	; (8017ac4 <tcp_process+0x768>)
 8017966:	681b      	ldr	r3, [r3, #0]
 8017968:	687a      	ldr	r2, [r7, #4]
 801796a:	429a      	cmp	r2, r3
 801796c:	d105      	bne.n	801797a <tcp_process+0x61e>
 801796e:	4b55      	ldr	r3, [pc, #340]	; (8017ac4 <tcp_process+0x768>)
 8017970:	681b      	ldr	r3, [r3, #0]
 8017972:	68db      	ldr	r3, [r3, #12]
 8017974:	4a53      	ldr	r2, [pc, #332]	; (8017ac4 <tcp_process+0x768>)
 8017976:	6013      	str	r3, [r2, #0]
 8017978:	e013      	b.n	80179a2 <tcp_process+0x646>
 801797a:	4b52      	ldr	r3, [pc, #328]	; (8017ac4 <tcp_process+0x768>)
 801797c:	681b      	ldr	r3, [r3, #0]
 801797e:	613b      	str	r3, [r7, #16]
 8017980:	e00c      	b.n	801799c <tcp_process+0x640>
 8017982:	693b      	ldr	r3, [r7, #16]
 8017984:	68db      	ldr	r3, [r3, #12]
 8017986:	687a      	ldr	r2, [r7, #4]
 8017988:	429a      	cmp	r2, r3
 801798a:	d104      	bne.n	8017996 <tcp_process+0x63a>
 801798c:	687b      	ldr	r3, [r7, #4]
 801798e:	68da      	ldr	r2, [r3, #12]
 8017990:	693b      	ldr	r3, [r7, #16]
 8017992:	60da      	str	r2, [r3, #12]
 8017994:	e005      	b.n	80179a2 <tcp_process+0x646>
 8017996:	693b      	ldr	r3, [r7, #16]
 8017998:	68db      	ldr	r3, [r3, #12]
 801799a:	613b      	str	r3, [r7, #16]
 801799c:	693b      	ldr	r3, [r7, #16]
 801799e:	2b00      	cmp	r3, #0
 80179a0:	d1ef      	bne.n	8017982 <tcp_process+0x626>
 80179a2:	687b      	ldr	r3, [r7, #4]
 80179a4:	2200      	movs	r2, #0
 80179a6:	60da      	str	r2, [r3, #12]
 80179a8:	4b47      	ldr	r3, [pc, #284]	; (8017ac8 <tcp_process+0x76c>)
 80179aa:	2201      	movs	r2, #1
 80179ac:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 80179ae:	687b      	ldr	r3, [r7, #4]
 80179b0:	220a      	movs	r2, #10
 80179b2:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 80179b4:	4b45      	ldr	r3, [pc, #276]	; (8017acc <tcp_process+0x770>)
 80179b6:	681a      	ldr	r2, [r3, #0]
 80179b8:	687b      	ldr	r3, [r7, #4]
 80179ba:	60da      	str	r2, [r3, #12]
 80179bc:	4a43      	ldr	r2, [pc, #268]	; (8017acc <tcp_process+0x770>)
 80179be:	687b      	ldr	r3, [r7, #4]
 80179c0:	6013      	str	r3, [r2, #0]
 80179c2:	f002 fd4d 	bl	801a460 <tcp_timer_needed>
    }
    break;
 80179c6:	e06c      	b.n	8017aa2 <tcp_process+0x746>
  case CLOSING:
    tcp_receive(pcb);
 80179c8:	6878      	ldr	r0, [r7, #4]
 80179ca:	f000 f8f7 	bl	8017bbc <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80179ce:	4b3a      	ldr	r3, [pc, #232]	; (8017ab8 <tcp_process+0x75c>)
 80179d0:	781b      	ldrb	r3, [r3, #0]
 80179d2:	f003 0310 	and.w	r3, r3, #16
 80179d6:	2b00      	cmp	r3, #0
 80179d8:	d065      	beq.n	8017aa6 <tcp_process+0x74a>
 80179da:	687b      	ldr	r3, [r7, #4]
 80179dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80179de:	4b37      	ldr	r3, [pc, #220]	; (8017abc <tcp_process+0x760>)
 80179e0:	681b      	ldr	r3, [r3, #0]
 80179e2:	429a      	cmp	r2, r3
 80179e4:	d15f      	bne.n	8017aa6 <tcp_process+0x74a>
 80179e6:	687b      	ldr	r3, [r7, #4]
 80179e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80179ea:	2b00      	cmp	r3, #0
 80179ec:	d15b      	bne.n	8017aa6 <tcp_process+0x74a>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_pcb_purge(pcb);
 80179ee:	6878      	ldr	r0, [r7, #4]
 80179f0:	f7fe fe18 	bl	8016624 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80179f4:	4b33      	ldr	r3, [pc, #204]	; (8017ac4 <tcp_process+0x768>)
 80179f6:	681b      	ldr	r3, [r3, #0]
 80179f8:	687a      	ldr	r2, [r7, #4]
 80179fa:	429a      	cmp	r2, r3
 80179fc:	d105      	bne.n	8017a0a <tcp_process+0x6ae>
 80179fe:	4b31      	ldr	r3, [pc, #196]	; (8017ac4 <tcp_process+0x768>)
 8017a00:	681b      	ldr	r3, [r3, #0]
 8017a02:	68db      	ldr	r3, [r3, #12]
 8017a04:	4a2f      	ldr	r2, [pc, #188]	; (8017ac4 <tcp_process+0x768>)
 8017a06:	6013      	str	r3, [r2, #0]
 8017a08:	e013      	b.n	8017a32 <tcp_process+0x6d6>
 8017a0a:	4b2e      	ldr	r3, [pc, #184]	; (8017ac4 <tcp_process+0x768>)
 8017a0c:	681b      	ldr	r3, [r3, #0]
 8017a0e:	60fb      	str	r3, [r7, #12]
 8017a10:	e00c      	b.n	8017a2c <tcp_process+0x6d0>
 8017a12:	68fb      	ldr	r3, [r7, #12]
 8017a14:	68db      	ldr	r3, [r3, #12]
 8017a16:	687a      	ldr	r2, [r7, #4]
 8017a18:	429a      	cmp	r2, r3
 8017a1a:	d104      	bne.n	8017a26 <tcp_process+0x6ca>
 8017a1c:	687b      	ldr	r3, [r7, #4]
 8017a1e:	68da      	ldr	r2, [r3, #12]
 8017a20:	68fb      	ldr	r3, [r7, #12]
 8017a22:	60da      	str	r2, [r3, #12]
 8017a24:	e005      	b.n	8017a32 <tcp_process+0x6d6>
 8017a26:	68fb      	ldr	r3, [r7, #12]
 8017a28:	68db      	ldr	r3, [r3, #12]
 8017a2a:	60fb      	str	r3, [r7, #12]
 8017a2c:	68fb      	ldr	r3, [r7, #12]
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	d1ef      	bne.n	8017a12 <tcp_process+0x6b6>
 8017a32:	687b      	ldr	r3, [r7, #4]
 8017a34:	2200      	movs	r2, #0
 8017a36:	60da      	str	r2, [r3, #12]
 8017a38:	4b23      	ldr	r3, [pc, #140]	; (8017ac8 <tcp_process+0x76c>)
 8017a3a:	2201      	movs	r2, #1
 8017a3c:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 8017a3e:	687b      	ldr	r3, [r7, #4]
 8017a40:	220a      	movs	r2, #10
 8017a42:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 8017a44:	4b21      	ldr	r3, [pc, #132]	; (8017acc <tcp_process+0x770>)
 8017a46:	681a      	ldr	r2, [r3, #0]
 8017a48:	687b      	ldr	r3, [r7, #4]
 8017a4a:	60da      	str	r2, [r3, #12]
 8017a4c:	4a1f      	ldr	r2, [pc, #124]	; (8017acc <tcp_process+0x770>)
 8017a4e:	687b      	ldr	r3, [r7, #4]
 8017a50:	6013      	str	r3, [r2, #0]
 8017a52:	f002 fd05 	bl	801a460 <tcp_timer_needed>
    }
    break;
 8017a56:	e026      	b.n	8017aa6 <tcp_process+0x74a>
  case LAST_ACK:
    tcp_receive(pcb);
 8017a58:	6878      	ldr	r0, [r7, #4]
 8017a5a:	f000 f8af 	bl	8017bbc <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8017a5e:	4b16      	ldr	r3, [pc, #88]	; (8017ab8 <tcp_process+0x75c>)
 8017a60:	781b      	ldrb	r3, [r3, #0]
 8017a62:	f003 0310 	and.w	r3, r3, #16
 8017a66:	2b00      	cmp	r3, #0
 8017a68:	d01f      	beq.n	8017aaa <tcp_process+0x74e>
 8017a6a:	687b      	ldr	r3, [r7, #4]
 8017a6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8017a6e:	4b13      	ldr	r3, [pc, #76]	; (8017abc <tcp_process+0x760>)
 8017a70:	681b      	ldr	r3, [r3, #0]
 8017a72:	429a      	cmp	r2, r3
 8017a74:	d119      	bne.n	8017aaa <tcp_process+0x74e>
 8017a76:	687b      	ldr	r3, [r7, #4]
 8017a78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8017a7a:	2b00      	cmp	r3, #0
 8017a7c:	d115      	bne.n	8017aaa <tcp_process+0x74e>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
      recv_flags |= TF_CLOSED;
 8017a7e:	4b10      	ldr	r3, [pc, #64]	; (8017ac0 <tcp_process+0x764>)
 8017a80:	781b      	ldrb	r3, [r3, #0]
 8017a82:	f043 0310 	orr.w	r3, r3, #16
 8017a86:	b2da      	uxtb	r2, r3
 8017a88:	4b0d      	ldr	r3, [pc, #52]	; (8017ac0 <tcp_process+0x764>)
 8017a8a:	701a      	strb	r2, [r3, #0]
    }
    break;
 8017a8c:	e00d      	b.n	8017aaa <tcp_process+0x74e>
  default:
    break;
 8017a8e:	bf00      	nop
 8017a90:	e00c      	b.n	8017aac <tcp_process+0x750>
    break;
 8017a92:	bf00      	nop
 8017a94:	e00a      	b.n	8017aac <tcp_process+0x750>
    break;
 8017a96:	bf00      	nop
 8017a98:	e008      	b.n	8017aac <tcp_process+0x750>
    break;
 8017a9a:	bf00      	nop
 8017a9c:	e006      	b.n	8017aac <tcp_process+0x750>
    break;
 8017a9e:	bf00      	nop
 8017aa0:	e004      	b.n	8017aac <tcp_process+0x750>
    break;
 8017aa2:	bf00      	nop
 8017aa4:	e002      	b.n	8017aac <tcp_process+0x750>
    break;
 8017aa6:	bf00      	nop
 8017aa8:	e000      	b.n	8017aac <tcp_process+0x750>
    break;
 8017aaa:	bf00      	nop
  }
  return ERR_OK;
 8017aac:	2300      	movs	r3, #0
}
 8017aae:	4618      	mov	r0, r3
 8017ab0:	3720      	adds	r7, #32
 8017ab2:	46bd      	mov	sp, r7
 8017ab4:	bd80      	pop	{r7, pc}
 8017ab6:	bf00      	nop
 8017ab8:	2000cb44 	.word	0x2000cb44
 8017abc:	2000cb3c 	.word	0x2000cb3c
 8017ac0:	2000cb45 	.word	0x2000cb45
 8017ac4:	200161dc 	.word	0x200161dc
 8017ac8:	200161d8 	.word	0x200161d8
 8017acc:	200161ec 	.word	0x200161ec

08017ad0 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8017ad0:	b590      	push	{r4, r7, lr}
 8017ad2:	b085      	sub	sp, #20
 8017ad4:	af00      	add	r7, sp, #0
 8017ad6:	6078      	str	r0, [r7, #4]
 8017ad8:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8017ada:	687b      	ldr	r3, [r7, #4]
 8017adc:	68db      	ldr	r3, [r3, #12]
 8017ade:	899b      	ldrh	r3, [r3, #12]
 8017ae0:	b29b      	uxth	r3, r3
 8017ae2:	4618      	mov	r0, r3
 8017ae4:	f7fb fe96 	bl	8013814 <lwip_htons>
 8017ae8:	4603      	mov	r3, r0
 8017aea:	f003 0301 	and.w	r3, r3, #1
 8017aee:	2b00      	cmp	r3, #0
 8017af0:	d027      	beq.n	8017b42 <tcp_oos_insert_segment+0x72>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8017af2:	6838      	ldr	r0, [r7, #0]
 8017af4:	f7fe fb2d 	bl	8016152 <tcp_segs_free>
    next = NULL;
 8017af8:	2300      	movs	r3, #0
 8017afa:	603b      	str	r3, [r7, #0]
 8017afc:	e055      	b.n	8017baa <tcp_oos_insert_segment+0xda>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                      (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017afe:	683b      	ldr	r3, [r7, #0]
 8017b00:	68db      	ldr	r3, [r3, #12]
 8017b02:	899b      	ldrh	r3, [r3, #12]
 8017b04:	b29b      	uxth	r3, r3
 8017b06:	4618      	mov	r0, r3
 8017b08:	f7fb fe84 	bl	8013814 <lwip_htons>
 8017b0c:	4603      	mov	r3, r0
 8017b0e:	f003 0301 	and.w	r3, r3, #1
 8017b12:	2b00      	cmp	r3, #0
 8017b14:	d00d      	beq.n	8017b32 <tcp_oos_insert_segment+0x62>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8017b16:	687b      	ldr	r3, [r7, #4]
 8017b18:	68db      	ldr	r3, [r3, #12]
 8017b1a:	899b      	ldrh	r3, [r3, #12]
 8017b1c:	b29c      	uxth	r4, r3
 8017b1e:	2001      	movs	r0, #1
 8017b20:	f7fb fe78 	bl	8013814 <lwip_htons>
 8017b24:	4603      	mov	r3, r0
 8017b26:	461a      	mov	r2, r3
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	68db      	ldr	r3, [r3, #12]
 8017b2c:	4322      	orrs	r2, r4
 8017b2e:	b292      	uxth	r2, r2
 8017b30:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8017b32:	683b      	ldr	r3, [r7, #0]
 8017b34:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8017b36:	683b      	ldr	r3, [r7, #0]
 8017b38:	681b      	ldr	r3, [r3, #0]
 8017b3a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8017b3c:	68f8      	ldr	r0, [r7, #12]
 8017b3e:	f7fe fb1c 	bl	801617a <tcp_seg_free>
    while (next &&
 8017b42:	683b      	ldr	r3, [r7, #0]
 8017b44:	2b00      	cmp	r3, #0
 8017b46:	d00e      	beq.n	8017b66 <tcp_oos_insert_segment+0x96>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8017b48:	687b      	ldr	r3, [r7, #4]
 8017b4a:	891b      	ldrh	r3, [r3, #8]
 8017b4c:	461a      	mov	r2, r3
 8017b4e:	4b1a      	ldr	r3, [pc, #104]	; (8017bb8 <tcp_oos_insert_segment+0xe8>)
 8017b50:	681b      	ldr	r3, [r3, #0]
 8017b52:	441a      	add	r2, r3
 8017b54:	683b      	ldr	r3, [r7, #0]
 8017b56:	68db      	ldr	r3, [r3, #12]
 8017b58:	685b      	ldr	r3, [r3, #4]
 8017b5a:	6839      	ldr	r1, [r7, #0]
 8017b5c:	8909      	ldrh	r1, [r1, #8]
 8017b5e:	440b      	add	r3, r1
 8017b60:	1ad3      	subs	r3, r2, r3
    while (next &&
 8017b62:	2b00      	cmp	r3, #0
 8017b64:	dacb      	bge.n	8017afe <tcp_oos_insert_segment+0x2e>
    }
    if (next &&
 8017b66:	683b      	ldr	r3, [r7, #0]
 8017b68:	2b00      	cmp	r3, #0
 8017b6a:	d01e      	beq.n	8017baa <tcp_oos_insert_segment+0xda>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8017b6c:	687b      	ldr	r3, [r7, #4]
 8017b6e:	891b      	ldrh	r3, [r3, #8]
 8017b70:	461a      	mov	r2, r3
 8017b72:	4b11      	ldr	r3, [pc, #68]	; (8017bb8 <tcp_oos_insert_segment+0xe8>)
 8017b74:	681b      	ldr	r3, [r3, #0]
 8017b76:	441a      	add	r2, r3
 8017b78:	683b      	ldr	r3, [r7, #0]
 8017b7a:	68db      	ldr	r3, [r3, #12]
 8017b7c:	685b      	ldr	r3, [r3, #4]
 8017b7e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8017b80:	2b00      	cmp	r3, #0
 8017b82:	dd12      	ble.n	8017baa <tcp_oos_insert_segment+0xda>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8017b84:	683b      	ldr	r3, [r7, #0]
 8017b86:	68db      	ldr	r3, [r3, #12]
 8017b88:	685b      	ldr	r3, [r3, #4]
 8017b8a:	b29a      	uxth	r2, r3
 8017b8c:	4b0a      	ldr	r3, [pc, #40]	; (8017bb8 <tcp_oos_insert_segment+0xe8>)
 8017b8e:	681b      	ldr	r3, [r3, #0]
 8017b90:	b29b      	uxth	r3, r3
 8017b92:	1ad3      	subs	r3, r2, r3
 8017b94:	b29a      	uxth	r2, r3
 8017b96:	687b      	ldr	r3, [r7, #4]
 8017b98:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8017b9a:	687b      	ldr	r3, [r7, #4]
 8017b9c:	685a      	ldr	r2, [r3, #4]
 8017b9e:	687b      	ldr	r3, [r7, #4]
 8017ba0:	891b      	ldrh	r3, [r3, #8]
 8017ba2:	4619      	mov	r1, r3
 8017ba4:	4610      	mov	r0, r2
 8017ba6:	f7fc fe5b 	bl	8014860 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	683a      	ldr	r2, [r7, #0]
 8017bae:	601a      	str	r2, [r3, #0]
}
 8017bb0:	bf00      	nop
 8017bb2:	3714      	adds	r7, #20
 8017bb4:	46bd      	mov	sp, r7
 8017bb6:	bd90      	pop	{r4, r7, pc}
 8017bb8:	2000cb38 	.word	0x2000cb38

08017bbc <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8017bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017bbe:	b08d      	sub	sp, #52	; 0x34
 8017bc0:	af00      	add	r7, sp, #0
 8017bc2:	6078      	str	r0, [r7, #4]
#endif /* TCP_QUEUE_OOSEQ */
  s32_t off;
  s16_t m;
  u32_t right_wnd_edge;
  u16_t new_tot_len;
  int found_dupack = 0;
 8017bc4:	2300      	movs	r3, #0
 8017bc6:	61fb      	str	r3, [r7, #28]
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8017bc8:	687b      	ldr	r3, [r7, #4]
 8017bca:	7d1b      	ldrb	r3, [r3, #20]
 8017bcc:	2b03      	cmp	r3, #3
 8017bce:	d806      	bhi.n	8017bde <tcp_receive+0x22>
 8017bd0:	4ba6      	ldr	r3, [pc, #664]	; (8017e6c <tcp_receive+0x2b0>)
 8017bd2:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8017bd6:	49a6      	ldr	r1, [pc, #664]	; (8017e70 <tcp_receive+0x2b4>)
 8017bd8:	48a6      	ldr	r0, [pc, #664]	; (8017e74 <tcp_receive+0x2b8>)
 8017bda:	f008 f8c1 	bl	801fd60 <iprintf>

  if (flags & TCP_ACK) {
 8017bde:	4ba6      	ldr	r3, [pc, #664]	; (8017e78 <tcp_receive+0x2bc>)
 8017be0:	781b      	ldrb	r3, [r3, #0]
 8017be2:	f003 0310 	and.w	r3, r3, #16
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	f000 82bf 	beq.w	801816a <tcp_receive+0x5ae>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8017bec:	687b      	ldr	r3, [r7, #4]
 8017bee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8017bf2:	461a      	mov	r2, r3
 8017bf4:	687b      	ldr	r3, [r7, #4]
 8017bf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8017bf8:	4413      	add	r3, r2
 8017bfa:	617b      	str	r3, [r7, #20]

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017bfc:	687b      	ldr	r3, [r7, #4]
 8017bfe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017c00:	4b9e      	ldr	r3, [pc, #632]	; (8017e7c <tcp_receive+0x2c0>)
 8017c02:	681b      	ldr	r3, [r3, #0]
 8017c04:	1ad3      	subs	r3, r2, r3
 8017c06:	2b00      	cmp	r3, #0
 8017c08:	db1b      	blt.n	8017c42 <tcp_receive+0x86>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017c0a:	687b      	ldr	r3, [r7, #4]
 8017c0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017c0e:	4b9b      	ldr	r3, [pc, #620]	; (8017e7c <tcp_receive+0x2c0>)
 8017c10:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017c12:	429a      	cmp	r2, r3
 8017c14:	d106      	bne.n	8017c24 <tcp_receive+0x68>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017c16:	687b      	ldr	r3, [r7, #4]
 8017c18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8017c1a:	4b99      	ldr	r3, [pc, #612]	; (8017e80 <tcp_receive+0x2c4>)
 8017c1c:	681b      	ldr	r3, [r3, #0]
 8017c1e:	1ad3      	subs	r3, r2, r3
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	db0e      	blt.n	8017c42 <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017c24:	687b      	ldr	r3, [r7, #4]
 8017c26:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8017c28:	4b95      	ldr	r3, [pc, #596]	; (8017e80 <tcp_receive+0x2c4>)
 8017c2a:	681b      	ldr	r3, [r3, #0]
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017c2c:	429a      	cmp	r2, r3
 8017c2e:	d141      	bne.n	8017cb4 <tcp_receive+0xf8>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017c30:	4b94      	ldr	r3, [pc, #592]	; (8017e84 <tcp_receive+0x2c8>)
 8017c32:	681b      	ldr	r3, [r3, #0]
 8017c34:	89db      	ldrh	r3, [r3, #14]
 8017c36:	b29a      	uxth	r2, r3
 8017c38:	687b      	ldr	r3, [r7, #4]
 8017c3a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8017c3e:	429a      	cmp	r2, r3
 8017c40:	d938      	bls.n	8017cb4 <tcp_receive+0xf8>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8017c42:	4b90      	ldr	r3, [pc, #576]	; (8017e84 <tcp_receive+0x2c8>)
 8017c44:	681b      	ldr	r3, [r3, #0]
 8017c46:	89db      	ldrh	r3, [r3, #14]
 8017c48:	b29a      	uxth	r2, r3
 8017c4a:	687b      	ldr	r3, [r7, #4]
 8017c4c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8017c50:	687b      	ldr	r3, [r7, #4]
 8017c52:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8017c56:	687b      	ldr	r3, [r7, #4]
 8017c58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8017c5c:	429a      	cmp	r2, r3
 8017c5e:	d205      	bcs.n	8017c6c <tcp_receive+0xb0>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8017c60:	687b      	ldr	r3, [r7, #4]
 8017c62:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8017c66:	687b      	ldr	r3, [r7, #4]
 8017c68:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      }
      pcb->snd_wl1 = seqno;
 8017c6c:	4b83      	ldr	r3, [pc, #524]	; (8017e7c <tcp_receive+0x2c0>)
 8017c6e:	681a      	ldr	r2, [r3, #0]
 8017c70:	687b      	ldr	r3, [r7, #4]
 8017c72:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->snd_wl2 = ackno;
 8017c74:	4b82      	ldr	r3, [pc, #520]	; (8017e80 <tcp_receive+0x2c4>)
 8017c76:	681a      	ldr	r2, [r3, #0]
 8017c78:	687b      	ldr	r3, [r7, #4]
 8017c7a:	655a      	str	r2, [r3, #84]	; 0x54
      if (pcb->snd_wnd == 0) {
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8017c82:	2b00      	cmp	r3, #0
 8017c84:	d10d      	bne.n	8017ca2 <tcp_receive+0xe6>
        if (pcb->persist_backoff == 0) {
 8017c86:	687b      	ldr	r3, [r7, #4]
 8017c88:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8017c8c:	2b00      	cmp	r3, #0
 8017c8e:	d111      	bne.n	8017cb4 <tcp_receive+0xf8>
          /* start persist timer */
          pcb->persist_cnt = 0;
 8017c90:	687b      	ldr	r3, [r7, #4]
 8017c92:	2200      	movs	r2, #0
 8017c94:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
          pcb->persist_backoff = 1;
 8017c98:	687b      	ldr	r3, [r7, #4]
 8017c9a:	2201      	movs	r2, #1
 8017c9c:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8017ca0:	e008      	b.n	8017cb4 <tcp_receive+0xf8>
        }
      } else if (pcb->persist_backoff > 0) {
 8017ca2:	687b      	ldr	r3, [r7, #4]
 8017ca4:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8017ca8:	2b00      	cmp	r3, #0
 8017caa:	d003      	beq.n	8017cb4 <tcp_receive+0xf8>
        /* stop persist timer */
          pcb->persist_backoff = 0;
 8017cac:	687b      	ldr	r3, [r7, #4]
 8017cae:	2200      	movs	r2, #0
 8017cb0:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8017cb4:	4b72      	ldr	r3, [pc, #456]	; (8017e80 <tcp_receive+0x2c4>)
 8017cb6:	681a      	ldr	r2, [r3, #0]
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017cbc:	1ad3      	subs	r3, r2, r3
 8017cbe:	2b00      	cmp	r3, #0
 8017cc0:	dc53      	bgt.n	8017d6a <tcp_receive+0x1ae>
      /* Clause 2 */
      if (tcplen == 0) {
 8017cc2:	4b71      	ldr	r3, [pc, #452]	; (8017e88 <tcp_receive+0x2cc>)
 8017cc4:	881b      	ldrh	r3, [r3, #0]
 8017cc6:	2b00      	cmp	r3, #0
 8017cc8:	d146      	bne.n	8017d58 <tcp_receive+0x19c>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8017cce:	687a      	ldr	r2, [r7, #4]
 8017cd0:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 8017cd4:	4413      	add	r3, r2
 8017cd6:	697a      	ldr	r2, [r7, #20]
 8017cd8:	429a      	cmp	r2, r3
 8017cda:	d13d      	bne.n	8017d58 <tcp_receive+0x19c>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8017cdc:	687b      	ldr	r3, [r7, #4]
 8017cde:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8017ce2:	2b00      	cmp	r3, #0
 8017ce4:	db38      	blt.n	8017d58 <tcp_receive+0x19c>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8017ce6:	687b      	ldr	r3, [r7, #4]
 8017ce8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8017cea:	4b65      	ldr	r3, [pc, #404]	; (8017e80 <tcp_receive+0x2c4>)
 8017cec:	681b      	ldr	r3, [r3, #0]
 8017cee:	429a      	cmp	r2, r3
 8017cf0:	d132      	bne.n	8017d58 <tcp_receive+0x19c>
              found_dupack = 1;
 8017cf2:	2301      	movs	r3, #1
 8017cf4:	61fb      	str	r3, [r7, #28]
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8017cf6:	687b      	ldr	r3, [r7, #4]
 8017cf8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8017cfc:	2bff      	cmp	r3, #255	; 0xff
 8017cfe:	d007      	beq.n	8017d10 <tcp_receive+0x154>
                ++pcb->dupacks;
 8017d00:	687b      	ldr	r3, [r7, #4]
 8017d02:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8017d06:	3301      	adds	r3, #1
 8017d08:	b2da      	uxtb	r2, r3
 8017d0a:	687b      	ldr	r3, [r7, #4]
 8017d0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8017d10:	687b      	ldr	r3, [r7, #4]
 8017d12:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8017d16:	2b03      	cmp	r3, #3
 8017d18:	d916      	bls.n	8017d48 <tcp_receive+0x18c>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 8017d1a:	687b      	ldr	r3, [r7, #4]
 8017d1c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017d20:	687b      	ldr	r3, [r7, #4]
 8017d22:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017d24:	4413      	add	r3, r2
 8017d26:	b29a      	uxth	r2, r3
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017d2e:	429a      	cmp	r2, r3
 8017d30:	d912      	bls.n	8017d58 <tcp_receive+0x19c>
                  pcb->cwnd += pcb->mss;
 8017d32:	687b      	ldr	r3, [r7, #4]
 8017d34:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017d38:	687b      	ldr	r3, [r7, #4]
 8017d3a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017d3c:	4413      	add	r3, r2
 8017d3e:	b29a      	uxth	r2, r3
 8017d40:	687b      	ldr	r3, [r7, #4]
 8017d42:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8017d46:	e007      	b.n	8017d58 <tcp_receive+0x19c>
                }
              } else if (pcb->dupacks == 3) {
 8017d48:	687b      	ldr	r3, [r7, #4]
 8017d4a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8017d4e:	2b03      	cmp	r3, #3
 8017d50:	d102      	bne.n	8017d58 <tcp_receive+0x19c>
                /* Do fast retransmit */
                tcp_rexmit_fast(pcb);
 8017d52:	6878      	ldr	r0, [r7, #4]
 8017d54:	f002 fa2e 	bl	801a1b4 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8017d58:	69fb      	ldr	r3, [r7, #28]
 8017d5a:	2b00      	cmp	r3, #0
 8017d5c:	f040 8169 	bne.w	8018032 <tcp_receive+0x476>
        pcb->dupacks = 0;
 8017d60:	687b      	ldr	r3, [r7, #4]
 8017d62:	2200      	movs	r2, #0
 8017d64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8017d68:	e163      	b.n	8018032 <tcp_receive+0x476>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 8017d6a:	4b45      	ldr	r3, [pc, #276]	; (8017e80 <tcp_receive+0x2c4>)
 8017d6c:	681a      	ldr	r2, [r3, #0]
 8017d6e:	687b      	ldr	r3, [r7, #4]
 8017d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017d72:	1ad3      	subs	r3, r2, r3
 8017d74:	3b01      	subs	r3, #1
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	f2c0 8107 	blt.w	8017f8a <tcp_receive+0x3ce>
 8017d7c:	4b40      	ldr	r3, [pc, #256]	; (8017e80 <tcp_receive+0x2c4>)
 8017d7e:	681a      	ldr	r2, [r3, #0]
 8017d80:	687b      	ldr	r3, [r7, #4]
 8017d82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017d84:	1ad3      	subs	r3, r2, r3
 8017d86:	2b00      	cmp	r3, #0
 8017d88:	f300 80ff 	bgt.w	8017f8a <tcp_receive+0x3ce>
      /* We come here when the ACK acknowledges new data. */

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8017d8c:	687b      	ldr	r3, [r7, #4]
 8017d8e:	7e9b      	ldrb	r3, [r3, #26]
 8017d90:	f003 0304 	and.w	r3, r3, #4
 8017d94:	2b00      	cmp	r3, #0
 8017d96:	d00c      	beq.n	8017db2 <tcp_receive+0x1f6>
        pcb->flags &= ~TF_INFR;
 8017d98:	687b      	ldr	r3, [r7, #4]
 8017d9a:	7e9b      	ldrb	r3, [r3, #26]
 8017d9c:	f023 0304 	bic.w	r3, r3, #4
 8017da0:	b2da      	uxtb	r2, r3
 8017da2:	687b      	ldr	r3, [r7, #4]
 8017da4:	769a      	strb	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8017da6:	687b      	ldr	r3, [r7, #4]
 8017da8:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8017dac:	687b      	ldr	r3, [r7, #4]
 8017dae:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8017db2:	687b      	ldr	r3, [r7, #4]
 8017db4:	2200      	movs	r2, #0
 8017db6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 8017dba:	687b      	ldr	r3, [r7, #4]
 8017dbc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8017dc0:	10db      	asrs	r3, r3, #3
 8017dc2:	b21b      	sxth	r3, r3
 8017dc4:	b29a      	uxth	r2, r3
 8017dc6:	687b      	ldr	r3, [r7, #4]
 8017dc8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8017dcc:	b29b      	uxth	r3, r3
 8017dce:	4413      	add	r3, r2
 8017dd0:	b29b      	uxth	r3, r3
 8017dd2:	b21a      	sxth	r2, r3
 8017dd4:	687b      	ldr	r3, [r7, #4]
 8017dd6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8017dda:	687b      	ldr	r3, [r7, #4]
 8017ddc:	2200      	movs	r2, #0
 8017dde:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8017de2:	4b27      	ldr	r3, [pc, #156]	; (8017e80 <tcp_receive+0x2c4>)
 8017de4:	681a      	ldr	r2, [r3, #0]
 8017de6:	687b      	ldr	r3, [r7, #4]
 8017de8:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8017dea:	687b      	ldr	r3, [r7, #4]
 8017dec:	7d1b      	ldrb	r3, [r3, #20]
 8017dee:	2b03      	cmp	r3, #3
 8017df0:	f240 8094 	bls.w	8017f1c <tcp_receive+0x360>
        if (pcb->cwnd < pcb->ssthresh) {
 8017df4:	687b      	ldr	r3, [r7, #4]
 8017df6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017dfa:	687b      	ldr	r3, [r7, #4]
 8017dfc:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8017e00:	429a      	cmp	r2, r3
 8017e02:	d216      	bcs.n	8017e32 <tcp_receive+0x276>
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 8017e04:	687b      	ldr	r3, [r7, #4]
 8017e06:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017e0a:	687b      	ldr	r3, [r7, #4]
 8017e0c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017e0e:	4413      	add	r3, r2
 8017e10:	b29a      	uxth	r2, r3
 8017e12:	687b      	ldr	r3, [r7, #4]
 8017e14:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017e18:	429a      	cmp	r2, r3
 8017e1a:	d97f      	bls.n	8017f1c <tcp_receive+0x360>
            pcb->cwnd += pcb->mss;
 8017e1c:	687b      	ldr	r3, [r7, #4]
 8017e1e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017e22:	687b      	ldr	r3, [r7, #4]
 8017e24:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017e26:	4413      	add	r3, r2
 8017e28:	b29a      	uxth	r2, r3
 8017e2a:	687b      	ldr	r3, [r7, #4]
 8017e2c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8017e30:	e074      	b.n	8017f1c <tcp_receive+0x360>
          }
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 8017e32:	687b      	ldr	r3, [r7, #4]
 8017e34:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017e38:	687b      	ldr	r3, [r7, #4]
 8017e3a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017e3c:	4619      	mov	r1, r3
 8017e3e:	687b      	ldr	r3, [r7, #4]
 8017e40:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017e42:	fb03 f301 	mul.w	r3, r3, r1
 8017e46:	6879      	ldr	r1, [r7, #4]
 8017e48:	f8b1 1048 	ldrh.w	r1, [r1, #72]	; 0x48
 8017e4c:	fb93 f3f1 	sdiv	r3, r3, r1
 8017e50:	b29b      	uxth	r3, r3
 8017e52:	4413      	add	r3, r2
 8017e54:	827b      	strh	r3, [r7, #18]
          if (new_cwnd > pcb->cwnd) {
 8017e56:	687b      	ldr	r3, [r7, #4]
 8017e58:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017e5c:	8a7a      	ldrh	r2, [r7, #18]
 8017e5e:	429a      	cmp	r2, r3
 8017e60:	d95c      	bls.n	8017f1c <tcp_receive+0x360>
            pcb->cwnd = new_cwnd;
 8017e62:	687b      	ldr	r3, [r7, #4]
 8017e64:	8a7a      	ldrh	r2, [r7, #18]
 8017e66:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked): 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      while (pcb->unacked != NULL &&
 8017e6a:	e057      	b.n	8017f1c <tcp_receive+0x360>
 8017e6c:	08022ff0 	.word	0x08022ff0
 8017e70:	08023214 	.word	0x08023214
 8017e74:	08023034 	.word	0x08023034
 8017e78:	2000cb44 	.word	0x2000cb44
 8017e7c:	2000cb38 	.word	0x2000cb38
 8017e80:	2000cb3c 	.word	0x2000cb3c
 8017e84:	2000cb28 	.word	0x2000cb28
 8017e88:	2000cb42 	.word	0x2000cb42
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unacked\n",
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno),
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno) +
                                      TCP_TCPLEN(pcb->unacked)));

        next = pcb->unacked;
 8017e8c:	687b      	ldr	r3, [r7, #4]
 8017e8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017e90:	62fb      	str	r3, [r7, #44]	; 0x2c
        pcb->unacked = pcb->unacked->next;
 8017e92:	687b      	ldr	r3, [r7, #4]
 8017e94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017e96:	681a      	ldr	r2, [r3, #0]
 8017e98:	687b      	ldr	r3, [r7, #4]
 8017e9a:	66da      	str	r2, [r3, #108]	; 0x6c

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 8017e9c:	687b      	ldr	r3, [r7, #4]
 8017e9e:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 8017ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ea4:	685b      	ldr	r3, [r3, #4]
 8017ea6:	4618      	mov	r0, r3
 8017ea8:	f7fc fee8 	bl	8014c7c <pbuf_clen>
 8017eac:	4603      	mov	r3, r0
 8017eae:	429c      	cmp	r4, r3
 8017eb0:	d206      	bcs.n	8017ec0 <tcp_receive+0x304>
 8017eb2:	4b70      	ldr	r3, [pc, #448]	; (8018074 <tcp_receive+0x4b8>)
 8017eb4:	f240 429e 	movw	r2, #1182	; 0x49e
 8017eb8:	496f      	ldr	r1, [pc, #444]	; (8018078 <tcp_receive+0x4bc>)
 8017eba:	4870      	ldr	r0, [pc, #448]	; (801807c <tcp_receive+0x4c0>)
 8017ebc:	f007 ff50 	bl	801fd60 <iprintf>

        pcb->snd_queuelen -= pbuf_clen(next->p);
 8017ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ec2:	685b      	ldr	r3, [r3, #4]
 8017ec4:	4618      	mov	r0, r3
 8017ec6:	f7fc fed9 	bl	8014c7c <pbuf_clen>
 8017eca:	4603      	mov	r3, r0
 8017ecc:	461a      	mov	r2, r3
 8017ece:	687b      	ldr	r3, [r7, #4]
 8017ed0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8017ed4:	1a9b      	subs	r3, r3, r2
 8017ed6:	b29a      	uxth	r2, r3
 8017ed8:	687b      	ldr	r3, [r7, #4]
 8017eda:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        recv_acked += next->len;
 8017ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ee0:	891a      	ldrh	r2, [r3, #8]
 8017ee2:	4b67      	ldr	r3, [pc, #412]	; (8018080 <tcp_receive+0x4c4>)
 8017ee4:	881b      	ldrh	r3, [r3, #0]
 8017ee6:	4413      	add	r3, r2
 8017ee8:	b29a      	uxth	r2, r3
 8017eea:	4b65      	ldr	r3, [pc, #404]	; (8018080 <tcp_receive+0x4c4>)
 8017eec:	801a      	strh	r2, [r3, #0]
        tcp_seg_free(next);
 8017eee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017ef0:	f7fe f943 	bl	801617a <tcp_seg_free>

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unacked)\n", (tcpwnd_size_t)pcb->snd_queuelen));
        if (pcb->snd_queuelen != 0) {
 8017ef4:	687b      	ldr	r3, [r7, #4]
 8017ef6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8017efa:	2b00      	cmp	r3, #0
 8017efc:	d00e      	beq.n	8017f1c <tcp_receive+0x360>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 8017efe:	687b      	ldr	r3, [r7, #4]
 8017f00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017f02:	2b00      	cmp	r3, #0
 8017f04:	d10a      	bne.n	8017f1c <tcp_receive+0x360>
 8017f06:	687b      	ldr	r3, [r7, #4]
 8017f08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8017f0a:	2b00      	cmp	r3, #0
 8017f0c:	d106      	bne.n	8017f1c <tcp_receive+0x360>
 8017f0e:	4b59      	ldr	r3, [pc, #356]	; (8018074 <tcp_receive+0x4b8>)
 8017f10:	f240 42a7 	movw	r2, #1191	; 0x4a7
 8017f14:	495b      	ldr	r1, [pc, #364]	; (8018084 <tcp_receive+0x4c8>)
 8017f16:	4859      	ldr	r0, [pc, #356]	; (801807c <tcp_receive+0x4c0>)
 8017f18:	f007 ff22 	bl	801fd60 <iprintf>
      while (pcb->unacked != NULL &&
 8017f1c:	687b      	ldr	r3, [r7, #4]
 8017f1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	d022      	beq.n	8017f6a <tcp_receive+0x3ae>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 8017f24:	687b      	ldr	r3, [r7, #4]
 8017f26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017f28:	68db      	ldr	r3, [r3, #12]
 8017f2a:	685b      	ldr	r3, [r3, #4]
 8017f2c:	4618      	mov	r0, r3
 8017f2e:	f7fb fc7f 	bl	8013830 <lwip_htonl>
 8017f32:	4604      	mov	r4, r0
 8017f34:	687b      	ldr	r3, [r7, #4]
 8017f36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017f38:	891b      	ldrh	r3, [r3, #8]
 8017f3a:	461d      	mov	r5, r3
 8017f3c:	687b      	ldr	r3, [r7, #4]
 8017f3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017f40:	68db      	ldr	r3, [r3, #12]
 8017f42:	899b      	ldrh	r3, [r3, #12]
 8017f44:	b29b      	uxth	r3, r3
 8017f46:	4618      	mov	r0, r3
 8017f48:	f7fb fc64 	bl	8013814 <lwip_htons>
 8017f4c:	4603      	mov	r3, r0
 8017f4e:	f003 0303 	and.w	r3, r3, #3
 8017f52:	2b00      	cmp	r3, #0
 8017f54:	d001      	beq.n	8017f5a <tcp_receive+0x39e>
 8017f56:	2301      	movs	r3, #1
 8017f58:	e000      	b.n	8017f5c <tcp_receive+0x3a0>
 8017f5a:	2300      	movs	r3, #0
 8017f5c:	442b      	add	r3, r5
 8017f5e:	18e2      	adds	r2, r4, r3
 8017f60:	4b49      	ldr	r3, [pc, #292]	; (8018088 <tcp_receive+0x4cc>)
 8017f62:	681b      	ldr	r3, [r3, #0]
 8017f64:	1ad3      	subs	r3, r2, r3
      while (pcb->unacked != NULL &&
 8017f66:	2b00      	cmp	r3, #0
 8017f68:	dd90      	ble.n	8017e8c <tcp_receive+0x2d0>
        }
      }

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8017f6a:	687b      	ldr	r3, [r7, #4]
 8017f6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017f6e:	2b00      	cmp	r3, #0
 8017f70:	d104      	bne.n	8017f7c <tcp_receive+0x3c0>
        pcb->rtime = -1;
 8017f72:	687b      	ldr	r3, [r7, #4]
 8017f74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017f78:	861a      	strh	r2, [r3, #48]	; 0x30
 8017f7a:	e002      	b.n	8017f82 <tcp_receive+0x3c6>
      } else {
        pcb->rtime = 0;
 8017f7c:	687b      	ldr	r3, [r7, #4]
 8017f7e:	2200      	movs	r2, #0
 8017f80:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8017f82:	687b      	ldr	r3, [r7, #4]
 8017f84:	2200      	movs	r2, #0
 8017f86:	76da      	strb	r2, [r3, #27]
 8017f88:	e002      	b.n	8017f90 <tcp_receive+0x3d4>
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8017f8a:	6878      	ldr	r0, [r7, #4]
 8017f8c:	f001 fd30 	bl	80199f0 <tcp_send_empty_ack>
       on the list are acknowledged by the ACK. This may seem
       strange since an "unsent" segment shouldn't be acked. The
       rationale is that lwIP puts all outstanding segments on the
       ->unsent list after a retransmission, so these segments may
       in fact have been sent once. */
    while (pcb->unsent != NULL &&
 8017f90:	e04f      	b.n	8018032 <tcp_receive+0x476>
                           TCP_TCPLEN(pcb->unsent), pcb->snd_nxt)) {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unsent\n",
                                    lwip_ntohl(pcb->unsent->tcphdr->seqno), lwip_ntohl(pcb->unsent->tcphdr->seqno) +
                                    TCP_TCPLEN(pcb->unsent)));

      next = pcb->unsent;
 8017f92:	687b      	ldr	r3, [r7, #4]
 8017f94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8017f96:	62fb      	str	r3, [r7, #44]	; 0x2c
      pcb->unsent = pcb->unsent->next;
 8017f98:	687b      	ldr	r3, [r7, #4]
 8017f9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8017f9c:	681a      	ldr	r2, [r3, #0]
 8017f9e:	687b      	ldr	r3, [r7, #4]
 8017fa0:	669a      	str	r2, [r3, #104]	; 0x68
#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8017fa2:	687b      	ldr	r3, [r7, #4]
 8017fa4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	d103      	bne.n	8017fb2 <tcp_receive+0x3f6>
        pcb->unsent_oversize = 0;
 8017faa:	687b      	ldr	r3, [r7, #4]
 8017fac:	2200      	movs	r2, #0
 8017fae:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 8017fb2:	687b      	ldr	r3, [r7, #4]
 8017fb4:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 8017fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017fba:	685b      	ldr	r3, [r3, #4]
 8017fbc:	4618      	mov	r0, r3
 8017fbe:	f7fc fe5d 	bl	8014c7c <pbuf_clen>
 8017fc2:	4603      	mov	r3, r0
 8017fc4:	429c      	cmp	r4, r3
 8017fc6:	d206      	bcs.n	8017fd6 <tcp_receive+0x41a>
 8017fc8:	4b2a      	ldr	r3, [pc, #168]	; (8018074 <tcp_receive+0x4b8>)
 8017fca:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8017fce:	492a      	ldr	r1, [pc, #168]	; (8018078 <tcp_receive+0x4bc>)
 8017fd0:	482a      	ldr	r0, [pc, #168]	; (801807c <tcp_receive+0x4c0>)
 8017fd2:	f007 fec5 	bl	801fd60 <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 8017fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017fd8:	685b      	ldr	r3, [r3, #4]
 8017fda:	4618      	mov	r0, r3
 8017fdc:	f7fc fe4e 	bl	8014c7c <pbuf_clen>
 8017fe0:	4603      	mov	r3, r0
 8017fe2:	461a      	mov	r2, r3
 8017fe4:	687b      	ldr	r3, [r7, #4]
 8017fe6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8017fea:	1a9b      	subs	r3, r3, r2
 8017fec:	b29a      	uxth	r2, r3
 8017fee:	687b      	ldr	r3, [r7, #4]
 8017ff0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      recv_acked += next->len;
 8017ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ff6:	891a      	ldrh	r2, [r3, #8]
 8017ff8:	4b21      	ldr	r3, [pc, #132]	; (8018080 <tcp_receive+0x4c4>)
 8017ffa:	881b      	ldrh	r3, [r3, #0]
 8017ffc:	4413      	add	r3, r2
 8017ffe:	b29a      	uxth	r2, r3
 8018000:	4b1f      	ldr	r3, [pc, #124]	; (8018080 <tcp_receive+0x4c4>)
 8018002:	801a      	strh	r2, [r3, #0]
      tcp_seg_free(next);
 8018004:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8018006:	f7fe f8b8 	bl	801617a <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 801800a:	687b      	ldr	r3, [r7, #4]
 801800c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8018010:	2b00      	cmp	r3, #0
 8018012:	d00e      	beq.n	8018032 <tcp_receive+0x476>
        LWIP_ASSERT("tcp_receive: valid queue length",
 8018014:	687b      	ldr	r3, [r7, #4]
 8018016:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018018:	2b00      	cmp	r3, #0
 801801a:	d10a      	bne.n	8018032 <tcp_receive+0x476>
 801801c:	687b      	ldr	r3, [r7, #4]
 801801e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8018020:	2b00      	cmp	r3, #0
 8018022:	d106      	bne.n	8018032 <tcp_receive+0x476>
 8018024:	4b13      	ldr	r3, [pc, #76]	; (8018074 <tcp_receive+0x4b8>)
 8018026:	f240 42dd 	movw	r2, #1245	; 0x4dd
 801802a:	4916      	ldr	r1, [pc, #88]	; (8018084 <tcp_receive+0x4c8>)
 801802c:	4813      	ldr	r0, [pc, #76]	; (801807c <tcp_receive+0x4c0>)
 801802e:	f007 fe97 	bl	801fd60 <iprintf>
    while (pcb->unsent != NULL &&
 8018032:	687b      	ldr	r3, [r7, #4]
 8018034:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8018036:	2b00      	cmp	r3, #0
 8018038:	d036      	beq.n	80180a8 <tcp_receive+0x4ec>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 801803a:	4b13      	ldr	r3, [pc, #76]	; (8018088 <tcp_receive+0x4cc>)
 801803c:	681c      	ldr	r4, [r3, #0]
 801803e:	687b      	ldr	r3, [r7, #4]
 8018040:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8018042:	68db      	ldr	r3, [r3, #12]
 8018044:	685b      	ldr	r3, [r3, #4]
 8018046:	4618      	mov	r0, r3
 8018048:	f7fb fbf2 	bl	8013830 <lwip_htonl>
 801804c:	4605      	mov	r5, r0
 801804e:	687b      	ldr	r3, [r7, #4]
 8018050:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8018052:	891b      	ldrh	r3, [r3, #8]
 8018054:	461e      	mov	r6, r3
 8018056:	687b      	ldr	r3, [r7, #4]
 8018058:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801805a:	68db      	ldr	r3, [r3, #12]
 801805c:	899b      	ldrh	r3, [r3, #12]
 801805e:	b29b      	uxth	r3, r3
 8018060:	4618      	mov	r0, r3
 8018062:	f7fb fbd7 	bl	8013814 <lwip_htons>
 8018066:	4603      	mov	r3, r0
 8018068:	f003 0303 	and.w	r3, r3, #3
 801806c:	2b00      	cmp	r3, #0
 801806e:	d00d      	beq.n	801808c <tcp_receive+0x4d0>
 8018070:	2301      	movs	r3, #1
 8018072:	e00c      	b.n	801808e <tcp_receive+0x4d2>
 8018074:	08022ff0 	.word	0x08022ff0
 8018078:	08023230 	.word	0x08023230
 801807c:	08023034 	.word	0x08023034
 8018080:	2000cb40 	.word	0x2000cb40
 8018084:	08023258 	.word	0x08023258
 8018088:	2000cb3c 	.word	0x2000cb3c
 801808c:	2300      	movs	r3, #0
 801808e:	4433      	add	r3, r6
 8018090:	442b      	add	r3, r5
 8018092:	1ae3      	subs	r3, r4, r3
    while (pcb->unsent != NULL &&
 8018094:	2b00      	cmp	r3, #0
 8018096:	db07      	blt.n	80180a8 <tcp_receive+0x4ec>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 8018098:	4b8d      	ldr	r3, [pc, #564]	; (80182d0 <tcp_receive+0x714>)
 801809a:	681a      	ldr	r2, [r3, #0]
 801809c:	687b      	ldr	r3, [r7, #4]
 801809e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80180a0:	1ad3      	subs	r3, r2, r3
 80180a2:	2b00      	cmp	r3, #0
 80180a4:	f77f af75 	ble.w	8017f92 <tcp_receive+0x3d6>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 80180a8:	687b      	ldr	r3, [r7, #4]
 80180aa:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80180ae:	4b89      	ldr	r3, [pc, #548]	; (80182d4 <tcp_receive+0x718>)
 80180b0:	881b      	ldrh	r3, [r3, #0]
 80180b2:	4413      	add	r3, r2
 80180b4:	b29a      	uxth	r2, r3
 80180b6:	687b      	ldr	r3, [r7, #4]
 80180b8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80180bc:	687b      	ldr	r3, [r7, #4]
 80180be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80180c0:	2b00      	cmp	r3, #0
 80180c2:	d052      	beq.n	801816a <tcp_receive+0x5ae>
 80180c4:	687b      	ldr	r3, [r7, #4]
 80180c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80180c8:	4b81      	ldr	r3, [pc, #516]	; (80182d0 <tcp_receive+0x714>)
 80180ca:	681b      	ldr	r3, [r3, #0]
 80180cc:	1ad3      	subs	r3, r2, r3
 80180ce:	2b00      	cmp	r3, #0
 80180d0:	da4b      	bge.n	801816a <tcp_receive+0x5ae>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80180d2:	4b81      	ldr	r3, [pc, #516]	; (80182d8 <tcp_receive+0x71c>)
 80180d4:	681b      	ldr	r3, [r3, #0]
 80180d6:	b29a      	uxth	r2, r3
 80180d8:	687b      	ldr	r3, [r7, #4]
 80180da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80180dc:	b29b      	uxth	r3, r3
 80180de:	1ad3      	subs	r3, r2, r3
 80180e0:	b29b      	uxth	r3, r3
 80180e2:	847b      	strh	r3, [r7, #34]	; 0x22

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = m - (pcb->sa >> 3);
 80180e4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80180e6:	687b      	ldr	r3, [r7, #4]
 80180e8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80180ec:	10db      	asrs	r3, r3, #3
 80180ee:	b21b      	sxth	r3, r3
 80180f0:	b29b      	uxth	r3, r3
 80180f2:	1ad3      	subs	r3, r2, r3
 80180f4:	b29b      	uxth	r3, r3
 80180f6:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sa += m;
 80180f8:	687b      	ldr	r3, [r7, #4]
 80180fa:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80180fe:	b29a      	uxth	r2, r3
 8018100:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018102:	4413      	add	r3, r2
 8018104:	b29b      	uxth	r3, r3
 8018106:	b21a      	sxth	r2, r3
 8018108:	687b      	ldr	r3, [r7, #4]
 801810a:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 801810c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8018110:	2b00      	cmp	r3, #0
 8018112:	da03      	bge.n	801811c <tcp_receive+0x560>
        m = -m;
 8018114:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018116:	425b      	negs	r3, r3
 8018118:	b29b      	uxth	r3, r3
 801811a:	847b      	strh	r3, [r7, #34]	; 0x22
      }
      m = m - (pcb->sv >> 2);
 801811c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801811e:	687b      	ldr	r3, [r7, #4]
 8018120:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8018124:	109b      	asrs	r3, r3, #2
 8018126:	b21b      	sxth	r3, r3
 8018128:	b29b      	uxth	r3, r3
 801812a:	1ad3      	subs	r3, r2, r3
 801812c:	b29b      	uxth	r3, r3
 801812e:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sv += m;
 8018130:	687b      	ldr	r3, [r7, #4]
 8018132:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8018136:	b29a      	uxth	r2, r3
 8018138:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801813a:	4413      	add	r3, r2
 801813c:	b29b      	uxth	r3, r3
 801813e:	b21a      	sxth	r2, r3
 8018140:	687b      	ldr	r3, [r7, #4]
 8018142:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 8018144:	687b      	ldr	r3, [r7, #4]
 8018146:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801814a:	10db      	asrs	r3, r3, #3
 801814c:	b21b      	sxth	r3, r3
 801814e:	b29a      	uxth	r2, r3
 8018150:	687b      	ldr	r3, [r7, #4]
 8018152:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8018156:	b29b      	uxth	r3, r3
 8018158:	4413      	add	r3, r2
 801815a:	b29b      	uxth	r3, r3
 801815c:	b21a      	sxth	r2, r3
 801815e:	687b      	ldr	r3, [r7, #4]
 8018160:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8018164:	687b      	ldr	r3, [r7, #4]
 8018166:	2200      	movs	r2, #0
 8018168:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801816a:	4b5c      	ldr	r3, [pc, #368]	; (80182dc <tcp_receive+0x720>)
 801816c:	881b      	ldrh	r3, [r3, #0]
 801816e:	2b00      	cmp	r3, #0
 8018170:	f000 84f1 	beq.w	8018b56 <tcp_receive+0xf9a>
 8018174:	687b      	ldr	r3, [r7, #4]
 8018176:	7d1b      	ldrb	r3, [r3, #20]
 8018178:	2b06      	cmp	r3, #6
 801817a:	f200 84ec 	bhi.w	8018b56 <tcp_receive+0xf9a>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801817e:	687b      	ldr	r3, [r7, #4]
 8018180:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018182:	4b57      	ldr	r3, [pc, #348]	; (80182e0 <tcp_receive+0x724>)
 8018184:	681b      	ldr	r3, [r3, #0]
 8018186:	1ad3      	subs	r3, r2, r3
 8018188:	3b01      	subs	r3, #1
 801818a:	2b00      	cmp	r3, #0
 801818c:	f2c0 80b8 	blt.w	8018300 <tcp_receive+0x744>
 8018190:	687b      	ldr	r3, [r7, #4]
 8018192:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018194:	4b51      	ldr	r3, [pc, #324]	; (80182dc <tcp_receive+0x720>)
 8018196:	881b      	ldrh	r3, [r3, #0]
 8018198:	4619      	mov	r1, r3
 801819a:	4b51      	ldr	r3, [pc, #324]	; (80182e0 <tcp_receive+0x724>)
 801819c:	681b      	ldr	r3, [r3, #0]
 801819e:	440b      	add	r3, r1
 80181a0:	1ad3      	subs	r3, r2, r3
 80181a2:	3301      	adds	r3, #1
 80181a4:	2b00      	cmp	r3, #0
 80181a6:	f300 80ab 	bgt.w	8018300 <tcp_receive+0x744>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80181aa:	4b4e      	ldr	r3, [pc, #312]	; (80182e4 <tcp_receive+0x728>)
 80181ac:	685b      	ldr	r3, [r3, #4]
 80181ae:	61bb      	str	r3, [r7, #24]
      off = pcb->rcv_nxt - seqno;
 80181b0:	687b      	ldr	r3, [r7, #4]
 80181b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80181b4:	4b4a      	ldr	r3, [pc, #296]	; (80182e0 <tcp_receive+0x724>)
 80181b6:	681b      	ldr	r3, [r3, #0]
 80181b8:	1ad3      	subs	r3, r2, r3
 80181ba:	627b      	str	r3, [r7, #36]	; 0x24
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80181bc:	4b49      	ldr	r3, [pc, #292]	; (80182e4 <tcp_receive+0x728>)
 80181be:	685b      	ldr	r3, [r3, #4]
 80181c0:	2b00      	cmp	r3, #0
 80181c2:	d106      	bne.n	80181d2 <tcp_receive+0x616>
 80181c4:	4b48      	ldr	r3, [pc, #288]	; (80182e8 <tcp_receive+0x72c>)
 80181c6:	f240 523c 	movw	r2, #1340	; 0x53c
 80181ca:	4948      	ldr	r1, [pc, #288]	; (80182ec <tcp_receive+0x730>)
 80181cc:	4848      	ldr	r0, [pc, #288]	; (80182f0 <tcp_receive+0x734>)
 80181ce:	f007 fdc7 	bl	801fd60 <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 80181d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80181d4:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 80181d8:	4293      	cmp	r3, r2
 80181da:	dd06      	ble.n	80181ea <tcp_receive+0x62e>
 80181dc:	4b42      	ldr	r3, [pc, #264]	; (80182e8 <tcp_receive+0x72c>)
 80181de:	f240 523d 	movw	r2, #1341	; 0x53d
 80181e2:	4944      	ldr	r1, [pc, #272]	; (80182f4 <tcp_receive+0x738>)
 80181e4:	4842      	ldr	r0, [pc, #264]	; (80182f0 <tcp_receive+0x734>)
 80181e6:	f007 fdbb 	bl	801fd60 <iprintf>
      if (inseg.p->len < off) {
 80181ea:	4b3e      	ldr	r3, [pc, #248]	; (80182e4 <tcp_receive+0x728>)
 80181ec:	685b      	ldr	r3, [r3, #4]
 80181ee:	895b      	ldrh	r3, [r3, #10]
 80181f0:	461a      	mov	r2, r3
 80181f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80181f4:	4293      	cmp	r3, r2
 80181f6:	dd3e      	ble.n	8018276 <tcp_receive+0x6ba>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80181f8:	4b3a      	ldr	r3, [pc, #232]	; (80182e4 <tcp_receive+0x728>)
 80181fa:	685b      	ldr	r3, [r3, #4]
 80181fc:	891b      	ldrh	r3, [r3, #8]
 80181fe:	461a      	mov	r2, r3
 8018200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018202:	4293      	cmp	r3, r2
 8018204:	dd06      	ble.n	8018214 <tcp_receive+0x658>
 8018206:	4b38      	ldr	r3, [pc, #224]	; (80182e8 <tcp_receive+0x72c>)
 8018208:	f240 523f 	movw	r2, #1343	; 0x53f
 801820c:	493a      	ldr	r1, [pc, #232]	; (80182f8 <tcp_receive+0x73c>)
 801820e:	4838      	ldr	r0, [pc, #224]	; (80182f0 <tcp_receive+0x734>)
 8018210:	f007 fda6 	bl	801fd60 <iprintf>
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8018214:	4b33      	ldr	r3, [pc, #204]	; (80182e4 <tcp_receive+0x728>)
 8018216:	685b      	ldr	r3, [r3, #4]
 8018218:	891a      	ldrh	r2, [r3, #8]
 801821a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801821c:	b29b      	uxth	r3, r3
 801821e:	1ad3      	subs	r3, r2, r3
 8018220:	823b      	strh	r3, [r7, #16]
        while (p->len < off) {
 8018222:	e00e      	b.n	8018242 <tcp_receive+0x686>
          off -= p->len;
 8018224:	69bb      	ldr	r3, [r7, #24]
 8018226:	895b      	ldrh	r3, [r3, #10]
 8018228:	461a      	mov	r2, r3
 801822a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801822c:	1a9b      	subs	r3, r3, r2
 801822e:	627b      	str	r3, [r7, #36]	; 0x24
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
 8018230:	69bb      	ldr	r3, [r7, #24]
 8018232:	8a3a      	ldrh	r2, [r7, #16]
 8018234:	811a      	strh	r2, [r3, #8]
          p->len = 0;
 8018236:	69bb      	ldr	r3, [r7, #24]
 8018238:	2200      	movs	r2, #0
 801823a:	815a      	strh	r2, [r3, #10]
          p = p->next;
 801823c:	69bb      	ldr	r3, [r7, #24]
 801823e:	681b      	ldr	r3, [r3, #0]
 8018240:	61bb      	str	r3, [r7, #24]
        while (p->len < off) {
 8018242:	69bb      	ldr	r3, [r7, #24]
 8018244:	895b      	ldrh	r3, [r3, #10]
 8018246:	461a      	mov	r2, r3
 8018248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801824a:	4293      	cmp	r3, r2
 801824c:	dcea      	bgt.n	8018224 <tcp_receive+0x668>
        }
        if (pbuf_header(p, (s16_t)-off)) {
 801824e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018250:	b29b      	uxth	r3, r3
 8018252:	425b      	negs	r3, r3
 8018254:	b29b      	uxth	r3, r3
 8018256:	b21b      	sxth	r3, r3
 8018258:	4619      	mov	r1, r3
 801825a:	69b8      	ldr	r0, [r7, #24]
 801825c:	f7fc fc50 	bl	8014b00 <pbuf_header>
 8018260:	4603      	mov	r3, r0
 8018262:	2b00      	cmp	r3, #0
 8018264:	d01c      	beq.n	80182a0 <tcp_receive+0x6e4>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 8018266:	4b20      	ldr	r3, [pc, #128]	; (80182e8 <tcp_receive+0x72c>)
 8018268:	f240 524c 	movw	r2, #1356	; 0x54c
 801826c:	4923      	ldr	r1, [pc, #140]	; (80182fc <tcp_receive+0x740>)
 801826e:	4820      	ldr	r0, [pc, #128]	; (80182f0 <tcp_receive+0x734>)
 8018270:	f007 fd76 	bl	801fd60 <iprintf>
 8018274:	e014      	b.n	80182a0 <tcp_receive+0x6e4>
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 8018276:	4b1b      	ldr	r3, [pc, #108]	; (80182e4 <tcp_receive+0x728>)
 8018278:	685b      	ldr	r3, [r3, #4]
 801827a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801827c:	b292      	uxth	r2, r2
 801827e:	4252      	negs	r2, r2
 8018280:	b292      	uxth	r2, r2
 8018282:	b212      	sxth	r2, r2
 8018284:	4611      	mov	r1, r2
 8018286:	4618      	mov	r0, r3
 8018288:	f7fc fc3a 	bl	8014b00 <pbuf_header>
 801828c:	4603      	mov	r3, r0
 801828e:	2b00      	cmp	r3, #0
 8018290:	d006      	beq.n	80182a0 <tcp_receive+0x6e4>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 8018292:	4b15      	ldr	r3, [pc, #84]	; (80182e8 <tcp_receive+0x72c>)
 8018294:	f240 5251 	movw	r2, #1361	; 0x551
 8018298:	4918      	ldr	r1, [pc, #96]	; (80182fc <tcp_receive+0x740>)
 801829a:	4815      	ldr	r0, [pc, #84]	; (80182f0 <tcp_receive+0x734>)
 801829c:	f007 fd60 	bl	801fd60 <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 80182a0:	4b10      	ldr	r3, [pc, #64]	; (80182e4 <tcp_receive+0x728>)
 80182a2:	891a      	ldrh	r2, [r3, #8]
 80182a4:	4b0e      	ldr	r3, [pc, #56]	; (80182e0 <tcp_receive+0x724>)
 80182a6:	681b      	ldr	r3, [r3, #0]
 80182a8:	b299      	uxth	r1, r3
 80182aa:	687b      	ldr	r3, [r7, #4]
 80182ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80182ae:	b29b      	uxth	r3, r3
 80182b0:	1acb      	subs	r3, r1, r3
 80182b2:	b29b      	uxth	r3, r3
 80182b4:	4413      	add	r3, r2
 80182b6:	b29a      	uxth	r2, r3
 80182b8:	4b0a      	ldr	r3, [pc, #40]	; (80182e4 <tcp_receive+0x728>)
 80182ba:	811a      	strh	r2, [r3, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80182bc:	687b      	ldr	r3, [r7, #4]
 80182be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80182c0:	4a07      	ldr	r2, [pc, #28]	; (80182e0 <tcp_receive+0x724>)
 80182c2:	6013      	str	r3, [r2, #0]
 80182c4:	4b07      	ldr	r3, [pc, #28]	; (80182e4 <tcp_receive+0x728>)
 80182c6:	68db      	ldr	r3, [r3, #12]
 80182c8:	4a05      	ldr	r2, [pc, #20]	; (80182e0 <tcp_receive+0x724>)
 80182ca:	6812      	ldr	r2, [r2, #0]
 80182cc:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80182ce:	e025      	b.n	801831c <tcp_receive+0x760>
 80182d0:	2000cb3c 	.word	0x2000cb3c
 80182d4:	2000cb40 	.word	0x2000cb40
 80182d8:	200161e0 	.word	0x200161e0
 80182dc:	2000cb42 	.word	0x2000cb42
 80182e0:	2000cb38 	.word	0x2000cb38
 80182e4:	2000cb18 	.word	0x2000cb18
 80182e8:	08022ff0 	.word	0x08022ff0
 80182ec:	08023278 	.word	0x08023278
 80182f0:	08023034 	.word	0x08023034
 80182f4:	08023288 	.word	0x08023288
 80182f8:	08023298 	.word	0x08023298
 80182fc:	080232a8 	.word	0x080232a8
    }
    else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8018300:	4b87      	ldr	r3, [pc, #540]	; (8018520 <tcp_receive+0x964>)
 8018302:	681a      	ldr	r2, [r3, #0]
 8018304:	687b      	ldr	r3, [r7, #4]
 8018306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018308:	1ad3      	subs	r3, r2, r3
 801830a:	2b00      	cmp	r3, #0
 801830c:	da06      	bge.n	801831c <tcp_receive+0x760>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801830e:	687b      	ldr	r3, [r7, #4]
 8018310:	7e9b      	ldrb	r3, [r3, #26]
 8018312:	f043 0302 	orr.w	r3, r3, #2
 8018316:	b2da      	uxtb	r2, r3
 8018318:	687b      	ldr	r3, [r7, #4]
 801831a:	769a      	strb	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801831c:	4b80      	ldr	r3, [pc, #512]	; (8018520 <tcp_receive+0x964>)
 801831e:	681a      	ldr	r2, [r3, #0]
 8018320:	687b      	ldr	r3, [r7, #4]
 8018322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018324:	1ad3      	subs	r3, r2, r3
 8018326:	2b00      	cmp	r3, #0
 8018328:	f2c0 8410 	blt.w	8018b4c <tcp_receive+0xf90>
 801832c:	4b7c      	ldr	r3, [pc, #496]	; (8018520 <tcp_receive+0x964>)
 801832e:	681a      	ldr	r2, [r3, #0]
 8018330:	687b      	ldr	r3, [r7, #4]
 8018332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018334:	6879      	ldr	r1, [r7, #4]
 8018336:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018338:	440b      	add	r3, r1
 801833a:	1ad3      	subs	r3, r2, r3
 801833c:	3301      	adds	r3, #1
 801833e:	2b00      	cmp	r3, #0
 8018340:	f300 8404 	bgt.w	8018b4c <tcp_receive+0xf90>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8018344:	687b      	ldr	r3, [r7, #4]
 8018346:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018348:	4b75      	ldr	r3, [pc, #468]	; (8018520 <tcp_receive+0x964>)
 801834a:	681b      	ldr	r3, [r3, #0]
 801834c:	429a      	cmp	r2, r3
 801834e:	f040 8287 	bne.w	8018860 <tcp_receive+0xca4>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8018352:	4b74      	ldr	r3, [pc, #464]	; (8018524 <tcp_receive+0x968>)
 8018354:	891c      	ldrh	r4, [r3, #8]
 8018356:	4b73      	ldr	r3, [pc, #460]	; (8018524 <tcp_receive+0x968>)
 8018358:	68db      	ldr	r3, [r3, #12]
 801835a:	899b      	ldrh	r3, [r3, #12]
 801835c:	b29b      	uxth	r3, r3
 801835e:	4618      	mov	r0, r3
 8018360:	f7fb fa58 	bl	8013814 <lwip_htons>
 8018364:	4603      	mov	r3, r0
 8018366:	f003 0303 	and.w	r3, r3, #3
 801836a:	2b00      	cmp	r3, #0
 801836c:	d001      	beq.n	8018372 <tcp_receive+0x7b6>
 801836e:	2301      	movs	r3, #1
 8018370:	e000      	b.n	8018374 <tcp_receive+0x7b8>
 8018372:	2300      	movs	r3, #0
 8018374:	4423      	add	r3, r4
 8018376:	b29a      	uxth	r2, r3
 8018378:	4b6b      	ldr	r3, [pc, #428]	; (8018528 <tcp_receive+0x96c>)
 801837a:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801837c:	687b      	ldr	r3, [r7, #4]
 801837e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8018380:	4b69      	ldr	r3, [pc, #420]	; (8018528 <tcp_receive+0x96c>)
 8018382:	881b      	ldrh	r3, [r3, #0]
 8018384:	429a      	cmp	r2, r3
 8018386:	d26e      	bcs.n	8018466 <tcp_receive+0x8aa>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018388:	4b66      	ldr	r3, [pc, #408]	; (8018524 <tcp_receive+0x968>)
 801838a:	68db      	ldr	r3, [r3, #12]
 801838c:	899b      	ldrh	r3, [r3, #12]
 801838e:	b29b      	uxth	r3, r3
 8018390:	4618      	mov	r0, r3
 8018392:	f7fb fa3f 	bl	8013814 <lwip_htons>
 8018396:	4603      	mov	r3, r0
 8018398:	f003 0301 	and.w	r3, r3, #1
 801839c:	2b00      	cmp	r3, #0
 801839e:	d01b      	beq.n	80183d8 <tcp_receive+0x81c>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80183a0:	4b60      	ldr	r3, [pc, #384]	; (8018524 <tcp_receive+0x968>)
 80183a2:	68db      	ldr	r3, [r3, #12]
 80183a4:	899b      	ldrh	r3, [r3, #12]
 80183a6:	b29b      	uxth	r3, r3
 80183a8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80183ac:	b29c      	uxth	r4, r3
 80183ae:	4b5d      	ldr	r3, [pc, #372]	; (8018524 <tcp_receive+0x968>)
 80183b0:	68db      	ldr	r3, [r3, #12]
 80183b2:	899b      	ldrh	r3, [r3, #12]
 80183b4:	b29b      	uxth	r3, r3
 80183b6:	4618      	mov	r0, r3
 80183b8:	f7fb fa2c 	bl	8013814 <lwip_htons>
 80183bc:	4603      	mov	r3, r0
 80183be:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80183c2:	b29b      	uxth	r3, r3
 80183c4:	4618      	mov	r0, r3
 80183c6:	f7fb fa25 	bl	8013814 <lwip_htons>
 80183ca:	4603      	mov	r3, r0
 80183cc:	461a      	mov	r2, r3
 80183ce:	4b55      	ldr	r3, [pc, #340]	; (8018524 <tcp_receive+0x968>)
 80183d0:	68db      	ldr	r3, [r3, #12]
 80183d2:	4322      	orrs	r2, r4
 80183d4:	b292      	uxth	r2, r2
 80183d6:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80183d8:	687b      	ldr	r3, [r7, #4]
 80183da:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80183dc:	4b51      	ldr	r3, [pc, #324]	; (8018524 <tcp_receive+0x968>)
 80183de:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80183e0:	4b50      	ldr	r3, [pc, #320]	; (8018524 <tcp_receive+0x968>)
 80183e2:	68db      	ldr	r3, [r3, #12]
 80183e4:	899b      	ldrh	r3, [r3, #12]
 80183e6:	b29b      	uxth	r3, r3
 80183e8:	4618      	mov	r0, r3
 80183ea:	f7fb fa13 	bl	8013814 <lwip_htons>
 80183ee:	4603      	mov	r3, r0
 80183f0:	f003 0302 	and.w	r3, r3, #2
 80183f4:	2b00      	cmp	r3, #0
 80183f6:	d005      	beq.n	8018404 <tcp_receive+0x848>
            inseg.len -= 1;
 80183f8:	4b4a      	ldr	r3, [pc, #296]	; (8018524 <tcp_receive+0x968>)
 80183fa:	891b      	ldrh	r3, [r3, #8]
 80183fc:	3b01      	subs	r3, #1
 80183fe:	b29a      	uxth	r2, r3
 8018400:	4b48      	ldr	r3, [pc, #288]	; (8018524 <tcp_receive+0x968>)
 8018402:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8018404:	4b47      	ldr	r3, [pc, #284]	; (8018524 <tcp_receive+0x968>)
 8018406:	685a      	ldr	r2, [r3, #4]
 8018408:	4b46      	ldr	r3, [pc, #280]	; (8018524 <tcp_receive+0x968>)
 801840a:	891b      	ldrh	r3, [r3, #8]
 801840c:	4619      	mov	r1, r3
 801840e:	4610      	mov	r0, r2
 8018410:	f7fc fa26 	bl	8014860 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8018414:	4b43      	ldr	r3, [pc, #268]	; (8018524 <tcp_receive+0x968>)
 8018416:	891c      	ldrh	r4, [r3, #8]
 8018418:	4b42      	ldr	r3, [pc, #264]	; (8018524 <tcp_receive+0x968>)
 801841a:	68db      	ldr	r3, [r3, #12]
 801841c:	899b      	ldrh	r3, [r3, #12]
 801841e:	b29b      	uxth	r3, r3
 8018420:	4618      	mov	r0, r3
 8018422:	f7fb f9f7 	bl	8013814 <lwip_htons>
 8018426:	4603      	mov	r3, r0
 8018428:	f003 0303 	and.w	r3, r3, #3
 801842c:	2b00      	cmp	r3, #0
 801842e:	d001      	beq.n	8018434 <tcp_receive+0x878>
 8018430:	2301      	movs	r3, #1
 8018432:	e000      	b.n	8018436 <tcp_receive+0x87a>
 8018434:	2300      	movs	r3, #0
 8018436:	4423      	add	r3, r4
 8018438:	b29a      	uxth	r2, r3
 801843a:	4b3b      	ldr	r3, [pc, #236]	; (8018528 <tcp_receive+0x96c>)
 801843c:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801843e:	4b3a      	ldr	r3, [pc, #232]	; (8018528 <tcp_receive+0x96c>)
 8018440:	881b      	ldrh	r3, [r3, #0]
 8018442:	461a      	mov	r2, r3
 8018444:	4b36      	ldr	r3, [pc, #216]	; (8018520 <tcp_receive+0x964>)
 8018446:	681b      	ldr	r3, [r3, #0]
 8018448:	441a      	add	r2, r3
 801844a:	687b      	ldr	r3, [r7, #4]
 801844c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801844e:	6879      	ldr	r1, [r7, #4]
 8018450:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018452:	440b      	add	r3, r1
 8018454:	429a      	cmp	r2, r3
 8018456:	d006      	beq.n	8018466 <tcp_receive+0x8aa>
 8018458:	4b34      	ldr	r3, [pc, #208]	; (801852c <tcp_receive+0x970>)
 801845a:	f240 527f 	movw	r2, #1407	; 0x57f
 801845e:	4934      	ldr	r1, [pc, #208]	; (8018530 <tcp_receive+0x974>)
 8018460:	4834      	ldr	r0, [pc, #208]	; (8018534 <tcp_receive+0x978>)
 8018462:	f007 fc7d 	bl	801fd60 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8018466:	687b      	ldr	r3, [r7, #4]
 8018468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801846a:	2b00      	cmp	r3, #0
 801846c:	f000 80e1 	beq.w	8018632 <tcp_receive+0xa76>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018470:	4b2c      	ldr	r3, [pc, #176]	; (8018524 <tcp_receive+0x968>)
 8018472:	68db      	ldr	r3, [r3, #12]
 8018474:	899b      	ldrh	r3, [r3, #12]
 8018476:	b29b      	uxth	r3, r3
 8018478:	4618      	mov	r0, r3
 801847a:	f7fb f9cb 	bl	8013814 <lwip_htons>
 801847e:	4603      	mov	r3, r0
 8018480:	f003 0301 	and.w	r3, r3, #1
 8018484:	2b00      	cmp	r3, #0
 8018486:	d010      	beq.n	80184aa <tcp_receive+0x8ee>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8018488:	e00a      	b.n	80184a0 <tcp_receive+0x8e4>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801848a:	687b      	ldr	r3, [r7, #4]
 801848c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801848e:	60bb      	str	r3, [r7, #8]
              pcb->ooseq = pcb->ooseq->next;
 8018490:	687b      	ldr	r3, [r7, #4]
 8018492:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018494:	681a      	ldr	r2, [r3, #0]
 8018496:	687b      	ldr	r3, [r7, #4]
 8018498:	671a      	str	r2, [r3, #112]	; 0x70
              tcp_seg_free(old_ooseq);
 801849a:	68b8      	ldr	r0, [r7, #8]
 801849c:	f7fd fe6d 	bl	801617a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80184a0:	687b      	ldr	r3, [r7, #4]
 80184a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80184a4:	2b00      	cmp	r3, #0
 80184a6:	d1f0      	bne.n	801848a <tcp_receive+0x8ce>
 80184a8:	e0c3      	b.n	8018632 <tcp_receive+0xa76>
            }
          } else {
            next = pcb->ooseq;
 80184aa:	687b      	ldr	r3, [r7, #4]
 80184ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80184ae:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80184b0:	e04f      	b.n	8018552 <tcp_receive+0x996>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80184b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184b4:	68db      	ldr	r3, [r3, #12]
 80184b6:	899b      	ldrh	r3, [r3, #12]
 80184b8:	b29b      	uxth	r3, r3
 80184ba:	4618      	mov	r0, r3
 80184bc:	f7fb f9aa 	bl	8013814 <lwip_htons>
 80184c0:	4603      	mov	r3, r0
 80184c2:	f003 0301 	and.w	r3, r3, #1
 80184c6:	2b00      	cmp	r3, #0
 80184c8:	d03b      	beq.n	8018542 <tcp_receive+0x986>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80184ca:	4b16      	ldr	r3, [pc, #88]	; (8018524 <tcp_receive+0x968>)
 80184cc:	68db      	ldr	r3, [r3, #12]
 80184ce:	899b      	ldrh	r3, [r3, #12]
 80184d0:	b29b      	uxth	r3, r3
 80184d2:	4618      	mov	r0, r3
 80184d4:	f7fb f99e 	bl	8013814 <lwip_htons>
 80184d8:	4603      	mov	r3, r0
 80184da:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80184de:	2b00      	cmp	r3, #0
 80184e0:	d12f      	bne.n	8018542 <tcp_receive+0x986>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80184e2:	4b10      	ldr	r3, [pc, #64]	; (8018524 <tcp_receive+0x968>)
 80184e4:	68db      	ldr	r3, [r3, #12]
 80184e6:	899b      	ldrh	r3, [r3, #12]
 80184e8:	b29c      	uxth	r4, r3
 80184ea:	2001      	movs	r0, #1
 80184ec:	f7fb f992 	bl	8013814 <lwip_htons>
 80184f0:	4603      	mov	r3, r0
 80184f2:	461a      	mov	r2, r3
 80184f4:	4b0b      	ldr	r3, [pc, #44]	; (8018524 <tcp_receive+0x968>)
 80184f6:	68db      	ldr	r3, [r3, #12]
 80184f8:	4322      	orrs	r2, r4
 80184fa:	b292      	uxth	r2, r2
 80184fc:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80184fe:	4b09      	ldr	r3, [pc, #36]	; (8018524 <tcp_receive+0x968>)
 8018500:	891c      	ldrh	r4, [r3, #8]
 8018502:	4b08      	ldr	r3, [pc, #32]	; (8018524 <tcp_receive+0x968>)
 8018504:	68db      	ldr	r3, [r3, #12]
 8018506:	899b      	ldrh	r3, [r3, #12]
 8018508:	b29b      	uxth	r3, r3
 801850a:	4618      	mov	r0, r3
 801850c:	f7fb f982 	bl	8013814 <lwip_htons>
 8018510:	4603      	mov	r3, r0
 8018512:	f003 0303 	and.w	r3, r3, #3
 8018516:	2b00      	cmp	r3, #0
 8018518:	d00e      	beq.n	8018538 <tcp_receive+0x97c>
 801851a:	2301      	movs	r3, #1
 801851c:	e00d      	b.n	801853a <tcp_receive+0x97e>
 801851e:	bf00      	nop
 8018520:	2000cb38 	.word	0x2000cb38
 8018524:	2000cb18 	.word	0x2000cb18
 8018528:	2000cb42 	.word	0x2000cb42
 801852c:	08022ff0 	.word	0x08022ff0
 8018530:	080232bc 	.word	0x080232bc
 8018534:	08023034 	.word	0x08023034
 8018538:	2300      	movs	r3, #0
 801853a:	4423      	add	r3, r4
 801853c:	b29a      	uxth	r2, r3
 801853e:	4b95      	ldr	r3, [pc, #596]	; (8018794 <tcp_receive+0xbd8>)
 8018540:	801a      	strh	r2, [r3, #0]
              }
              prev = next;
 8018542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018544:	62bb      	str	r3, [r7, #40]	; 0x28
              next = next->next;
 8018546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018548:	681b      	ldr	r3, [r3, #0]
 801854a:	62fb      	str	r3, [r7, #44]	; 0x2c
              tcp_seg_free(prev);
 801854c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801854e:	f7fd fe14 	bl	801617a <tcp_seg_free>
            while (next &&
 8018552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018554:	2b00      	cmp	r3, #0
 8018556:	d00e      	beq.n	8018576 <tcp_receive+0x9ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8018558:	4b8e      	ldr	r3, [pc, #568]	; (8018794 <tcp_receive+0xbd8>)
 801855a:	881b      	ldrh	r3, [r3, #0]
 801855c:	461a      	mov	r2, r3
 801855e:	4b8e      	ldr	r3, [pc, #568]	; (8018798 <tcp_receive+0xbdc>)
 8018560:	681b      	ldr	r3, [r3, #0]
 8018562:	441a      	add	r2, r3
 8018564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018566:	68db      	ldr	r3, [r3, #12]
 8018568:	685b      	ldr	r3, [r3, #4]
 801856a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801856c:	8909      	ldrh	r1, [r1, #8]
 801856e:	440b      	add	r3, r1
 8018570:	1ad3      	subs	r3, r2, r3
            while (next &&
 8018572:	2b00      	cmp	r3, #0
 8018574:	da9d      	bge.n	80184b2 <tcp_receive+0x8f6>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8018576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018578:	2b00      	cmp	r3, #0
 801857a:	d057      	beq.n	801862c <tcp_receive+0xa70>
                TCP_SEQ_GT(seqno + tcplen,
 801857c:	4b85      	ldr	r3, [pc, #532]	; (8018794 <tcp_receive+0xbd8>)
 801857e:	881b      	ldrh	r3, [r3, #0]
 8018580:	461a      	mov	r2, r3
 8018582:	4b85      	ldr	r3, [pc, #532]	; (8018798 <tcp_receive+0xbdc>)
 8018584:	681b      	ldr	r3, [r3, #0]
 8018586:	441a      	add	r2, r3
 8018588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801858a:	68db      	ldr	r3, [r3, #12]
 801858c:	685b      	ldr	r3, [r3, #4]
 801858e:	1ad3      	subs	r3, r2, r3
            if (next &&
 8018590:	2b00      	cmp	r3, #0
 8018592:	dd4b      	ble.n	801862c <tcp_receive+0xa70>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8018594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018596:	68db      	ldr	r3, [r3, #12]
 8018598:	685b      	ldr	r3, [r3, #4]
 801859a:	b29a      	uxth	r2, r3
 801859c:	4b7e      	ldr	r3, [pc, #504]	; (8018798 <tcp_receive+0xbdc>)
 801859e:	681b      	ldr	r3, [r3, #0]
 80185a0:	b29b      	uxth	r3, r3
 80185a2:	1ad3      	subs	r3, r2, r3
 80185a4:	b29a      	uxth	r2, r3
 80185a6:	4b7d      	ldr	r3, [pc, #500]	; (801879c <tcp_receive+0xbe0>)
 80185a8:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80185aa:	4b7c      	ldr	r3, [pc, #496]	; (801879c <tcp_receive+0xbe0>)
 80185ac:	68db      	ldr	r3, [r3, #12]
 80185ae:	899b      	ldrh	r3, [r3, #12]
 80185b0:	b29b      	uxth	r3, r3
 80185b2:	4618      	mov	r0, r3
 80185b4:	f7fb f92e 	bl	8013814 <lwip_htons>
 80185b8:	4603      	mov	r3, r0
 80185ba:	f003 0302 	and.w	r3, r3, #2
 80185be:	2b00      	cmp	r3, #0
 80185c0:	d005      	beq.n	80185ce <tcp_receive+0xa12>
                inseg.len -= 1;
 80185c2:	4b76      	ldr	r3, [pc, #472]	; (801879c <tcp_receive+0xbe0>)
 80185c4:	891b      	ldrh	r3, [r3, #8]
 80185c6:	3b01      	subs	r3, #1
 80185c8:	b29a      	uxth	r2, r3
 80185ca:	4b74      	ldr	r3, [pc, #464]	; (801879c <tcp_receive+0xbe0>)
 80185cc:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80185ce:	4b73      	ldr	r3, [pc, #460]	; (801879c <tcp_receive+0xbe0>)
 80185d0:	685a      	ldr	r2, [r3, #4]
 80185d2:	4b72      	ldr	r3, [pc, #456]	; (801879c <tcp_receive+0xbe0>)
 80185d4:	891b      	ldrh	r3, [r3, #8]
 80185d6:	4619      	mov	r1, r3
 80185d8:	4610      	mov	r0, r2
 80185da:	f7fc f941 	bl	8014860 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80185de:	4b6f      	ldr	r3, [pc, #444]	; (801879c <tcp_receive+0xbe0>)
 80185e0:	891c      	ldrh	r4, [r3, #8]
 80185e2:	4b6e      	ldr	r3, [pc, #440]	; (801879c <tcp_receive+0xbe0>)
 80185e4:	68db      	ldr	r3, [r3, #12]
 80185e6:	899b      	ldrh	r3, [r3, #12]
 80185e8:	b29b      	uxth	r3, r3
 80185ea:	4618      	mov	r0, r3
 80185ec:	f7fb f912 	bl	8013814 <lwip_htons>
 80185f0:	4603      	mov	r3, r0
 80185f2:	f003 0303 	and.w	r3, r3, #3
 80185f6:	2b00      	cmp	r3, #0
 80185f8:	d001      	beq.n	80185fe <tcp_receive+0xa42>
 80185fa:	2301      	movs	r3, #1
 80185fc:	e000      	b.n	8018600 <tcp_receive+0xa44>
 80185fe:	2300      	movs	r3, #0
 8018600:	4423      	add	r3, r4
 8018602:	b29a      	uxth	r2, r3
 8018604:	4b63      	ldr	r3, [pc, #396]	; (8018794 <tcp_receive+0xbd8>)
 8018606:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8018608:	4b62      	ldr	r3, [pc, #392]	; (8018794 <tcp_receive+0xbd8>)
 801860a:	881b      	ldrh	r3, [r3, #0]
 801860c:	461a      	mov	r2, r3
 801860e:	4b62      	ldr	r3, [pc, #392]	; (8018798 <tcp_receive+0xbdc>)
 8018610:	681b      	ldr	r3, [r3, #0]
 8018612:	441a      	add	r2, r3
 8018614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018616:	68db      	ldr	r3, [r3, #12]
 8018618:	685b      	ldr	r3, [r3, #4]
 801861a:	429a      	cmp	r2, r3
 801861c:	d006      	beq.n	801862c <tcp_receive+0xa70>
 801861e:	4b60      	ldr	r3, [pc, #384]	; (80187a0 <tcp_receive+0xbe4>)
 8018620:	f240 52af 	movw	r2, #1455	; 0x5af
 8018624:	495f      	ldr	r1, [pc, #380]	; (80187a4 <tcp_receive+0xbe8>)
 8018626:	4860      	ldr	r0, [pc, #384]	; (80187a8 <tcp_receive+0xbec>)
 8018628:	f007 fb9a 	bl	801fd60 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801862c:	687b      	ldr	r3, [r7, #4]
 801862e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018630:	671a      	str	r2, [r3, #112]	; 0x70
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8018632:	4b58      	ldr	r3, [pc, #352]	; (8018794 <tcp_receive+0xbd8>)
 8018634:	881b      	ldrh	r3, [r3, #0]
 8018636:	461a      	mov	r2, r3
 8018638:	4b57      	ldr	r3, [pc, #348]	; (8018798 <tcp_receive+0xbdc>)
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	441a      	add	r2, r3
 801863e:	687b      	ldr	r3, [r7, #4]
 8018640:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8018642:	687b      	ldr	r3, [r7, #4]
 8018644:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8018646:	4b53      	ldr	r3, [pc, #332]	; (8018794 <tcp_receive+0xbd8>)
 8018648:	881b      	ldrh	r3, [r3, #0]
 801864a:	429a      	cmp	r2, r3
 801864c:	d206      	bcs.n	801865c <tcp_receive+0xaa0>
 801864e:	4b54      	ldr	r3, [pc, #336]	; (80187a0 <tcp_receive+0xbe4>)
 8018650:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8018654:	4955      	ldr	r1, [pc, #340]	; (80187ac <tcp_receive+0xbf0>)
 8018656:	4854      	ldr	r0, [pc, #336]	; (80187a8 <tcp_receive+0xbec>)
 8018658:	f007 fb82 	bl	801fd60 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801865c:	687b      	ldr	r3, [r7, #4]
 801865e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8018660:	4b4c      	ldr	r3, [pc, #304]	; (8018794 <tcp_receive+0xbd8>)
 8018662:	881b      	ldrh	r3, [r3, #0]
 8018664:	1ad3      	subs	r3, r2, r3
 8018666:	b29a      	uxth	r2, r3
 8018668:	687b      	ldr	r3, [r7, #4]
 801866a:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801866c:	6878      	ldr	r0, [r7, #4]
 801866e:	f7fd f8f7 	bl	8015860 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8018672:	4b4a      	ldr	r3, [pc, #296]	; (801879c <tcp_receive+0xbe0>)
 8018674:	685b      	ldr	r3, [r3, #4]
 8018676:	891b      	ldrh	r3, [r3, #8]
 8018678:	2b00      	cmp	r3, #0
 801867a:	d006      	beq.n	801868a <tcp_receive+0xace>
          recv_data = inseg.p;
 801867c:	4b47      	ldr	r3, [pc, #284]	; (801879c <tcp_receive+0xbe0>)
 801867e:	685b      	ldr	r3, [r3, #4]
 8018680:	4a4b      	ldr	r2, [pc, #300]	; (80187b0 <tcp_receive+0xbf4>)
 8018682:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8018684:	4b45      	ldr	r3, [pc, #276]	; (801879c <tcp_receive+0xbe0>)
 8018686:	2200      	movs	r2, #0
 8018688:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801868a:	4b44      	ldr	r3, [pc, #272]	; (801879c <tcp_receive+0xbe0>)
 801868c:	68db      	ldr	r3, [r3, #12]
 801868e:	899b      	ldrh	r3, [r3, #12]
 8018690:	b29b      	uxth	r3, r3
 8018692:	4618      	mov	r0, r3
 8018694:	f7fb f8be 	bl	8013814 <lwip_htons>
 8018698:	4603      	mov	r3, r0
 801869a:	f003 0301 	and.w	r3, r3, #1
 801869e:	2b00      	cmp	r3, #0
 80186a0:	f000 80b4 	beq.w	801880c <tcp_receive+0xc50>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80186a4:	4b43      	ldr	r3, [pc, #268]	; (80187b4 <tcp_receive+0xbf8>)
 80186a6:	781b      	ldrb	r3, [r3, #0]
 80186a8:	f043 0320 	orr.w	r3, r3, #32
 80186ac:	b2da      	uxtb	r2, r3
 80186ae:	4b41      	ldr	r3, [pc, #260]	; (80187b4 <tcp_receive+0xbf8>)
 80186b0:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80186b2:	e0ab      	b.n	801880c <tcp_receive+0xc50>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          cseg = pcb->ooseq;
 80186b4:	687b      	ldr	r3, [r7, #4]
 80186b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80186b8:	60fb      	str	r3, [r7, #12]
          seqno = pcb->ooseq->tcphdr->seqno;
 80186ba:	687b      	ldr	r3, [r7, #4]
 80186bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80186be:	68db      	ldr	r3, [r3, #12]
 80186c0:	685b      	ldr	r3, [r3, #4]
 80186c2:	4a35      	ldr	r2, [pc, #212]	; (8018798 <tcp_receive+0xbdc>)
 80186c4:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80186c6:	68fb      	ldr	r3, [r7, #12]
 80186c8:	891b      	ldrh	r3, [r3, #8]
 80186ca:	461c      	mov	r4, r3
 80186cc:	68fb      	ldr	r3, [r7, #12]
 80186ce:	68db      	ldr	r3, [r3, #12]
 80186d0:	899b      	ldrh	r3, [r3, #12]
 80186d2:	b29b      	uxth	r3, r3
 80186d4:	4618      	mov	r0, r3
 80186d6:	f7fb f89d 	bl	8013814 <lwip_htons>
 80186da:	4603      	mov	r3, r0
 80186dc:	f003 0303 	and.w	r3, r3, #3
 80186e0:	2b00      	cmp	r3, #0
 80186e2:	d001      	beq.n	80186e8 <tcp_receive+0xb2c>
 80186e4:	2301      	movs	r3, #1
 80186e6:	e000      	b.n	80186ea <tcp_receive+0xb2e>
 80186e8:	2300      	movs	r3, #0
 80186ea:	191a      	adds	r2, r3, r4
 80186ec:	687b      	ldr	r3, [r7, #4]
 80186ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80186f0:	441a      	add	r2, r3
 80186f2:	687b      	ldr	r3, [r7, #4]
 80186f4:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80186f6:	687b      	ldr	r3, [r7, #4]
 80186f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80186fa:	461c      	mov	r4, r3
 80186fc:	68fb      	ldr	r3, [r7, #12]
 80186fe:	891b      	ldrh	r3, [r3, #8]
 8018700:	461d      	mov	r5, r3
 8018702:	68fb      	ldr	r3, [r7, #12]
 8018704:	68db      	ldr	r3, [r3, #12]
 8018706:	899b      	ldrh	r3, [r3, #12]
 8018708:	b29b      	uxth	r3, r3
 801870a:	4618      	mov	r0, r3
 801870c:	f7fb f882 	bl	8013814 <lwip_htons>
 8018710:	4603      	mov	r3, r0
 8018712:	f003 0303 	and.w	r3, r3, #3
 8018716:	2b00      	cmp	r3, #0
 8018718:	d001      	beq.n	801871e <tcp_receive+0xb62>
 801871a:	2301      	movs	r3, #1
 801871c:	e000      	b.n	8018720 <tcp_receive+0xb64>
 801871e:	2300      	movs	r3, #0
 8018720:	442b      	add	r3, r5
 8018722:	429c      	cmp	r4, r3
 8018724:	d206      	bcs.n	8018734 <tcp_receive+0xb78>
 8018726:	4b1e      	ldr	r3, [pc, #120]	; (80187a0 <tcp_receive+0xbe4>)
 8018728:	f240 52de 	movw	r2, #1502	; 0x5de
 801872c:	4922      	ldr	r1, [pc, #136]	; (80187b8 <tcp_receive+0xbfc>)
 801872e:	481e      	ldr	r0, [pc, #120]	; (80187a8 <tcp_receive+0xbec>)
 8018730:	f007 fb16 	bl	801fd60 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8018734:	68fb      	ldr	r3, [r7, #12]
 8018736:	891b      	ldrh	r3, [r3, #8]
 8018738:	461c      	mov	r4, r3
 801873a:	68fb      	ldr	r3, [r7, #12]
 801873c:	68db      	ldr	r3, [r3, #12]
 801873e:	899b      	ldrh	r3, [r3, #12]
 8018740:	b29b      	uxth	r3, r3
 8018742:	4618      	mov	r0, r3
 8018744:	f7fb f866 	bl	8013814 <lwip_htons>
 8018748:	4603      	mov	r3, r0
 801874a:	f003 0303 	and.w	r3, r3, #3
 801874e:	2b00      	cmp	r3, #0
 8018750:	d001      	beq.n	8018756 <tcp_receive+0xb9a>
 8018752:	2301      	movs	r3, #1
 8018754:	e000      	b.n	8018758 <tcp_receive+0xb9c>
 8018756:	2300      	movs	r3, #0
 8018758:	1919      	adds	r1, r3, r4
 801875a:	687b      	ldr	r3, [r7, #4]
 801875c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801875e:	b28b      	uxth	r3, r1
 8018760:	1ad3      	subs	r3, r2, r3
 8018762:	b29a      	uxth	r2, r3
 8018764:	687b      	ldr	r3, [r7, #4]
 8018766:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8018768:	6878      	ldr	r0, [r7, #4]
 801876a:	f7fd f879 	bl	8015860 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801876e:	68fb      	ldr	r3, [r7, #12]
 8018770:	685b      	ldr	r3, [r3, #4]
 8018772:	891b      	ldrh	r3, [r3, #8]
 8018774:	2b00      	cmp	r3, #0
 8018776:	d028      	beq.n	80187ca <tcp_receive+0xc0e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8018778:	4b0d      	ldr	r3, [pc, #52]	; (80187b0 <tcp_receive+0xbf4>)
 801877a:	681b      	ldr	r3, [r3, #0]
 801877c:	2b00      	cmp	r3, #0
 801877e:	d01d      	beq.n	80187bc <tcp_receive+0xc00>
              pbuf_cat(recv_data, cseg->p);
 8018780:	4b0b      	ldr	r3, [pc, #44]	; (80187b0 <tcp_receive+0xbf4>)
 8018782:	681a      	ldr	r2, [r3, #0]
 8018784:	68fb      	ldr	r3, [r7, #12]
 8018786:	685b      	ldr	r3, [r3, #4]
 8018788:	4619      	mov	r1, r3
 801878a:	4610      	mov	r0, r2
 801878c:	f7fc fab6 	bl	8014cfc <pbuf_cat>
 8018790:	e018      	b.n	80187c4 <tcp_receive+0xc08>
 8018792:	bf00      	nop
 8018794:	2000cb42 	.word	0x2000cb42
 8018798:	2000cb38 	.word	0x2000cb38
 801879c:	2000cb18 	.word	0x2000cb18
 80187a0:	08022ff0 	.word	0x08022ff0
 80187a4:	080232f4 	.word	0x080232f4
 80187a8:	08023034 	.word	0x08023034
 80187ac:	08023330 	.word	0x08023330
 80187b0:	2000cb48 	.word	0x2000cb48
 80187b4:	2000cb45 	.word	0x2000cb45
 80187b8:	08023350 	.word	0x08023350
            } else {
              recv_data = cseg->p;
 80187bc:	68fb      	ldr	r3, [r7, #12]
 80187be:	685b      	ldr	r3, [r3, #4]
 80187c0:	4a71      	ldr	r2, [pc, #452]	; (8018988 <tcp_receive+0xdcc>)
 80187c2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80187c4:	68fb      	ldr	r3, [r7, #12]
 80187c6:	2200      	movs	r2, #0
 80187c8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80187ca:	68fb      	ldr	r3, [r7, #12]
 80187cc:	68db      	ldr	r3, [r3, #12]
 80187ce:	899b      	ldrh	r3, [r3, #12]
 80187d0:	b29b      	uxth	r3, r3
 80187d2:	4618      	mov	r0, r3
 80187d4:	f7fb f81e 	bl	8013814 <lwip_htons>
 80187d8:	4603      	mov	r3, r0
 80187da:	f003 0301 	and.w	r3, r3, #1
 80187de:	2b00      	cmp	r3, #0
 80187e0:	d00d      	beq.n	80187fe <tcp_receive+0xc42>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80187e2:	4b6a      	ldr	r3, [pc, #424]	; (801898c <tcp_receive+0xdd0>)
 80187e4:	781b      	ldrb	r3, [r3, #0]
 80187e6:	f043 0320 	orr.w	r3, r3, #32
 80187ea:	b2da      	uxtb	r2, r3
 80187ec:	4b67      	ldr	r3, [pc, #412]	; (801898c <tcp_receive+0xdd0>)
 80187ee:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80187f0:	687b      	ldr	r3, [r7, #4]
 80187f2:	7d1b      	ldrb	r3, [r3, #20]
 80187f4:	2b04      	cmp	r3, #4
 80187f6:	d102      	bne.n	80187fe <tcp_receive+0xc42>
              pcb->state = CLOSE_WAIT;
 80187f8:	687b      	ldr	r3, [r7, #4]
 80187fa:	2207      	movs	r2, #7
 80187fc:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80187fe:	68fb      	ldr	r3, [r7, #12]
 8018800:	681a      	ldr	r2, [r3, #0]
 8018802:	687b      	ldr	r3, [r7, #4]
 8018804:	671a      	str	r2, [r3, #112]	; 0x70
          tcp_seg_free(cseg);
 8018806:	68f8      	ldr	r0, [r7, #12]
 8018808:	f7fd fcb7 	bl	801617a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801880c:	687b      	ldr	r3, [r7, #4]
 801880e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018810:	2b00      	cmp	r3, #0
 8018812:	d008      	beq.n	8018826 <tcp_receive+0xc6a>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8018814:	687b      	ldr	r3, [r7, #4]
 8018816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018818:	68db      	ldr	r3, [r3, #12]
 801881a:	685a      	ldr	r2, [r3, #4]
 801881c:	687b      	ldr	r3, [r7, #4]
 801881e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8018820:	429a      	cmp	r2, r3
 8018822:	f43f af47 	beq.w	80186b4 <tcp_receive+0xaf8>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8018826:	687b      	ldr	r3, [r7, #4]
 8018828:	7e9b      	ldrb	r3, [r3, #26]
 801882a:	f003 0301 	and.w	r3, r3, #1
 801882e:	2b00      	cmp	r3, #0
 8018830:	d00e      	beq.n	8018850 <tcp_receive+0xc94>
 8018832:	687b      	ldr	r3, [r7, #4]
 8018834:	7e9b      	ldrb	r3, [r3, #26]
 8018836:	f023 0301 	bic.w	r3, r3, #1
 801883a:	b2da      	uxtb	r2, r3
 801883c:	687b      	ldr	r3, [r7, #4]
 801883e:	769a      	strb	r2, [r3, #26]
 8018840:	687b      	ldr	r3, [r7, #4]
 8018842:	7e9b      	ldrb	r3, [r3, #26]
 8018844:	f043 0302 	orr.w	r3, r3, #2
 8018848:	b2da      	uxtb	r2, r3
 801884a:	687b      	ldr	r3, [r7, #4]
 801884c:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801884e:	e181      	b.n	8018b54 <tcp_receive+0xf98>
        tcp_ack(pcb);
 8018850:	687b      	ldr	r3, [r7, #4]
 8018852:	7e9b      	ldrb	r3, [r3, #26]
 8018854:	f043 0301 	orr.w	r3, r3, #1
 8018858:	b2da      	uxtb	r2, r3
 801885a:	687b      	ldr	r3, [r7, #4]
 801885c:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801885e:	e179      	b.n	8018b54 <tcp_receive+0xf98>
        }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      } else {
        /* We get here if the incoming segment is out-of-sequence. */
        tcp_send_empty_ack(pcb);
 8018860:	6878      	ldr	r0, [r7, #4]
 8018862:	f001 f8c5 	bl	80199f0 <tcp_send_empty_ack>
#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8018866:	687b      	ldr	r3, [r7, #4]
 8018868:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801886a:	2b00      	cmp	r3, #0
 801886c:	d106      	bne.n	801887c <tcp_receive+0xcc0>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801886e:	4848      	ldr	r0, [pc, #288]	; (8018990 <tcp_receive+0xdd4>)
 8018870:	f7fd fc9b 	bl	80161aa <tcp_seg_copy>
 8018874:	4602      	mov	r2, r0
 8018876:	687b      	ldr	r3, [r7, #4]
 8018878:	671a      	str	r2, [r3, #112]	; 0x70
      if (pcb->rcv_nxt == seqno) {
 801887a:	e16b      	b.n	8018b54 <tcp_receive+0xf98>

             If the incoming segment has the same sequence number as a
             segment on the ->ooseq queue, we discard the segment that
             contains less data. */

          prev = NULL;
 801887c:	2300      	movs	r3, #0
 801887e:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8018880:	687b      	ldr	r3, [r7, #4]
 8018882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018884:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018886:	e150      	b.n	8018b2a <tcp_receive+0xf6e>
            if (seqno == next->tcphdr->seqno) {
 8018888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801888a:	68db      	ldr	r3, [r3, #12]
 801888c:	685a      	ldr	r2, [r3, #4]
 801888e:	4b41      	ldr	r3, [pc, #260]	; (8018994 <tcp_receive+0xdd8>)
 8018890:	681b      	ldr	r3, [r3, #0]
 8018892:	429a      	cmp	r2, r3
 8018894:	d11d      	bne.n	80188d2 <tcp_receive+0xd16>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8018896:	4b3e      	ldr	r3, [pc, #248]	; (8018990 <tcp_receive+0xdd4>)
 8018898:	891a      	ldrh	r2, [r3, #8]
 801889a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801889c:	891b      	ldrh	r3, [r3, #8]
 801889e:	429a      	cmp	r2, r3
 80188a0:	f240 8148 	bls.w	8018b34 <tcp_receive+0xf78>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                cseg = tcp_seg_copy(&inseg);
 80188a4:	483a      	ldr	r0, [pc, #232]	; (8018990 <tcp_receive+0xdd4>)
 80188a6:	f7fd fc80 	bl	80161aa <tcp_seg_copy>
 80188aa:	60f8      	str	r0, [r7, #12]
                if (cseg != NULL) {
 80188ac:	68fb      	ldr	r3, [r7, #12]
 80188ae:	2b00      	cmp	r3, #0
 80188b0:	f000 8142 	beq.w	8018b38 <tcp_receive+0xf7c>
                  if (prev != NULL) {
 80188b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188b6:	2b00      	cmp	r3, #0
 80188b8:	d003      	beq.n	80188c2 <tcp_receive+0xd06>
                    prev->next = cseg;
 80188ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188bc:	68fa      	ldr	r2, [r7, #12]
 80188be:	601a      	str	r2, [r3, #0]
 80188c0:	e002      	b.n	80188c8 <tcp_receive+0xd0c>
                  } else {
                    pcb->ooseq = cseg;
 80188c2:	687b      	ldr	r3, [r7, #4]
 80188c4:	68fa      	ldr	r2, [r7, #12]
 80188c6:	671a      	str	r2, [r3, #112]	; 0x70
                  }
                  tcp_oos_insert_segment(cseg, next);
 80188c8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80188ca:	68f8      	ldr	r0, [r7, #12]
 80188cc:	f7ff f900 	bl	8017ad0 <tcp_oos_insert_segment>
                }
                break;
 80188d0:	e132      	b.n	8018b38 <tcp_receive+0xf7c>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80188d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188d4:	2b00      	cmp	r3, #0
 80188d6:	d117      	bne.n	8018908 <tcp_receive+0xd4c>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80188d8:	4b2e      	ldr	r3, [pc, #184]	; (8018994 <tcp_receive+0xdd8>)
 80188da:	681a      	ldr	r2, [r3, #0]
 80188dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80188de:	68db      	ldr	r3, [r3, #12]
 80188e0:	685b      	ldr	r3, [r3, #4]
 80188e2:	1ad3      	subs	r3, r2, r3
 80188e4:	2b00      	cmp	r3, #0
 80188e6:	da57      	bge.n	8018998 <tcp_receive+0xddc>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  cseg = tcp_seg_copy(&inseg);
 80188e8:	4829      	ldr	r0, [pc, #164]	; (8018990 <tcp_receive+0xdd4>)
 80188ea:	f7fd fc5e 	bl	80161aa <tcp_seg_copy>
 80188ee:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 80188f0:	68fb      	ldr	r3, [r7, #12]
 80188f2:	2b00      	cmp	r3, #0
 80188f4:	f000 8122 	beq.w	8018b3c <tcp_receive+0xf80>
                    pcb->ooseq = cseg;
 80188f8:	687b      	ldr	r3, [r7, #4]
 80188fa:	68fa      	ldr	r2, [r7, #12]
 80188fc:	671a      	str	r2, [r3, #112]	; 0x70
                    tcp_oos_insert_segment(cseg, next);
 80188fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018900:	68f8      	ldr	r0, [r7, #12]
 8018902:	f7ff f8e5 	bl	8017ad0 <tcp_oos_insert_segment>
                  }
                  break;
 8018906:	e119      	b.n	8018b3c <tcp_receive+0xf80>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 8018908:	4b22      	ldr	r3, [pc, #136]	; (8018994 <tcp_receive+0xdd8>)
 801890a:	681a      	ldr	r2, [r3, #0]
 801890c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801890e:	68db      	ldr	r3, [r3, #12]
 8018910:	685b      	ldr	r3, [r3, #4]
 8018912:	1ad3      	subs	r3, r2, r3
 8018914:	3b01      	subs	r3, #1
 8018916:	2b00      	cmp	r3, #0
 8018918:	db3e      	blt.n	8018998 <tcp_receive+0xddc>
 801891a:	4b1e      	ldr	r3, [pc, #120]	; (8018994 <tcp_receive+0xdd8>)
 801891c:	681a      	ldr	r2, [r3, #0]
 801891e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018920:	68db      	ldr	r3, [r3, #12]
 8018922:	685b      	ldr	r3, [r3, #4]
 8018924:	1ad3      	subs	r3, r2, r3
 8018926:	3301      	adds	r3, #1
 8018928:	2b00      	cmp	r3, #0
 801892a:	dc35      	bgt.n	8018998 <tcp_receive+0xddc>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  cseg = tcp_seg_copy(&inseg);
 801892c:	4818      	ldr	r0, [pc, #96]	; (8018990 <tcp_receive+0xdd4>)
 801892e:	f7fd fc3c 	bl	80161aa <tcp_seg_copy>
 8018932:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 8018934:	68fb      	ldr	r3, [r7, #12]
 8018936:	2b00      	cmp	r3, #0
 8018938:	f000 8102 	beq.w	8018b40 <tcp_receive+0xf84>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801893c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801893e:	68db      	ldr	r3, [r3, #12]
 8018940:	685b      	ldr	r3, [r3, #4]
 8018942:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018944:	8912      	ldrh	r2, [r2, #8]
 8018946:	441a      	add	r2, r3
 8018948:	4b12      	ldr	r3, [pc, #72]	; (8018994 <tcp_receive+0xdd8>)
 801894a:	681b      	ldr	r3, [r3, #0]
 801894c:	1ad3      	subs	r3, r2, r3
 801894e:	2b00      	cmp	r3, #0
 8018950:	dd12      	ble.n	8018978 <tcp_receive+0xdbc>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8018952:	4b10      	ldr	r3, [pc, #64]	; (8018994 <tcp_receive+0xdd8>)
 8018954:	681b      	ldr	r3, [r3, #0]
 8018956:	b29a      	uxth	r2, r3
 8018958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801895a:	68db      	ldr	r3, [r3, #12]
 801895c:	685b      	ldr	r3, [r3, #4]
 801895e:	b29b      	uxth	r3, r3
 8018960:	1ad3      	subs	r3, r2, r3
 8018962:	b29a      	uxth	r2, r3
 8018964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018966:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8018968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801896a:	685a      	ldr	r2, [r3, #4]
 801896c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801896e:	891b      	ldrh	r3, [r3, #8]
 8018970:	4619      	mov	r1, r3
 8018972:	4610      	mov	r0, r2
 8018974:	f7fb ff74 	bl	8014860 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8018978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801897a:	68fa      	ldr	r2, [r7, #12]
 801897c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801897e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018980:	68f8      	ldr	r0, [r7, #12]
 8018982:	f7ff f8a5 	bl	8017ad0 <tcp_oos_insert_segment>
                  }
                  break;
 8018986:	e0db      	b.n	8018b40 <tcp_receive+0xf84>
 8018988:	2000cb48 	.word	0x2000cb48
 801898c:	2000cb45 	.word	0x2000cb45
 8018990:	2000cb18 	.word	0x2000cb18
 8018994:	2000cb38 	.word	0x2000cb38
                }
              }
              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8018998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801899a:	681b      	ldr	r3, [r3, #0]
 801899c:	2b00      	cmp	r3, #0
 801899e:	f040 80bf 	bne.w	8018b20 <tcp_receive+0xf64>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80189a2:	4b7c      	ldr	r3, [pc, #496]	; (8018b94 <tcp_receive+0xfd8>)
 80189a4:	681a      	ldr	r2, [r3, #0]
 80189a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80189a8:	68db      	ldr	r3, [r3, #12]
 80189aa:	685b      	ldr	r3, [r3, #4]
 80189ac:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80189ae:	2b00      	cmp	r3, #0
 80189b0:	f340 80b6 	ble.w	8018b20 <tcp_receive+0xf64>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80189b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80189b6:	68db      	ldr	r3, [r3, #12]
 80189b8:	899b      	ldrh	r3, [r3, #12]
 80189ba:	b29b      	uxth	r3, r3
 80189bc:	4618      	mov	r0, r3
 80189be:	f7fa ff29 	bl	8013814 <lwip_htons>
 80189c2:	4603      	mov	r3, r0
 80189c4:	f003 0301 	and.w	r3, r3, #1
 80189c8:	2b00      	cmp	r3, #0
 80189ca:	f040 80bb 	bne.w	8018b44 <tcp_receive+0xf88>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80189ce:	4872      	ldr	r0, [pc, #456]	; (8018b98 <tcp_receive+0xfdc>)
 80189d0:	f7fd fbeb 	bl	80161aa <tcp_seg_copy>
 80189d4:	4602      	mov	r2, r0
 80189d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80189d8:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80189da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80189dc:	681b      	ldr	r3, [r3, #0]
 80189de:	2b00      	cmp	r3, #0
 80189e0:	f000 80b2 	beq.w	8018b48 <tcp_receive+0xf8c>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80189e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80189e6:	68db      	ldr	r3, [r3, #12]
 80189e8:	685b      	ldr	r3, [r3, #4]
 80189ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80189ec:	8912      	ldrh	r2, [r2, #8]
 80189ee:	441a      	add	r2, r3
 80189f0:	4b68      	ldr	r3, [pc, #416]	; (8018b94 <tcp_receive+0xfd8>)
 80189f2:	681b      	ldr	r3, [r3, #0]
 80189f4:	1ad3      	subs	r3, r2, r3
 80189f6:	2b00      	cmp	r3, #0
 80189f8:	dd12      	ble.n	8018a20 <tcp_receive+0xe64>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80189fa:	4b66      	ldr	r3, [pc, #408]	; (8018b94 <tcp_receive+0xfd8>)
 80189fc:	681b      	ldr	r3, [r3, #0]
 80189fe:	b29a      	uxth	r2, r3
 8018a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a02:	68db      	ldr	r3, [r3, #12]
 8018a04:	685b      	ldr	r3, [r3, #4]
 8018a06:	b29b      	uxth	r3, r3
 8018a08:	1ad3      	subs	r3, r2, r3
 8018a0a:	b29a      	uxth	r2, r3
 8018a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a0e:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8018a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a12:	685a      	ldr	r2, [r3, #4]
 8018a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a16:	891b      	ldrh	r3, [r3, #8]
 8018a18:	4619      	mov	r1, r3
 8018a1a:	4610      	mov	r0, r2
 8018a1c:	f7fb ff20 	bl	8014860 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8018a20:	4b5e      	ldr	r3, [pc, #376]	; (8018b9c <tcp_receive+0xfe0>)
 8018a22:	881b      	ldrh	r3, [r3, #0]
 8018a24:	461a      	mov	r2, r3
 8018a26:	4b5b      	ldr	r3, [pc, #364]	; (8018b94 <tcp_receive+0xfd8>)
 8018a28:	681b      	ldr	r3, [r3, #0]
 8018a2a:	441a      	add	r2, r3
 8018a2c:	687b      	ldr	r3, [r7, #4]
 8018a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018a30:	6879      	ldr	r1, [r7, #4]
 8018a32:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018a34:	440b      	add	r3, r1
 8018a36:	1ad3      	subs	r3, r2, r3
 8018a38:	2b00      	cmp	r3, #0
 8018a3a:	f340 8085 	ble.w	8018b48 <tcp_receive+0xf8c>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8018a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a40:	681b      	ldr	r3, [r3, #0]
 8018a42:	68db      	ldr	r3, [r3, #12]
 8018a44:	899b      	ldrh	r3, [r3, #12]
 8018a46:	b29b      	uxth	r3, r3
 8018a48:	4618      	mov	r0, r3
 8018a4a:	f7fa fee3 	bl	8013814 <lwip_htons>
 8018a4e:	4603      	mov	r3, r0
 8018a50:	f003 0301 	and.w	r3, r3, #1
 8018a54:	2b00      	cmp	r3, #0
 8018a56:	d01e      	beq.n	8018a96 <tcp_receive+0xeda>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8018a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a5a:	681b      	ldr	r3, [r3, #0]
 8018a5c:	68db      	ldr	r3, [r3, #12]
 8018a5e:	899b      	ldrh	r3, [r3, #12]
 8018a60:	b29b      	uxth	r3, r3
 8018a62:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8018a66:	b29c      	uxth	r4, r3
 8018a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a6a:	681b      	ldr	r3, [r3, #0]
 8018a6c:	68db      	ldr	r3, [r3, #12]
 8018a6e:	899b      	ldrh	r3, [r3, #12]
 8018a70:	b29b      	uxth	r3, r3
 8018a72:	4618      	mov	r0, r3
 8018a74:	f7fa fece 	bl	8013814 <lwip_htons>
 8018a78:	4603      	mov	r3, r0
 8018a7a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8018a7e:	b29b      	uxth	r3, r3
 8018a80:	4618      	mov	r0, r3
 8018a82:	f7fa fec7 	bl	8013814 <lwip_htons>
 8018a86:	4603      	mov	r3, r0
 8018a88:	461a      	mov	r2, r3
 8018a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a8c:	681b      	ldr	r3, [r3, #0]
 8018a8e:	68db      	ldr	r3, [r3, #12]
 8018a90:	4322      	orrs	r2, r4
 8018a92:	b292      	uxth	r2, r2
 8018a94:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8018a96:	687b      	ldr	r3, [r7, #4]
 8018a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018a9a:	b29a      	uxth	r2, r3
 8018a9c:	687b      	ldr	r3, [r7, #4]
 8018a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018aa0:	4413      	add	r3, r2
 8018aa2:	b299      	uxth	r1, r3
 8018aa4:	4b3b      	ldr	r3, [pc, #236]	; (8018b94 <tcp_receive+0xfd8>)
 8018aa6:	681b      	ldr	r3, [r3, #0]
 8018aa8:	b29a      	uxth	r2, r3
 8018aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018aac:	681b      	ldr	r3, [r3, #0]
 8018aae:	1a8a      	subs	r2, r1, r2
 8018ab0:	b292      	uxth	r2, r2
 8018ab2:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8018ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ab6:	681b      	ldr	r3, [r3, #0]
 8018ab8:	685a      	ldr	r2, [r3, #4]
 8018aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018abc:	681b      	ldr	r3, [r3, #0]
 8018abe:	891b      	ldrh	r3, [r3, #8]
 8018ac0:	4619      	mov	r1, r3
 8018ac2:	4610      	mov	r0, r2
 8018ac4:	f7fb fecc 	bl	8014860 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8018ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018aca:	681b      	ldr	r3, [r3, #0]
 8018acc:	891c      	ldrh	r4, [r3, #8]
 8018ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ad0:	681b      	ldr	r3, [r3, #0]
 8018ad2:	68db      	ldr	r3, [r3, #12]
 8018ad4:	899b      	ldrh	r3, [r3, #12]
 8018ad6:	b29b      	uxth	r3, r3
 8018ad8:	4618      	mov	r0, r3
 8018ada:	f7fa fe9b 	bl	8013814 <lwip_htons>
 8018ade:	4603      	mov	r3, r0
 8018ae0:	f003 0303 	and.w	r3, r3, #3
 8018ae4:	2b00      	cmp	r3, #0
 8018ae6:	d001      	beq.n	8018aec <tcp_receive+0xf30>
 8018ae8:	2301      	movs	r3, #1
 8018aea:	e000      	b.n	8018aee <tcp_receive+0xf32>
 8018aec:	2300      	movs	r3, #0
 8018aee:	4423      	add	r3, r4
 8018af0:	b29a      	uxth	r2, r3
 8018af2:	4b2a      	ldr	r3, [pc, #168]	; (8018b9c <tcp_receive+0xfe0>)
 8018af4:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018af6:	4b29      	ldr	r3, [pc, #164]	; (8018b9c <tcp_receive+0xfe0>)
 8018af8:	881b      	ldrh	r3, [r3, #0]
 8018afa:	461a      	mov	r2, r3
 8018afc:	4b25      	ldr	r3, [pc, #148]	; (8018b94 <tcp_receive+0xfd8>)
 8018afe:	681b      	ldr	r3, [r3, #0]
 8018b00:	441a      	add	r2, r3
 8018b02:	687b      	ldr	r3, [r7, #4]
 8018b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018b06:	6879      	ldr	r1, [r7, #4]
 8018b08:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018b0a:	440b      	add	r3, r1
 8018b0c:	429a      	cmp	r2, r3
 8018b0e:	d01b      	beq.n	8018b48 <tcp_receive+0xf8c>
 8018b10:	4b23      	ldr	r3, [pc, #140]	; (8018ba0 <tcp_receive+0xfe4>)
 8018b12:	f240 627b 	movw	r2, #1659	; 0x67b
 8018b16:	4923      	ldr	r1, [pc, #140]	; (8018ba4 <tcp_receive+0xfe8>)
 8018b18:	4823      	ldr	r0, [pc, #140]	; (8018ba8 <tcp_receive+0xfec>)
 8018b1a:	f007 f921 	bl	801fd60 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8018b1e:	e013      	b.n	8018b48 <tcp_receive+0xf8c>
              }
            }
            prev = next;
 8018b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b22:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8018b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b26:	681b      	ldr	r3, [r3, #0]
 8018b28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b2c:	2b00      	cmp	r3, #0
 8018b2e:	f47f aeab 	bne.w	8018888 <tcp_receive+0xccc>
      if (pcb->rcv_nxt == seqno) {
 8018b32:	e00f      	b.n	8018b54 <tcp_receive+0xf98>
                break;
 8018b34:	bf00      	nop
 8018b36:	e00d      	b.n	8018b54 <tcp_receive+0xf98>
                break;
 8018b38:	bf00      	nop
 8018b3a:	e00b      	b.n	8018b54 <tcp_receive+0xf98>
                  break;
 8018b3c:	bf00      	nop
 8018b3e:	e009      	b.n	8018b54 <tcp_receive+0xf98>
                  break;
 8018b40:	bf00      	nop
 8018b42:	e007      	b.n	8018b54 <tcp_receive+0xf98>
                  break;
 8018b44:	bf00      	nop
 8018b46:	e005      	b.n	8018b54 <tcp_receive+0xf98>
                break;
 8018b48:	bf00      	nop
      if (pcb->rcv_nxt == seqno) {
 8018b4a:	e003      	b.n	8018b54 <tcp_receive+0xf98>
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */
#endif /* TCP_QUEUE_OOSEQ */
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8018b4c:	6878      	ldr	r0, [r7, #4]
 8018b4e:	f000 ff4f 	bl	80199f0 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018b52:	e01a      	b.n	8018b8a <tcp_receive+0xfce>
 8018b54:	e019      	b.n	8018b8a <tcp_receive+0xfce>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8018b56:	4b0f      	ldr	r3, [pc, #60]	; (8018b94 <tcp_receive+0xfd8>)
 8018b58:	681a      	ldr	r2, [r3, #0]
 8018b5a:	687b      	ldr	r3, [r7, #4]
 8018b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018b5e:	1ad3      	subs	r3, r2, r3
 8018b60:	2b00      	cmp	r3, #0
 8018b62:	db0a      	blt.n	8018b7a <tcp_receive+0xfbe>
 8018b64:	4b0b      	ldr	r3, [pc, #44]	; (8018b94 <tcp_receive+0xfd8>)
 8018b66:	681a      	ldr	r2, [r3, #0]
 8018b68:	687b      	ldr	r3, [r7, #4]
 8018b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018b6c:	6879      	ldr	r1, [r7, #4]
 8018b6e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018b70:	440b      	add	r3, r1
 8018b72:	1ad3      	subs	r3, r2, r3
 8018b74:	3301      	adds	r3, #1
 8018b76:	2b00      	cmp	r3, #0
 8018b78:	dd07      	ble.n	8018b8a <tcp_receive+0xfce>
      tcp_ack_now(pcb);
 8018b7a:	687b      	ldr	r3, [r7, #4]
 8018b7c:	7e9b      	ldrb	r3, [r3, #26]
 8018b7e:	f043 0302 	orr.w	r3, r3, #2
 8018b82:	b2da      	uxtb	r2, r3
 8018b84:	687b      	ldr	r3, [r7, #4]
 8018b86:	769a      	strb	r2, [r3, #26]
    }
  }
}
 8018b88:	e7ff      	b.n	8018b8a <tcp_receive+0xfce>
 8018b8a:	bf00      	nop
 8018b8c:	3734      	adds	r7, #52	; 0x34
 8018b8e:	46bd      	mov	sp, r7
 8018b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018b92:	bf00      	nop
 8018b94:	2000cb38 	.word	0x2000cb38
 8018b98:	2000cb18 	.word	0x2000cb18
 8018b9c:	2000cb42 	.word	0x2000cb42
 8018ba0:	08022ff0 	.word	0x08022ff0
 8018ba4:	080232bc 	.word	0x080232bc
 8018ba8:	08023034 	.word	0x08023034

08018bac <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
 8018bac:	b480      	push	{r7}
 8018bae:	b083      	sub	sp, #12
 8018bb0:	af00      	add	r7, sp, #0
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 8018bb2:	4b18      	ldr	r3, [pc, #96]	; (8018c14 <tcp_getoptbyte+0x68>)
 8018bb4:	681b      	ldr	r3, [r3, #0]
 8018bb6:	2b00      	cmp	r3, #0
 8018bb8:	d005      	beq.n	8018bc6 <tcp_getoptbyte+0x1a>
 8018bba:	4b17      	ldr	r3, [pc, #92]	; (8018c18 <tcp_getoptbyte+0x6c>)
 8018bbc:	881a      	ldrh	r2, [r3, #0]
 8018bbe:	4b17      	ldr	r3, [pc, #92]	; (8018c1c <tcp_getoptbyte+0x70>)
 8018bc0:	881b      	ldrh	r3, [r3, #0]
 8018bc2:	429a      	cmp	r2, r3
 8018bc4:	d20e      	bcs.n	8018be4 <tcp_getoptbyte+0x38>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 8018bc6:	4b16      	ldr	r3, [pc, #88]	; (8018c20 <tcp_getoptbyte+0x74>)
 8018bc8:	681b      	ldr	r3, [r3, #0]
 8018bca:	3314      	adds	r3, #20
 8018bcc:	603b      	str	r3, [r7, #0]
    return opts[tcp_optidx++];
 8018bce:	4b12      	ldr	r3, [pc, #72]	; (8018c18 <tcp_getoptbyte+0x6c>)
 8018bd0:	881b      	ldrh	r3, [r3, #0]
 8018bd2:	1c5a      	adds	r2, r3, #1
 8018bd4:	b291      	uxth	r1, r2
 8018bd6:	4a10      	ldr	r2, [pc, #64]	; (8018c18 <tcp_getoptbyte+0x6c>)
 8018bd8:	8011      	strh	r1, [r2, #0]
 8018bda:	461a      	mov	r2, r3
 8018bdc:	683b      	ldr	r3, [r7, #0]
 8018bde:	4413      	add	r3, r2
 8018be0:	781b      	ldrb	r3, [r3, #0]
 8018be2:	e010      	b.n	8018c06 <tcp_getoptbyte+0x5a>
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 8018be4:	4b0c      	ldr	r3, [pc, #48]	; (8018c18 <tcp_getoptbyte+0x6c>)
 8018be6:	881b      	ldrh	r3, [r3, #0]
 8018be8:	1c5a      	adds	r2, r3, #1
 8018bea:	b291      	uxth	r1, r2
 8018bec:	4a0a      	ldr	r2, [pc, #40]	; (8018c18 <tcp_getoptbyte+0x6c>)
 8018bee:	8011      	strh	r1, [r2, #0]
 8018bf0:	b2da      	uxtb	r2, r3
 8018bf2:	4b0a      	ldr	r3, [pc, #40]	; (8018c1c <tcp_getoptbyte+0x70>)
 8018bf4:	881b      	ldrh	r3, [r3, #0]
 8018bf6:	b2db      	uxtb	r3, r3
 8018bf8:	1ad3      	subs	r3, r2, r3
 8018bfa:	71fb      	strb	r3, [r7, #7]
    return tcphdr_opt2[idx];
 8018bfc:	4b05      	ldr	r3, [pc, #20]	; (8018c14 <tcp_getoptbyte+0x68>)
 8018bfe:	681a      	ldr	r2, [r3, #0]
 8018c00:	79fb      	ldrb	r3, [r7, #7]
 8018c02:	4413      	add	r3, r2
 8018c04:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018c06:	4618      	mov	r0, r3
 8018c08:	370c      	adds	r7, #12
 8018c0a:	46bd      	mov	sp, r7
 8018c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c10:	4770      	bx	lr
 8018c12:	bf00      	nop
 8018c14:	2000cb30 	.word	0x2000cb30
 8018c18:	2000cb34 	.word	0x2000cb34
 8018c1c:	2000cb2e 	.word	0x2000cb2e
 8018c20:	2000cb28 	.word	0x2000cb28

08018c24 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8018c24:	b580      	push	{r7, lr}
 8018c26:	b084      	sub	sp, #16
 8018c28:	af00      	add	r7, sp, #0
 8018c2a:	6078      	str	r0, [r7, #4]
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8018c2c:	4b2d      	ldr	r3, [pc, #180]	; (8018ce4 <tcp_parseopt+0xc0>)
 8018c2e:	881b      	ldrh	r3, [r3, #0]
 8018c30:	2b00      	cmp	r3, #0
 8018c32:	d053      	beq.n	8018cdc <tcp_parseopt+0xb8>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018c34:	4b2c      	ldr	r3, [pc, #176]	; (8018ce8 <tcp_parseopt+0xc4>)
 8018c36:	2200      	movs	r2, #0
 8018c38:	801a      	strh	r2, [r3, #0]
 8018c3a:	e043      	b.n	8018cc4 <tcp_parseopt+0xa0>
      u8_t opt = tcp_getoptbyte();
 8018c3c:	f7ff ffb6 	bl	8018bac <tcp_getoptbyte>
 8018c40:	4603      	mov	r3, r0
 8018c42:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8018c44:	7bfb      	ldrb	r3, [r7, #15]
 8018c46:	2b01      	cmp	r3, #1
 8018c48:	d03c      	beq.n	8018cc4 <tcp_parseopt+0xa0>
 8018c4a:	2b02      	cmp	r3, #2
 8018c4c:	d002      	beq.n	8018c54 <tcp_parseopt+0x30>
 8018c4e:	2b00      	cmp	r3, #0
 8018c50:	d03f      	beq.n	8018cd2 <tcp_parseopt+0xae>
 8018c52:	e026      	b.n	8018ca2 <tcp_parseopt+0x7e>
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8018c54:	f7ff ffaa 	bl	8018bac <tcp_getoptbyte>
 8018c58:	4603      	mov	r3, r0
 8018c5a:	2b04      	cmp	r3, #4
 8018c5c:	d13b      	bne.n	8018cd6 <tcp_parseopt+0xb2>
 8018c5e:	4b22      	ldr	r3, [pc, #136]	; (8018ce8 <tcp_parseopt+0xc4>)
 8018c60:	881b      	ldrh	r3, [r3, #0]
 8018c62:	3302      	adds	r3, #2
 8018c64:	4a1f      	ldr	r2, [pc, #124]	; (8018ce4 <tcp_parseopt+0xc0>)
 8018c66:	8812      	ldrh	r2, [r2, #0]
 8018c68:	4293      	cmp	r3, r2
 8018c6a:	dc34      	bgt.n	8018cd6 <tcp_parseopt+0xb2>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 8018c6c:	f7ff ff9e 	bl	8018bac <tcp_getoptbyte>
 8018c70:	4603      	mov	r3, r0
 8018c72:	b29b      	uxth	r3, r3
 8018c74:	021b      	lsls	r3, r3, #8
 8018c76:	81bb      	strh	r3, [r7, #12]
        mss |= tcp_getoptbyte();
 8018c78:	f7ff ff98 	bl	8018bac <tcp_getoptbyte>
 8018c7c:	4603      	mov	r3, r0
 8018c7e:	b29a      	uxth	r2, r3
 8018c80:	89bb      	ldrh	r3, [r7, #12]
 8018c82:	4313      	orrs	r3, r2
 8018c84:	81bb      	strh	r3, [r7, #12]
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8018c86:	89bb      	ldrh	r3, [r7, #12]
 8018c88:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8018c8c:	d804      	bhi.n	8018c98 <tcp_parseopt+0x74>
 8018c8e:	89bb      	ldrh	r3, [r7, #12]
 8018c90:	2b00      	cmp	r3, #0
 8018c92:	d001      	beq.n	8018c98 <tcp_parseopt+0x74>
 8018c94:	89ba      	ldrh	r2, [r7, #12]
 8018c96:	e001      	b.n	8018c9c <tcp_parseopt+0x78>
 8018c98:	f44f 7206 	mov.w	r2, #536	; 0x218
 8018c9c:	687b      	ldr	r3, [r7, #4]
 8018c9e:	865a      	strh	r2, [r3, #50]	; 0x32
        break;
 8018ca0:	e010      	b.n	8018cc4 <tcp_parseopt+0xa0>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 8018ca2:	f7ff ff83 	bl	8018bac <tcp_getoptbyte>
 8018ca6:	4603      	mov	r3, r0
 8018ca8:	72fb      	strb	r3, [r7, #11]
        if (data < 2) {
 8018caa:	7afb      	ldrb	r3, [r7, #11]
 8018cac:	2b01      	cmp	r3, #1
 8018cae:	d914      	bls.n	8018cda <tcp_parseopt+0xb6>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 8018cb0:	7afb      	ldrb	r3, [r7, #11]
 8018cb2:	b29a      	uxth	r2, r3
 8018cb4:	4b0c      	ldr	r3, [pc, #48]	; (8018ce8 <tcp_parseopt+0xc4>)
 8018cb6:	881b      	ldrh	r3, [r3, #0]
 8018cb8:	4413      	add	r3, r2
 8018cba:	b29b      	uxth	r3, r3
 8018cbc:	3b02      	subs	r3, #2
 8018cbe:	b29a      	uxth	r2, r3
 8018cc0:	4b09      	ldr	r3, [pc, #36]	; (8018ce8 <tcp_parseopt+0xc4>)
 8018cc2:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018cc4:	4b08      	ldr	r3, [pc, #32]	; (8018ce8 <tcp_parseopt+0xc4>)
 8018cc6:	881a      	ldrh	r2, [r3, #0]
 8018cc8:	4b06      	ldr	r3, [pc, #24]	; (8018ce4 <tcp_parseopt+0xc0>)
 8018cca:	881b      	ldrh	r3, [r3, #0]
 8018ccc:	429a      	cmp	r2, r3
 8018cce:	d3b5      	bcc.n	8018c3c <tcp_parseopt+0x18>
 8018cd0:	e004      	b.n	8018cdc <tcp_parseopt+0xb8>
        return;
 8018cd2:	bf00      	nop
 8018cd4:	e002      	b.n	8018cdc <tcp_parseopt+0xb8>
          return;
 8018cd6:	bf00      	nop
 8018cd8:	e000      	b.n	8018cdc <tcp_parseopt+0xb8>
          return;
 8018cda:	bf00      	nop
      }
    }
  }
}
 8018cdc:	3710      	adds	r7, #16
 8018cde:	46bd      	mov	sp, r7
 8018ce0:	bd80      	pop	{r7, pc}
 8018ce2:	bf00      	nop
 8018ce4:	2000cb2c 	.word	0x2000cb2c
 8018ce8:	2000cb34 	.word	0x2000cb34

08018cec <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8018cec:	b480      	push	{r7}
 8018cee:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8018cf0:	4b05      	ldr	r3, [pc, #20]	; (8018d08 <tcp_trigger_input_pcb_close+0x1c>)
 8018cf2:	781b      	ldrb	r3, [r3, #0]
 8018cf4:	f043 0310 	orr.w	r3, r3, #16
 8018cf8:	b2da      	uxtb	r2, r3
 8018cfa:	4b03      	ldr	r3, [pc, #12]	; (8018d08 <tcp_trigger_input_pcb_close+0x1c>)
 8018cfc:	701a      	strb	r2, [r3, #0]
}
 8018cfe:	bf00      	nop
 8018d00:	46bd      	mov	sp, r7
 8018d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d06:	4770      	bx	lr
 8018d08:	2000cb45 	.word	0x2000cb45

08018d0c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                      u32_t seqno_be /* already in network byte order */)
{
 8018d0c:	b580      	push	{r7, lr}
 8018d0e:	b086      	sub	sp, #24
 8018d10:	af00      	add	r7, sp, #0
 8018d12:	60f8      	str	r0, [r7, #12]
 8018d14:	607b      	str	r3, [r7, #4]
 8018d16:	460b      	mov	r3, r1
 8018d18:	817b      	strh	r3, [r7, #10]
 8018d1a:	4613      	mov	r3, r2
 8018d1c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8018d1e:	897a      	ldrh	r2, [r7, #10]
 8018d20:	893b      	ldrh	r3, [r7, #8]
 8018d22:	4413      	add	r3, r2
 8018d24:	b29b      	uxth	r3, r3
 8018d26:	3314      	adds	r3, #20
 8018d28:	b29b      	uxth	r3, r3
 8018d2a:	2200      	movs	r2, #0
 8018d2c:	4619      	mov	r1, r3
 8018d2e:	2001      	movs	r0, #1
 8018d30:	f7fb fb98 	bl	8014464 <pbuf_alloc>
 8018d34:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8018d36:	697b      	ldr	r3, [r7, #20]
 8018d38:	2b00      	cmp	r3, #0
 8018d3a:	d057      	beq.n	8018dec <tcp_output_alloc_header+0xe0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8018d3c:	697b      	ldr	r3, [r7, #20]
 8018d3e:	895b      	ldrh	r3, [r3, #10]
 8018d40:	461a      	mov	r2, r3
 8018d42:	897b      	ldrh	r3, [r7, #10]
 8018d44:	3314      	adds	r3, #20
 8018d46:	429a      	cmp	r2, r3
 8018d48:	da05      	bge.n	8018d56 <tcp_output_alloc_header+0x4a>
 8018d4a:	4b2b      	ldr	r3, [pc, #172]	; (8018df8 <tcp_output_alloc_header+0xec>)
 8018d4c:	2273      	movs	r2, #115	; 0x73
 8018d4e:	492b      	ldr	r1, [pc, #172]	; (8018dfc <tcp_output_alloc_header+0xf0>)
 8018d50:	482b      	ldr	r0, [pc, #172]	; (8018e00 <tcp_output_alloc_header+0xf4>)
 8018d52:	f007 f805 	bl	801fd60 <iprintf>
                 (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8018d56:	697b      	ldr	r3, [r7, #20]
 8018d58:	685b      	ldr	r3, [r3, #4]
 8018d5a:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(pcb->local_port);
 8018d5c:	68fb      	ldr	r3, [r7, #12]
 8018d5e:	8adb      	ldrh	r3, [r3, #22]
 8018d60:	4618      	mov	r0, r3
 8018d62:	f7fa fd57 	bl	8013814 <lwip_htons>
 8018d66:	4603      	mov	r3, r0
 8018d68:	461a      	mov	r2, r3
 8018d6a:	693b      	ldr	r3, [r7, #16]
 8018d6c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 8018d6e:	68fb      	ldr	r3, [r7, #12]
 8018d70:	8b1b      	ldrh	r3, [r3, #24]
 8018d72:	4618      	mov	r0, r3
 8018d74:	f7fa fd4e 	bl	8013814 <lwip_htons>
 8018d78:	4603      	mov	r3, r0
 8018d7a:	461a      	mov	r2, r3
 8018d7c:	693b      	ldr	r3, [r7, #16]
 8018d7e:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8018d80:	693b      	ldr	r3, [r7, #16]
 8018d82:	687a      	ldr	r2, [r7, #4]
 8018d84:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8018d86:	68fb      	ldr	r3, [r7, #12]
 8018d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018d8a:	4618      	mov	r0, r3
 8018d8c:	f7fa fd50 	bl	8013830 <lwip_htonl>
 8018d90:	4602      	mov	r2, r0
 8018d92:	693b      	ldr	r3, [r7, #16]
 8018d94:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 8018d96:	897b      	ldrh	r3, [r7, #10]
 8018d98:	089b      	lsrs	r3, r3, #2
 8018d9a:	b29b      	uxth	r3, r3
 8018d9c:	3305      	adds	r3, #5
 8018d9e:	b29b      	uxth	r3, r3
 8018da0:	031b      	lsls	r3, r3, #12
 8018da2:	b29b      	uxth	r3, r3
 8018da4:	f043 0310 	orr.w	r3, r3, #16
 8018da8:	b29b      	uxth	r3, r3
 8018daa:	4618      	mov	r0, r3
 8018dac:	f7fa fd32 	bl	8013814 <lwip_htons>
 8018db0:	4603      	mov	r3, r0
 8018db2:	461a      	mov	r2, r3
 8018db4:	693b      	ldr	r3, [r7, #16]
 8018db6:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8018db8:	68fb      	ldr	r3, [r7, #12]
 8018dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8018dbc:	4618      	mov	r0, r3
 8018dbe:	f7fa fd29 	bl	8013814 <lwip_htons>
 8018dc2:	4603      	mov	r3, r0
 8018dc4:	461a      	mov	r2, r3
 8018dc6:	693b      	ldr	r3, [r7, #16]
 8018dc8:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8018dca:	693b      	ldr	r3, [r7, #16]
 8018dcc:	2200      	movs	r2, #0
 8018dce:	741a      	strb	r2, [r3, #16]
 8018dd0:	2200      	movs	r2, #0
 8018dd2:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8018dd4:	693b      	ldr	r3, [r7, #16]
 8018dd6:	2200      	movs	r2, #0
 8018dd8:	749a      	strb	r2, [r3, #18]
 8018dda:	2200      	movs	r2, #0
 8018ddc:	74da      	strb	r2, [r3, #19]

    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8018dde:	68fb      	ldr	r3, [r7, #12]
 8018de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018de2:	68fa      	ldr	r2, [r7, #12]
 8018de4:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8018de6:	441a      	add	r2, r3
 8018de8:	68fb      	ldr	r3, [r7, #12]
 8018dea:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8018dec:	697b      	ldr	r3, [r7, #20]
}
 8018dee:	4618      	mov	r0, r3
 8018df0:	3718      	adds	r7, #24
 8018df2:	46bd      	mov	sp, r7
 8018df4:	bd80      	pop	{r7, pc}
 8018df6:	bf00      	nop
 8018df8:	08023378 	.word	0x08023378
 8018dfc:	080233ac 	.word	0x080233ac
 8018e00:	080233dc 	.word	0x080233dc

08018e04 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8018e04:	b590      	push	{r4, r7, lr}
 8018e06:	b085      	sub	sp, #20
 8018e08:	af00      	add	r7, sp, #0
 8018e0a:	6078      	str	r0, [r7, #4]
  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8018e0c:	687b      	ldr	r3, [r7, #4]
 8018e0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	d02d      	beq.n	8018e70 <tcp_send_fin+0x6c>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018e14:	687b      	ldr	r3, [r7, #4]
 8018e16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8018e18:	60fb      	str	r3, [r7, #12]
 8018e1a:	e002      	b.n	8018e22 <tcp_send_fin+0x1e>
         last_unsent = last_unsent->next);
 8018e1c:	68fb      	ldr	r3, [r7, #12]
 8018e1e:	681b      	ldr	r3, [r3, #0]
 8018e20:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018e22:	68fb      	ldr	r3, [r7, #12]
 8018e24:	681b      	ldr	r3, [r3, #0]
 8018e26:	2b00      	cmp	r3, #0
 8018e28:	d1f8      	bne.n	8018e1c <tcp_send_fin+0x18>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8018e2a:	68fb      	ldr	r3, [r7, #12]
 8018e2c:	68db      	ldr	r3, [r3, #12]
 8018e2e:	899b      	ldrh	r3, [r3, #12]
 8018e30:	b29b      	uxth	r3, r3
 8018e32:	4618      	mov	r0, r3
 8018e34:	f7fa fcee 	bl	8013814 <lwip_htons>
 8018e38:	4603      	mov	r3, r0
 8018e3a:	f003 0307 	and.w	r3, r3, #7
 8018e3e:	2b00      	cmp	r3, #0
 8018e40:	d116      	bne.n	8018e70 <tcp_send_fin+0x6c>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018e42:	68fb      	ldr	r3, [r7, #12]
 8018e44:	68db      	ldr	r3, [r3, #12]
 8018e46:	899b      	ldrh	r3, [r3, #12]
 8018e48:	b29c      	uxth	r4, r3
 8018e4a:	2001      	movs	r0, #1
 8018e4c:	f7fa fce2 	bl	8013814 <lwip_htons>
 8018e50:	4603      	mov	r3, r0
 8018e52:	461a      	mov	r2, r3
 8018e54:	68fb      	ldr	r3, [r7, #12]
 8018e56:	68db      	ldr	r3, [r3, #12]
 8018e58:	4322      	orrs	r2, r4
 8018e5a:	b292      	uxth	r2, r2
 8018e5c:	819a      	strh	r2, [r3, #12]
      pcb->flags |= TF_FIN;
 8018e5e:	687b      	ldr	r3, [r7, #4]
 8018e60:	7e9b      	ldrb	r3, [r3, #26]
 8018e62:	f043 0320 	orr.w	r3, r3, #32
 8018e66:	b2da      	uxtb	r2, r3
 8018e68:	687b      	ldr	r3, [r7, #4]
 8018e6a:	769a      	strb	r2, [r3, #26]
      return ERR_OK;
 8018e6c:	2300      	movs	r3, #0
 8018e6e:	e004      	b.n	8018e7a <tcp_send_fin+0x76>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8018e70:	2101      	movs	r1, #1
 8018e72:	6878      	ldr	r0, [r7, #4]
 8018e74:	f000 fcc0 	bl	80197f8 <tcp_enqueue_flags>
 8018e78:	4603      	mov	r3, r0
}
 8018e7a:	4618      	mov	r0, r3
 8018e7c:	3714      	adds	r7, #20
 8018e7e:	46bd      	mov	sp, r7
 8018e80:	bd90      	pop	{r4, r7, pc}
	...

08018e84 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(struct tcp_pcb *pcb, struct pbuf *p, u8_t flags, u32_t seqno, u8_t optflags)
{
 8018e84:	b590      	push	{r4, r7, lr}
 8018e86:	b087      	sub	sp, #28
 8018e88:	af00      	add	r7, sp, #0
 8018e8a:	60f8      	str	r0, [r7, #12]
 8018e8c:	60b9      	str	r1, [r7, #8]
 8018e8e:	603b      	str	r3, [r7, #0]
 8018e90:	4613      	mov	r3, r2
 8018e92:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8018e94:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8018e98:	009b      	lsls	r3, r3, #2
 8018e9a:	b2db      	uxtb	r3, r3
 8018e9c:	f003 0304 	and.w	r3, r3, #4
 8018ea0:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8018ea2:	2003      	movs	r0, #3
 8018ea4:	f7fb f8a4 	bl	8013ff0 <memp_malloc>
 8018ea8:	6138      	str	r0, [r7, #16]
 8018eaa:	693b      	ldr	r3, [r7, #16]
 8018eac:	2b00      	cmp	r3, #0
 8018eae:	d104      	bne.n	8018eba <tcp_create_segment+0x36>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8018eb0:	68b8      	ldr	r0, [r7, #8]
 8018eb2:	f7fb fe49 	bl	8014b48 <pbuf_free>
    return NULL;
 8018eb6:	2300      	movs	r3, #0
 8018eb8:	e061      	b.n	8018f7e <tcp_create_segment+0xfa>
  }
  seg->flags = optflags;
 8018eba:	693b      	ldr	r3, [r7, #16]
 8018ebc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8018ec0:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8018ec2:	693b      	ldr	r3, [r7, #16]
 8018ec4:	2200      	movs	r2, #0
 8018ec6:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8018ec8:	693b      	ldr	r3, [r7, #16]
 8018eca:	68ba      	ldr	r2, [r7, #8]
 8018ecc:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8018ece:	68bb      	ldr	r3, [r7, #8]
 8018ed0:	891a      	ldrh	r2, [r3, #8]
 8018ed2:	7dfb      	ldrb	r3, [r7, #23]
 8018ed4:	b29b      	uxth	r3, r3
 8018ed6:	429a      	cmp	r2, r3
 8018ed8:	d205      	bcs.n	8018ee6 <tcp_create_segment+0x62>
 8018eda:	4b2b      	ldr	r3, [pc, #172]	; (8018f88 <tcp_create_segment+0x104>)
 8018edc:	22ba      	movs	r2, #186	; 0xba
 8018ede:	492b      	ldr	r1, [pc, #172]	; (8018f8c <tcp_create_segment+0x108>)
 8018ee0:	482b      	ldr	r0, [pc, #172]	; (8018f90 <tcp_create_segment+0x10c>)
 8018ee2:	f006 ff3d 	bl	801fd60 <iprintf>
  seg->len = p->tot_len - optlen;
 8018ee6:	68bb      	ldr	r3, [r7, #8]
 8018ee8:	891a      	ldrh	r2, [r3, #8]
 8018eea:	7dfb      	ldrb	r3, [r7, #23]
 8018eec:	b29b      	uxth	r3, r3
 8018eee:	1ad3      	subs	r3, r2, r3
 8018ef0:	b29a      	uxth	r2, r3
 8018ef2:	693b      	ldr	r3, [r7, #16]
 8018ef4:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_header(p, TCP_HLEN)) {
 8018ef6:	2114      	movs	r1, #20
 8018ef8:	68b8      	ldr	r0, [r7, #8]
 8018efa:	f7fb fe01 	bl	8014b00 <pbuf_header>
 8018efe:	4603      	mov	r3, r0
 8018f00:	2b00      	cmp	r3, #0
 8018f02:	d004      	beq.n	8018f0e <tcp_create_segment+0x8a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8018f04:	6938      	ldr	r0, [r7, #16]
 8018f06:	f7fd f938 	bl	801617a <tcp_seg_free>
    return NULL;
 8018f0a:	2300      	movs	r3, #0
 8018f0c:	e037      	b.n	8018f7e <tcp_create_segment+0xfa>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8018f0e:	693b      	ldr	r3, [r7, #16]
 8018f10:	685b      	ldr	r3, [r3, #4]
 8018f12:	685a      	ldr	r2, [r3, #4]
 8018f14:	693b      	ldr	r3, [r7, #16]
 8018f16:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8018f18:	68fb      	ldr	r3, [r7, #12]
 8018f1a:	8ada      	ldrh	r2, [r3, #22]
 8018f1c:	693b      	ldr	r3, [r7, #16]
 8018f1e:	68dc      	ldr	r4, [r3, #12]
 8018f20:	4610      	mov	r0, r2
 8018f22:	f7fa fc77 	bl	8013814 <lwip_htons>
 8018f26:	4603      	mov	r3, r0
 8018f28:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8018f2a:	68fb      	ldr	r3, [r7, #12]
 8018f2c:	8b1a      	ldrh	r2, [r3, #24]
 8018f2e:	693b      	ldr	r3, [r7, #16]
 8018f30:	68dc      	ldr	r4, [r3, #12]
 8018f32:	4610      	mov	r0, r2
 8018f34:	f7fa fc6e 	bl	8013814 <lwip_htons>
 8018f38:	4603      	mov	r3, r0
 8018f3a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8018f3c:	693b      	ldr	r3, [r7, #16]
 8018f3e:	68dc      	ldr	r4, [r3, #12]
 8018f40:	6838      	ldr	r0, [r7, #0]
 8018f42:	f7fa fc75 	bl	8013830 <lwip_htonl>
 8018f46:	4603      	mov	r3, r0
 8018f48:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 8018f4a:	7dfb      	ldrb	r3, [r7, #23]
 8018f4c:	089b      	lsrs	r3, r3, #2
 8018f4e:	b2db      	uxtb	r3, r3
 8018f50:	b29b      	uxth	r3, r3
 8018f52:	3305      	adds	r3, #5
 8018f54:	b29b      	uxth	r3, r3
 8018f56:	031b      	lsls	r3, r3, #12
 8018f58:	b29a      	uxth	r2, r3
 8018f5a:	79fb      	ldrb	r3, [r7, #7]
 8018f5c:	b29b      	uxth	r3, r3
 8018f5e:	4313      	orrs	r3, r2
 8018f60:	b29a      	uxth	r2, r3
 8018f62:	693b      	ldr	r3, [r7, #16]
 8018f64:	68dc      	ldr	r4, [r3, #12]
 8018f66:	4610      	mov	r0, r2
 8018f68:	f7fa fc54 	bl	8013814 <lwip_htons>
 8018f6c:	4603      	mov	r3, r0
 8018f6e:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8018f70:	693b      	ldr	r3, [r7, #16]
 8018f72:	68db      	ldr	r3, [r3, #12]
 8018f74:	2200      	movs	r2, #0
 8018f76:	749a      	strb	r2, [r3, #18]
 8018f78:	2200      	movs	r2, #0
 8018f7a:	74da      	strb	r2, [r3, #19]
  return seg;
 8018f7c:	693b      	ldr	r3, [r7, #16]
}
 8018f7e:	4618      	mov	r0, r3
 8018f80:	371c      	adds	r7, #28
 8018f82:	46bd      	mov	sp, r7
 8018f84:	bd90      	pop	{r4, r7, pc}
 8018f86:	bf00      	nop
 8018f88:	08023378 	.word	0x08023378
 8018f8c:	08023404 	.word	0x08023404
 8018f90:	080233dc 	.word	0x080233dc

08018f94 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8018f94:	b580      	push	{r7, lr}
 8018f96:	b086      	sub	sp, #24
 8018f98:	af00      	add	r7, sp, #0
 8018f9a:	607b      	str	r3, [r7, #4]
 8018f9c:	4603      	mov	r3, r0
 8018f9e:	73fb      	strb	r3, [r7, #15]
 8018fa0:	460b      	mov	r3, r1
 8018fa2:	81bb      	strh	r3, [r7, #12]
 8018fa4:	4613      	mov	r3, r2
 8018fa6:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8018fa8:	89bb      	ldrh	r3, [r7, #12]
 8018faa:	82fb      	strh	r3, [r7, #22]
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8018fac:	89ba      	ldrh	r2, [r7, #12]
 8018fae:	897b      	ldrh	r3, [r7, #10]
 8018fb0:	429a      	cmp	r2, r3
 8018fb2:	d221      	bcs.n	8018ff8 <tcp_pbuf_prealloc+0x64>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8018fb4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8018fb8:	f003 0302 	and.w	r3, r3, #2
 8018fbc:	2b00      	cmp	r3, #0
 8018fbe:	d111      	bne.n	8018fe4 <tcp_pbuf_prealloc+0x50>
        (!(pcb->flags & TF_NODELAY) &&
 8018fc0:	6a3b      	ldr	r3, [r7, #32]
 8018fc2:	7e9b      	ldrb	r3, [r3, #26]
 8018fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8018fc8:	2b00      	cmp	r3, #0
 8018fca:	d115      	bne.n	8018ff8 <tcp_pbuf_prealloc+0x64>
        (!(pcb->flags & TF_NODELAY) &&
 8018fcc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8018fd0:	2b00      	cmp	r3, #0
 8018fd2:	d007      	beq.n	8018fe4 <tcp_pbuf_prealloc+0x50>
         (!first_seg ||
          pcb->unsent != NULL ||
 8018fd4:	6a3b      	ldr	r3, [r7, #32]
 8018fd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
         (!first_seg ||
 8018fd8:	2b00      	cmp	r3, #0
 8018fda:	d103      	bne.n	8018fe4 <tcp_pbuf_prealloc+0x50>
          pcb->unacked != NULL))) {
 8018fdc:	6a3b      	ldr	r3, [r7, #32]
 8018fde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
          pcb->unsent != NULL ||
 8018fe0:	2b00      	cmp	r3, #0
 8018fe2:	d009      	beq.n	8018ff8 <tcp_pbuf_prealloc+0x64>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8018fe4:	89bb      	ldrh	r3, [r7, #12]
 8018fe6:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8018fea:	f023 0203 	bic.w	r2, r3, #3
 8018fee:	897b      	ldrh	r3, [r7, #10]
 8018ff0:	4293      	cmp	r3, r2
 8018ff2:	bf28      	it	cs
 8018ff4:	4613      	movcs	r3, r2
 8018ff6:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8018ff8:	8af9      	ldrh	r1, [r7, #22]
 8018ffa:	7bfb      	ldrb	r3, [r7, #15]
 8018ffc:	2200      	movs	r2, #0
 8018ffe:	4618      	mov	r0, r3
 8019000:	f7fb fa30 	bl	8014464 <pbuf_alloc>
 8019004:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019006:	693b      	ldr	r3, [r7, #16]
 8019008:	2b00      	cmp	r3, #0
 801900a:	d101      	bne.n	8019010 <tcp_pbuf_prealloc+0x7c>
    return NULL;
 801900c:	2300      	movs	r3, #0
 801900e:	e019      	b.n	8019044 <tcp_pbuf_prealloc+0xb0>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8019010:	693b      	ldr	r3, [r7, #16]
 8019012:	681b      	ldr	r3, [r3, #0]
 8019014:	2b00      	cmp	r3, #0
 8019016:	d006      	beq.n	8019026 <tcp_pbuf_prealloc+0x92>
 8019018:	4b0c      	ldr	r3, [pc, #48]	; (801904c <tcp_pbuf_prealloc+0xb8>)
 801901a:	f44f 7288 	mov.w	r2, #272	; 0x110
 801901e:	490c      	ldr	r1, [pc, #48]	; (8019050 <tcp_pbuf_prealloc+0xbc>)
 8019020:	480c      	ldr	r0, [pc, #48]	; (8019054 <tcp_pbuf_prealloc+0xc0>)
 8019022:	f006 fe9d 	bl	801fd60 <iprintf>
  *oversize = p->len - length;
 8019026:	693b      	ldr	r3, [r7, #16]
 8019028:	895a      	ldrh	r2, [r3, #10]
 801902a:	89bb      	ldrh	r3, [r7, #12]
 801902c:	1ad3      	subs	r3, r2, r3
 801902e:	b29a      	uxth	r2, r3
 8019030:	687b      	ldr	r3, [r7, #4]
 8019032:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8019034:	693b      	ldr	r3, [r7, #16]
 8019036:	89ba      	ldrh	r2, [r7, #12]
 8019038:	811a      	strh	r2, [r3, #8]
 801903a:	693b      	ldr	r3, [r7, #16]
 801903c:	891a      	ldrh	r2, [r3, #8]
 801903e:	693b      	ldr	r3, [r7, #16]
 8019040:	815a      	strh	r2, [r3, #10]
  return p;
 8019042:	693b      	ldr	r3, [r7, #16]
}
 8019044:	4618      	mov	r0, r3
 8019046:	3718      	adds	r7, #24
 8019048:	46bd      	mov	sp, r7
 801904a:	bd80      	pop	{r7, pc}
 801904c:	08023378 	.word	0x08023378
 8019050:	0802341c 	.word	0x0802341c
 8019054:	080233dc 	.word	0x080233dc

08019058 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8019058:	b580      	push	{r7, lr}
 801905a:	b082      	sub	sp, #8
 801905c:	af00      	add	r7, sp, #0
 801905e:	6078      	str	r0, [r7, #4]
 8019060:	460b      	mov	r3, r1
 8019062:	807b      	strh	r3, [r7, #2]
  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8019064:	687b      	ldr	r3, [r7, #4]
 8019066:	7d1b      	ldrb	r3, [r3, #20]
 8019068:	2b04      	cmp	r3, #4
 801906a:	d00e      	beq.n	801908a <tcp_write_checks+0x32>
      (pcb->state != CLOSE_WAIT) &&
 801906c:	687b      	ldr	r3, [r7, #4]
 801906e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8019070:	2b07      	cmp	r3, #7
 8019072:	d00a      	beq.n	801908a <tcp_write_checks+0x32>
      (pcb->state != SYN_SENT) &&
 8019074:	687b      	ldr	r3, [r7, #4]
 8019076:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8019078:	2b02      	cmp	r3, #2
 801907a:	d006      	beq.n	801908a <tcp_write_checks+0x32>
      (pcb->state != SYN_RCVD)) {
 801907c:	687b      	ldr	r3, [r7, #4]
 801907e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8019080:	2b03      	cmp	r3, #3
 8019082:	d002      	beq.n	801908a <tcp_write_checks+0x32>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8019084:	f06f 030a 	mvn.w	r3, #10
 8019088:	e04f      	b.n	801912a <tcp_write_checks+0xd2>
  } else if (len == 0) {
 801908a:	887b      	ldrh	r3, [r7, #2]
 801908c:	2b00      	cmp	r3, #0
 801908e:	d101      	bne.n	8019094 <tcp_write_checks+0x3c>
    return ERR_OK;
 8019090:	2300      	movs	r3, #0
 8019092:	e04a      	b.n	801912a <tcp_write_checks+0xd2>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8019094:	687b      	ldr	r3, [r7, #4]
 8019096:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801909a:	887a      	ldrh	r2, [r7, #2]
 801909c:	429a      	cmp	r2, r3
 801909e:	d909      	bls.n	80190b4 <tcp_write_checks+0x5c>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
      len, pcb->snd_buf));
    pcb->flags |= TF_NAGLEMEMERR;
 80190a0:	687b      	ldr	r3, [r7, #4]
 80190a2:	7e9b      	ldrb	r3, [r3, #26]
 80190a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80190a8:	b2da      	uxtb	r2, r3
 80190aa:	687b      	ldr	r3, [r7, #4]
 80190ac:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 80190ae:	f04f 33ff 	mov.w	r3, #4294967295
 80190b2:	e03a      	b.n	801912a <tcp_write_checks+0xd2>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if ((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 80190b4:	687b      	ldr	r3, [r7, #4]
 80190b6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80190ba:	2b08      	cmp	r3, #8
 80190bc:	d806      	bhi.n	80190cc <tcp_write_checks+0x74>
 80190be:	687b      	ldr	r3, [r7, #4]
 80190c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80190c4:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80190c8:	4293      	cmp	r3, r2
 80190ca:	d909      	bls.n	80190e0 <tcp_write_checks+0x88>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
      pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 80190cc:	687b      	ldr	r3, [r7, #4]
 80190ce:	7e9b      	ldrb	r3, [r3, #26]
 80190d0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80190d4:	b2da      	uxtb	r2, r3
 80190d6:	687b      	ldr	r3, [r7, #4]
 80190d8:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 80190da:	f04f 33ff 	mov.w	r3, #4294967295
 80190de:	e024      	b.n	801912a <tcp_write_checks+0xd2>
  }
  if (pcb->snd_queuelen != 0) {
 80190e0:	687b      	ldr	r3, [r7, #4]
 80190e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80190e6:	2b00      	cmp	r3, #0
 80190e8:	d00f      	beq.n	801910a <tcp_write_checks+0xb2>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 80190ea:	687b      	ldr	r3, [r7, #4]
 80190ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80190ee:	2b00      	cmp	r3, #0
 80190f0:	d11a      	bne.n	8019128 <tcp_write_checks+0xd0>
 80190f2:	687b      	ldr	r3, [r7, #4]
 80190f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80190f6:	2b00      	cmp	r3, #0
 80190f8:	d116      	bne.n	8019128 <tcp_write_checks+0xd0>
 80190fa:	4b0e      	ldr	r3, [pc, #56]	; (8019134 <tcp_write_checks+0xdc>)
 80190fc:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8019100:	490d      	ldr	r1, [pc, #52]	; (8019138 <tcp_write_checks+0xe0>)
 8019102:	480e      	ldr	r0, [pc, #56]	; (801913c <tcp_write_checks+0xe4>)
 8019104:	f006 fe2c 	bl	801fd60 <iprintf>
 8019108:	e00e      	b.n	8019128 <tcp_write_checks+0xd0>
      pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801910a:	687b      	ldr	r3, [r7, #4]
 801910c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801910e:	2b00      	cmp	r3, #0
 8019110:	d103      	bne.n	801911a <tcp_write_checks+0xc2>
 8019112:	687b      	ldr	r3, [r7, #4]
 8019114:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8019116:	2b00      	cmp	r3, #0
 8019118:	d006      	beq.n	8019128 <tcp_write_checks+0xd0>
 801911a:	4b06      	ldr	r3, [pc, #24]	; (8019134 <tcp_write_checks+0xdc>)
 801911c:	f240 1259 	movw	r2, #345	; 0x159
 8019120:	4907      	ldr	r1, [pc, #28]	; (8019140 <tcp_write_checks+0xe8>)
 8019122:	4806      	ldr	r0, [pc, #24]	; (801913c <tcp_write_checks+0xe4>)
 8019124:	f006 fe1c 	bl	801fd60 <iprintf>
      pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8019128:	2300      	movs	r3, #0
}
 801912a:	4618      	mov	r0, r3
 801912c:	3708      	adds	r7, #8
 801912e:	46bd      	mov	sp, r7
 8019130:	bd80      	pop	{r7, pc}
 8019132:	bf00      	nop
 8019134:	08023378 	.word	0x08023378
 8019138:	08023430 	.word	0x08023430
 801913c:	080233dc 	.word	0x080233dc
 8019140:	0802346c 	.word	0x0802346c

08019144 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8019144:	b590      	push	{r4, r7, lr}
 8019146:	b09b      	sub	sp, #108	; 0x6c
 8019148:	af04      	add	r7, sp, #16
 801914a:	60f8      	str	r0, [r7, #12]
 801914c:	60b9      	str	r1, [r7, #8]
 801914e:	4611      	mov	r1, r2
 8019150:	461a      	mov	r2, r3
 8019152:	460b      	mov	r3, r1
 8019154:	80fb      	strh	r3, [r7, #6]
 8019156:	4613      	mov	r3, r2
 8019158:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801915a:	2300      	movs	r3, #0
 801915c:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801915e:	2300      	movs	r3, #0
 8019160:	653b      	str	r3, [r7, #80]	; 0x50
 8019162:	2300      	movs	r3, #0
 8019164:	64fb      	str	r3, [r7, #76]	; 0x4c
 8019166:	2300      	movs	r3, #0
 8019168:	64bb      	str	r3, [r7, #72]	; 0x48
 801916a:	2300      	movs	r3, #0
 801916c:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801916e:	2300      	movs	r3, #0
 8019170:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen = 0;
 8019174:	2300      	movs	r3, #0
 8019176:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  u8_t optflags = 0;
 801917a:	2300      	movs	r3, #0
 801917c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8019180:	2300      	movs	r3, #0
 8019182:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8019184:	2300      	movs	r3, #0
 8019186:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8019188:	2300      	movs	r3, #0
 801918a:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u8_t concat_chksum_swapped = 0;
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  /* don't allocate segments bigger than half the maximum window we ever received */
  u16_t mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max/2));
 801918c:	68fb      	ldr	r3, [r7, #12]
 801918e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8019192:	085b      	lsrs	r3, r3, #1
 8019194:	b29a      	uxth	r2, r3
 8019196:	68fb      	ldr	r3, [r7, #12]
 8019198:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801919a:	4293      	cmp	r3, r2
 801919c:	bf28      	it	cs
 801919e:	4613      	movcs	r3, r2
 80191a0:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80191a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80191a4:	2b00      	cmp	r3, #0
 80191a6:	d102      	bne.n	80191ae <tcp_write+0x6a>
 80191a8:	68fb      	ldr	r3, [r7, #12]
 80191aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80191ac:	e000      	b.n	80191b0 <tcp_write+0x6c>
 80191ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80191b0:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
    (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80191b2:	68bb      	ldr	r3, [r7, #8]
 80191b4:	2b00      	cmp	r3, #0
 80191b6:	d109      	bne.n	80191cc <tcp_write+0x88>
 80191b8:	4b92      	ldr	r3, [pc, #584]	; (8019404 <tcp_write+0x2c0>)
 80191ba:	f44f 72c9 	mov.w	r2, #402	; 0x192
 80191be:	4992      	ldr	r1, [pc, #584]	; (8019408 <tcp_write+0x2c4>)
 80191c0:	4892      	ldr	r0, [pc, #584]	; (801940c <tcp_write+0x2c8>)
 80191c2:	f006 fdcd 	bl	801fd60 <iprintf>
 80191c6:	f06f 030f 	mvn.w	r3, #15
 80191ca:	e30a      	b.n	80197e2 <tcp_write+0x69e>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 80191cc:	88fb      	ldrh	r3, [r7, #6]
 80191ce:	4619      	mov	r1, r3
 80191d0:	68f8      	ldr	r0, [r7, #12]
 80191d2:	f7ff ff41 	bl	8019058 <tcp_write_checks>
 80191d6:	4603      	mov	r3, r0
 80191d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 80191dc:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80191e0:	2b00      	cmp	r3, #0
 80191e2:	d002      	beq.n	80191ea <tcp_write+0xa6>
    return err;
 80191e4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80191e8:	e2fb      	b.n	80197e2 <tcp_write+0x69e>
  }
  queuelen = pcb->snd_queuelen;
 80191ea:	68fb      	ldr	r3, [r7, #12]
 80191ec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80191f0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 80191f4:	68fb      	ldr	r3, [r7, #12]
 80191f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80191f8:	2b00      	cmp	r3, #0
 80191fa:	f000 80f5 	beq.w	80193e8 <tcp_write+0x2a4>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80191fe:	68fb      	ldr	r3, [r7, #12]
 8019200:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8019202:	653b      	str	r3, [r7, #80]	; 0x50
 8019204:	e002      	b.n	801920c <tcp_write+0xc8>
         last_unsent = last_unsent->next);
 8019206:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019208:	681b      	ldr	r3, [r3, #0]
 801920a:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801920c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801920e:	681b      	ldr	r3, [r3, #0]
 8019210:	2b00      	cmp	r3, #0
 8019212:	d1f8      	bne.n	8019206 <tcp_write+0xc2>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH(last_unsent->flags);
 8019214:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019216:	7a9b      	ldrb	r3, [r3, #10]
 8019218:	009b      	lsls	r3, r3, #2
 801921a:	b29b      	uxth	r3, r3
 801921c:	f003 0304 	and.w	r3, r3, #4
 8019220:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8019222:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019224:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019226:	891b      	ldrh	r3, [r3, #8]
 8019228:	4619      	mov	r1, r3
 801922a:	8c3b      	ldrh	r3, [r7, #32]
 801922c:	440b      	add	r3, r1
 801922e:	429a      	cmp	r2, r3
 8019230:	da06      	bge.n	8019240 <tcp_write+0xfc>
 8019232:	4b74      	ldr	r3, [pc, #464]	; (8019404 <tcp_write+0x2c0>)
 8019234:	f240 12c7 	movw	r2, #455	; 0x1c7
 8019238:	4975      	ldr	r1, [pc, #468]	; (8019410 <tcp_write+0x2cc>)
 801923a:	4874      	ldr	r0, [pc, #464]	; (801940c <tcp_write+0x2c8>)
 801923c:	f006 fd90 	bl	801fd60 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8019240:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019242:	891a      	ldrh	r2, [r3, #8]
 8019244:	8c3b      	ldrh	r3, [r7, #32]
 8019246:	4413      	add	r3, r2
 8019248:	b29b      	uxth	r3, r3
 801924a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801924c:	1ad3      	subs	r3, r2, r3
 801924e:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8019250:	68fb      	ldr	r3, [r7, #12]
 8019252:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8019256:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8019258:	8a7b      	ldrh	r3, [r7, #18]
 801925a:	2b00      	cmp	r3, #0
 801925c:	d027      	beq.n	80192ae <tcp_write+0x16a>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801925e:	8a7b      	ldrh	r3, [r7, #18]
 8019260:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8019262:	429a      	cmp	r2, r3
 8019264:	d206      	bcs.n	8019274 <tcp_write+0x130>
 8019266:	4b67      	ldr	r3, [pc, #412]	; (8019404 <tcp_write+0x2c0>)
 8019268:	f240 12d9 	movw	r2, #473	; 0x1d9
 801926c:	4969      	ldr	r1, [pc, #420]	; (8019414 <tcp_write+0x2d0>)
 801926e:	4867      	ldr	r0, [pc, #412]	; (801940c <tcp_write+0x2c8>)
 8019270:	f006 fd76 	bl	801fd60 <iprintf>
      seg = last_unsent;
 8019274:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019276:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8019278:	8a7b      	ldrh	r3, [r7, #18]
 801927a:	88fa      	ldrh	r2, [r7, #6]
 801927c:	429a      	cmp	r2, r3
 801927e:	d901      	bls.n	8019284 <tcp_write+0x140>
 8019280:	8a7b      	ldrh	r3, [r7, #18]
 8019282:	e000      	b.n	8019286 <tcp_write+0x142>
 8019284:	88fb      	ldrh	r3, [r7, #6]
 8019286:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8019288:	4293      	cmp	r3, r2
 801928a:	bfa8      	it	ge
 801928c:	4613      	movge	r3, r2
 801928e:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8019290:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019294:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8019296:	4413      	add	r3, r2
 8019298:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 801929c:	8a7a      	ldrh	r2, [r7, #18]
 801929e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80192a0:	1ad3      	subs	r3, r2, r3
 80192a2:	b29b      	uxth	r3, r3
 80192a4:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80192a6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80192a8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80192aa:	1ad3      	subs	r3, r2, r3
 80192ac:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80192ae:	8a7b      	ldrh	r3, [r7, #18]
 80192b0:	2b00      	cmp	r3, #0
 80192b2:	d00b      	beq.n	80192cc <tcp_write+0x188>
 80192b4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80192b8:	88fb      	ldrh	r3, [r7, #6]
 80192ba:	429a      	cmp	r2, r3
 80192bc:	d006      	beq.n	80192cc <tcp_write+0x188>
 80192be:	4b51      	ldr	r3, [pc, #324]	; (8019404 <tcp_write+0x2c0>)
 80192c0:	f240 12e1 	movw	r2, #481	; 0x1e1
 80192c4:	4954      	ldr	r1, [pc, #336]	; (8019418 <tcp_write+0x2d4>)
 80192c6:	4851      	ldr	r0, [pc, #324]	; (801940c <tcp_write+0x2c8>)
 80192c8:	f006 fd4a 	bl	801fd60 <iprintf>
     *
     * We don't extend segments containing SYN/FIN flags or options
     * (len==0). The new pbuf is kept in concat_p and pbuf_cat'ed at
     * the end.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 80192cc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80192d0:	88fb      	ldrh	r3, [r7, #6]
 80192d2:	429a      	cmp	r2, r3
 80192d4:	f080 8168 	bcs.w	80195a8 <tcp_write+0x464>
 80192d8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80192da:	2b00      	cmp	r3, #0
 80192dc:	f000 8164 	beq.w	80195a8 <tcp_write+0x464>
 80192e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80192e2:	891b      	ldrh	r3, [r3, #8]
 80192e4:	2b00      	cmp	r3, #0
 80192e6:	f000 815f 	beq.w	80195a8 <tcp_write+0x464>
      u16_t seglen = LWIP_MIN(space, len - pos);
 80192ea:	88fa      	ldrh	r2, [r7, #6]
 80192ec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80192f0:	1ad2      	subs	r2, r2, r3
 80192f2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80192f4:	4293      	cmp	r3, r2
 80192f6:	bfa8      	it	ge
 80192f8:	4613      	movge	r3, r2
 80192fa:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 80192fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80192fe:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8019300:	797b      	ldrb	r3, [r7, #5]
 8019302:	f003 0301 	and.w	r3, r3, #1
 8019306:	2b00      	cmp	r3, #0
 8019308:	d027      	beq.n	801935a <tcp_write+0x216>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801930a:	f107 0012 	add.w	r0, r7, #18
 801930e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8019310:	8bf9      	ldrh	r1, [r7, #30]
 8019312:	2301      	movs	r3, #1
 8019314:	9302      	str	r3, [sp, #8]
 8019316:	797b      	ldrb	r3, [r7, #5]
 8019318:	9301      	str	r3, [sp, #4]
 801931a:	68fb      	ldr	r3, [r7, #12]
 801931c:	9300      	str	r3, [sp, #0]
 801931e:	4603      	mov	r3, r0
 8019320:	2004      	movs	r0, #4
 8019322:	f7ff fe37 	bl	8018f94 <tcp_pbuf_prealloc>
 8019326:	6578      	str	r0, [r7, #84]	; 0x54
 8019328:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801932a:	2b00      	cmp	r3, #0
 801932c:	f000 8227 	beq.w	801977e <tcp_write+0x63a>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t*)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8019330:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019332:	6858      	ldr	r0, [r3, #4]
 8019334:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019338:	68ba      	ldr	r2, [r7, #8]
 801933a:	4413      	add	r3, r2
 801933c:	8bfa      	ldrh	r2, [r7, #30]
 801933e:	4619      	mov	r1, r3
 8019340:	f006 fc53 	bl	801fbea <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8019344:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8019346:	f7fb fc99 	bl	8014c7c <pbuf_clen>
 801934a:	4603      	mov	r3, r0
 801934c:	461a      	mov	r2, r3
 801934e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8019352:	4413      	add	r3, r2
 8019354:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8019358:	e03f      	b.n	80193da <tcp_write+0x296>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801935a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801935c:	685b      	ldr	r3, [r3, #4]
 801935e:	637b      	str	r3, [r7, #52]	; 0x34
 8019360:	e002      	b.n	8019368 <tcp_write+0x224>
 8019362:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019364:	681b      	ldr	r3, [r3, #0]
 8019366:	637b      	str	r3, [r7, #52]	; 0x34
 8019368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801936a:	681b      	ldr	r3, [r3, #0]
 801936c:	2b00      	cmp	r3, #0
 801936e:	d1f8      	bne.n	8019362 <tcp_write+0x21e>
        if (p->type == PBUF_ROM && (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8019370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019372:	7b1b      	ldrb	r3, [r3, #12]
 8019374:	2b01      	cmp	r3, #1
 8019376:	d115      	bne.n	80193a4 <tcp_write+0x260>
 8019378:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801937a:	685b      	ldr	r3, [r3, #4]
 801937c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801937e:	8952      	ldrh	r2, [r2, #10]
 8019380:	4413      	add	r3, r2
 8019382:	68ba      	ldr	r2, [r7, #8]
 8019384:	429a      	cmp	r2, r3
 8019386:	d10d      	bne.n	80193a4 <tcp_write+0x260>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8019388:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801938c:	2b00      	cmp	r3, #0
 801938e:	d006      	beq.n	801939e <tcp_write+0x25a>
 8019390:	4b1c      	ldr	r3, [pc, #112]	; (8019404 <tcp_write+0x2c0>)
 8019392:	f44f 7203 	mov.w	r2, #524	; 0x20c
 8019396:	4921      	ldr	r1, [pc, #132]	; (801941c <tcp_write+0x2d8>)
 8019398:	481c      	ldr	r0, [pc, #112]	; (801940c <tcp_write+0x2c8>)
 801939a:	f006 fce1 	bl	801fd60 <iprintf>
          extendlen = seglen;
 801939e:	8bfb      	ldrh	r3, [r7, #30]
 80193a0:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80193a2:	e01a      	b.n	80193da <tcp_write+0x296>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80193a4:	8bfb      	ldrh	r3, [r7, #30]
 80193a6:	2201      	movs	r2, #1
 80193a8:	4619      	mov	r1, r3
 80193aa:	2004      	movs	r0, #4
 80193ac:	f7fb f85a 	bl	8014464 <pbuf_alloc>
 80193b0:	6578      	str	r0, [r7, #84]	; 0x54
 80193b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80193b4:	2b00      	cmp	r3, #0
 80193b6:	f000 81e4 	beq.w	8019782 <tcp_write+0x63e>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom*)concat_p)->payload = (const u8_t*)arg + pos;
 80193ba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80193be:	68ba      	ldr	r2, [r7, #8]
 80193c0:	441a      	add	r2, r3
 80193c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80193c4:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 80193c6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80193c8:	f7fb fc58 	bl	8014c7c <pbuf_clen>
 80193cc:	4603      	mov	r3, r0
 80193ce:	461a      	mov	r2, r3
 80193d0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80193d4:	4413      	add	r3, r2
 80193d6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
          &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 80193da:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80193de:	8bfb      	ldrh	r3, [r7, #30]
 80193e0:	4413      	add	r3, r2
 80193e2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80193e6:	e0df      	b.n	80195a8 <tcp_write+0x464>
    }
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 80193e8:	68fb      	ldr	r3, [r7, #12]
 80193ea:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80193ee:	2b00      	cmp	r3, #0
 80193f0:	f000 80da 	beq.w	80195a8 <tcp_write+0x464>
 80193f4:	4b03      	ldr	r3, [pc, #12]	; (8019404 <tcp_write+0x2c0>)
 80193f6:	f240 2225 	movw	r2, #549	; 0x225
 80193fa:	4909      	ldr	r1, [pc, #36]	; (8019420 <tcp_write+0x2dc>)
 80193fc:	4803      	ldr	r0, [pc, #12]	; (801940c <tcp_write+0x2c8>)
 80193fe:	f006 fcaf 	bl	801fd60 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8019402:	e0d1      	b.n	80195a8 <tcp_write+0x464>
 8019404:	08023378 	.word	0x08023378
 8019408:	080234a0 	.word	0x080234a0
 801940c:	080233dc 	.word	0x080233dc
 8019410:	080234d4 	.word	0x080234d4
 8019414:	080234ec 	.word	0x080234ec
 8019418:	0802350c 	.word	0x0802350c
 801941c:	0802352c 	.word	0x0802352c
 8019420:	08023558 	.word	0x08023558
    struct pbuf *p;
    u16_t left = len - pos;
 8019424:	88fa      	ldrh	r2, [r7, #6]
 8019426:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801942a:	1ad3      	subs	r3, r2, r3
 801942c:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 801942e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019432:	b29b      	uxth	r3, r3
 8019434:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019436:	1ad3      	subs	r3, r2, r3
 8019438:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 801943a:	8b7a      	ldrh	r2, [r7, #26]
 801943c:	8bbb      	ldrh	r3, [r7, #28]
 801943e:	4293      	cmp	r3, r2
 8019440:	bf28      	it	cs
 8019442:	4613      	movcs	r3, r2
 8019444:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8019446:	797b      	ldrb	r3, [r7, #5]
 8019448:	f003 0301 	and.w	r3, r3, #1
 801944c:	2b00      	cmp	r3, #0
 801944e:	d036      	beq.n	80194be <tcp_write+0x37a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8019450:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019454:	b29a      	uxth	r2, r3
 8019456:	8b3b      	ldrh	r3, [r7, #24]
 8019458:	4413      	add	r3, r2
 801945a:	b299      	uxth	r1, r3
 801945c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801945e:	2b00      	cmp	r3, #0
 8019460:	bf0c      	ite	eq
 8019462:	2301      	moveq	r3, #1
 8019464:	2300      	movne	r3, #0
 8019466:	b2db      	uxtb	r3, r3
 8019468:	f107 0012 	add.w	r0, r7, #18
 801946c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801946e:	9302      	str	r3, [sp, #8]
 8019470:	797b      	ldrb	r3, [r7, #5]
 8019472:	9301      	str	r3, [sp, #4]
 8019474:	68fb      	ldr	r3, [r7, #12]
 8019476:	9300      	str	r3, [sp, #0]
 8019478:	4603      	mov	r3, r0
 801947a:	2000      	movs	r0, #0
 801947c:	f7ff fd8a 	bl	8018f94 <tcp_pbuf_prealloc>
 8019480:	6338      	str	r0, [r7, #48]	; 0x30
 8019482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019484:	2b00      	cmp	r3, #0
 8019486:	f000 817e 	beq.w	8019786 <tcp_write+0x642>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801948a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801948c:	895b      	ldrh	r3, [r3, #10]
 801948e:	8b3a      	ldrh	r2, [r7, #24]
 8019490:	429a      	cmp	r2, r3
 8019492:	d906      	bls.n	80194a2 <tcp_write+0x35e>
 8019494:	4b8f      	ldr	r3, [pc, #572]	; (80196d4 <tcp_write+0x590>)
 8019496:	f240 2241 	movw	r2, #577	; 0x241
 801949a:	498f      	ldr	r1, [pc, #572]	; (80196d8 <tcp_write+0x594>)
 801949c:	488f      	ldr	r0, [pc, #572]	; (80196dc <tcp_write+0x598>)
 801949e:	f006 fc5f 	bl	801fd60 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t*)arg + pos, seglen, &chksum, &chksum_swapped);
 80194a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80194a4:	685a      	ldr	r2, [r3, #4]
 80194a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80194aa:	18d0      	adds	r0, r2, r3
 80194ac:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80194b0:	68ba      	ldr	r2, [r7, #8]
 80194b2:	4413      	add	r3, r2
 80194b4:	8b3a      	ldrh	r2, [r7, #24]
 80194b6:	4619      	mov	r1, r3
 80194b8:	f006 fb97 	bl	801fbea <memcpy>
 80194bc:	e02e      	b.n	801951c <tcp_write+0x3d8>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 80194be:	8a7b      	ldrh	r3, [r7, #18]
 80194c0:	2b00      	cmp	r3, #0
 80194c2:	d006      	beq.n	80194d2 <tcp_write+0x38e>
 80194c4:	4b83      	ldr	r3, [pc, #524]	; (80196d4 <tcp_write+0x590>)
 80194c6:	f240 224b 	movw	r2, #587	; 0x24b
 80194ca:	4985      	ldr	r1, [pc, #532]	; (80196e0 <tcp_write+0x59c>)
 80194cc:	4883      	ldr	r0, [pc, #524]	; (80196dc <tcp_write+0x598>)
 80194ce:	f006 fc47 	bl	801fd60 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 80194d2:	8b3b      	ldrh	r3, [r7, #24]
 80194d4:	2201      	movs	r2, #1
 80194d6:	4619      	mov	r1, r3
 80194d8:	2000      	movs	r0, #0
 80194da:	f7fa ffc3 	bl	8014464 <pbuf_alloc>
 80194de:	6178      	str	r0, [r7, #20]
 80194e0:	697b      	ldr	r3, [r7, #20]
 80194e2:	2b00      	cmp	r3, #0
 80194e4:	f000 8151 	beq.w	801978a <tcp_write+0x646>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom*)p2)->payload = (const u8_t*)arg + pos;
 80194e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80194ec:	68ba      	ldr	r2, [r7, #8]
 80194ee:	441a      	add	r2, r3
 80194f0:	697b      	ldr	r3, [r7, #20]
 80194f2:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80194f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80194f8:	b29b      	uxth	r3, r3
 80194fa:	2200      	movs	r2, #0
 80194fc:	4619      	mov	r1, r3
 80194fe:	2000      	movs	r0, #0
 8019500:	f7fa ffb0 	bl	8014464 <pbuf_alloc>
 8019504:	6338      	str	r0, [r7, #48]	; 0x30
 8019506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019508:	2b00      	cmp	r3, #0
 801950a:	d103      	bne.n	8019514 <tcp_write+0x3d0>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 801950c:	6978      	ldr	r0, [r7, #20]
 801950e:	f7fb fb1b 	bl	8014b48 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8019512:	e13d      	b.n	8019790 <tcp_write+0x64c>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8019514:	6979      	ldr	r1, [r7, #20]
 8019516:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019518:	f7fb fbf0 	bl	8014cfc <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 801951c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801951e:	f7fb fbad 	bl	8014c7c <pbuf_clen>
 8019522:	4603      	mov	r3, r0
 8019524:	461a      	mov	r2, r3
 8019526:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801952a:	4413      	add	r3, r2
 801952c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if ((queuelen > TCP_SND_QUEUELEN) || (queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 8019530:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8019534:	2b09      	cmp	r3, #9
 8019536:	d805      	bhi.n	8019544 <tcp_write+0x400>
 8019538:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801953c:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8019540:	4293      	cmp	r3, r2
 8019542:	d903      	bls.n	801954c <tcp_write+0x408>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
        queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8019544:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019546:	f7fb faff 	bl	8014b48 <pbuf_free>
      goto memerr;
 801954a:	e121      	b.n	8019790 <tcp_write+0x64c>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801954c:	68fb      	ldr	r3, [r7, #12]
 801954e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8019550:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019554:	441a      	add	r2, r3
 8019556:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801955a:	9300      	str	r3, [sp, #0]
 801955c:	4613      	mov	r3, r2
 801955e:	2200      	movs	r2, #0
 8019560:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8019562:	68f8      	ldr	r0, [r7, #12]
 8019564:	f7ff fc8e 	bl	8018e84 <tcp_create_segment>
 8019568:	64f8      	str	r0, [r7, #76]	; 0x4c
 801956a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801956c:	2b00      	cmp	r3, #0
 801956e:	f000 810e 	beq.w	801978e <tcp_write+0x64a>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8019572:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8019574:	2b00      	cmp	r3, #0
 8019576:	d102      	bne.n	801957e <tcp_write+0x43a>
      queue = seg;
 8019578:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801957a:	647b      	str	r3, [r7, #68]	; 0x44
 801957c:	e00c      	b.n	8019598 <tcp_write+0x454>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801957e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8019580:	2b00      	cmp	r3, #0
 8019582:	d106      	bne.n	8019592 <tcp_write+0x44e>
 8019584:	4b53      	ldr	r3, [pc, #332]	; (80196d4 <tcp_write+0x590>)
 8019586:	f240 2285 	movw	r2, #645	; 0x285
 801958a:	4956      	ldr	r1, [pc, #344]	; (80196e4 <tcp_write+0x5a0>)
 801958c:	4853      	ldr	r0, [pc, #332]	; (80196dc <tcp_write+0x598>)
 801958e:	f006 fbe7 	bl	801fd60 <iprintf>
      prev_seg->next = seg;
 8019592:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8019594:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8019596:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8019598:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801959a:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
      lwip_ntohl(seg->tcphdr->seqno),
      lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 801959c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80195a0:	8b3b      	ldrh	r3, [r7, #24]
 80195a2:	4413      	add	r3, r2
 80195a4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 80195a8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80195ac:	88fb      	ldrh	r3, [r7, #6]
 80195ae:	429a      	cmp	r2, r3
 80195b0:	f4ff af38 	bcc.w	8019424 <tcp_write+0x2e0>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 80195b4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80195b6:	2b00      	cmp	r3, #0
 80195b8:	d02c      	beq.n	8019614 <tcp_write+0x4d0>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 80195ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80195bc:	685b      	ldr	r3, [r3, #4]
 80195be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80195c0:	e01e      	b.n	8019600 <tcp_write+0x4bc>
      p->tot_len += oversize_used;
 80195c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80195c4:	891a      	ldrh	r2, [r3, #8]
 80195c6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80195c8:	4413      	add	r3, r2
 80195ca:	b29a      	uxth	r2, r3
 80195cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80195ce:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 80195d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80195d2:	681b      	ldr	r3, [r3, #0]
 80195d4:	2b00      	cmp	r3, #0
 80195d6:	d110      	bne.n	80195fa <tcp_write+0x4b6>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 80195d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80195da:	685b      	ldr	r3, [r3, #4]
 80195dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80195de:	8952      	ldrh	r2, [r2, #10]
 80195e0:	4413      	add	r3, r2
 80195e2:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80195e4:	68b9      	ldr	r1, [r7, #8]
 80195e6:	4618      	mov	r0, r3
 80195e8:	f006 faff 	bl	801fbea <memcpy>
        p->len += oversize_used;
 80195ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80195ee:	895a      	ldrh	r2, [r3, #10]
 80195f0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80195f2:	4413      	add	r3, r2
 80195f4:	b29a      	uxth	r2, r3
 80195f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80195f8:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 80195fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80195fc:	681b      	ldr	r3, [r3, #0]
 80195fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019602:	2b00      	cmp	r3, #0
 8019604:	d1dd      	bne.n	80195c2 <tcp_write+0x47e>
      }
    }
    last_unsent->len += oversize_used;
 8019606:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019608:	891a      	ldrh	r2, [r3, #8]
 801960a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801960c:	4413      	add	r3, r2
 801960e:	b29a      	uxth	r2, r3
 8019610:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019612:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8019614:	8a7a      	ldrh	r2, [r7, #18]
 8019616:	68fb      	ldr	r3, [r7, #12]
 8019618:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801961c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801961e:	2b00      	cmp	r3, #0
 8019620:	d018      	beq.n	8019654 <tcp_write+0x510>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8019622:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019624:	2b00      	cmp	r3, #0
 8019626:	d106      	bne.n	8019636 <tcp_write+0x4f2>
 8019628:	4b2a      	ldr	r3, [pc, #168]	; (80196d4 <tcp_write+0x590>)
 801962a:	f240 22bb 	movw	r2, #699	; 0x2bb
 801962e:	492e      	ldr	r1, [pc, #184]	; (80196e8 <tcp_write+0x5a4>)
 8019630:	482a      	ldr	r0, [pc, #168]	; (80196dc <tcp_write+0x598>)
 8019632:	f006 fb95 	bl	801fd60 <iprintf>
      (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8019636:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019638:	685b      	ldr	r3, [r3, #4]
 801963a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801963c:	4618      	mov	r0, r3
 801963e:	f7fb fb5d 	bl	8014cfc <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8019642:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019644:	891a      	ldrh	r2, [r3, #8]
 8019646:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019648:	891b      	ldrh	r3, [r3, #8]
 801964a:	4413      	add	r3, r2
 801964c:	b29a      	uxth	r2, r3
 801964e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019650:	811a      	strh	r2, [r3, #8]
 8019652:	e037      	b.n	80196c4 <tcp_write+0x580>
  } else if (extendlen > 0) {
 8019654:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019656:	2b00      	cmp	r3, #0
 8019658:	d034      	beq.n	80196c4 <tcp_write+0x580>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801965a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801965c:	2b00      	cmp	r3, #0
 801965e:	d003      	beq.n	8019668 <tcp_write+0x524>
 8019660:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019662:	685b      	ldr	r3, [r3, #4]
 8019664:	2b00      	cmp	r3, #0
 8019666:	d106      	bne.n	8019676 <tcp_write+0x532>
 8019668:	4b1a      	ldr	r3, [pc, #104]	; (80196d4 <tcp_write+0x590>)
 801966a:	f240 22c1 	movw	r2, #705	; 0x2c1
 801966e:	491f      	ldr	r1, [pc, #124]	; (80196ec <tcp_write+0x5a8>)
 8019670:	481a      	ldr	r0, [pc, #104]	; (80196dc <tcp_write+0x598>)
 8019672:	f006 fb75 	bl	801fd60 <iprintf>
      last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8019676:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019678:	685b      	ldr	r3, [r3, #4]
 801967a:	62bb      	str	r3, [r7, #40]	; 0x28
 801967c:	e009      	b.n	8019692 <tcp_write+0x54e>
      p->tot_len += extendlen;
 801967e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019680:	891a      	ldrh	r2, [r3, #8]
 8019682:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019684:	4413      	add	r3, r2
 8019686:	b29a      	uxth	r2, r3
 8019688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801968a:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801968c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801968e:	681b      	ldr	r3, [r3, #0]
 8019690:	62bb      	str	r3, [r7, #40]	; 0x28
 8019692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019694:	681b      	ldr	r3, [r3, #0]
 8019696:	2b00      	cmp	r3, #0
 8019698:	d1f1      	bne.n	801967e <tcp_write+0x53a>
    }
    p->tot_len += extendlen;
 801969a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801969c:	891a      	ldrh	r2, [r3, #8]
 801969e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80196a0:	4413      	add	r3, r2
 80196a2:	b29a      	uxth	r2, r3
 80196a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80196a6:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 80196a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80196aa:	895a      	ldrh	r2, [r3, #10]
 80196ac:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80196ae:	4413      	add	r3, r2
 80196b0:	b29a      	uxth	r2, r3
 80196b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80196b4:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 80196b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80196b8:	891a      	ldrh	r2, [r3, #8]
 80196ba:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80196bc:	4413      	add	r3, r2
 80196be:	b29a      	uxth	r2, r3
 80196c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80196c2:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 80196c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80196c6:	2b00      	cmp	r3, #0
 80196c8:	d112      	bne.n	80196f0 <tcp_write+0x5ac>
    pcb->unsent = queue;
 80196ca:	68fb      	ldr	r3, [r7, #12]
 80196cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80196ce:	669a      	str	r2, [r3, #104]	; 0x68
 80196d0:	e011      	b.n	80196f6 <tcp_write+0x5b2>
 80196d2:	bf00      	nop
 80196d4:	08023378 	.word	0x08023378
 80196d8:	08023588 	.word	0x08023588
 80196dc:	080233dc 	.word	0x080233dc
 80196e0:	080235c8 	.word	0x080235c8
 80196e4:	080235d8 	.word	0x080235d8
 80196e8:	080235ec 	.word	0x080235ec
 80196ec:	08023624 	.word	0x08023624
  } else {
    last_unsent->next = queue;
 80196f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80196f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80196f4:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 80196f6:	68fb      	ldr	r3, [r7, #12]
 80196f8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80196fa:	88fb      	ldrh	r3, [r7, #6]
 80196fc:	441a      	add	r2, r3
 80196fe:	68fb      	ldr	r3, [r7, #12]
 8019700:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_buf -= len;
 8019702:	68fb      	ldr	r3, [r7, #12]
 8019704:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8019708:	88fb      	ldrh	r3, [r7, #6]
 801970a:	1ad3      	subs	r3, r2, r3
 801970c:	b29a      	uxth	r2, r3
 801970e:	68fb      	ldr	r3, [r7, #12]
 8019710:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  pcb->snd_queuelen = queuelen;
 8019714:	68fb      	ldr	r3, [r7, #12]
 8019716:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801971a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
    pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801971e:	68fb      	ldr	r3, [r7, #12]
 8019720:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8019724:	2b00      	cmp	r3, #0
 8019726:	d00e      	beq.n	8019746 <tcp_write+0x602>
    LWIP_ASSERT("tcp_write: valid queue length",
 8019728:	68fb      	ldr	r3, [r7, #12]
 801972a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801972c:	2b00      	cmp	r3, #0
 801972e:	d10a      	bne.n	8019746 <tcp_write+0x602>
 8019730:	68fb      	ldr	r3, [r7, #12]
 8019732:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8019734:	2b00      	cmp	r3, #0
 8019736:	d106      	bne.n	8019746 <tcp_write+0x602>
 8019738:	4b2c      	ldr	r3, [pc, #176]	; (80197ec <tcp_write+0x6a8>)
 801973a:	f240 22ed 	movw	r2, #749	; 0x2ed
 801973e:	492c      	ldr	r1, [pc, #176]	; (80197f0 <tcp_write+0x6ac>)
 8019740:	482c      	ldr	r0, [pc, #176]	; (80197f4 <tcp_write+0x6b0>)
 8019742:	f006 fb0d 	bl	801fd60 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE)==0)) {
 8019746:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019748:	2b00      	cmp	r3, #0
 801974a:	d016      	beq.n	801977a <tcp_write+0x636>
 801974c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801974e:	68db      	ldr	r3, [r3, #12]
 8019750:	2b00      	cmp	r3, #0
 8019752:	d012      	beq.n	801977a <tcp_write+0x636>
 8019754:	797b      	ldrb	r3, [r7, #5]
 8019756:	f003 0302 	and.w	r3, r3, #2
 801975a:	2b00      	cmp	r3, #0
 801975c:	d10d      	bne.n	801977a <tcp_write+0x636>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801975e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019760:	68db      	ldr	r3, [r3, #12]
 8019762:	899b      	ldrh	r3, [r3, #12]
 8019764:	b29c      	uxth	r4, r3
 8019766:	2008      	movs	r0, #8
 8019768:	f7fa f854 	bl	8013814 <lwip_htons>
 801976c:	4603      	mov	r3, r0
 801976e:	461a      	mov	r2, r3
 8019770:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019772:	68db      	ldr	r3, [r3, #12]
 8019774:	4322      	orrs	r2, r4
 8019776:	b292      	uxth	r2, r2
 8019778:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801977a:	2300      	movs	r3, #0
 801977c:	e031      	b.n	80197e2 <tcp_write+0x69e>
          goto memerr;
 801977e:	bf00      	nop
 8019780:	e006      	b.n	8019790 <tcp_write+0x64c>
            goto memerr;
 8019782:	bf00      	nop
 8019784:	e004      	b.n	8019790 <tcp_write+0x64c>
        goto memerr;
 8019786:	bf00      	nop
 8019788:	e002      	b.n	8019790 <tcp_write+0x64c>
        goto memerr;
 801978a:	bf00      	nop
 801978c:	e000      	b.n	8019790 <tcp_write+0x64c>
      goto memerr;
 801978e:	bf00      	nop
memerr:
  pcb->flags |= TF_NAGLEMEMERR;
 8019790:	68fb      	ldr	r3, [r7, #12]
 8019792:	7e9b      	ldrb	r3, [r3, #26]
 8019794:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8019798:	b2da      	uxtb	r2, r3
 801979a:	68fb      	ldr	r3, [r7, #12]
 801979c:	769a      	strb	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 801979e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80197a0:	2b00      	cmp	r3, #0
 80197a2:	d002      	beq.n	80197aa <tcp_write+0x666>
    pbuf_free(concat_p);
 80197a4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80197a6:	f7fb f9cf 	bl	8014b48 <pbuf_free>
  }
  if (queue != NULL) {
 80197aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80197ac:	2b00      	cmp	r3, #0
 80197ae:	d002      	beq.n	80197b6 <tcp_write+0x672>
    tcp_segs_free(queue);
 80197b0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80197b2:	f7fc fcce 	bl	8016152 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 80197b6:	68fb      	ldr	r3, [r7, #12]
 80197b8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80197bc:	2b00      	cmp	r3, #0
 80197be:	d00e      	beq.n	80197de <tcp_write+0x69a>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 80197c0:	68fb      	ldr	r3, [r7, #12]
 80197c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80197c4:	2b00      	cmp	r3, #0
 80197c6:	d10a      	bne.n	80197de <tcp_write+0x69a>
 80197c8:	68fb      	ldr	r3, [r7, #12]
 80197ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80197cc:	2b00      	cmp	r3, #0
 80197ce:	d106      	bne.n	80197de <tcp_write+0x69a>
 80197d0:	4b06      	ldr	r3, [pc, #24]	; (80197ec <tcp_write+0x6a8>)
 80197d2:	f240 3202 	movw	r2, #770	; 0x302
 80197d6:	4906      	ldr	r1, [pc, #24]	; (80197f0 <tcp_write+0x6ac>)
 80197d8:	4806      	ldr	r0, [pc, #24]	; (80197f4 <tcp_write+0x6b0>)
 80197da:	f006 fac1 	bl	801fd60 <iprintf>
      pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 80197de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80197e2:	4618      	mov	r0, r3
 80197e4:	375c      	adds	r7, #92	; 0x5c
 80197e6:	46bd      	mov	sp, r7
 80197e8:	bd90      	pop	{r4, r7, pc}
 80197ea:	bf00      	nop
 80197ec:	08023378 	.word	0x08023378
 80197f0:	0802365c 	.word	0x0802365c
 80197f4:	080233dc 	.word	0x080233dc

080197f8 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80197f8:	b580      	push	{r7, lr}
 80197fa:	b08a      	sub	sp, #40	; 0x28
 80197fc:	af02      	add	r7, sp, #8
 80197fe:	6078      	str	r0, [r7, #4]
 8019800:	460b      	mov	r3, r1
 8019802:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8019804:	2300      	movs	r3, #0
 8019806:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8019808:	2300      	movs	r3, #0
 801980a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801980c:	78fb      	ldrb	r3, [r7, #3]
 801980e:	f003 0303 	and.w	r3, r3, #3
 8019812:	2b00      	cmp	r3, #0
 8019814:	d106      	bne.n	8019824 <tcp_enqueue_flags+0x2c>
 8019816:	4b6f      	ldr	r3, [pc, #444]	; (80199d4 <tcp_enqueue_flags+0x1dc>)
 8019818:	f240 321b 	movw	r2, #795	; 0x31b
 801981c:	496e      	ldr	r1, [pc, #440]	; (80199d8 <tcp_enqueue_flags+0x1e0>)
 801981e:	486f      	ldr	r0, [pc, #444]	; (80199dc <tcp_enqueue_flags+0x1e4>)
 8019820:	f006 fa9e 	bl	801fd60 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 8019824:	687b      	ldr	r3, [r7, #4]
 8019826:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801982a:	2b08      	cmp	r3, #8
 801982c:	d806      	bhi.n	801983c <tcp_enqueue_flags+0x44>
 801982e:	687b      	ldr	r3, [r7, #4]
 8019830:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8019834:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8019838:	4293      	cmp	r3, r2
 801983a:	d90e      	bls.n	801985a <tcp_enqueue_flags+0x62>
      ((flags & TCP_FIN) == 0)) {
 801983c:	78fb      	ldrb	r3, [r7, #3]
 801983e:	f003 0301 	and.w	r3, r3, #1
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 8019842:	2b00      	cmp	r3, #0
 8019844:	d109      	bne.n	801985a <tcp_enqueue_flags+0x62>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_enqueue_flags: too long queue %"U16_F" (max %"U16_F")\n",
                                       pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 8019846:	687b      	ldr	r3, [r7, #4]
 8019848:	7e9b      	ldrb	r3, [r3, #26]
 801984a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801984e:	b2da      	uxtb	r2, r3
 8019850:	687b      	ldr	r3, [r7, #4]
 8019852:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 8019854:	f04f 33ff 	mov.w	r3, #4294967295
 8019858:	e0b7      	b.n	80199ca <tcp_enqueue_flags+0x1d2>
  }

  if (flags & TCP_SYN) {
 801985a:	78fb      	ldrb	r3, [r7, #3]
 801985c:	f003 0302 	and.w	r3, r3, #2
 8019860:	2b00      	cmp	r3, #0
 8019862:	d001      	beq.n	8019868 <tcp_enqueue_flags+0x70>
    optflags = TF_SEG_OPTS_MSS;
 8019864:	2301      	movs	r3, #1
 8019866:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host. */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8019868:	7ffb      	ldrb	r3, [r7, #31]
 801986a:	009b      	lsls	r3, r3, #2
 801986c:	b2db      	uxtb	r3, r3
 801986e:	f003 0304 	and.w	r3, r3, #4
 8019872:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8019874:	7dfb      	ldrb	r3, [r7, #23]
 8019876:	b29b      	uxth	r3, r3
 8019878:	2200      	movs	r2, #0
 801987a:	4619      	mov	r1, r3
 801987c:	2000      	movs	r0, #0
 801987e:	f7fa fdf1 	bl	8014464 <pbuf_alloc>
 8019882:	6138      	str	r0, [r7, #16]
 8019884:	693b      	ldr	r3, [r7, #16]
 8019886:	2b00      	cmp	r3, #0
 8019888:	d109      	bne.n	801989e <tcp_enqueue_flags+0xa6>
    pcb->flags |= TF_NAGLEMEMERR;
 801988a:	687b      	ldr	r3, [r7, #4]
 801988c:	7e9b      	ldrb	r3, [r3, #26]
 801988e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8019892:	b2da      	uxtb	r2, r3
 8019894:	687b      	ldr	r3, [r7, #4]
 8019896:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8019898:	f04f 33ff 	mov.w	r3, #4294967295
 801989c:	e095      	b.n	80199ca <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801989e:	693b      	ldr	r3, [r7, #16]
 80198a0:	895a      	ldrh	r2, [r3, #10]
 80198a2:	7dfb      	ldrb	r3, [r7, #23]
 80198a4:	b29b      	uxth	r3, r3
 80198a6:	429a      	cmp	r2, r3
 80198a8:	d206      	bcs.n	80198b8 <tcp_enqueue_flags+0xc0>
 80198aa:	4b4a      	ldr	r3, [pc, #296]	; (80199d4 <tcp_enqueue_flags+0x1dc>)
 80198ac:	f240 3241 	movw	r2, #833	; 0x341
 80198b0:	494b      	ldr	r1, [pc, #300]	; (80199e0 <tcp_enqueue_flags+0x1e8>)
 80198b2:	484a      	ldr	r0, [pc, #296]	; (80199dc <tcp_enqueue_flags+0x1e4>)
 80198b4:	f006 fa54 	bl	801fd60 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80198b8:	687b      	ldr	r3, [r7, #4]
 80198ba:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80198bc:	78fa      	ldrb	r2, [r7, #3]
 80198be:	7ffb      	ldrb	r3, [r7, #31]
 80198c0:	9300      	str	r3, [sp, #0]
 80198c2:	460b      	mov	r3, r1
 80198c4:	6939      	ldr	r1, [r7, #16]
 80198c6:	6878      	ldr	r0, [r7, #4]
 80198c8:	f7ff fadc 	bl	8018e84 <tcp_create_segment>
 80198cc:	60f8      	str	r0, [r7, #12]
 80198ce:	68fb      	ldr	r3, [r7, #12]
 80198d0:	2b00      	cmp	r3, #0
 80198d2:	d109      	bne.n	80198e8 <tcp_enqueue_flags+0xf0>
    pcb->flags |= TF_NAGLEMEMERR;
 80198d4:	687b      	ldr	r3, [r7, #4]
 80198d6:	7e9b      	ldrb	r3, [r3, #26]
 80198d8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80198dc:	b2da      	uxtb	r2, r3
 80198de:	687b      	ldr	r3, [r7, #4]
 80198e0:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80198e2:	f04f 33ff 	mov.w	r3, #4294967295
 80198e6:	e070      	b.n	80199ca <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80198e8:	68fb      	ldr	r3, [r7, #12]
 80198ea:	68db      	ldr	r3, [r3, #12]
 80198ec:	f003 0303 	and.w	r3, r3, #3
 80198f0:	2b00      	cmp	r3, #0
 80198f2:	d006      	beq.n	8019902 <tcp_enqueue_flags+0x10a>
 80198f4:	4b37      	ldr	r3, [pc, #220]	; (80199d4 <tcp_enqueue_flags+0x1dc>)
 80198f6:	f240 3249 	movw	r2, #841	; 0x349
 80198fa:	493a      	ldr	r1, [pc, #232]	; (80199e4 <tcp_enqueue_flags+0x1ec>)
 80198fc:	4837      	ldr	r0, [pc, #220]	; (80199dc <tcp_enqueue_flags+0x1e4>)
 80198fe:	f006 fa2f 	bl	801fd60 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8019902:	68fb      	ldr	r3, [r7, #12]
 8019904:	891b      	ldrh	r3, [r3, #8]
 8019906:	2b00      	cmp	r3, #0
 8019908:	d006      	beq.n	8019918 <tcp_enqueue_flags+0x120>
 801990a:	4b32      	ldr	r3, [pc, #200]	; (80199d4 <tcp_enqueue_flags+0x1dc>)
 801990c:	f240 324a 	movw	r2, #842	; 0x34a
 8019910:	4935      	ldr	r1, [pc, #212]	; (80199e8 <tcp_enqueue_flags+0x1f0>)
 8019912:	4832      	ldr	r0, [pc, #200]	; (80199dc <tcp_enqueue_flags+0x1e4>)
 8019914:	f006 fa24 	bl	801fd60 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8019918:	687b      	ldr	r3, [r7, #4]
 801991a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801991c:	2b00      	cmp	r3, #0
 801991e:	d103      	bne.n	8019928 <tcp_enqueue_flags+0x130>
    pcb->unsent = seg;
 8019920:	687b      	ldr	r3, [r7, #4]
 8019922:	68fa      	ldr	r2, [r7, #12]
 8019924:	669a      	str	r2, [r3, #104]	; 0x68
 8019926:	e00d      	b.n	8019944 <tcp_enqueue_flags+0x14c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8019928:	687b      	ldr	r3, [r7, #4]
 801992a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801992c:	61bb      	str	r3, [r7, #24]
 801992e:	e002      	b.n	8019936 <tcp_enqueue_flags+0x13e>
 8019930:	69bb      	ldr	r3, [r7, #24]
 8019932:	681b      	ldr	r3, [r3, #0]
 8019934:	61bb      	str	r3, [r7, #24]
 8019936:	69bb      	ldr	r3, [r7, #24]
 8019938:	681b      	ldr	r3, [r3, #0]
 801993a:	2b00      	cmp	r3, #0
 801993c:	d1f8      	bne.n	8019930 <tcp_enqueue_flags+0x138>
    useg->next = seg;
 801993e:	69bb      	ldr	r3, [r7, #24]
 8019940:	68fa      	ldr	r2, [r7, #12]
 8019942:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8019944:	687b      	ldr	r3, [r7, #4]
 8019946:	2200      	movs	r2, #0
 8019948:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801994c:	78fb      	ldrb	r3, [r7, #3]
 801994e:	f003 0302 	and.w	r3, r3, #2
 8019952:	2b00      	cmp	r3, #0
 8019954:	d104      	bne.n	8019960 <tcp_enqueue_flags+0x168>
 8019956:	78fb      	ldrb	r3, [r7, #3]
 8019958:	f003 0301 	and.w	r3, r3, #1
 801995c:	2b00      	cmp	r3, #0
 801995e:	d004      	beq.n	801996a <tcp_enqueue_flags+0x172>
    pcb->snd_lbb++;
 8019960:	687b      	ldr	r3, [r7, #4]
 8019962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8019964:	1c5a      	adds	r2, r3, #1
 8019966:	687b      	ldr	r3, [r7, #4]
 8019968:	659a      	str	r2, [r3, #88]	; 0x58
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801996a:	78fb      	ldrb	r3, [r7, #3]
 801996c:	f003 0301 	and.w	r3, r3, #1
 8019970:	2b00      	cmp	r3, #0
 8019972:	d006      	beq.n	8019982 <tcp_enqueue_flags+0x18a>
    pcb->flags |= TF_FIN;
 8019974:	687b      	ldr	r3, [r7, #4]
 8019976:	7e9b      	ldrb	r3, [r3, #26]
 8019978:	f043 0320 	orr.w	r3, r3, #32
 801997c:	b2da      	uxtb	r2, r3
 801997e:	687b      	ldr	r3, [r7, #4]
 8019980:	769a      	strb	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019982:	68fb      	ldr	r3, [r7, #12]
 8019984:	685b      	ldr	r3, [r3, #4]
 8019986:	4618      	mov	r0, r3
 8019988:	f7fb f978 	bl	8014c7c <pbuf_clen>
 801998c:	4603      	mov	r3, r0
 801998e:	461a      	mov	r2, r3
 8019990:	687b      	ldr	r3, [r7, #4]
 8019992:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8019996:	4413      	add	r3, r2
 8019998:	b29a      	uxth	r2, r3
 801999a:	687b      	ldr	r3, [r7, #4]
 801999c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80199a0:	687b      	ldr	r3, [r7, #4]
 80199a2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80199a6:	2b00      	cmp	r3, #0
 80199a8:	d00e      	beq.n	80199c8 <tcp_enqueue_flags+0x1d0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80199aa:	687b      	ldr	r3, [r7, #4]
 80199ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80199ae:	2b00      	cmp	r3, #0
 80199b0:	d10a      	bne.n	80199c8 <tcp_enqueue_flags+0x1d0>
 80199b2:	687b      	ldr	r3, [r7, #4]
 80199b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80199b6:	2b00      	cmp	r3, #0
 80199b8:	d106      	bne.n	80199c8 <tcp_enqueue_flags+0x1d0>
 80199ba:	4b06      	ldr	r3, [pc, #24]	; (80199d4 <tcp_enqueue_flags+0x1dc>)
 80199bc:	f240 326d 	movw	r2, #877	; 0x36d
 80199c0:	490a      	ldr	r1, [pc, #40]	; (80199ec <tcp_enqueue_flags+0x1f4>)
 80199c2:	4806      	ldr	r0, [pc, #24]	; (80199dc <tcp_enqueue_flags+0x1e4>)
 80199c4:	f006 f9cc 	bl	801fd60 <iprintf>
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80199c8:	2300      	movs	r3, #0
}
 80199ca:	4618      	mov	r0, r3
 80199cc:	3720      	adds	r7, #32
 80199ce:	46bd      	mov	sp, r7
 80199d0:	bd80      	pop	{r7, pc}
 80199d2:	bf00      	nop
 80199d4:	08023378 	.word	0x08023378
 80199d8:	0802367c 	.word	0x0802367c
 80199dc:	080233dc 	.word	0x080233dc
 80199e0:	080236d4 	.word	0x080236d4
 80199e4:	08023710 	.word	0x08023710
 80199e8:	08023728 	.word	0x08023728
 80199ec:	08023754 	.word	0x08023754

080199f0 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80199f0:	b590      	push	{r4, r7, lr}
 80199f2:	b08b      	sub	sp, #44	; 0x2c
 80199f4:	af04      	add	r7, sp, #16
 80199f6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = 0;
 80199f8:	2300      	movs	r3, #0
 80199fa:	75bb      	strb	r3, [r7, #22]
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 80199fc:	7dbb      	ldrb	r3, [r7, #22]
 80199fe:	b29c      	uxth	r4, r3
 8019a00:	687b      	ldr	r3, [r7, #4]
 8019a02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8019a04:	4618      	mov	r0, r3
 8019a06:	f7f9 ff13 	bl	8013830 <lwip_htonl>
 8019a0a:	4603      	mov	r3, r0
 8019a0c:	2200      	movs	r2, #0
 8019a0e:	4621      	mov	r1, r4
 8019a10:	6878      	ldr	r0, [r7, #4]
 8019a12:	f7ff f97b 	bl	8018d0c <tcp_output_alloc_header>
 8019a16:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019a18:	693b      	ldr	r3, [r7, #16]
 8019a1a:	2b00      	cmp	r3, #0
 8019a1c:	d109      	bne.n	8019a32 <tcp_send_empty_ack+0x42>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 8019a1e:	687b      	ldr	r3, [r7, #4]
 8019a20:	7e9b      	ldrb	r3, [r3, #26]
 8019a22:	f043 0303 	orr.w	r3, r3, #3
 8019a26:	b2da      	uxtb	r2, r3
 8019a28:	687b      	ldr	r3, [r7, #4]
 8019a2a:	769a      	strb	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8019a2c:	f06f 0301 	mvn.w	r3, #1
 8019a30:	e036      	b.n	8019aa0 <tcp_send_empty_ack+0xb0>
  if (pcb->flags & TF_TIMESTAMP) {
    tcp_build_timestamp_option(pcb, (u32_t *)(tcphdr + 1));
  }
#endif

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8019a32:	687b      	ldr	r3, [r7, #4]
 8019a34:	3304      	adds	r3, #4
 8019a36:	4618      	mov	r0, r3
 8019a38:	f002 f9c0 	bl	801bdbc <ip4_route>
 8019a3c:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 8019a3e:	68fb      	ldr	r3, [r7, #12]
 8019a40:	2b00      	cmp	r3, #0
 8019a42:	d102      	bne.n	8019a4a <tcp_send_empty_ack+0x5a>
    err = ERR_RTE;
 8019a44:	23fc      	movs	r3, #252	; 0xfc
 8019a46:	75fb      	strb	r3, [r7, #23]
 8019a48:	e012      	b.n	8019a70 <tcp_send_empty_ack+0x80>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
        &pcb->local_ip, &pcb->remote_ip);
    }
#endif
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 8019a4a:	6879      	ldr	r1, [r7, #4]
 8019a4c:	687b      	ldr	r3, [r7, #4]
 8019a4e:	1d18      	adds	r0, r3, #4
 8019a50:	687b      	ldr	r3, [r7, #4]
 8019a52:	7a9c      	ldrb	r4, [r3, #10]
 8019a54:	687b      	ldr	r3, [r7, #4]
 8019a56:	7a5b      	ldrb	r3, [r3, #9]
 8019a58:	68fa      	ldr	r2, [r7, #12]
 8019a5a:	9202      	str	r2, [sp, #8]
 8019a5c:	2206      	movs	r2, #6
 8019a5e:	9201      	str	r2, [sp, #4]
 8019a60:	9300      	str	r3, [sp, #0]
 8019a62:	4623      	mov	r3, r4
 8019a64:	4602      	mov	r2, r0
 8019a66:	6938      	ldr	r0, [r7, #16]
 8019a68:	f002 fb50 	bl	801c10c <ip4_output_if>
 8019a6c:	4603      	mov	r3, r0
 8019a6e:	75fb      	strb	r3, [r7, #23]
      pcb->ttl, pcb->tos, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 8019a70:	6938      	ldr	r0, [r7, #16]
 8019a72:	f7fb f869 	bl	8014b48 <pbuf_free>

  if (err != ERR_OK) {
 8019a76:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019a7a:	2b00      	cmp	r3, #0
 8019a7c:	d007      	beq.n	8019a8e <tcp_send_empty_ack+0x9e>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 8019a7e:	687b      	ldr	r3, [r7, #4]
 8019a80:	7e9b      	ldrb	r3, [r3, #26]
 8019a82:	f043 0303 	orr.w	r3, r3, #3
 8019a86:	b2da      	uxtb	r2, r3
 8019a88:	687b      	ldr	r3, [r7, #4]
 8019a8a:	769a      	strb	r2, [r3, #26]
 8019a8c:	e006      	b.n	8019a9c <tcp_send_empty_ack+0xac>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8019a8e:	687b      	ldr	r3, [r7, #4]
 8019a90:	7e9b      	ldrb	r3, [r3, #26]
 8019a92:	f023 0303 	bic.w	r3, r3, #3
 8019a96:	b2da      	uxtb	r2, r3
 8019a98:	687b      	ldr	r3, [r7, #4]
 8019a9a:	769a      	strb	r2, [r3, #26]
  }

  return err;
 8019a9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019aa0:	4618      	mov	r0, r3
 8019aa2:	371c      	adds	r7, #28
 8019aa4:	46bd      	mov	sp, r7
 8019aa6:	bd90      	pop	{r4, r7, pc}

08019aa8 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8019aa8:	b5b0      	push	{r4, r5, r7, lr}
 8019aaa:	b08a      	sub	sp, #40	; 0x28
 8019aac:	af00      	add	r7, sp, #0
 8019aae:	6078      	str	r0, [r7, #4]
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8019ab0:	687b      	ldr	r3, [r7, #4]
 8019ab2:	7d1b      	ldrb	r3, [r3, #20]
 8019ab4:	2b01      	cmp	r3, #1
 8019ab6:	d106      	bne.n	8019ac6 <tcp_output+0x1e>
 8019ab8:	4b9b      	ldr	r3, [pc, #620]	; (8019d28 <tcp_output+0x280>)
 8019aba:	f240 32ed 	movw	r2, #1005	; 0x3ed
 8019abe:	499b      	ldr	r1, [pc, #620]	; (8019d2c <tcp_output+0x284>)
 8019ac0:	489b      	ldr	r0, [pc, #620]	; (8019d30 <tcp_output+0x288>)
 8019ac2:	f006 f94d 	bl	801fd60 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8019ac6:	4b9b      	ldr	r3, [pc, #620]	; (8019d34 <tcp_output+0x28c>)
 8019ac8:	681b      	ldr	r3, [r3, #0]
 8019aca:	687a      	ldr	r2, [r7, #4]
 8019acc:	429a      	cmp	r2, r3
 8019ace:	d101      	bne.n	8019ad4 <tcp_output+0x2c>
    return ERR_OK;
 8019ad0:	2300      	movs	r3, #0
 8019ad2:	e1cf      	b.n	8019e74 <tcp_output+0x3cc>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8019ad4:	687b      	ldr	r3, [r7, #4]
 8019ad6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8019ada:	687b      	ldr	r3, [r7, #4]
 8019adc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8019ae0:	429a      	cmp	r2, r3
 8019ae2:	d203      	bcs.n	8019aec <tcp_output+0x44>
 8019ae4:	687b      	ldr	r3, [r7, #4]
 8019ae6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8019aea:	e002      	b.n	8019af2 <tcp_output+0x4a>
 8019aec:	687b      	ldr	r3, [r7, #4]
 8019aee:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8019af2:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8019af4:	687b      	ldr	r3, [r7, #4]
 8019af6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8019af8:	627b      	str	r3, [r7, #36]	; 0x24
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 8019afa:	687b      	ldr	r3, [r7, #4]
 8019afc:	7e9b      	ldrb	r3, [r3, #26]
 8019afe:	f003 0302 	and.w	r3, r3, #2
 8019b02:	2b00      	cmp	r3, #0
 8019b04:	d017      	beq.n	8019b36 <tcp_output+0x8e>
 8019b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b08:	2b00      	cmp	r3, #0
 8019b0a:	d00f      	beq.n	8019b2c <tcp_output+0x84>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 8019b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b0e:	68db      	ldr	r3, [r3, #12]
 8019b10:	685b      	ldr	r3, [r3, #4]
 8019b12:	4618      	mov	r0, r3
 8019b14:	f7f9 fe8c 	bl	8013830 <lwip_htonl>
 8019b18:	4602      	mov	r2, r0
 8019b1a:	687b      	ldr	r3, [r7, #4]
 8019b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019b1e:	1ad3      	subs	r3, r2, r3
 8019b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019b22:	8912      	ldrh	r2, [r2, #8]
 8019b24:	4413      	add	r3, r2
     (seg == NULL ||
 8019b26:	69ba      	ldr	r2, [r7, #24]
 8019b28:	429a      	cmp	r2, r3
 8019b2a:	d204      	bcs.n	8019b36 <tcp_output+0x8e>
     return tcp_send_empty_ack(pcb);
 8019b2c:	6878      	ldr	r0, [r7, #4]
 8019b2e:	f7ff ff5f 	bl	80199f0 <tcp_send_empty_ack>
 8019b32:	4603      	mov	r3, r0
 8019b34:	e19e      	b.n	8019e74 <tcp_output+0x3cc>
  }

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8019b36:	687b      	ldr	r3, [r7, #4]
 8019b38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019b3a:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8019b3c:	6a3b      	ldr	r3, [r7, #32]
 8019b3e:	2b00      	cmp	r3, #0
 8019b40:	d007      	beq.n	8019b52 <tcp_output+0xaa>
    for (; useg->next != NULL; useg = useg->next);
 8019b42:	e002      	b.n	8019b4a <tcp_output+0xa2>
 8019b44:	6a3b      	ldr	r3, [r7, #32]
 8019b46:	681b      	ldr	r3, [r3, #0]
 8019b48:	623b      	str	r3, [r7, #32]
 8019b4a:	6a3b      	ldr	r3, [r7, #32]
 8019b4c:	681b      	ldr	r3, [r3, #0]
 8019b4e:	2b00      	cmp	r3, #0
 8019b50:	d1f8      	bne.n	8019b44 <tcp_output+0x9c>
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8019b52:	687b      	ldr	r3, [r7, #4]
 8019b54:	3304      	adds	r3, #4
 8019b56:	4618      	mov	r0, r3
 8019b58:	f002 f930 	bl	801bdbc <ip4_route>
 8019b5c:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8019b5e:	697b      	ldr	r3, [r7, #20]
 8019b60:	2b00      	cmp	r3, #0
 8019b62:	d102      	bne.n	8019b6a <tcp_output+0xc2>
    return ERR_RTE;
 8019b64:	f06f 0303 	mvn.w	r3, #3
 8019b68:	e184      	b.n	8019e74 <tcp_output+0x3cc>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8019b6a:	687b      	ldr	r3, [r7, #4]
 8019b6c:	2b00      	cmp	r3, #0
 8019b6e:	d003      	beq.n	8019b78 <tcp_output+0xd0>
 8019b70:	687b      	ldr	r3, [r7, #4]
 8019b72:	681b      	ldr	r3, [r3, #0]
 8019b74:	2b00      	cmp	r3, #0
 8019b76:	d111      	bne.n	8019b9c <tcp_output+0xf4>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8019b78:	697b      	ldr	r3, [r7, #20]
 8019b7a:	2b00      	cmp	r3, #0
 8019b7c:	d002      	beq.n	8019b84 <tcp_output+0xdc>
 8019b7e:	697b      	ldr	r3, [r7, #20]
 8019b80:	3304      	adds	r3, #4
 8019b82:	e000      	b.n	8019b86 <tcp_output+0xde>
 8019b84:	2300      	movs	r3, #0
 8019b86:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8019b88:	693b      	ldr	r3, [r7, #16]
 8019b8a:	2b00      	cmp	r3, #0
 8019b8c:	d102      	bne.n	8019b94 <tcp_output+0xec>
      return ERR_RTE;
 8019b8e:	f06f 0303 	mvn.w	r3, #3
 8019b92:	e16f      	b.n	8019e74 <tcp_output+0x3cc>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8019b94:	693b      	ldr	r3, [r7, #16]
 8019b96:	681a      	ldr	r2, [r3, #0]
 8019b98:	687b      	ldr	r3, [r7, #4]
 8019b9a:	601a      	str	r2, [r3, #0]
   * with part of the unsent segment (which will engage zero-window probing upon
   * reception of the zero window update from the receiver). This ensures the
   * subsequent window update is reliably received. With the goal of being lightweight,
   * we avoid splitting the unsent segment and treat the window as already zero.
   */
  if (seg != NULL &&
 8019b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b9e:	2b00      	cmp	r3, #0
 8019ba0:	f000 813e 	beq.w	8019e20 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 8019ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019ba6:	68db      	ldr	r3, [r3, #12]
 8019ba8:	685b      	ldr	r3, [r3, #4]
 8019baa:	4618      	mov	r0, r3
 8019bac:	f7f9 fe40 	bl	8013830 <lwip_htonl>
 8019bb0:	4602      	mov	r2, r0
 8019bb2:	687b      	ldr	r3, [r7, #4]
 8019bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019bb6:	1ad3      	subs	r3, r2, r3
 8019bb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019bba:	8912      	ldrh	r2, [r2, #8]
 8019bbc:	4413      	add	r3, r2
  if (seg != NULL &&
 8019bbe:	69ba      	ldr	r2, [r7, #24]
 8019bc0:	429a      	cmp	r2, r3
 8019bc2:	f080 812d 	bcs.w	8019e20 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 8019bc6:	69bb      	ldr	r3, [r7, #24]
 8019bc8:	2b00      	cmp	r3, #0
 8019bca:	f000 8129 	beq.w	8019e20 <tcp_output+0x378>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 8019bce:	687b      	ldr	r3, [r7, #4]
 8019bd0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8019bd4:	461a      	mov	r2, r3
 8019bd6:	69bb      	ldr	r3, [r7, #24]
 8019bd8:	4293      	cmp	r3, r2
 8019bda:	f040 8121 	bne.w	8019e20 <tcp_output+0x378>
 8019bde:	687b      	ldr	r3, [r7, #4]
 8019be0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019be2:	2b00      	cmp	r3, #0
 8019be4:	f040 811c 	bne.w	8019e20 <tcp_output+0x378>
    /* Start the persist timer */
    if (pcb->persist_backoff == 0) {
 8019be8:	687b      	ldr	r3, [r7, #4]
 8019bea:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8019bee:	2b00      	cmp	r3, #0
 8019bf0:	f040 812b 	bne.w	8019e4a <tcp_output+0x3a2>
      pcb->persist_cnt = 0;
 8019bf4:	687b      	ldr	r3, [r7, #4]
 8019bf6:	2200      	movs	r2, #0
 8019bf8:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
      pcb->persist_backoff = 1;
 8019bfc:	687b      	ldr	r3, [r7, #4]
 8019bfe:	2201      	movs	r2, #1
 8019c00:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
    }
    goto output_done;
 8019c04:	e121      	b.n	8019e4a <tcp_output+0x3a2>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8019c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c08:	68db      	ldr	r3, [r3, #12]
 8019c0a:	899b      	ldrh	r3, [r3, #12]
 8019c0c:	b29b      	uxth	r3, r3
 8019c0e:	4618      	mov	r0, r3
 8019c10:	f7f9 fe00 	bl	8013814 <lwip_htons>
 8019c14:	4603      	mov	r3, r0
 8019c16:	f003 0304 	and.w	r3, r3, #4
 8019c1a:	2b00      	cmp	r3, #0
 8019c1c:	d006      	beq.n	8019c2c <tcp_output+0x184>
 8019c1e:	4b42      	ldr	r3, [pc, #264]	; (8019d28 <tcp_output+0x280>)
 8019c20:	f240 4246 	movw	r2, #1094	; 0x446
 8019c24:	4944      	ldr	r1, [pc, #272]	; (8019d38 <tcp_output+0x290>)
 8019c26:	4842      	ldr	r0, [pc, #264]	; (8019d30 <tcp_output+0x288>)
 8019c28:	f006 f89a 	bl	801fd60 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019c2c:	687b      	ldr	r3, [r7, #4]
 8019c2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019c30:	2b00      	cmp	r3, #0
 8019c32:	d01f      	beq.n	8019c74 <tcp_output+0x1cc>
 8019c34:	687b      	ldr	r3, [r7, #4]
 8019c36:	7e9b      	ldrb	r3, [r3, #26]
 8019c38:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8019c3c:	2b00      	cmp	r3, #0
 8019c3e:	d119      	bne.n	8019c74 <tcp_output+0x1cc>
 8019c40:	687b      	ldr	r3, [r7, #4]
 8019c42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8019c44:	2b00      	cmp	r3, #0
 8019c46:	d00b      	beq.n	8019c60 <tcp_output+0x1b8>
 8019c48:	687b      	ldr	r3, [r7, #4]
 8019c4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8019c4c:	681b      	ldr	r3, [r3, #0]
 8019c4e:	2b00      	cmp	r3, #0
 8019c50:	d110      	bne.n	8019c74 <tcp_output+0x1cc>
 8019c52:	687b      	ldr	r3, [r7, #4]
 8019c54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8019c56:	891a      	ldrh	r2, [r3, #8]
 8019c58:	687b      	ldr	r3, [r7, #4]
 8019c5a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019c5c:	429a      	cmp	r2, r3
 8019c5e:	d209      	bcs.n	8019c74 <tcp_output+0x1cc>
 8019c60:	687b      	ldr	r3, [r7, #4]
 8019c62:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8019c66:	2b00      	cmp	r3, #0
 8019c68:	d004      	beq.n	8019c74 <tcp_output+0x1cc>
 8019c6a:	687b      	ldr	r3, [r7, #4]
 8019c6c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8019c70:	2b08      	cmp	r3, #8
 8019c72:	d901      	bls.n	8019c78 <tcp_output+0x1d0>
 8019c74:	2301      	movs	r3, #1
 8019c76:	e000      	b.n	8019c7a <tcp_output+0x1d2>
 8019c78:	2300      	movs	r3, #0
 8019c7a:	2b00      	cmp	r3, #0
 8019c7c:	d106      	bne.n	8019c8c <tcp_output+0x1e4>
      ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8019c7e:	687b      	ldr	r3, [r7, #4]
 8019c80:	7e9b      	ldrb	r3, [r3, #26]
 8019c82:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019c86:	2b00      	cmp	r3, #0
 8019c88:	f000 80e1 	beq.w	8019e4e <tcp_output+0x3a6>
                            pcb->lastack,
                            lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8019c8c:	687b      	ldr	r3, [r7, #4]
 8019c8e:	7d1b      	ldrb	r3, [r3, #20]
 8019c90:	2b02      	cmp	r3, #2
 8019c92:	d00d      	beq.n	8019cb0 <tcp_output+0x208>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8019c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c96:	68db      	ldr	r3, [r3, #12]
 8019c98:	899b      	ldrh	r3, [r3, #12]
 8019c9a:	b29c      	uxth	r4, r3
 8019c9c:	2010      	movs	r0, #16
 8019c9e:	f7f9 fdb9 	bl	8013814 <lwip_htons>
 8019ca2:	4603      	mov	r3, r0
 8019ca4:	461a      	mov	r2, r3
 8019ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019ca8:	68db      	ldr	r3, [r3, #12]
 8019caa:	4322      	orrs	r2, r4
 8019cac:	b292      	uxth	r2, r2
 8019cae:	819a      	strh	r2, [r3, #12]
    }

#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    err = tcp_output_segment(seg, pcb, netif);
 8019cb0:	697a      	ldr	r2, [r7, #20]
 8019cb2:	6879      	ldr	r1, [r7, #4]
 8019cb4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019cb6:	f000 f8e1 	bl	8019e7c <tcp_output_segment>
 8019cba:	4603      	mov	r3, r0
 8019cbc:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8019cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019cc2:	2b00      	cmp	r3, #0
 8019cc4:	d009      	beq.n	8019cda <tcp_output+0x232>
      /* segment could not be sent, for whatever reason */
      pcb->flags |= TF_NAGLEMEMERR;
 8019cc6:	687b      	ldr	r3, [r7, #4]
 8019cc8:	7e9b      	ldrb	r3, [r3, #26]
 8019cca:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8019cce:	b2da      	uxtb	r2, r3
 8019cd0:	687b      	ldr	r3, [r7, #4]
 8019cd2:	769a      	strb	r2, [r3, #26]
      return err;
 8019cd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019cd8:	e0cc      	b.n	8019e74 <tcp_output+0x3cc>
    }
    pcb->unsent = seg->next;
 8019cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019cdc:	681a      	ldr	r2, [r3, #0]
 8019cde:	687b      	ldr	r3, [r7, #4]
 8019ce0:	669a      	str	r2, [r3, #104]	; 0x68
    if (pcb->state != SYN_SENT) {
 8019ce2:	687b      	ldr	r3, [r7, #4]
 8019ce4:	7d1b      	ldrb	r3, [r3, #20]
 8019ce6:	2b02      	cmp	r3, #2
 8019ce8:	d006      	beq.n	8019cf8 <tcp_output+0x250>
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8019cea:	687b      	ldr	r3, [r7, #4]
 8019cec:	7e9b      	ldrb	r3, [r3, #26]
 8019cee:	f023 0303 	bic.w	r3, r3, #3
 8019cf2:	b2da      	uxtb	r2, r3
 8019cf4:	687b      	ldr	r3, [r7, #4]
 8019cf6:	769a      	strb	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019cfa:	68db      	ldr	r3, [r3, #12]
 8019cfc:	685b      	ldr	r3, [r3, #4]
 8019cfe:	4618      	mov	r0, r3
 8019d00:	f7f9 fd96 	bl	8013830 <lwip_htonl>
 8019d04:	4604      	mov	r4, r0
 8019d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d08:	891b      	ldrh	r3, [r3, #8]
 8019d0a:	461d      	mov	r5, r3
 8019d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d0e:	68db      	ldr	r3, [r3, #12]
 8019d10:	899b      	ldrh	r3, [r3, #12]
 8019d12:	b29b      	uxth	r3, r3
 8019d14:	4618      	mov	r0, r3
 8019d16:	f7f9 fd7d 	bl	8013814 <lwip_htons>
 8019d1a:	4603      	mov	r3, r0
 8019d1c:	f003 0303 	and.w	r3, r3, #3
 8019d20:	2b00      	cmp	r3, #0
 8019d22:	d00b      	beq.n	8019d3c <tcp_output+0x294>
 8019d24:	2301      	movs	r3, #1
 8019d26:	e00a      	b.n	8019d3e <tcp_output+0x296>
 8019d28:	08023378 	.word	0x08023378
 8019d2c:	0802377c 	.word	0x0802377c
 8019d30:	080233dc 	.word	0x080233dc
 8019d34:	200161f0 	.word	0x200161f0
 8019d38:	080237a4 	.word	0x080237a4
 8019d3c:	2300      	movs	r3, #0
 8019d3e:	442b      	add	r3, r5
 8019d40:	4423      	add	r3, r4
 8019d42:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019d44:	687b      	ldr	r3, [r7, #4]
 8019d46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8019d48:	68bb      	ldr	r3, [r7, #8]
 8019d4a:	1ad3      	subs	r3, r2, r3
 8019d4c:	2b00      	cmp	r3, #0
 8019d4e:	da02      	bge.n	8019d56 <tcp_output+0x2ae>
      pcb->snd_nxt = snd_nxt;
 8019d50:	687b      	ldr	r3, [r7, #4]
 8019d52:	68ba      	ldr	r2, [r7, #8]
 8019d54:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8019d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d58:	891b      	ldrh	r3, [r3, #8]
 8019d5a:	461c      	mov	r4, r3
 8019d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d5e:	68db      	ldr	r3, [r3, #12]
 8019d60:	899b      	ldrh	r3, [r3, #12]
 8019d62:	b29b      	uxth	r3, r3
 8019d64:	4618      	mov	r0, r3
 8019d66:	f7f9 fd55 	bl	8013814 <lwip_htons>
 8019d6a:	4603      	mov	r3, r0
 8019d6c:	f003 0303 	and.w	r3, r3, #3
 8019d70:	2b00      	cmp	r3, #0
 8019d72:	d001      	beq.n	8019d78 <tcp_output+0x2d0>
 8019d74:	2301      	movs	r3, #1
 8019d76:	e000      	b.n	8019d7a <tcp_output+0x2d2>
 8019d78:	2300      	movs	r3, #0
 8019d7a:	4423      	add	r3, r4
 8019d7c:	2b00      	cmp	r3, #0
 8019d7e:	d049      	beq.n	8019e14 <tcp_output+0x36c>
      seg->next = NULL;
 8019d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d82:	2200      	movs	r2, #0
 8019d84:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8019d86:	687b      	ldr	r3, [r7, #4]
 8019d88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019d8a:	2b00      	cmp	r3, #0
 8019d8c:	d105      	bne.n	8019d9a <tcp_output+0x2f2>
        pcb->unacked = seg;
 8019d8e:	687b      	ldr	r3, [r7, #4]
 8019d90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019d92:	66da      	str	r2, [r3, #108]	; 0x6c
        useg = seg;
 8019d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d96:	623b      	str	r3, [r7, #32]
 8019d98:	e03f      	b.n	8019e1a <tcp_output+0x372>
      /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8019d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d9c:	68db      	ldr	r3, [r3, #12]
 8019d9e:	685b      	ldr	r3, [r3, #4]
 8019da0:	4618      	mov	r0, r3
 8019da2:	f7f9 fd45 	bl	8013830 <lwip_htonl>
 8019da6:	4604      	mov	r4, r0
 8019da8:	6a3b      	ldr	r3, [r7, #32]
 8019daa:	68db      	ldr	r3, [r3, #12]
 8019dac:	685b      	ldr	r3, [r3, #4]
 8019dae:	4618      	mov	r0, r3
 8019db0:	f7f9 fd3e 	bl	8013830 <lwip_htonl>
 8019db4:	4603      	mov	r3, r0
 8019db6:	1ae3      	subs	r3, r4, r3
 8019db8:	2b00      	cmp	r3, #0
 8019dba:	da24      	bge.n	8019e06 <tcp_output+0x35e>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8019dbc:	687b      	ldr	r3, [r7, #4]
 8019dbe:	336c      	adds	r3, #108	; 0x6c
 8019dc0:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019dc2:	e002      	b.n	8019dca <tcp_output+0x322>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
              cur_seg = &((*cur_seg)->next );
 8019dc4:	69fb      	ldr	r3, [r7, #28]
 8019dc6:	681b      	ldr	r3, [r3, #0]
 8019dc8:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019dca:	69fb      	ldr	r3, [r7, #28]
 8019dcc:	681b      	ldr	r3, [r3, #0]
 8019dce:	2b00      	cmp	r3, #0
 8019dd0:	d011      	beq.n	8019df6 <tcp_output+0x34e>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8019dd2:	69fb      	ldr	r3, [r7, #28]
 8019dd4:	681b      	ldr	r3, [r3, #0]
 8019dd6:	68db      	ldr	r3, [r3, #12]
 8019dd8:	685b      	ldr	r3, [r3, #4]
 8019dda:	4618      	mov	r0, r3
 8019ddc:	f7f9 fd28 	bl	8013830 <lwip_htonl>
 8019de0:	4604      	mov	r4, r0
 8019de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019de4:	68db      	ldr	r3, [r3, #12]
 8019de6:	685b      	ldr	r3, [r3, #4]
 8019de8:	4618      	mov	r0, r3
 8019dea:	f7f9 fd21 	bl	8013830 <lwip_htonl>
 8019dee:	4603      	mov	r3, r0
 8019df0:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8019df2:	2b00      	cmp	r3, #0
 8019df4:	dbe6      	blt.n	8019dc4 <tcp_output+0x31c>
          }
          seg->next = (*cur_seg);
 8019df6:	69fb      	ldr	r3, [r7, #28]
 8019df8:	681a      	ldr	r2, [r3, #0]
 8019dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019dfc:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8019dfe:	69fb      	ldr	r3, [r7, #28]
 8019e00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019e02:	601a      	str	r2, [r3, #0]
 8019e04:	e009      	b.n	8019e1a <tcp_output+0x372>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8019e06:	6a3b      	ldr	r3, [r7, #32]
 8019e08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019e0a:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8019e0c:	6a3b      	ldr	r3, [r7, #32]
 8019e0e:	681b      	ldr	r3, [r3, #0]
 8019e10:	623b      	str	r3, [r7, #32]
 8019e12:	e002      	b.n	8019e1a <tcp_output+0x372>
        }
      }
    /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8019e14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019e16:	f7fc f9b0 	bl	801617a <tcp_seg_free>
    }
    seg = pcb->unsent;
 8019e1a:	687b      	ldr	r3, [r7, #4]
 8019e1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8019e1e:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8019e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019e22:	2b00      	cmp	r3, #0
 8019e24:	d015      	beq.n	8019e52 <tcp_output+0x3aa>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8019e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019e28:	68db      	ldr	r3, [r3, #12]
 8019e2a:	685b      	ldr	r3, [r3, #4]
 8019e2c:	4618      	mov	r0, r3
 8019e2e:	f7f9 fcff 	bl	8013830 <lwip_htonl>
 8019e32:	4602      	mov	r2, r0
 8019e34:	687b      	ldr	r3, [r7, #4]
 8019e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019e38:	1ad3      	subs	r3, r2, r3
 8019e3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019e3c:	8912      	ldrh	r2, [r2, #8]
 8019e3e:	4413      	add	r3, r2
  while (seg != NULL &&
 8019e40:	69ba      	ldr	r2, [r7, #24]
 8019e42:	429a      	cmp	r2, r3
 8019e44:	f4bf aedf 	bcs.w	8019c06 <tcp_output+0x15e>
  }
output_done:
 8019e48:	e003      	b.n	8019e52 <tcp_output+0x3aa>
    goto output_done;
 8019e4a:	bf00      	nop
 8019e4c:	e002      	b.n	8019e54 <tcp_output+0x3ac>
      break;
 8019e4e:	bf00      	nop
 8019e50:	e000      	b.n	8019e54 <tcp_output+0x3ac>
output_done:
 8019e52:	bf00      	nop
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8019e54:	687b      	ldr	r3, [r7, #4]
 8019e56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8019e58:	2b00      	cmp	r3, #0
 8019e5a:	d103      	bne.n	8019e64 <tcp_output+0x3bc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019e5c:	687b      	ldr	r3, [r7, #4]
 8019e5e:	2200      	movs	r2, #0
 8019e60:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
 8019e64:	687b      	ldr	r3, [r7, #4]
 8019e66:	7e9b      	ldrb	r3, [r3, #26]
 8019e68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019e6c:	b2da      	uxtb	r2, r3
 8019e6e:	687b      	ldr	r3, [r7, #4]
 8019e70:	769a      	strb	r2, [r3, #26]
  return ERR_OK;
 8019e72:	2300      	movs	r3, #0
}
 8019e74:	4618      	mov	r0, r3
 8019e76:	3728      	adds	r7, #40	; 0x28
 8019e78:	46bd      	mov	sp, r7
 8019e7a:	bdb0      	pop	{r4, r5, r7, pc}

08019e7c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8019e7c:	b5b0      	push	{r4, r5, r7, lr}
 8019e7e:	b08c      	sub	sp, #48	; 0x30
 8019e80:	af04      	add	r7, sp, #16
 8019e82:	60f8      	str	r0, [r7, #12]
 8019e84:	60b9      	str	r1, [r7, #8]
 8019e86:	607a      	str	r2, [r7, #4]
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 8019e88:	68fb      	ldr	r3, [r7, #12]
 8019e8a:	685b      	ldr	r3, [r3, #4]
 8019e8c:	89db      	ldrh	r3, [r3, #14]
 8019e8e:	2b01      	cmp	r3, #1
 8019e90:	d001      	beq.n	8019e96 <tcp_output_segment+0x1a>
    /* This can happen if the pbuf of this segment is still referenced by the
       netif driver due to deferred transmission. Since this function modifies
       p->len, we must not continue in this case. */
    return ERR_OK;
 8019e92:	2300      	movs	r3, #0
 8019e94:	e08b      	b.n	8019fae <tcp_output_segment+0x132>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8019e96:	68bb      	ldr	r3, [r7, #8]
 8019e98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019e9a:	68fb      	ldr	r3, [r7, #12]
 8019e9c:	68dc      	ldr	r4, [r3, #12]
 8019e9e:	4610      	mov	r0, r2
 8019ea0:	f7f9 fcc6 	bl	8013830 <lwip_htonl>
 8019ea4:	4603      	mov	r3, r0
 8019ea6:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8019ea8:	68bb      	ldr	r3, [r7, #8]
 8019eaa:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8019eac:	68fb      	ldr	r3, [r7, #12]
 8019eae:	68dc      	ldr	r4, [r3, #12]
 8019eb0:	4610      	mov	r0, r2
 8019eb2:	f7f9 fcaf 	bl	8013814 <lwip_htons>
 8019eb6:	4603      	mov	r3, r0
 8019eb8:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019eba:	68bb      	ldr	r3, [r7, #8]
 8019ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019ebe:	68ba      	ldr	r2, [r7, #8]
 8019ec0:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8019ec2:	441a      	add	r2, r3
 8019ec4:	68bb      	ldr	r3, [r7, #8]
 8019ec6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8019ec8:	68fb      	ldr	r3, [r7, #12]
 8019eca:	68db      	ldr	r3, [r3, #12]
 8019ecc:	3314      	adds	r3, #20
 8019ece:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8019ed0:	68fb      	ldr	r3, [r7, #12]
 8019ed2:	7a9b      	ldrb	r3, [r3, #10]
 8019ed4:	f003 0301 	and.w	r3, r3, #1
 8019ed8:	2b00      	cmp	r3, #0
 8019eda:	d014      	beq.n	8019f06 <tcp_output_segment+0x8a>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 8019edc:	68bb      	ldr	r3, [r7, #8]
 8019ede:	3304      	adds	r3, #4
 8019ee0:	4619      	mov	r1, r3
 8019ee2:	f44f 7006 	mov.w	r0, #536	; 0x218
 8019ee6:	f7fc fc73 	bl	80167d0 <tcp_eff_send_mss_impl>
 8019eea:	4603      	mov	r3, r0
 8019eec:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8019eee:	8b7b      	ldrh	r3, [r7, #26]
 8019ef0:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8019ef4:	4618      	mov	r0, r3
 8019ef6:	f7f9 fc9b 	bl	8013830 <lwip_htonl>
 8019efa:	4602      	mov	r2, r0
 8019efc:	69fb      	ldr	r3, [r7, #28]
 8019efe:	601a      	str	r2, [r3, #0]
    opts += 1;
 8019f00:	69fb      	ldr	r3, [r7, #28]
 8019f02:	3304      	adds	r3, #4
 8019f04:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8019f06:	68bb      	ldr	r3, [r7, #8]
 8019f08:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8019f0c:	2b00      	cmp	r3, #0
 8019f0e:	da02      	bge.n	8019f16 <tcp_output_segment+0x9a>
    pcb->rtime = 0;
 8019f10:	68bb      	ldr	r3, [r7, #8]
 8019f12:	2200      	movs	r2, #0
 8019f14:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8019f16:	68bb      	ldr	r3, [r7, #8]
 8019f18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019f1a:	2b00      	cmp	r3, #0
 8019f1c:	d10c      	bne.n	8019f38 <tcp_output_segment+0xbc>
    pcb->rttest = tcp_ticks;
 8019f1e:	4b26      	ldr	r3, [pc, #152]	; (8019fb8 <tcp_output_segment+0x13c>)
 8019f20:	681a      	ldr	r2, [r3, #0]
 8019f22:	68bb      	ldr	r3, [r7, #8]
 8019f24:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8019f26:	68fb      	ldr	r3, [r7, #12]
 8019f28:	68db      	ldr	r3, [r3, #12]
 8019f2a:	685b      	ldr	r3, [r3, #4]
 8019f2c:	4618      	mov	r0, r3
 8019f2e:	f7f9 fc7f 	bl	8013830 <lwip_htonl>
 8019f32:	4602      	mov	r2, r0
 8019f34:	68bb      	ldr	r3, [r7, #8]
 8019f36:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8019f38:	68fb      	ldr	r3, [r7, #12]
 8019f3a:	68db      	ldr	r3, [r3, #12]
 8019f3c:	461a      	mov	r2, r3
 8019f3e:	68fb      	ldr	r3, [r7, #12]
 8019f40:	685b      	ldr	r3, [r3, #4]
 8019f42:	685b      	ldr	r3, [r3, #4]
 8019f44:	1ad3      	subs	r3, r2, r3
 8019f46:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8019f48:	68fb      	ldr	r3, [r7, #12]
 8019f4a:	685b      	ldr	r3, [r3, #4]
 8019f4c:	8959      	ldrh	r1, [r3, #10]
 8019f4e:	68fb      	ldr	r3, [r7, #12]
 8019f50:	685b      	ldr	r3, [r3, #4]
 8019f52:	8b3a      	ldrh	r2, [r7, #24]
 8019f54:	1a8a      	subs	r2, r1, r2
 8019f56:	b292      	uxth	r2, r2
 8019f58:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8019f5a:	68fb      	ldr	r3, [r7, #12]
 8019f5c:	685b      	ldr	r3, [r3, #4]
 8019f5e:	8919      	ldrh	r1, [r3, #8]
 8019f60:	68fb      	ldr	r3, [r7, #12]
 8019f62:	685b      	ldr	r3, [r3, #4]
 8019f64:	8b3a      	ldrh	r2, [r7, #24]
 8019f66:	1a8a      	subs	r2, r1, r2
 8019f68:	b292      	uxth	r2, r2
 8019f6a:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8019f6c:	68fb      	ldr	r3, [r7, #12]
 8019f6e:	685b      	ldr	r3, [r3, #4]
 8019f70:	68fa      	ldr	r2, [r7, #12]
 8019f72:	68d2      	ldr	r2, [r2, #12]
 8019f74:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8019f76:	68fb      	ldr	r3, [r7, #12]
 8019f78:	68db      	ldr	r3, [r3, #12]
 8019f7a:	2200      	movs	r2, #0
 8019f7c:	741a      	strb	r2, [r3, #16]
 8019f7e:	2200      	movs	r2, #0
 8019f80:	745a      	strb	r2, [r3, #17]
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8019f82:	68fb      	ldr	r3, [r7, #12]
 8019f84:	6858      	ldr	r0, [r3, #4]
 8019f86:	68b9      	ldr	r1, [r7, #8]
 8019f88:	68bb      	ldr	r3, [r7, #8]
 8019f8a:	1d1c      	adds	r4, r3, #4
 8019f8c:	68bb      	ldr	r3, [r7, #8]
 8019f8e:	7a9d      	ldrb	r5, [r3, #10]
 8019f90:	68bb      	ldr	r3, [r7, #8]
 8019f92:	7a5b      	ldrb	r3, [r3, #9]
 8019f94:	687a      	ldr	r2, [r7, #4]
 8019f96:	9202      	str	r2, [sp, #8]
 8019f98:	2206      	movs	r2, #6
 8019f9a:	9201      	str	r2, [sp, #4]
 8019f9c:	9300      	str	r3, [sp, #0]
 8019f9e:	462b      	mov	r3, r5
 8019fa0:	4622      	mov	r2, r4
 8019fa2:	f002 f8b3 	bl	801c10c <ip4_output_if>
 8019fa6:	4603      	mov	r3, r0
 8019fa8:	75fb      	strb	r3, [r7, #23]
    pcb->tos, IP_PROTO_TCP, netif);
  NETIF_SET_HWADDRHINT(netif, NULL);
  return err;
 8019faa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019fae:	4618      	mov	r0, r3
 8019fb0:	3720      	adds	r7, #32
 8019fb2:	46bd      	mov	sp, r7
 8019fb4:	bdb0      	pop	{r4, r5, r7, pc}
 8019fb6:	bf00      	nop
 8019fb8:	200161e0 	.word	0x200161e0

08019fbc <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 8019fbc:	b580      	push	{r7, lr}
 8019fbe:	b08c      	sub	sp, #48	; 0x30
 8019fc0:	af04      	add	r7, sp, #16
 8019fc2:	60f8      	str	r0, [r7, #12]
 8019fc4:	60b9      	str	r1, [r7, #8]
 8019fc6:	607a      	str	r2, [r7, #4]
 8019fc8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 8019fca:	2200      	movs	r2, #0
 8019fcc:	2114      	movs	r1, #20
 8019fce:	2001      	movs	r0, #1
 8019fd0:	f7fa fa48 	bl	8014464 <pbuf_alloc>
 8019fd4:	61f8      	str	r0, [r7, #28]
  if (p == NULL) {
 8019fd6:	69fb      	ldr	r3, [r7, #28]
 8019fd8:	2b00      	cmp	r3, #0
 8019fda:	d05b      	beq.n	801a094 <tcp_rst+0xd8>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019fdc:	69fb      	ldr	r3, [r7, #28]
 8019fde:	895b      	ldrh	r3, [r3, #10]
 8019fe0:	2b13      	cmp	r3, #19
 8019fe2:	d806      	bhi.n	8019ff2 <tcp_rst+0x36>
 8019fe4:	4b2d      	ldr	r3, [pc, #180]	; (801a09c <tcp_rst+0xe0>)
 8019fe6:	f240 524d 	movw	r2, #1357	; 0x54d
 8019fea:	492d      	ldr	r1, [pc, #180]	; (801a0a0 <tcp_rst+0xe4>)
 8019fec:	482d      	ldr	r0, [pc, #180]	; (801a0a4 <tcp_rst+0xe8>)
 8019fee:	f005 feb7 	bl	801fd60 <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
 8019ff2:	69fb      	ldr	r3, [r7, #28]
 8019ff4:	685b      	ldr	r3, [r3, #4]
 8019ff6:	61bb      	str	r3, [r7, #24]
  tcphdr->src = lwip_htons(local_port);
 8019ff8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8019ffa:	4618      	mov	r0, r3
 8019ffc:	f7f9 fc0a 	bl	8013814 <lwip_htons>
 801a000:	4603      	mov	r3, r0
 801a002:	461a      	mov	r2, r3
 801a004:	69bb      	ldr	r3, [r7, #24]
 801a006:	801a      	strh	r2, [r3, #0]
  tcphdr->dest = lwip_htons(remote_port);
 801a008:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801a00a:	4618      	mov	r0, r3
 801a00c:	f7f9 fc02 	bl	8013814 <lwip_htons>
 801a010:	4603      	mov	r3, r0
 801a012:	461a      	mov	r2, r3
 801a014:	69bb      	ldr	r3, [r7, #24]
 801a016:	805a      	strh	r2, [r3, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 801a018:	68f8      	ldr	r0, [r7, #12]
 801a01a:	f7f9 fc09 	bl	8013830 <lwip_htonl>
 801a01e:	4602      	mov	r2, r0
 801a020:	69bb      	ldr	r3, [r7, #24]
 801a022:	605a      	str	r2, [r3, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 801a024:	68b8      	ldr	r0, [r7, #8]
 801a026:	f7f9 fc03 	bl	8013830 <lwip_htonl>
 801a02a:	4602      	mov	r2, r0
 801a02c:	69bb      	ldr	r3, [r7, #24]
 801a02e:	609a      	str	r2, [r3, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 801a030:	f245 0014 	movw	r0, #20500	; 0x5014
 801a034:	f7f9 fbee 	bl	8013814 <lwip_htons>
 801a038:	4603      	mov	r3, r0
 801a03a:	461a      	mov	r2, r3
 801a03c:	69bb      	ldr	r3, [r7, #24]
 801a03e:	819a      	strh	r2, [r3, #12]
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 801a040:	69bb      	ldr	r3, [r7, #24]
 801a042:	2200      	movs	r2, #0
 801a044:	f042 0208 	orr.w	r2, r2, #8
 801a048:	739a      	strb	r2, [r3, #14]
 801a04a:	2200      	movs	r2, #0
 801a04c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 801a050:	73da      	strb	r2, [r3, #15]
#endif
  tcphdr->chksum = 0;
 801a052:	69bb      	ldr	r3, [r7, #24]
 801a054:	2200      	movs	r2, #0
 801a056:	741a      	strb	r2, [r3, #16]
 801a058:	2200      	movs	r2, #0
 801a05a:	745a      	strb	r2, [r3, #17]
  tcphdr->urgp = 0;
 801a05c:	69bb      	ldr	r3, [r7, #24]
 801a05e:	2200      	movs	r2, #0
 801a060:	749a      	strb	r2, [r3, #18]
 801a062:	2200      	movs	r2, #0
 801a064:	74da      	strb	r2, [r3, #19]

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 801a066:	6838      	ldr	r0, [r7, #0]
 801a068:	f001 fea8 	bl	801bdbc <ip4_route>
 801a06c:	6178      	str	r0, [r7, #20]
  if (netif != NULL) {
 801a06e:	697b      	ldr	r3, [r7, #20]
 801a070:	2b00      	cmp	r3, #0
 801a072:	d00b      	beq.n	801a08c <tcp_rst+0xd0>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 801a074:	697b      	ldr	r3, [r7, #20]
 801a076:	9302      	str	r3, [sp, #8]
 801a078:	2306      	movs	r3, #6
 801a07a:	9301      	str	r3, [sp, #4]
 801a07c:	2300      	movs	r3, #0
 801a07e:	9300      	str	r3, [sp, #0]
 801a080:	23ff      	movs	r3, #255	; 0xff
 801a082:	683a      	ldr	r2, [r7, #0]
 801a084:	6879      	ldr	r1, [r7, #4]
 801a086:	69f8      	ldr	r0, [r7, #28]
 801a088:	f002 f840 	bl	801c10c <ip4_output_if>
  }
  pbuf_free(p);
 801a08c:	69f8      	ldr	r0, [r7, #28]
 801a08e:	f7fa fd5b 	bl	8014b48 <pbuf_free>
 801a092:	e000      	b.n	801a096 <tcp_rst+0xda>
    return;
 801a094:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801a096:	3720      	adds	r7, #32
 801a098:	46bd      	mov	sp, r7
 801a09a:	bd80      	pop	{r7, pc}
 801a09c:	08023378 	.word	0x08023378
 801a0a0:	080233ac 	.word	0x080233ac
 801a0a4:	080233dc 	.word	0x080233dc

0801a0a8 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801a0a8:	b580      	push	{r7, lr}
 801a0aa:	b084      	sub	sp, #16
 801a0ac:	af00      	add	r7, sp, #0
 801a0ae:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 801a0b0:	687b      	ldr	r3, [r7, #4]
 801a0b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a0b4:	2b00      	cmp	r3, #0
 801a0b6:	d029      	beq.n	801a10c <tcp_rexmit_rto+0x64>
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 801a0b8:	687b      	ldr	r3, [r7, #4]
 801a0ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a0bc:	60fb      	str	r3, [r7, #12]
 801a0be:	e002      	b.n	801a0c6 <tcp_rexmit_rto+0x1e>
 801a0c0:	68fb      	ldr	r3, [r7, #12]
 801a0c2:	681b      	ldr	r3, [r3, #0]
 801a0c4:	60fb      	str	r3, [r7, #12]
 801a0c6:	68fb      	ldr	r3, [r7, #12]
 801a0c8:	681b      	ldr	r3, [r3, #0]
 801a0ca:	2b00      	cmp	r3, #0
 801a0cc:	d1f8      	bne.n	801a0c0 <tcp_rexmit_rto+0x18>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801a0ce:	687b      	ldr	r3, [r7, #4]
 801a0d0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 801a0d2:	68fb      	ldr	r3, [r7, #12]
 801a0d4:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801a0d6:	687b      	ldr	r3, [r7, #4]
 801a0d8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801a0da:	687b      	ldr	r3, [r7, #4]
 801a0dc:	669a      	str	r2, [r3, #104]	; 0x68
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801a0de:	687b      	ldr	r3, [r7, #4]
 801a0e0:	2200      	movs	r2, #0
 801a0e2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801a0e4:	687b      	ldr	r3, [r7, #4]
 801a0e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801a0ea:	2bff      	cmp	r3, #255	; 0xff
 801a0ec:	d007      	beq.n	801a0fe <tcp_rexmit_rto+0x56>
    ++pcb->nrtx;
 801a0ee:	687b      	ldr	r3, [r7, #4]
 801a0f0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801a0f4:	3301      	adds	r3, #1
 801a0f6:	b2da      	uxtb	r2, r3
 801a0f8:	687b      	ldr	r3, [r7, #4]
 801a0fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801a0fe:	687b      	ldr	r3, [r7, #4]
 801a100:	2200      	movs	r2, #0
 801a102:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission */
  tcp_output(pcb);
 801a104:	6878      	ldr	r0, [r7, #4]
 801a106:	f7ff fccf 	bl	8019aa8 <tcp_output>
 801a10a:	e000      	b.n	801a10e <tcp_rexmit_rto+0x66>
    return;
 801a10c:	bf00      	nop
}
 801a10e:	3710      	adds	r7, #16
 801a110:	46bd      	mov	sp, r7
 801a112:	bd80      	pop	{r7, pc}

0801a114 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 801a114:	b590      	push	{r4, r7, lr}
 801a116:	b085      	sub	sp, #20
 801a118:	af00      	add	r7, sp, #0
 801a11a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 801a11c:	687b      	ldr	r3, [r7, #4]
 801a11e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a120:	2b00      	cmp	r3, #0
 801a122:	d043      	beq.n	801a1ac <tcp_rexmit+0x98>
    return;
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
 801a124:	687b      	ldr	r3, [r7, #4]
 801a126:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a128:	60bb      	str	r3, [r7, #8]
  pcb->unacked = seg->next;
 801a12a:	68bb      	ldr	r3, [r7, #8]
 801a12c:	681a      	ldr	r2, [r3, #0]
 801a12e:	687b      	ldr	r3, [r7, #4]
 801a130:	66da      	str	r2, [r3, #108]	; 0x6c

  cur_seg = &(pcb->unsent);
 801a132:	687b      	ldr	r3, [r7, #4]
 801a134:	3368      	adds	r3, #104	; 0x68
 801a136:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801a138:	e002      	b.n	801a140 <tcp_rexmit+0x2c>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
 801a13a:	68fb      	ldr	r3, [r7, #12]
 801a13c:	681b      	ldr	r3, [r3, #0]
 801a13e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801a140:	68fb      	ldr	r3, [r7, #12]
 801a142:	681b      	ldr	r3, [r3, #0]
 801a144:	2b00      	cmp	r3, #0
 801a146:	d011      	beq.n	801a16c <tcp_rexmit+0x58>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801a148:	68fb      	ldr	r3, [r7, #12]
 801a14a:	681b      	ldr	r3, [r3, #0]
 801a14c:	68db      	ldr	r3, [r3, #12]
 801a14e:	685b      	ldr	r3, [r3, #4]
 801a150:	4618      	mov	r0, r3
 801a152:	f7f9 fb6d 	bl	8013830 <lwip_htonl>
 801a156:	4604      	mov	r4, r0
 801a158:	68bb      	ldr	r3, [r7, #8]
 801a15a:	68db      	ldr	r3, [r3, #12]
 801a15c:	685b      	ldr	r3, [r3, #4]
 801a15e:	4618      	mov	r0, r3
 801a160:	f7f9 fb66 	bl	8013830 <lwip_htonl>
 801a164:	4603      	mov	r3, r0
 801a166:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801a168:	2b00      	cmp	r3, #0
 801a16a:	dbe6      	blt.n	801a13a <tcp_rexmit+0x26>
  }
  seg->next = *cur_seg;
 801a16c:	68fb      	ldr	r3, [r7, #12]
 801a16e:	681a      	ldr	r2, [r3, #0]
 801a170:	68bb      	ldr	r3, [r7, #8]
 801a172:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801a174:	68fb      	ldr	r3, [r7, #12]
 801a176:	68ba      	ldr	r2, [r7, #8]
 801a178:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801a17a:	68bb      	ldr	r3, [r7, #8]
 801a17c:	681b      	ldr	r3, [r3, #0]
 801a17e:	2b00      	cmp	r3, #0
 801a180:	d103      	bne.n	801a18a <tcp_rexmit+0x76>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801a182:	687b      	ldr	r3, [r7, #4]
 801a184:	2200      	movs	r2, #0
 801a186:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801a18a:	687b      	ldr	r3, [r7, #4]
 801a18c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801a190:	2bff      	cmp	r3, #255	; 0xff
 801a192:	d007      	beq.n	801a1a4 <tcp_rexmit+0x90>
    ++pcb->nrtx;
 801a194:	687b      	ldr	r3, [r7, #4]
 801a196:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801a19a:	3301      	adds	r3, #1
 801a19c:	b2da      	uxtb	r2, r3
 801a19e:	687b      	ldr	r3, [r7, #4]
 801a1a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801a1a4:	687b      	ldr	r3, [r7, #4]
 801a1a6:	2200      	movs	r2, #0
 801a1a8:	635a      	str	r2, [r3, #52]	; 0x34
 801a1aa:	e000      	b.n	801a1ae <tcp_rexmit+0x9a>
    return;
 801a1ac:	bf00      	nop

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
}
 801a1ae:	3714      	adds	r7, #20
 801a1b0:	46bd      	mov	sp, r7
 801a1b2:	bd90      	pop	{r4, r7, pc}

0801a1b4 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801a1b4:	b580      	push	{r7, lr}
 801a1b6:	b082      	sub	sp, #8
 801a1b8:	af00      	add	r7, sp, #0
 801a1ba:	6078      	str	r0, [r7, #4]
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801a1bc:	687b      	ldr	r3, [r7, #4]
 801a1be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a1c0:	2b00      	cmp	r3, #0
 801a1c2:	d04c      	beq.n	801a25e <tcp_rexmit_fast+0xaa>
 801a1c4:	687b      	ldr	r3, [r7, #4]
 801a1c6:	7e9b      	ldrb	r3, [r3, #26]
 801a1c8:	f003 0304 	and.w	r3, r3, #4
 801a1cc:	2b00      	cmp	r3, #0
 801a1ce:	d146      	bne.n	801a25e <tcp_rexmit_fast+0xaa>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 801a1d0:	6878      	ldr	r0, [r7, #4]
 801a1d2:	f7ff ff9f 	bl	801a114 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801a1d6:	687b      	ldr	r3, [r7, #4]
 801a1d8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801a1dc:	687b      	ldr	r3, [r7, #4]
 801a1de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801a1e2:	429a      	cmp	r2, r3
 801a1e4:	d208      	bcs.n	801a1f8 <tcp_rexmit_fast+0x44>
 801a1e6:	687b      	ldr	r3, [r7, #4]
 801a1e8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801a1ec:	2b00      	cmp	r3, #0
 801a1ee:	da00      	bge.n	801a1f2 <tcp_rexmit_fast+0x3e>
 801a1f0:	3301      	adds	r3, #1
 801a1f2:	105b      	asrs	r3, r3, #1
 801a1f4:	b29b      	uxth	r3, r3
 801a1f6:	e007      	b.n	801a208 <tcp_rexmit_fast+0x54>
 801a1f8:	687b      	ldr	r3, [r7, #4]
 801a1fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801a1fe:	2b00      	cmp	r3, #0
 801a200:	da00      	bge.n	801a204 <tcp_rexmit_fast+0x50>
 801a202:	3301      	adds	r3, #1
 801a204:	105b      	asrs	r3, r3, #1
 801a206:	b29b      	uxth	r3, r3
 801a208:	687a      	ldr	r2, [r7, #4]
 801a20a:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 801a20e:	687b      	ldr	r3, [r7, #4]
 801a210:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801a214:	461a      	mov	r2, r3
 801a216:	687b      	ldr	r3, [r7, #4]
 801a218:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a21a:	005b      	lsls	r3, r3, #1
 801a21c:	429a      	cmp	r2, r3
 801a21e:	d206      	bcs.n	801a22e <tcp_rexmit_fast+0x7a>
      LWIP_DEBUGF(TCP_FR_DEBUG,
                  ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
 801a220:	687b      	ldr	r3, [r7, #4]
 801a222:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a224:	005b      	lsls	r3, r3, #1
 801a226:	b29a      	uxth	r2, r3
 801a228:	687b      	ldr	r3, [r7, #4]
 801a22a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801a22e:	687b      	ldr	r3, [r7, #4]
 801a230:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801a234:	687b      	ldr	r3, [r7, #4]
 801a236:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a238:	4619      	mov	r1, r3
 801a23a:	0049      	lsls	r1, r1, #1
 801a23c:	440b      	add	r3, r1
 801a23e:	b29b      	uxth	r3, r3
 801a240:	4413      	add	r3, r2
 801a242:	b29a      	uxth	r2, r3
 801a244:	687b      	ldr	r3, [r7, #4]
 801a246:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->flags |= TF_INFR;
 801a24a:	687b      	ldr	r3, [r7, #4]
 801a24c:	7e9b      	ldrb	r3, [r3, #26]
 801a24e:	f043 0304 	orr.w	r3, r3, #4
 801a252:	b2da      	uxtb	r2, r3
 801a254:	687b      	ldr	r3, [r7, #4]
 801a256:	769a      	strb	r2, [r3, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 801a258:	687b      	ldr	r3, [r7, #4]
 801a25a:	2200      	movs	r2, #0
 801a25c:	861a      	strh	r2, [r3, #48]	; 0x30
  }
}
 801a25e:	bf00      	nop
 801a260:	3708      	adds	r7, #8
 801a262:	46bd      	mov	sp, r7
 801a264:	bd80      	pop	{r7, pc}

0801a266 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801a266:	b580      	push	{r7, lr}
 801a268:	b08a      	sub	sp, #40	; 0x28
 801a26a:	af04      	add	r7, sp, #16
 801a26c:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 801a26e:	687b      	ldr	r3, [r7, #4]
 801a270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801a272:	3b01      	subs	r3, #1
 801a274:	4618      	mov	r0, r3
 801a276:	f7f9 fadb 	bl	8013830 <lwip_htonl>
 801a27a:	4603      	mov	r3, r0
 801a27c:	2200      	movs	r2, #0
 801a27e:	2100      	movs	r1, #0
 801a280:	6878      	ldr	r0, [r7, #4]
 801a282:	f7fe fd43 	bl	8018d0c <tcp_output_alloc_header>
 801a286:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801a288:	693b      	ldr	r3, [r7, #16]
 801a28a:	2b00      	cmp	r3, #0
 801a28c:	d102      	bne.n	801a294 <tcp_keepalive+0x2e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801a28e:	f04f 33ff 	mov.w	r3, #4294967295
 801a292:	e021      	b.n	801a2d8 <tcp_keepalive+0x72>
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801a294:	687b      	ldr	r3, [r7, #4]
 801a296:	3304      	adds	r3, #4
 801a298:	4618      	mov	r0, r3
 801a29a:	f001 fd8f 	bl	801bdbc <ip4_route>
 801a29e:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 801a2a0:	68fb      	ldr	r3, [r7, #12]
 801a2a2:	2b00      	cmp	r3, #0
 801a2a4:	d102      	bne.n	801a2ac <tcp_keepalive+0x46>
    err = ERR_RTE;
 801a2a6:	23fc      	movs	r3, #252	; 0xfc
 801a2a8:	75fb      	strb	r3, [r7, #23]
 801a2aa:	e010      	b.n	801a2ce <tcp_keepalive+0x68>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 801a2ac:	6879      	ldr	r1, [r7, #4]
 801a2ae:	687b      	ldr	r3, [r7, #4]
 801a2b0:	1d1a      	adds	r2, r3, #4
 801a2b2:	687b      	ldr	r3, [r7, #4]
 801a2b4:	7a98      	ldrb	r0, [r3, #10]
 801a2b6:	68fb      	ldr	r3, [r7, #12]
 801a2b8:	9302      	str	r3, [sp, #8]
 801a2ba:	2306      	movs	r3, #6
 801a2bc:	9301      	str	r3, [sp, #4]
 801a2be:	2300      	movs	r3, #0
 801a2c0:	9300      	str	r3, [sp, #0]
 801a2c2:	4603      	mov	r3, r0
 801a2c4:	6938      	ldr	r0, [r7, #16]
 801a2c6:	f001 ff21 	bl	801c10c <ip4_output_if>
 801a2ca:	4603      	mov	r3, r0
 801a2cc:	75fb      	strb	r3, [r7, #23]
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 801a2ce:	6938      	ldr	r0, [r7, #16]
 801a2d0:	f7fa fc3a 	bl	8014b48 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801a2d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801a2d8:	4618      	mov	r0, r3
 801a2da:	3718      	adds	r7, #24
 801a2dc:	46bd      	mov	sp, r7
 801a2de:	bd80      	pop	{r7, pc}

0801a2e0 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801a2e0:	b590      	push	{r4, r7, lr}
 801a2e2:	b08f      	sub	sp, #60	; 0x3c
 801a2e4:	af04      	add	r7, sp, #16
 801a2e6:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 801a2e8:	687b      	ldr	r3, [r7, #4]
 801a2ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a2ec:	623b      	str	r3, [r7, #32]

  if (seg == NULL) {
 801a2ee:	6a3b      	ldr	r3, [r7, #32]
 801a2f0:	2b00      	cmp	r3, #0
 801a2f2:	d102      	bne.n	801a2fa <tcp_zero_window_probe+0x1a>
    seg = pcb->unsent;
 801a2f4:	687b      	ldr	r3, [r7, #4]
 801a2f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801a2f8:	623b      	str	r3, [r7, #32]
  }
  if (seg == NULL) {
 801a2fa:	6a3b      	ldr	r3, [r7, #32]
 801a2fc:	2b00      	cmp	r3, #0
 801a2fe:	d101      	bne.n	801a304 <tcp_zero_window_probe+0x24>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
 801a300:	2300      	movs	r3, #0
 801a302:	e085      	b.n	801a410 <tcp_zero_window_probe+0x130>
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801a304:	6a3b      	ldr	r3, [r7, #32]
 801a306:	68db      	ldr	r3, [r3, #12]
 801a308:	899b      	ldrh	r3, [r3, #12]
 801a30a:	b29b      	uxth	r3, r3
 801a30c:	4618      	mov	r0, r3
 801a30e:	f7f9 fa81 	bl	8013814 <lwip_htons>
 801a312:	4603      	mov	r3, r0
 801a314:	f003 0301 	and.w	r3, r3, #1
 801a318:	2b00      	cmp	r3, #0
 801a31a:	d005      	beq.n	801a328 <tcp_zero_window_probe+0x48>
 801a31c:	6a3b      	ldr	r3, [r7, #32]
 801a31e:	891b      	ldrh	r3, [r3, #8]
 801a320:	2b00      	cmp	r3, #0
 801a322:	d101      	bne.n	801a328 <tcp_zero_window_probe+0x48>
 801a324:	2301      	movs	r3, #1
 801a326:	e000      	b.n	801a32a <tcp_zero_window_probe+0x4a>
 801a328:	2300      	movs	r3, #0
 801a32a:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801a32c:	7ffb      	ldrb	r3, [r7, #31]
 801a32e:	2b00      	cmp	r3, #0
 801a330:	bf0c      	ite	eq
 801a332:	2301      	moveq	r3, #1
 801a334:	2300      	movne	r3, #0
 801a336:	b2db      	uxtb	r3, r3
 801a338:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 801a33a:	6a3b      	ldr	r3, [r7, #32]
 801a33c:	68db      	ldr	r3, [r3, #12]
 801a33e:	685b      	ldr	r3, [r3, #4]
 801a340:	8bba      	ldrh	r2, [r7, #28]
 801a342:	2100      	movs	r1, #0
 801a344:	6878      	ldr	r0, [r7, #4]
 801a346:	f7fe fce1 	bl	8018d0c <tcp_output_alloc_header>
 801a34a:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801a34c:	69bb      	ldr	r3, [r7, #24]
 801a34e:	2b00      	cmp	r3, #0
 801a350:	d102      	bne.n	801a358 <tcp_zero_window_probe+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801a352:	f04f 33ff 	mov.w	r3, #4294967295
 801a356:	e05b      	b.n	801a410 <tcp_zero_window_probe+0x130>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801a358:	69bb      	ldr	r3, [r7, #24]
 801a35a:	685b      	ldr	r3, [r3, #4]
 801a35c:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801a35e:	7ffb      	ldrb	r3, [r7, #31]
 801a360:	2b00      	cmp	r3, #0
 801a362:	d00e      	beq.n	801a382 <tcp_zero_window_probe+0xa2>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801a364:	697b      	ldr	r3, [r7, #20]
 801a366:	899b      	ldrh	r3, [r3, #12]
 801a368:	b29b      	uxth	r3, r3
 801a36a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801a36e:	b29c      	uxth	r4, r3
 801a370:	2011      	movs	r0, #17
 801a372:	f7f9 fa4f 	bl	8013814 <lwip_htons>
 801a376:	4603      	mov	r3, r0
 801a378:	4323      	orrs	r3, r4
 801a37a:	b29a      	uxth	r2, r3
 801a37c:	697b      	ldr	r3, [r7, #20]
 801a37e:	819a      	strh	r2, [r3, #12]
 801a380:	e010      	b.n	801a3a4 <tcp_zero_window_probe+0xc4>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801a382:	69bb      	ldr	r3, [r7, #24]
 801a384:	685b      	ldr	r3, [r3, #4]
 801a386:	3314      	adds	r3, #20
 801a388:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801a38a:	6a3b      	ldr	r3, [r7, #32]
 801a38c:	6858      	ldr	r0, [r3, #4]
 801a38e:	6a3b      	ldr	r3, [r7, #32]
 801a390:	685b      	ldr	r3, [r3, #4]
 801a392:	891a      	ldrh	r2, [r3, #8]
 801a394:	6a3b      	ldr	r3, [r7, #32]
 801a396:	891b      	ldrh	r3, [r3, #8]
 801a398:	1ad3      	subs	r3, r2, r3
 801a39a:	b29b      	uxth	r3, r3
 801a39c:	2201      	movs	r2, #1
 801a39e:	6939      	ldr	r1, [r7, #16]
 801a3a0:	f7fa fdce 	bl	8014f40 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801a3a4:	6a3b      	ldr	r3, [r7, #32]
 801a3a6:	68db      	ldr	r3, [r3, #12]
 801a3a8:	685b      	ldr	r3, [r3, #4]
 801a3aa:	4618      	mov	r0, r3
 801a3ac:	f7f9 fa40 	bl	8013830 <lwip_htonl>
 801a3b0:	4603      	mov	r3, r0
 801a3b2:	3301      	adds	r3, #1
 801a3b4:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a3b6:	687b      	ldr	r3, [r7, #4]
 801a3b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801a3ba:	68fb      	ldr	r3, [r7, #12]
 801a3bc:	1ad3      	subs	r3, r2, r3
 801a3be:	2b00      	cmp	r3, #0
 801a3c0:	da02      	bge.n	801a3c8 <tcp_zero_window_probe+0xe8>
    pcb->snd_nxt = snd_nxt;
 801a3c2:	687b      	ldr	r3, [r7, #4]
 801a3c4:	68fa      	ldr	r2, [r7, #12]
 801a3c6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801a3c8:	687b      	ldr	r3, [r7, #4]
 801a3ca:	3304      	adds	r3, #4
 801a3cc:	4618      	mov	r0, r3
 801a3ce:	f001 fcf5 	bl	801bdbc <ip4_route>
 801a3d2:	60b8      	str	r0, [r7, #8]
  if (netif == NULL) {
 801a3d4:	68bb      	ldr	r3, [r7, #8]
 801a3d6:	2b00      	cmp	r3, #0
 801a3d8:	d103      	bne.n	801a3e2 <tcp_zero_window_probe+0x102>
    err = ERR_RTE;
 801a3da:	23fc      	movs	r3, #252	; 0xfc
 801a3dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a3e0:	e011      	b.n	801a406 <tcp_zero_window_probe+0x126>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801a3e2:	6879      	ldr	r1, [r7, #4]
 801a3e4:	687b      	ldr	r3, [r7, #4]
 801a3e6:	1d1a      	adds	r2, r3, #4
 801a3e8:	687b      	ldr	r3, [r7, #4]
 801a3ea:	7a98      	ldrb	r0, [r3, #10]
 801a3ec:	68bb      	ldr	r3, [r7, #8]
 801a3ee:	9302      	str	r3, [sp, #8]
 801a3f0:	2306      	movs	r3, #6
 801a3f2:	9301      	str	r3, [sp, #4]
 801a3f4:	2300      	movs	r3, #0
 801a3f6:	9300      	str	r3, [sp, #0]
 801a3f8:	4603      	mov	r3, r0
 801a3fa:	69b8      	ldr	r0, [r7, #24]
 801a3fc:	f001 fe86 	bl	801c10c <ip4_output_if>
 801a400:	4603      	mov	r3, r0
 801a402:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 801a406:	69b8      	ldr	r0, [r7, #24]
 801a408:	f7fa fb9e 	bl	8014b48 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801a40c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801a410:	4618      	mov	r0, r3
 801a412:	372c      	adds	r7, #44	; 0x2c
 801a414:	46bd      	mov	sp, r7
 801a416:	bd90      	pop	{r4, r7, pc}

0801a418 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801a418:	b580      	push	{r7, lr}
 801a41a:	b082      	sub	sp, #8
 801a41c:	af00      	add	r7, sp, #0
 801a41e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801a420:	f7fa fe10 	bl	8015044 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801a424:	4b0a      	ldr	r3, [pc, #40]	; (801a450 <tcpip_tcp_timer+0x38>)
 801a426:	681b      	ldr	r3, [r3, #0]
 801a428:	2b00      	cmp	r3, #0
 801a42a:	d103      	bne.n	801a434 <tcpip_tcp_timer+0x1c>
 801a42c:	4b09      	ldr	r3, [pc, #36]	; (801a454 <tcpip_tcp_timer+0x3c>)
 801a42e:	681b      	ldr	r3, [r3, #0]
 801a430:	2b00      	cmp	r3, #0
 801a432:	d005      	beq.n	801a440 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a434:	2200      	movs	r2, #0
 801a436:	4908      	ldr	r1, [pc, #32]	; (801a458 <tcpip_tcp_timer+0x40>)
 801a438:	20fa      	movs	r0, #250	; 0xfa
 801a43a:	f000 f86f 	bl	801a51c <sys_timeout>
 801a43e:	e002      	b.n	801a446 <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801a440:	4b06      	ldr	r3, [pc, #24]	; (801a45c <tcpip_tcp_timer+0x44>)
 801a442:	2200      	movs	r2, #0
 801a444:	601a      	str	r2, [r3, #0]
  }
}
 801a446:	bf00      	nop
 801a448:	3708      	adds	r7, #8
 801a44a:	46bd      	mov	sp, r7
 801a44c:	bd80      	pop	{r7, pc}
 801a44e:	bf00      	nop
 801a450:	200161dc 	.word	0x200161dc
 801a454:	200161ec 	.word	0x200161ec
 801a458:	0801a419 	.word	0x0801a419
 801a45c:	2000cb54 	.word	0x2000cb54

0801a460 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801a460:	b580      	push	{r7, lr}
 801a462:	af00      	add	r7, sp, #0
  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801a464:	4b0a      	ldr	r3, [pc, #40]	; (801a490 <tcp_timer_needed+0x30>)
 801a466:	681b      	ldr	r3, [r3, #0]
 801a468:	2b00      	cmp	r3, #0
 801a46a:	d10f      	bne.n	801a48c <tcp_timer_needed+0x2c>
 801a46c:	4b09      	ldr	r3, [pc, #36]	; (801a494 <tcp_timer_needed+0x34>)
 801a46e:	681b      	ldr	r3, [r3, #0]
 801a470:	2b00      	cmp	r3, #0
 801a472:	d103      	bne.n	801a47c <tcp_timer_needed+0x1c>
 801a474:	4b08      	ldr	r3, [pc, #32]	; (801a498 <tcp_timer_needed+0x38>)
 801a476:	681b      	ldr	r3, [r3, #0]
 801a478:	2b00      	cmp	r3, #0
 801a47a:	d007      	beq.n	801a48c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801a47c:	4b04      	ldr	r3, [pc, #16]	; (801a490 <tcp_timer_needed+0x30>)
 801a47e:	2201      	movs	r2, #1
 801a480:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a482:	2200      	movs	r2, #0
 801a484:	4905      	ldr	r1, [pc, #20]	; (801a49c <tcp_timer_needed+0x3c>)
 801a486:	20fa      	movs	r0, #250	; 0xfa
 801a488:	f000 f848 	bl	801a51c <sys_timeout>
  }
}
 801a48c:	bf00      	nop
 801a48e:	bd80      	pop	{r7, pc}
 801a490:	2000cb54 	.word	0x2000cb54
 801a494:	200161dc 	.word	0x200161dc
 801a498:	200161ec 	.word	0x200161ec
 801a49c:	0801a419 	.word	0x0801a419

0801a4a0 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 801a4a0:	b580      	push	{r7, lr}
 801a4a2:	b084      	sub	sp, #16
 801a4a4:	af00      	add	r7, sp, #0
 801a4a6:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 801a4a8:	687b      	ldr	r3, [r7, #4]
 801a4aa:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801a4ac:	68fb      	ldr	r3, [r7, #12]
 801a4ae:	685b      	ldr	r3, [r3, #4]
 801a4b0:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 801a4b2:	68fb      	ldr	r3, [r7, #12]
 801a4b4:	681b      	ldr	r3, [r3, #0]
 801a4b6:	687a      	ldr	r2, [r7, #4]
 801a4b8:	4903      	ldr	r1, [pc, #12]	; (801a4c8 <cyclic_timer+0x28>)
 801a4ba:	4618      	mov	r0, r3
 801a4bc:	f000 f82e 	bl	801a51c <sys_timeout>
}
 801a4c0:	bf00      	nop
 801a4c2:	3710      	adds	r7, #16
 801a4c4:	46bd      	mov	sp, r7
 801a4c6:	bd80      	pop	{r7, pc}
 801a4c8:	0801a4a1 	.word	0x0801a4a1

0801a4cc <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801a4cc:	b580      	push	{r7, lr}
 801a4ce:	b082      	sub	sp, #8
 801a4d0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a4d2:	2301      	movs	r3, #1
 801a4d4:	607b      	str	r3, [r7, #4]
 801a4d6:	e00e      	b.n	801a4f6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 801a4d8:	4a0d      	ldr	r2, [pc, #52]	; (801a510 <sys_timeouts_init+0x44>)
 801a4da:	687b      	ldr	r3, [r7, #4]
 801a4dc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801a4e0:	687b      	ldr	r3, [r7, #4]
 801a4e2:	00db      	lsls	r3, r3, #3
 801a4e4:	4a0a      	ldr	r2, [pc, #40]	; (801a510 <sys_timeouts_init+0x44>)
 801a4e6:	4413      	add	r3, r2
 801a4e8:	461a      	mov	r2, r3
 801a4ea:	490a      	ldr	r1, [pc, #40]	; (801a514 <sys_timeouts_init+0x48>)
 801a4ec:	f000 f816 	bl	801a51c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a4f0:	687b      	ldr	r3, [r7, #4]
 801a4f2:	3301      	adds	r3, #1
 801a4f4:	607b      	str	r3, [r7, #4]
 801a4f6:	687b      	ldr	r3, [r7, #4]
 801a4f8:	2b02      	cmp	r3, #2
 801a4fa:	d9ed      	bls.n	801a4d8 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 801a4fc:	f7f1 fefa 	bl	800c2f4 <sys_now>
 801a500:	4602      	mov	r2, r0
 801a502:	4b05      	ldr	r3, [pc, #20]	; (801a518 <sys_timeouts_init+0x4c>)
 801a504:	601a      	str	r2, [r3, #0]
}
 801a506:	bf00      	nop
 801a508:	3708      	adds	r7, #8
 801a50a:	46bd      	mov	sp, r7
 801a50c:	bd80      	pop	{r7, pc}
 801a50e:	bf00      	nop
 801a510:	080241a8 	.word	0x080241a8
 801a514:	0801a4a1 	.word	0x0801a4a1
 801a518:	2000cb50 	.word	0x2000cb50

0801a51c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801a51c:	b580      	push	{r7, lr}
 801a51e:	b088      	sub	sp, #32
 801a520:	af00      	add	r7, sp, #0
 801a522:	60f8      	str	r0, [r7, #12]
 801a524:	60b9      	str	r1, [r7, #8]
 801a526:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801a528:	200a      	movs	r0, #10
 801a52a:	f7f9 fd61 	bl	8013ff0 <memp_malloc>
 801a52e:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 801a530:	697b      	ldr	r3, [r7, #20]
 801a532:	2b00      	cmp	r3, #0
 801a534:	d10a      	bne.n	801a54c <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801a536:	697b      	ldr	r3, [r7, #20]
 801a538:	2b00      	cmp	r3, #0
 801a53a:	f040 8084 	bne.w	801a646 <sys_timeout+0x12a>
 801a53e:	4b44      	ldr	r3, [pc, #272]	; (801a650 <sys_timeout+0x134>)
 801a540:	22d4      	movs	r2, #212	; 0xd4
 801a542:	4944      	ldr	r1, [pc, #272]	; (801a654 <sys_timeout+0x138>)
 801a544:	4844      	ldr	r0, [pc, #272]	; (801a658 <sys_timeout+0x13c>)
 801a546:	f005 fc0b 	bl	801fd60 <iprintf>
    return;
 801a54a:	e07c      	b.n	801a646 <sys_timeout+0x12a>
  }

  now = sys_now();
 801a54c:	f7f1 fed2 	bl	800c2f4 <sys_now>
 801a550:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 801a552:	4b42      	ldr	r3, [pc, #264]	; (801a65c <sys_timeout+0x140>)
 801a554:	681b      	ldr	r3, [r3, #0]
 801a556:	2b00      	cmp	r3, #0
 801a558:	d105      	bne.n	801a566 <sys_timeout+0x4a>
    diff = 0;
 801a55a:	2300      	movs	r3, #0
 801a55c:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 801a55e:	4a40      	ldr	r2, [pc, #256]	; (801a660 <sys_timeout+0x144>)
 801a560:	693b      	ldr	r3, [r7, #16]
 801a562:	6013      	str	r3, [r2, #0]
 801a564:	e004      	b.n	801a570 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 801a566:	4b3e      	ldr	r3, [pc, #248]	; (801a660 <sys_timeout+0x144>)
 801a568:	681b      	ldr	r3, [r3, #0]
 801a56a:	693a      	ldr	r2, [r7, #16]
 801a56c:	1ad3      	subs	r3, r2, r3
 801a56e:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 801a570:	697b      	ldr	r3, [r7, #20]
 801a572:	2200      	movs	r2, #0
 801a574:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801a576:	697b      	ldr	r3, [r7, #20]
 801a578:	68ba      	ldr	r2, [r7, #8]
 801a57a:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801a57c:	697b      	ldr	r3, [r7, #20]
 801a57e:	687a      	ldr	r2, [r7, #4]
 801a580:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 801a582:	68fa      	ldr	r2, [r7, #12]
 801a584:	69bb      	ldr	r3, [r7, #24]
 801a586:	441a      	add	r2, r3
 801a588:	697b      	ldr	r3, [r7, #20]
 801a58a:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801a58c:	4b33      	ldr	r3, [pc, #204]	; (801a65c <sys_timeout+0x140>)
 801a58e:	681b      	ldr	r3, [r3, #0]
 801a590:	2b00      	cmp	r3, #0
 801a592:	d103      	bne.n	801a59c <sys_timeout+0x80>
    next_timeout = timeout;
 801a594:	4a31      	ldr	r2, [pc, #196]	; (801a65c <sys_timeout+0x140>)
 801a596:	697b      	ldr	r3, [r7, #20]
 801a598:	6013      	str	r3, [r2, #0]
    return;
 801a59a:	e055      	b.n	801a648 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 801a59c:	4b2f      	ldr	r3, [pc, #188]	; (801a65c <sys_timeout+0x140>)
 801a59e:	681b      	ldr	r3, [r3, #0]
 801a5a0:	685b      	ldr	r3, [r3, #4]
 801a5a2:	68fa      	ldr	r2, [r7, #12]
 801a5a4:	429a      	cmp	r2, r3
 801a5a6:	d20f      	bcs.n	801a5c8 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 801a5a8:	4b2c      	ldr	r3, [pc, #176]	; (801a65c <sys_timeout+0x140>)
 801a5aa:	681b      	ldr	r3, [r3, #0]
 801a5ac:	6859      	ldr	r1, [r3, #4]
 801a5ae:	4b2b      	ldr	r3, [pc, #172]	; (801a65c <sys_timeout+0x140>)
 801a5b0:	681b      	ldr	r3, [r3, #0]
 801a5b2:	68fa      	ldr	r2, [r7, #12]
 801a5b4:	1a8a      	subs	r2, r1, r2
 801a5b6:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 801a5b8:	4b28      	ldr	r3, [pc, #160]	; (801a65c <sys_timeout+0x140>)
 801a5ba:	681a      	ldr	r2, [r3, #0]
 801a5bc:	697b      	ldr	r3, [r7, #20]
 801a5be:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801a5c0:	4a26      	ldr	r2, [pc, #152]	; (801a65c <sys_timeout+0x140>)
 801a5c2:	697b      	ldr	r3, [r7, #20]
 801a5c4:	6013      	str	r3, [r2, #0]
 801a5c6:	e03f      	b.n	801a648 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801a5c8:	4b24      	ldr	r3, [pc, #144]	; (801a65c <sys_timeout+0x140>)
 801a5ca:	681b      	ldr	r3, [r3, #0]
 801a5cc:	61fb      	str	r3, [r7, #28]
 801a5ce:	e036      	b.n	801a63e <sys_timeout+0x122>
      timeout->time -= t->time;
 801a5d0:	697b      	ldr	r3, [r7, #20]
 801a5d2:	685a      	ldr	r2, [r3, #4]
 801a5d4:	69fb      	ldr	r3, [r7, #28]
 801a5d6:	685b      	ldr	r3, [r3, #4]
 801a5d8:	1ad2      	subs	r2, r2, r3
 801a5da:	697b      	ldr	r3, [r7, #20]
 801a5dc:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 801a5de:	69fb      	ldr	r3, [r7, #28]
 801a5e0:	681b      	ldr	r3, [r3, #0]
 801a5e2:	2b00      	cmp	r3, #0
 801a5e4:	d006      	beq.n	801a5f4 <sys_timeout+0xd8>
 801a5e6:	69fb      	ldr	r3, [r7, #28]
 801a5e8:	681b      	ldr	r3, [r3, #0]
 801a5ea:	685a      	ldr	r2, [r3, #4]
 801a5ec:	697b      	ldr	r3, [r7, #20]
 801a5ee:	685b      	ldr	r3, [r3, #4]
 801a5f0:	429a      	cmp	r2, r3
 801a5f2:	d921      	bls.n	801a638 <sys_timeout+0x11c>
        if (t->next != NULL) {
 801a5f4:	69fb      	ldr	r3, [r7, #28]
 801a5f6:	681b      	ldr	r3, [r3, #0]
 801a5f8:	2b00      	cmp	r3, #0
 801a5fa:	d009      	beq.n	801a610 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 801a5fc:	69fb      	ldr	r3, [r7, #28]
 801a5fe:	681b      	ldr	r3, [r3, #0]
 801a600:	6859      	ldr	r1, [r3, #4]
 801a602:	697b      	ldr	r3, [r7, #20]
 801a604:	685a      	ldr	r2, [r3, #4]
 801a606:	69fb      	ldr	r3, [r7, #28]
 801a608:	681b      	ldr	r3, [r3, #0]
 801a60a:	1a8a      	subs	r2, r1, r2
 801a60c:	605a      	str	r2, [r3, #4]
 801a60e:	e00b      	b.n	801a628 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 801a610:	697b      	ldr	r3, [r7, #20]
 801a612:	685b      	ldr	r3, [r3, #4]
 801a614:	68fa      	ldr	r2, [r7, #12]
 801a616:	429a      	cmp	r2, r3
 801a618:	d206      	bcs.n	801a628 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 801a61a:	4b10      	ldr	r3, [pc, #64]	; (801a65c <sys_timeout+0x140>)
 801a61c:	681b      	ldr	r3, [r3, #0]
 801a61e:	685a      	ldr	r2, [r3, #4]
 801a620:	68fb      	ldr	r3, [r7, #12]
 801a622:	441a      	add	r2, r3
 801a624:	697b      	ldr	r3, [r7, #20]
 801a626:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 801a628:	69fb      	ldr	r3, [r7, #28]
 801a62a:	681a      	ldr	r2, [r3, #0]
 801a62c:	697b      	ldr	r3, [r7, #20]
 801a62e:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801a630:	69fb      	ldr	r3, [r7, #28]
 801a632:	697a      	ldr	r2, [r7, #20]
 801a634:	601a      	str	r2, [r3, #0]
        break;
 801a636:	e007      	b.n	801a648 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 801a638:	69fb      	ldr	r3, [r7, #28]
 801a63a:	681b      	ldr	r3, [r3, #0]
 801a63c:	61fb      	str	r3, [r7, #28]
 801a63e:	69fb      	ldr	r3, [r7, #28]
 801a640:	2b00      	cmp	r3, #0
 801a642:	d1c5      	bne.n	801a5d0 <sys_timeout+0xb4>
 801a644:	e000      	b.n	801a648 <sys_timeout+0x12c>
    return;
 801a646:	bf00      	nop
      }
    }
  }
}
 801a648:	3720      	adds	r7, #32
 801a64a:	46bd      	mov	sp, r7
 801a64c:	bd80      	pop	{r7, pc}
 801a64e:	bf00      	nop
 801a650:	080237bc 	.word	0x080237bc
 801a654:	080237f0 	.word	0x080237f0
 801a658:	08023830 	.word	0x08023830
 801a65c:	2000cb4c 	.word	0x2000cb4c
 801a660:	2000cb50 	.word	0x2000cb50

0801a664 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 801a664:	b580      	push	{r7, lr}
 801a666:	b086      	sub	sp, #24
 801a668:	af00      	add	r7, sp, #0
  if (next_timeout) {
 801a66a:	4b24      	ldr	r3, [pc, #144]	; (801a6fc <sys_check_timeouts+0x98>)
 801a66c:	681b      	ldr	r3, [r3, #0]
 801a66e:	2b00      	cmp	r3, #0
 801a670:	d03f      	beq.n	801a6f2 <sys_check_timeouts+0x8e>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 801a672:	f7f1 fe3f 	bl	800c2f4 <sys_now>
 801a676:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 801a678:	4b21      	ldr	r3, [pc, #132]	; (801a700 <sys_check_timeouts+0x9c>)
 801a67a:	681b      	ldr	r3, [r3, #0]
 801a67c:	68fa      	ldr	r2, [r7, #12]
 801a67e:	1ad3      	subs	r3, r2, r3
 801a680:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 801a682:	2300      	movs	r3, #0
 801a684:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 801a686:	4b1d      	ldr	r3, [pc, #116]	; (801a6fc <sys_check_timeouts+0x98>)
 801a688:	681b      	ldr	r3, [r3, #0]
 801a68a:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 801a68c:	68bb      	ldr	r3, [r7, #8]
 801a68e:	2b00      	cmp	r3, #0
 801a690:	d02c      	beq.n	801a6ec <sys_check_timeouts+0x88>
 801a692:	68bb      	ldr	r3, [r7, #8]
 801a694:	685b      	ldr	r3, [r3, #4]
 801a696:	697a      	ldr	r2, [r7, #20]
 801a698:	429a      	cmp	r2, r3
 801a69a:	d327      	bcc.n	801a6ec <sys_check_timeouts+0x88>
        /* timeout has expired */
        had_one = 1;
 801a69c:	2301      	movs	r3, #1
 801a69e:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 801a6a0:	68bb      	ldr	r3, [r7, #8]
 801a6a2:	685a      	ldr	r2, [r3, #4]
 801a6a4:	4b16      	ldr	r3, [pc, #88]	; (801a700 <sys_check_timeouts+0x9c>)
 801a6a6:	681b      	ldr	r3, [r3, #0]
 801a6a8:	4413      	add	r3, r2
 801a6aa:	4a15      	ldr	r2, [pc, #84]	; (801a700 <sys_check_timeouts+0x9c>)
 801a6ac:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 801a6ae:	68bb      	ldr	r3, [r7, #8]
 801a6b0:	685b      	ldr	r3, [r3, #4]
 801a6b2:	697a      	ldr	r2, [r7, #20]
 801a6b4:	1ad3      	subs	r3, r2, r3
 801a6b6:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 801a6b8:	68bb      	ldr	r3, [r7, #8]
 801a6ba:	681b      	ldr	r3, [r3, #0]
 801a6bc:	4a0f      	ldr	r2, [pc, #60]	; (801a6fc <sys_check_timeouts+0x98>)
 801a6be:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 801a6c0:	68bb      	ldr	r3, [r7, #8]
 801a6c2:	689b      	ldr	r3, [r3, #8]
 801a6c4:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 801a6c6:	68bb      	ldr	r3, [r7, #8]
 801a6c8:	68db      	ldr	r3, [r3, #12]
 801a6ca:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801a6cc:	68b9      	ldr	r1, [r7, #8]
 801a6ce:	200a      	movs	r0, #10
 801a6d0:	f7f9 fce0 	bl	8014094 <memp_free>
        if (handler != NULL) {
 801a6d4:	687b      	ldr	r3, [r7, #4]
 801a6d6:	2b00      	cmp	r3, #0
 801a6d8:	d008      	beq.n	801a6ec <sys_check_timeouts+0x88>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
 801a6da:	480a      	ldr	r0, [pc, #40]	; (801a704 <sys_check_timeouts+0xa0>)
 801a6dc:	f002 fe6a 	bl	801d3b4 <sys_mutex_lock>
#endif /* !NO_SYS */
          handler(arg);
 801a6e0:	687b      	ldr	r3, [r7, #4]
 801a6e2:	6838      	ldr	r0, [r7, #0]
 801a6e4:	4798      	blx	r3
#if !NO_SYS
          UNLOCK_TCPIP_CORE();
 801a6e6:	4807      	ldr	r0, [pc, #28]	; (801a704 <sys_check_timeouts+0xa0>)
 801a6e8:	f002 fe73 	bl	801d3d2 <sys_mutex_unlock>
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 801a6ec:	7cfb      	ldrb	r3, [r7, #19]
 801a6ee:	2b00      	cmp	r3, #0
 801a6f0:	d1c7      	bne.n	801a682 <sys_check_timeouts+0x1e>
  }
}
 801a6f2:	bf00      	nop
 801a6f4:	3718      	adds	r7, #24
 801a6f6:	46bd      	mov	sp, r7
 801a6f8:	bd80      	pop	{r7, pc}
 801a6fa:	bf00      	nop
 801a6fc:	2000cb4c 	.word	0x2000cb4c
 801a700:	2000cb50 	.word	0x2000cb50
 801a704:	20012ac8 	.word	0x20012ac8

0801a708 <sys_timeouts_sleeptime>:
#if !NO_SYS
static
#endif /* !NO_SYS */
u32_t
sys_timeouts_sleeptime(void)
{
 801a708:	b580      	push	{r7, lr}
 801a70a:	b082      	sub	sp, #8
 801a70c:	af00      	add	r7, sp, #0
  u32_t diff;
  if (next_timeout == NULL) {
 801a70e:	4b0f      	ldr	r3, [pc, #60]	; (801a74c <sys_timeouts_sleeptime+0x44>)
 801a710:	681b      	ldr	r3, [r3, #0]
 801a712:	2b00      	cmp	r3, #0
 801a714:	d102      	bne.n	801a71c <sys_timeouts_sleeptime+0x14>
    return 0xffffffff;
 801a716:	f04f 33ff 	mov.w	r3, #4294967295
 801a71a:	e013      	b.n	801a744 <sys_timeouts_sleeptime+0x3c>
  }
  diff = sys_now() - timeouts_last_time;
 801a71c:	f7f1 fdea 	bl	800c2f4 <sys_now>
 801a720:	4602      	mov	r2, r0
 801a722:	4b0b      	ldr	r3, [pc, #44]	; (801a750 <sys_timeouts_sleeptime+0x48>)
 801a724:	681b      	ldr	r3, [r3, #0]
 801a726:	1ad3      	subs	r3, r2, r3
 801a728:	607b      	str	r3, [r7, #4]
  if (diff > next_timeout->time) {
 801a72a:	4b08      	ldr	r3, [pc, #32]	; (801a74c <sys_timeouts_sleeptime+0x44>)
 801a72c:	681b      	ldr	r3, [r3, #0]
 801a72e:	685b      	ldr	r3, [r3, #4]
 801a730:	687a      	ldr	r2, [r7, #4]
 801a732:	429a      	cmp	r2, r3
 801a734:	d901      	bls.n	801a73a <sys_timeouts_sleeptime+0x32>
    return 0;
 801a736:	2300      	movs	r3, #0
 801a738:	e004      	b.n	801a744 <sys_timeouts_sleeptime+0x3c>
  } else {
    return next_timeout->time - diff;
 801a73a:	4b04      	ldr	r3, [pc, #16]	; (801a74c <sys_timeouts_sleeptime+0x44>)
 801a73c:	681b      	ldr	r3, [r3, #0]
 801a73e:	685a      	ldr	r2, [r3, #4]
 801a740:	687b      	ldr	r3, [r7, #4]
 801a742:	1ad3      	subs	r3, r2, r3
  }
}
 801a744:	4618      	mov	r0, r3
 801a746:	3708      	adds	r7, #8
 801a748:	46bd      	mov	sp, r7
 801a74a:	bd80      	pop	{r7, pc}
 801a74c:	2000cb4c 	.word	0x2000cb4c
 801a750:	2000cb50 	.word	0x2000cb50

0801a754 <sys_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
void
sys_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 801a754:	b580      	push	{r7, lr}
 801a756:	b084      	sub	sp, #16
 801a758:	af00      	add	r7, sp, #0
 801a75a:	6078      	str	r0, [r7, #4]
 801a75c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime;

again:
  if (!next_timeout) {
 801a75e:	4b0f      	ldr	r3, [pc, #60]	; (801a79c <sys_timeouts_mbox_fetch+0x48>)
 801a760:	681b      	ldr	r3, [r3, #0]
 801a762:	2b00      	cmp	r3, #0
 801a764:	d105      	bne.n	801a772 <sys_timeouts_mbox_fetch+0x1e>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801a766:	2200      	movs	r2, #0
 801a768:	6839      	ldr	r1, [r7, #0]
 801a76a:	6878      	ldr	r0, [r7, #4]
 801a76c:	f002 fced 	bl	801d14a <sys_arch_mbox_fetch>
    return;
 801a770:	e011      	b.n	801a796 <sys_timeouts_mbox_fetch+0x42>
  }

  sleeptime = sys_timeouts_sleeptime();
 801a772:	f7ff ffc9 	bl	801a708 <sys_timeouts_sleeptime>
 801a776:	60f8      	str	r0, [r7, #12]
  if (sleeptime == 0 || sys_arch_mbox_fetch(mbox, msg, sleeptime) == SYS_ARCH_TIMEOUT) {
 801a778:	68fb      	ldr	r3, [r7, #12]
 801a77a:	2b00      	cmp	r3, #0
 801a77c:	d008      	beq.n	801a790 <sys_timeouts_mbox_fetch+0x3c>
 801a77e:	68fa      	ldr	r2, [r7, #12]
 801a780:	6839      	ldr	r1, [r7, #0]
 801a782:	6878      	ldr	r0, [r7, #4]
 801a784:	f002 fce1 	bl	801d14a <sys_arch_mbox_fetch>
 801a788:	4603      	mov	r3, r0
 801a78a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a78e:	d102      	bne.n	801a796 <sys_timeouts_mbox_fetch+0x42>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 801a790:	f7ff ff68 	bl	801a664 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801a794:	e7e3      	b.n	801a75e <sys_timeouts_mbox_fetch+0xa>
  }
}
 801a796:	3710      	adds	r7, #16
 801a798:	46bd      	mov	sp, r7
 801a79a:	bd80      	pop	{r7, pc}
 801a79c:	2000cb4c 	.word	0x2000cb4c

0801a7a0 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801a7a0:	b480      	push	{r7}
 801a7a2:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 801a7a4:	bf00      	nop
 801a7a6:	46bd      	mov	sp, r7
 801a7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a7ac:	4770      	bx	lr
	...

0801a7b0 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801a7b0:	b480      	push	{r7}
 801a7b2:	b083      	sub	sp, #12
 801a7b4:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801a7b6:	2300      	movs	r3, #0
 801a7b8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801a7ba:	4b17      	ldr	r3, [pc, #92]	; (801a818 <udp_new_port+0x68>)
 801a7bc:	881b      	ldrh	r3, [r3, #0]
 801a7be:	1c5a      	adds	r2, r3, #1
 801a7c0:	b291      	uxth	r1, r2
 801a7c2:	4a15      	ldr	r2, [pc, #84]	; (801a818 <udp_new_port+0x68>)
 801a7c4:	8011      	strh	r1, [r2, #0]
 801a7c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a7ca:	4293      	cmp	r3, r2
 801a7cc:	d103      	bne.n	801a7d6 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801a7ce:	4b12      	ldr	r3, [pc, #72]	; (801a818 <udp_new_port+0x68>)
 801a7d0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801a7d4:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a7d6:	4b11      	ldr	r3, [pc, #68]	; (801a81c <udp_new_port+0x6c>)
 801a7d8:	681b      	ldr	r3, [r3, #0]
 801a7da:	603b      	str	r3, [r7, #0]
 801a7dc:	e011      	b.n	801a802 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801a7de:	683b      	ldr	r3, [r7, #0]
 801a7e0:	8a5a      	ldrh	r2, [r3, #18]
 801a7e2:	4b0d      	ldr	r3, [pc, #52]	; (801a818 <udp_new_port+0x68>)
 801a7e4:	881b      	ldrh	r3, [r3, #0]
 801a7e6:	429a      	cmp	r2, r3
 801a7e8:	d108      	bne.n	801a7fc <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801a7ea:	88fb      	ldrh	r3, [r7, #6]
 801a7ec:	3301      	adds	r3, #1
 801a7ee:	80fb      	strh	r3, [r7, #6]
 801a7f0:	88fb      	ldrh	r3, [r7, #6]
 801a7f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801a7f6:	d3e0      	bcc.n	801a7ba <udp_new_port+0xa>
        return 0;
 801a7f8:	2300      	movs	r3, #0
 801a7fa:	e007      	b.n	801a80c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a7fc:	683b      	ldr	r3, [r7, #0]
 801a7fe:	68db      	ldr	r3, [r3, #12]
 801a800:	603b      	str	r3, [r7, #0]
 801a802:	683b      	ldr	r3, [r7, #0]
 801a804:	2b00      	cmp	r3, #0
 801a806:	d1ea      	bne.n	801a7de <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801a808:	4b03      	ldr	r3, [pc, #12]	; (801a818 <udp_new_port+0x68>)
 801a80a:	881b      	ldrh	r3, [r3, #0]
}
 801a80c:	4618      	mov	r0, r3
 801a80e:	370c      	adds	r7, #12
 801a810:	46bd      	mov	sp, r7
 801a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a816:	4770      	bx	lr
 801a818:	20000134 	.word	0x20000134
 801a81c:	200161f4 	.word	0x200161f4

0801a820 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801a820:	b480      	push	{r7}
 801a822:	b085      	sub	sp, #20
 801a824:	af00      	add	r7, sp, #0
 801a826:	60f8      	str	r0, [r7, #12]
 801a828:	60b9      	str	r1, [r7, #8]
 801a82a:	4613      	mov	r3, r2
 801a82c:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a82e:	79fb      	ldrb	r3, [r7, #7]
 801a830:	2b00      	cmp	r3, #0
 801a832:	d018      	beq.n	801a866 <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a834:	68fb      	ldr	r3, [r7, #12]
 801a836:	2b00      	cmp	r3, #0
 801a838:	d013      	beq.n	801a862 <udp_input_local_match+0x42>
 801a83a:	68fb      	ldr	r3, [r7, #12]
 801a83c:	681b      	ldr	r3, [r3, #0]
 801a83e:	2b00      	cmp	r3, #0
 801a840:	d00f      	beq.n	801a862 <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a842:	4b14      	ldr	r3, [pc, #80]	; (801a894 <udp_input_local_match+0x74>)
 801a844:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a846:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a84a:	d00a      	beq.n	801a862 <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a84c:	68fb      	ldr	r3, [r7, #12]
 801a84e:	681a      	ldr	r2, [r3, #0]
 801a850:	4b10      	ldr	r3, [pc, #64]	; (801a894 <udp_input_local_match+0x74>)
 801a852:	695b      	ldr	r3, [r3, #20]
 801a854:	405a      	eors	r2, r3
 801a856:	68bb      	ldr	r3, [r7, #8]
 801a858:	3308      	adds	r3, #8
 801a85a:	681b      	ldr	r3, [r3, #0]
 801a85c:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a85e:	2b00      	cmp	r3, #0
 801a860:	d110      	bne.n	801a884 <udp_input_local_match+0x64>
          return 1;
 801a862:	2301      	movs	r3, #1
 801a864:	e00f      	b.n	801a886 <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a866:	68fb      	ldr	r3, [r7, #12]
 801a868:	2b00      	cmp	r3, #0
 801a86a:	d009      	beq.n	801a880 <udp_input_local_match+0x60>
 801a86c:	68fb      	ldr	r3, [r7, #12]
 801a86e:	681b      	ldr	r3, [r3, #0]
 801a870:	2b00      	cmp	r3, #0
 801a872:	d005      	beq.n	801a880 <udp_input_local_match+0x60>
 801a874:	68fb      	ldr	r3, [r7, #12]
 801a876:	681a      	ldr	r2, [r3, #0]
 801a878:	4b06      	ldr	r3, [pc, #24]	; (801a894 <udp_input_local_match+0x74>)
 801a87a:	695b      	ldr	r3, [r3, #20]
 801a87c:	429a      	cmp	r2, r3
 801a87e:	d101      	bne.n	801a884 <udp_input_local_match+0x64>
      return 1;
 801a880:	2301      	movs	r3, #1
 801a882:	e000      	b.n	801a886 <udp_input_local_match+0x66>
    }
  }

  return 0;
 801a884:	2300      	movs	r3, #0
}
 801a886:	4618      	mov	r0, r3
 801a888:	3714      	adds	r7, #20
 801a88a:	46bd      	mov	sp, r7
 801a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a890:	4770      	bx	lr
 801a892:	bf00      	nop
 801a894:	20012acc 	.word	0x20012acc

0801a898 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801a898:	b590      	push	{r4, r7, lr}
 801a89a:	b08d      	sub	sp, #52	; 0x34
 801a89c:	af02      	add	r7, sp, #8
 801a89e:	6078      	str	r0, [r7, #4]
 801a8a0:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801a8a2:	2300      	movs	r3, #0
 801a8a4:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801a8a6:	687b      	ldr	r3, [r7, #4]
 801a8a8:	895b      	ldrh	r3, [r3, #10]
 801a8aa:	2b07      	cmp	r3, #7
 801a8ac:	d803      	bhi.n	801a8b6 <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801a8ae:	6878      	ldr	r0, [r7, #4]
 801a8b0:	f7fa f94a 	bl	8014b48 <pbuf_free>
    goto end;
 801a8b4:	e0c6      	b.n	801aa44 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801a8b6:	687b      	ldr	r3, [r7, #4]
 801a8b8:	685b      	ldr	r3, [r3, #4]
 801a8ba:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801a8bc:	4b63      	ldr	r3, [pc, #396]	; (801aa4c <udp_input+0x1b4>)
 801a8be:	695a      	ldr	r2, [r3, #20]
 801a8c0:	4b62      	ldr	r3, [pc, #392]	; (801aa4c <udp_input+0x1b4>)
 801a8c2:	681b      	ldr	r3, [r3, #0]
 801a8c4:	4619      	mov	r1, r3
 801a8c6:	4610      	mov	r0, r2
 801a8c8:	f001 fcf2 	bl	801c2b0 <ip4_addr_isbroadcast_u32>
 801a8cc:	4603      	mov	r3, r0
 801a8ce:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801a8d0:	697b      	ldr	r3, [r7, #20]
 801a8d2:	881b      	ldrh	r3, [r3, #0]
 801a8d4:	b29b      	uxth	r3, r3
 801a8d6:	4618      	mov	r0, r3
 801a8d8:	f7f8 ff9c 	bl	8013814 <lwip_htons>
 801a8dc:	4603      	mov	r3, r0
 801a8de:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801a8e0:	697b      	ldr	r3, [r7, #20]
 801a8e2:	885b      	ldrh	r3, [r3, #2]
 801a8e4:	b29b      	uxth	r3, r3
 801a8e6:	4618      	mov	r0, r3
 801a8e8:	f7f8 ff94 	bl	8013814 <lwip_htons>
 801a8ec:	4603      	mov	r3, r0
 801a8ee:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801a8f0:	2300      	movs	r3, #0
 801a8f2:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801a8f4:	2300      	movs	r3, #0
 801a8f6:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801a8f8:	2300      	movs	r3, #0
 801a8fa:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a8fc:	4b54      	ldr	r3, [pc, #336]	; (801aa50 <udp_input+0x1b8>)
 801a8fe:	681b      	ldr	r3, [r3, #0]
 801a900:	627b      	str	r3, [r7, #36]	; 0x24
 801a902:	e03b      	b.n	801a97c <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801a904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a906:	8a5b      	ldrh	r3, [r3, #18]
 801a908:	89fa      	ldrh	r2, [r7, #14]
 801a90a:	429a      	cmp	r2, r3
 801a90c:	d131      	bne.n	801a972 <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801a90e:	7cfb      	ldrb	r3, [r7, #19]
 801a910:	461a      	mov	r2, r3
 801a912:	6839      	ldr	r1, [r7, #0]
 801a914:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a916:	f7ff ff83 	bl	801a820 <udp_input_local_match>
 801a91a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801a91c:	2b00      	cmp	r3, #0
 801a91e:	d028      	beq.n	801a972 <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 801a920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a922:	7c1b      	ldrb	r3, [r3, #16]
 801a924:	f003 0304 	and.w	r3, r3, #4
 801a928:	2b00      	cmp	r3, #0
 801a92a:	d104      	bne.n	801a936 <udp_input+0x9e>
 801a92c:	69fb      	ldr	r3, [r7, #28]
 801a92e:	2b00      	cmp	r3, #0
 801a930:	d101      	bne.n	801a936 <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 801a932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a934:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801a936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a938:	8a9b      	ldrh	r3, [r3, #20]
 801a93a:	8a3a      	ldrh	r2, [r7, #16]
 801a93c:	429a      	cmp	r2, r3
 801a93e:	d118      	bne.n	801a972 <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a942:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801a944:	2b00      	cmp	r3, #0
 801a946:	d005      	beq.n	801a954 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801a948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a94a:	685a      	ldr	r2, [r3, #4]
 801a94c:	4b3f      	ldr	r3, [pc, #252]	; (801aa4c <udp_input+0x1b4>)
 801a94e:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a950:	429a      	cmp	r2, r3
 801a952:	d10e      	bne.n	801a972 <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801a954:	6a3b      	ldr	r3, [r7, #32]
 801a956:	2b00      	cmp	r3, #0
 801a958:	d014      	beq.n	801a984 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801a95a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a95c:	68da      	ldr	r2, [r3, #12]
 801a95e:	6a3b      	ldr	r3, [r7, #32]
 801a960:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801a962:	4b3b      	ldr	r3, [pc, #236]	; (801aa50 <udp_input+0x1b8>)
 801a964:	681a      	ldr	r2, [r3, #0]
 801a966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a968:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801a96a:	4a39      	ldr	r2, [pc, #228]	; (801aa50 <udp_input+0x1b8>)
 801a96c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a96e:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801a970:	e008      	b.n	801a984 <udp_input+0xec>
      }
    }

    prev = pcb;
 801a972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a974:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a978:	68db      	ldr	r3, [r3, #12]
 801a97a:	627b      	str	r3, [r7, #36]	; 0x24
 801a97c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a97e:	2b00      	cmp	r3, #0
 801a980:	d1c0      	bne.n	801a904 <udp_input+0x6c>
 801a982:	e000      	b.n	801a986 <udp_input+0xee>
        break;
 801a984:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801a986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a988:	2b00      	cmp	r3, #0
 801a98a:	d101      	bne.n	801a990 <udp_input+0xf8>
    pcb = uncon_pcb;
 801a98c:	69fb      	ldr	r3, [r7, #28]
 801a98e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801a990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a992:	2b00      	cmp	r3, #0
 801a994:	d002      	beq.n	801a99c <udp_input+0x104>
    for_us = 1;
 801a996:	2301      	movs	r3, #1
 801a998:	76fb      	strb	r3, [r7, #27]
 801a99a:	e00a      	b.n	801a9b2 <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801a99c:	683b      	ldr	r3, [r7, #0]
 801a99e:	3304      	adds	r3, #4
 801a9a0:	681a      	ldr	r2, [r3, #0]
 801a9a2:	4b2a      	ldr	r3, [pc, #168]	; (801aa4c <udp_input+0x1b4>)
 801a9a4:	695b      	ldr	r3, [r3, #20]
 801a9a6:	429a      	cmp	r2, r3
 801a9a8:	bf0c      	ite	eq
 801a9aa:	2301      	moveq	r3, #1
 801a9ac:	2300      	movne	r3, #0
 801a9ae:	b2db      	uxtb	r3, r3
 801a9b0:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801a9b2:	7efb      	ldrb	r3, [r7, #27]
 801a9b4:	2b00      	cmp	r3, #0
 801a9b6:	d042      	beq.n	801aa3e <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 801a9b8:	f06f 0107 	mvn.w	r1, #7
 801a9bc:	6878      	ldr	r0, [r7, #4]
 801a9be:	f7fa f89f 	bl	8014b00 <pbuf_header>
 801a9c2:	4603      	mov	r3, r0
 801a9c4:	2b00      	cmp	r3, #0
 801a9c6:	d00a      	beq.n	801a9de <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 801a9c8:	4b22      	ldr	r3, [pc, #136]	; (801aa54 <udp_input+0x1bc>)
 801a9ca:	f240 1255 	movw	r2, #341	; 0x155
 801a9ce:	4922      	ldr	r1, [pc, #136]	; (801aa58 <udp_input+0x1c0>)
 801a9d0:	4822      	ldr	r0, [pc, #136]	; (801aa5c <udp_input+0x1c4>)
 801a9d2:	f005 f9c5 	bl	801fd60 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801a9d6:	6878      	ldr	r0, [r7, #4]
 801a9d8:	f7fa f8b6 	bl	8014b48 <pbuf_free>
      goto end;
 801a9dc:	e032      	b.n	801aa44 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 801a9de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a9e0:	2b00      	cmp	r3, #0
 801a9e2:	d012      	beq.n	801aa0a <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801a9e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a9e6:	699b      	ldr	r3, [r3, #24]
 801a9e8:	2b00      	cmp	r3, #0
 801a9ea:	d00a      	beq.n	801aa02 <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801a9ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a9ee:	699c      	ldr	r4, [r3, #24]
 801a9f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a9f2:	69d8      	ldr	r0, [r3, #28]
 801a9f4:	8a3b      	ldrh	r3, [r7, #16]
 801a9f6:	9300      	str	r3, [sp, #0]
 801a9f8:	4b19      	ldr	r3, [pc, #100]	; (801aa60 <udp_input+0x1c8>)
 801a9fa:	687a      	ldr	r2, [r7, #4]
 801a9fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801a9fe:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801aa00:	e021      	b.n	801aa46 <udp_input+0x1ae>
        pbuf_free(p);
 801aa02:	6878      	ldr	r0, [r7, #4]
 801aa04:	f7fa f8a0 	bl	8014b48 <pbuf_free>
        goto end;
 801aa08:	e01c      	b.n	801aa44 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801aa0a:	7cfb      	ldrb	r3, [r7, #19]
 801aa0c:	2b00      	cmp	r3, #0
 801aa0e:	d112      	bne.n	801aa36 <udp_input+0x19e>
 801aa10:	4b0e      	ldr	r3, [pc, #56]	; (801aa4c <udp_input+0x1b4>)
 801aa12:	695b      	ldr	r3, [r3, #20]
 801aa14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801aa18:	2be0      	cmp	r3, #224	; 0xe0
 801aa1a:	d00c      	beq.n	801aa36 <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801aa1c:	4b0b      	ldr	r3, [pc, #44]	; (801aa4c <udp_input+0x1b4>)
 801aa1e:	899b      	ldrh	r3, [r3, #12]
 801aa20:	3308      	adds	r3, #8
 801aa22:	b29b      	uxth	r3, r3
 801aa24:	b21b      	sxth	r3, r3
 801aa26:	4619      	mov	r1, r3
 801aa28:	6878      	ldr	r0, [r7, #4]
 801aa2a:	f7fa f87b 	bl	8014b24 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801aa2e:	2103      	movs	r1, #3
 801aa30:	6878      	ldr	r0, [r7, #4]
 801aa32:	f001 f93b 	bl	801bcac <icmp_dest_unreach>
      pbuf_free(p);
 801aa36:	6878      	ldr	r0, [r7, #4]
 801aa38:	f7fa f886 	bl	8014b48 <pbuf_free>
  return;
 801aa3c:	e003      	b.n	801aa46 <udp_input+0x1ae>
    pbuf_free(p);
 801aa3e:	6878      	ldr	r0, [r7, #4]
 801aa40:	f7fa f882 	bl	8014b48 <pbuf_free>
  return;
 801aa44:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801aa46:	372c      	adds	r7, #44	; 0x2c
 801aa48:	46bd      	mov	sp, r7
 801aa4a:	bd90      	pop	{r4, r7, pc}
 801aa4c:	20012acc 	.word	0x20012acc
 801aa50:	200161f4 	.word	0x200161f4
 801aa54:	08023858 	.word	0x08023858
 801aa58:	08023888 	.word	0x08023888
 801aa5c:	0802389c 	.word	0x0802389c
 801aa60:	20012adc 	.word	0x20012adc

0801aa64 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801aa64:	b580      	push	{r7, lr}
 801aa66:	b086      	sub	sp, #24
 801aa68:	af00      	add	r7, sp, #0
 801aa6a:	60f8      	str	r0, [r7, #12]
 801aa6c:	60b9      	str	r1, [r7, #8]
 801aa6e:	4613      	mov	r3, r2
 801aa70:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801aa72:	68bb      	ldr	r3, [r7, #8]
 801aa74:	2b00      	cmp	r3, #0
 801aa76:	d101      	bne.n	801aa7c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801aa78:	4b30      	ldr	r3, [pc, #192]	; (801ab3c <udp_bind+0xd8>)
 801aa7a:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 801aa7c:	68fb      	ldr	r3, [r7, #12]
 801aa7e:	2b00      	cmp	r3, #0
 801aa80:	d002      	beq.n	801aa88 <udp_bind+0x24>
 801aa82:	68bb      	ldr	r3, [r7, #8]
 801aa84:	2b00      	cmp	r3, #0
 801aa86:	d102      	bne.n	801aa8e <udp_bind+0x2a>
    return ERR_VAL;
 801aa88:	f06f 0305 	mvn.w	r3, #5
 801aa8c:	e052      	b.n	801ab34 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801aa8e:	2300      	movs	r3, #0
 801aa90:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801aa92:	4b2b      	ldr	r3, [pc, #172]	; (801ab40 <udp_bind+0xdc>)
 801aa94:	681b      	ldr	r3, [r3, #0]
 801aa96:	617b      	str	r3, [r7, #20]
 801aa98:	e009      	b.n	801aaae <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801aa9a:	68fa      	ldr	r2, [r7, #12]
 801aa9c:	697b      	ldr	r3, [r7, #20]
 801aa9e:	429a      	cmp	r2, r3
 801aaa0:	d102      	bne.n	801aaa8 <udp_bind+0x44>
      rebind = 1;
 801aaa2:	2301      	movs	r3, #1
 801aaa4:	74fb      	strb	r3, [r7, #19]
      break;
 801aaa6:	e005      	b.n	801aab4 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801aaa8:	697b      	ldr	r3, [r7, #20]
 801aaaa:	68db      	ldr	r3, [r3, #12]
 801aaac:	617b      	str	r3, [r7, #20]
 801aaae:	697b      	ldr	r3, [r7, #20]
 801aab0:	2b00      	cmp	r3, #0
 801aab2:	d1f2      	bne.n	801aa9a <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 801aab4:	88fb      	ldrh	r3, [r7, #6]
 801aab6:	2b00      	cmp	r3, #0
 801aab8:	d109      	bne.n	801aace <udp_bind+0x6a>
    port = udp_new_port();
 801aaba:	f7ff fe79 	bl	801a7b0 <udp_new_port>
 801aabe:	4603      	mov	r3, r0
 801aac0:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801aac2:	88fb      	ldrh	r3, [r7, #6]
 801aac4:	2b00      	cmp	r3, #0
 801aac6:	d11e      	bne.n	801ab06 <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801aac8:	f06f 0307 	mvn.w	r3, #7
 801aacc:	e032      	b.n	801ab34 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801aace:	4b1c      	ldr	r3, [pc, #112]	; (801ab40 <udp_bind+0xdc>)
 801aad0:	681b      	ldr	r3, [r3, #0]
 801aad2:	617b      	str	r3, [r7, #20]
 801aad4:	e014      	b.n	801ab00 <udp_bind+0x9c>
      if (pcb != ipcb) {
 801aad6:	68fa      	ldr	r2, [r7, #12]
 801aad8:	697b      	ldr	r3, [r7, #20]
 801aada:	429a      	cmp	r2, r3
 801aadc:	d00d      	beq.n	801aafa <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801aade:	697b      	ldr	r3, [r7, #20]
 801aae0:	8a5b      	ldrh	r3, [r3, #18]
 801aae2:	88fa      	ldrh	r2, [r7, #6]
 801aae4:	429a      	cmp	r2, r3
 801aae6:	d108      	bne.n	801aafa <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 801aae8:	697b      	ldr	r3, [r7, #20]
 801aaea:	681a      	ldr	r2, [r3, #0]
 801aaec:	68bb      	ldr	r3, [r7, #8]
 801aaee:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801aaf0:	429a      	cmp	r2, r3
 801aaf2:	d102      	bne.n	801aafa <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801aaf4:	f06f 0307 	mvn.w	r3, #7
 801aaf8:	e01c      	b.n	801ab34 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801aafa:	697b      	ldr	r3, [r7, #20]
 801aafc:	68db      	ldr	r3, [r3, #12]
 801aafe:	617b      	str	r3, [r7, #20]
 801ab00:	697b      	ldr	r3, [r7, #20]
 801ab02:	2b00      	cmp	r3, #0
 801ab04:	d1e7      	bne.n	801aad6 <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801ab06:	68bb      	ldr	r3, [r7, #8]
 801ab08:	2b00      	cmp	r3, #0
 801ab0a:	d002      	beq.n	801ab12 <udp_bind+0xae>
 801ab0c:	68bb      	ldr	r3, [r7, #8]
 801ab0e:	681b      	ldr	r3, [r3, #0]
 801ab10:	e000      	b.n	801ab14 <udp_bind+0xb0>
 801ab12:	2300      	movs	r3, #0
 801ab14:	68fa      	ldr	r2, [r7, #12]
 801ab16:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801ab18:	68fb      	ldr	r3, [r7, #12]
 801ab1a:	88fa      	ldrh	r2, [r7, #6]
 801ab1c:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801ab1e:	7cfb      	ldrb	r3, [r7, #19]
 801ab20:	2b00      	cmp	r3, #0
 801ab22:	d106      	bne.n	801ab32 <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801ab24:	4b06      	ldr	r3, [pc, #24]	; (801ab40 <udp_bind+0xdc>)
 801ab26:	681a      	ldr	r2, [r3, #0]
 801ab28:	68fb      	ldr	r3, [r7, #12]
 801ab2a:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801ab2c:	4a04      	ldr	r2, [pc, #16]	; (801ab40 <udp_bind+0xdc>)
 801ab2e:	68fb      	ldr	r3, [r7, #12]
 801ab30:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801ab32:	2300      	movs	r3, #0
}
 801ab34:	4618      	mov	r0, r3
 801ab36:	3718      	adds	r7, #24
 801ab38:	46bd      	mov	sp, r7
 801ab3a:	bd80      	pop	{r7, pc}
 801ab3c:	080241c0 	.word	0x080241c0
 801ab40:	200161f4 	.word	0x200161f4

0801ab44 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801ab44:	b480      	push	{r7}
 801ab46:	b085      	sub	sp, #20
 801ab48:	af00      	add	r7, sp, #0
 801ab4a:	60f8      	str	r0, [r7, #12]
 801ab4c:	60b9      	str	r1, [r7, #8]
 801ab4e:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 801ab50:	68fb      	ldr	r3, [r7, #12]
 801ab52:	68ba      	ldr	r2, [r7, #8]
 801ab54:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801ab56:	68fb      	ldr	r3, [r7, #12]
 801ab58:	687a      	ldr	r2, [r7, #4]
 801ab5a:	61da      	str	r2, [r3, #28]
}
 801ab5c:	bf00      	nop
 801ab5e:	3714      	adds	r7, #20
 801ab60:	46bd      	mov	sp, r7
 801ab62:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab66:	4770      	bx	lr

0801ab68 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801ab68:	b580      	push	{r7, lr}
 801ab6a:	b084      	sub	sp, #16
 801ab6c:	af00      	add	r7, sp, #0
 801ab6e:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801ab70:	4b15      	ldr	r3, [pc, #84]	; (801abc8 <udp_remove+0x60>)
 801ab72:	681b      	ldr	r3, [r3, #0]
 801ab74:	687a      	ldr	r2, [r7, #4]
 801ab76:	429a      	cmp	r2, r3
 801ab78:	d105      	bne.n	801ab86 <udp_remove+0x1e>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801ab7a:	4b13      	ldr	r3, [pc, #76]	; (801abc8 <udp_remove+0x60>)
 801ab7c:	681b      	ldr	r3, [r3, #0]
 801ab7e:	68db      	ldr	r3, [r3, #12]
 801ab80:	4a11      	ldr	r2, [pc, #68]	; (801abc8 <udp_remove+0x60>)
 801ab82:	6013      	str	r3, [r2, #0]
 801ab84:	e017      	b.n	801abb6 <udp_remove+0x4e>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801ab86:	4b10      	ldr	r3, [pc, #64]	; (801abc8 <udp_remove+0x60>)
 801ab88:	681b      	ldr	r3, [r3, #0]
 801ab8a:	60fb      	str	r3, [r7, #12]
 801ab8c:	e010      	b.n	801abb0 <udp_remove+0x48>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801ab8e:	68fb      	ldr	r3, [r7, #12]
 801ab90:	68db      	ldr	r3, [r3, #12]
 801ab92:	2b00      	cmp	r3, #0
 801ab94:	d009      	beq.n	801abaa <udp_remove+0x42>
 801ab96:	68fb      	ldr	r3, [r7, #12]
 801ab98:	68db      	ldr	r3, [r3, #12]
 801ab9a:	687a      	ldr	r2, [r7, #4]
 801ab9c:	429a      	cmp	r2, r3
 801ab9e:	d104      	bne.n	801abaa <udp_remove+0x42>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801aba0:	687b      	ldr	r3, [r7, #4]
 801aba2:	68da      	ldr	r2, [r3, #12]
 801aba4:	68fb      	ldr	r3, [r7, #12]
 801aba6:	60da      	str	r2, [r3, #12]
        break;
 801aba8:	e005      	b.n	801abb6 <udp_remove+0x4e>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801abaa:	68fb      	ldr	r3, [r7, #12]
 801abac:	68db      	ldr	r3, [r3, #12]
 801abae:	60fb      	str	r3, [r7, #12]
 801abb0:	68fb      	ldr	r3, [r7, #12]
 801abb2:	2b00      	cmp	r3, #0
 801abb4:	d1eb      	bne.n	801ab8e <udp_remove+0x26>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801abb6:	6879      	ldr	r1, [r7, #4]
 801abb8:	2000      	movs	r0, #0
 801abba:	f7f9 fa6b 	bl	8014094 <memp_free>
}
 801abbe:	bf00      	nop
 801abc0:	3710      	adds	r7, #16
 801abc2:	46bd      	mov	sp, r7
 801abc4:	bd80      	pop	{r7, pc}
 801abc6:	bf00      	nop
 801abc8:	200161f4 	.word	0x200161f4

0801abcc <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801abcc:	b580      	push	{r7, lr}
 801abce:	b082      	sub	sp, #8
 801abd0:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801abd2:	2000      	movs	r0, #0
 801abd4:	f7f9 fa0c 	bl	8013ff0 <memp_malloc>
 801abd8:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801abda:	687b      	ldr	r3, [r7, #4]
 801abdc:	2b00      	cmp	r3, #0
 801abde:	d007      	beq.n	801abf0 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801abe0:	2220      	movs	r2, #32
 801abe2:	2100      	movs	r1, #0
 801abe4:	6878      	ldr	r0, [r7, #4]
 801abe6:	f005 f80b 	bl	801fc00 <memset>
    pcb->ttl = UDP_TTL;
 801abea:	687b      	ldr	r3, [r7, #4]
 801abec:	22ff      	movs	r2, #255	; 0xff
 801abee:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801abf0:	687b      	ldr	r3, [r7, #4]
}
 801abf2:	4618      	mov	r0, r3
 801abf4:	3708      	adds	r7, #8
 801abf6:	46bd      	mov	sp, r7
 801abf8:	bd80      	pop	{r7, pc}

0801abfa <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801abfa:	b580      	push	{r7, lr}
 801abfc:	b084      	sub	sp, #16
 801abfe:	af00      	add	r7, sp, #0
 801ac00:	4603      	mov	r3, r0
 801ac02:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;
  pcb = udp_new();
 801ac04:	f7ff ffe2 	bl	801abcc <udp_new>
 801ac08:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801ac0a:	68fb      	ldr	r3, [r7, #12]
}
 801ac0c:	4618      	mov	r0, r3
 801ac0e:	3710      	adds	r7, #16
 801ac10:	46bd      	mov	sp, r7
 801ac12:	bd80      	pop	{r7, pc}

0801ac14 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 801ac14:	b480      	push	{r7}
 801ac16:	b085      	sub	sp, #20
 801ac18:	af00      	add	r7, sp, #0
 801ac1a:	6078      	str	r0, [r7, #4]
 801ac1c:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801ac1e:	687b      	ldr	r3, [r7, #4]
 801ac20:	2b00      	cmp	r3, #0
 801ac22:	d01e      	beq.n	801ac62 <udp_netif_ip_addr_changed+0x4e>
 801ac24:	687b      	ldr	r3, [r7, #4]
 801ac26:	681b      	ldr	r3, [r3, #0]
 801ac28:	2b00      	cmp	r3, #0
 801ac2a:	d01a      	beq.n	801ac62 <udp_netif_ip_addr_changed+0x4e>
 801ac2c:	683b      	ldr	r3, [r7, #0]
 801ac2e:	2b00      	cmp	r3, #0
 801ac30:	d017      	beq.n	801ac62 <udp_netif_ip_addr_changed+0x4e>
 801ac32:	683b      	ldr	r3, [r7, #0]
 801ac34:	681b      	ldr	r3, [r3, #0]
 801ac36:	2b00      	cmp	r3, #0
 801ac38:	d013      	beq.n	801ac62 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801ac3a:	4b0d      	ldr	r3, [pc, #52]	; (801ac70 <udp_netif_ip_addr_changed+0x5c>)
 801ac3c:	681b      	ldr	r3, [r3, #0]
 801ac3e:	60fb      	str	r3, [r7, #12]
 801ac40:	e00c      	b.n	801ac5c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801ac42:	68fb      	ldr	r3, [r7, #12]
 801ac44:	681a      	ldr	r2, [r3, #0]
 801ac46:	687b      	ldr	r3, [r7, #4]
 801ac48:	681b      	ldr	r3, [r3, #0]
 801ac4a:	429a      	cmp	r2, r3
 801ac4c:	d103      	bne.n	801ac56 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801ac4e:	683b      	ldr	r3, [r7, #0]
 801ac50:	681a      	ldr	r2, [r3, #0]
 801ac52:	68fb      	ldr	r3, [r7, #12]
 801ac54:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801ac56:	68fb      	ldr	r3, [r7, #12]
 801ac58:	68db      	ldr	r3, [r3, #12]
 801ac5a:	60fb      	str	r3, [r7, #12]
 801ac5c:	68fb      	ldr	r3, [r7, #12]
 801ac5e:	2b00      	cmp	r3, #0
 801ac60:	d1ef      	bne.n	801ac42 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801ac62:	bf00      	nop
 801ac64:	3714      	adds	r7, #20
 801ac66:	46bd      	mov	sp, r7
 801ac68:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac6c:	4770      	bx	lr
 801ac6e:	bf00      	nop
 801ac70:	200161f4 	.word	0x200161f4

0801ac74 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801ac74:	b580      	push	{r7, lr}
 801ac76:	b082      	sub	sp, #8
 801ac78:	af00      	add	r7, sp, #0
 801ac7a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801ac7c:	4915      	ldr	r1, [pc, #84]	; (801acd4 <etharp_free_entry+0x60>)
 801ac7e:	687a      	ldr	r2, [r7, #4]
 801ac80:	4613      	mov	r3, r2
 801ac82:	005b      	lsls	r3, r3, #1
 801ac84:	4413      	add	r3, r2
 801ac86:	00db      	lsls	r3, r3, #3
 801ac88:	440b      	add	r3, r1
 801ac8a:	681b      	ldr	r3, [r3, #0]
 801ac8c:	2b00      	cmp	r3, #0
 801ac8e:	d013      	beq.n	801acb8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801ac90:	4910      	ldr	r1, [pc, #64]	; (801acd4 <etharp_free_entry+0x60>)
 801ac92:	687a      	ldr	r2, [r7, #4]
 801ac94:	4613      	mov	r3, r2
 801ac96:	005b      	lsls	r3, r3, #1
 801ac98:	4413      	add	r3, r2
 801ac9a:	00db      	lsls	r3, r3, #3
 801ac9c:	440b      	add	r3, r1
 801ac9e:	681b      	ldr	r3, [r3, #0]
 801aca0:	4618      	mov	r0, r3
 801aca2:	f7f9 ff51 	bl	8014b48 <pbuf_free>
    arp_table[i].q = NULL;
 801aca6:	490b      	ldr	r1, [pc, #44]	; (801acd4 <etharp_free_entry+0x60>)
 801aca8:	687a      	ldr	r2, [r7, #4]
 801acaa:	4613      	mov	r3, r2
 801acac:	005b      	lsls	r3, r3, #1
 801acae:	4413      	add	r3, r2
 801acb0:	00db      	lsls	r3, r3, #3
 801acb2:	440b      	add	r3, r1
 801acb4:	2200      	movs	r2, #0
 801acb6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801acb8:	4906      	ldr	r1, [pc, #24]	; (801acd4 <etharp_free_entry+0x60>)
 801acba:	687a      	ldr	r2, [r7, #4]
 801acbc:	4613      	mov	r3, r2
 801acbe:	005b      	lsls	r3, r3, #1
 801acc0:	4413      	add	r3, r2
 801acc2:	00db      	lsls	r3, r3, #3
 801acc4:	440b      	add	r3, r1
 801acc6:	3314      	adds	r3, #20
 801acc8:	2200      	movs	r2, #0
 801acca:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801accc:	bf00      	nop
 801acce:	3708      	adds	r7, #8
 801acd0:	46bd      	mov	sp, r7
 801acd2:	bd80      	pop	{r7, pc}
 801acd4:	2000cb58 	.word	0x2000cb58

0801acd8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801acd8:	b580      	push	{r7, lr}
 801acda:	b082      	sub	sp, #8
 801acdc:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801acde:	2300      	movs	r3, #0
 801ace0:	71fb      	strb	r3, [r7, #7]
 801ace2:	e096      	b.n	801ae12 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801ace4:	79fa      	ldrb	r2, [r7, #7]
 801ace6:	494f      	ldr	r1, [pc, #316]	; (801ae24 <etharp_tmr+0x14c>)
 801ace8:	4613      	mov	r3, r2
 801acea:	005b      	lsls	r3, r3, #1
 801acec:	4413      	add	r3, r2
 801acee:	00db      	lsls	r3, r3, #3
 801acf0:	440b      	add	r3, r1
 801acf2:	3314      	adds	r3, #20
 801acf4:	781b      	ldrb	r3, [r3, #0]
 801acf6:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 801acf8:	79bb      	ldrb	r3, [r7, #6]
 801acfa:	2b00      	cmp	r3, #0
 801acfc:	f000 8086 	beq.w	801ae0c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 801ad00:	79fa      	ldrb	r2, [r7, #7]
 801ad02:	4948      	ldr	r1, [pc, #288]	; (801ae24 <etharp_tmr+0x14c>)
 801ad04:	4613      	mov	r3, r2
 801ad06:	005b      	lsls	r3, r3, #1
 801ad08:	4413      	add	r3, r2
 801ad0a:	00db      	lsls	r3, r3, #3
 801ad0c:	440b      	add	r3, r1
 801ad0e:	3312      	adds	r3, #18
 801ad10:	881b      	ldrh	r3, [r3, #0]
 801ad12:	3301      	adds	r3, #1
 801ad14:	b298      	uxth	r0, r3
 801ad16:	4943      	ldr	r1, [pc, #268]	; (801ae24 <etharp_tmr+0x14c>)
 801ad18:	4613      	mov	r3, r2
 801ad1a:	005b      	lsls	r3, r3, #1
 801ad1c:	4413      	add	r3, r2
 801ad1e:	00db      	lsls	r3, r3, #3
 801ad20:	440b      	add	r3, r1
 801ad22:	3312      	adds	r3, #18
 801ad24:	4602      	mov	r2, r0
 801ad26:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ad28:	79fa      	ldrb	r2, [r7, #7]
 801ad2a:	493e      	ldr	r1, [pc, #248]	; (801ae24 <etharp_tmr+0x14c>)
 801ad2c:	4613      	mov	r3, r2
 801ad2e:	005b      	lsls	r3, r3, #1
 801ad30:	4413      	add	r3, r2
 801ad32:	00db      	lsls	r3, r3, #3
 801ad34:	440b      	add	r3, r1
 801ad36:	3312      	adds	r3, #18
 801ad38:	881b      	ldrh	r3, [r3, #0]
 801ad3a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801ad3e:	d215      	bcs.n	801ad6c <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ad40:	79fa      	ldrb	r2, [r7, #7]
 801ad42:	4938      	ldr	r1, [pc, #224]	; (801ae24 <etharp_tmr+0x14c>)
 801ad44:	4613      	mov	r3, r2
 801ad46:	005b      	lsls	r3, r3, #1
 801ad48:	4413      	add	r3, r2
 801ad4a:	00db      	lsls	r3, r3, #3
 801ad4c:	440b      	add	r3, r1
 801ad4e:	3314      	adds	r3, #20
 801ad50:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ad52:	2b01      	cmp	r3, #1
 801ad54:	d10f      	bne.n	801ad76 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801ad56:	79fa      	ldrb	r2, [r7, #7]
 801ad58:	4932      	ldr	r1, [pc, #200]	; (801ae24 <etharp_tmr+0x14c>)
 801ad5a:	4613      	mov	r3, r2
 801ad5c:	005b      	lsls	r3, r3, #1
 801ad5e:	4413      	add	r3, r2
 801ad60:	00db      	lsls	r3, r3, #3
 801ad62:	440b      	add	r3, r1
 801ad64:	3312      	adds	r3, #18
 801ad66:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ad68:	2b04      	cmp	r3, #4
 801ad6a:	d904      	bls.n	801ad76 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801ad6c:	79fb      	ldrb	r3, [r7, #7]
 801ad6e:	4618      	mov	r0, r3
 801ad70:	f7ff ff80 	bl	801ac74 <etharp_free_entry>
 801ad74:	e04a      	b.n	801ae0c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801ad76:	79fa      	ldrb	r2, [r7, #7]
 801ad78:	492a      	ldr	r1, [pc, #168]	; (801ae24 <etharp_tmr+0x14c>)
 801ad7a:	4613      	mov	r3, r2
 801ad7c:	005b      	lsls	r3, r3, #1
 801ad7e:	4413      	add	r3, r2
 801ad80:	00db      	lsls	r3, r3, #3
 801ad82:	440b      	add	r3, r1
 801ad84:	3314      	adds	r3, #20
 801ad86:	781b      	ldrb	r3, [r3, #0]
 801ad88:	2b03      	cmp	r3, #3
 801ad8a:	d10a      	bne.n	801ada2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801ad8c:	79fa      	ldrb	r2, [r7, #7]
 801ad8e:	4925      	ldr	r1, [pc, #148]	; (801ae24 <etharp_tmr+0x14c>)
 801ad90:	4613      	mov	r3, r2
 801ad92:	005b      	lsls	r3, r3, #1
 801ad94:	4413      	add	r3, r2
 801ad96:	00db      	lsls	r3, r3, #3
 801ad98:	440b      	add	r3, r1
 801ad9a:	3314      	adds	r3, #20
 801ad9c:	2204      	movs	r2, #4
 801ad9e:	701a      	strb	r2, [r3, #0]
 801ada0:	e034      	b.n	801ae0c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801ada2:	79fa      	ldrb	r2, [r7, #7]
 801ada4:	491f      	ldr	r1, [pc, #124]	; (801ae24 <etharp_tmr+0x14c>)
 801ada6:	4613      	mov	r3, r2
 801ada8:	005b      	lsls	r3, r3, #1
 801adaa:	4413      	add	r3, r2
 801adac:	00db      	lsls	r3, r3, #3
 801adae:	440b      	add	r3, r1
 801adb0:	3314      	adds	r3, #20
 801adb2:	781b      	ldrb	r3, [r3, #0]
 801adb4:	2b04      	cmp	r3, #4
 801adb6:	d10a      	bne.n	801adce <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801adb8:	79fa      	ldrb	r2, [r7, #7]
 801adba:	491a      	ldr	r1, [pc, #104]	; (801ae24 <etharp_tmr+0x14c>)
 801adbc:	4613      	mov	r3, r2
 801adbe:	005b      	lsls	r3, r3, #1
 801adc0:	4413      	add	r3, r2
 801adc2:	00db      	lsls	r3, r3, #3
 801adc4:	440b      	add	r3, r1
 801adc6:	3314      	adds	r3, #20
 801adc8:	2202      	movs	r2, #2
 801adca:	701a      	strb	r2, [r3, #0]
 801adcc:	e01e      	b.n	801ae0c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801adce:	79fa      	ldrb	r2, [r7, #7]
 801add0:	4914      	ldr	r1, [pc, #80]	; (801ae24 <etharp_tmr+0x14c>)
 801add2:	4613      	mov	r3, r2
 801add4:	005b      	lsls	r3, r3, #1
 801add6:	4413      	add	r3, r2
 801add8:	00db      	lsls	r3, r3, #3
 801adda:	440b      	add	r3, r1
 801addc:	3314      	adds	r3, #20
 801adde:	781b      	ldrb	r3, [r3, #0]
 801ade0:	2b01      	cmp	r3, #1
 801ade2:	d113      	bne.n	801ae0c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801ade4:	79fa      	ldrb	r2, [r7, #7]
 801ade6:	490f      	ldr	r1, [pc, #60]	; (801ae24 <etharp_tmr+0x14c>)
 801ade8:	4613      	mov	r3, r2
 801adea:	005b      	lsls	r3, r3, #1
 801adec:	4413      	add	r3, r2
 801adee:	00db      	lsls	r3, r3, #3
 801adf0:	440b      	add	r3, r1
 801adf2:	3308      	adds	r3, #8
 801adf4:	6818      	ldr	r0, [r3, #0]
 801adf6:	79fa      	ldrb	r2, [r7, #7]
 801adf8:	4613      	mov	r3, r2
 801adfa:	005b      	lsls	r3, r3, #1
 801adfc:	4413      	add	r3, r2
 801adfe:	00db      	lsls	r3, r3, #3
 801ae00:	4a08      	ldr	r2, [pc, #32]	; (801ae24 <etharp_tmr+0x14c>)
 801ae02:	4413      	add	r3, r2
 801ae04:	3304      	adds	r3, #4
 801ae06:	4619      	mov	r1, r3
 801ae08:	f000 fe38 	bl	801ba7c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ae0c:	79fb      	ldrb	r3, [r7, #7]
 801ae0e:	3301      	adds	r3, #1
 801ae10:	71fb      	strb	r3, [r7, #7]
 801ae12:	79fb      	ldrb	r3, [r7, #7]
 801ae14:	2b09      	cmp	r3, #9
 801ae16:	f67f af65 	bls.w	801ace4 <etharp_tmr+0xc>
      }
    }
  }
}
 801ae1a:	bf00      	nop
 801ae1c:	3708      	adds	r7, #8
 801ae1e:	46bd      	mov	sp, r7
 801ae20:	bd80      	pop	{r7, pc}
 801ae22:	bf00      	nop
 801ae24:	2000cb58 	.word	0x2000cb58

0801ae28 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 801ae28:	b580      	push	{r7, lr}
 801ae2a:	b088      	sub	sp, #32
 801ae2c:	af00      	add	r7, sp, #0
 801ae2e:	60f8      	str	r0, [r7, #12]
 801ae30:	460b      	mov	r3, r1
 801ae32:	607a      	str	r2, [r7, #4]
 801ae34:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801ae36:	230a      	movs	r3, #10
 801ae38:	77fb      	strb	r3, [r7, #31]
 801ae3a:	230a      	movs	r3, #10
 801ae3c:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 801ae3e:	230a      	movs	r3, #10
 801ae40:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 801ae42:	2300      	movs	r3, #0
 801ae44:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 801ae46:	230a      	movs	r3, #10
 801ae48:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801ae4a:	2300      	movs	r3, #0
 801ae4c:	833b      	strh	r3, [r7, #24]
 801ae4e:	2300      	movs	r3, #0
 801ae50:	82fb      	strh	r3, [r7, #22]
 801ae52:	2300      	movs	r3, #0
 801ae54:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ae56:	2300      	movs	r3, #0
 801ae58:	773b      	strb	r3, [r7, #28]
 801ae5a:	e093      	b.n	801af84 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 801ae5c:	7f3a      	ldrb	r2, [r7, #28]
 801ae5e:	4990      	ldr	r1, [pc, #576]	; (801b0a0 <etharp_find_entry+0x278>)
 801ae60:	4613      	mov	r3, r2
 801ae62:	005b      	lsls	r3, r3, #1
 801ae64:	4413      	add	r3, r2
 801ae66:	00db      	lsls	r3, r3, #3
 801ae68:	440b      	add	r3, r1
 801ae6a:	3314      	adds	r3, #20
 801ae6c:	781b      	ldrb	r3, [r3, #0]
 801ae6e:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801ae70:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801ae74:	2b0a      	cmp	r3, #10
 801ae76:	d105      	bne.n	801ae84 <etharp_find_entry+0x5c>
 801ae78:	7cfb      	ldrb	r3, [r7, #19]
 801ae7a:	2b00      	cmp	r3, #0
 801ae7c:	d102      	bne.n	801ae84 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 801ae7e:	7f3b      	ldrb	r3, [r7, #28]
 801ae80:	777b      	strb	r3, [r7, #29]
 801ae82:	e07c      	b.n	801af7e <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 801ae84:	7cfb      	ldrb	r3, [r7, #19]
 801ae86:	2b00      	cmp	r3, #0
 801ae88:	d079      	beq.n	801af7e <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801ae8a:	7cfb      	ldrb	r3, [r7, #19]
 801ae8c:	2b01      	cmp	r3, #1
 801ae8e:	d009      	beq.n	801aea4 <etharp_find_entry+0x7c>
 801ae90:	7cfb      	ldrb	r3, [r7, #19]
 801ae92:	2b01      	cmp	r3, #1
 801ae94:	d806      	bhi.n	801aea4 <etharp_find_entry+0x7c>
 801ae96:	4b83      	ldr	r3, [pc, #524]	; (801b0a4 <etharp_find_entry+0x27c>)
 801ae98:	f44f 7293 	mov.w	r2, #294	; 0x126
 801ae9c:	4982      	ldr	r1, [pc, #520]	; (801b0a8 <etharp_find_entry+0x280>)
 801ae9e:	4883      	ldr	r0, [pc, #524]	; (801b0ac <etharp_find_entry+0x284>)
 801aea0:	f004 ff5e 	bl	801fd60 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801aea4:	68fb      	ldr	r3, [r7, #12]
 801aea6:	2b00      	cmp	r3, #0
 801aea8:	d00f      	beq.n	801aeca <etharp_find_entry+0xa2>
 801aeaa:	68fb      	ldr	r3, [r7, #12]
 801aeac:	6819      	ldr	r1, [r3, #0]
 801aeae:	7f3a      	ldrb	r2, [r7, #28]
 801aeb0:	487b      	ldr	r0, [pc, #492]	; (801b0a0 <etharp_find_entry+0x278>)
 801aeb2:	4613      	mov	r3, r2
 801aeb4:	005b      	lsls	r3, r3, #1
 801aeb6:	4413      	add	r3, r2
 801aeb8:	00db      	lsls	r3, r3, #3
 801aeba:	4403      	add	r3, r0
 801aebc:	3304      	adds	r3, #4
 801aebe:	681b      	ldr	r3, [r3, #0]
 801aec0:	4299      	cmp	r1, r3
 801aec2:	d102      	bne.n	801aeca <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 801aec4:	f997 301c 	ldrsb.w	r3, [r7, #28]
 801aec8:	e0e5      	b.n	801b096 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801aeca:	7cfb      	ldrb	r3, [r7, #19]
 801aecc:	2b01      	cmp	r3, #1
 801aece:	d13b      	bne.n	801af48 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801aed0:	7f3a      	ldrb	r2, [r7, #28]
 801aed2:	4973      	ldr	r1, [pc, #460]	; (801b0a0 <etharp_find_entry+0x278>)
 801aed4:	4613      	mov	r3, r2
 801aed6:	005b      	lsls	r3, r3, #1
 801aed8:	4413      	add	r3, r2
 801aeda:	00db      	lsls	r3, r3, #3
 801aedc:	440b      	add	r3, r1
 801aede:	681b      	ldr	r3, [r3, #0]
 801aee0:	2b00      	cmp	r3, #0
 801aee2:	d018      	beq.n	801af16 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 801aee4:	7f3a      	ldrb	r2, [r7, #28]
 801aee6:	496e      	ldr	r1, [pc, #440]	; (801b0a0 <etharp_find_entry+0x278>)
 801aee8:	4613      	mov	r3, r2
 801aeea:	005b      	lsls	r3, r3, #1
 801aeec:	4413      	add	r3, r2
 801aeee:	00db      	lsls	r3, r3, #3
 801aef0:	440b      	add	r3, r1
 801aef2:	3312      	adds	r3, #18
 801aef4:	881b      	ldrh	r3, [r3, #0]
 801aef6:	8b3a      	ldrh	r2, [r7, #24]
 801aef8:	429a      	cmp	r2, r3
 801aefa:	d840      	bhi.n	801af7e <etharp_find_entry+0x156>
            old_queue = i;
 801aefc:	7f3b      	ldrb	r3, [r7, #28]
 801aefe:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 801af00:	7f3a      	ldrb	r2, [r7, #28]
 801af02:	4967      	ldr	r1, [pc, #412]	; (801b0a0 <etharp_find_entry+0x278>)
 801af04:	4613      	mov	r3, r2
 801af06:	005b      	lsls	r3, r3, #1
 801af08:	4413      	add	r3, r2
 801af0a:	00db      	lsls	r3, r3, #3
 801af0c:	440b      	add	r3, r1
 801af0e:	3312      	adds	r3, #18
 801af10:	881b      	ldrh	r3, [r3, #0]
 801af12:	833b      	strh	r3, [r7, #24]
 801af14:	e033      	b.n	801af7e <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801af16:	7f3a      	ldrb	r2, [r7, #28]
 801af18:	4961      	ldr	r1, [pc, #388]	; (801b0a0 <etharp_find_entry+0x278>)
 801af1a:	4613      	mov	r3, r2
 801af1c:	005b      	lsls	r3, r3, #1
 801af1e:	4413      	add	r3, r2
 801af20:	00db      	lsls	r3, r3, #3
 801af22:	440b      	add	r3, r1
 801af24:	3312      	adds	r3, #18
 801af26:	881b      	ldrh	r3, [r3, #0]
 801af28:	8afa      	ldrh	r2, [r7, #22]
 801af2a:	429a      	cmp	r2, r3
 801af2c:	d827      	bhi.n	801af7e <etharp_find_entry+0x156>
            old_pending = i;
 801af2e:	7f3b      	ldrb	r3, [r7, #28]
 801af30:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 801af32:	7f3a      	ldrb	r2, [r7, #28]
 801af34:	495a      	ldr	r1, [pc, #360]	; (801b0a0 <etharp_find_entry+0x278>)
 801af36:	4613      	mov	r3, r2
 801af38:	005b      	lsls	r3, r3, #1
 801af3a:	4413      	add	r3, r2
 801af3c:	00db      	lsls	r3, r3, #3
 801af3e:	440b      	add	r3, r1
 801af40:	3312      	adds	r3, #18
 801af42:	881b      	ldrh	r3, [r3, #0]
 801af44:	82fb      	strh	r3, [r7, #22]
 801af46:	e01a      	b.n	801af7e <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801af48:	7cfb      	ldrb	r3, [r7, #19]
 801af4a:	2b01      	cmp	r3, #1
 801af4c:	d917      	bls.n	801af7e <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801af4e:	7f3a      	ldrb	r2, [r7, #28]
 801af50:	4953      	ldr	r1, [pc, #332]	; (801b0a0 <etharp_find_entry+0x278>)
 801af52:	4613      	mov	r3, r2
 801af54:	005b      	lsls	r3, r3, #1
 801af56:	4413      	add	r3, r2
 801af58:	00db      	lsls	r3, r3, #3
 801af5a:	440b      	add	r3, r1
 801af5c:	3312      	adds	r3, #18
 801af5e:	881b      	ldrh	r3, [r3, #0]
 801af60:	8aba      	ldrh	r2, [r7, #20]
 801af62:	429a      	cmp	r2, r3
 801af64:	d80b      	bhi.n	801af7e <etharp_find_entry+0x156>
            old_stable = i;
 801af66:	7f3b      	ldrb	r3, [r7, #28]
 801af68:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 801af6a:	7f3a      	ldrb	r2, [r7, #28]
 801af6c:	494c      	ldr	r1, [pc, #304]	; (801b0a0 <etharp_find_entry+0x278>)
 801af6e:	4613      	mov	r3, r2
 801af70:	005b      	lsls	r3, r3, #1
 801af72:	4413      	add	r3, r2
 801af74:	00db      	lsls	r3, r3, #3
 801af76:	440b      	add	r3, r1
 801af78:	3312      	adds	r3, #18
 801af7a:	881b      	ldrh	r3, [r3, #0]
 801af7c:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801af7e:	7f3b      	ldrb	r3, [r7, #28]
 801af80:	3301      	adds	r3, #1
 801af82:	773b      	strb	r3, [r7, #28]
 801af84:	7f3b      	ldrb	r3, [r7, #28]
 801af86:	2b09      	cmp	r3, #9
 801af88:	f67f af68 	bls.w	801ae5c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801af8c:	7afb      	ldrb	r3, [r7, #11]
 801af8e:	f003 0302 	and.w	r3, r3, #2
 801af92:	2b00      	cmp	r3, #0
 801af94:	d108      	bne.n	801afa8 <etharp_find_entry+0x180>
 801af96:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801af9a:	2b0a      	cmp	r3, #10
 801af9c:	d107      	bne.n	801afae <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801af9e:	7afb      	ldrb	r3, [r7, #11]
 801afa0:	f003 0301 	and.w	r3, r3, #1
 801afa4:	2b00      	cmp	r3, #0
 801afa6:	d102      	bne.n	801afae <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 801afa8:	f04f 33ff 	mov.w	r3, #4294967295
 801afac:	e073      	b.n	801b096 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801afae:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801afb2:	2b09      	cmp	r3, #9
 801afb4:	dc02      	bgt.n	801afbc <etharp_find_entry+0x194>
    i = empty;
 801afb6:	7f7b      	ldrb	r3, [r7, #29]
 801afb8:	773b      	strb	r3, [r7, #28]
 801afba:	e036      	b.n	801b02a <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801afbc:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801afc0:	2b09      	cmp	r3, #9
 801afc2:	dc13      	bgt.n	801afec <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 801afc4:	7fbb      	ldrb	r3, [r7, #30]
 801afc6:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801afc8:	7f3a      	ldrb	r2, [r7, #28]
 801afca:	4935      	ldr	r1, [pc, #212]	; (801b0a0 <etharp_find_entry+0x278>)
 801afcc:	4613      	mov	r3, r2
 801afce:	005b      	lsls	r3, r3, #1
 801afd0:	4413      	add	r3, r2
 801afd2:	00db      	lsls	r3, r3, #3
 801afd4:	440b      	add	r3, r1
 801afd6:	681b      	ldr	r3, [r3, #0]
 801afd8:	2b00      	cmp	r3, #0
 801afda:	d018      	beq.n	801b00e <etharp_find_entry+0x1e6>
 801afdc:	4b31      	ldr	r3, [pc, #196]	; (801b0a4 <etharp_find_entry+0x27c>)
 801afde:	f240 126f 	movw	r2, #367	; 0x16f
 801afe2:	4933      	ldr	r1, [pc, #204]	; (801b0b0 <etharp_find_entry+0x288>)
 801afe4:	4831      	ldr	r0, [pc, #196]	; (801b0ac <etharp_find_entry+0x284>)
 801afe6:	f004 febb 	bl	801fd60 <iprintf>
 801afea:	e010      	b.n	801b00e <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801afec:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801aff0:	2b09      	cmp	r3, #9
 801aff2:	dc02      	bgt.n	801affa <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 801aff4:	7ffb      	ldrb	r3, [r7, #31]
 801aff6:	773b      	strb	r3, [r7, #28]
 801aff8:	e009      	b.n	801b00e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801affa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801affe:	2b09      	cmp	r3, #9
 801b000:	dc02      	bgt.n	801b008 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801b002:	7efb      	ldrb	r3, [r7, #27]
 801b004:	773b      	strb	r3, [r7, #28]
 801b006:	e002      	b.n	801b00e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 801b008:	f04f 33ff 	mov.w	r3, #4294967295
 801b00c:	e043      	b.n	801b096 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801b00e:	7f3b      	ldrb	r3, [r7, #28]
 801b010:	2b09      	cmp	r3, #9
 801b012:	d906      	bls.n	801b022 <etharp_find_entry+0x1fa>
 801b014:	4b23      	ldr	r3, [pc, #140]	; (801b0a4 <etharp_find_entry+0x27c>)
 801b016:	f240 1281 	movw	r2, #385	; 0x181
 801b01a:	4926      	ldr	r1, [pc, #152]	; (801b0b4 <etharp_find_entry+0x28c>)
 801b01c:	4823      	ldr	r0, [pc, #140]	; (801b0ac <etharp_find_entry+0x284>)
 801b01e:	f004 fe9f 	bl	801fd60 <iprintf>
    etharp_free_entry(i);
 801b022:	7f3b      	ldrb	r3, [r7, #28]
 801b024:	4618      	mov	r0, r3
 801b026:	f7ff fe25 	bl	801ac74 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801b02a:	7f3b      	ldrb	r3, [r7, #28]
 801b02c:	2b09      	cmp	r3, #9
 801b02e:	d906      	bls.n	801b03e <etharp_find_entry+0x216>
 801b030:	4b1c      	ldr	r3, [pc, #112]	; (801b0a4 <etharp_find_entry+0x27c>)
 801b032:	f240 1285 	movw	r2, #389	; 0x185
 801b036:	491f      	ldr	r1, [pc, #124]	; (801b0b4 <etharp_find_entry+0x28c>)
 801b038:	481c      	ldr	r0, [pc, #112]	; (801b0ac <etharp_find_entry+0x284>)
 801b03a:	f004 fe91 	bl	801fd60 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801b03e:	7f3a      	ldrb	r2, [r7, #28]
 801b040:	4917      	ldr	r1, [pc, #92]	; (801b0a0 <etharp_find_entry+0x278>)
 801b042:	4613      	mov	r3, r2
 801b044:	005b      	lsls	r3, r3, #1
 801b046:	4413      	add	r3, r2
 801b048:	00db      	lsls	r3, r3, #3
 801b04a:	440b      	add	r3, r1
 801b04c:	3314      	adds	r3, #20
 801b04e:	781b      	ldrb	r3, [r3, #0]
 801b050:	2b00      	cmp	r3, #0
 801b052:	d006      	beq.n	801b062 <etharp_find_entry+0x23a>
 801b054:	4b13      	ldr	r3, [pc, #76]	; (801b0a4 <etharp_find_entry+0x27c>)
 801b056:	f240 1287 	movw	r2, #391	; 0x187
 801b05a:	4917      	ldr	r1, [pc, #92]	; (801b0b8 <etharp_find_entry+0x290>)
 801b05c:	4813      	ldr	r0, [pc, #76]	; (801b0ac <etharp_find_entry+0x284>)
 801b05e:	f004 fe7f 	bl	801fd60 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801b062:	68fb      	ldr	r3, [r7, #12]
 801b064:	2b00      	cmp	r3, #0
 801b066:	d00a      	beq.n	801b07e <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801b068:	7f3a      	ldrb	r2, [r7, #28]
 801b06a:	68fb      	ldr	r3, [r7, #12]
 801b06c:	6819      	ldr	r1, [r3, #0]
 801b06e:	480c      	ldr	r0, [pc, #48]	; (801b0a0 <etharp_find_entry+0x278>)
 801b070:	4613      	mov	r3, r2
 801b072:	005b      	lsls	r3, r3, #1
 801b074:	4413      	add	r3, r2
 801b076:	00db      	lsls	r3, r3, #3
 801b078:	4403      	add	r3, r0
 801b07a:	3304      	adds	r3, #4
 801b07c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801b07e:	7f3a      	ldrb	r2, [r7, #28]
 801b080:	4907      	ldr	r1, [pc, #28]	; (801b0a0 <etharp_find_entry+0x278>)
 801b082:	4613      	mov	r3, r2
 801b084:	005b      	lsls	r3, r3, #1
 801b086:	4413      	add	r3, r2
 801b088:	00db      	lsls	r3, r3, #3
 801b08a:	440b      	add	r3, r1
 801b08c:	3312      	adds	r3, #18
 801b08e:	2200      	movs	r2, #0
 801b090:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 801b092:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 801b096:	4618      	mov	r0, r3
 801b098:	3720      	adds	r7, #32
 801b09a:	46bd      	mov	sp, r7
 801b09c:	bd80      	pop	{r7, pc}
 801b09e:	bf00      	nop
 801b0a0:	2000cb58 	.word	0x2000cb58
 801b0a4:	080238f4 	.word	0x080238f4
 801b0a8:	0802392c 	.word	0x0802392c
 801b0ac:	0802396c 	.word	0x0802396c
 801b0b0:	08023994 	.word	0x08023994
 801b0b4:	080239ac 	.word	0x080239ac
 801b0b8:	080239c0 	.word	0x080239c0

0801b0bc <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801b0bc:	b580      	push	{r7, lr}
 801b0be:	b088      	sub	sp, #32
 801b0c0:	af02      	add	r7, sp, #8
 801b0c2:	60f8      	str	r0, [r7, #12]
 801b0c4:	60b9      	str	r1, [r7, #8]
 801b0c6:	607a      	str	r2, [r7, #4]
 801b0c8:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801b0ca:	68fb      	ldr	r3, [r7, #12]
 801b0cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801b0d0:	2b06      	cmp	r3, #6
 801b0d2:	d006      	beq.n	801b0e2 <etharp_update_arp_entry+0x26>
 801b0d4:	4b48      	ldr	r3, [pc, #288]	; (801b1f8 <etharp_update_arp_entry+0x13c>)
 801b0d6:	f240 12ab 	movw	r2, #427	; 0x1ab
 801b0da:	4948      	ldr	r1, [pc, #288]	; (801b1fc <etharp_update_arp_entry+0x140>)
 801b0dc:	4848      	ldr	r0, [pc, #288]	; (801b200 <etharp_update_arp_entry+0x144>)
 801b0de:	f004 fe3f 	bl	801fd60 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801b0e2:	68bb      	ldr	r3, [r7, #8]
 801b0e4:	2b00      	cmp	r3, #0
 801b0e6:	d012      	beq.n	801b10e <etharp_update_arp_entry+0x52>
 801b0e8:	68bb      	ldr	r3, [r7, #8]
 801b0ea:	681b      	ldr	r3, [r3, #0]
 801b0ec:	2b00      	cmp	r3, #0
 801b0ee:	d00e      	beq.n	801b10e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b0f0:	68bb      	ldr	r3, [r7, #8]
 801b0f2:	681b      	ldr	r3, [r3, #0]
 801b0f4:	68f9      	ldr	r1, [r7, #12]
 801b0f6:	4618      	mov	r0, r3
 801b0f8:	f001 f8da 	bl	801c2b0 <ip4_addr_isbroadcast_u32>
 801b0fc:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801b0fe:	2b00      	cmp	r3, #0
 801b100:	d105      	bne.n	801b10e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801b102:	68bb      	ldr	r3, [r7, #8]
 801b104:	681b      	ldr	r3, [r3, #0]
 801b106:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b10a:	2be0      	cmp	r3, #224	; 0xe0
 801b10c:	d102      	bne.n	801b114 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b10e:	f06f 030f 	mvn.w	r3, #15
 801b112:	e06c      	b.n	801b1ee <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801b114:	78fb      	ldrb	r3, [r7, #3]
 801b116:	68fa      	ldr	r2, [r7, #12]
 801b118:	4619      	mov	r1, r3
 801b11a:	68b8      	ldr	r0, [r7, #8]
 801b11c:	f7ff fe84 	bl	801ae28 <etharp_find_entry>
 801b120:	4603      	mov	r3, r0
 801b122:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 801b124:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801b128:	2b00      	cmp	r3, #0
 801b12a:	da02      	bge.n	801b132 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801b12c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801b130:	e05d      	b.n	801b1ee <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801b132:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801b136:	4933      	ldr	r1, [pc, #204]	; (801b204 <etharp_update_arp_entry+0x148>)
 801b138:	4613      	mov	r3, r2
 801b13a:	005b      	lsls	r3, r3, #1
 801b13c:	4413      	add	r3, r2
 801b13e:	00db      	lsls	r3, r3, #3
 801b140:	440b      	add	r3, r1
 801b142:	3314      	adds	r3, #20
 801b144:	2202      	movs	r2, #2
 801b146:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801b148:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801b14c:	492d      	ldr	r1, [pc, #180]	; (801b204 <etharp_update_arp_entry+0x148>)
 801b14e:	4613      	mov	r3, r2
 801b150:	005b      	lsls	r3, r3, #1
 801b152:	4413      	add	r3, r2
 801b154:	00db      	lsls	r3, r3, #3
 801b156:	440b      	add	r3, r1
 801b158:	3308      	adds	r3, #8
 801b15a:	68fa      	ldr	r2, [r7, #12]
 801b15c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 801b15e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801b162:	4613      	mov	r3, r2
 801b164:	005b      	lsls	r3, r3, #1
 801b166:	4413      	add	r3, r2
 801b168:	00db      	lsls	r3, r3, #3
 801b16a:	3308      	adds	r3, #8
 801b16c:	4a25      	ldr	r2, [pc, #148]	; (801b204 <etharp_update_arp_entry+0x148>)
 801b16e:	4413      	add	r3, r2
 801b170:	3304      	adds	r3, #4
 801b172:	2206      	movs	r2, #6
 801b174:	6879      	ldr	r1, [r7, #4]
 801b176:	4618      	mov	r0, r3
 801b178:	f004 fd37 	bl	801fbea <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801b17c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801b180:	4920      	ldr	r1, [pc, #128]	; (801b204 <etharp_update_arp_entry+0x148>)
 801b182:	4613      	mov	r3, r2
 801b184:	005b      	lsls	r3, r3, #1
 801b186:	4413      	add	r3, r2
 801b188:	00db      	lsls	r3, r3, #3
 801b18a:	440b      	add	r3, r1
 801b18c:	3312      	adds	r3, #18
 801b18e:	2200      	movs	r2, #0
 801b190:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801b192:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801b196:	491b      	ldr	r1, [pc, #108]	; (801b204 <etharp_update_arp_entry+0x148>)
 801b198:	4613      	mov	r3, r2
 801b19a:	005b      	lsls	r3, r3, #1
 801b19c:	4413      	add	r3, r2
 801b19e:	00db      	lsls	r3, r3, #3
 801b1a0:	440b      	add	r3, r1
 801b1a2:	681b      	ldr	r3, [r3, #0]
 801b1a4:	2b00      	cmp	r3, #0
 801b1a6:	d021      	beq.n	801b1ec <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801b1a8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801b1ac:	4915      	ldr	r1, [pc, #84]	; (801b204 <etharp_update_arp_entry+0x148>)
 801b1ae:	4613      	mov	r3, r2
 801b1b0:	005b      	lsls	r3, r3, #1
 801b1b2:	4413      	add	r3, r2
 801b1b4:	00db      	lsls	r3, r3, #3
 801b1b6:	440b      	add	r3, r1
 801b1b8:	681b      	ldr	r3, [r3, #0]
 801b1ba:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801b1bc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801b1c0:	4910      	ldr	r1, [pc, #64]	; (801b204 <etharp_update_arp_entry+0x148>)
 801b1c2:	4613      	mov	r3, r2
 801b1c4:	005b      	lsls	r3, r3, #1
 801b1c6:	4413      	add	r3, r2
 801b1c8:	00db      	lsls	r3, r3, #3
 801b1ca:	440b      	add	r3, r1
 801b1cc:	2200      	movs	r2, #0
 801b1ce:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801b1d0:	68fb      	ldr	r3, [r7, #12]
 801b1d2:	f103 0225 	add.w	r2, r3, #37	; 0x25
 801b1d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b1da:	9300      	str	r3, [sp, #0]
 801b1dc:	687b      	ldr	r3, [r7, #4]
 801b1de:	6939      	ldr	r1, [r7, #16]
 801b1e0:	68f8      	ldr	r0, [r7, #12]
 801b1e2:	f001 ff07 	bl	801cff4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801b1e6:	6938      	ldr	r0, [r7, #16]
 801b1e8:	f7f9 fcae 	bl	8014b48 <pbuf_free>
  }
  return ERR_OK;
 801b1ec:	2300      	movs	r3, #0
}
 801b1ee:	4618      	mov	r0, r3
 801b1f0:	3718      	adds	r7, #24
 801b1f2:	46bd      	mov	sp, r7
 801b1f4:	bd80      	pop	{r7, pc}
 801b1f6:	bf00      	nop
 801b1f8:	080238f4 	.word	0x080238f4
 801b1fc:	080239ec 	.word	0x080239ec
 801b200:	0802396c 	.word	0x0802396c
 801b204:	2000cb58 	.word	0x2000cb58

0801b208 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801b208:	b580      	push	{r7, lr}
 801b20a:	b084      	sub	sp, #16
 801b20c:	af00      	add	r7, sp, #0
 801b20e:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b210:	2300      	movs	r3, #0
 801b212:	73fb      	strb	r3, [r7, #15]
 801b214:	e01f      	b.n	801b256 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 801b216:	7bfa      	ldrb	r2, [r7, #15]
 801b218:	4912      	ldr	r1, [pc, #72]	; (801b264 <etharp_cleanup_netif+0x5c>)
 801b21a:	4613      	mov	r3, r2
 801b21c:	005b      	lsls	r3, r3, #1
 801b21e:	4413      	add	r3, r2
 801b220:	00db      	lsls	r3, r3, #3
 801b222:	440b      	add	r3, r1
 801b224:	3314      	adds	r3, #20
 801b226:	781b      	ldrb	r3, [r3, #0]
 801b228:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801b22a:	7bbb      	ldrb	r3, [r7, #14]
 801b22c:	2b00      	cmp	r3, #0
 801b22e:	d00f      	beq.n	801b250 <etharp_cleanup_netif+0x48>
 801b230:	7bfa      	ldrb	r2, [r7, #15]
 801b232:	490c      	ldr	r1, [pc, #48]	; (801b264 <etharp_cleanup_netif+0x5c>)
 801b234:	4613      	mov	r3, r2
 801b236:	005b      	lsls	r3, r3, #1
 801b238:	4413      	add	r3, r2
 801b23a:	00db      	lsls	r3, r3, #3
 801b23c:	440b      	add	r3, r1
 801b23e:	3308      	adds	r3, #8
 801b240:	681b      	ldr	r3, [r3, #0]
 801b242:	687a      	ldr	r2, [r7, #4]
 801b244:	429a      	cmp	r2, r3
 801b246:	d103      	bne.n	801b250 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 801b248:	7bfb      	ldrb	r3, [r7, #15]
 801b24a:	4618      	mov	r0, r3
 801b24c:	f7ff fd12 	bl	801ac74 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b250:	7bfb      	ldrb	r3, [r7, #15]
 801b252:	3301      	adds	r3, #1
 801b254:	73fb      	strb	r3, [r7, #15]
 801b256:	7bfb      	ldrb	r3, [r7, #15]
 801b258:	2b09      	cmp	r3, #9
 801b25a:	d9dc      	bls.n	801b216 <etharp_cleanup_netif+0xe>
    }
  }
}
 801b25c:	bf00      	nop
 801b25e:	3710      	adds	r7, #16
 801b260:	46bd      	mov	sp, r7
 801b262:	bd80      	pop	{r7, pc}
 801b264:	2000cb58 	.word	0x2000cb58

0801b268 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801b268:	b5b0      	push	{r4, r5, r7, lr}
 801b26a:	b08a      	sub	sp, #40	; 0x28
 801b26c:	af04      	add	r7, sp, #16
 801b26e:	6078      	str	r0, [r7, #4]
 801b270:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801b272:	683b      	ldr	r3, [r7, #0]
 801b274:	2b00      	cmp	r3, #0
 801b276:	d107      	bne.n	801b288 <etharp_input+0x20>
 801b278:	4b3d      	ldr	r3, [pc, #244]	; (801b370 <etharp_input+0x108>)
 801b27a:	f44f 7222 	mov.w	r2, #648	; 0x288
 801b27e:	493d      	ldr	r1, [pc, #244]	; (801b374 <etharp_input+0x10c>)
 801b280:	483d      	ldr	r0, [pc, #244]	; (801b378 <etharp_input+0x110>)
 801b282:	f004 fd6d 	bl	801fd60 <iprintf>
 801b286:	e06f      	b.n	801b368 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801b288:	687b      	ldr	r3, [r7, #4]
 801b28a:	685b      	ldr	r3, [r3, #4]
 801b28c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 801b28e:	693b      	ldr	r3, [r7, #16]
 801b290:	881b      	ldrh	r3, [r3, #0]
 801b292:	b29b      	uxth	r3, r3
 801b294:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801b298:	d10c      	bne.n	801b2b4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b29a:	693b      	ldr	r3, [r7, #16]
 801b29c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 801b29e:	2b06      	cmp	r3, #6
 801b2a0:	d108      	bne.n	801b2b4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b2a2:	693b      	ldr	r3, [r7, #16]
 801b2a4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b2a6:	2b04      	cmp	r3, #4
 801b2a8:	d104      	bne.n	801b2b4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801b2aa:	693b      	ldr	r3, [r7, #16]
 801b2ac:	885b      	ldrh	r3, [r3, #2]
 801b2ae:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b2b0:	2b08      	cmp	r3, #8
 801b2b2:	d003      	beq.n	801b2bc <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801b2b4:	6878      	ldr	r0, [r7, #4]
 801b2b6:	f7f9 fc47 	bl	8014b48 <pbuf_free>
    return;
 801b2ba:	e055      	b.n	801b368 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 801b2bc:	693b      	ldr	r3, [r7, #16]
 801b2be:	330e      	adds	r3, #14
 801b2c0:	681b      	ldr	r3, [r3, #0]
 801b2c2:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 801b2c4:	693b      	ldr	r3, [r7, #16]
 801b2c6:	3318      	adds	r3, #24
 801b2c8:	681b      	ldr	r3, [r3, #0]
 801b2ca:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801b2cc:	683b      	ldr	r3, [r7, #0]
 801b2ce:	3304      	adds	r3, #4
 801b2d0:	681b      	ldr	r3, [r3, #0]
 801b2d2:	2b00      	cmp	r3, #0
 801b2d4:	d102      	bne.n	801b2dc <etharp_input+0x74>
    for_us = 0;
 801b2d6:	2300      	movs	r3, #0
 801b2d8:	75fb      	strb	r3, [r7, #23]
 801b2da:	e009      	b.n	801b2f0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801b2dc:	68ba      	ldr	r2, [r7, #8]
 801b2de:	683b      	ldr	r3, [r7, #0]
 801b2e0:	3304      	adds	r3, #4
 801b2e2:	681b      	ldr	r3, [r3, #0]
 801b2e4:	429a      	cmp	r2, r3
 801b2e6:	bf0c      	ite	eq
 801b2e8:	2301      	moveq	r3, #1
 801b2ea:	2300      	movne	r3, #0
 801b2ec:	b2db      	uxtb	r3, r3
 801b2ee:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801b2f0:	693b      	ldr	r3, [r7, #16]
 801b2f2:	f103 0208 	add.w	r2, r3, #8
 801b2f6:	7dfb      	ldrb	r3, [r7, #23]
 801b2f8:	2b00      	cmp	r3, #0
 801b2fa:	d001      	beq.n	801b300 <etharp_input+0x98>
 801b2fc:	2301      	movs	r3, #1
 801b2fe:	e000      	b.n	801b302 <etharp_input+0x9a>
 801b300:	2302      	movs	r3, #2
 801b302:	f107 010c 	add.w	r1, r7, #12
 801b306:	6838      	ldr	r0, [r7, #0]
 801b308:	f7ff fed8 	bl	801b0bc <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801b30c:	693b      	ldr	r3, [r7, #16]
 801b30e:	88db      	ldrh	r3, [r3, #6]
 801b310:	b29b      	uxth	r3, r3
 801b312:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801b316:	d003      	beq.n	801b320 <etharp_input+0xb8>
 801b318:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801b31c:	d01e      	beq.n	801b35c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 801b31e:	e020      	b.n	801b362 <etharp_input+0xfa>
    if (for_us) {
 801b320:	7dfb      	ldrb	r3, [r7, #23]
 801b322:	2b00      	cmp	r3, #0
 801b324:	d01c      	beq.n	801b360 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801b326:	683b      	ldr	r3, [r7, #0]
 801b328:	f103 0025 	add.w	r0, r3, #37	; 0x25
 801b32c:	693b      	ldr	r3, [r7, #16]
 801b32e:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801b332:	683b      	ldr	r3, [r7, #0]
 801b334:	f103 0525 	add.w	r5, r3, #37	; 0x25
 801b338:	683b      	ldr	r3, [r7, #0]
 801b33a:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 801b33c:	693a      	ldr	r2, [r7, #16]
 801b33e:	3208      	adds	r2, #8
      etharp_raw(netif,
 801b340:	2102      	movs	r1, #2
 801b342:	9103      	str	r1, [sp, #12]
 801b344:	f107 010c 	add.w	r1, r7, #12
 801b348:	9102      	str	r1, [sp, #8]
 801b34a:	9201      	str	r2, [sp, #4]
 801b34c:	9300      	str	r3, [sp, #0]
 801b34e:	462b      	mov	r3, r5
 801b350:	4622      	mov	r2, r4
 801b352:	4601      	mov	r1, r0
 801b354:	6838      	ldr	r0, [r7, #0]
 801b356:	f000 fae3 	bl	801b920 <etharp_raw>
    break;
 801b35a:	e001      	b.n	801b360 <etharp_input+0xf8>
    break;
 801b35c:	bf00      	nop
 801b35e:	e000      	b.n	801b362 <etharp_input+0xfa>
    break;
 801b360:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801b362:	6878      	ldr	r0, [r7, #4]
 801b364:	f7f9 fbf0 	bl	8014b48 <pbuf_free>
}
 801b368:	3718      	adds	r7, #24
 801b36a:	46bd      	mov	sp, r7
 801b36c:	bdb0      	pop	{r4, r5, r7, pc}
 801b36e:	bf00      	nop
 801b370:	080238f4 	.word	0x080238f4
 801b374:	08023a44 	.word	0x08023a44
 801b378:	0802396c 	.word	0x0802396c

0801b37c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 801b37c:	b580      	push	{r7, lr}
 801b37e:	b086      	sub	sp, #24
 801b380:	af02      	add	r7, sp, #8
 801b382:	60f8      	str	r0, [r7, #12]
 801b384:	60b9      	str	r1, [r7, #8]
 801b386:	4613      	mov	r3, r2
 801b388:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801b38a:	79fa      	ldrb	r2, [r7, #7]
 801b38c:	4944      	ldr	r1, [pc, #272]	; (801b4a0 <etharp_output_to_arp_index+0x124>)
 801b38e:	4613      	mov	r3, r2
 801b390:	005b      	lsls	r3, r3, #1
 801b392:	4413      	add	r3, r2
 801b394:	00db      	lsls	r3, r3, #3
 801b396:	440b      	add	r3, r1
 801b398:	3314      	adds	r3, #20
 801b39a:	781b      	ldrb	r3, [r3, #0]
 801b39c:	2b01      	cmp	r3, #1
 801b39e:	d806      	bhi.n	801b3ae <etharp_output_to_arp_index+0x32>
 801b3a0:	4b40      	ldr	r3, [pc, #256]	; (801b4a4 <etharp_output_to_arp_index+0x128>)
 801b3a2:	f240 22ed 	movw	r2, #749	; 0x2ed
 801b3a6:	4940      	ldr	r1, [pc, #256]	; (801b4a8 <etharp_output_to_arp_index+0x12c>)
 801b3a8:	4840      	ldr	r0, [pc, #256]	; (801b4ac <etharp_output_to_arp_index+0x130>)
 801b3aa:	f004 fcd9 	bl	801fd60 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801b3ae:	79fa      	ldrb	r2, [r7, #7]
 801b3b0:	493b      	ldr	r1, [pc, #236]	; (801b4a0 <etharp_output_to_arp_index+0x124>)
 801b3b2:	4613      	mov	r3, r2
 801b3b4:	005b      	lsls	r3, r3, #1
 801b3b6:	4413      	add	r3, r2
 801b3b8:	00db      	lsls	r3, r3, #3
 801b3ba:	440b      	add	r3, r1
 801b3bc:	3314      	adds	r3, #20
 801b3be:	781b      	ldrb	r3, [r3, #0]
 801b3c0:	2b02      	cmp	r3, #2
 801b3c2:	d153      	bne.n	801b46c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801b3c4:	79fa      	ldrb	r2, [r7, #7]
 801b3c6:	4936      	ldr	r1, [pc, #216]	; (801b4a0 <etharp_output_to_arp_index+0x124>)
 801b3c8:	4613      	mov	r3, r2
 801b3ca:	005b      	lsls	r3, r3, #1
 801b3cc:	4413      	add	r3, r2
 801b3ce:	00db      	lsls	r3, r3, #3
 801b3d0:	440b      	add	r3, r1
 801b3d2:	3312      	adds	r3, #18
 801b3d4:	881b      	ldrh	r3, [r3, #0]
 801b3d6:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801b3da:	d919      	bls.n	801b410 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801b3dc:	79fa      	ldrb	r2, [r7, #7]
 801b3de:	4613      	mov	r3, r2
 801b3e0:	005b      	lsls	r3, r3, #1
 801b3e2:	4413      	add	r3, r2
 801b3e4:	00db      	lsls	r3, r3, #3
 801b3e6:	4a2e      	ldr	r2, [pc, #184]	; (801b4a0 <etharp_output_to_arp_index+0x124>)
 801b3e8:	4413      	add	r3, r2
 801b3ea:	3304      	adds	r3, #4
 801b3ec:	4619      	mov	r1, r3
 801b3ee:	68f8      	ldr	r0, [r7, #12]
 801b3f0:	f000 fb44 	bl	801ba7c <etharp_request>
 801b3f4:	4603      	mov	r3, r0
 801b3f6:	2b00      	cmp	r3, #0
 801b3f8:	d138      	bne.n	801b46c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b3fa:	79fa      	ldrb	r2, [r7, #7]
 801b3fc:	4928      	ldr	r1, [pc, #160]	; (801b4a0 <etharp_output_to_arp_index+0x124>)
 801b3fe:	4613      	mov	r3, r2
 801b400:	005b      	lsls	r3, r3, #1
 801b402:	4413      	add	r3, r2
 801b404:	00db      	lsls	r3, r3, #3
 801b406:	440b      	add	r3, r1
 801b408:	3314      	adds	r3, #20
 801b40a:	2203      	movs	r2, #3
 801b40c:	701a      	strb	r2, [r3, #0]
 801b40e:	e02d      	b.n	801b46c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801b410:	79fa      	ldrb	r2, [r7, #7]
 801b412:	4923      	ldr	r1, [pc, #140]	; (801b4a0 <etharp_output_to_arp_index+0x124>)
 801b414:	4613      	mov	r3, r2
 801b416:	005b      	lsls	r3, r3, #1
 801b418:	4413      	add	r3, r2
 801b41a:	00db      	lsls	r3, r3, #3
 801b41c:	440b      	add	r3, r1
 801b41e:	3312      	adds	r3, #18
 801b420:	881b      	ldrh	r3, [r3, #0]
 801b422:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801b426:	d321      	bcc.n	801b46c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801b428:	79fa      	ldrb	r2, [r7, #7]
 801b42a:	4613      	mov	r3, r2
 801b42c:	005b      	lsls	r3, r3, #1
 801b42e:	4413      	add	r3, r2
 801b430:	00db      	lsls	r3, r3, #3
 801b432:	4a1b      	ldr	r2, [pc, #108]	; (801b4a0 <etharp_output_to_arp_index+0x124>)
 801b434:	4413      	add	r3, r2
 801b436:	1d19      	adds	r1, r3, #4
 801b438:	79fa      	ldrb	r2, [r7, #7]
 801b43a:	4613      	mov	r3, r2
 801b43c:	005b      	lsls	r3, r3, #1
 801b43e:	4413      	add	r3, r2
 801b440:	00db      	lsls	r3, r3, #3
 801b442:	3308      	adds	r3, #8
 801b444:	4a16      	ldr	r2, [pc, #88]	; (801b4a0 <etharp_output_to_arp_index+0x124>)
 801b446:	4413      	add	r3, r2
 801b448:	3304      	adds	r3, #4
 801b44a:	461a      	mov	r2, r3
 801b44c:	68f8      	ldr	r0, [r7, #12]
 801b44e:	f000 faf3 	bl	801ba38 <etharp_request_dst>
 801b452:	4603      	mov	r3, r0
 801b454:	2b00      	cmp	r3, #0
 801b456:	d109      	bne.n	801b46c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b458:	79fa      	ldrb	r2, [r7, #7]
 801b45a:	4911      	ldr	r1, [pc, #68]	; (801b4a0 <etharp_output_to_arp_index+0x124>)
 801b45c:	4613      	mov	r3, r2
 801b45e:	005b      	lsls	r3, r3, #1
 801b460:	4413      	add	r3, r2
 801b462:	00db      	lsls	r3, r3, #3
 801b464:	440b      	add	r3, r1
 801b466:	3314      	adds	r3, #20
 801b468:	2203      	movs	r2, #3
 801b46a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801b46c:	68fb      	ldr	r3, [r7, #12]
 801b46e:	f103 0125 	add.w	r1, r3, #37	; 0x25
 801b472:	79fa      	ldrb	r2, [r7, #7]
 801b474:	4613      	mov	r3, r2
 801b476:	005b      	lsls	r3, r3, #1
 801b478:	4413      	add	r3, r2
 801b47a:	00db      	lsls	r3, r3, #3
 801b47c:	3308      	adds	r3, #8
 801b47e:	4a08      	ldr	r2, [pc, #32]	; (801b4a0 <etharp_output_to_arp_index+0x124>)
 801b480:	4413      	add	r3, r2
 801b482:	1d1a      	adds	r2, r3, #4
 801b484:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b488:	9300      	str	r3, [sp, #0]
 801b48a:	4613      	mov	r3, r2
 801b48c:	460a      	mov	r2, r1
 801b48e:	68b9      	ldr	r1, [r7, #8]
 801b490:	68f8      	ldr	r0, [r7, #12]
 801b492:	f001 fdaf 	bl	801cff4 <ethernet_output>
 801b496:	4603      	mov	r3, r0
}
 801b498:	4618      	mov	r0, r3
 801b49a:	3710      	adds	r7, #16
 801b49c:	46bd      	mov	sp, r7
 801b49e:	bd80      	pop	{r7, pc}
 801b4a0:	2000cb58 	.word	0x2000cb58
 801b4a4:	080238f4 	.word	0x080238f4
 801b4a8:	08023a64 	.word	0x08023a64
 801b4ac:	0802396c 	.word	0x0802396c

0801b4b0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801b4b0:	b580      	push	{r7, lr}
 801b4b2:	b08a      	sub	sp, #40	; 0x28
 801b4b4:	af02      	add	r7, sp, #8
 801b4b6:	60f8      	str	r0, [r7, #12]
 801b4b8:	60b9      	str	r1, [r7, #8]
 801b4ba:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801b4bc:	687b      	ldr	r3, [r7, #4]
 801b4be:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b4c0:	68fb      	ldr	r3, [r7, #12]
 801b4c2:	2b00      	cmp	r3, #0
 801b4c4:	d106      	bne.n	801b4d4 <etharp_output+0x24>
 801b4c6:	4b69      	ldr	r3, [pc, #420]	; (801b66c <etharp_output+0x1bc>)
 801b4c8:	f240 321b 	movw	r2, #795	; 0x31b
 801b4cc:	4968      	ldr	r1, [pc, #416]	; (801b670 <etharp_output+0x1c0>)
 801b4ce:	4869      	ldr	r0, [pc, #420]	; (801b674 <etharp_output+0x1c4>)
 801b4d0:	f004 fc46 	bl	801fd60 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801b4d4:	68bb      	ldr	r3, [r7, #8]
 801b4d6:	2b00      	cmp	r3, #0
 801b4d8:	d106      	bne.n	801b4e8 <etharp_output+0x38>
 801b4da:	4b64      	ldr	r3, [pc, #400]	; (801b66c <etharp_output+0x1bc>)
 801b4dc:	f44f 7247 	mov.w	r2, #796	; 0x31c
 801b4e0:	4965      	ldr	r1, [pc, #404]	; (801b678 <etharp_output+0x1c8>)
 801b4e2:	4864      	ldr	r0, [pc, #400]	; (801b674 <etharp_output+0x1c4>)
 801b4e4:	f004 fc3c 	bl	801fd60 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801b4e8:	687b      	ldr	r3, [r7, #4]
 801b4ea:	2b00      	cmp	r3, #0
 801b4ec:	d106      	bne.n	801b4fc <etharp_output+0x4c>
 801b4ee:	4b5f      	ldr	r3, [pc, #380]	; (801b66c <etharp_output+0x1bc>)
 801b4f0:	f240 321d 	movw	r2, #797	; 0x31d
 801b4f4:	4961      	ldr	r1, [pc, #388]	; (801b67c <etharp_output+0x1cc>)
 801b4f6:	485f      	ldr	r0, [pc, #380]	; (801b674 <etharp_output+0x1c4>)
 801b4f8:	f004 fc32 	bl	801fd60 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801b4fc:	687b      	ldr	r3, [r7, #4]
 801b4fe:	681b      	ldr	r3, [r3, #0]
 801b500:	68f9      	ldr	r1, [r7, #12]
 801b502:	4618      	mov	r0, r3
 801b504:	f000 fed4 	bl	801c2b0 <ip4_addr_isbroadcast_u32>
 801b508:	4603      	mov	r3, r0
 801b50a:	2b00      	cmp	r3, #0
 801b50c:	d002      	beq.n	801b514 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801b50e:	4b5c      	ldr	r3, [pc, #368]	; (801b680 <etharp_output+0x1d0>)
 801b510:	61fb      	str	r3, [r7, #28]
 801b512:	e09b      	b.n	801b64c <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801b514:	687b      	ldr	r3, [r7, #4]
 801b516:	681b      	ldr	r3, [r3, #0]
 801b518:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801b51c:	2be0      	cmp	r3, #224	; 0xe0
 801b51e:	d118      	bne.n	801b552 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801b520:	2301      	movs	r3, #1
 801b522:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801b524:	2300      	movs	r3, #0
 801b526:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801b528:	235e      	movs	r3, #94	; 0x5e
 801b52a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801b52c:	687b      	ldr	r3, [r7, #4]
 801b52e:	3301      	adds	r3, #1
 801b530:	781b      	ldrb	r3, [r3, #0]
 801b532:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801b536:	b2db      	uxtb	r3, r3
 801b538:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801b53a:	687b      	ldr	r3, [r7, #4]
 801b53c:	3302      	adds	r3, #2
 801b53e:	781b      	ldrb	r3, [r3, #0]
 801b540:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801b542:	687b      	ldr	r3, [r7, #4]
 801b544:	3303      	adds	r3, #3
 801b546:	781b      	ldrb	r3, [r3, #0]
 801b548:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801b54a:	f107 0310 	add.w	r3, r7, #16
 801b54e:	61fb      	str	r3, [r7, #28]
 801b550:	e07c      	b.n	801b64c <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b552:	687b      	ldr	r3, [r7, #4]
 801b554:	681a      	ldr	r2, [r3, #0]
 801b556:	68fb      	ldr	r3, [r7, #12]
 801b558:	3304      	adds	r3, #4
 801b55a:	681b      	ldr	r3, [r3, #0]
 801b55c:	405a      	eors	r2, r3
 801b55e:	68fb      	ldr	r3, [r7, #12]
 801b560:	3308      	adds	r3, #8
 801b562:	681b      	ldr	r3, [r3, #0]
 801b564:	4013      	ands	r3, r2
 801b566:	2b00      	cmp	r3, #0
 801b568:	d012      	beq.n	801b590 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801b56a:	687b      	ldr	r3, [r7, #4]
 801b56c:	681b      	ldr	r3, [r3, #0]
 801b56e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b570:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801b574:	4293      	cmp	r3, r2
 801b576:	d00b      	beq.n	801b590 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801b578:	68fb      	ldr	r3, [r7, #12]
 801b57a:	330c      	adds	r3, #12
 801b57c:	681b      	ldr	r3, [r3, #0]
 801b57e:	2b00      	cmp	r3, #0
 801b580:	d003      	beq.n	801b58a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801b582:	68fb      	ldr	r3, [r7, #12]
 801b584:	330c      	adds	r3, #12
 801b586:	61bb      	str	r3, [r7, #24]
 801b588:	e002      	b.n	801b590 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801b58a:	f06f 0303 	mvn.w	r3, #3
 801b58e:	e069      	b.n	801b664 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b590:	4b3c      	ldr	r3, [pc, #240]	; (801b684 <etharp_output+0x1d4>)
 801b592:	781b      	ldrb	r3, [r3, #0]
 801b594:	4619      	mov	r1, r3
 801b596:	4a3c      	ldr	r2, [pc, #240]	; (801b688 <etharp_output+0x1d8>)
 801b598:	460b      	mov	r3, r1
 801b59a:	005b      	lsls	r3, r3, #1
 801b59c:	440b      	add	r3, r1
 801b59e:	00db      	lsls	r3, r3, #3
 801b5a0:	4413      	add	r3, r2
 801b5a2:	3314      	adds	r3, #20
 801b5a4:	781b      	ldrb	r3, [r3, #0]
 801b5a6:	2b01      	cmp	r3, #1
 801b5a8:	d917      	bls.n	801b5da <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801b5aa:	69bb      	ldr	r3, [r7, #24]
 801b5ac:	681a      	ldr	r2, [r3, #0]
 801b5ae:	4b35      	ldr	r3, [pc, #212]	; (801b684 <etharp_output+0x1d4>)
 801b5b0:	781b      	ldrb	r3, [r3, #0]
 801b5b2:	4618      	mov	r0, r3
 801b5b4:	4934      	ldr	r1, [pc, #208]	; (801b688 <etharp_output+0x1d8>)
 801b5b6:	4603      	mov	r3, r0
 801b5b8:	005b      	lsls	r3, r3, #1
 801b5ba:	4403      	add	r3, r0
 801b5bc:	00db      	lsls	r3, r3, #3
 801b5be:	440b      	add	r3, r1
 801b5c0:	3304      	adds	r3, #4
 801b5c2:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b5c4:	429a      	cmp	r2, r3
 801b5c6:	d108      	bne.n	801b5da <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801b5c8:	4b2e      	ldr	r3, [pc, #184]	; (801b684 <etharp_output+0x1d4>)
 801b5ca:	781b      	ldrb	r3, [r3, #0]
 801b5cc:	461a      	mov	r2, r3
 801b5ce:	68b9      	ldr	r1, [r7, #8]
 801b5d0:	68f8      	ldr	r0, [r7, #12]
 801b5d2:	f7ff fed3 	bl	801b37c <etharp_output_to_arp_index>
 801b5d6:	4603      	mov	r3, r0
 801b5d8:	e044      	b.n	801b664 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b5da:	2300      	movs	r3, #0
 801b5dc:	75fb      	strb	r3, [r7, #23]
 801b5de:	e02a      	b.n	801b636 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b5e0:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801b5e4:	4928      	ldr	r1, [pc, #160]	; (801b688 <etharp_output+0x1d8>)
 801b5e6:	4613      	mov	r3, r2
 801b5e8:	005b      	lsls	r3, r3, #1
 801b5ea:	4413      	add	r3, r2
 801b5ec:	00db      	lsls	r3, r3, #3
 801b5ee:	440b      	add	r3, r1
 801b5f0:	3314      	adds	r3, #20
 801b5f2:	781b      	ldrb	r3, [r3, #0]
 801b5f4:	2b01      	cmp	r3, #1
 801b5f6:	d918      	bls.n	801b62a <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801b5f8:	69bb      	ldr	r3, [r7, #24]
 801b5fa:	6819      	ldr	r1, [r3, #0]
 801b5fc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801b600:	4821      	ldr	r0, [pc, #132]	; (801b688 <etharp_output+0x1d8>)
 801b602:	4613      	mov	r3, r2
 801b604:	005b      	lsls	r3, r3, #1
 801b606:	4413      	add	r3, r2
 801b608:	00db      	lsls	r3, r3, #3
 801b60a:	4403      	add	r3, r0
 801b60c:	3304      	adds	r3, #4
 801b60e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b610:	4299      	cmp	r1, r3
 801b612:	d10a      	bne.n	801b62a <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 801b614:	7dfa      	ldrb	r2, [r7, #23]
 801b616:	4b1b      	ldr	r3, [pc, #108]	; (801b684 <etharp_output+0x1d4>)
 801b618:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801b61a:	7dfb      	ldrb	r3, [r7, #23]
 801b61c:	461a      	mov	r2, r3
 801b61e:	68b9      	ldr	r1, [r7, #8]
 801b620:	68f8      	ldr	r0, [r7, #12]
 801b622:	f7ff feab 	bl	801b37c <etharp_output_to_arp_index>
 801b626:	4603      	mov	r3, r0
 801b628:	e01c      	b.n	801b664 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b62a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801b62e:	b2db      	uxtb	r3, r3
 801b630:	3301      	adds	r3, #1
 801b632:	b2db      	uxtb	r3, r3
 801b634:	75fb      	strb	r3, [r7, #23]
 801b636:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801b63a:	2b09      	cmp	r3, #9
 801b63c:	ddd0      	ble.n	801b5e0 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801b63e:	68ba      	ldr	r2, [r7, #8]
 801b640:	69b9      	ldr	r1, [r7, #24]
 801b642:	68f8      	ldr	r0, [r7, #12]
 801b644:	f000 f822 	bl	801b68c <etharp_query>
 801b648:	4603      	mov	r3, r0
 801b64a:	e00b      	b.n	801b664 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 801b64c:	68fb      	ldr	r3, [r7, #12]
 801b64e:	f103 0225 	add.w	r2, r3, #37	; 0x25
 801b652:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b656:	9300      	str	r3, [sp, #0]
 801b658:	69fb      	ldr	r3, [r7, #28]
 801b65a:	68b9      	ldr	r1, [r7, #8]
 801b65c:	68f8      	ldr	r0, [r7, #12]
 801b65e:	f001 fcc9 	bl	801cff4 <ethernet_output>
 801b662:	4603      	mov	r3, r0
}
 801b664:	4618      	mov	r0, r3
 801b666:	3720      	adds	r7, #32
 801b668:	46bd      	mov	sp, r7
 801b66a:	bd80      	pop	{r7, pc}
 801b66c:	080238f4 	.word	0x080238f4
 801b670:	08023a44 	.word	0x08023a44
 801b674:	0802396c 	.word	0x0802396c
 801b678:	08023a94 	.word	0x08023a94
 801b67c:	08023a34 	.word	0x08023a34
 801b680:	080241c4 	.word	0x080241c4
 801b684:	2000cc48 	.word	0x2000cc48
 801b688:	2000cb58 	.word	0x2000cb58

0801b68c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801b68c:	b580      	push	{r7, lr}
 801b68e:	b08c      	sub	sp, #48	; 0x30
 801b690:	af02      	add	r7, sp, #8
 801b692:	60f8      	str	r0, [r7, #12]
 801b694:	60b9      	str	r1, [r7, #8]
 801b696:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 801b698:	68fb      	ldr	r3, [r7, #12]
 801b69a:	3325      	adds	r3, #37	; 0x25
 801b69c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801b69e:	23ff      	movs	r3, #255	; 0xff
 801b6a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801b6a4:	2300      	movs	r3, #0
 801b6a6:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b6a8:	68bb      	ldr	r3, [r7, #8]
 801b6aa:	681b      	ldr	r3, [r3, #0]
 801b6ac:	68f9      	ldr	r1, [r7, #12]
 801b6ae:	4618      	mov	r0, r3
 801b6b0:	f000 fdfe 	bl	801c2b0 <ip4_addr_isbroadcast_u32>
 801b6b4:	4603      	mov	r3, r0
 801b6b6:	2b00      	cmp	r3, #0
 801b6b8:	d10c      	bne.n	801b6d4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b6ba:	68bb      	ldr	r3, [r7, #8]
 801b6bc:	681b      	ldr	r3, [r3, #0]
 801b6be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b6c2:	2be0      	cmp	r3, #224	; 0xe0
 801b6c4:	d006      	beq.n	801b6d4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b6c6:	68bb      	ldr	r3, [r7, #8]
 801b6c8:	2b00      	cmp	r3, #0
 801b6ca:	d003      	beq.n	801b6d4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801b6cc:	68bb      	ldr	r3, [r7, #8]
 801b6ce:	681b      	ldr	r3, [r3, #0]
 801b6d0:	2b00      	cmp	r3, #0
 801b6d2:	d102      	bne.n	801b6da <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b6d4:	f06f 030f 	mvn.w	r3, #15
 801b6d8:	e10f      	b.n	801b8fa <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801b6da:	68fa      	ldr	r2, [r7, #12]
 801b6dc:	2101      	movs	r1, #1
 801b6de:	68b8      	ldr	r0, [r7, #8]
 801b6e0:	f7ff fba2 	bl	801ae28 <etharp_find_entry>
 801b6e4:	4603      	mov	r3, r0
 801b6e6:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 801b6e8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801b6ec:	2b00      	cmp	r3, #0
 801b6ee:	da02      	bge.n	801b6f6 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 801b6f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801b6f4:	e101      	b.n	801b8fa <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801b6f6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801b6fa:	4982      	ldr	r1, [pc, #520]	; (801b904 <etharp_query+0x278>)
 801b6fc:	4613      	mov	r3, r2
 801b6fe:	005b      	lsls	r3, r3, #1
 801b700:	4413      	add	r3, r2
 801b702:	00db      	lsls	r3, r3, #3
 801b704:	440b      	add	r3, r1
 801b706:	3314      	adds	r3, #20
 801b708:	781b      	ldrb	r3, [r3, #0]
 801b70a:	2b00      	cmp	r3, #0
 801b70c:	d117      	bne.n	801b73e <etharp_query+0xb2>
    is_new_entry = 1;
 801b70e:	2301      	movs	r3, #1
 801b710:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801b712:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801b716:	497b      	ldr	r1, [pc, #492]	; (801b904 <etharp_query+0x278>)
 801b718:	4613      	mov	r3, r2
 801b71a:	005b      	lsls	r3, r3, #1
 801b71c:	4413      	add	r3, r2
 801b71e:	00db      	lsls	r3, r3, #3
 801b720:	440b      	add	r3, r1
 801b722:	3314      	adds	r3, #20
 801b724:	2201      	movs	r2, #1
 801b726:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801b728:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801b72c:	4975      	ldr	r1, [pc, #468]	; (801b904 <etharp_query+0x278>)
 801b72e:	4613      	mov	r3, r2
 801b730:	005b      	lsls	r3, r3, #1
 801b732:	4413      	add	r3, r2
 801b734:	00db      	lsls	r3, r3, #3
 801b736:	440b      	add	r3, r1
 801b738:	3308      	adds	r3, #8
 801b73a:	68fa      	ldr	r2, [r7, #12]
 801b73c:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801b73e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801b742:	4970      	ldr	r1, [pc, #448]	; (801b904 <etharp_query+0x278>)
 801b744:	4613      	mov	r3, r2
 801b746:	005b      	lsls	r3, r3, #1
 801b748:	4413      	add	r3, r2
 801b74a:	00db      	lsls	r3, r3, #3
 801b74c:	440b      	add	r3, r1
 801b74e:	3314      	adds	r3, #20
 801b750:	781b      	ldrb	r3, [r3, #0]
 801b752:	2b01      	cmp	r3, #1
 801b754:	d012      	beq.n	801b77c <etharp_query+0xf0>
 801b756:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801b75a:	496a      	ldr	r1, [pc, #424]	; (801b904 <etharp_query+0x278>)
 801b75c:	4613      	mov	r3, r2
 801b75e:	005b      	lsls	r3, r3, #1
 801b760:	4413      	add	r3, r2
 801b762:	00db      	lsls	r3, r3, #3
 801b764:	440b      	add	r3, r1
 801b766:	3314      	adds	r3, #20
 801b768:	781b      	ldrb	r3, [r3, #0]
 801b76a:	2b01      	cmp	r3, #1
 801b76c:	d806      	bhi.n	801b77c <etharp_query+0xf0>
 801b76e:	4b66      	ldr	r3, [pc, #408]	; (801b908 <etharp_query+0x27c>)
 801b770:	f240 32c9 	movw	r2, #969	; 0x3c9
 801b774:	4965      	ldr	r1, [pc, #404]	; (801b90c <etharp_query+0x280>)
 801b776:	4866      	ldr	r0, [pc, #408]	; (801b910 <etharp_query+0x284>)
 801b778:	f004 faf2 	bl	801fd60 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801b77c:	6a3b      	ldr	r3, [r7, #32]
 801b77e:	2b00      	cmp	r3, #0
 801b780:	d102      	bne.n	801b788 <etharp_query+0xfc>
 801b782:	687b      	ldr	r3, [r7, #4]
 801b784:	2b00      	cmp	r3, #0
 801b786:	d10c      	bne.n	801b7a2 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801b788:	68b9      	ldr	r1, [r7, #8]
 801b78a:	68f8      	ldr	r0, [r7, #12]
 801b78c:	f000 f976 	bl	801ba7c <etharp_request>
 801b790:	4603      	mov	r3, r0
 801b792:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801b796:	687b      	ldr	r3, [r7, #4]
 801b798:	2b00      	cmp	r3, #0
 801b79a:	d102      	bne.n	801b7a2 <etharp_query+0x116>
      return result;
 801b79c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b7a0:	e0ab      	b.n	801b8fa <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801b7a2:	687b      	ldr	r3, [r7, #4]
 801b7a4:	2b00      	cmp	r3, #0
 801b7a6:	d106      	bne.n	801b7b6 <etharp_query+0x12a>
 801b7a8:	4b57      	ldr	r3, [pc, #348]	; (801b908 <etharp_query+0x27c>)
 801b7aa:	f240 32db 	movw	r2, #987	; 0x3db
 801b7ae:	4959      	ldr	r1, [pc, #356]	; (801b914 <etharp_query+0x288>)
 801b7b0:	4857      	ldr	r0, [pc, #348]	; (801b910 <etharp_query+0x284>)
 801b7b2:	f004 fad5 	bl	801fd60 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801b7b6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801b7ba:	4952      	ldr	r1, [pc, #328]	; (801b904 <etharp_query+0x278>)
 801b7bc:	4613      	mov	r3, r2
 801b7be:	005b      	lsls	r3, r3, #1
 801b7c0:	4413      	add	r3, r2
 801b7c2:	00db      	lsls	r3, r3, #3
 801b7c4:	440b      	add	r3, r1
 801b7c6:	3314      	adds	r3, #20
 801b7c8:	781b      	ldrb	r3, [r3, #0]
 801b7ca:	2b01      	cmp	r3, #1
 801b7cc:	d919      	bls.n	801b802 <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 801b7ce:	7cfa      	ldrb	r2, [r7, #19]
 801b7d0:	4b51      	ldr	r3, [pc, #324]	; (801b918 <etharp_query+0x28c>)
 801b7d2:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801b7d4:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801b7d8:	4613      	mov	r3, r2
 801b7da:	005b      	lsls	r3, r3, #1
 801b7dc:	4413      	add	r3, r2
 801b7de:	00db      	lsls	r3, r3, #3
 801b7e0:	3308      	adds	r3, #8
 801b7e2:	4a48      	ldr	r2, [pc, #288]	; (801b904 <etharp_query+0x278>)
 801b7e4:	4413      	add	r3, r2
 801b7e6:	1d1a      	adds	r2, r3, #4
 801b7e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b7ec:	9300      	str	r3, [sp, #0]
 801b7ee:	4613      	mov	r3, r2
 801b7f0:	697a      	ldr	r2, [r7, #20]
 801b7f2:	6879      	ldr	r1, [r7, #4]
 801b7f4:	68f8      	ldr	r0, [r7, #12]
 801b7f6:	f001 fbfd 	bl	801cff4 <ethernet_output>
 801b7fa:	4603      	mov	r3, r0
 801b7fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b800:	e079      	b.n	801b8f6 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b802:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801b806:	493f      	ldr	r1, [pc, #252]	; (801b904 <etharp_query+0x278>)
 801b808:	4613      	mov	r3, r2
 801b80a:	005b      	lsls	r3, r3, #1
 801b80c:	4413      	add	r3, r2
 801b80e:	00db      	lsls	r3, r3, #3
 801b810:	440b      	add	r3, r1
 801b812:	3314      	adds	r3, #20
 801b814:	781b      	ldrb	r3, [r3, #0]
 801b816:	2b01      	cmp	r3, #1
 801b818:	d16d      	bne.n	801b8f6 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801b81a:	2300      	movs	r3, #0
 801b81c:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 801b81e:	687b      	ldr	r3, [r7, #4]
 801b820:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b822:	e01a      	b.n	801b85a <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801b824:	69fb      	ldr	r3, [r7, #28]
 801b826:	895a      	ldrh	r2, [r3, #10]
 801b828:	69fb      	ldr	r3, [r7, #28]
 801b82a:	891b      	ldrh	r3, [r3, #8]
 801b82c:	429a      	cmp	r2, r3
 801b82e:	d10a      	bne.n	801b846 <etharp_query+0x1ba>
 801b830:	69fb      	ldr	r3, [r7, #28]
 801b832:	681b      	ldr	r3, [r3, #0]
 801b834:	2b00      	cmp	r3, #0
 801b836:	d006      	beq.n	801b846 <etharp_query+0x1ba>
 801b838:	4b33      	ldr	r3, [pc, #204]	; (801b908 <etharp_query+0x27c>)
 801b83a:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 801b83e:	4937      	ldr	r1, [pc, #220]	; (801b91c <etharp_query+0x290>)
 801b840:	4833      	ldr	r0, [pc, #204]	; (801b910 <etharp_query+0x284>)
 801b842:	f004 fa8d 	bl	801fd60 <iprintf>
      if (p->type != PBUF_ROM) {
 801b846:	69fb      	ldr	r3, [r7, #28]
 801b848:	7b1b      	ldrb	r3, [r3, #12]
 801b84a:	2b01      	cmp	r3, #1
 801b84c:	d002      	beq.n	801b854 <etharp_query+0x1c8>
        copy_needed = 1;
 801b84e:	2301      	movs	r3, #1
 801b850:	61bb      	str	r3, [r7, #24]
        break;
 801b852:	e005      	b.n	801b860 <etharp_query+0x1d4>
      }
      p = p->next;
 801b854:	69fb      	ldr	r3, [r7, #28]
 801b856:	681b      	ldr	r3, [r3, #0]
 801b858:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b85a:	69fb      	ldr	r3, [r7, #28]
 801b85c:	2b00      	cmp	r3, #0
 801b85e:	d1e1      	bne.n	801b824 <etharp_query+0x198>
    }
    if (copy_needed) {
 801b860:	69bb      	ldr	r3, [r7, #24]
 801b862:	2b00      	cmp	r3, #0
 801b864:	d017      	beq.n	801b896 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 801b866:	69fb      	ldr	r3, [r7, #28]
 801b868:	891b      	ldrh	r3, [r3, #8]
 801b86a:	2200      	movs	r2, #0
 801b86c:	4619      	mov	r1, r3
 801b86e:	2002      	movs	r0, #2
 801b870:	f7f8 fdf8 	bl	8014464 <pbuf_alloc>
 801b874:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 801b876:	69fb      	ldr	r3, [r7, #28]
 801b878:	2b00      	cmp	r3, #0
 801b87a:	d011      	beq.n	801b8a0 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 801b87c:	6879      	ldr	r1, [r7, #4]
 801b87e:	69f8      	ldr	r0, [r7, #28]
 801b880:	f7f9 fa92 	bl	8014da8 <pbuf_copy>
 801b884:	4603      	mov	r3, r0
 801b886:	2b00      	cmp	r3, #0
 801b888:	d00a      	beq.n	801b8a0 <etharp_query+0x214>
          pbuf_free(p);
 801b88a:	69f8      	ldr	r0, [r7, #28]
 801b88c:	f7f9 f95c 	bl	8014b48 <pbuf_free>
          p = NULL;
 801b890:	2300      	movs	r3, #0
 801b892:	61fb      	str	r3, [r7, #28]
 801b894:	e004      	b.n	801b8a0 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801b896:	687b      	ldr	r3, [r7, #4]
 801b898:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801b89a:	69f8      	ldr	r0, [r7, #28]
 801b89c:	f7f9 fa06 	bl	8014cac <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801b8a0:	69fb      	ldr	r3, [r7, #28]
 801b8a2:	2b00      	cmp	r3, #0
 801b8a4:	d024      	beq.n	801b8f0 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801b8a6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801b8aa:	4916      	ldr	r1, [pc, #88]	; (801b904 <etharp_query+0x278>)
 801b8ac:	4613      	mov	r3, r2
 801b8ae:	005b      	lsls	r3, r3, #1
 801b8b0:	4413      	add	r3, r2
 801b8b2:	00db      	lsls	r3, r3, #3
 801b8b4:	440b      	add	r3, r1
 801b8b6:	681b      	ldr	r3, [r3, #0]
 801b8b8:	2b00      	cmp	r3, #0
 801b8ba:	d00b      	beq.n	801b8d4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 801b8bc:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801b8c0:	4910      	ldr	r1, [pc, #64]	; (801b904 <etharp_query+0x278>)
 801b8c2:	4613      	mov	r3, r2
 801b8c4:	005b      	lsls	r3, r3, #1
 801b8c6:	4413      	add	r3, r2
 801b8c8:	00db      	lsls	r3, r3, #3
 801b8ca:	440b      	add	r3, r1
 801b8cc:	681b      	ldr	r3, [r3, #0]
 801b8ce:	4618      	mov	r0, r3
 801b8d0:	f7f9 f93a 	bl	8014b48 <pbuf_free>
      }
      arp_table[i].q = p;
 801b8d4:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801b8d8:	490a      	ldr	r1, [pc, #40]	; (801b904 <etharp_query+0x278>)
 801b8da:	4613      	mov	r3, r2
 801b8dc:	005b      	lsls	r3, r3, #1
 801b8de:	4413      	add	r3, r2
 801b8e0:	00db      	lsls	r3, r3, #3
 801b8e2:	440b      	add	r3, r1
 801b8e4:	69fa      	ldr	r2, [r7, #28]
 801b8e6:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801b8e8:	2300      	movs	r3, #0
 801b8ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b8ee:	e002      	b.n	801b8f6 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801b8f0:	23ff      	movs	r3, #255	; 0xff
 801b8f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801b8f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801b8fa:	4618      	mov	r0, r3
 801b8fc:	3728      	adds	r7, #40	; 0x28
 801b8fe:	46bd      	mov	sp, r7
 801b900:	bd80      	pop	{r7, pc}
 801b902:	bf00      	nop
 801b904:	2000cb58 	.word	0x2000cb58
 801b908:	080238f4 	.word	0x080238f4
 801b90c:	08023aa0 	.word	0x08023aa0
 801b910:	0802396c 	.word	0x0802396c
 801b914:	08023a94 	.word	0x08023a94
 801b918:	2000cc48 	.word	0x2000cc48
 801b91c:	08023ac8 	.word	0x08023ac8

0801b920 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801b920:	b580      	push	{r7, lr}
 801b922:	b08a      	sub	sp, #40	; 0x28
 801b924:	af02      	add	r7, sp, #8
 801b926:	60f8      	str	r0, [r7, #12]
 801b928:	60b9      	str	r1, [r7, #8]
 801b92a:	607a      	str	r2, [r7, #4]
 801b92c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801b92e:	2300      	movs	r3, #0
 801b930:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b932:	68fb      	ldr	r3, [r7, #12]
 801b934:	2b00      	cmp	r3, #0
 801b936:	d106      	bne.n	801b946 <etharp_raw+0x26>
 801b938:	4b3a      	ldr	r3, [pc, #232]	; (801ba24 <etharp_raw+0x104>)
 801b93a:	f44f 628b 	mov.w	r2, #1112	; 0x458
 801b93e:	493a      	ldr	r1, [pc, #232]	; (801ba28 <etharp_raw+0x108>)
 801b940:	483a      	ldr	r0, [pc, #232]	; (801ba2c <etharp_raw+0x10c>)
 801b942:	f004 fa0d 	bl	801fd60 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801b946:	2200      	movs	r2, #0
 801b948:	211c      	movs	r1, #28
 801b94a:	2002      	movs	r0, #2
 801b94c:	f7f8 fd8a 	bl	8014464 <pbuf_alloc>
 801b950:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801b952:	69bb      	ldr	r3, [r7, #24]
 801b954:	2b00      	cmp	r3, #0
 801b956:	d102      	bne.n	801b95e <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801b958:	f04f 33ff 	mov.w	r3, #4294967295
 801b95c:	e05d      	b.n	801ba1a <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801b95e:	69bb      	ldr	r3, [r7, #24]
 801b960:	895b      	ldrh	r3, [r3, #10]
 801b962:	2b1b      	cmp	r3, #27
 801b964:	d806      	bhi.n	801b974 <etharp_raw+0x54>
 801b966:	4b2f      	ldr	r3, [pc, #188]	; (801ba24 <etharp_raw+0x104>)
 801b968:	f240 4264 	movw	r2, #1124	; 0x464
 801b96c:	4930      	ldr	r1, [pc, #192]	; (801ba30 <etharp_raw+0x110>)
 801b96e:	482f      	ldr	r0, [pc, #188]	; (801ba2c <etharp_raw+0x10c>)
 801b970:	f004 f9f6 	bl	801fd60 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801b974:	69bb      	ldr	r3, [r7, #24]
 801b976:	685b      	ldr	r3, [r3, #4]
 801b978:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801b97a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801b97c:	4618      	mov	r0, r3
 801b97e:	f7f7 ff49 	bl	8013814 <lwip_htons>
 801b982:	4603      	mov	r3, r0
 801b984:	461a      	mov	r2, r3
 801b986:	697b      	ldr	r3, [r7, #20]
 801b988:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801b98a:	68fb      	ldr	r3, [r7, #12]
 801b98c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801b990:	2b06      	cmp	r3, #6
 801b992:	d006      	beq.n	801b9a2 <etharp_raw+0x82>
 801b994:	4b23      	ldr	r3, [pc, #140]	; (801ba24 <etharp_raw+0x104>)
 801b996:	f240 426b 	movw	r2, #1131	; 0x46b
 801b99a:	4926      	ldr	r1, [pc, #152]	; (801ba34 <etharp_raw+0x114>)
 801b99c:	4823      	ldr	r0, [pc, #140]	; (801ba2c <etharp_raw+0x10c>)
 801b99e:	f004 f9df 	bl	801fd60 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 801b9a2:	697b      	ldr	r3, [r7, #20]
 801b9a4:	3308      	adds	r3, #8
 801b9a6:	2206      	movs	r2, #6
 801b9a8:	6839      	ldr	r1, [r7, #0]
 801b9aa:	4618      	mov	r0, r3
 801b9ac:	f004 f91d 	bl	801fbea <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 801b9b0:	697b      	ldr	r3, [r7, #20]
 801b9b2:	3312      	adds	r3, #18
 801b9b4:	2206      	movs	r2, #6
 801b9b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801b9b8:	4618      	mov	r0, r3
 801b9ba:	f004 f916 	bl	801fbea <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 801b9be:	697b      	ldr	r3, [r7, #20]
 801b9c0:	330e      	adds	r3, #14
 801b9c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b9c4:	6812      	ldr	r2, [r2, #0]
 801b9c6:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 801b9c8:	697b      	ldr	r3, [r7, #20]
 801b9ca:	3318      	adds	r3, #24
 801b9cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b9ce:	6812      	ldr	r2, [r2, #0]
 801b9d0:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 801b9d2:	697b      	ldr	r3, [r7, #20]
 801b9d4:	2200      	movs	r2, #0
 801b9d6:	701a      	strb	r2, [r3, #0]
 801b9d8:	2200      	movs	r2, #0
 801b9da:	f042 0201 	orr.w	r2, r2, #1
 801b9de:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801b9e0:	697b      	ldr	r3, [r7, #20]
 801b9e2:	2200      	movs	r2, #0
 801b9e4:	f042 0208 	orr.w	r2, r2, #8
 801b9e8:	709a      	strb	r2, [r3, #2]
 801b9ea:	2200      	movs	r2, #0
 801b9ec:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801b9ee:	697b      	ldr	r3, [r7, #20]
 801b9f0:	2206      	movs	r2, #6
 801b9f2:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801b9f4:	697b      	ldr	r3, [r7, #20]
 801b9f6:	2204      	movs	r2, #4
 801b9f8:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801b9fa:	f640 0306 	movw	r3, #2054	; 0x806
 801b9fe:	9300      	str	r3, [sp, #0]
 801ba00:	687b      	ldr	r3, [r7, #4]
 801ba02:	68ba      	ldr	r2, [r7, #8]
 801ba04:	69b9      	ldr	r1, [r7, #24]
 801ba06:	68f8      	ldr	r0, [r7, #12]
 801ba08:	f001 faf4 	bl	801cff4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801ba0c:	69b8      	ldr	r0, [r7, #24]
 801ba0e:	f7f9 f89b 	bl	8014b48 <pbuf_free>
  p = NULL;
 801ba12:	2300      	movs	r3, #0
 801ba14:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801ba16:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801ba1a:	4618      	mov	r0, r3
 801ba1c:	3720      	adds	r7, #32
 801ba1e:	46bd      	mov	sp, r7
 801ba20:	bd80      	pop	{r7, pc}
 801ba22:	bf00      	nop
 801ba24:	080238f4 	.word	0x080238f4
 801ba28:	08023a44 	.word	0x08023a44
 801ba2c:	0802396c 	.word	0x0802396c
 801ba30:	08023ae4 	.word	0x08023ae4
 801ba34:	08023b18 	.word	0x08023b18

0801ba38 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 801ba38:	b580      	push	{r7, lr}
 801ba3a:	b088      	sub	sp, #32
 801ba3c:	af04      	add	r7, sp, #16
 801ba3e:	60f8      	str	r0, [r7, #12]
 801ba40:	60b9      	str	r1, [r7, #8]
 801ba42:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ba44:	68fb      	ldr	r3, [r7, #12]
 801ba46:	f103 0125 	add.w	r1, r3, #37	; 0x25
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801ba4a:	68fb      	ldr	r3, [r7, #12]
 801ba4c:	f103 0025 	add.w	r0, r3, #37	; 0x25
 801ba50:	68fb      	ldr	r3, [r7, #12]
 801ba52:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ba54:	2201      	movs	r2, #1
 801ba56:	9203      	str	r2, [sp, #12]
 801ba58:	68ba      	ldr	r2, [r7, #8]
 801ba5a:	9202      	str	r2, [sp, #8]
 801ba5c:	4a06      	ldr	r2, [pc, #24]	; (801ba78 <etharp_request_dst+0x40>)
 801ba5e:	9201      	str	r2, [sp, #4]
 801ba60:	9300      	str	r3, [sp, #0]
 801ba62:	4603      	mov	r3, r0
 801ba64:	687a      	ldr	r2, [r7, #4]
 801ba66:	68f8      	ldr	r0, [r7, #12]
 801ba68:	f7ff ff5a 	bl	801b920 <etharp_raw>
 801ba6c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801ba6e:	4618      	mov	r0, r3
 801ba70:	3710      	adds	r7, #16
 801ba72:	46bd      	mov	sp, r7
 801ba74:	bd80      	pop	{r7, pc}
 801ba76:	bf00      	nop
 801ba78:	080241cc 	.word	0x080241cc

0801ba7c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801ba7c:	b580      	push	{r7, lr}
 801ba7e:	b082      	sub	sp, #8
 801ba80:	af00      	add	r7, sp, #0
 801ba82:	6078      	str	r0, [r7, #4]
 801ba84:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801ba86:	4a05      	ldr	r2, [pc, #20]	; (801ba9c <etharp_request+0x20>)
 801ba88:	6839      	ldr	r1, [r7, #0]
 801ba8a:	6878      	ldr	r0, [r7, #4]
 801ba8c:	f7ff ffd4 	bl	801ba38 <etharp_request_dst>
 801ba90:	4603      	mov	r3, r0
}
 801ba92:	4618      	mov	r0, r3
 801ba94:	3708      	adds	r7, #8
 801ba96:	46bd      	mov	sp, r7
 801ba98:	bd80      	pop	{r7, pc}
 801ba9a:	bf00      	nop
 801ba9c:	080241c4 	.word	0x080241c4

0801baa0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801baa0:	b580      	push	{r7, lr}
 801baa2:	b08e      	sub	sp, #56	; 0x38
 801baa4:	af04      	add	r7, sp, #16
 801baa6:	6078      	str	r0, [r7, #4]
 801baa8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801baaa:	4b7a      	ldr	r3, [pc, #488]	; (801bc94 <icmp_input+0x1f4>)
 801baac:	689b      	ldr	r3, [r3, #8]
 801baae:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 801bab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bab2:	781b      	ldrb	r3, [r3, #0]
 801bab4:	b29b      	uxth	r3, r3
 801bab6:	f003 030f 	and.w	r3, r3, #15
 801baba:	b29b      	uxth	r3, r3
 801babc:	009b      	lsls	r3, r3, #2
 801babe:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801bac0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801bac2:	2b13      	cmp	r3, #19
 801bac4:	f240 80d1 	bls.w	801bc6a <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 801bac8:	687b      	ldr	r3, [r7, #4]
 801baca:	895b      	ldrh	r3, [r3, #10]
 801bacc:	2b03      	cmp	r3, #3
 801bace:	f240 80ce 	bls.w	801bc6e <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801bad2:	687b      	ldr	r3, [r7, #4]
 801bad4:	685b      	ldr	r3, [r3, #4]
 801bad6:	781b      	ldrb	r3, [r3, #0]
 801bad8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 801badc:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801bae0:	2b00      	cmp	r3, #0
 801bae2:	f000 80bb 	beq.w	801bc5c <icmp_input+0x1bc>
 801bae6:	2b08      	cmp	r3, #8
 801bae8:	f040 80bb 	bne.w	801bc62 <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 801baec:	4b6a      	ldr	r3, [pc, #424]	; (801bc98 <icmp_input+0x1f8>)
 801baee:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801baf0:	4b68      	ldr	r3, [pc, #416]	; (801bc94 <icmp_input+0x1f4>)
 801baf2:	695b      	ldr	r3, [r3, #20]
 801baf4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801baf8:	2be0      	cmp	r3, #224	; 0xe0
 801bafa:	f000 80bf 	beq.w	801bc7c <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801bafe:	4b65      	ldr	r3, [pc, #404]	; (801bc94 <icmp_input+0x1f4>)
 801bb00:	695a      	ldr	r2, [r3, #20]
 801bb02:	4b64      	ldr	r3, [pc, #400]	; (801bc94 <icmp_input+0x1f4>)
 801bb04:	681b      	ldr	r3, [r3, #0]
 801bb06:	4619      	mov	r1, r3
 801bb08:	4610      	mov	r0, r2
 801bb0a:	f000 fbd1 	bl	801c2b0 <ip4_addr_isbroadcast_u32>
 801bb0e:	4603      	mov	r3, r0
 801bb10:	2b00      	cmp	r3, #0
 801bb12:	f040 80b5 	bne.w	801bc80 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801bb16:	687b      	ldr	r3, [r7, #4]
 801bb18:	891b      	ldrh	r3, [r3, #8]
 801bb1a:	2b07      	cmp	r3, #7
 801bb1c:	f240 80a9 	bls.w	801bc72 <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 801bb20:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801bb22:	330e      	adds	r3, #14
 801bb24:	b29b      	uxth	r3, r3
 801bb26:	b21b      	sxth	r3, r3
 801bb28:	4619      	mov	r1, r3
 801bb2a:	6878      	ldr	r0, [r7, #4]
 801bb2c:	f7f8 ffe8 	bl	8014b00 <pbuf_header>
 801bb30:	4603      	mov	r3, r0
 801bb32:	2b00      	cmp	r3, #0
 801bb34:	d046      	beq.n	801bbc4 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 801bb36:	687b      	ldr	r3, [r7, #4]
 801bb38:	891a      	ldrh	r2, [r3, #8]
 801bb3a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801bb3c:	4413      	add	r3, r2
 801bb3e:	b29b      	uxth	r3, r3
 801bb40:	2200      	movs	r2, #0
 801bb42:	4619      	mov	r1, r3
 801bb44:	2002      	movs	r0, #2
 801bb46:	f7f8 fc8d 	bl	8014464 <pbuf_alloc>
 801bb4a:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 801bb4c:	69bb      	ldr	r3, [r7, #24]
 801bb4e:	2b00      	cmp	r3, #0
 801bb50:	f000 8098 	beq.w	801bc84 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801bb54:	69bb      	ldr	r3, [r7, #24]
 801bb56:	895b      	ldrh	r3, [r3, #10]
 801bb58:	461a      	mov	r2, r3
 801bb5a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801bb5c:	3308      	adds	r3, #8
 801bb5e:	429a      	cmp	r2, r3
 801bb60:	d203      	bcs.n	801bb6a <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 801bb62:	69b8      	ldr	r0, [r7, #24]
 801bb64:	f7f8 fff0 	bl	8014b48 <pbuf_free>
        goto icmperr;
 801bb68:	e08d      	b.n	801bc86 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 801bb6a:	69bb      	ldr	r3, [r7, #24]
 801bb6c:	685b      	ldr	r3, [r3, #4]
 801bb6e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801bb70:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801bb72:	4618      	mov	r0, r3
 801bb74:	f004 f839 	bl	801fbea <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 801bb78:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801bb7a:	425b      	negs	r3, r3
 801bb7c:	b29b      	uxth	r3, r3
 801bb7e:	b21b      	sxth	r3, r3
 801bb80:	4619      	mov	r1, r3
 801bb82:	69b8      	ldr	r0, [r7, #24]
 801bb84:	f7f8 ffbc 	bl	8014b00 <pbuf_header>
 801bb88:	4603      	mov	r3, r0
 801bb8a:	2b00      	cmp	r3, #0
 801bb8c:	d009      	beq.n	801bba2 <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801bb8e:	4b43      	ldr	r3, [pc, #268]	; (801bc9c <icmp_input+0x1fc>)
 801bb90:	22af      	movs	r2, #175	; 0xaf
 801bb92:	4943      	ldr	r1, [pc, #268]	; (801bca0 <icmp_input+0x200>)
 801bb94:	4843      	ldr	r0, [pc, #268]	; (801bca4 <icmp_input+0x204>)
 801bb96:	f004 f8e3 	bl	801fd60 <iprintf>
        pbuf_free(r);
 801bb9a:	69b8      	ldr	r0, [r7, #24]
 801bb9c:	f7f8 ffd4 	bl	8014b48 <pbuf_free>
        goto icmperr;
 801bba0:	e071      	b.n	801bc86 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 801bba2:	6879      	ldr	r1, [r7, #4]
 801bba4:	69b8      	ldr	r0, [r7, #24]
 801bba6:	f7f9 f8ff 	bl	8014da8 <pbuf_copy>
 801bbaa:	4603      	mov	r3, r0
 801bbac:	2b00      	cmp	r3, #0
 801bbae:	d003      	beq.n	801bbb8 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 801bbb0:	69b8      	ldr	r0, [r7, #24]
 801bbb2:	f7f8 ffc9 	bl	8014b48 <pbuf_free>
        goto icmperr;
 801bbb6:	e066      	b.n	801bc86 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 801bbb8:	6878      	ldr	r0, [r7, #4]
 801bbba:	f7f8 ffc5 	bl	8014b48 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 801bbbe:	69bb      	ldr	r3, [r7, #24]
 801bbc0:	607b      	str	r3, [r7, #4]
 801bbc2:	e015      	b.n	801bbf0 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 801bbc4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801bbc6:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 801bbca:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801bbce:	33f2      	adds	r3, #242	; 0xf2
 801bbd0:	b29b      	uxth	r3, r3
 801bbd2:	b21b      	sxth	r3, r3
 801bbd4:	4619      	mov	r1, r3
 801bbd6:	6878      	ldr	r0, [r7, #4]
 801bbd8:	f7f8 ff92 	bl	8014b00 <pbuf_header>
 801bbdc:	4603      	mov	r3, r0
 801bbde:	2b00      	cmp	r3, #0
 801bbe0:	d006      	beq.n	801bbf0 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801bbe2:	4b2e      	ldr	r3, [pc, #184]	; (801bc9c <icmp_input+0x1fc>)
 801bbe4:	22c0      	movs	r2, #192	; 0xc0
 801bbe6:	4930      	ldr	r1, [pc, #192]	; (801bca8 <icmp_input+0x208>)
 801bbe8:	482e      	ldr	r0, [pc, #184]	; (801bca4 <icmp_input+0x204>)
 801bbea:	f004 f8b9 	bl	801fd60 <iprintf>
        goto icmperr;
 801bbee:	e04a      	b.n	801bc86 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 801bbf0:	687b      	ldr	r3, [r7, #4]
 801bbf2:	685b      	ldr	r3, [r3, #4]
 801bbf4:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 801bbf6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801bbfa:	4619      	mov	r1, r3
 801bbfc:	6878      	ldr	r0, [r7, #4]
 801bbfe:	f7f8 ff7f 	bl	8014b00 <pbuf_header>
 801bc02:	4603      	mov	r3, r0
 801bc04:	2b00      	cmp	r3, #0
 801bc06:	d12b      	bne.n	801bc60 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 801bc08:	687b      	ldr	r3, [r7, #4]
 801bc0a:	685b      	ldr	r3, [r3, #4]
 801bc0c:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 801bc0e:	69fb      	ldr	r3, [r7, #28]
 801bc10:	681a      	ldr	r2, [r3, #0]
 801bc12:	693b      	ldr	r3, [r7, #16]
 801bc14:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801bc16:	4b1f      	ldr	r3, [pc, #124]	; (801bc94 <icmp_input+0x1f4>)
 801bc18:	691a      	ldr	r2, [r3, #16]
 801bc1a:	693b      	ldr	r3, [r7, #16]
 801bc1c:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 801bc1e:	697b      	ldr	r3, [r7, #20]
 801bc20:	2200      	movs	r2, #0
 801bc22:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 801bc24:	697b      	ldr	r3, [r7, #20]
 801bc26:	2200      	movs	r2, #0
 801bc28:	709a      	strb	r2, [r3, #2]
 801bc2a:	2200      	movs	r2, #0
 801bc2c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 801bc2e:	693b      	ldr	r3, [r7, #16]
 801bc30:	22ff      	movs	r2, #255	; 0xff
 801bc32:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 801bc34:	693b      	ldr	r3, [r7, #16]
 801bc36:	2200      	movs	r2, #0
 801bc38:	729a      	strb	r2, [r3, #10]
 801bc3a:	2200      	movs	r2, #0
 801bc3c:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801bc3e:	683b      	ldr	r3, [r7, #0]
 801bc40:	9302      	str	r3, [sp, #8]
 801bc42:	2301      	movs	r3, #1
 801bc44:	9301      	str	r3, [sp, #4]
 801bc46:	2300      	movs	r3, #0
 801bc48:	9300      	str	r3, [sp, #0]
 801bc4a:	23ff      	movs	r3, #255	; 0xff
 801bc4c:	2200      	movs	r2, #0
 801bc4e:	69f9      	ldr	r1, [r7, #28]
 801bc50:	6878      	ldr	r0, [r7, #4]
 801bc52:	f000 fa5b 	bl	801c10c <ip4_output_if>
 801bc56:	4603      	mov	r3, r0
 801bc58:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 801bc5a:	e001      	b.n	801bc60 <icmp_input+0x1c0>
    break;
 801bc5c:	bf00      	nop
 801bc5e:	e000      	b.n	801bc62 <icmp_input+0x1c2>
    break;
 801bc60:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801bc62:	6878      	ldr	r0, [r7, #4]
 801bc64:	f7f8 ff70 	bl	8014b48 <pbuf_free>
  return;
 801bc68:	e011      	b.n	801bc8e <icmp_input+0x1ee>
    goto lenerr;
 801bc6a:	bf00      	nop
 801bc6c:	e002      	b.n	801bc74 <icmp_input+0x1d4>
    goto lenerr;
 801bc6e:	bf00      	nop
 801bc70:	e000      	b.n	801bc74 <icmp_input+0x1d4>
      goto lenerr;
 801bc72:	bf00      	nop
lenerr:
  pbuf_free(p);
 801bc74:	6878      	ldr	r0, [r7, #4]
 801bc76:	f7f8 ff67 	bl	8014b48 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801bc7a:	e008      	b.n	801bc8e <icmp_input+0x1ee>
      goto icmperr;
 801bc7c:	bf00      	nop
 801bc7e:	e002      	b.n	801bc86 <icmp_input+0x1e6>
      goto icmperr;
 801bc80:	bf00      	nop
 801bc82:	e000      	b.n	801bc86 <icmp_input+0x1e6>
        goto icmperr;
 801bc84:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801bc86:	6878      	ldr	r0, [r7, #4]
 801bc88:	f7f8 ff5e 	bl	8014b48 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801bc8c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801bc8e:	3728      	adds	r7, #40	; 0x28
 801bc90:	46bd      	mov	sp, r7
 801bc92:	bd80      	pop	{r7, pc}
 801bc94:	20012acc 	.word	0x20012acc
 801bc98:	20012ae0 	.word	0x20012ae0
 801bc9c:	08023b5c 	.word	0x08023b5c
 801bca0:	08023b94 	.word	0x08023b94
 801bca4:	08023bcc 	.word	0x08023bcc
 801bca8:	08023bf4 	.word	0x08023bf4

0801bcac <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801bcac:	b580      	push	{r7, lr}
 801bcae:	b082      	sub	sp, #8
 801bcb0:	af00      	add	r7, sp, #0
 801bcb2:	6078      	str	r0, [r7, #4]
 801bcb4:	460b      	mov	r3, r1
 801bcb6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801bcb8:	78fb      	ldrb	r3, [r7, #3]
 801bcba:	461a      	mov	r2, r3
 801bcbc:	2103      	movs	r1, #3
 801bcbe:	6878      	ldr	r0, [r7, #4]
 801bcc0:	f000 f814 	bl	801bcec <icmp_send_response>
}
 801bcc4:	bf00      	nop
 801bcc6:	3708      	adds	r7, #8
 801bcc8:	46bd      	mov	sp, r7
 801bcca:	bd80      	pop	{r7, pc}

0801bccc <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801bccc:	b580      	push	{r7, lr}
 801bcce:	b082      	sub	sp, #8
 801bcd0:	af00      	add	r7, sp, #0
 801bcd2:	6078      	str	r0, [r7, #4]
 801bcd4:	460b      	mov	r3, r1
 801bcd6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801bcd8:	78fb      	ldrb	r3, [r7, #3]
 801bcda:	461a      	mov	r2, r3
 801bcdc:	210b      	movs	r1, #11
 801bcde:	6878      	ldr	r0, [r7, #4]
 801bce0:	f000 f804 	bl	801bcec <icmp_send_response>
}
 801bce4:	bf00      	nop
 801bce6:	3708      	adds	r7, #8
 801bce8:	46bd      	mov	sp, r7
 801bcea:	bd80      	pop	{r7, pc}

0801bcec <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801bcec:	b580      	push	{r7, lr}
 801bcee:	b08c      	sub	sp, #48	; 0x30
 801bcf0:	af04      	add	r7, sp, #16
 801bcf2:	6078      	str	r0, [r7, #4]
 801bcf4:	460b      	mov	r3, r1
 801bcf6:	70fb      	strb	r3, [r7, #3]
 801bcf8:	4613      	mov	r3, r2
 801bcfa:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801bcfc:	2200      	movs	r2, #0
 801bcfe:	2124      	movs	r1, #36	; 0x24
 801bd00:	2001      	movs	r0, #1
 801bd02:	f7f8 fbaf 	bl	8014464 <pbuf_alloc>
 801bd06:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801bd08:	69fb      	ldr	r3, [r7, #28]
 801bd0a:	2b00      	cmp	r3, #0
 801bd0c:	d04c      	beq.n	801bda8 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801bd0e:	69fb      	ldr	r3, [r7, #28]
 801bd10:	895b      	ldrh	r3, [r3, #10]
 801bd12:	2b23      	cmp	r3, #35	; 0x23
 801bd14:	d806      	bhi.n	801bd24 <icmp_send_response+0x38>
 801bd16:	4b26      	ldr	r3, [pc, #152]	; (801bdb0 <icmp_send_response+0xc4>)
 801bd18:	f44f 72b1 	mov.w	r2, #354	; 0x162
 801bd1c:	4925      	ldr	r1, [pc, #148]	; (801bdb4 <icmp_send_response+0xc8>)
 801bd1e:	4826      	ldr	r0, [pc, #152]	; (801bdb8 <icmp_send_response+0xcc>)
 801bd20:	f004 f81e 	bl	801fd60 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801bd24:	687b      	ldr	r3, [r7, #4]
 801bd26:	685b      	ldr	r3, [r3, #4]
 801bd28:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801bd2a:	69fb      	ldr	r3, [r7, #28]
 801bd2c:	685b      	ldr	r3, [r3, #4]
 801bd2e:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801bd30:	697b      	ldr	r3, [r7, #20]
 801bd32:	78fa      	ldrb	r2, [r7, #3]
 801bd34:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801bd36:	697b      	ldr	r3, [r7, #20]
 801bd38:	78ba      	ldrb	r2, [r7, #2]
 801bd3a:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801bd3c:	697b      	ldr	r3, [r7, #20]
 801bd3e:	2200      	movs	r2, #0
 801bd40:	711a      	strb	r2, [r3, #4]
 801bd42:	2200      	movs	r2, #0
 801bd44:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801bd46:	697b      	ldr	r3, [r7, #20]
 801bd48:	2200      	movs	r2, #0
 801bd4a:	719a      	strb	r2, [r3, #6]
 801bd4c:	2200      	movs	r2, #0
 801bd4e:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801bd50:	69fb      	ldr	r3, [r7, #28]
 801bd52:	685b      	ldr	r3, [r3, #4]
 801bd54:	f103 0008 	add.w	r0, r3, #8
 801bd58:	687b      	ldr	r3, [r7, #4]
 801bd5a:	685b      	ldr	r3, [r3, #4]
 801bd5c:	221c      	movs	r2, #28
 801bd5e:	4619      	mov	r1, r3
 801bd60:	f003 ff43 	bl	801fbea <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801bd64:	69bb      	ldr	r3, [r7, #24]
 801bd66:	68db      	ldr	r3, [r3, #12]
 801bd68:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 801bd6a:	f107 030c 	add.w	r3, r7, #12
 801bd6e:	4618      	mov	r0, r3
 801bd70:	f000 f824 	bl	801bdbc <ip4_route>
 801bd74:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801bd76:	693b      	ldr	r3, [r7, #16]
 801bd78:	2b00      	cmp	r3, #0
 801bd7a:	d011      	beq.n	801bda0 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801bd7c:	697b      	ldr	r3, [r7, #20]
 801bd7e:	2200      	movs	r2, #0
 801bd80:	709a      	strb	r2, [r3, #2]
 801bd82:	2200      	movs	r2, #0
 801bd84:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801bd86:	f107 020c 	add.w	r2, r7, #12
 801bd8a:	693b      	ldr	r3, [r7, #16]
 801bd8c:	9302      	str	r3, [sp, #8]
 801bd8e:	2301      	movs	r3, #1
 801bd90:	9301      	str	r3, [sp, #4]
 801bd92:	2300      	movs	r3, #0
 801bd94:	9300      	str	r3, [sp, #0]
 801bd96:	23ff      	movs	r3, #255	; 0xff
 801bd98:	2100      	movs	r1, #0
 801bd9a:	69f8      	ldr	r0, [r7, #28]
 801bd9c:	f000 f9b6 	bl	801c10c <ip4_output_if>
  }
  pbuf_free(q);
 801bda0:	69f8      	ldr	r0, [r7, #28]
 801bda2:	f7f8 fed1 	bl	8014b48 <pbuf_free>
 801bda6:	e000      	b.n	801bdaa <icmp_send_response+0xbe>
    return;
 801bda8:	bf00      	nop
}
 801bdaa:	3720      	adds	r7, #32
 801bdac:	46bd      	mov	sp, r7
 801bdae:	bd80      	pop	{r7, pc}
 801bdb0:	08023b5c 	.word	0x08023b5c
 801bdb4:	08023c28 	.word	0x08023c28
 801bdb8:	08023bcc 	.word	0x08023bcc

0801bdbc <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801bdbc:	b480      	push	{r7}
 801bdbe:	b085      	sub	sp, #20
 801bdc0:	af00      	add	r7, sp, #0
 801bdc2:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 801bdc4:	4b30      	ldr	r3, [pc, #192]	; (801be88 <ip4_route+0xcc>)
 801bdc6:	681b      	ldr	r3, [r3, #0]
 801bdc8:	60fb      	str	r3, [r7, #12]
 801bdca:	e036      	b.n	801be3a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801bdcc:	68fb      	ldr	r3, [r7, #12]
 801bdce:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801bdd2:	f003 0301 	and.w	r3, r3, #1
 801bdd6:	b2db      	uxtb	r3, r3
 801bdd8:	2b00      	cmp	r3, #0
 801bdda:	d02b      	beq.n	801be34 <ip4_route+0x78>
 801bddc:	68fb      	ldr	r3, [r7, #12]
 801bdde:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801bde2:	089b      	lsrs	r3, r3, #2
 801bde4:	f003 0301 	and.w	r3, r3, #1
 801bde8:	b2db      	uxtb	r3, r3
 801bdea:	2b00      	cmp	r3, #0
 801bdec:	d022      	beq.n	801be34 <ip4_route+0x78>
 801bdee:	68fb      	ldr	r3, [r7, #12]
 801bdf0:	3304      	adds	r3, #4
 801bdf2:	681b      	ldr	r3, [r3, #0]
 801bdf4:	2b00      	cmp	r3, #0
 801bdf6:	d01d      	beq.n	801be34 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801bdf8:	687b      	ldr	r3, [r7, #4]
 801bdfa:	681a      	ldr	r2, [r3, #0]
 801bdfc:	68fb      	ldr	r3, [r7, #12]
 801bdfe:	3304      	adds	r3, #4
 801be00:	681b      	ldr	r3, [r3, #0]
 801be02:	405a      	eors	r2, r3
 801be04:	68fb      	ldr	r3, [r7, #12]
 801be06:	3308      	adds	r3, #8
 801be08:	681b      	ldr	r3, [r3, #0]
 801be0a:	4013      	ands	r3, r2
 801be0c:	2b00      	cmp	r3, #0
 801be0e:	d101      	bne.n	801be14 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801be10:	68fb      	ldr	r3, [r7, #12]
 801be12:	e033      	b.n	801be7c <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801be14:	68fb      	ldr	r3, [r7, #12]
 801be16:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801be1a:	f003 0302 	and.w	r3, r3, #2
 801be1e:	2b00      	cmp	r3, #0
 801be20:	d108      	bne.n	801be34 <ip4_route+0x78>
 801be22:	687b      	ldr	r3, [r7, #4]
 801be24:	681a      	ldr	r2, [r3, #0]
 801be26:	68fb      	ldr	r3, [r7, #12]
 801be28:	330c      	adds	r3, #12
 801be2a:	681b      	ldr	r3, [r3, #0]
 801be2c:	429a      	cmp	r2, r3
 801be2e:	d101      	bne.n	801be34 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801be30:	68fb      	ldr	r3, [r7, #12]
 801be32:	e023      	b.n	801be7c <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 801be34:	68fb      	ldr	r3, [r7, #12]
 801be36:	681b      	ldr	r3, [r3, #0]
 801be38:	60fb      	str	r3, [r7, #12]
 801be3a:	68fb      	ldr	r3, [r7, #12]
 801be3c:	2b00      	cmp	r3, #0
 801be3e:	d1c5      	bne.n	801bdcc <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801be40:	4b12      	ldr	r3, [pc, #72]	; (801be8c <ip4_route+0xd0>)
 801be42:	681b      	ldr	r3, [r3, #0]
 801be44:	2b00      	cmp	r3, #0
 801be46:	d015      	beq.n	801be74 <ip4_route+0xb8>
 801be48:	4b10      	ldr	r3, [pc, #64]	; (801be8c <ip4_route+0xd0>)
 801be4a:	681b      	ldr	r3, [r3, #0]
 801be4c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801be50:	f003 0301 	and.w	r3, r3, #1
 801be54:	2b00      	cmp	r3, #0
 801be56:	d00d      	beq.n	801be74 <ip4_route+0xb8>
 801be58:	4b0c      	ldr	r3, [pc, #48]	; (801be8c <ip4_route+0xd0>)
 801be5a:	681b      	ldr	r3, [r3, #0]
 801be5c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801be60:	f003 0304 	and.w	r3, r3, #4
 801be64:	2b00      	cmp	r3, #0
 801be66:	d005      	beq.n	801be74 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 801be68:	4b08      	ldr	r3, [pc, #32]	; (801be8c <ip4_route+0xd0>)
 801be6a:	681b      	ldr	r3, [r3, #0]
 801be6c:	3304      	adds	r3, #4
 801be6e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801be70:	2b00      	cmp	r3, #0
 801be72:	d101      	bne.n	801be78 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801be74:	2300      	movs	r3, #0
 801be76:	e001      	b.n	801be7c <ip4_route+0xc0>
  }

  return netif_default;
 801be78:	4b04      	ldr	r3, [pc, #16]	; (801be8c <ip4_route+0xd0>)
 801be7a:	681b      	ldr	r3, [r3, #0]
}
 801be7c:	4618      	mov	r0, r3
 801be7e:	3714      	adds	r7, #20
 801be80:	46bd      	mov	sp, r7
 801be82:	f85d 7b04 	ldr.w	r7, [sp], #4
 801be86:	4770      	bx	lr
 801be88:	200161cc 	.word	0x200161cc
 801be8c:	200161d0 	.word	0x200161d0

0801be90 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801be90:	b580      	push	{r7, lr}
 801be92:	b086      	sub	sp, #24
 801be94:	af00      	add	r7, sp, #0
 801be96:	6078      	str	r0, [r7, #4]
 801be98:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801be9a:	687b      	ldr	r3, [r7, #4]
 801be9c:	685b      	ldr	r3, [r3, #4]
 801be9e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801bea0:	697b      	ldr	r3, [r7, #20]
 801bea2:	781b      	ldrb	r3, [r3, #0]
 801bea4:	091b      	lsrs	r3, r3, #4
 801bea6:	b2db      	uxtb	r3, r3
 801bea8:	2b04      	cmp	r3, #4
 801beaa:	d004      	beq.n	801beb6 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801beac:	6878      	ldr	r0, [r7, #4]
 801beae:	f7f8 fe4b 	bl	8014b48 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801beb2:	2300      	movs	r3, #0
 801beb4:	e122      	b.n	801c0fc <ip4_input+0x26c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 801beb6:	697b      	ldr	r3, [r7, #20]
 801beb8:	781b      	ldrb	r3, [r3, #0]
 801beba:	b29b      	uxth	r3, r3
 801bebc:	f003 030f 	and.w	r3, r3, #15
 801bec0:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 801bec2:	897b      	ldrh	r3, [r7, #10]
 801bec4:	009b      	lsls	r3, r3, #2
 801bec6:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801bec8:	697b      	ldr	r3, [r7, #20]
 801beca:	885b      	ldrh	r3, [r3, #2]
 801becc:	b29b      	uxth	r3, r3
 801bece:	4618      	mov	r0, r3
 801bed0:	f7f7 fca0 	bl	8013814 <lwip_htons>
 801bed4:	4603      	mov	r3, r0
 801bed6:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801bed8:	687b      	ldr	r3, [r7, #4]
 801beda:	891b      	ldrh	r3, [r3, #8]
 801bedc:	893a      	ldrh	r2, [r7, #8]
 801bede:	429a      	cmp	r2, r3
 801bee0:	d204      	bcs.n	801beec <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 801bee2:	893b      	ldrh	r3, [r7, #8]
 801bee4:	4619      	mov	r1, r3
 801bee6:	6878      	ldr	r0, [r7, #4]
 801bee8:	f7f8 fcba 	bl	8014860 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801beec:	687b      	ldr	r3, [r7, #4]
 801beee:	895b      	ldrh	r3, [r3, #10]
 801bef0:	897a      	ldrh	r2, [r7, #10]
 801bef2:	429a      	cmp	r2, r3
 801bef4:	d807      	bhi.n	801bf06 <ip4_input+0x76>
 801bef6:	687b      	ldr	r3, [r7, #4]
 801bef8:	891b      	ldrh	r3, [r3, #8]
 801befa:	893a      	ldrh	r2, [r7, #8]
 801befc:	429a      	cmp	r2, r3
 801befe:	d802      	bhi.n	801bf06 <ip4_input+0x76>
 801bf00:	897b      	ldrh	r3, [r7, #10]
 801bf02:	2b13      	cmp	r3, #19
 801bf04:	d804      	bhi.n	801bf10 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801bf06:	6878      	ldr	r0, [r7, #4]
 801bf08:	f7f8 fe1e 	bl	8014b48 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801bf0c:	2300      	movs	r3, #0
 801bf0e:	e0f5      	b.n	801c0fc <ip4_input+0x26c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801bf10:	697b      	ldr	r3, [r7, #20]
 801bf12:	691b      	ldr	r3, [r3, #16]
 801bf14:	4a7b      	ldr	r2, [pc, #492]	; (801c104 <ip4_input+0x274>)
 801bf16:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801bf18:	697b      	ldr	r3, [r7, #20]
 801bf1a:	68db      	ldr	r3, [r3, #12]
 801bf1c:	4a79      	ldr	r2, [pc, #484]	; (801c104 <ip4_input+0x274>)
 801bf1e:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801bf20:	4b78      	ldr	r3, [pc, #480]	; (801c104 <ip4_input+0x274>)
 801bf22:	695b      	ldr	r3, [r3, #20]
 801bf24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801bf28:	2be0      	cmp	r3, #224	; 0xe0
 801bf2a:	d112      	bne.n	801bf52 <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801bf2c:	683b      	ldr	r3, [r7, #0]
 801bf2e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801bf32:	f003 0301 	and.w	r3, r3, #1
 801bf36:	b2db      	uxtb	r3, r3
 801bf38:	2b00      	cmp	r3, #0
 801bf3a:	d007      	beq.n	801bf4c <ip4_input+0xbc>
 801bf3c:	683b      	ldr	r3, [r7, #0]
 801bf3e:	3304      	adds	r3, #4
 801bf40:	681b      	ldr	r3, [r3, #0]
 801bf42:	2b00      	cmp	r3, #0
 801bf44:	d002      	beq.n	801bf4c <ip4_input+0xbc>
      netif = inp;
 801bf46:	683b      	ldr	r3, [r7, #0]
 801bf48:	613b      	str	r3, [r7, #16]
 801bf4a:	e041      	b.n	801bfd0 <ip4_input+0x140>
    } else {
      netif = NULL;
 801bf4c:	2300      	movs	r3, #0
 801bf4e:	613b      	str	r3, [r7, #16]
 801bf50:	e03e      	b.n	801bfd0 <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 801bf52:	2301      	movs	r3, #1
 801bf54:	60fb      	str	r3, [r7, #12]
    netif = inp;
 801bf56:	683b      	ldr	r3, [r7, #0]
 801bf58:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801bf5a:	693b      	ldr	r3, [r7, #16]
 801bf5c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801bf60:	f003 0301 	and.w	r3, r3, #1
 801bf64:	b2db      	uxtb	r3, r3
 801bf66:	2b00      	cmp	r3, #0
 801bf68:	d014      	beq.n	801bf94 <ip4_input+0x104>
 801bf6a:	693b      	ldr	r3, [r7, #16]
 801bf6c:	3304      	adds	r3, #4
 801bf6e:	681b      	ldr	r3, [r3, #0]
 801bf70:	2b00      	cmp	r3, #0
 801bf72:	d00f      	beq.n	801bf94 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bf74:	4b63      	ldr	r3, [pc, #396]	; (801c104 <ip4_input+0x274>)
 801bf76:	695a      	ldr	r2, [r3, #20]
 801bf78:	693b      	ldr	r3, [r7, #16]
 801bf7a:	3304      	adds	r3, #4
 801bf7c:	681b      	ldr	r3, [r3, #0]
 801bf7e:	429a      	cmp	r2, r3
 801bf80:	d026      	beq.n	801bfd0 <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801bf82:	4b60      	ldr	r3, [pc, #384]	; (801c104 <ip4_input+0x274>)
 801bf84:	695b      	ldr	r3, [r3, #20]
 801bf86:	6939      	ldr	r1, [r7, #16]
 801bf88:	4618      	mov	r0, r3
 801bf8a:	f000 f991 	bl	801c2b0 <ip4_addr_isbroadcast_u32>
 801bf8e:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bf90:	2b00      	cmp	r3, #0
 801bf92:	d11d      	bne.n	801bfd0 <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 801bf94:	68fb      	ldr	r3, [r7, #12]
 801bf96:	2b00      	cmp	r3, #0
 801bf98:	d00d      	beq.n	801bfb6 <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 801bf9a:	4b5a      	ldr	r3, [pc, #360]	; (801c104 <ip4_input+0x274>)
 801bf9c:	695b      	ldr	r3, [r3, #20]
 801bf9e:	b2db      	uxtb	r3, r3
 801bfa0:	2b7f      	cmp	r3, #127	; 0x7f
 801bfa2:	d102      	bne.n	801bfaa <ip4_input+0x11a>
          netif = NULL;
 801bfa4:	2300      	movs	r3, #0
 801bfa6:	613b      	str	r3, [r7, #16]
          break;
 801bfa8:	e012      	b.n	801bfd0 <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 801bfaa:	2300      	movs	r3, #0
 801bfac:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 801bfae:	4b56      	ldr	r3, [pc, #344]	; (801c108 <ip4_input+0x278>)
 801bfb0:	681b      	ldr	r3, [r3, #0]
 801bfb2:	613b      	str	r3, [r7, #16]
 801bfb4:	e002      	b.n	801bfbc <ip4_input+0x12c>
      } else {
        netif = netif->next;
 801bfb6:	693b      	ldr	r3, [r7, #16]
 801bfb8:	681b      	ldr	r3, [r3, #0]
 801bfba:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 801bfbc:	693a      	ldr	r2, [r7, #16]
 801bfbe:	683b      	ldr	r3, [r7, #0]
 801bfc0:	429a      	cmp	r2, r3
 801bfc2:	d102      	bne.n	801bfca <ip4_input+0x13a>
        netif = netif->next;
 801bfc4:	693b      	ldr	r3, [r7, #16]
 801bfc6:	681b      	ldr	r3, [r3, #0]
 801bfc8:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 801bfca:	693b      	ldr	r3, [r7, #16]
 801bfcc:	2b00      	cmp	r3, #0
 801bfce:	d1c4      	bne.n	801bf5a <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801bfd0:	4b4c      	ldr	r3, [pc, #304]	; (801c104 <ip4_input+0x274>)
 801bfd2:	691b      	ldr	r3, [r3, #16]
 801bfd4:	6839      	ldr	r1, [r7, #0]
 801bfd6:	4618      	mov	r0, r3
 801bfd8:	f000 f96a 	bl	801c2b0 <ip4_addr_isbroadcast_u32>
 801bfdc:	4603      	mov	r3, r0
 801bfde:	2b00      	cmp	r3, #0
 801bfe0:	d105      	bne.n	801bfee <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801bfe2:	4b48      	ldr	r3, [pc, #288]	; (801c104 <ip4_input+0x274>)
 801bfe4:	691b      	ldr	r3, [r3, #16]
 801bfe6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801bfea:	2be0      	cmp	r3, #224	; 0xe0
 801bfec:	d104      	bne.n	801bff8 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801bfee:	6878      	ldr	r0, [r7, #4]
 801bff0:	f7f8 fdaa 	bl	8014b48 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801bff4:	2300      	movs	r3, #0
 801bff6:	e081      	b.n	801c0fc <ip4_input+0x26c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801bff8:	693b      	ldr	r3, [r7, #16]
 801bffa:	2b00      	cmp	r3, #0
 801bffc:	d104      	bne.n	801c008 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801bffe:	6878      	ldr	r0, [r7, #4]
 801c000:	f7f8 fda2 	bl	8014b48 <pbuf_free>
    return ERR_OK;
 801c004:	2300      	movs	r3, #0
 801c006:	e079      	b.n	801c0fc <ip4_input+0x26c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801c008:	697b      	ldr	r3, [r7, #20]
 801c00a:	88db      	ldrh	r3, [r3, #6]
 801c00c:	b29b      	uxth	r3, r3
 801c00e:	461a      	mov	r2, r3
 801c010:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801c014:	4013      	ands	r3, r2
 801c016:	2b00      	cmp	r3, #0
 801c018:	d00b      	beq.n	801c032 <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801c01a:	6878      	ldr	r0, [r7, #4]
 801c01c:	f000 fc8e 	bl	801c93c <ip4_reass>
 801c020:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801c022:	687b      	ldr	r3, [r7, #4]
 801c024:	2b00      	cmp	r3, #0
 801c026:	d101      	bne.n	801c02c <ip4_input+0x19c>
      return ERR_OK;
 801c028:	2300      	movs	r3, #0
 801c02a:	e067      	b.n	801c0fc <ip4_input+0x26c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801c02c:	687b      	ldr	r3, [r7, #4]
 801c02e:	685b      	ldr	r3, [r3, #4]
 801c030:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801c032:	4a34      	ldr	r2, [pc, #208]	; (801c104 <ip4_input+0x274>)
 801c034:	693b      	ldr	r3, [r7, #16]
 801c036:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801c038:	4a32      	ldr	r2, [pc, #200]	; (801c104 <ip4_input+0x274>)
 801c03a:	683b      	ldr	r3, [r7, #0]
 801c03c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801c03e:	4a31      	ldr	r2, [pc, #196]	; (801c104 <ip4_input+0x274>)
 801c040:	697b      	ldr	r3, [r7, #20]
 801c042:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 801c044:	697b      	ldr	r3, [r7, #20]
 801c046:	781b      	ldrb	r3, [r3, #0]
 801c048:	b29b      	uxth	r3, r3
 801c04a:	f003 030f 	and.w	r3, r3, #15
 801c04e:	b29b      	uxth	r3, r3
 801c050:	009b      	lsls	r3, r3, #2
 801c052:	b29a      	uxth	r2, r3
 801c054:	4b2b      	ldr	r3, [pc, #172]	; (801c104 <ip4_input+0x274>)
 801c056:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 801c058:	897b      	ldrh	r3, [r7, #10]
 801c05a:	425b      	negs	r3, r3
 801c05c:	b29b      	uxth	r3, r3
 801c05e:	b21b      	sxth	r3, r3
 801c060:	4619      	mov	r1, r3
 801c062:	6878      	ldr	r0, [r7, #4]
 801c064:	f7f8 fd4c 	bl	8014b00 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 801c068:	697b      	ldr	r3, [r7, #20]
 801c06a:	7a5b      	ldrb	r3, [r3, #9]
 801c06c:	2b06      	cmp	r3, #6
 801c06e:	d009      	beq.n	801c084 <ip4_input+0x1f4>
 801c070:	2b11      	cmp	r3, #17
 801c072:	d002      	beq.n	801c07a <ip4_input+0x1ea>
 801c074:	2b01      	cmp	r3, #1
 801c076:	d00a      	beq.n	801c08e <ip4_input+0x1fe>
 801c078:	e00e      	b.n	801c098 <ip4_input+0x208>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 801c07a:	6839      	ldr	r1, [r7, #0]
 801c07c:	6878      	ldr	r0, [r7, #4]
 801c07e:	f7fe fc0b 	bl	801a898 <udp_input>
      break;
 801c082:	e028      	b.n	801c0d6 <ip4_input+0x246>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case IP_PROTO_TCP:
      MIB2_STATS_INC(mib2.ipindelivers);
      tcp_input(p, inp);
 801c084:	6839      	ldr	r1, [r7, #0]
 801c086:	6878      	ldr	r0, [r7, #4]
 801c088:	f7fa fc28 	bl	80168dc <tcp_input>
      break;
 801c08c:	e023      	b.n	801c0d6 <ip4_input+0x246>
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 801c08e:	6839      	ldr	r1, [r7, #0]
 801c090:	6878      	ldr	r0, [r7, #4]
 801c092:	f7ff fd05 	bl	801baa0 <icmp_input>
      break;
 801c096:	e01e      	b.n	801c0d6 <ip4_input+0x246>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801c098:	4b1a      	ldr	r3, [pc, #104]	; (801c104 <ip4_input+0x274>)
 801c09a:	695b      	ldr	r3, [r3, #20]
 801c09c:	6939      	ldr	r1, [r7, #16]
 801c09e:	4618      	mov	r0, r3
 801c0a0:	f000 f906 	bl	801c2b0 <ip4_addr_isbroadcast_u32>
 801c0a4:	4603      	mov	r3, r0
 801c0a6:	2b00      	cmp	r3, #0
 801c0a8:	d112      	bne.n	801c0d0 <ip4_input+0x240>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c0aa:	4b16      	ldr	r3, [pc, #88]	; (801c104 <ip4_input+0x274>)
 801c0ac:	695b      	ldr	r3, [r3, #20]
 801c0ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801c0b2:	2be0      	cmp	r3, #224	; 0xe0
 801c0b4:	d00c      	beq.n	801c0d0 <ip4_input+0x240>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 801c0b6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801c0ba:	4619      	mov	r1, r3
 801c0bc:	6878      	ldr	r0, [r7, #4]
 801c0be:	f7f8 fd31 	bl	8014b24 <pbuf_header_force>
        p->payload = iphdr;
 801c0c2:	687b      	ldr	r3, [r7, #4]
 801c0c4:	697a      	ldr	r2, [r7, #20]
 801c0c6:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801c0c8:	2102      	movs	r1, #2
 801c0ca:	6878      	ldr	r0, [r7, #4]
 801c0cc:	f7ff fdee 	bl	801bcac <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 801c0d0:	6878      	ldr	r0, [r7, #4]
 801c0d2:	f7f8 fd39 	bl	8014b48 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801c0d6:	4b0b      	ldr	r3, [pc, #44]	; (801c104 <ip4_input+0x274>)
 801c0d8:	2200      	movs	r2, #0
 801c0da:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801c0dc:	4b09      	ldr	r3, [pc, #36]	; (801c104 <ip4_input+0x274>)
 801c0de:	2200      	movs	r2, #0
 801c0e0:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801c0e2:	4b08      	ldr	r3, [pc, #32]	; (801c104 <ip4_input+0x274>)
 801c0e4:	2200      	movs	r2, #0
 801c0e6:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801c0e8:	4b06      	ldr	r3, [pc, #24]	; (801c104 <ip4_input+0x274>)
 801c0ea:	2200      	movs	r2, #0
 801c0ec:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801c0ee:	4b05      	ldr	r3, [pc, #20]	; (801c104 <ip4_input+0x274>)
 801c0f0:	2200      	movs	r2, #0
 801c0f2:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801c0f4:	4b03      	ldr	r3, [pc, #12]	; (801c104 <ip4_input+0x274>)
 801c0f6:	2200      	movs	r2, #0
 801c0f8:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801c0fa:	2300      	movs	r3, #0
}
 801c0fc:	4618      	mov	r0, r3
 801c0fe:	3718      	adds	r7, #24
 801c100:	46bd      	mov	sp, r7
 801c102:	bd80      	pop	{r7, pc}
 801c104:	20012acc 	.word	0x20012acc
 801c108:	200161cc 	.word	0x200161cc

0801c10c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 801c10c:	b580      	push	{r7, lr}
 801c10e:	b08a      	sub	sp, #40	; 0x28
 801c110:	af04      	add	r7, sp, #16
 801c112:	60f8      	str	r0, [r7, #12]
 801c114:	60b9      	str	r1, [r7, #8]
 801c116:	607a      	str	r2, [r7, #4]
 801c118:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801c11a:	68bb      	ldr	r3, [r7, #8]
 801c11c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801c11e:	687b      	ldr	r3, [r7, #4]
 801c120:	2b00      	cmp	r3, #0
 801c122:	d009      	beq.n	801c138 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801c124:	68bb      	ldr	r3, [r7, #8]
 801c126:	2b00      	cmp	r3, #0
 801c128:	d003      	beq.n	801c132 <ip4_output_if+0x26>
 801c12a:	68bb      	ldr	r3, [r7, #8]
 801c12c:	681b      	ldr	r3, [r3, #0]
 801c12e:	2b00      	cmp	r3, #0
 801c130:	d102      	bne.n	801c138 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801c132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c134:	3304      	adds	r3, #4
 801c136:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801c138:	78fa      	ldrb	r2, [r7, #3]
 801c13a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c13c:	9302      	str	r3, [sp, #8]
 801c13e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801c142:	9301      	str	r3, [sp, #4]
 801c144:	f897 3020 	ldrb.w	r3, [r7, #32]
 801c148:	9300      	str	r3, [sp, #0]
 801c14a:	4613      	mov	r3, r2
 801c14c:	687a      	ldr	r2, [r7, #4]
 801c14e:	6979      	ldr	r1, [r7, #20]
 801c150:	68f8      	ldr	r0, [r7, #12]
 801c152:	f000 f805 	bl	801c160 <ip4_output_if_src>
 801c156:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801c158:	4618      	mov	r0, r3
 801c15a:	3718      	adds	r7, #24
 801c15c:	46bd      	mov	sp, r7
 801c15e:	bd80      	pop	{r7, pc}

0801c160 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 801c160:	b580      	push	{r7, lr}
 801c162:	b088      	sub	sp, #32
 801c164:	af00      	add	r7, sp, #0
 801c166:	60f8      	str	r0, [r7, #12]
 801c168:	60b9      	str	r1, [r7, #8]
 801c16a:	607a      	str	r2, [r7, #4]
 801c16c:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801c16e:	68fb      	ldr	r3, [r7, #12]
 801c170:	89db      	ldrh	r3, [r3, #14]
 801c172:	2b01      	cmp	r3, #1
 801c174:	d006      	beq.n	801c184 <ip4_output_if_src+0x24>
 801c176:	4b48      	ldr	r3, [pc, #288]	; (801c298 <ip4_output_if_src+0x138>)
 801c178:	f240 3233 	movw	r2, #819	; 0x333
 801c17c:	4947      	ldr	r1, [pc, #284]	; (801c29c <ip4_output_if_src+0x13c>)
 801c17e:	4848      	ldr	r0, [pc, #288]	; (801c2a0 <ip4_output_if_src+0x140>)
 801c180:	f003 fdee 	bl	801fd60 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801c184:	687b      	ldr	r3, [r7, #4]
 801c186:	2b00      	cmp	r3, #0
 801c188:	d060      	beq.n	801c24c <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801c18a:	2314      	movs	r3, #20
 801c18c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 801c18e:	2114      	movs	r1, #20
 801c190:	68f8      	ldr	r0, [r7, #12]
 801c192:	f7f8 fcb5 	bl	8014b00 <pbuf_header>
 801c196:	4603      	mov	r3, r0
 801c198:	2b00      	cmp	r3, #0
 801c19a:	d002      	beq.n	801c1a2 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801c19c:	f06f 0301 	mvn.w	r3, #1
 801c1a0:	e075      	b.n	801c28e <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801c1a2:	68fb      	ldr	r3, [r7, #12]
 801c1a4:	685b      	ldr	r3, [r3, #4]
 801c1a6:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801c1a8:	68fb      	ldr	r3, [r7, #12]
 801c1aa:	895b      	ldrh	r3, [r3, #10]
 801c1ac:	2b13      	cmp	r3, #19
 801c1ae:	d806      	bhi.n	801c1be <ip4_output_if_src+0x5e>
 801c1b0:	4b39      	ldr	r3, [pc, #228]	; (801c298 <ip4_output_if_src+0x138>)
 801c1b2:	f240 3261 	movw	r2, #865	; 0x361
 801c1b6:	493b      	ldr	r1, [pc, #236]	; (801c2a4 <ip4_output_if_src+0x144>)
 801c1b8:	4839      	ldr	r0, [pc, #228]	; (801c2a0 <ip4_output_if_src+0x140>)
 801c1ba:	f003 fdd1 	bl	801fd60 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801c1be:	69fb      	ldr	r3, [r7, #28]
 801c1c0:	78fa      	ldrb	r2, [r7, #3]
 801c1c2:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801c1c4:	69fb      	ldr	r3, [r7, #28]
 801c1c6:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801c1ca:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801c1cc:	687b      	ldr	r3, [r7, #4]
 801c1ce:	681a      	ldr	r2, [r3, #0]
 801c1d0:	69fb      	ldr	r3, [r7, #28]
 801c1d2:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801c1d4:	8b7b      	ldrh	r3, [r7, #26]
 801c1d6:	089b      	lsrs	r3, r3, #2
 801c1d8:	b29b      	uxth	r3, r3
 801c1da:	b2db      	uxtb	r3, r3
 801c1dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c1e0:	b2da      	uxtb	r2, r3
 801c1e2:	69fb      	ldr	r3, [r7, #28]
 801c1e4:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801c1e6:	69fb      	ldr	r3, [r7, #28]
 801c1e8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801c1ec:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801c1ee:	68fb      	ldr	r3, [r7, #12]
 801c1f0:	891b      	ldrh	r3, [r3, #8]
 801c1f2:	4618      	mov	r0, r3
 801c1f4:	f7f7 fb0e 	bl	8013814 <lwip_htons>
 801c1f8:	4603      	mov	r3, r0
 801c1fa:	461a      	mov	r2, r3
 801c1fc:	69fb      	ldr	r3, [r7, #28]
 801c1fe:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801c200:	69fb      	ldr	r3, [r7, #28]
 801c202:	2200      	movs	r2, #0
 801c204:	719a      	strb	r2, [r3, #6]
 801c206:	2200      	movs	r2, #0
 801c208:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801c20a:	4b27      	ldr	r3, [pc, #156]	; (801c2a8 <ip4_output_if_src+0x148>)
 801c20c:	881b      	ldrh	r3, [r3, #0]
 801c20e:	4618      	mov	r0, r3
 801c210:	f7f7 fb00 	bl	8013814 <lwip_htons>
 801c214:	4603      	mov	r3, r0
 801c216:	461a      	mov	r2, r3
 801c218:	69fb      	ldr	r3, [r7, #28]
 801c21a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801c21c:	4b22      	ldr	r3, [pc, #136]	; (801c2a8 <ip4_output_if_src+0x148>)
 801c21e:	881b      	ldrh	r3, [r3, #0]
 801c220:	3301      	adds	r3, #1
 801c222:	b29a      	uxth	r2, r3
 801c224:	4b20      	ldr	r3, [pc, #128]	; (801c2a8 <ip4_output_if_src+0x148>)
 801c226:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801c228:	68bb      	ldr	r3, [r7, #8]
 801c22a:	2b00      	cmp	r3, #0
 801c22c:	d104      	bne.n	801c238 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801c22e:	4b1f      	ldr	r3, [pc, #124]	; (801c2ac <ip4_output_if_src+0x14c>)
 801c230:	681a      	ldr	r2, [r3, #0]
 801c232:	69fb      	ldr	r3, [r7, #28]
 801c234:	60da      	str	r2, [r3, #12]
 801c236:	e003      	b.n	801c240 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801c238:	68bb      	ldr	r3, [r7, #8]
 801c23a:	681a      	ldr	r2, [r3, #0]
 801c23c:	69fb      	ldr	r3, [r7, #28]
 801c23e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801c240:	69fb      	ldr	r3, [r7, #28]
 801c242:	2200      	movs	r2, #0
 801c244:	729a      	strb	r2, [r3, #10]
 801c246:	2200      	movs	r2, #0
 801c248:	72da      	strb	r2, [r3, #11]
 801c24a:	e008      	b.n	801c25e <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 801c24c:	68fb      	ldr	r3, [r7, #12]
 801c24e:	685b      	ldr	r3, [r3, #4]
 801c250:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801c252:	69fb      	ldr	r3, [r7, #28]
 801c254:	691b      	ldr	r3, [r3, #16]
 801c256:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801c258:	f107 0314 	add.w	r3, r7, #20
 801c25c:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801c25e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c260:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801c262:	2b00      	cmp	r3, #0
 801c264:	d00c      	beq.n	801c280 <ip4_output_if_src+0x120>
 801c266:	68fb      	ldr	r3, [r7, #12]
 801c268:	891a      	ldrh	r2, [r3, #8]
 801c26a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c26c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801c26e:	429a      	cmp	r2, r3
 801c270:	d906      	bls.n	801c280 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 801c272:	687a      	ldr	r2, [r7, #4]
 801c274:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801c276:	68f8      	ldr	r0, [r7, #12]
 801c278:	f000 fd0a 	bl	801cc90 <ip4_frag>
 801c27c:	4603      	mov	r3, r0
 801c27e:	e006      	b.n	801c28e <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801c280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c282:	695b      	ldr	r3, [r3, #20]
 801c284:	687a      	ldr	r2, [r7, #4]
 801c286:	68f9      	ldr	r1, [r7, #12]
 801c288:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801c28a:	4798      	blx	r3
 801c28c:	4603      	mov	r3, r0
}
 801c28e:	4618      	mov	r0, r3
 801c290:	3720      	adds	r7, #32
 801c292:	46bd      	mov	sp, r7
 801c294:	bd80      	pop	{r7, pc}
 801c296:	bf00      	nop
 801c298:	08023c54 	.word	0x08023c54
 801c29c:	08023c88 	.word	0x08023c88
 801c2a0:	08023c94 	.word	0x08023c94
 801c2a4:	08023cbc 	.word	0x08023cbc
 801c2a8:	2000cc4a 	.word	0x2000cc4a
 801c2ac:	080241c0 	.word	0x080241c0

0801c2b0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801c2b0:	b480      	push	{r7}
 801c2b2:	b085      	sub	sp, #20
 801c2b4:	af00      	add	r7, sp, #0
 801c2b6:	6078      	str	r0, [r7, #4]
 801c2b8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801c2ba:	687b      	ldr	r3, [r7, #4]
 801c2bc:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801c2be:	687b      	ldr	r3, [r7, #4]
 801c2c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c2c4:	d002      	beq.n	801c2cc <ip4_addr_isbroadcast_u32+0x1c>
 801c2c6:	687b      	ldr	r3, [r7, #4]
 801c2c8:	2b00      	cmp	r3, #0
 801c2ca:	d101      	bne.n	801c2d0 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801c2cc:	2301      	movs	r3, #1
 801c2ce:	e02a      	b.n	801c326 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801c2d0:	683b      	ldr	r3, [r7, #0]
 801c2d2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801c2d6:	f003 0302 	and.w	r3, r3, #2
 801c2da:	2b00      	cmp	r3, #0
 801c2dc:	d101      	bne.n	801c2e2 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801c2de:	2300      	movs	r3, #0
 801c2e0:	e021      	b.n	801c326 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801c2e2:	683b      	ldr	r3, [r7, #0]
 801c2e4:	3304      	adds	r3, #4
 801c2e6:	681b      	ldr	r3, [r3, #0]
 801c2e8:	687a      	ldr	r2, [r7, #4]
 801c2ea:	429a      	cmp	r2, r3
 801c2ec:	d101      	bne.n	801c2f2 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801c2ee:	2300      	movs	r3, #0
 801c2f0:	e019      	b.n	801c326 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801c2f2:	68fa      	ldr	r2, [r7, #12]
 801c2f4:	683b      	ldr	r3, [r7, #0]
 801c2f6:	3304      	adds	r3, #4
 801c2f8:	681b      	ldr	r3, [r3, #0]
 801c2fa:	405a      	eors	r2, r3
 801c2fc:	683b      	ldr	r3, [r7, #0]
 801c2fe:	3308      	adds	r3, #8
 801c300:	681b      	ldr	r3, [r3, #0]
 801c302:	4013      	ands	r3, r2
 801c304:	2b00      	cmp	r3, #0
 801c306:	d10d      	bne.n	801c324 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c308:	683b      	ldr	r3, [r7, #0]
 801c30a:	3308      	adds	r3, #8
 801c30c:	681b      	ldr	r3, [r3, #0]
 801c30e:	43da      	mvns	r2, r3
 801c310:	687b      	ldr	r3, [r7, #4]
 801c312:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801c314:	683b      	ldr	r3, [r7, #0]
 801c316:	3308      	adds	r3, #8
 801c318:	681b      	ldr	r3, [r3, #0]
 801c31a:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c31c:	429a      	cmp	r2, r3
 801c31e:	d101      	bne.n	801c324 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801c320:	2301      	movs	r3, #1
 801c322:	e000      	b.n	801c326 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801c324:	2300      	movs	r3, #0
  }
}
 801c326:	4618      	mov	r0, r3
 801c328:	3714      	adds	r7, #20
 801c32a:	46bd      	mov	sp, r7
 801c32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c330:	4770      	bx	lr
	...

0801c334 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801c334:	b580      	push	{r7, lr}
 801c336:	b084      	sub	sp, #16
 801c338:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801c33a:	2300      	movs	r3, #0
 801c33c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801c33e:	4b12      	ldr	r3, [pc, #72]	; (801c388 <ip_reass_tmr+0x54>)
 801c340:	681b      	ldr	r3, [r3, #0]
 801c342:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801c344:	e018      	b.n	801c378 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801c346:	68fb      	ldr	r3, [r7, #12]
 801c348:	7fdb      	ldrb	r3, [r3, #31]
 801c34a:	2b00      	cmp	r3, #0
 801c34c:	d00b      	beq.n	801c366 <ip_reass_tmr+0x32>
      r->timer--;
 801c34e:	68fb      	ldr	r3, [r7, #12]
 801c350:	7fdb      	ldrb	r3, [r3, #31]
 801c352:	3b01      	subs	r3, #1
 801c354:	b2da      	uxtb	r2, r3
 801c356:	68fb      	ldr	r3, [r7, #12]
 801c358:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 801c35a:	68fb      	ldr	r3, [r7, #12]
 801c35c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801c35e:	68fb      	ldr	r3, [r7, #12]
 801c360:	681b      	ldr	r3, [r3, #0]
 801c362:	60fb      	str	r3, [r7, #12]
 801c364:	e008      	b.n	801c378 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801c366:	68fb      	ldr	r3, [r7, #12]
 801c368:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801c36a:	68fb      	ldr	r3, [r7, #12]
 801c36c:	681b      	ldr	r3, [r3, #0]
 801c36e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801c370:	68b9      	ldr	r1, [r7, #8]
 801c372:	6878      	ldr	r0, [r7, #4]
 801c374:	f000 f80a 	bl	801c38c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801c378:	68fb      	ldr	r3, [r7, #12]
 801c37a:	2b00      	cmp	r3, #0
 801c37c:	d1e3      	bne.n	801c346 <ip_reass_tmr+0x12>
     }
   }
}
 801c37e:	bf00      	nop
 801c380:	3710      	adds	r7, #16
 801c382:	46bd      	mov	sp, r7
 801c384:	bd80      	pop	{r7, pc}
 801c386:	bf00      	nop
 801c388:	2000cc4c 	.word	0x2000cc4c

0801c38c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c38c:	b580      	push	{r7, lr}
 801c38e:	b088      	sub	sp, #32
 801c390:	af00      	add	r7, sp, #0
 801c392:	6078      	str	r0, [r7, #4]
 801c394:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801c396:	2300      	movs	r3, #0
 801c398:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801c39a:	683a      	ldr	r2, [r7, #0]
 801c39c:	687b      	ldr	r3, [r7, #4]
 801c39e:	429a      	cmp	r2, r3
 801c3a0:	d105      	bne.n	801c3ae <ip_reass_free_complete_datagram+0x22>
 801c3a2:	4b45      	ldr	r3, [pc, #276]	; (801c4b8 <ip_reass_free_complete_datagram+0x12c>)
 801c3a4:	22ab      	movs	r2, #171	; 0xab
 801c3a6:	4945      	ldr	r1, [pc, #276]	; (801c4bc <ip_reass_free_complete_datagram+0x130>)
 801c3a8:	4845      	ldr	r0, [pc, #276]	; (801c4c0 <ip_reass_free_complete_datagram+0x134>)
 801c3aa:	f003 fcd9 	bl	801fd60 <iprintf>
  if (prev != NULL) {
 801c3ae:	683b      	ldr	r3, [r7, #0]
 801c3b0:	2b00      	cmp	r3, #0
 801c3b2:	d00a      	beq.n	801c3ca <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801c3b4:	683b      	ldr	r3, [r7, #0]
 801c3b6:	681b      	ldr	r3, [r3, #0]
 801c3b8:	687a      	ldr	r2, [r7, #4]
 801c3ba:	429a      	cmp	r2, r3
 801c3bc:	d005      	beq.n	801c3ca <ip_reass_free_complete_datagram+0x3e>
 801c3be:	4b3e      	ldr	r3, [pc, #248]	; (801c4b8 <ip_reass_free_complete_datagram+0x12c>)
 801c3c0:	22ad      	movs	r2, #173	; 0xad
 801c3c2:	4940      	ldr	r1, [pc, #256]	; (801c4c4 <ip_reass_free_complete_datagram+0x138>)
 801c3c4:	483e      	ldr	r0, [pc, #248]	; (801c4c0 <ip_reass_free_complete_datagram+0x134>)
 801c3c6:	f003 fccb 	bl	801fd60 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801c3ca:	687b      	ldr	r3, [r7, #4]
 801c3cc:	685b      	ldr	r3, [r3, #4]
 801c3ce:	685b      	ldr	r3, [r3, #4]
 801c3d0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801c3d2:	697b      	ldr	r3, [r7, #20]
 801c3d4:	889b      	ldrh	r3, [r3, #4]
 801c3d6:	b29b      	uxth	r3, r3
 801c3d8:	2b00      	cmp	r3, #0
 801c3da:	d12a      	bne.n	801c432 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801c3dc:	687b      	ldr	r3, [r7, #4]
 801c3de:	685b      	ldr	r3, [r3, #4]
 801c3e0:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801c3e2:	697b      	ldr	r3, [r7, #20]
 801c3e4:	681a      	ldr	r2, [r3, #0]
 801c3e6:	687b      	ldr	r3, [r7, #4]
 801c3e8:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801c3ea:	69bb      	ldr	r3, [r7, #24]
 801c3ec:	6858      	ldr	r0, [r3, #4]
 801c3ee:	687b      	ldr	r3, [r7, #4]
 801c3f0:	3308      	adds	r3, #8
 801c3f2:	2214      	movs	r2, #20
 801c3f4:	4619      	mov	r1, r3
 801c3f6:	f003 fbf8 	bl	801fbea <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801c3fa:	2101      	movs	r1, #1
 801c3fc:	69b8      	ldr	r0, [r7, #24]
 801c3fe:	f7ff fc65 	bl	801bccc <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801c402:	69b8      	ldr	r0, [r7, #24]
 801c404:	f7f8 fc3a 	bl	8014c7c <pbuf_clen>
 801c408:	4603      	mov	r3, r0
 801c40a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c40c:	8bfa      	ldrh	r2, [r7, #30]
 801c40e:	8a7b      	ldrh	r3, [r7, #18]
 801c410:	4413      	add	r3, r2
 801c412:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801c416:	db05      	blt.n	801c424 <ip_reass_free_complete_datagram+0x98>
 801c418:	4b27      	ldr	r3, [pc, #156]	; (801c4b8 <ip_reass_free_complete_datagram+0x12c>)
 801c41a:	22bc      	movs	r2, #188	; 0xbc
 801c41c:	492a      	ldr	r1, [pc, #168]	; (801c4c8 <ip_reass_free_complete_datagram+0x13c>)
 801c41e:	4828      	ldr	r0, [pc, #160]	; (801c4c0 <ip_reass_free_complete_datagram+0x134>)
 801c420:	f003 fc9e 	bl	801fd60 <iprintf>
    pbufs_freed += clen;
 801c424:	8bfa      	ldrh	r2, [r7, #30]
 801c426:	8a7b      	ldrh	r3, [r7, #18]
 801c428:	4413      	add	r3, r2
 801c42a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801c42c:	69b8      	ldr	r0, [r7, #24]
 801c42e:	f7f8 fb8b 	bl	8014b48 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801c432:	687b      	ldr	r3, [r7, #4]
 801c434:	685b      	ldr	r3, [r3, #4]
 801c436:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801c438:	e01f      	b.n	801c47a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801c43a:	69bb      	ldr	r3, [r7, #24]
 801c43c:	685b      	ldr	r3, [r3, #4]
 801c43e:	617b      	str	r3, [r7, #20]
    pcur = p;
 801c440:	69bb      	ldr	r3, [r7, #24]
 801c442:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801c444:	697b      	ldr	r3, [r7, #20]
 801c446:	681b      	ldr	r3, [r3, #0]
 801c448:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801c44a:	68f8      	ldr	r0, [r7, #12]
 801c44c:	f7f8 fc16 	bl	8014c7c <pbuf_clen>
 801c450:	4603      	mov	r3, r0
 801c452:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c454:	8bfa      	ldrh	r2, [r7, #30]
 801c456:	8a7b      	ldrh	r3, [r7, #18]
 801c458:	4413      	add	r3, r2
 801c45a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801c45e:	db05      	blt.n	801c46c <ip_reass_free_complete_datagram+0xe0>
 801c460:	4b15      	ldr	r3, [pc, #84]	; (801c4b8 <ip_reass_free_complete_datagram+0x12c>)
 801c462:	22cc      	movs	r2, #204	; 0xcc
 801c464:	4918      	ldr	r1, [pc, #96]	; (801c4c8 <ip_reass_free_complete_datagram+0x13c>)
 801c466:	4816      	ldr	r0, [pc, #88]	; (801c4c0 <ip_reass_free_complete_datagram+0x134>)
 801c468:	f003 fc7a 	bl	801fd60 <iprintf>
    pbufs_freed += clen;
 801c46c:	8bfa      	ldrh	r2, [r7, #30]
 801c46e:	8a7b      	ldrh	r3, [r7, #18]
 801c470:	4413      	add	r3, r2
 801c472:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801c474:	68f8      	ldr	r0, [r7, #12]
 801c476:	f7f8 fb67 	bl	8014b48 <pbuf_free>
  while (p != NULL) {
 801c47a:	69bb      	ldr	r3, [r7, #24]
 801c47c:	2b00      	cmp	r3, #0
 801c47e:	d1dc      	bne.n	801c43a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801c480:	6839      	ldr	r1, [r7, #0]
 801c482:	6878      	ldr	r0, [r7, #4]
 801c484:	f000 f8c2 	bl	801c60c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 801c488:	4b10      	ldr	r3, [pc, #64]	; (801c4cc <ip_reass_free_complete_datagram+0x140>)
 801c48a:	881b      	ldrh	r3, [r3, #0]
 801c48c:	8bfa      	ldrh	r2, [r7, #30]
 801c48e:	429a      	cmp	r2, r3
 801c490:	d905      	bls.n	801c49e <ip_reass_free_complete_datagram+0x112>
 801c492:	4b09      	ldr	r3, [pc, #36]	; (801c4b8 <ip_reass_free_complete_datagram+0x12c>)
 801c494:	22d2      	movs	r2, #210	; 0xd2
 801c496:	490e      	ldr	r1, [pc, #56]	; (801c4d0 <ip_reass_free_complete_datagram+0x144>)
 801c498:	4809      	ldr	r0, [pc, #36]	; (801c4c0 <ip_reass_free_complete_datagram+0x134>)
 801c49a:	f003 fc61 	bl	801fd60 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 801c49e:	4b0b      	ldr	r3, [pc, #44]	; (801c4cc <ip_reass_free_complete_datagram+0x140>)
 801c4a0:	881a      	ldrh	r2, [r3, #0]
 801c4a2:	8bfb      	ldrh	r3, [r7, #30]
 801c4a4:	1ad3      	subs	r3, r2, r3
 801c4a6:	b29a      	uxth	r2, r3
 801c4a8:	4b08      	ldr	r3, [pc, #32]	; (801c4cc <ip_reass_free_complete_datagram+0x140>)
 801c4aa:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801c4ac:	8bfb      	ldrh	r3, [r7, #30]
}
 801c4ae:	4618      	mov	r0, r3
 801c4b0:	3720      	adds	r7, #32
 801c4b2:	46bd      	mov	sp, r7
 801c4b4:	bd80      	pop	{r7, pc}
 801c4b6:	bf00      	nop
 801c4b8:	08023cec 	.word	0x08023cec
 801c4bc:	08023d28 	.word	0x08023d28
 801c4c0:	08023d34 	.word	0x08023d34
 801c4c4:	08023d5c 	.word	0x08023d5c
 801c4c8:	08023d70 	.word	0x08023d70
 801c4cc:	2000cc50 	.word	0x2000cc50
 801c4d0:	08023d90 	.word	0x08023d90

0801c4d4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801c4d4:	b580      	push	{r7, lr}
 801c4d6:	b08a      	sub	sp, #40	; 0x28
 801c4d8:	af00      	add	r7, sp, #0
 801c4da:	6078      	str	r0, [r7, #4]
 801c4dc:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801c4de:	2300      	movs	r3, #0
 801c4e0:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801c4e2:	2300      	movs	r3, #0
 801c4e4:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801c4e6:	2300      	movs	r3, #0
 801c4e8:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801c4ea:	2300      	movs	r3, #0
 801c4ec:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801c4ee:	2300      	movs	r3, #0
 801c4f0:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801c4f2:	4b28      	ldr	r3, [pc, #160]	; (801c594 <ip_reass_remove_oldest_datagram+0xc0>)
 801c4f4:	681b      	ldr	r3, [r3, #0]
 801c4f6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801c4f8:	e030      	b.n	801c55c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801c4fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c4fc:	695a      	ldr	r2, [r3, #20]
 801c4fe:	687b      	ldr	r3, [r7, #4]
 801c500:	68db      	ldr	r3, [r3, #12]
 801c502:	429a      	cmp	r2, r3
 801c504:	d10c      	bne.n	801c520 <ip_reass_remove_oldest_datagram+0x4c>
 801c506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c508:	699a      	ldr	r2, [r3, #24]
 801c50a:	687b      	ldr	r3, [r7, #4]
 801c50c:	691b      	ldr	r3, [r3, #16]
 801c50e:	429a      	cmp	r2, r3
 801c510:	d106      	bne.n	801c520 <ip_reass_remove_oldest_datagram+0x4c>
 801c512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c514:	899a      	ldrh	r2, [r3, #12]
 801c516:	687b      	ldr	r3, [r7, #4]
 801c518:	889b      	ldrh	r3, [r3, #4]
 801c51a:	b29b      	uxth	r3, r3
 801c51c:	429a      	cmp	r2, r3
 801c51e:	d014      	beq.n	801c54a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801c520:	693b      	ldr	r3, [r7, #16]
 801c522:	3301      	adds	r3, #1
 801c524:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801c526:	6a3b      	ldr	r3, [r7, #32]
 801c528:	2b00      	cmp	r3, #0
 801c52a:	d104      	bne.n	801c536 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801c52c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c52e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c530:	69fb      	ldr	r3, [r7, #28]
 801c532:	61bb      	str	r3, [r7, #24]
 801c534:	e009      	b.n	801c54a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801c536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c538:	7fda      	ldrb	r2, [r3, #31]
 801c53a:	6a3b      	ldr	r3, [r7, #32]
 801c53c:	7fdb      	ldrb	r3, [r3, #31]
 801c53e:	429a      	cmp	r2, r3
 801c540:	d803      	bhi.n	801c54a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801c542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c544:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c546:	69fb      	ldr	r3, [r7, #28]
 801c548:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801c54a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c54c:	681b      	ldr	r3, [r3, #0]
 801c54e:	2b00      	cmp	r3, #0
 801c550:	d001      	beq.n	801c556 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801c552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c554:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801c556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c558:	681b      	ldr	r3, [r3, #0]
 801c55a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801c55c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c55e:	2b00      	cmp	r3, #0
 801c560:	d1cb      	bne.n	801c4fa <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801c562:	6a3b      	ldr	r3, [r7, #32]
 801c564:	2b00      	cmp	r3, #0
 801c566:	d008      	beq.n	801c57a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801c568:	69b9      	ldr	r1, [r7, #24]
 801c56a:	6a38      	ldr	r0, [r7, #32]
 801c56c:	f7ff ff0e 	bl	801c38c <ip_reass_free_complete_datagram>
 801c570:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801c572:	697a      	ldr	r2, [r7, #20]
 801c574:	68fb      	ldr	r3, [r7, #12]
 801c576:	4413      	add	r3, r2
 801c578:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801c57a:	697a      	ldr	r2, [r7, #20]
 801c57c:	683b      	ldr	r3, [r7, #0]
 801c57e:	429a      	cmp	r2, r3
 801c580:	da02      	bge.n	801c588 <ip_reass_remove_oldest_datagram+0xb4>
 801c582:	693b      	ldr	r3, [r7, #16]
 801c584:	2b01      	cmp	r3, #1
 801c586:	dcac      	bgt.n	801c4e2 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801c588:	697b      	ldr	r3, [r7, #20]
}
 801c58a:	4618      	mov	r0, r3
 801c58c:	3728      	adds	r7, #40	; 0x28
 801c58e:	46bd      	mov	sp, r7
 801c590:	bd80      	pop	{r7, pc}
 801c592:	bf00      	nop
 801c594:	2000cc4c 	.word	0x2000cc4c

0801c598 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801c598:	b580      	push	{r7, lr}
 801c59a:	b084      	sub	sp, #16
 801c59c:	af00      	add	r7, sp, #0
 801c59e:	6078      	str	r0, [r7, #4]
 801c5a0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c5a2:	2004      	movs	r0, #4
 801c5a4:	f7f7 fd24 	bl	8013ff0 <memp_malloc>
 801c5a8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801c5aa:	68fb      	ldr	r3, [r7, #12]
 801c5ac:	2b00      	cmp	r3, #0
 801c5ae:	d110      	bne.n	801c5d2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801c5b0:	6839      	ldr	r1, [r7, #0]
 801c5b2:	6878      	ldr	r0, [r7, #4]
 801c5b4:	f7ff ff8e 	bl	801c4d4 <ip_reass_remove_oldest_datagram>
 801c5b8:	4602      	mov	r2, r0
 801c5ba:	683b      	ldr	r3, [r7, #0]
 801c5bc:	4293      	cmp	r3, r2
 801c5be:	dc03      	bgt.n	801c5c8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c5c0:	2004      	movs	r0, #4
 801c5c2:	f7f7 fd15 	bl	8013ff0 <memp_malloc>
 801c5c6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801c5c8:	68fb      	ldr	r3, [r7, #12]
 801c5ca:	2b00      	cmp	r3, #0
 801c5cc:	d101      	bne.n	801c5d2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 801c5ce:	2300      	movs	r3, #0
 801c5d0:	e016      	b.n	801c600 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801c5d2:	2220      	movs	r2, #32
 801c5d4:	2100      	movs	r1, #0
 801c5d6:	68f8      	ldr	r0, [r7, #12]
 801c5d8:	f003 fb12 	bl	801fc00 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801c5dc:	68fb      	ldr	r3, [r7, #12]
 801c5de:	2203      	movs	r2, #3
 801c5e0:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801c5e2:	4b09      	ldr	r3, [pc, #36]	; (801c608 <ip_reass_enqueue_new_datagram+0x70>)
 801c5e4:	681a      	ldr	r2, [r3, #0]
 801c5e6:	68fb      	ldr	r3, [r7, #12]
 801c5e8:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801c5ea:	4a07      	ldr	r2, [pc, #28]	; (801c608 <ip_reass_enqueue_new_datagram+0x70>)
 801c5ec:	68fb      	ldr	r3, [r7, #12]
 801c5ee:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801c5f0:	68fb      	ldr	r3, [r7, #12]
 801c5f2:	3308      	adds	r3, #8
 801c5f4:	2214      	movs	r2, #20
 801c5f6:	6879      	ldr	r1, [r7, #4]
 801c5f8:	4618      	mov	r0, r3
 801c5fa:	f003 faf6 	bl	801fbea <memcpy>
  return ipr;
 801c5fe:	68fb      	ldr	r3, [r7, #12]
}
 801c600:	4618      	mov	r0, r3
 801c602:	3710      	adds	r7, #16
 801c604:	46bd      	mov	sp, r7
 801c606:	bd80      	pop	{r7, pc}
 801c608:	2000cc4c 	.word	0x2000cc4c

0801c60c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c60c:	b580      	push	{r7, lr}
 801c60e:	b082      	sub	sp, #8
 801c610:	af00      	add	r7, sp, #0
 801c612:	6078      	str	r0, [r7, #4]
 801c614:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801c616:	4b10      	ldr	r3, [pc, #64]	; (801c658 <ip_reass_dequeue_datagram+0x4c>)
 801c618:	681b      	ldr	r3, [r3, #0]
 801c61a:	687a      	ldr	r2, [r7, #4]
 801c61c:	429a      	cmp	r2, r3
 801c61e:	d104      	bne.n	801c62a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801c620:	687b      	ldr	r3, [r7, #4]
 801c622:	681b      	ldr	r3, [r3, #0]
 801c624:	4a0c      	ldr	r2, [pc, #48]	; (801c658 <ip_reass_dequeue_datagram+0x4c>)
 801c626:	6013      	str	r3, [r2, #0]
 801c628:	e00d      	b.n	801c646 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801c62a:	683b      	ldr	r3, [r7, #0]
 801c62c:	2b00      	cmp	r3, #0
 801c62e:	d106      	bne.n	801c63e <ip_reass_dequeue_datagram+0x32>
 801c630:	4b0a      	ldr	r3, [pc, #40]	; (801c65c <ip_reass_dequeue_datagram+0x50>)
 801c632:	f240 1245 	movw	r2, #325	; 0x145
 801c636:	490a      	ldr	r1, [pc, #40]	; (801c660 <ip_reass_dequeue_datagram+0x54>)
 801c638:	480a      	ldr	r0, [pc, #40]	; (801c664 <ip_reass_dequeue_datagram+0x58>)
 801c63a:	f003 fb91 	bl	801fd60 <iprintf>
    prev->next = ipr->next;
 801c63e:	687b      	ldr	r3, [r7, #4]
 801c640:	681a      	ldr	r2, [r3, #0]
 801c642:	683b      	ldr	r3, [r7, #0]
 801c644:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801c646:	6879      	ldr	r1, [r7, #4]
 801c648:	2004      	movs	r0, #4
 801c64a:	f7f7 fd23 	bl	8014094 <memp_free>
}
 801c64e:	bf00      	nop
 801c650:	3708      	adds	r7, #8
 801c652:	46bd      	mov	sp, r7
 801c654:	bd80      	pop	{r7, pc}
 801c656:	bf00      	nop
 801c658:	2000cc4c 	.word	0x2000cc4c
 801c65c:	08023cec 	.word	0x08023cec
 801c660:	08023dac 	.word	0x08023dac
 801c664:	08023d34 	.word	0x08023d34

0801c668 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801c668:	b580      	push	{r7, lr}
 801c66a:	b08c      	sub	sp, #48	; 0x30
 801c66c:	af00      	add	r7, sp, #0
 801c66e:	60f8      	str	r0, [r7, #12]
 801c670:	60b9      	str	r1, [r7, #8]
 801c672:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 801c674:	2300      	movs	r3, #0
 801c676:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801c678:	2301      	movs	r3, #1
 801c67a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 801c67c:	68bb      	ldr	r3, [r7, #8]
 801c67e:	685b      	ldr	r3, [r3, #4]
 801c680:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 801c682:	69fb      	ldr	r3, [r7, #28]
 801c684:	885b      	ldrh	r3, [r3, #2]
 801c686:	b29b      	uxth	r3, r3
 801c688:	4618      	mov	r0, r3
 801c68a:	f7f7 f8c3 	bl	8013814 <lwip_htons>
 801c68e:	4603      	mov	r3, r0
 801c690:	461a      	mov	r2, r3
 801c692:	69fb      	ldr	r3, [r7, #28]
 801c694:	781b      	ldrb	r3, [r3, #0]
 801c696:	b29b      	uxth	r3, r3
 801c698:	f003 030f 	and.w	r3, r3, #15
 801c69c:	b29b      	uxth	r3, r3
 801c69e:	009b      	lsls	r3, r3, #2
 801c6a0:	b29b      	uxth	r3, r3
 801c6a2:	1ad3      	subs	r3, r2, r3
 801c6a4:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801c6a6:	69fb      	ldr	r3, [r7, #28]
 801c6a8:	88db      	ldrh	r3, [r3, #6]
 801c6aa:	b29b      	uxth	r3, r3
 801c6ac:	4618      	mov	r0, r3
 801c6ae:	f7f7 f8b1 	bl	8013814 <lwip_htons>
 801c6b2:	4603      	mov	r3, r0
 801c6b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c6b8:	b29b      	uxth	r3, r3
 801c6ba:	00db      	lsls	r3, r3, #3
 801c6bc:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 801c6be:	68bb      	ldr	r3, [r7, #8]
 801c6c0:	685b      	ldr	r3, [r3, #4]
 801c6c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801c6c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c6c6:	2200      	movs	r2, #0
 801c6c8:	701a      	strb	r2, [r3, #0]
 801c6ca:	2200      	movs	r2, #0
 801c6cc:	705a      	strb	r2, [r3, #1]
 801c6ce:	2200      	movs	r2, #0
 801c6d0:	709a      	strb	r2, [r3, #2]
 801c6d2:	2200      	movs	r2, #0
 801c6d4:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801c6d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c6d8:	8b3a      	ldrh	r2, [r7, #24]
 801c6da:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 801c6dc:	8b3a      	ldrh	r2, [r7, #24]
 801c6de:	8b7b      	ldrh	r3, [r7, #26]
 801c6e0:	4413      	add	r3, r2
 801c6e2:	b29a      	uxth	r2, r3
 801c6e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c6e6:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801c6e8:	68fb      	ldr	r3, [r7, #12]
 801c6ea:	685b      	ldr	r3, [r3, #4]
 801c6ec:	627b      	str	r3, [r7, #36]	; 0x24
 801c6ee:	e061      	b.n	801c7b4 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 801c6f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c6f2:	685b      	ldr	r3, [r3, #4]
 801c6f4:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 801c6f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c6f8:	889b      	ldrh	r3, [r3, #4]
 801c6fa:	b29a      	uxth	r2, r3
 801c6fc:	697b      	ldr	r3, [r7, #20]
 801c6fe:	889b      	ldrh	r3, [r3, #4]
 801c700:	b29b      	uxth	r3, r3
 801c702:	429a      	cmp	r2, r3
 801c704:	d232      	bcs.n	801c76c <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801c706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c708:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801c70a:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801c70c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c70e:	2b00      	cmp	r3, #0
 801c710:	d01f      	beq.n	801c752 <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801c712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c714:	889b      	ldrh	r3, [r3, #4]
 801c716:	b29a      	uxth	r2, r3
 801c718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c71a:	88db      	ldrh	r3, [r3, #6]
 801c71c:	b29b      	uxth	r3, r3
 801c71e:	429a      	cmp	r2, r3
 801c720:	f0c0 80e3 	bcc.w	801c8ea <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 801c724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c726:	88db      	ldrh	r3, [r3, #6]
 801c728:	b29a      	uxth	r2, r3
 801c72a:	697b      	ldr	r3, [r7, #20]
 801c72c:	889b      	ldrh	r3, [r3, #4]
 801c72e:	b29b      	uxth	r3, r3
 801c730:	429a      	cmp	r2, r3
 801c732:	f200 80da 	bhi.w	801c8ea <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801c736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c738:	68ba      	ldr	r2, [r7, #8]
 801c73a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801c73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c73e:	88db      	ldrh	r3, [r3, #6]
 801c740:	b29a      	uxth	r2, r3
 801c742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c744:	889b      	ldrh	r3, [r3, #4]
 801c746:	b29b      	uxth	r3, r3
 801c748:	429a      	cmp	r2, r3
 801c74a:	d037      	beq.n	801c7bc <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c74c:	2300      	movs	r3, #0
 801c74e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801c750:	e034      	b.n	801c7bc <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 801c752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c754:	88db      	ldrh	r3, [r3, #6]
 801c756:	b29a      	uxth	r2, r3
 801c758:	697b      	ldr	r3, [r7, #20]
 801c75a:	889b      	ldrh	r3, [r3, #4]
 801c75c:	b29b      	uxth	r3, r3
 801c75e:	429a      	cmp	r2, r3
 801c760:	f200 80c5 	bhi.w	801c8ee <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 801c764:	68fb      	ldr	r3, [r7, #12]
 801c766:	68ba      	ldr	r2, [r7, #8]
 801c768:	605a      	str	r2, [r3, #4]
      break;
 801c76a:	e027      	b.n	801c7bc <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 801c76c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c76e:	889b      	ldrh	r3, [r3, #4]
 801c770:	b29a      	uxth	r2, r3
 801c772:	697b      	ldr	r3, [r7, #20]
 801c774:	889b      	ldrh	r3, [r3, #4]
 801c776:	b29b      	uxth	r3, r3
 801c778:	429a      	cmp	r2, r3
 801c77a:	f000 80ba 	beq.w	801c8f2 <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801c77e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c780:	889b      	ldrh	r3, [r3, #4]
 801c782:	b29a      	uxth	r2, r3
 801c784:	697b      	ldr	r3, [r7, #20]
 801c786:	88db      	ldrh	r3, [r3, #6]
 801c788:	b29b      	uxth	r3, r3
 801c78a:	429a      	cmp	r2, r3
 801c78c:	f0c0 80b3 	bcc.w	801c8f6 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801c790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c792:	2b00      	cmp	r3, #0
 801c794:	d009      	beq.n	801c7aa <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 801c796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c798:	88db      	ldrh	r3, [r3, #6]
 801c79a:	b29a      	uxth	r2, r3
 801c79c:	697b      	ldr	r3, [r7, #20]
 801c79e:	889b      	ldrh	r3, [r3, #4]
 801c7a0:	b29b      	uxth	r3, r3
 801c7a2:	429a      	cmp	r2, r3
 801c7a4:	d001      	beq.n	801c7aa <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c7a6:	2300      	movs	r3, #0
 801c7a8:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801c7aa:	697b      	ldr	r3, [r7, #20]
 801c7ac:	681b      	ldr	r3, [r3, #0]
 801c7ae:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801c7b0:	697b      	ldr	r3, [r7, #20]
 801c7b2:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801c7b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c7b6:	2b00      	cmp	r3, #0
 801c7b8:	d19a      	bne.n	801c6f0 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 801c7ba:	e000      	b.n	801c7be <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 801c7bc:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801c7be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c7c0:	2b00      	cmp	r3, #0
 801c7c2:	d12d      	bne.n	801c820 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 801c7c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c7c6:	2b00      	cmp	r3, #0
 801c7c8:	d01c      	beq.n	801c804 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801c7ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c7cc:	88db      	ldrh	r3, [r3, #6]
 801c7ce:	b29a      	uxth	r2, r3
 801c7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c7d2:	889b      	ldrh	r3, [r3, #4]
 801c7d4:	b29b      	uxth	r3, r3
 801c7d6:	429a      	cmp	r2, r3
 801c7d8:	d906      	bls.n	801c7e8 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 801c7da:	4b51      	ldr	r3, [pc, #324]	; (801c920 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801c7dc:	f240 12ab 	movw	r2, #427	; 0x1ab
 801c7e0:	4950      	ldr	r1, [pc, #320]	; (801c924 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c7e2:	4851      	ldr	r0, [pc, #324]	; (801c928 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801c7e4:	f003 fabc 	bl	801fd60 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801c7e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c7ea:	68ba      	ldr	r2, [r7, #8]
 801c7ec:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801c7ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c7f0:	88db      	ldrh	r3, [r3, #6]
 801c7f2:	b29a      	uxth	r2, r3
 801c7f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c7f6:	889b      	ldrh	r3, [r3, #4]
 801c7f8:	b29b      	uxth	r3, r3
 801c7fa:	429a      	cmp	r2, r3
 801c7fc:	d010      	beq.n	801c820 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 801c7fe:	2300      	movs	r3, #0
 801c800:	623b      	str	r3, [r7, #32]
 801c802:	e00d      	b.n	801c820 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801c804:	68fb      	ldr	r3, [r7, #12]
 801c806:	685b      	ldr	r3, [r3, #4]
 801c808:	2b00      	cmp	r3, #0
 801c80a:	d006      	beq.n	801c81a <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 801c80c:	4b44      	ldr	r3, [pc, #272]	; (801c920 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801c80e:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 801c812:	4946      	ldr	r1, [pc, #280]	; (801c92c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c814:	4844      	ldr	r0, [pc, #272]	; (801c928 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801c816:	f003 faa3 	bl	801fd60 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801c81a:	68fb      	ldr	r3, [r7, #12]
 801c81c:	68ba      	ldr	r2, [r7, #8]
 801c81e:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801c820:	687b      	ldr	r3, [r7, #4]
 801c822:	2b00      	cmp	r3, #0
 801c824:	d105      	bne.n	801c832 <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 801c826:	68fb      	ldr	r3, [r7, #12]
 801c828:	7f9b      	ldrb	r3, [r3, #30]
 801c82a:	f003 0301 	and.w	r3, r3, #1
 801c82e:	2b00      	cmp	r3, #0
 801c830:	d059      	beq.n	801c8e6 <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 801c832:	6a3b      	ldr	r3, [r7, #32]
 801c834:	2b00      	cmp	r3, #0
 801c836:	d04f      	beq.n	801c8d8 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 801c838:	68fb      	ldr	r3, [r7, #12]
 801c83a:	685b      	ldr	r3, [r3, #4]
 801c83c:	2b00      	cmp	r3, #0
 801c83e:	d006      	beq.n	801c84e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801c840:	68fb      	ldr	r3, [r7, #12]
 801c842:	685b      	ldr	r3, [r3, #4]
 801c844:	685b      	ldr	r3, [r3, #4]
 801c846:	889b      	ldrh	r3, [r3, #4]
 801c848:	b29b      	uxth	r3, r3
 801c84a:	2b00      	cmp	r3, #0
 801c84c:	d002      	beq.n	801c854 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801c84e:	2300      	movs	r3, #0
 801c850:	623b      	str	r3, [r7, #32]
 801c852:	e041      	b.n	801c8d8 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801c854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c856:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801c858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c85a:	681b      	ldr	r3, [r3, #0]
 801c85c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801c85e:	e012      	b.n	801c886 <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 801c860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c862:	685b      	ldr	r3, [r3, #4]
 801c864:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801c866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c868:	88db      	ldrh	r3, [r3, #6]
 801c86a:	b29a      	uxth	r2, r3
 801c86c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c86e:	889b      	ldrh	r3, [r3, #4]
 801c870:	b29b      	uxth	r3, r3
 801c872:	429a      	cmp	r2, r3
 801c874:	d002      	beq.n	801c87c <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 801c876:	2300      	movs	r3, #0
 801c878:	623b      	str	r3, [r7, #32]
            break;
 801c87a:	e007      	b.n	801c88c <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 801c87c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c87e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801c880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c882:	681b      	ldr	r3, [r3, #0]
 801c884:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801c886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c888:	2b00      	cmp	r3, #0
 801c88a:	d1e9      	bne.n	801c860 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801c88c:	6a3b      	ldr	r3, [r7, #32]
 801c88e:	2b00      	cmp	r3, #0
 801c890:	d022      	beq.n	801c8d8 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801c892:	68fb      	ldr	r3, [r7, #12]
 801c894:	685b      	ldr	r3, [r3, #4]
 801c896:	2b00      	cmp	r3, #0
 801c898:	d106      	bne.n	801c8a8 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 801c89a:	4b21      	ldr	r3, [pc, #132]	; (801c920 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801c89c:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 801c8a0:	4923      	ldr	r1, [pc, #140]	; (801c930 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801c8a2:	4821      	ldr	r0, [pc, #132]	; (801c928 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801c8a4:	f003 fa5c 	bl	801fd60 <iprintf>
          LWIP_ASSERT("sanity check",
 801c8a8:	68fb      	ldr	r3, [r7, #12]
 801c8aa:	685b      	ldr	r3, [r3, #4]
 801c8ac:	685b      	ldr	r3, [r3, #4]
 801c8ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801c8b0:	429a      	cmp	r2, r3
 801c8b2:	d106      	bne.n	801c8c2 <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 801c8b4:	4b1a      	ldr	r3, [pc, #104]	; (801c920 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801c8b6:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 801c8ba:	491d      	ldr	r1, [pc, #116]	; (801c930 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801c8bc:	481a      	ldr	r0, [pc, #104]	; (801c928 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801c8be:	f003 fa4f 	bl	801fd60 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801c8c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c8c4:	681b      	ldr	r3, [r3, #0]
 801c8c6:	2b00      	cmp	r3, #0
 801c8c8:	d006      	beq.n	801c8d8 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 801c8ca:	4b15      	ldr	r3, [pc, #84]	; (801c920 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801c8cc:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 801c8d0:	4918      	ldr	r1, [pc, #96]	; (801c934 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c8d2:	4815      	ldr	r0, [pc, #84]	; (801c928 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801c8d4:	f003 fa44 	bl	801fd60 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801c8d8:	6a3b      	ldr	r3, [r7, #32]
 801c8da:	2b00      	cmp	r3, #0
 801c8dc:	bf14      	ite	ne
 801c8de:	2301      	movne	r3, #1
 801c8e0:	2300      	moveq	r3, #0
 801c8e2:	b2db      	uxtb	r3, r3
 801c8e4:	e018      	b.n	801c918 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801c8e6:	2300      	movs	r3, #0
 801c8e8:	e016      	b.n	801c918 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 801c8ea:	bf00      	nop
 801c8ec:	e004      	b.n	801c8f8 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 801c8ee:	bf00      	nop
 801c8f0:	e002      	b.n	801c8f8 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 801c8f2:	bf00      	nop
 801c8f4:	e000      	b.n	801c8f8 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 801c8f6:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 801c8f8:	68b8      	ldr	r0, [r7, #8]
 801c8fa:	f7f8 f9bf 	bl	8014c7c <pbuf_clen>
 801c8fe:	4603      	mov	r3, r0
 801c900:	461a      	mov	r2, r3
 801c902:	4b0d      	ldr	r3, [pc, #52]	; (801c938 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801c904:	881b      	ldrh	r3, [r3, #0]
 801c906:	1a9b      	subs	r3, r3, r2
 801c908:	b29a      	uxth	r2, r3
 801c90a:	4b0b      	ldr	r3, [pc, #44]	; (801c938 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801c90c:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 801c90e:	68b8      	ldr	r0, [r7, #8]
 801c910:	f7f8 f91a 	bl	8014b48 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c914:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 801c918:	4618      	mov	r0, r3
 801c91a:	3730      	adds	r7, #48	; 0x30
 801c91c:	46bd      	mov	sp, r7
 801c91e:	bd80      	pop	{r7, pc}
 801c920:	08023cec 	.word	0x08023cec
 801c924:	08023dc8 	.word	0x08023dc8
 801c928:	08023d34 	.word	0x08023d34
 801c92c:	08023de8 	.word	0x08023de8
 801c930:	08023e20 	.word	0x08023e20
 801c934:	08023e30 	.word	0x08023e30
 801c938:	2000cc50 	.word	0x2000cc50

0801c93c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801c93c:	b580      	push	{r7, lr}
 801c93e:	b08e      	sub	sp, #56	; 0x38
 801c940:	af00      	add	r7, sp, #0
 801c942:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 801c944:	687b      	ldr	r3, [r7, #4]
 801c946:	685b      	ldr	r3, [r3, #4]
 801c948:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 801c94a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c94c:	781b      	ldrb	r3, [r3, #0]
 801c94e:	f003 030f 	and.w	r3, r3, #15
 801c952:	009b      	lsls	r3, r3, #2
 801c954:	2b14      	cmp	r3, #20
 801c956:	f040 8131 	bne.w	801cbbc <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801c95a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c95c:	88db      	ldrh	r3, [r3, #6]
 801c95e:	b29b      	uxth	r3, r3
 801c960:	4618      	mov	r0, r3
 801c962:	f7f6 ff57 	bl	8013814 <lwip_htons>
 801c966:	4603      	mov	r3, r0
 801c968:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c96c:	b29b      	uxth	r3, r3
 801c96e:	00db      	lsls	r3, r3, #3
 801c970:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 801c972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c974:	885b      	ldrh	r3, [r3, #2]
 801c976:	b29b      	uxth	r3, r3
 801c978:	4618      	mov	r0, r3
 801c97a:	f7f6 ff4b 	bl	8013814 <lwip_htons>
 801c97e:	4603      	mov	r3, r0
 801c980:	461a      	mov	r2, r3
 801c982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c984:	781b      	ldrb	r3, [r3, #0]
 801c986:	b29b      	uxth	r3, r3
 801c988:	f003 030f 	and.w	r3, r3, #15
 801c98c:	b29b      	uxth	r3, r3
 801c98e:	009b      	lsls	r3, r3, #2
 801c990:	b29b      	uxth	r3, r3
 801c992:	1ad3      	subs	r3, r2, r3
 801c994:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801c996:	6878      	ldr	r0, [r7, #4]
 801c998:	f7f8 f970 	bl	8014c7c <pbuf_clen>
 801c99c:	4603      	mov	r3, r0
 801c99e:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801c9a0:	4b8d      	ldr	r3, [pc, #564]	; (801cbd8 <ip4_reass+0x29c>)
 801c9a2:	881b      	ldrh	r3, [r3, #0]
 801c9a4:	461a      	mov	r2, r3
 801c9a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801c9a8:	4413      	add	r3, r2
 801c9aa:	2b0a      	cmp	r3, #10
 801c9ac:	dd10      	ble.n	801c9d0 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c9ae:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801c9b0:	4619      	mov	r1, r3
 801c9b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801c9b4:	f7ff fd8e 	bl	801c4d4 <ip_reass_remove_oldest_datagram>
 801c9b8:	4603      	mov	r3, r0
 801c9ba:	2b00      	cmp	r3, #0
 801c9bc:	f000 8100 	beq.w	801cbc0 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801c9c0:	4b85      	ldr	r3, [pc, #532]	; (801cbd8 <ip4_reass+0x29c>)
 801c9c2:	881b      	ldrh	r3, [r3, #0]
 801c9c4:	461a      	mov	r2, r3
 801c9c6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801c9c8:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c9ca:	2b0a      	cmp	r3, #10
 801c9cc:	f300 80f8 	bgt.w	801cbc0 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c9d0:	4b82      	ldr	r3, [pc, #520]	; (801cbdc <ip4_reass+0x2a0>)
 801c9d2:	681b      	ldr	r3, [r3, #0]
 801c9d4:	633b      	str	r3, [r7, #48]	; 0x30
 801c9d6:	e015      	b.n	801ca04 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801c9d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c9da:	695a      	ldr	r2, [r3, #20]
 801c9dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c9de:	68db      	ldr	r3, [r3, #12]
 801c9e0:	429a      	cmp	r2, r3
 801c9e2:	d10c      	bne.n	801c9fe <ip4_reass+0xc2>
 801c9e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c9e6:	699a      	ldr	r2, [r3, #24]
 801c9e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c9ea:	691b      	ldr	r3, [r3, #16]
 801c9ec:	429a      	cmp	r2, r3
 801c9ee:	d106      	bne.n	801c9fe <ip4_reass+0xc2>
 801c9f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c9f2:	899a      	ldrh	r2, [r3, #12]
 801c9f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c9f6:	889b      	ldrh	r3, [r3, #4]
 801c9f8:	b29b      	uxth	r3, r3
 801c9fa:	429a      	cmp	r2, r3
 801c9fc:	d006      	beq.n	801ca0c <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c9fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ca00:	681b      	ldr	r3, [r3, #0]
 801ca02:	633b      	str	r3, [r7, #48]	; 0x30
 801ca04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ca06:	2b00      	cmp	r3, #0
 801ca08:	d1e6      	bne.n	801c9d8 <ip4_reass+0x9c>
 801ca0a:	e000      	b.n	801ca0e <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801ca0c:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801ca0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ca10:	2b00      	cmp	r3, #0
 801ca12:	d109      	bne.n	801ca28 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801ca14:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ca16:	4619      	mov	r1, r3
 801ca18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801ca1a:	f7ff fdbd 	bl	801c598 <ip_reass_enqueue_new_datagram>
 801ca1e:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801ca20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ca22:	2b00      	cmp	r3, #0
 801ca24:	d11c      	bne.n	801ca60 <ip4_reass+0x124>
      goto nullreturn;
 801ca26:	e0ce      	b.n	801cbc6 <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ca28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ca2a:	88db      	ldrh	r3, [r3, #6]
 801ca2c:	b29b      	uxth	r3, r3
 801ca2e:	4618      	mov	r0, r3
 801ca30:	f7f6 fef0 	bl	8013814 <lwip_htons>
 801ca34:	4603      	mov	r3, r0
 801ca36:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ca3a:	2b00      	cmp	r3, #0
 801ca3c:	d110      	bne.n	801ca60 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801ca3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ca40:	89db      	ldrh	r3, [r3, #14]
 801ca42:	4618      	mov	r0, r3
 801ca44:	f7f6 fee6 	bl	8013814 <lwip_htons>
 801ca48:	4603      	mov	r3, r0
 801ca4a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ca4e:	2b00      	cmp	r3, #0
 801ca50:	d006      	beq.n	801ca60 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801ca52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ca54:	3308      	adds	r3, #8
 801ca56:	2214      	movs	r2, #20
 801ca58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801ca5a:	4618      	mov	r0, r3
 801ca5c:	f003 f8c5 	bl	801fbea <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801ca60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ca62:	88db      	ldrh	r3, [r3, #6]
 801ca64:	b29b      	uxth	r3, r3
 801ca66:	f003 0320 	and.w	r3, r3, #32
 801ca6a:	2b00      	cmp	r3, #0
 801ca6c:	bf0c      	ite	eq
 801ca6e:	2301      	moveq	r3, #1
 801ca70:	2300      	movne	r3, #0
 801ca72:	b2db      	uxtb	r3, r3
 801ca74:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801ca76:	69fb      	ldr	r3, [r7, #28]
 801ca78:	2b00      	cmp	r3, #0
 801ca7a:	d00e      	beq.n	801ca9a <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 801ca7c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801ca7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801ca80:	4413      	add	r3, r2
 801ca82:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801ca84:	8b7a      	ldrh	r2, [r7, #26]
 801ca86:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801ca88:	429a      	cmp	r2, r3
 801ca8a:	f0c0 8099 	bcc.w	801cbc0 <ip4_reass+0x284>
 801ca8e:	8b7b      	ldrh	r3, [r7, #26]
 801ca90:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801ca94:	4293      	cmp	r3, r2
 801ca96:	f200 8093 	bhi.w	801cbc0 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801ca9a:	69fa      	ldr	r2, [r7, #28]
 801ca9c:	6879      	ldr	r1, [r7, #4]
 801ca9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801caa0:	f7ff fde2 	bl	801c668 <ip_reass_chain_frag_into_datagram_and_validate>
 801caa4:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801caa6:	697b      	ldr	r3, [r7, #20]
 801caa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801caac:	f000 808a 	beq.w	801cbc4 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801cab0:	4b49      	ldr	r3, [pc, #292]	; (801cbd8 <ip4_reass+0x29c>)
 801cab2:	881a      	ldrh	r2, [r3, #0]
 801cab4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801cab6:	4413      	add	r3, r2
 801cab8:	b29a      	uxth	r2, r3
 801caba:	4b47      	ldr	r3, [pc, #284]	; (801cbd8 <ip4_reass+0x29c>)
 801cabc:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801cabe:	69fb      	ldr	r3, [r7, #28]
 801cac0:	2b00      	cmp	r3, #0
 801cac2:	d00d      	beq.n	801cae0 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 801cac4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801cac6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801cac8:	4413      	add	r3, r2
 801caca:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801cacc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cace:	8a7a      	ldrh	r2, [r7, #18]
 801cad0:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801cad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cad4:	7f9b      	ldrb	r3, [r3, #30]
 801cad6:	f043 0301 	orr.w	r3, r3, #1
 801cada:	b2da      	uxtb	r2, r3
 801cadc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cade:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801cae0:	697b      	ldr	r3, [r7, #20]
 801cae2:	2b01      	cmp	r3, #1
 801cae4:	d168      	bne.n	801cbb8 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 801cae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cae8:	8b9b      	ldrh	r3, [r3, #28]
 801caea:	3314      	adds	r3, #20
 801caec:	b29a      	uxth	r2, r3
 801caee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801caf0:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 801caf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801caf4:	685b      	ldr	r3, [r3, #4]
 801caf6:	685b      	ldr	r3, [r3, #4]
 801caf8:	681b      	ldr	r3, [r3, #0]
 801cafa:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 801cafc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cafe:	685b      	ldr	r3, [r3, #4]
 801cb00:	685b      	ldr	r3, [r3, #4]
 801cb02:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801cb04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cb06:	3308      	adds	r3, #8
 801cb08:	2214      	movs	r2, #20
 801cb0a:	4619      	mov	r1, r3
 801cb0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801cb0e:	f003 f86c 	bl	801fbea <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 801cb12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cb14:	8b9b      	ldrh	r3, [r3, #28]
 801cb16:	4618      	mov	r0, r3
 801cb18:	f7f6 fe7c 	bl	8013814 <lwip_htons>
 801cb1c:	4603      	mov	r3, r0
 801cb1e:	461a      	mov	r2, r3
 801cb20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801cb22:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801cb24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801cb26:	2200      	movs	r2, #0
 801cb28:	719a      	strb	r2, [r3, #6]
 801cb2a:	2200      	movs	r2, #0
 801cb2c:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801cb2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801cb30:	2200      	movs	r2, #0
 801cb32:	729a      	strb	r2, [r3, #10]
 801cb34:	2200      	movs	r2, #0
 801cb36:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801cb38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cb3a:	685b      	ldr	r3, [r3, #4]
 801cb3c:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801cb3e:	e00e      	b.n	801cb5e <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 801cb40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801cb42:	685b      	ldr	r3, [r3, #4]
 801cb44:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 801cb46:	f06f 0113 	mvn.w	r1, #19
 801cb4a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801cb4c:	f7f7 ffd8 	bl	8014b00 <pbuf_header>
      pbuf_cat(p, r);
 801cb50:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801cb52:	6878      	ldr	r0, [r7, #4]
 801cb54:	f7f8 f8d2 	bl	8014cfc <pbuf_cat>
      r = iprh->next_pbuf;
 801cb58:	68fb      	ldr	r3, [r7, #12]
 801cb5a:	681b      	ldr	r3, [r3, #0]
 801cb5c:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801cb5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801cb60:	2b00      	cmp	r3, #0
 801cb62:	d1ed      	bne.n	801cb40 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801cb64:	4b1d      	ldr	r3, [pc, #116]	; (801cbdc <ip4_reass+0x2a0>)
 801cb66:	681b      	ldr	r3, [r3, #0]
 801cb68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801cb6a:	429a      	cmp	r2, r3
 801cb6c:	d102      	bne.n	801cb74 <ip4_reass+0x238>
      ipr_prev = NULL;
 801cb6e:	2300      	movs	r3, #0
 801cb70:	62fb      	str	r3, [r7, #44]	; 0x2c
 801cb72:	e010      	b.n	801cb96 <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801cb74:	4b19      	ldr	r3, [pc, #100]	; (801cbdc <ip4_reass+0x2a0>)
 801cb76:	681b      	ldr	r3, [r3, #0]
 801cb78:	62fb      	str	r3, [r7, #44]	; 0x2c
 801cb7a:	e007      	b.n	801cb8c <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 801cb7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cb7e:	681b      	ldr	r3, [r3, #0]
 801cb80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801cb82:	429a      	cmp	r2, r3
 801cb84:	d006      	beq.n	801cb94 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801cb86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cb88:	681b      	ldr	r3, [r3, #0]
 801cb8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801cb8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cb8e:	2b00      	cmp	r3, #0
 801cb90:	d1f4      	bne.n	801cb7c <ip4_reass+0x240>
 801cb92:	e000      	b.n	801cb96 <ip4_reass+0x25a>
          break;
 801cb94:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801cb96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801cb98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801cb9a:	f7ff fd37 	bl	801c60c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 801cb9e:	6878      	ldr	r0, [r7, #4]
 801cba0:	f7f8 f86c 	bl	8014c7c <pbuf_clen>
 801cba4:	4603      	mov	r3, r0
 801cba6:	461a      	mov	r2, r3
 801cba8:	4b0b      	ldr	r3, [pc, #44]	; (801cbd8 <ip4_reass+0x29c>)
 801cbaa:	881b      	ldrh	r3, [r3, #0]
 801cbac:	1a9b      	subs	r3, r3, r2
 801cbae:	b29a      	uxth	r2, r3
 801cbb0:	4b09      	ldr	r3, [pc, #36]	; (801cbd8 <ip4_reass+0x29c>)
 801cbb2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801cbb4:	687b      	ldr	r3, [r7, #4]
 801cbb6:	e00a      	b.n	801cbce <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801cbb8:	2300      	movs	r3, #0
 801cbba:	e008      	b.n	801cbce <ip4_reass+0x292>
    goto nullreturn;
 801cbbc:	bf00      	nop
 801cbbe:	e002      	b.n	801cbc6 <ip4_reass+0x28a>

nullreturn:
 801cbc0:	bf00      	nop
 801cbc2:	e000      	b.n	801cbc6 <ip4_reass+0x28a>
    goto nullreturn;
 801cbc4:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801cbc6:	6878      	ldr	r0, [r7, #4]
 801cbc8:	f7f7 ffbe 	bl	8014b48 <pbuf_free>
  return NULL;
 801cbcc:	2300      	movs	r3, #0
}
 801cbce:	4618      	mov	r0, r3
 801cbd0:	3738      	adds	r7, #56	; 0x38
 801cbd2:	46bd      	mov	sp, r7
 801cbd4:	bd80      	pop	{r7, pc}
 801cbd6:	bf00      	nop
 801cbd8:	2000cc50 	.word	0x2000cc50
 801cbdc:	2000cc4c 	.word	0x2000cc4c

0801cbe0 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 801cbe0:	b580      	push	{r7, lr}
 801cbe2:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 801cbe4:	2005      	movs	r0, #5
 801cbe6:	f7f7 fa03 	bl	8013ff0 <memp_malloc>
 801cbea:	4603      	mov	r3, r0
}
 801cbec:	4618      	mov	r0, r3
 801cbee:	bd80      	pop	{r7, pc}

0801cbf0 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 801cbf0:	b580      	push	{r7, lr}
 801cbf2:	b082      	sub	sp, #8
 801cbf4:	af00      	add	r7, sp, #0
 801cbf6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801cbf8:	687b      	ldr	r3, [r7, #4]
 801cbfa:	2b00      	cmp	r3, #0
 801cbfc:	d106      	bne.n	801cc0c <ip_frag_free_pbuf_custom_ref+0x1c>
 801cbfe:	4b07      	ldr	r3, [pc, #28]	; (801cc1c <ip_frag_free_pbuf_custom_ref+0x2c>)
 801cc00:	f240 22ae 	movw	r2, #686	; 0x2ae
 801cc04:	4906      	ldr	r1, [pc, #24]	; (801cc20 <ip_frag_free_pbuf_custom_ref+0x30>)
 801cc06:	4807      	ldr	r0, [pc, #28]	; (801cc24 <ip_frag_free_pbuf_custom_ref+0x34>)
 801cc08:	f003 f8aa 	bl	801fd60 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801cc0c:	6879      	ldr	r1, [r7, #4]
 801cc0e:	2005      	movs	r0, #5
 801cc10:	f7f7 fa40 	bl	8014094 <memp_free>
}
 801cc14:	bf00      	nop
 801cc16:	3708      	adds	r7, #8
 801cc18:	46bd      	mov	sp, r7
 801cc1a:	bd80      	pop	{r7, pc}
 801cc1c:	08023cec 	.word	0x08023cec
 801cc20:	08023e54 	.word	0x08023e54
 801cc24:	08023d34 	.word	0x08023d34

0801cc28 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801cc28:	b580      	push	{r7, lr}
 801cc2a:	b084      	sub	sp, #16
 801cc2c:	af00      	add	r7, sp, #0
 801cc2e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 801cc30:	687b      	ldr	r3, [r7, #4]
 801cc32:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801cc34:	68fb      	ldr	r3, [r7, #12]
 801cc36:	2b00      	cmp	r3, #0
 801cc38:	d106      	bne.n	801cc48 <ipfrag_free_pbuf_custom+0x20>
 801cc3a:	4b11      	ldr	r3, [pc, #68]	; (801cc80 <ipfrag_free_pbuf_custom+0x58>)
 801cc3c:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 801cc40:	4910      	ldr	r1, [pc, #64]	; (801cc84 <ipfrag_free_pbuf_custom+0x5c>)
 801cc42:	4811      	ldr	r0, [pc, #68]	; (801cc88 <ipfrag_free_pbuf_custom+0x60>)
 801cc44:	f003 f88c 	bl	801fd60 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 801cc48:	68fa      	ldr	r2, [r7, #12]
 801cc4a:	687b      	ldr	r3, [r7, #4]
 801cc4c:	429a      	cmp	r2, r3
 801cc4e:	d006      	beq.n	801cc5e <ipfrag_free_pbuf_custom+0x36>
 801cc50:	4b0b      	ldr	r3, [pc, #44]	; (801cc80 <ipfrag_free_pbuf_custom+0x58>)
 801cc52:	f240 22b9 	movw	r2, #697	; 0x2b9
 801cc56:	490d      	ldr	r1, [pc, #52]	; (801cc8c <ipfrag_free_pbuf_custom+0x64>)
 801cc58:	480b      	ldr	r0, [pc, #44]	; (801cc88 <ipfrag_free_pbuf_custom+0x60>)
 801cc5a:	f003 f881 	bl	801fd60 <iprintf>
  if (pcr->original != NULL) {
 801cc5e:	68fb      	ldr	r3, [r7, #12]
 801cc60:	695b      	ldr	r3, [r3, #20]
 801cc62:	2b00      	cmp	r3, #0
 801cc64:	d004      	beq.n	801cc70 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801cc66:	68fb      	ldr	r3, [r7, #12]
 801cc68:	695b      	ldr	r3, [r3, #20]
 801cc6a:	4618      	mov	r0, r3
 801cc6c:	f7f7 ff6c 	bl	8014b48 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801cc70:	68f8      	ldr	r0, [r7, #12]
 801cc72:	f7ff ffbd 	bl	801cbf0 <ip_frag_free_pbuf_custom_ref>
}
 801cc76:	bf00      	nop
 801cc78:	3710      	adds	r7, #16
 801cc7a:	46bd      	mov	sp, r7
 801cc7c:	bd80      	pop	{r7, pc}
 801cc7e:	bf00      	nop
 801cc80:	08023cec 	.word	0x08023cec
 801cc84:	08023e60 	.word	0x08023e60
 801cc88:	08023d34 	.word	0x08023d34
 801cc8c:	08023e6c 	.word	0x08023e6c

0801cc90 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801cc90:	b580      	push	{r7, lr}
 801cc92:	b092      	sub	sp, #72	; 0x48
 801cc94:	af02      	add	r7, sp, #8
 801cc96:	60f8      	str	r0, [r7, #12]
 801cc98:	60b9      	str	r1, [r7, #8]
 801cc9a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801cc9c:	2300      	movs	r3, #0
 801cc9e:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 801cca0:	68bb      	ldr	r3, [r7, #8]
 801cca2:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801cca4:	3b14      	subs	r3, #20
 801cca6:	2b00      	cmp	r3, #0
 801cca8:	da00      	bge.n	801ccac <ip4_frag+0x1c>
 801ccaa:	3307      	adds	r3, #7
 801ccac:	10db      	asrs	r3, r3, #3
 801ccae:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801ccb0:	2314      	movs	r3, #20
 801ccb2:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 801ccb4:	68fb      	ldr	r3, [r7, #12]
 801ccb6:	685b      	ldr	r3, [r3, #4]
 801ccb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 801ccba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ccbc:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 801ccbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ccc0:	781b      	ldrb	r3, [r3, #0]
 801ccc2:	f003 030f 	and.w	r3, r3, #15
 801ccc6:	009b      	lsls	r3, r3, #2
 801ccc8:	2b14      	cmp	r3, #20
 801ccca:	d009      	beq.n	801cce0 <ip4_frag+0x50>
 801cccc:	4b79      	ldr	r3, [pc, #484]	; (801ceb4 <ip4_frag+0x224>)
 801ccce:	f240 22e1 	movw	r2, #737	; 0x2e1
 801ccd2:	4979      	ldr	r1, [pc, #484]	; (801ceb8 <ip4_frag+0x228>)
 801ccd4:	4879      	ldr	r0, [pc, #484]	; (801cebc <ip4_frag+0x22c>)
 801ccd6:	f003 f843 	bl	801fd60 <iprintf>
 801ccda:	f06f 0305 	mvn.w	r3, #5
 801ccde:	e0e5      	b.n	801ceac <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801cce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801cce2:	88db      	ldrh	r3, [r3, #6]
 801cce4:	b29b      	uxth	r3, r3
 801cce6:	4618      	mov	r0, r3
 801cce8:	f7f6 fd94 	bl	8013814 <lwip_htons>
 801ccec:	4603      	mov	r3, r0
 801ccee:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 801ccf0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801ccf2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ccf6:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 801ccf8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801ccfa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801ccfe:	2b00      	cmp	r3, #0
 801cd00:	d009      	beq.n	801cd16 <ip4_frag+0x86>
 801cd02:	4b6c      	ldr	r3, [pc, #432]	; (801ceb4 <ip4_frag+0x224>)
 801cd04:	f240 22e6 	movw	r2, #742	; 0x2e6
 801cd08:	496d      	ldr	r1, [pc, #436]	; (801cec0 <ip4_frag+0x230>)
 801cd0a:	486c      	ldr	r0, [pc, #432]	; (801cebc <ip4_frag+0x22c>)
 801cd0c:	f003 f828 	bl	801fd60 <iprintf>
 801cd10:	f06f 0305 	mvn.w	r3, #5
 801cd14:	e0ca      	b.n	801ceac <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 801cd16:	68fb      	ldr	r3, [r7, #12]
 801cd18:	891b      	ldrh	r3, [r3, #8]
 801cd1a:	3b14      	subs	r3, #20
 801cd1c:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 801cd1e:	e0bc      	b.n	801ce9a <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 801cd20:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801cd22:	00da      	lsls	r2, r3, #3
 801cd24:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801cd26:	4293      	cmp	r3, r2
 801cd28:	bfa8      	it	ge
 801cd2a:	4613      	movge	r3, r2
 801cd2c:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801cd2e:	2200      	movs	r2, #0
 801cd30:	2114      	movs	r1, #20
 801cd32:	2002      	movs	r0, #2
 801cd34:	f7f7 fb96 	bl	8014464 <pbuf_alloc>
 801cd38:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 801cd3a:	6a3b      	ldr	r3, [r7, #32]
 801cd3c:	2b00      	cmp	r3, #0
 801cd3e:	f000 80b2 	beq.w	801cea6 <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801cd42:	68fb      	ldr	r3, [r7, #12]
 801cd44:	895b      	ldrh	r3, [r3, #10]
 801cd46:	2b13      	cmp	r3, #19
 801cd48:	d806      	bhi.n	801cd58 <ip4_frag+0xc8>
 801cd4a:	4b5a      	ldr	r3, [pc, #360]	; (801ceb4 <ip4_frag+0x224>)
 801cd4c:	f240 3209 	movw	r2, #777	; 0x309
 801cd50:	495c      	ldr	r1, [pc, #368]	; (801cec4 <ip4_frag+0x234>)
 801cd52:	485a      	ldr	r0, [pc, #360]	; (801cebc <ip4_frag+0x22c>)
 801cd54:	f003 f804 	bl	801fd60 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801cd58:	6a3b      	ldr	r3, [r7, #32]
 801cd5a:	685b      	ldr	r3, [r3, #4]
 801cd5c:	2214      	movs	r2, #20
 801cd5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801cd60:	4618      	mov	r0, r3
 801cd62:	f002 ff42 	bl	801fbea <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801cd66:	6a3b      	ldr	r3, [r7, #32]
 801cd68:	685b      	ldr	r3, [r3, #4]
 801cd6a:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 801cd6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801cd6e:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 801cd70:	e04f      	b.n	801ce12 <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 801cd72:	68fb      	ldr	r3, [r7, #12]
 801cd74:	895a      	ldrh	r2, [r3, #10]
 801cd76:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801cd78:	1ad3      	subs	r3, r2, r3
 801cd7a:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801cd7c:	8b7a      	ldrh	r2, [r7, #26]
 801cd7e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801cd80:	4293      	cmp	r3, r2
 801cd82:	bf28      	it	cs
 801cd84:	4613      	movcs	r3, r2
 801cd86:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801cd88:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801cd8a:	2b00      	cmp	r3, #0
 801cd8c:	d105      	bne.n	801cd9a <ip4_frag+0x10a>
        poff = 0;
 801cd8e:	2300      	movs	r3, #0
 801cd90:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 801cd92:	68fb      	ldr	r3, [r7, #12]
 801cd94:	681b      	ldr	r3, [r3, #0]
 801cd96:	60fb      	str	r3, [r7, #12]
        continue;
 801cd98:	e03b      	b.n	801ce12 <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801cd9a:	f7ff ff21 	bl	801cbe0 <ip_frag_alloc_pbuf_custom_ref>
 801cd9e:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 801cda0:	697b      	ldr	r3, [r7, #20]
 801cda2:	2b00      	cmp	r3, #0
 801cda4:	d103      	bne.n	801cdae <ip4_frag+0x11e>
        pbuf_free(rambuf);
 801cda6:	6a38      	ldr	r0, [r7, #32]
 801cda8:	f7f7 fece 	bl	8014b48 <pbuf_free>
        goto memerr;
 801cdac:	e07c      	b.n	801cea8 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801cdae:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 801cdb0:	68fb      	ldr	r3, [r7, #12]
 801cdb2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801cdb4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801cdb6:	4413      	add	r3, r2
 801cdb8:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 801cdba:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801cdbc:	9201      	str	r2, [sp, #4]
 801cdbe:	9300      	str	r3, [sp, #0]
 801cdc0:	4603      	mov	r3, r0
 801cdc2:	2202      	movs	r2, #2
 801cdc4:	2004      	movs	r0, #4
 801cdc6:	f7f7 fce1 	bl	801478c <pbuf_alloced_custom>
 801cdca:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 801cdcc:	693b      	ldr	r3, [r7, #16]
 801cdce:	2b00      	cmp	r3, #0
 801cdd0:	d106      	bne.n	801cde0 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 801cdd2:	6978      	ldr	r0, [r7, #20]
 801cdd4:	f7ff ff0c 	bl	801cbf0 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801cdd8:	6a38      	ldr	r0, [r7, #32]
 801cdda:	f7f7 feb5 	bl	8014b48 <pbuf_free>
        goto memerr;
 801cdde:	e063      	b.n	801cea8 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 801cde0:	68f8      	ldr	r0, [r7, #12]
 801cde2:	f7f7 ff63 	bl	8014cac <pbuf_ref>
      pcr->original = p;
 801cde6:	697b      	ldr	r3, [r7, #20]
 801cde8:	68fa      	ldr	r2, [r7, #12]
 801cdea:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801cdec:	697b      	ldr	r3, [r7, #20]
 801cdee:	4a36      	ldr	r2, [pc, #216]	; (801cec8 <ip4_frag+0x238>)
 801cdf0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801cdf2:	6939      	ldr	r1, [r7, #16]
 801cdf4:	6a38      	ldr	r0, [r7, #32]
 801cdf6:	f7f7 ff81 	bl	8014cfc <pbuf_cat>
      left_to_copy -= newpbuflen;
 801cdfa:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 801cdfc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801cdfe:	1ad3      	subs	r3, r2, r3
 801ce00:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 801ce02:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ce04:	2b00      	cmp	r3, #0
 801ce06:	d004      	beq.n	801ce12 <ip4_frag+0x182>
        poff = 0;
 801ce08:	2300      	movs	r3, #0
 801ce0a:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 801ce0c:	68fb      	ldr	r3, [r7, #12]
 801ce0e:	681b      	ldr	r3, [r3, #0]
 801ce10:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801ce12:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ce14:	2b00      	cmp	r3, #0
 801ce16:	d1ac      	bne.n	801cd72 <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 801ce18:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801ce1a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801ce1c:	4413      	add	r3, r2
 801ce1e:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801ce20:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801ce22:	68bb      	ldr	r3, [r7, #8]
 801ce24:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801ce26:	3b14      	subs	r3, #20
 801ce28:	429a      	cmp	r2, r3
 801ce2a:	bfd4      	ite	le
 801ce2c:	2301      	movle	r3, #1
 801ce2e:	2300      	movgt	r3, #0
 801ce30:	b2db      	uxtb	r3, r3
 801ce32:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801ce34:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801ce36:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ce3a:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 801ce3c:	69fb      	ldr	r3, [r7, #28]
 801ce3e:	2b00      	cmp	r3, #0
 801ce40:	d103      	bne.n	801ce4a <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 801ce42:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801ce44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801ce48:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801ce4a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801ce4c:	4618      	mov	r0, r3
 801ce4e:	f7f6 fce1 	bl	8013814 <lwip_htons>
 801ce52:	4603      	mov	r3, r0
 801ce54:	461a      	mov	r2, r3
 801ce56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce58:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 801ce5a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801ce5c:	3314      	adds	r3, #20
 801ce5e:	b29b      	uxth	r3, r3
 801ce60:	4618      	mov	r0, r3
 801ce62:	f7f6 fcd7 	bl	8013814 <lwip_htons>
 801ce66:	4603      	mov	r3, r0
 801ce68:	461a      	mov	r2, r3
 801ce6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce6c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801ce6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce70:	2200      	movs	r2, #0
 801ce72:	729a      	strb	r2, [r3, #10]
 801ce74:	2200      	movs	r2, #0
 801ce76:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801ce78:	68bb      	ldr	r3, [r7, #8]
 801ce7a:	695b      	ldr	r3, [r3, #20]
 801ce7c:	687a      	ldr	r2, [r7, #4]
 801ce7e:	6a39      	ldr	r1, [r7, #32]
 801ce80:	68b8      	ldr	r0, [r7, #8]
 801ce82:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801ce84:	6a38      	ldr	r0, [r7, #32]
 801ce86:	f7f7 fe5f 	bl	8014b48 <pbuf_free>
    left -= fragsize;
 801ce8a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801ce8c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801ce8e:	1ad3      	subs	r3, r2, r3
 801ce90:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 801ce92:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 801ce94:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801ce96:	4413      	add	r3, r2
 801ce98:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 801ce9a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801ce9c:	2b00      	cmp	r3, #0
 801ce9e:	f47f af3f 	bne.w	801cd20 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801cea2:	2300      	movs	r3, #0
 801cea4:	e002      	b.n	801ceac <ip4_frag+0x21c>
      goto memerr;
 801cea6:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801cea8:	f04f 33ff 	mov.w	r3, #4294967295
}
 801ceac:	4618      	mov	r0, r3
 801ceae:	3740      	adds	r7, #64	; 0x40
 801ceb0:	46bd      	mov	sp, r7
 801ceb2:	bd80      	pop	{r7, pc}
 801ceb4:	08023cec 	.word	0x08023cec
 801ceb8:	08023e78 	.word	0x08023e78
 801cebc:	08023d34 	.word	0x08023d34
 801cec0:	08023ea0 	.word	0x08023ea0
 801cec4:	08023ebc 	.word	0x08023ebc
 801cec8:	0801cc29 	.word	0x0801cc29

0801cecc <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801cecc:	b580      	push	{r7, lr}
 801cece:	b086      	sub	sp, #24
 801ced0:	af00      	add	r7, sp, #0
 801ced2:	6078      	str	r0, [r7, #4]
 801ced4:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 801ced6:	230e      	movs	r3, #14
 801ced8:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 801ceda:	687b      	ldr	r3, [r7, #4]
 801cedc:	895b      	ldrh	r3, [r3, #10]
 801cede:	2b0e      	cmp	r3, #14
 801cee0:	d977      	bls.n	801cfd2 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801cee2:	687b      	ldr	r3, [r7, #4]
 801cee4:	685b      	ldr	r3, [r3, #4]
 801cee6:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801cee8:	693b      	ldr	r3, [r7, #16]
 801ceea:	7b1a      	ldrb	r2, [r3, #12]
 801ceec:	7b5b      	ldrb	r3, [r3, #13]
 801ceee:	021b      	lsls	r3, r3, #8
 801cef0:	4313      	orrs	r3, r2
 801cef2:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801cef4:	693b      	ldr	r3, [r7, #16]
 801cef6:	781b      	ldrb	r3, [r3, #0]
 801cef8:	f003 0301 	and.w	r3, r3, #1
 801cefc:	2b00      	cmp	r3, #0
 801cefe:	d023      	beq.n	801cf48 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801cf00:	693b      	ldr	r3, [r7, #16]
 801cf02:	781b      	ldrb	r3, [r3, #0]
 801cf04:	2b01      	cmp	r3, #1
 801cf06:	d10f      	bne.n	801cf28 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801cf08:	693b      	ldr	r3, [r7, #16]
 801cf0a:	785b      	ldrb	r3, [r3, #1]
 801cf0c:	2b00      	cmp	r3, #0
 801cf0e:	d11b      	bne.n	801cf48 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801cf10:	693b      	ldr	r3, [r7, #16]
 801cf12:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801cf14:	2b5e      	cmp	r3, #94	; 0x5e
 801cf16:	d117      	bne.n	801cf48 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801cf18:	687b      	ldr	r3, [r7, #4]
 801cf1a:	7b5b      	ldrb	r3, [r3, #13]
 801cf1c:	f043 0310 	orr.w	r3, r3, #16
 801cf20:	b2da      	uxtb	r2, r3
 801cf22:	687b      	ldr	r3, [r7, #4]
 801cf24:	735a      	strb	r2, [r3, #13]
 801cf26:	e00f      	b.n	801cf48 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801cf28:	693b      	ldr	r3, [r7, #16]
 801cf2a:	2206      	movs	r2, #6
 801cf2c:	4930      	ldr	r1, [pc, #192]	; (801cff0 <ethernet_input+0x124>)
 801cf2e:	4618      	mov	r0, r3
 801cf30:	f002 fe4c 	bl	801fbcc <memcmp>
 801cf34:	4603      	mov	r3, r0
 801cf36:	2b00      	cmp	r3, #0
 801cf38:	d106      	bne.n	801cf48 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801cf3a:	687b      	ldr	r3, [r7, #4]
 801cf3c:	7b5b      	ldrb	r3, [r3, #13]
 801cf3e:	f043 0308 	orr.w	r3, r3, #8
 801cf42:	b2da      	uxtb	r2, r3
 801cf44:	687b      	ldr	r3, [r7, #4]
 801cf46:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801cf48:	89fb      	ldrh	r3, [r7, #14]
 801cf4a:	2b08      	cmp	r3, #8
 801cf4c:	d003      	beq.n	801cf56 <ethernet_input+0x8a>
 801cf4e:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801cf52:	d01e      	beq.n	801cf92 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801cf54:	e044      	b.n	801cfe0 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801cf56:	683b      	ldr	r3, [r7, #0]
 801cf58:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801cf5c:	f003 0308 	and.w	r3, r3, #8
 801cf60:	2b00      	cmp	r3, #0
 801cf62:	d038      	beq.n	801cfd6 <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 801cf64:	687b      	ldr	r3, [r7, #4]
 801cf66:	895b      	ldrh	r3, [r3, #10]
 801cf68:	461a      	mov	r2, r3
 801cf6a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801cf6e:	429a      	cmp	r2, r3
 801cf70:	db33      	blt.n	801cfda <ethernet_input+0x10e>
 801cf72:	8afb      	ldrh	r3, [r7, #22]
 801cf74:	425b      	negs	r3, r3
 801cf76:	b29b      	uxth	r3, r3
 801cf78:	b21b      	sxth	r3, r3
 801cf7a:	4619      	mov	r1, r3
 801cf7c:	6878      	ldr	r0, [r7, #4]
 801cf7e:	f7f7 fdbf 	bl	8014b00 <pbuf_header>
 801cf82:	4603      	mov	r3, r0
 801cf84:	2b00      	cmp	r3, #0
 801cf86:	d128      	bne.n	801cfda <ethernet_input+0x10e>
        ip4_input(p, netif);
 801cf88:	6839      	ldr	r1, [r7, #0]
 801cf8a:	6878      	ldr	r0, [r7, #4]
 801cf8c:	f7fe ff80 	bl	801be90 <ip4_input>
      break;
 801cf90:	e01d      	b.n	801cfce <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801cf92:	683b      	ldr	r3, [r7, #0]
 801cf94:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801cf98:	f003 0308 	and.w	r3, r3, #8
 801cf9c:	2b00      	cmp	r3, #0
 801cf9e:	d01e      	beq.n	801cfde <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 801cfa0:	687b      	ldr	r3, [r7, #4]
 801cfa2:	895b      	ldrh	r3, [r3, #10]
 801cfa4:	461a      	mov	r2, r3
 801cfa6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801cfaa:	429a      	cmp	r2, r3
 801cfac:	db15      	blt.n	801cfda <ethernet_input+0x10e>
 801cfae:	8afb      	ldrh	r3, [r7, #22]
 801cfb0:	425b      	negs	r3, r3
 801cfb2:	b29b      	uxth	r3, r3
 801cfb4:	b21b      	sxth	r3, r3
 801cfb6:	4619      	mov	r1, r3
 801cfb8:	6878      	ldr	r0, [r7, #4]
 801cfba:	f7f7 fda1 	bl	8014b00 <pbuf_header>
 801cfbe:	4603      	mov	r3, r0
 801cfc0:	2b00      	cmp	r3, #0
 801cfc2:	d10a      	bne.n	801cfda <ethernet_input+0x10e>
        etharp_input(p, netif);
 801cfc4:	6839      	ldr	r1, [r7, #0]
 801cfc6:	6878      	ldr	r0, [r7, #4]
 801cfc8:	f7fe f94e 	bl	801b268 <etharp_input>
      break;
 801cfcc:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801cfce:	2300      	movs	r3, #0
 801cfd0:	e00a      	b.n	801cfe8 <ethernet_input+0x11c>
    goto free_and_return;
 801cfd2:	bf00      	nop
 801cfd4:	e004      	b.n	801cfe0 <ethernet_input+0x114>
        goto free_and_return;
 801cfd6:	bf00      	nop
 801cfd8:	e002      	b.n	801cfe0 <ethernet_input+0x114>

free_and_return:
 801cfda:	bf00      	nop
 801cfdc:	e000      	b.n	801cfe0 <ethernet_input+0x114>
        goto free_and_return;
 801cfde:	bf00      	nop
  pbuf_free(p);
 801cfe0:	6878      	ldr	r0, [r7, #4]
 801cfe2:	f7f7 fdb1 	bl	8014b48 <pbuf_free>
  return ERR_OK;
 801cfe6:	2300      	movs	r3, #0
}
 801cfe8:	4618      	mov	r0, r3
 801cfea:	3718      	adds	r7, #24
 801cfec:	46bd      	mov	sp, r7
 801cfee:	bd80      	pop	{r7, pc}
 801cff0:	080241c4 	.word	0x080241c4

0801cff4 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 801cff4:	b580      	push	{r7, lr}
 801cff6:	b086      	sub	sp, #24
 801cff8:	af00      	add	r7, sp, #0
 801cffa:	60f8      	str	r0, [r7, #12]
 801cffc:	60b9      	str	r1, [r7, #8]
 801cffe:	607a      	str	r2, [r7, #4]
 801d000:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801d002:	8c3b      	ldrh	r3, [r7, #32]
 801d004:	4618      	mov	r0, r3
 801d006:	f7f6 fc05 	bl	8013814 <lwip_htons>
 801d00a:	4603      	mov	r3, r0
 801d00c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 801d00e:	210e      	movs	r1, #14
 801d010:	68b8      	ldr	r0, [r7, #8]
 801d012:	f7f7 fd75 	bl	8014b00 <pbuf_header>
 801d016:	4603      	mov	r3, r0
 801d018:	2b00      	cmp	r3, #0
 801d01a:	d125      	bne.n	801d068 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 801d01c:	68bb      	ldr	r3, [r7, #8]
 801d01e:	685b      	ldr	r3, [r3, #4]
 801d020:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801d022:	693b      	ldr	r3, [r7, #16]
 801d024:	8afa      	ldrh	r2, [r7, #22]
 801d026:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 801d028:	693b      	ldr	r3, [r7, #16]
 801d02a:	2206      	movs	r2, #6
 801d02c:	6839      	ldr	r1, [r7, #0]
 801d02e:	4618      	mov	r0, r3
 801d030:	f002 fddb 	bl	801fbea <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 801d034:	693b      	ldr	r3, [r7, #16]
 801d036:	3306      	adds	r3, #6
 801d038:	2206      	movs	r2, #6
 801d03a:	6879      	ldr	r1, [r7, #4]
 801d03c:	4618      	mov	r0, r3
 801d03e:	f002 fdd4 	bl	801fbea <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801d042:	68fb      	ldr	r3, [r7, #12]
 801d044:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801d048:	2b06      	cmp	r3, #6
 801d04a:	d006      	beq.n	801d05a <ethernet_output+0x66>
 801d04c:	4b0a      	ldr	r3, [pc, #40]	; (801d078 <ethernet_output+0x84>)
 801d04e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801d052:	490a      	ldr	r1, [pc, #40]	; (801d07c <ethernet_output+0x88>)
 801d054:	480a      	ldr	r0, [pc, #40]	; (801d080 <ethernet_output+0x8c>)
 801d056:	f002 fe83 	bl	801fd60 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801d05a:	68fb      	ldr	r3, [r7, #12]
 801d05c:	699b      	ldr	r3, [r3, #24]
 801d05e:	68b9      	ldr	r1, [r7, #8]
 801d060:	68f8      	ldr	r0, [r7, #12]
 801d062:	4798      	blx	r3
 801d064:	4603      	mov	r3, r0
 801d066:	e002      	b.n	801d06e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801d068:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801d06a:	f06f 0301 	mvn.w	r3, #1
}
 801d06e:	4618      	mov	r0, r3
 801d070:	3718      	adds	r7, #24
 801d072:	46bd      	mov	sp, r7
 801d074:	bd80      	pop	{r7, pc}
 801d076:	bf00      	nop
 801d078:	08023edc 	.word	0x08023edc
 801d07c:	08023f14 	.word	0x08023f14
 801d080:	08023f48 	.word	0x08023f48

0801d084 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801d084:	b580      	push	{r7, lr}
 801d086:	b086      	sub	sp, #24
 801d088:	af00      	add	r7, sp, #0
 801d08a:	6078      	str	r0, [r7, #4]
 801d08c:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801d08e:	683b      	ldr	r3, [r7, #0]
 801d090:	60bb      	str	r3, [r7, #8]
 801d092:	2304      	movs	r3, #4
 801d094:	60fb      	str	r3, [r7, #12]
 801d096:	2300      	movs	r3, #0
 801d098:	613b      	str	r3, [r7, #16]
 801d09a:	2300      	movs	r3, #0
 801d09c:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801d09e:	f107 0308 	add.w	r3, r7, #8
 801d0a2:	2100      	movs	r1, #0
 801d0a4:	4618      	mov	r0, r3
 801d0a6:	f7f0 fe66 	bl	800dd76 <osMessageCreate>
 801d0aa:	4602      	mov	r2, r0
 801d0ac:	687b      	ldr	r3, [r7, #4]
 801d0ae:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801d0b0:	687b      	ldr	r3, [r7, #4]
 801d0b2:	681b      	ldr	r3, [r3, #0]
 801d0b4:	2b00      	cmp	r3, #0
 801d0b6:	d102      	bne.n	801d0be <sys_mbox_new+0x3a>
    return ERR_MEM;
 801d0b8:	f04f 33ff 	mov.w	r3, #4294967295
 801d0bc:	e000      	b.n	801d0c0 <sys_mbox_new+0x3c>

  return ERR_OK;
 801d0be:	2300      	movs	r3, #0
}
 801d0c0:	4618      	mov	r0, r3
 801d0c2:	3718      	adds	r7, #24
 801d0c4:	46bd      	mov	sp, r7
 801d0c6:	bd80      	pop	{r7, pc}

0801d0c8 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801d0c8:	b580      	push	{r7, lr}
 801d0ca:	b082      	sub	sp, #8
 801d0cc:	af00      	add	r7, sp, #0
 801d0ce:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801d0d0:	687b      	ldr	r3, [r7, #4]
 801d0d2:	681b      	ldr	r3, [r3, #0]
 801d0d4:	4618      	mov	r0, r3
 801d0d6:	f7f0 ff2b 	bl	800df30 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801d0da:	687b      	ldr	r3, [r7, #4]
 801d0dc:	681b      	ldr	r3, [r3, #0]
 801d0de:	4618      	mov	r0, r3
 801d0e0:	f7f0 ff3c 	bl	800df5c <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801d0e4:	bf00      	nop
 801d0e6:	3708      	adds	r7, #8
 801d0e8:	46bd      	mov	sp, r7
 801d0ea:	bd80      	pop	{r7, pc}

0801d0ec <sys_mbox_post>:

/*-----------------------------------------------------------------------------------*/
//   Posts the "msg" to the mailbox.
void sys_mbox_post(sys_mbox_t *mbox, void *data)
{
 801d0ec:	b580      	push	{r7, lr}
 801d0ee:	b082      	sub	sp, #8
 801d0f0:	af00      	add	r7, sp, #0
 801d0f2:	6078      	str	r0, [r7, #4]
 801d0f4:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  while(osMessagePut(*mbox, (uint32_t)data, osWaitForever) != osOK);
 801d0f6:	bf00      	nop
 801d0f8:	687b      	ldr	r3, [r7, #4]
 801d0fa:	681b      	ldr	r3, [r3, #0]
 801d0fc:	6839      	ldr	r1, [r7, #0]
 801d0fe:	f04f 32ff 	mov.w	r2, #4294967295
 801d102:	4618      	mov	r0, r3
 801d104:	f7f0 fe60 	bl	800ddc8 <osMessagePut>
 801d108:	4603      	mov	r3, r0
 801d10a:	2b00      	cmp	r3, #0
 801d10c:	d1f4      	bne.n	801d0f8 <sys_mbox_post+0xc>
#else
  while(osMessageQueuePut(*mbox, &data, 0, osWaitForever) != osOK);
#endif
}
 801d10e:	bf00      	nop
 801d110:	3708      	adds	r7, #8
 801d112:	46bd      	mov	sp, r7
 801d114:	bd80      	pop	{r7, pc}

0801d116 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801d116:	b580      	push	{r7, lr}
 801d118:	b084      	sub	sp, #16
 801d11a:	af00      	add	r7, sp, #0
 801d11c:	6078      	str	r0, [r7, #4]
 801d11e:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801d120:	687b      	ldr	r3, [r7, #4]
 801d122:	681b      	ldr	r3, [r3, #0]
 801d124:	6839      	ldr	r1, [r7, #0]
 801d126:	2200      	movs	r2, #0
 801d128:	4618      	mov	r0, r3
 801d12a:	f7f0 fe4d 	bl	800ddc8 <osMessagePut>
 801d12e:	4603      	mov	r3, r0
 801d130:	2b00      	cmp	r3, #0
 801d132:	d102      	bne.n	801d13a <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801d134:	2300      	movs	r3, #0
 801d136:	73fb      	strb	r3, [r7, #15]
 801d138:	e001      	b.n	801d13e <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801d13a:	23ff      	movs	r3, #255	; 0xff
 801d13c:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801d13e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801d142:	4618      	mov	r0, r3
 801d144:	3710      	adds	r7, #16
 801d146:	46bd      	mov	sp, r7
 801d148:	bd80      	pop	{r7, pc}

0801d14a <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801d14a:	b580      	push	{r7, lr}
 801d14c:	b08c      	sub	sp, #48	; 0x30
 801d14e:	af00      	add	r7, sp, #0
 801d150:	61f8      	str	r0, [r7, #28]
 801d152:	61b9      	str	r1, [r7, #24]
 801d154:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801d156:	f7f0 fc24 	bl	800d9a2 <osKernelSysTick>
 801d15a:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801d15c:	697b      	ldr	r3, [r7, #20]
 801d15e:	2b00      	cmp	r3, #0
 801d160:	d017      	beq.n	801d192 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801d162:	69fb      	ldr	r3, [r7, #28]
 801d164:	6819      	ldr	r1, [r3, #0]
 801d166:	f107 0320 	add.w	r3, r7, #32
 801d16a:	697a      	ldr	r2, [r7, #20]
 801d16c:	4618      	mov	r0, r3
 801d16e:	f7f0 fe6b 	bl	800de48 <osMessageGet>

    if(event.status == osEventMessage)
 801d172:	6a3b      	ldr	r3, [r7, #32]
 801d174:	2b10      	cmp	r3, #16
 801d176:	d109      	bne.n	801d18c <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801d178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d17a:	461a      	mov	r2, r3
 801d17c:	69bb      	ldr	r3, [r7, #24]
 801d17e:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801d180:	f7f0 fc0f 	bl	800d9a2 <osKernelSysTick>
 801d184:	4602      	mov	r2, r0
 801d186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d188:	1ad3      	subs	r3, r2, r3
 801d18a:	e019      	b.n	801d1c0 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801d18c:	f04f 33ff 	mov.w	r3, #4294967295
 801d190:	e016      	b.n	801d1c0 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801d192:	69fb      	ldr	r3, [r7, #28]
 801d194:	6819      	ldr	r1, [r3, #0]
 801d196:	463b      	mov	r3, r7
 801d198:	f04f 32ff 	mov.w	r2, #4294967295
 801d19c:	4618      	mov	r0, r3
 801d19e:	f7f0 fe53 	bl	800de48 <osMessageGet>
 801d1a2:	f107 0320 	add.w	r3, r7, #32
 801d1a6:	463a      	mov	r2, r7
 801d1a8:	ca07      	ldmia	r2, {r0, r1, r2}
 801d1aa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801d1ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1b0:	461a      	mov	r2, r3
 801d1b2:	69bb      	ldr	r3, [r7, #24]
 801d1b4:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801d1b6:	f7f0 fbf4 	bl	800d9a2 <osKernelSysTick>
 801d1ba:	4602      	mov	r2, r0
 801d1bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d1be:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801d1c0:	4618      	mov	r0, r3
 801d1c2:	3730      	adds	r7, #48	; 0x30
 801d1c4:	46bd      	mov	sp, r7
 801d1c6:	bd80      	pop	{r7, pc}

0801d1c8 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801d1c8:	b580      	push	{r7, lr}
 801d1ca:	b086      	sub	sp, #24
 801d1cc:	af00      	add	r7, sp, #0
 801d1ce:	6078      	str	r0, [r7, #4]
 801d1d0:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801d1d2:	687b      	ldr	r3, [r7, #4]
 801d1d4:	6819      	ldr	r1, [r3, #0]
 801d1d6:	f107 030c 	add.w	r3, r7, #12
 801d1da:	2200      	movs	r2, #0
 801d1dc:	4618      	mov	r0, r3
 801d1de:	f7f0 fe33 	bl	800de48 <osMessageGet>

  if(event.status == osEventMessage)
 801d1e2:	68fb      	ldr	r3, [r7, #12]
 801d1e4:	2b10      	cmp	r3, #16
 801d1e6:	d105      	bne.n	801d1f4 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801d1e8:	693b      	ldr	r3, [r7, #16]
 801d1ea:	461a      	mov	r2, r3
 801d1ec:	683b      	ldr	r3, [r7, #0]
 801d1ee:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801d1f0:	2300      	movs	r3, #0
 801d1f2:	e001      	b.n	801d1f8 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801d1f4:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801d1f8:	4618      	mov	r0, r3
 801d1fa:	3718      	adds	r7, #24
 801d1fc:	46bd      	mov	sp, r7
 801d1fe:	bd80      	pop	{r7, pc}

0801d200 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801d200:	b480      	push	{r7}
 801d202:	b083      	sub	sp, #12
 801d204:	af00      	add	r7, sp, #0
 801d206:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801d208:	687b      	ldr	r3, [r7, #4]
 801d20a:	681b      	ldr	r3, [r3, #0]
 801d20c:	2b00      	cmp	r3, #0
 801d20e:	d101      	bne.n	801d214 <sys_mbox_valid+0x14>
    return 0;
 801d210:	2300      	movs	r3, #0
 801d212:	e000      	b.n	801d216 <sys_mbox_valid+0x16>
  else
    return 1;
 801d214:	2301      	movs	r3, #1
}
 801d216:	4618      	mov	r0, r3
 801d218:	370c      	adds	r7, #12
 801d21a:	46bd      	mov	sp, r7
 801d21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d220:	4770      	bx	lr

0801d222 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801d222:	b480      	push	{r7}
 801d224:	b083      	sub	sp, #12
 801d226:	af00      	add	r7, sp, #0
 801d228:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801d22a:	687b      	ldr	r3, [r7, #4]
 801d22c:	2200      	movs	r2, #0
 801d22e:	601a      	str	r2, [r3, #0]
}
 801d230:	bf00      	nop
 801d232:	370c      	adds	r7, #12
 801d234:	46bd      	mov	sp, r7
 801d236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d23a:	4770      	bx	lr

0801d23c <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801d23c:	b580      	push	{r7, lr}
 801d23e:	b084      	sub	sp, #16
 801d240:	af00      	add	r7, sp, #0
 801d242:	6078      	str	r0, [r7, #4]
 801d244:	460b      	mov	r3, r1
 801d246:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801d248:	2300      	movs	r3, #0
 801d24a:	60bb      	str	r3, [r7, #8]
 801d24c:	2300      	movs	r3, #0
 801d24e:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801d250:	f107 0308 	add.w	r3, r7, #8
 801d254:	2101      	movs	r1, #1
 801d256:	4618      	mov	r0, r3
 801d258:	f7f0 fcc2 	bl	800dbe0 <osSemaphoreCreate>
 801d25c:	4602      	mov	r2, r0
 801d25e:	687b      	ldr	r3, [r7, #4]
 801d260:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801d262:	687b      	ldr	r3, [r7, #4]
 801d264:	681b      	ldr	r3, [r3, #0]
 801d266:	2b00      	cmp	r3, #0
 801d268:	d102      	bne.n	801d270 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801d26a:	f04f 33ff 	mov.w	r3, #4294967295
 801d26e:	e009      	b.n	801d284 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801d270:	78fb      	ldrb	r3, [r7, #3]
 801d272:	2b00      	cmp	r3, #0
 801d274:	d105      	bne.n	801d282 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801d276:	687b      	ldr	r3, [r7, #4]
 801d278:	681b      	ldr	r3, [r3, #0]
 801d27a:	2100      	movs	r1, #0
 801d27c:	4618      	mov	r0, r3
 801d27e:	f7f0 fce3 	bl	800dc48 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801d282:	2300      	movs	r3, #0
}
 801d284:	4618      	mov	r0, r3
 801d286:	3710      	adds	r7, #16
 801d288:	46bd      	mov	sp, r7
 801d28a:	bd80      	pop	{r7, pc}

0801d28c <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801d28c:	b580      	push	{r7, lr}
 801d28e:	b084      	sub	sp, #16
 801d290:	af00      	add	r7, sp, #0
 801d292:	6078      	str	r0, [r7, #4]
 801d294:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801d296:	f7f0 fb84 	bl	800d9a2 <osKernelSysTick>
 801d29a:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801d29c:	683b      	ldr	r3, [r7, #0]
 801d29e:	2b00      	cmp	r3, #0
 801d2a0:	d011      	beq.n	801d2c6 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801d2a2:	687b      	ldr	r3, [r7, #4]
 801d2a4:	681b      	ldr	r3, [r3, #0]
 801d2a6:	6839      	ldr	r1, [r7, #0]
 801d2a8:	4618      	mov	r0, r3
 801d2aa:	f7f0 fccd 	bl	800dc48 <osSemaphoreWait>
 801d2ae:	4603      	mov	r3, r0
 801d2b0:	2b00      	cmp	r3, #0
 801d2b2:	d105      	bne.n	801d2c0 <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801d2b4:	f7f0 fb75 	bl	800d9a2 <osKernelSysTick>
 801d2b8:	4602      	mov	r2, r0
 801d2ba:	68fb      	ldr	r3, [r7, #12]
 801d2bc:	1ad3      	subs	r3, r2, r3
 801d2be:	e012      	b.n	801d2e6 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801d2c0:	f04f 33ff 	mov.w	r3, #4294967295
 801d2c4:	e00f      	b.n	801d2e6 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801d2c6:	bf00      	nop
 801d2c8:	687b      	ldr	r3, [r7, #4]
 801d2ca:	681b      	ldr	r3, [r3, #0]
 801d2cc:	f04f 31ff 	mov.w	r1, #4294967295
 801d2d0:	4618      	mov	r0, r3
 801d2d2:	f7f0 fcb9 	bl	800dc48 <osSemaphoreWait>
 801d2d6:	4603      	mov	r3, r0
 801d2d8:	2b00      	cmp	r3, #0
 801d2da:	d1f5      	bne.n	801d2c8 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801d2dc:	f7f0 fb61 	bl	800d9a2 <osKernelSysTick>
 801d2e0:	4602      	mov	r2, r0
 801d2e2:	68fb      	ldr	r3, [r7, #12]
 801d2e4:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801d2e6:	4618      	mov	r0, r3
 801d2e8:	3710      	adds	r7, #16
 801d2ea:	46bd      	mov	sp, r7
 801d2ec:	bd80      	pop	{r7, pc}

0801d2ee <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801d2ee:	b580      	push	{r7, lr}
 801d2f0:	b082      	sub	sp, #8
 801d2f2:	af00      	add	r7, sp, #0
 801d2f4:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801d2f6:	687b      	ldr	r3, [r7, #4]
 801d2f8:	681b      	ldr	r3, [r3, #0]
 801d2fa:	4618      	mov	r0, r3
 801d2fc:	f7f0 fcf2 	bl	800dce4 <osSemaphoreRelease>
}
 801d300:	bf00      	nop
 801d302:	3708      	adds	r7, #8
 801d304:	46bd      	mov	sp, r7
 801d306:	bd80      	pop	{r7, pc}

0801d308 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801d308:	b580      	push	{r7, lr}
 801d30a:	b082      	sub	sp, #8
 801d30c:	af00      	add	r7, sp, #0
 801d30e:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801d310:	687b      	ldr	r3, [r7, #4]
 801d312:	681b      	ldr	r3, [r3, #0]
 801d314:	4618      	mov	r0, r3
 801d316:	f7f0 fd1b 	bl	800dd50 <osSemaphoreDelete>
}
 801d31a:	bf00      	nop
 801d31c:	3708      	adds	r7, #8
 801d31e:	46bd      	mov	sp, r7
 801d320:	bd80      	pop	{r7, pc}

0801d322 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801d322:	b480      	push	{r7}
 801d324:	b083      	sub	sp, #12
 801d326:	af00      	add	r7, sp, #0
 801d328:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801d32a:	687b      	ldr	r3, [r7, #4]
 801d32c:	681b      	ldr	r3, [r3, #0]
 801d32e:	2b00      	cmp	r3, #0
 801d330:	d101      	bne.n	801d336 <sys_sem_valid+0x14>
    return 0;
 801d332:	2300      	movs	r3, #0
 801d334:	e000      	b.n	801d338 <sys_sem_valid+0x16>
  else
    return 1;
 801d336:	2301      	movs	r3, #1
}
 801d338:	4618      	mov	r0, r3
 801d33a:	370c      	adds	r7, #12
 801d33c:	46bd      	mov	sp, r7
 801d33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d342:	4770      	bx	lr

0801d344 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801d344:	b480      	push	{r7}
 801d346:	b083      	sub	sp, #12
 801d348:	af00      	add	r7, sp, #0
 801d34a:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801d34c:	687b      	ldr	r3, [r7, #4]
 801d34e:	2200      	movs	r2, #0
 801d350:	601a      	str	r2, [r3, #0]
}
 801d352:	bf00      	nop
 801d354:	370c      	adds	r7, #12
 801d356:	46bd      	mov	sp, r7
 801d358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d35c:	4770      	bx	lr
	...

0801d360 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801d360:	b580      	push	{r7, lr}
 801d362:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801d364:	4803      	ldr	r0, [pc, #12]	; (801d374 <sys_init+0x14>)
 801d366:	f7f0 fb9f 	bl	800daa8 <osMutexCreate>
 801d36a:	4602      	mov	r2, r0
 801d36c:	4b02      	ldr	r3, [pc, #8]	; (801d378 <sys_init+0x18>)
 801d36e:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801d370:	bf00      	nop
 801d372:	bd80      	pop	{r7, pc}
 801d374:	080241d4 	.word	0x080241d4
 801d378:	200161fc 	.word	0x200161fc

0801d37c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801d37c:	b580      	push	{r7, lr}
 801d37e:	b084      	sub	sp, #16
 801d380:	af00      	add	r7, sp, #0
 801d382:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801d384:	2300      	movs	r3, #0
 801d386:	60bb      	str	r3, [r7, #8]
 801d388:	2300      	movs	r3, #0
 801d38a:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801d38c:	f107 0308 	add.w	r3, r7, #8
 801d390:	4618      	mov	r0, r3
 801d392:	f7f0 fb89 	bl	800daa8 <osMutexCreate>
 801d396:	4602      	mov	r2, r0
 801d398:	687b      	ldr	r3, [r7, #4]
 801d39a:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801d39c:	687b      	ldr	r3, [r7, #4]
 801d39e:	681b      	ldr	r3, [r3, #0]
 801d3a0:	2b00      	cmp	r3, #0
 801d3a2:	d102      	bne.n	801d3aa <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801d3a4:	f04f 33ff 	mov.w	r3, #4294967295
 801d3a8:	e000      	b.n	801d3ac <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801d3aa:	2300      	movs	r3, #0
}
 801d3ac:	4618      	mov	r0, r3
 801d3ae:	3710      	adds	r7, #16
 801d3b0:	46bd      	mov	sp, r7
 801d3b2:	bd80      	pop	{r7, pc}

0801d3b4 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801d3b4:	b580      	push	{r7, lr}
 801d3b6:	b082      	sub	sp, #8
 801d3b8:	af00      	add	r7, sp, #0
 801d3ba:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801d3bc:	687b      	ldr	r3, [r7, #4]
 801d3be:	681b      	ldr	r3, [r3, #0]
 801d3c0:	f04f 31ff 	mov.w	r1, #4294967295
 801d3c4:	4618      	mov	r0, r3
 801d3c6:	f7f0 fb87 	bl	800dad8 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801d3ca:	bf00      	nop
 801d3cc:	3708      	adds	r7, #8
 801d3ce:	46bd      	mov	sp, r7
 801d3d0:	bd80      	pop	{r7, pc}

0801d3d2 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801d3d2:	b580      	push	{r7, lr}
 801d3d4:	b082      	sub	sp, #8
 801d3d6:	af00      	add	r7, sp, #0
 801d3d8:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801d3da:	687b      	ldr	r3, [r7, #4]
 801d3dc:	681b      	ldr	r3, [r3, #0]
 801d3de:	4618      	mov	r0, r3
 801d3e0:	f7f0 fbc8 	bl	800db74 <osMutexRelease>
}
 801d3e4:	bf00      	nop
 801d3e6:	3708      	adds	r7, #8
 801d3e8:	46bd      	mov	sp, r7
 801d3ea:	bd80      	pop	{r7, pc}

0801d3ec <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801d3ec:	b580      	push	{r7, lr}
 801d3ee:	b08c      	sub	sp, #48	; 0x30
 801d3f0:	af00      	add	r7, sp, #0
 801d3f2:	60f8      	str	r0, [r7, #12]
 801d3f4:	60b9      	str	r1, [r7, #8]
 801d3f6:	607a      	str	r2, [r7, #4]
 801d3f8:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801d3fa:	f107 0314 	add.w	r3, r7, #20
 801d3fe:	2200      	movs	r2, #0
 801d400:	601a      	str	r2, [r3, #0]
 801d402:	605a      	str	r2, [r3, #4]
 801d404:	609a      	str	r2, [r3, #8]
 801d406:	60da      	str	r2, [r3, #12]
 801d408:	611a      	str	r2, [r3, #16]
 801d40a:	615a      	str	r2, [r3, #20]
 801d40c:	619a      	str	r2, [r3, #24]
 801d40e:	68fb      	ldr	r3, [r7, #12]
 801d410:	617b      	str	r3, [r7, #20]
 801d412:	68bb      	ldr	r3, [r7, #8]
 801d414:	61bb      	str	r3, [r7, #24]
 801d416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801d418:	b21b      	sxth	r3, r3
 801d41a:	83bb      	strh	r3, [r7, #28]
 801d41c:	683b      	ldr	r3, [r7, #0]
 801d41e:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 801d420:	f107 0314 	add.w	r3, r7, #20
 801d424:	6879      	ldr	r1, [r7, #4]
 801d426:	4618      	mov	r0, r3
 801d428:	f7f0 facb 	bl	800d9c2 <osThreadCreate>
 801d42c:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801d42e:	4618      	mov	r0, r3
 801d430:	3730      	adds	r7, #48	; 0x30
 801d432:	46bd      	mov	sp, r7
 801d434:	bd80      	pop	{r7, pc}
	...

0801d438 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801d438:	b580      	push	{r7, lr}
 801d43a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801d43c:	4b04      	ldr	r3, [pc, #16]	; (801d450 <sys_arch_protect+0x18>)
 801d43e:	681b      	ldr	r3, [r3, #0]
 801d440:	f04f 31ff 	mov.w	r1, #4294967295
 801d444:	4618      	mov	r0, r3
 801d446:	f7f0 fb47 	bl	800dad8 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801d44a:	2301      	movs	r3, #1
}
 801d44c:	4618      	mov	r0, r3
 801d44e:	bd80      	pop	{r7, pc}
 801d450:	200161fc 	.word	0x200161fc

0801d454 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801d454:	b580      	push	{r7, lr}
 801d456:	b082      	sub	sp, #8
 801d458:	af00      	add	r7, sp, #0
 801d45a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801d45c:	4b04      	ldr	r3, [pc, #16]	; (801d470 <sys_arch_unprotect+0x1c>)
 801d45e:	681b      	ldr	r3, [r3, #0]
 801d460:	4618      	mov	r0, r3
 801d462:	f7f0 fb87 	bl	800db74 <osMutexRelease>
}
 801d466:	bf00      	nop
 801d468:	3708      	adds	r7, #8
 801d46a:	46bd      	mov	sp, r7
 801d46c:	bd80      	pop	{r7, pc}
 801d46e:	bf00      	nop
 801d470:	200161fc 	.word	0x200161fc

0801d474 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 801d474:	b580      	push	{r7, lr}
 801d476:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 801d478:	4803      	ldr	r0, [pc, #12]	; (801d488 <_cbSendSystemDesc+0x14>)
 801d47a:	f001 fb4b 	bl	801eb14 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 801d47e:	4803      	ldr	r0, [pc, #12]	; (801d48c <_cbSendSystemDesc+0x18>)
 801d480:	f001 fb48 	bl	801eb14 <SEGGER_SYSVIEW_SendSysDesc>
}
 801d484:	bf00      	nop
 801d486:	bd80      	pop	{r7, pc}
 801d488:	08023f70 	.word	0x08023f70
 801d48c:	08023fb4 	.word	0x08023fb4

0801d490 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 801d490:	b580      	push	{r7, lr}
 801d492:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 801d494:	4b06      	ldr	r3, [pc, #24]	; (801d4b0 <SEGGER_SYSVIEW_Conf+0x20>)
 801d496:	6818      	ldr	r0, [r3, #0]
 801d498:	4b05      	ldr	r3, [pc, #20]	; (801d4b0 <SEGGER_SYSVIEW_Conf+0x20>)
 801d49a:	6819      	ldr	r1, [r3, #0]
 801d49c:	4b05      	ldr	r3, [pc, #20]	; (801d4b4 <SEGGER_SYSVIEW_Conf+0x24>)
 801d49e:	4a06      	ldr	r2, [pc, #24]	; (801d4b8 <SEGGER_SYSVIEW_Conf+0x28>)
 801d4a0:	f000 fe0a 	bl	801e0b8 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 801d4a4:	4805      	ldr	r0, [pc, #20]	; (801d4bc <SEGGER_SYSVIEW_Conf+0x2c>)
 801d4a6:	f000 fe45 	bl	801e134 <SEGGER_SYSVIEW_SetRAMBase>
}
 801d4aa:	bf00      	nop
 801d4ac:	bd80      	pop	{r7, pc}
 801d4ae:	bf00      	nop
 801d4b0:	20000000 	.word	0x20000000
 801d4b4:	0801d475 	.word	0x0801d475
 801d4b8:	080241dc 	.word	0x080241dc
 801d4bc:	20020000 	.word	0x20020000

0801d4c0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 801d4c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801d4c2:	b085      	sub	sp, #20
 801d4c4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 801d4c6:	2300      	movs	r3, #0
 801d4c8:	607b      	str	r3, [r7, #4]
 801d4ca:	e034      	b.n	801d536 <_cbSendTaskList+0x76>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 801d4cc:	491e      	ldr	r1, [pc, #120]	; (801d548 <_cbSendTaskList+0x88>)
 801d4ce:	687a      	ldr	r2, [r7, #4]
 801d4d0:	4613      	mov	r3, r2
 801d4d2:	009b      	lsls	r3, r3, #2
 801d4d4:	4413      	add	r3, r2
 801d4d6:	009b      	lsls	r3, r3, #2
 801d4d8:	440b      	add	r3, r1
 801d4da:	6818      	ldr	r0, [r3, #0]
 801d4dc:	491a      	ldr	r1, [pc, #104]	; (801d548 <_cbSendTaskList+0x88>)
 801d4de:	687a      	ldr	r2, [r7, #4]
 801d4e0:	4613      	mov	r3, r2
 801d4e2:	009b      	lsls	r3, r3, #2
 801d4e4:	4413      	add	r3, r2
 801d4e6:	009b      	lsls	r3, r3, #2
 801d4e8:	440b      	add	r3, r1
 801d4ea:	3304      	adds	r3, #4
 801d4ec:	681c      	ldr	r4, [r3, #0]
 801d4ee:	4916      	ldr	r1, [pc, #88]	; (801d548 <_cbSendTaskList+0x88>)
 801d4f0:	687a      	ldr	r2, [r7, #4]
 801d4f2:	4613      	mov	r3, r2
 801d4f4:	009b      	lsls	r3, r3, #2
 801d4f6:	4413      	add	r3, r2
 801d4f8:	009b      	lsls	r3, r3, #2
 801d4fa:	440b      	add	r3, r1
 801d4fc:	3308      	adds	r3, #8
 801d4fe:	681d      	ldr	r5, [r3, #0]
 801d500:	4911      	ldr	r1, [pc, #68]	; (801d548 <_cbSendTaskList+0x88>)
 801d502:	687a      	ldr	r2, [r7, #4]
 801d504:	4613      	mov	r3, r2
 801d506:	009b      	lsls	r3, r3, #2
 801d508:	4413      	add	r3, r2
 801d50a:	009b      	lsls	r3, r3, #2
 801d50c:	440b      	add	r3, r1
 801d50e:	330c      	adds	r3, #12
 801d510:	681e      	ldr	r6, [r3, #0]
 801d512:	490d      	ldr	r1, [pc, #52]	; (801d548 <_cbSendTaskList+0x88>)
 801d514:	687a      	ldr	r2, [r7, #4]
 801d516:	4613      	mov	r3, r2
 801d518:	009b      	lsls	r3, r3, #2
 801d51a:	4413      	add	r3, r2
 801d51c:	009b      	lsls	r3, r3, #2
 801d51e:	440b      	add	r3, r1
 801d520:	3310      	adds	r3, #16
 801d522:	681b      	ldr	r3, [r3, #0]
 801d524:	9300      	str	r3, [sp, #0]
 801d526:	4633      	mov	r3, r6
 801d528:	462a      	mov	r2, r5
 801d52a:	4621      	mov	r1, r4
 801d52c:	f000 f970 	bl	801d810 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 801d530:	687b      	ldr	r3, [r7, #4]
 801d532:	3301      	adds	r3, #1
 801d534:	607b      	str	r3, [r7, #4]
 801d536:	4b05      	ldr	r3, [pc, #20]	; (801d54c <_cbSendTaskList+0x8c>)
 801d538:	681b      	ldr	r3, [r3, #0]
 801d53a:	687a      	ldr	r2, [r7, #4]
 801d53c:	429a      	cmp	r2, r3
 801d53e:	d3c5      	bcc.n	801d4cc <_cbSendTaskList+0xc>
  }
}
 801d540:	bf00      	nop
 801d542:	370c      	adds	r7, #12
 801d544:	46bd      	mov	sp, r7
 801d546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d548:	2000cc54 	.word	0x2000cc54
 801d54c:	2000ccf4 	.word	0x2000ccf4

0801d550 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 801d550:	b5f0      	push	{r4, r5, r6, r7, lr}
 801d552:	b083      	sub	sp, #12
 801d554:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 801d556:	f7f2 fb8d 	bl	800fc74 <xTaskGetTickCountFromISR>
 801d55a:	4603      	mov	r3, r0
 801d55c:	f04f 0400 	mov.w	r4, #0
 801d560:	e9c7 3400 	strd	r3, r4, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 801d564:	e9d7 5600 	ldrd	r5, r6, [r7]
 801d568:	462b      	mov	r3, r5
 801d56a:	4634      	mov	r4, r6
 801d56c:	f04f 0100 	mov.w	r1, #0
 801d570:	f04f 0200 	mov.w	r2, #0
 801d574:	0162      	lsls	r2, r4, #5
 801d576:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 801d57a:	0159      	lsls	r1, r3, #5
 801d57c:	460b      	mov	r3, r1
 801d57e:	4614      	mov	r4, r2
 801d580:	1b5b      	subs	r3, r3, r5
 801d582:	eb64 0406 	sbc.w	r4, r4, r6
 801d586:	f04f 0100 	mov.w	r1, #0
 801d58a:	f04f 0200 	mov.w	r2, #0
 801d58e:	00a2      	lsls	r2, r4, #2
 801d590:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 801d594:	0099      	lsls	r1, r3, #2
 801d596:	460b      	mov	r3, r1
 801d598:	4614      	mov	r4, r2
 801d59a:	195b      	adds	r3, r3, r5
 801d59c:	eb44 0406 	adc.w	r4, r4, r6
 801d5a0:	f04f 0100 	mov.w	r1, #0
 801d5a4:	f04f 0200 	mov.w	r2, #0
 801d5a8:	00e2      	lsls	r2, r4, #3
 801d5aa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 801d5ae:	00d9      	lsls	r1, r3, #3
 801d5b0:	460b      	mov	r3, r1
 801d5b2:	4614      	mov	r4, r2
 801d5b4:	e9c7 3400 	strd	r3, r4, [r7]
  return Time;
 801d5b8:	e9d7 3400 	ldrd	r3, r4, [r7]
}
 801d5bc:	4618      	mov	r0, r3
 801d5be:	4621      	mov	r1, r4
 801d5c0:	370c      	adds	r7, #12
 801d5c2:	46bd      	mov	sp, r7
 801d5c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0801d5c8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 801d5c8:	b580      	push	{r7, lr}
 801d5ca:	b086      	sub	sp, #24
 801d5cc:	af02      	add	r7, sp, #8
 801d5ce:	60f8      	str	r0, [r7, #12]
 801d5d0:	60b9      	str	r1, [r7, #8]
 801d5d2:	607a      	str	r2, [r7, #4]
 801d5d4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 801d5d6:	2205      	movs	r2, #5
 801d5d8:	492b      	ldr	r1, [pc, #172]	; (801d688 <SYSVIEW_AddTask+0xc0>)
 801d5da:	68b8      	ldr	r0, [r7, #8]
 801d5dc:	f002 faf6 	bl	801fbcc <memcmp>
 801d5e0:	4603      	mov	r3, r0
 801d5e2:	2b00      	cmp	r3, #0
 801d5e4:	d04b      	beq.n	801d67e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 801d5e6:	4b29      	ldr	r3, [pc, #164]	; (801d68c <SYSVIEW_AddTask+0xc4>)
 801d5e8:	681b      	ldr	r3, [r3, #0]
 801d5ea:	2b07      	cmp	r3, #7
 801d5ec:	d903      	bls.n	801d5f6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 801d5ee:	4828      	ldr	r0, [pc, #160]	; (801d690 <SYSVIEW_AddTask+0xc8>)
 801d5f0:	f001 fd1a 	bl	801f028 <SEGGER_SYSVIEW_Warn>
    return;
 801d5f4:	e044      	b.n	801d680 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 801d5f6:	4b25      	ldr	r3, [pc, #148]	; (801d68c <SYSVIEW_AddTask+0xc4>)
 801d5f8:	681a      	ldr	r2, [r3, #0]
 801d5fa:	4926      	ldr	r1, [pc, #152]	; (801d694 <SYSVIEW_AddTask+0xcc>)
 801d5fc:	4613      	mov	r3, r2
 801d5fe:	009b      	lsls	r3, r3, #2
 801d600:	4413      	add	r3, r2
 801d602:	009b      	lsls	r3, r3, #2
 801d604:	440b      	add	r3, r1
 801d606:	68fa      	ldr	r2, [r7, #12]
 801d608:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 801d60a:	4b20      	ldr	r3, [pc, #128]	; (801d68c <SYSVIEW_AddTask+0xc4>)
 801d60c:	681a      	ldr	r2, [r3, #0]
 801d60e:	4921      	ldr	r1, [pc, #132]	; (801d694 <SYSVIEW_AddTask+0xcc>)
 801d610:	4613      	mov	r3, r2
 801d612:	009b      	lsls	r3, r3, #2
 801d614:	4413      	add	r3, r2
 801d616:	009b      	lsls	r3, r3, #2
 801d618:	440b      	add	r3, r1
 801d61a:	3304      	adds	r3, #4
 801d61c:	68ba      	ldr	r2, [r7, #8]
 801d61e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 801d620:	4b1a      	ldr	r3, [pc, #104]	; (801d68c <SYSVIEW_AddTask+0xc4>)
 801d622:	681a      	ldr	r2, [r3, #0]
 801d624:	491b      	ldr	r1, [pc, #108]	; (801d694 <SYSVIEW_AddTask+0xcc>)
 801d626:	4613      	mov	r3, r2
 801d628:	009b      	lsls	r3, r3, #2
 801d62a:	4413      	add	r3, r2
 801d62c:	009b      	lsls	r3, r3, #2
 801d62e:	440b      	add	r3, r1
 801d630:	3308      	adds	r3, #8
 801d632:	687a      	ldr	r2, [r7, #4]
 801d634:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 801d636:	4b15      	ldr	r3, [pc, #84]	; (801d68c <SYSVIEW_AddTask+0xc4>)
 801d638:	681a      	ldr	r2, [r3, #0]
 801d63a:	4916      	ldr	r1, [pc, #88]	; (801d694 <SYSVIEW_AddTask+0xcc>)
 801d63c:	4613      	mov	r3, r2
 801d63e:	009b      	lsls	r3, r3, #2
 801d640:	4413      	add	r3, r2
 801d642:	009b      	lsls	r3, r3, #2
 801d644:	440b      	add	r3, r1
 801d646:	330c      	adds	r3, #12
 801d648:	683a      	ldr	r2, [r7, #0]
 801d64a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 801d64c:	4b0f      	ldr	r3, [pc, #60]	; (801d68c <SYSVIEW_AddTask+0xc4>)
 801d64e:	681a      	ldr	r2, [r3, #0]
 801d650:	4910      	ldr	r1, [pc, #64]	; (801d694 <SYSVIEW_AddTask+0xcc>)
 801d652:	4613      	mov	r3, r2
 801d654:	009b      	lsls	r3, r3, #2
 801d656:	4413      	add	r3, r2
 801d658:	009b      	lsls	r3, r3, #2
 801d65a:	440b      	add	r3, r1
 801d65c:	3310      	adds	r3, #16
 801d65e:	69ba      	ldr	r2, [r7, #24]
 801d660:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 801d662:	4b0a      	ldr	r3, [pc, #40]	; (801d68c <SYSVIEW_AddTask+0xc4>)
 801d664:	681b      	ldr	r3, [r3, #0]
 801d666:	3301      	adds	r3, #1
 801d668:	4a08      	ldr	r2, [pc, #32]	; (801d68c <SYSVIEW_AddTask+0xc4>)
 801d66a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 801d66c:	69bb      	ldr	r3, [r7, #24]
 801d66e:	9300      	str	r3, [sp, #0]
 801d670:	683b      	ldr	r3, [r7, #0]
 801d672:	687a      	ldr	r2, [r7, #4]
 801d674:	68b9      	ldr	r1, [r7, #8]
 801d676:	68f8      	ldr	r0, [r7, #12]
 801d678:	f000 f8ca 	bl	801d810 <SYSVIEW_SendTaskInfo>
 801d67c:	e000      	b.n	801d680 <SYSVIEW_AddTask+0xb8>
    return;
 801d67e:	bf00      	nop

}
 801d680:	3710      	adds	r7, #16
 801d682:	46bd      	mov	sp, r7
 801d684:	bd80      	pop	{r7, pc}
 801d686:	bf00      	nop
 801d688:	08023fc4 	.word	0x08023fc4
 801d68c:	2000ccf4 	.word	0x2000ccf4
 801d690:	08023fcc 	.word	0x08023fcc
 801d694:	2000cc54 	.word	0x2000cc54

0801d698 <SYSVIEW_DeleteTask>:
*       SYSVIEW_DeleteTask()
*
*  Function description
*    Delete a task from the internal list.
*/
void SYSVIEW_DeleteTask(U32 xHandle) {
 801d698:	b580      	push	{r7, lr}
 801d69a:	b084      	sub	sp, #16
 801d69c:	af00      	add	r7, sp, #0
 801d69e:	6078      	str	r0, [r7, #4]
  unsigned n;
  
  if (_NumTasks == 0) {
 801d6a0:	4b59      	ldr	r3, [pc, #356]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d6a2:	681b      	ldr	r3, [r3, #0]
 801d6a4:	2b00      	cmp	r3, #0
 801d6a6:	f000 80ab 	beq.w	801d800 <SYSVIEW_DeleteTask+0x168>
    return; // Early out
  }  
  for (n = 0; n < _NumTasks; n++) {
 801d6aa:	2300      	movs	r3, #0
 801d6ac:	60fb      	str	r3, [r7, #12]
 801d6ae:	e00d      	b.n	801d6cc <SYSVIEW_DeleteTask+0x34>
    if (_aTasks[n].xHandle == xHandle) {
 801d6b0:	4956      	ldr	r1, [pc, #344]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d6b2:	68fa      	ldr	r2, [r7, #12]
 801d6b4:	4613      	mov	r3, r2
 801d6b6:	009b      	lsls	r3, r3, #2
 801d6b8:	4413      	add	r3, r2
 801d6ba:	009b      	lsls	r3, r3, #2
 801d6bc:	440b      	add	r3, r1
 801d6be:	681b      	ldr	r3, [r3, #0]
 801d6c0:	687a      	ldr	r2, [r7, #4]
 801d6c2:	429a      	cmp	r2, r3
 801d6c4:	d008      	beq.n	801d6d8 <SYSVIEW_DeleteTask+0x40>
  for (n = 0; n < _NumTasks; n++) {
 801d6c6:	68fb      	ldr	r3, [r7, #12]
 801d6c8:	3301      	adds	r3, #1
 801d6ca:	60fb      	str	r3, [r7, #12]
 801d6cc:	4b4e      	ldr	r3, [pc, #312]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d6ce:	681b      	ldr	r3, [r3, #0]
 801d6d0:	68fa      	ldr	r2, [r7, #12]
 801d6d2:	429a      	cmp	r2, r3
 801d6d4:	d3ec      	bcc.n	801d6b0 <SYSVIEW_DeleteTask+0x18>
 801d6d6:	e000      	b.n	801d6da <SYSVIEW_DeleteTask+0x42>
      break;
 801d6d8:	bf00      	nop
    }
  }
  if (n == (_NumTasks - 1)) {  
 801d6da:	4b4b      	ldr	r3, [pc, #300]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d6dc:	681b      	ldr	r3, [r3, #0]
 801d6de:	3b01      	subs	r3, #1
 801d6e0:	68fa      	ldr	r2, [r7, #12]
 801d6e2:	429a      	cmp	r2, r3
 801d6e4:	d111      	bne.n	801d70a <SYSVIEW_DeleteTask+0x72>
    //
    // Task is last item in list.
    // Simply zero the item and decrement number of tasks.
    //
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 801d6e6:	68fa      	ldr	r2, [r7, #12]
 801d6e8:	4613      	mov	r3, r2
 801d6ea:	009b      	lsls	r3, r3, #2
 801d6ec:	4413      	add	r3, r2
 801d6ee:	009b      	lsls	r3, r3, #2
 801d6f0:	4a46      	ldr	r2, [pc, #280]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d6f2:	4413      	add	r3, r2
 801d6f4:	2214      	movs	r2, #20
 801d6f6:	2100      	movs	r1, #0
 801d6f8:	4618      	mov	r0, r3
 801d6fa:	f002 fa81 	bl	801fc00 <memset>
    _NumTasks--;
 801d6fe:	4b42      	ldr	r3, [pc, #264]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d700:	681b      	ldr	r3, [r3, #0]
 801d702:	3b01      	subs	r3, #1
 801d704:	4a40      	ldr	r2, [pc, #256]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d706:	6013      	str	r3, [r2, #0]
 801d708:	e07b      	b.n	801d802 <SYSVIEW_DeleteTask+0x16a>
  } else if (n < _NumTasks) {
 801d70a:	4b3f      	ldr	r3, [pc, #252]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d70c:	681b      	ldr	r3, [r3, #0]
 801d70e:	68fa      	ldr	r2, [r7, #12]
 801d710:	429a      	cmp	r2, r3
 801d712:	d276      	bcs.n	801d802 <SYSVIEW_DeleteTask+0x16a>
    //
    // Task is in the middle of the list.
    // Move last item to current position and decrement number of tasks.
    // Order of tasks does not really matter, so no need to move all following items.
    //
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 801d714:	4b3c      	ldr	r3, [pc, #240]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d716:	681b      	ldr	r3, [r3, #0]
 801d718:	1e5a      	subs	r2, r3, #1
 801d71a:	493c      	ldr	r1, [pc, #240]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d71c:	4613      	mov	r3, r2
 801d71e:	009b      	lsls	r3, r3, #2
 801d720:	4413      	add	r3, r2
 801d722:	009b      	lsls	r3, r3, #2
 801d724:	440b      	add	r3, r1
 801d726:	6819      	ldr	r1, [r3, #0]
 801d728:	4838      	ldr	r0, [pc, #224]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d72a:	68fa      	ldr	r2, [r7, #12]
 801d72c:	4613      	mov	r3, r2
 801d72e:	009b      	lsls	r3, r3, #2
 801d730:	4413      	add	r3, r2
 801d732:	009b      	lsls	r3, r3, #2
 801d734:	4403      	add	r3, r0
 801d736:	6019      	str	r1, [r3, #0]
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 801d738:	4b33      	ldr	r3, [pc, #204]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d73a:	681b      	ldr	r3, [r3, #0]
 801d73c:	1e5a      	subs	r2, r3, #1
 801d73e:	4933      	ldr	r1, [pc, #204]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d740:	4613      	mov	r3, r2
 801d742:	009b      	lsls	r3, r3, #2
 801d744:	4413      	add	r3, r2
 801d746:	009b      	lsls	r3, r3, #2
 801d748:	440b      	add	r3, r1
 801d74a:	3304      	adds	r3, #4
 801d74c:	6819      	ldr	r1, [r3, #0]
 801d74e:	482f      	ldr	r0, [pc, #188]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d750:	68fa      	ldr	r2, [r7, #12]
 801d752:	4613      	mov	r3, r2
 801d754:	009b      	lsls	r3, r3, #2
 801d756:	4413      	add	r3, r2
 801d758:	009b      	lsls	r3, r3, #2
 801d75a:	4403      	add	r3, r0
 801d75c:	3304      	adds	r3, #4
 801d75e:	6019      	str	r1, [r3, #0]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 801d760:	4b29      	ldr	r3, [pc, #164]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d762:	681b      	ldr	r3, [r3, #0]
 801d764:	1e5a      	subs	r2, r3, #1
 801d766:	4929      	ldr	r1, [pc, #164]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d768:	4613      	mov	r3, r2
 801d76a:	009b      	lsls	r3, r3, #2
 801d76c:	4413      	add	r3, r2
 801d76e:	009b      	lsls	r3, r3, #2
 801d770:	440b      	add	r3, r1
 801d772:	3308      	adds	r3, #8
 801d774:	6819      	ldr	r1, [r3, #0]
 801d776:	4825      	ldr	r0, [pc, #148]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d778:	68fa      	ldr	r2, [r7, #12]
 801d77a:	4613      	mov	r3, r2
 801d77c:	009b      	lsls	r3, r3, #2
 801d77e:	4413      	add	r3, r2
 801d780:	009b      	lsls	r3, r3, #2
 801d782:	4403      	add	r3, r0
 801d784:	3308      	adds	r3, #8
 801d786:	6019      	str	r1, [r3, #0]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
 801d788:	4b1f      	ldr	r3, [pc, #124]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d78a:	681b      	ldr	r3, [r3, #0]
 801d78c:	1e5a      	subs	r2, r3, #1
 801d78e:	491f      	ldr	r1, [pc, #124]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d790:	4613      	mov	r3, r2
 801d792:	009b      	lsls	r3, r3, #2
 801d794:	4413      	add	r3, r2
 801d796:	009b      	lsls	r3, r3, #2
 801d798:	440b      	add	r3, r1
 801d79a:	330c      	adds	r3, #12
 801d79c:	6819      	ldr	r1, [r3, #0]
 801d79e:	481b      	ldr	r0, [pc, #108]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d7a0:	68fa      	ldr	r2, [r7, #12]
 801d7a2:	4613      	mov	r3, r2
 801d7a4:	009b      	lsls	r3, r3, #2
 801d7a6:	4413      	add	r3, r2
 801d7a8:	009b      	lsls	r3, r3, #2
 801d7aa:	4403      	add	r3, r0
 801d7ac:	330c      	adds	r3, #12
 801d7ae:	6019      	str	r1, [r3, #0]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 801d7b0:	4b15      	ldr	r3, [pc, #84]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d7b2:	681b      	ldr	r3, [r3, #0]
 801d7b4:	1e5a      	subs	r2, r3, #1
 801d7b6:	4915      	ldr	r1, [pc, #84]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d7b8:	4613      	mov	r3, r2
 801d7ba:	009b      	lsls	r3, r3, #2
 801d7bc:	4413      	add	r3, r2
 801d7be:	009b      	lsls	r3, r3, #2
 801d7c0:	440b      	add	r3, r1
 801d7c2:	3310      	adds	r3, #16
 801d7c4:	6819      	ldr	r1, [r3, #0]
 801d7c6:	4811      	ldr	r0, [pc, #68]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d7c8:	68fa      	ldr	r2, [r7, #12]
 801d7ca:	4613      	mov	r3, r2
 801d7cc:	009b      	lsls	r3, r3, #2
 801d7ce:	4413      	add	r3, r2
 801d7d0:	009b      	lsls	r3, r3, #2
 801d7d2:	4403      	add	r3, r0
 801d7d4:	3310      	adds	r3, #16
 801d7d6:	6019      	str	r1, [r3, #0]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 801d7d8:	4b0b      	ldr	r3, [pc, #44]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d7da:	681b      	ldr	r3, [r3, #0]
 801d7dc:	1e5a      	subs	r2, r3, #1
 801d7de:	4613      	mov	r3, r2
 801d7e0:	009b      	lsls	r3, r3, #2
 801d7e2:	4413      	add	r3, r2
 801d7e4:	009b      	lsls	r3, r3, #2
 801d7e6:	4a09      	ldr	r2, [pc, #36]	; (801d80c <SYSVIEW_DeleteTask+0x174>)
 801d7e8:	4413      	add	r3, r2
 801d7ea:	2214      	movs	r2, #20
 801d7ec:	2100      	movs	r1, #0
 801d7ee:	4618      	mov	r0, r3
 801d7f0:	f002 fa06 	bl	801fc00 <memset>
    _NumTasks--;
 801d7f4:	4b04      	ldr	r3, [pc, #16]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d7f6:	681b      	ldr	r3, [r3, #0]
 801d7f8:	3b01      	subs	r3, #1
 801d7fa:	4a03      	ldr	r2, [pc, #12]	; (801d808 <SYSVIEW_DeleteTask+0x170>)
 801d7fc:	6013      	str	r3, [r2, #0]
 801d7fe:	e000      	b.n	801d802 <SYSVIEW_DeleteTask+0x16a>
    return; // Early out
 801d800:	bf00      	nop
  }
}
 801d802:	3710      	adds	r7, #16
 801d804:	46bd      	mov	sp, r7
 801d806:	bd80      	pop	{r7, pc}
 801d808:	2000ccf4 	.word	0x2000ccf4
 801d80c:	2000cc54 	.word	0x2000cc54

0801d810 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 801d810:	b580      	push	{r7, lr}
 801d812:	b08a      	sub	sp, #40	; 0x28
 801d814:	af00      	add	r7, sp, #0
 801d816:	60f8      	str	r0, [r7, #12]
 801d818:	60b9      	str	r1, [r7, #8]
 801d81a:	607a      	str	r2, [r7, #4]
 801d81c:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 801d81e:	f107 0314 	add.w	r3, r7, #20
 801d822:	2214      	movs	r2, #20
 801d824:	2100      	movs	r1, #0
 801d826:	4618      	mov	r0, r3
 801d828:	f002 f9ea 	bl	801fc00 <memset>
  TaskInfo.TaskID     = TaskID;
 801d82c:	68fb      	ldr	r3, [r7, #12]
 801d82e:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 801d830:	68bb      	ldr	r3, [r7, #8]
 801d832:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 801d834:	687b      	ldr	r3, [r7, #4]
 801d836:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 801d838:	683b      	ldr	r3, [r7, #0]
 801d83a:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 801d83c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d83e:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 801d840:	f107 0314 	add.w	r3, r7, #20
 801d844:	4618      	mov	r0, r3
 801d846:	f001 f86b 	bl	801e920 <SEGGER_SYSVIEW_SendTaskInfo>
}
 801d84a:	bf00      	nop
 801d84c:	3728      	adds	r7, #40	; 0x28
 801d84e:	46bd      	mov	sp, r7
 801d850:	bd80      	pop	{r7, pc}
	...

0801d854 <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 801d854:	b480      	push	{r7}
 801d856:	b083      	sub	sp, #12
 801d858:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 801d85a:	4b21      	ldr	r3, [pc, #132]	; (801d8e0 <_DoInit+0x8c>)
 801d85c:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 801d85e:	687b      	ldr	r3, [r7, #4]
 801d860:	2203      	movs	r2, #3
 801d862:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 801d864:	687b      	ldr	r3, [r7, #4]
 801d866:	2203      	movs	r2, #3
 801d868:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 801d86a:	687b      	ldr	r3, [r7, #4]
 801d86c:	4a1d      	ldr	r2, [pc, #116]	; (801d8e4 <_DoInit+0x90>)
 801d86e:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 801d870:	687b      	ldr	r3, [r7, #4]
 801d872:	4a1d      	ldr	r2, [pc, #116]	; (801d8e8 <_DoInit+0x94>)
 801d874:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 801d876:	687b      	ldr	r3, [r7, #4]
 801d878:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801d87c:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 801d87e:	687b      	ldr	r3, [r7, #4]
 801d880:	2200      	movs	r2, #0
 801d882:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 801d884:	687b      	ldr	r3, [r7, #4]
 801d886:	2200      	movs	r2, #0
 801d888:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 801d88a:	687b      	ldr	r3, [r7, #4]
 801d88c:	2200      	movs	r2, #0
 801d88e:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 801d890:	687b      	ldr	r3, [r7, #4]
 801d892:	4a14      	ldr	r2, [pc, #80]	; (801d8e4 <_DoInit+0x90>)
 801d894:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 801d896:	687b      	ldr	r3, [r7, #4]
 801d898:	4a14      	ldr	r2, [pc, #80]	; (801d8ec <_DoInit+0x98>)
 801d89a:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 801d89c:	687b      	ldr	r3, [r7, #4]
 801d89e:	2210      	movs	r2, #16
 801d8a0:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 801d8a2:	687b      	ldr	r3, [r7, #4]
 801d8a4:	2200      	movs	r2, #0
 801d8a6:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 801d8a8:	687b      	ldr	r3, [r7, #4]
 801d8aa:	2200      	movs	r2, #0
 801d8ac:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 801d8ae:	687b      	ldr	r3, [r7, #4]
 801d8b0:	2200      	movs	r2, #0
 801d8b2:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
 801d8b4:	687b      	ldr	r3, [r7, #4]
 801d8b6:	3307      	adds	r3, #7
 801d8b8:	4a0d      	ldr	r2, [pc, #52]	; (801d8f0 <_DoInit+0x9c>)
 801d8ba:	6810      	ldr	r0, [r2, #0]
 801d8bc:	6018      	str	r0, [r3, #0]
  strcpy(&p->acID[0], "SEGGER");
 801d8be:	687b      	ldr	r3, [r7, #4]
 801d8c0:	4a0c      	ldr	r2, [pc, #48]	; (801d8f4 <_DoInit+0xa0>)
 801d8c2:	6810      	ldr	r0, [r2, #0]
 801d8c4:	6018      	str	r0, [r3, #0]
 801d8c6:	8891      	ldrh	r1, [r2, #4]
 801d8c8:	7992      	ldrb	r2, [r2, #6]
 801d8ca:	8099      	strh	r1, [r3, #4]
 801d8cc:	719a      	strb	r2, [r3, #6]
  p->acID[6] = ' ';
 801d8ce:	687b      	ldr	r3, [r7, #4]
 801d8d0:	2220      	movs	r2, #32
 801d8d2:	719a      	strb	r2, [r3, #6]
}
 801d8d4:	bf00      	nop
 801d8d6:	370c      	adds	r7, #12
 801d8d8:	46bd      	mov	sp, r7
 801d8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d8de:	4770      	bx	lr
 801d8e0:	20016200 	.word	0x20016200
 801d8e4:	0802401c 	.word	0x0802401c
 801d8e8:	2000ccf8 	.word	0x2000ccf8
 801d8ec:	2000d0f8 	.word	0x2000d0f8
 801d8f0:	08024028 	.word	0x08024028
 801d8f4:	0802402c 	.word	0x0802402c

0801d8f8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 801d8f8:	b580      	push	{r7, lr}
 801d8fa:	b08a      	sub	sp, #40	; 0x28
 801d8fc:	af00      	add	r7, sp, #0
 801d8fe:	60f8      	str	r0, [r7, #12]
 801d900:	60b9      	str	r1, [r7, #8]
 801d902:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_DOWN* pRing;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  const char*             pSrc;
#endif
  //
  INIT();
 801d904:	4b3c      	ldr	r3, [pc, #240]	; (801d9f8 <SEGGER_RTT_ReadNoLock+0x100>)
 801d906:	781b      	ldrb	r3, [r3, #0]
 801d908:	2b00      	cmp	r3, #0
 801d90a:	d101      	bne.n	801d910 <SEGGER_RTT_ReadNoLock+0x18>
 801d90c:	f7ff ffa2 	bl	801d854 <_DoInit>
  pRing = &_SEGGER_RTT.aDown[BufferIndex];
 801d910:	68fa      	ldr	r2, [r7, #12]
 801d912:	4613      	mov	r3, r2
 801d914:	005b      	lsls	r3, r3, #1
 801d916:	4413      	add	r3, r2
 801d918:	00db      	lsls	r3, r3, #3
 801d91a:	3360      	adds	r3, #96	; 0x60
 801d91c:	4a36      	ldr	r2, [pc, #216]	; (801d9f8 <SEGGER_RTT_ReadNoLock+0x100>)
 801d91e:	4413      	add	r3, r2
 801d920:	61bb      	str	r3, [r7, #24]
  pBuffer = (unsigned char*)pData;
 801d922:	68bb      	ldr	r3, [r7, #8]
 801d924:	61fb      	str	r3, [r7, #28]
  RdOff = pRing->RdOff;
 801d926:	69bb      	ldr	r3, [r7, #24]
 801d928:	691b      	ldr	r3, [r3, #16]
 801d92a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 801d92c:	69bb      	ldr	r3, [r7, #24]
 801d92e:	68db      	ldr	r3, [r3, #12]
 801d930:	617b      	str	r3, [r7, #20]
  NumBytesRead = 0u;
 801d932:	2300      	movs	r3, #0
 801d934:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 801d936:	6a3a      	ldr	r2, [r7, #32]
 801d938:	697b      	ldr	r3, [r7, #20]
 801d93a:	429a      	cmp	r2, r3
 801d93c:	d92a      	bls.n	801d994 <SEGGER_RTT_ReadNoLock+0x9c>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 801d93e:	69bb      	ldr	r3, [r7, #24]
 801d940:	689a      	ldr	r2, [r3, #8]
 801d942:	6a3b      	ldr	r3, [r7, #32]
 801d944:	1ad3      	subs	r3, r2, r3
 801d946:	613b      	str	r3, [r7, #16]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 801d948:	693a      	ldr	r2, [r7, #16]
 801d94a:	687b      	ldr	r3, [r7, #4]
 801d94c:	4293      	cmp	r3, r2
 801d94e:	bf28      	it	cs
 801d950:	4613      	movcs	r3, r2
 801d952:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 801d954:	69bb      	ldr	r3, [r7, #24]
 801d956:	685a      	ldr	r2, [r3, #4]
 801d958:	6a3b      	ldr	r3, [r7, #32]
 801d95a:	4413      	add	r3, r2
 801d95c:	693a      	ldr	r2, [r7, #16]
 801d95e:	4619      	mov	r1, r3
 801d960:	69f8      	ldr	r0, [r7, #28]
 801d962:	f002 f942 	bl	801fbea <memcpy>
    NumBytesRead += NumBytesRem;
 801d966:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d968:	693b      	ldr	r3, [r7, #16]
 801d96a:	4413      	add	r3, r2
 801d96c:	627b      	str	r3, [r7, #36]	; 0x24
    pBuffer      += NumBytesRem;
 801d96e:	69fa      	ldr	r2, [r7, #28]
 801d970:	693b      	ldr	r3, [r7, #16]
 801d972:	4413      	add	r3, r2
 801d974:	61fb      	str	r3, [r7, #28]
    BufferSize   -= NumBytesRem;
 801d976:	687a      	ldr	r2, [r7, #4]
 801d978:	693b      	ldr	r3, [r7, #16]
 801d97a:	1ad3      	subs	r3, r2, r3
 801d97c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 801d97e:	6a3a      	ldr	r2, [r7, #32]
 801d980:	693b      	ldr	r3, [r7, #16]
 801d982:	4413      	add	r3, r2
 801d984:	623b      	str	r3, [r7, #32]
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 801d986:	69bb      	ldr	r3, [r7, #24]
 801d988:	689b      	ldr	r3, [r3, #8]
 801d98a:	6a3a      	ldr	r2, [r7, #32]
 801d98c:	429a      	cmp	r2, r3
 801d98e:	d101      	bne.n	801d994 <SEGGER_RTT_ReadNoLock+0x9c>
      RdOff = 0u;
 801d990:	2300      	movs	r3, #0
 801d992:	623b      	str	r3, [r7, #32]
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 801d994:	697a      	ldr	r2, [r7, #20]
 801d996:	6a3b      	ldr	r3, [r7, #32]
 801d998:	1ad3      	subs	r3, r2, r3
 801d99a:	613b      	str	r3, [r7, #16]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 801d99c:	693a      	ldr	r2, [r7, #16]
 801d99e:	687b      	ldr	r3, [r7, #4]
 801d9a0:	4293      	cmp	r3, r2
 801d9a2:	bf28      	it	cs
 801d9a4:	4613      	movcs	r3, r2
 801d9a6:	613b      	str	r3, [r7, #16]
  if (NumBytesRem > 0u) {
 801d9a8:	693b      	ldr	r3, [r7, #16]
 801d9aa:	2b00      	cmp	r3, #0
 801d9ac:	d018      	beq.n	801d9e0 <SEGGER_RTT_ReadNoLock+0xe8>
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 801d9ae:	69bb      	ldr	r3, [r7, #24]
 801d9b0:	685a      	ldr	r2, [r3, #4]
 801d9b2:	6a3b      	ldr	r3, [r7, #32]
 801d9b4:	4413      	add	r3, r2
 801d9b6:	693a      	ldr	r2, [r7, #16]
 801d9b8:	4619      	mov	r1, r3
 801d9ba:	69f8      	ldr	r0, [r7, #28]
 801d9bc:	f002 f915 	bl	801fbea <memcpy>
    NumBytesRead += NumBytesRem;
 801d9c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d9c2:	693b      	ldr	r3, [r7, #16]
 801d9c4:	4413      	add	r3, r2
 801d9c6:	627b      	str	r3, [r7, #36]	; 0x24
    pBuffer      += NumBytesRem;
 801d9c8:	69fa      	ldr	r2, [r7, #28]
 801d9ca:	693b      	ldr	r3, [r7, #16]
 801d9cc:	4413      	add	r3, r2
 801d9ce:	61fb      	str	r3, [r7, #28]
    BufferSize   -= NumBytesRem;
 801d9d0:	687a      	ldr	r2, [r7, #4]
 801d9d2:	693b      	ldr	r3, [r7, #16]
 801d9d4:	1ad3      	subs	r3, r2, r3
 801d9d6:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 801d9d8:	6a3a      	ldr	r2, [r7, #32]
 801d9da:	693b      	ldr	r3, [r7, #16]
 801d9dc:	4413      	add	r3, r2
 801d9de:	623b      	str	r3, [r7, #32]
#endif
  }
  if (NumBytesRead) {
 801d9e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d9e2:	2b00      	cmp	r3, #0
 801d9e4:	d002      	beq.n	801d9ec <SEGGER_RTT_ReadNoLock+0xf4>
    pRing->RdOff = RdOff;
 801d9e6:	69bb      	ldr	r3, [r7, #24]
 801d9e8:	6a3a      	ldr	r2, [r7, #32]
 801d9ea:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 801d9ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801d9ee:	4618      	mov	r0, r3
 801d9f0:	3728      	adds	r7, #40	; 0x28
 801d9f2:	46bd      	mov	sp, r7
 801d9f4:	bd80      	pop	{r7, pc}
 801d9f6:	bf00      	nop
 801d9f8:	20016200 	.word	0x20016200

0801d9fc <SEGGER_RTT_WriteSkipNoLock>:
*    (1) If there is not enough space in the "Up"-buffer, all data is dropped.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 801d9fc:	b580      	push	{r7, lr}
 801d9fe:	b08a      	sub	sp, #40	; 0x28
 801da00:	af00      	add	r7, sp, #0
 801da02:	60f8      	str	r0, [r7, #12]
 801da04:	60b9      	str	r1, [r7, #8]
 801da06:	607a      	str	r2, [r7, #4]
  unsigned              Rem;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  char*                 pDst;
#endif

  pData = (const char *)pBuffer;
 801da08:	68bb      	ldr	r3, [r7, #8]
 801da0a:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get "to-host" ring buffer and copy some elements into local variables.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 801da0c:	68fb      	ldr	r3, [r7, #12]
 801da0e:	1c5a      	adds	r2, r3, #1
 801da10:	4613      	mov	r3, r2
 801da12:	005b      	lsls	r3, r3, #1
 801da14:	4413      	add	r3, r2
 801da16:	00db      	lsls	r3, r3, #3
 801da18:	4a3f      	ldr	r2, [pc, #252]	; (801db18 <SEGGER_RTT_WriteSkipNoLock+0x11c>)
 801da1a:	4413      	add	r3, r2
 801da1c:	623b      	str	r3, [r7, #32]
  RdOff = pRing->RdOff;
 801da1e:	6a3b      	ldr	r3, [r7, #32]
 801da20:	691b      	ldr	r3, [r3, #16]
 801da22:	61fb      	str	r3, [r7, #28]
  WrOff = pRing->WrOff;
 801da24:	6a3b      	ldr	r3, [r7, #32]
 801da26:	68db      	ldr	r3, [r3, #12]
 801da28:	61bb      	str	r3, [r7, #24]
  //
  //    RdOff > WrOff -> Space until RdOff - 1 is free.
  //  AND
  //    WrOff + NumBytes < RdOff -> Data fits into buffer
  //
  if (RdOff <= WrOff) {
 801da2a:	69fa      	ldr	r2, [r7, #28]
 801da2c:	69bb      	ldr	r3, [r7, #24]
 801da2e:	429a      	cmp	r2, r3
 801da30:	d854      	bhi.n	801dadc <SEGGER_RTT_WriteSkipNoLock+0xe0>
    //
    // Get space until WrOff will be at wrap around.
    //
    Avail = pRing->SizeOfBuffer - 1u - WrOff ;
 801da32:	6a3b      	ldr	r3, [r7, #32]
 801da34:	689a      	ldr	r2, [r3, #8]
 801da36:	69bb      	ldr	r3, [r7, #24]
 801da38:	1ad3      	subs	r3, r2, r3
 801da3a:	3b01      	subs	r3, #1
 801da3c:	617b      	str	r3, [r7, #20]
    if (Avail >= NumBytes) {
 801da3e:	697a      	ldr	r2, [r7, #20]
 801da40:	687b      	ldr	r3, [r7, #4]
 801da42:	429a      	cmp	r2, r3
 801da44:	d30f      	bcc.n	801da66 <SEGGER_RTT_WriteSkipNoLock+0x6a>
      while (NumBytes--) {
        *pDst++ = *pData++;
      };
      pRing->WrOff = WrOff;
#else
      SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 801da46:	6a3b      	ldr	r3, [r7, #32]
 801da48:	685a      	ldr	r2, [r3, #4]
 801da4a:	69bb      	ldr	r3, [r7, #24]
 801da4c:	4413      	add	r3, r2
 801da4e:	687a      	ldr	r2, [r7, #4]
 801da50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801da52:	4618      	mov	r0, r3
 801da54:	f002 f8c9 	bl	801fbea <memcpy>
      pRing->WrOff = WrOff + NumBytes;
 801da58:	69ba      	ldr	r2, [r7, #24]
 801da5a:	687b      	ldr	r3, [r7, #4]
 801da5c:	441a      	add	r2, r3
 801da5e:	6a3b      	ldr	r3, [r7, #32]
 801da60:	60da      	str	r2, [r3, #12]
#endif
      return 1;
 801da62:	2301      	movs	r3, #1
 801da64:	e054      	b.n	801db10 <SEGGER_RTT_WriteSkipNoLock+0x114>
    }
    //
    // If data did not fit into space until wrap around calculate complete space in buffer.
    //
    Avail += RdOff;
 801da66:	697a      	ldr	r2, [r7, #20]
 801da68:	69fb      	ldr	r3, [r7, #28]
 801da6a:	4413      	add	r3, r2
 801da6c:	617b      	str	r3, [r7, #20]
    //
    // If there is still no space for the whole of this output, don't bother.
    //
    if (Avail >= NumBytes) {
 801da6e:	697a      	ldr	r2, [r7, #20]
 801da70:	687b      	ldr	r3, [r7, #4]
 801da72:	429a      	cmp	r2, r3
 801da74:	d34b      	bcc.n	801db0e <SEGGER_RTT_WriteSkipNoLock+0x112>
      //
      //  OK, we have enough space in buffer. Copy in one or 2 chunks
      //
      Rem = pRing->SizeOfBuffer - WrOff;      // Space until end of buffer
 801da76:	6a3b      	ldr	r3, [r7, #32]
 801da78:	689a      	ldr	r2, [r3, #8]
 801da7a:	69bb      	ldr	r3, [r7, #24]
 801da7c:	1ad3      	subs	r3, r2, r3
 801da7e:	613b      	str	r3, [r7, #16]
      if (Rem > NumBytes) {
 801da80:	693a      	ldr	r2, [r7, #16]
 801da82:	687b      	ldr	r3, [r7, #4]
 801da84:	429a      	cmp	r2, r3
 801da86:	d90e      	bls.n	801daa6 <SEGGER_RTT_WriteSkipNoLock+0xaa>
        while (NumBytes--) {
          *pDst++ = *pData++;
        };
        pRing->WrOff = WrOff;
#else
        SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 801da88:	6a3b      	ldr	r3, [r7, #32]
 801da8a:	685a      	ldr	r2, [r3, #4]
 801da8c:	69bb      	ldr	r3, [r7, #24]
 801da8e:	4413      	add	r3, r2
 801da90:	687a      	ldr	r2, [r7, #4]
 801da92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801da94:	4618      	mov	r0, r3
 801da96:	f002 f8a8 	bl	801fbea <memcpy>
        pRing->WrOff = WrOff + NumBytes;
 801da9a:	69ba      	ldr	r2, [r7, #24]
 801da9c:	687b      	ldr	r3, [r7, #4]
 801da9e:	441a      	add	r2, r3
 801daa0:	6a3b      	ldr	r3, [r7, #32]
 801daa2:	60da      	str	r2, [r3, #12]
 801daa4:	e018      	b.n	801dad8 <SEGGER_RTT_WriteSkipNoLock+0xdc>
        while (NumBytes--) {
          *pDst++ = *pData++;
        };
        pRing->WrOff = WrOff;
#else
        SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, Rem);
 801daa6:	6a3b      	ldr	r3, [r7, #32]
 801daa8:	685a      	ldr	r2, [r3, #4]
 801daaa:	69bb      	ldr	r3, [r7, #24]
 801daac:	4413      	add	r3, r2
 801daae:	693a      	ldr	r2, [r7, #16]
 801dab0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801dab2:	4618      	mov	r0, r3
 801dab4:	f002 f899 	bl	801fbea <memcpy>
        SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytes - Rem);
 801dab8:	6a3b      	ldr	r3, [r7, #32]
 801daba:	6858      	ldr	r0, [r3, #4]
 801dabc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801dabe:	693b      	ldr	r3, [r7, #16]
 801dac0:	18d1      	adds	r1, r2, r3
 801dac2:	687a      	ldr	r2, [r7, #4]
 801dac4:	693b      	ldr	r3, [r7, #16]
 801dac6:	1ad3      	subs	r3, r2, r3
 801dac8:	461a      	mov	r2, r3
 801daca:	f002 f88e 	bl	801fbea <memcpy>
        pRing->WrOff = NumBytes - Rem;
 801dace:	687a      	ldr	r2, [r7, #4]
 801dad0:	693b      	ldr	r3, [r7, #16]
 801dad2:	1ad2      	subs	r2, r2, r3
 801dad4:	6a3b      	ldr	r3, [r7, #32]
 801dad6:	60da      	str	r2, [r3, #12]
#endif
      }
      return 1;
 801dad8:	2301      	movs	r3, #1
 801dada:	e019      	b.n	801db10 <SEGGER_RTT_WriteSkipNoLock+0x114>
    }
  } else {
    Avail = RdOff - WrOff - 1u;
 801dadc:	69fa      	ldr	r2, [r7, #28]
 801dade:	69bb      	ldr	r3, [r7, #24]
 801dae0:	1ad3      	subs	r3, r2, r3
 801dae2:	3b01      	subs	r3, #1
 801dae4:	617b      	str	r3, [r7, #20]
    if (Avail >= NumBytes) {
 801dae6:	697a      	ldr	r2, [r7, #20]
 801dae8:	687b      	ldr	r3, [r7, #4]
 801daea:	429a      	cmp	r2, r3
 801daec:	d30f      	bcc.n	801db0e <SEGGER_RTT_WriteSkipNoLock+0x112>
      while (NumBytes--) {
        *pDst++ = *pData++;
      };
      pRing->WrOff = WrOff;
#else
      SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 801daee:	6a3b      	ldr	r3, [r7, #32]
 801daf0:	685a      	ldr	r2, [r3, #4]
 801daf2:	69bb      	ldr	r3, [r7, #24]
 801daf4:	4413      	add	r3, r2
 801daf6:	687a      	ldr	r2, [r7, #4]
 801daf8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801dafa:	4618      	mov	r0, r3
 801dafc:	f002 f875 	bl	801fbea <memcpy>
      pRing->WrOff = WrOff + NumBytes;
 801db00:	69ba      	ldr	r2, [r7, #24]
 801db02:	687b      	ldr	r3, [r7, #4]
 801db04:	441a      	add	r2, r3
 801db06:	6a3b      	ldr	r3, [r7, #32]
 801db08:	60da      	str	r2, [r3, #12]
#endif
      return 1;
 801db0a:	2301      	movs	r3, #1
 801db0c:	e000      	b.n	801db10 <SEGGER_RTT_WriteSkipNoLock+0x114>
    }
  }
  //
  // If we reach this point no data has been written
  //
  return 0;
 801db0e:	2300      	movs	r3, #0
}
 801db10:	4618      	mov	r0, r3
 801db12:	3728      	adds	r7, #40	; 0x28
 801db14:	46bd      	mov	sp, r7
 801db16:	bd80      	pop	{r7, pc}
 801db18:	20016200 	.word	0x20016200

0801db1c <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 801db1c:	b580      	push	{r7, lr}
 801db1e:	b086      	sub	sp, #24
 801db20:	af00      	add	r7, sp, #0
 801db22:	60f8      	str	r0, [r7, #12]
 801db24:	60b9      	str	r1, [r7, #8]
 801db26:	607a      	str	r2, [r7, #4]
 801db28:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 801db2a:	4b30      	ldr	r3, [pc, #192]	; (801dbec <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 801db2c:	781b      	ldrb	r3, [r3, #0]
 801db2e:	2b00      	cmp	r3, #0
 801db30:	d101      	bne.n	801db36 <SEGGER_RTT_ConfigUpBuffer+0x1a>
 801db32:	f7ff fe8f 	bl	801d854 <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumUpBuffers) {
 801db36:	4b2d      	ldr	r3, [pc, #180]	; (801dbec <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 801db38:	691b      	ldr	r3, [r3, #16]
 801db3a:	461a      	mov	r2, r3
 801db3c:	68fb      	ldr	r3, [r7, #12]
 801db3e:	4293      	cmp	r3, r2
 801db40:	d24c      	bcs.n	801dbdc <SEGGER_RTT_ConfigUpBuffer+0xc0>
    SEGGER_RTT_LOCK();
 801db42:	f3ef 8311 	mrs	r3, BASEPRI
 801db46:	f04f 0120 	mov.w	r1, #32
 801db4a:	f381 8811 	msr	BASEPRI, r1
 801db4e:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 801db50:	68fb      	ldr	r3, [r7, #12]
 801db52:	2b00      	cmp	r3, #0
 801db54:	d032      	beq.n	801dbbc <SEGGER_RTT_ConfigUpBuffer+0xa0>
      _SEGGER_RTT.aUp[BufferIndex].sName        = sName;
 801db56:	4925      	ldr	r1, [pc, #148]	; (801dbec <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 801db58:	68fb      	ldr	r3, [r7, #12]
 801db5a:	1c5a      	adds	r2, r3, #1
 801db5c:	4613      	mov	r3, r2
 801db5e:	005b      	lsls	r3, r3, #1
 801db60:	4413      	add	r3, r2
 801db62:	00db      	lsls	r3, r3, #3
 801db64:	440b      	add	r3, r1
 801db66:	68ba      	ldr	r2, [r7, #8]
 801db68:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 801db6a:	4920      	ldr	r1, [pc, #128]	; (801dbec <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 801db6c:	68fb      	ldr	r3, [r7, #12]
 801db6e:	1c5a      	adds	r2, r3, #1
 801db70:	4613      	mov	r3, r2
 801db72:	005b      	lsls	r3, r3, #1
 801db74:	4413      	add	r3, r2
 801db76:	00db      	lsls	r3, r3, #3
 801db78:	440b      	add	r3, r1
 801db7a:	3304      	adds	r3, #4
 801db7c:	687a      	ldr	r2, [r7, #4]
 801db7e:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].SizeOfBuffer = BufferSize;
 801db80:	491a      	ldr	r1, [pc, #104]	; (801dbec <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 801db82:	68fa      	ldr	r2, [r7, #12]
 801db84:	4613      	mov	r3, r2
 801db86:	005b      	lsls	r3, r3, #1
 801db88:	4413      	add	r3, r2
 801db8a:	00db      	lsls	r3, r3, #3
 801db8c:	440b      	add	r3, r1
 801db8e:	3320      	adds	r3, #32
 801db90:	683a      	ldr	r2, [r7, #0]
 801db92:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].RdOff        = 0u;
 801db94:	4915      	ldr	r1, [pc, #84]	; (801dbec <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 801db96:	68fa      	ldr	r2, [r7, #12]
 801db98:	4613      	mov	r3, r2
 801db9a:	005b      	lsls	r3, r3, #1
 801db9c:	4413      	add	r3, r2
 801db9e:	00db      	lsls	r3, r3, #3
 801dba0:	440b      	add	r3, r1
 801dba2:	3328      	adds	r3, #40	; 0x28
 801dba4:	2200      	movs	r2, #0
 801dba6:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].WrOff        = 0u;
 801dba8:	4910      	ldr	r1, [pc, #64]	; (801dbec <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 801dbaa:	68fa      	ldr	r2, [r7, #12]
 801dbac:	4613      	mov	r3, r2
 801dbae:	005b      	lsls	r3, r3, #1
 801dbb0:	4413      	add	r3, r2
 801dbb2:	00db      	lsls	r3, r3, #3
 801dbb4:	440b      	add	r3, r1
 801dbb6:	3324      	adds	r3, #36	; 0x24
 801dbb8:	2200      	movs	r2, #0
 801dbba:	601a      	str	r2, [r3, #0]
    }
    _SEGGER_RTT.aUp[BufferIndex].Flags          = Flags;
 801dbbc:	490b      	ldr	r1, [pc, #44]	; (801dbec <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 801dbbe:	68fa      	ldr	r2, [r7, #12]
 801dbc0:	4613      	mov	r3, r2
 801dbc2:	005b      	lsls	r3, r3, #1
 801dbc4:	4413      	add	r3, r2
 801dbc6:	00db      	lsls	r3, r3, #3
 801dbc8:	440b      	add	r3, r1
 801dbca:	332c      	adds	r3, #44	; 0x2c
 801dbcc:	6a3a      	ldr	r2, [r7, #32]
 801dbce:	601a      	str	r2, [r3, #0]
    SEGGER_RTT_UNLOCK();
 801dbd0:	693b      	ldr	r3, [r7, #16]
 801dbd2:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 801dbd6:	2300      	movs	r3, #0
 801dbd8:	617b      	str	r3, [r7, #20]
 801dbda:	e002      	b.n	801dbe2 <SEGGER_RTT_ConfigUpBuffer+0xc6>
  } else {
    r = -1;
 801dbdc:	f04f 33ff 	mov.w	r3, #4294967295
 801dbe0:	617b      	str	r3, [r7, #20]
  }
  return r;
 801dbe2:	697b      	ldr	r3, [r7, #20]
}
 801dbe4:	4618      	mov	r0, r3
 801dbe6:	3718      	adds	r7, #24
 801dbe8:	46bd      	mov	sp, r7
 801dbea:	bd80      	pop	{r7, pc}
 801dbec:	20016200 	.word	0x20016200

0801dbf0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 801dbf0:	b580      	push	{r7, lr}
 801dbf2:	b086      	sub	sp, #24
 801dbf4:	af00      	add	r7, sp, #0
 801dbf6:	60f8      	str	r0, [r7, #12]
 801dbf8:	60b9      	str	r1, [r7, #8]
 801dbfa:	607a      	str	r2, [r7, #4]
 801dbfc:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 801dbfe:	4b30      	ldr	r3, [pc, #192]	; (801dcc0 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 801dc00:	781b      	ldrb	r3, [r3, #0]
 801dc02:	2b00      	cmp	r3, #0
 801dc04:	d101      	bne.n	801dc0a <SEGGER_RTT_ConfigDownBuffer+0x1a>
 801dc06:	f7ff fe25 	bl	801d854 <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumDownBuffers) {
 801dc0a:	4b2d      	ldr	r3, [pc, #180]	; (801dcc0 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 801dc0c:	695b      	ldr	r3, [r3, #20]
 801dc0e:	461a      	mov	r2, r3
 801dc10:	68fb      	ldr	r3, [r7, #12]
 801dc12:	4293      	cmp	r3, r2
 801dc14:	d24b      	bcs.n	801dcae <SEGGER_RTT_ConfigDownBuffer+0xbe>
    SEGGER_RTT_LOCK();
 801dc16:	f3ef 8311 	mrs	r3, BASEPRI
 801dc1a:	f04f 0120 	mov.w	r1, #32
 801dc1e:	f381 8811 	msr	BASEPRI, r1
 801dc22:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 801dc24:	68fb      	ldr	r3, [r7, #12]
 801dc26:	2b00      	cmp	r3, #0
 801dc28:	d031      	beq.n	801dc8e <SEGGER_RTT_ConfigDownBuffer+0x9e>
      _SEGGER_RTT.aDown[BufferIndex].sName        = sName;
 801dc2a:	4925      	ldr	r1, [pc, #148]	; (801dcc0 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 801dc2c:	68fa      	ldr	r2, [r7, #12]
 801dc2e:	4613      	mov	r3, r2
 801dc30:	005b      	lsls	r3, r3, #1
 801dc32:	4413      	add	r3, r2
 801dc34:	00db      	lsls	r3, r3, #3
 801dc36:	440b      	add	r3, r1
 801dc38:	3360      	adds	r3, #96	; 0x60
 801dc3a:	68ba      	ldr	r2, [r7, #8]
 801dc3c:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 801dc3e:	4920      	ldr	r1, [pc, #128]	; (801dcc0 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 801dc40:	68fa      	ldr	r2, [r7, #12]
 801dc42:	4613      	mov	r3, r2
 801dc44:	005b      	lsls	r3, r3, #1
 801dc46:	4413      	add	r3, r2
 801dc48:	00db      	lsls	r3, r3, #3
 801dc4a:	440b      	add	r3, r1
 801dc4c:	3364      	adds	r3, #100	; 0x64
 801dc4e:	687a      	ldr	r2, [r7, #4]
 801dc50:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].SizeOfBuffer = BufferSize;
 801dc52:	491b      	ldr	r1, [pc, #108]	; (801dcc0 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 801dc54:	68fa      	ldr	r2, [r7, #12]
 801dc56:	4613      	mov	r3, r2
 801dc58:	005b      	lsls	r3, r3, #1
 801dc5a:	4413      	add	r3, r2
 801dc5c:	00db      	lsls	r3, r3, #3
 801dc5e:	440b      	add	r3, r1
 801dc60:	3368      	adds	r3, #104	; 0x68
 801dc62:	683a      	ldr	r2, [r7, #0]
 801dc64:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].RdOff        = 0u;
 801dc66:	4916      	ldr	r1, [pc, #88]	; (801dcc0 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 801dc68:	68fa      	ldr	r2, [r7, #12]
 801dc6a:	4613      	mov	r3, r2
 801dc6c:	005b      	lsls	r3, r3, #1
 801dc6e:	4413      	add	r3, r2
 801dc70:	00db      	lsls	r3, r3, #3
 801dc72:	440b      	add	r3, r1
 801dc74:	3370      	adds	r3, #112	; 0x70
 801dc76:	2200      	movs	r2, #0
 801dc78:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].WrOff        = 0u;
 801dc7a:	4911      	ldr	r1, [pc, #68]	; (801dcc0 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 801dc7c:	68fa      	ldr	r2, [r7, #12]
 801dc7e:	4613      	mov	r3, r2
 801dc80:	005b      	lsls	r3, r3, #1
 801dc82:	4413      	add	r3, r2
 801dc84:	00db      	lsls	r3, r3, #3
 801dc86:	440b      	add	r3, r1
 801dc88:	336c      	adds	r3, #108	; 0x6c
 801dc8a:	2200      	movs	r2, #0
 801dc8c:	601a      	str	r2, [r3, #0]
    }
    _SEGGER_RTT.aDown[BufferIndex].Flags          = Flags;
 801dc8e:	490c      	ldr	r1, [pc, #48]	; (801dcc0 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 801dc90:	68fa      	ldr	r2, [r7, #12]
 801dc92:	4613      	mov	r3, r2
 801dc94:	005b      	lsls	r3, r3, #1
 801dc96:	4413      	add	r3, r2
 801dc98:	00db      	lsls	r3, r3, #3
 801dc9a:	440b      	add	r3, r1
 801dc9c:	3374      	adds	r3, #116	; 0x74
 801dc9e:	6a3a      	ldr	r2, [r7, #32]
 801dca0:	601a      	str	r2, [r3, #0]
    SEGGER_RTT_UNLOCK();
 801dca2:	693b      	ldr	r3, [r7, #16]
 801dca4:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 801dca8:	2300      	movs	r3, #0
 801dcaa:	617b      	str	r3, [r7, #20]
 801dcac:	e002      	b.n	801dcb4 <SEGGER_RTT_ConfigDownBuffer+0xc4>
  } else {
    r = -1;
 801dcae:	f04f 33ff 	mov.w	r3, #4294967295
 801dcb2:	617b      	str	r3, [r7, #20]
  }
  return r;
 801dcb4:	697b      	ldr	r3, [r7, #20]
}
 801dcb6:	4618      	mov	r0, r3
 801dcb8:	3718      	adds	r7, #24
 801dcba:	46bd      	mov	sp, r7
 801dcbc:	bd80      	pop	{r7, pc}
 801dcbe:	bf00      	nop
 801dcc0:	20016200 	.word	0x20016200

0801dcc4 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 801dcc4:	b480      	push	{r7}
 801dcc6:	b087      	sub	sp, #28
 801dcc8:	af00      	add	r7, sp, #0
 801dcca:	60f8      	str	r0, [r7, #12]
 801dccc:	60b9      	str	r1, [r7, #8]
 801dcce:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 801dcd0:	2300      	movs	r3, #0
 801dcd2:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 801dcd4:	e002      	b.n	801dcdc <_EncodeStr+0x18>
    Len++;
 801dcd6:	693b      	ldr	r3, [r7, #16]
 801dcd8:	3301      	adds	r3, #1
 801dcda:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 801dcdc:	68ba      	ldr	r2, [r7, #8]
 801dcde:	693b      	ldr	r3, [r7, #16]
 801dce0:	4413      	add	r3, r2
 801dce2:	781b      	ldrb	r3, [r3, #0]
 801dce4:	2b00      	cmp	r3, #0
 801dce6:	d1f6      	bne.n	801dcd6 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 801dce8:	693a      	ldr	r2, [r7, #16]
 801dcea:	687b      	ldr	r3, [r7, #4]
 801dcec:	429a      	cmp	r2, r3
 801dcee:	d901      	bls.n	801dcf4 <_EncodeStr+0x30>
    Len = Limit;
 801dcf0:	687b      	ldr	r3, [r7, #4]
 801dcf2:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 801dcf4:	693b      	ldr	r3, [r7, #16]
 801dcf6:	2bfe      	cmp	r3, #254	; 0xfe
 801dcf8:	d806      	bhi.n	801dd08 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 801dcfa:	68fb      	ldr	r3, [r7, #12]
 801dcfc:	1c5a      	adds	r2, r3, #1
 801dcfe:	60fa      	str	r2, [r7, #12]
 801dd00:	693a      	ldr	r2, [r7, #16]
 801dd02:	b2d2      	uxtb	r2, r2
 801dd04:	701a      	strb	r2, [r3, #0]
 801dd06:	e011      	b.n	801dd2c <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 801dd08:	68fb      	ldr	r3, [r7, #12]
 801dd0a:	1c5a      	adds	r2, r3, #1
 801dd0c:	60fa      	str	r2, [r7, #12]
 801dd0e:	22ff      	movs	r2, #255	; 0xff
 801dd10:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 801dd12:	68fb      	ldr	r3, [r7, #12]
 801dd14:	1c5a      	adds	r2, r3, #1
 801dd16:	60fa      	str	r2, [r7, #12]
 801dd18:	693a      	ldr	r2, [r7, #16]
 801dd1a:	b2d2      	uxtb	r2, r2
 801dd1c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 801dd1e:	693b      	ldr	r3, [r7, #16]
 801dd20:	0a19      	lsrs	r1, r3, #8
 801dd22:	68fb      	ldr	r3, [r7, #12]
 801dd24:	1c5a      	adds	r2, r3, #1
 801dd26:	60fa      	str	r2, [r7, #12]
 801dd28:	b2ca      	uxtb	r2, r1
 801dd2a:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 801dd2c:	2300      	movs	r3, #0
 801dd2e:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 801dd30:	e00a      	b.n	801dd48 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 801dd32:	68ba      	ldr	r2, [r7, #8]
 801dd34:	1c53      	adds	r3, r2, #1
 801dd36:	60bb      	str	r3, [r7, #8]
 801dd38:	68fb      	ldr	r3, [r7, #12]
 801dd3a:	1c59      	adds	r1, r3, #1
 801dd3c:	60f9      	str	r1, [r7, #12]
 801dd3e:	7812      	ldrb	r2, [r2, #0]
 801dd40:	701a      	strb	r2, [r3, #0]
    n++;
 801dd42:	697b      	ldr	r3, [r7, #20]
 801dd44:	3301      	adds	r3, #1
 801dd46:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 801dd48:	697a      	ldr	r2, [r7, #20]
 801dd4a:	693b      	ldr	r3, [r7, #16]
 801dd4c:	429a      	cmp	r2, r3
 801dd4e:	d3f0      	bcc.n	801dd32 <_EncodeStr+0x6e>
  }
  return pPayload;
 801dd50:	68fb      	ldr	r3, [r7, #12]
}
 801dd52:	4618      	mov	r0, r3
 801dd54:	371c      	adds	r7, #28
 801dd56:	46bd      	mov	sp, r7
 801dd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd5c:	4770      	bx	lr

0801dd5e <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 801dd5e:	b480      	push	{r7}
 801dd60:	b083      	sub	sp, #12
 801dd62:	af00      	add	r7, sp, #0
 801dd64:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 801dd66:	687b      	ldr	r3, [r7, #4]
 801dd68:	3304      	adds	r3, #4
}
 801dd6a:	4618      	mov	r0, r3
 801dd6c:	370c      	adds	r7, #12
 801dd6e:	46bd      	mov	sp, r7
 801dd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd74:	4770      	bx	lr

0801dd76 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 801dd76:	b580      	push	{r7, lr}
 801dd78:	b082      	sub	sp, #8
 801dd7a:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 801dd7c:	1cfb      	adds	r3, r7, #3
 801dd7e:	2201      	movs	r2, #1
 801dd80:	4619      	mov	r1, r3
 801dd82:	2001      	movs	r0, #1
 801dd84:	f7ff fdb8 	bl	801d8f8 <SEGGER_RTT_ReadNoLock>
 801dd88:	4603      	mov	r3, r0
 801dd8a:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 801dd8c:	687b      	ldr	r3, [r7, #4]
 801dd8e:	2b00      	cmp	r3, #0
 801dd90:	dd44      	ble.n	801de1c <_HandleIncomingPacket+0xa6>
    switch (Cmd) {
 801dd92:	78fb      	ldrb	r3, [r7, #3]
 801dd94:	2b04      	cmp	r3, #4
 801dd96:	d01a      	beq.n	801ddce <_HandleIncomingPacket+0x58>
 801dd98:	2b04      	cmp	r3, #4
 801dd9a:	dc06      	bgt.n	801ddaa <_HandleIncomingPacket+0x34>
 801dd9c:	2b02      	cmp	r3, #2
 801dd9e:	d010      	beq.n	801ddc2 <_HandleIncomingPacket+0x4c>
 801dda0:	2b02      	cmp	r3, #2
 801dda2:	dc11      	bgt.n	801ddc8 <_HandleIncomingPacket+0x52>
 801dda4:	2b01      	cmp	r3, #1
 801dda6:	d009      	beq.n	801ddbc <_HandleIncomingPacket+0x46>
 801dda8:	e02d      	b.n	801de06 <_HandleIncomingPacket+0x90>
 801ddaa:	2b06      	cmp	r3, #6
 801ddac:	d015      	beq.n	801ddda <_HandleIncomingPacket+0x64>
 801ddae:	2b06      	cmp	r3, #6
 801ddb0:	db10      	blt.n	801ddd4 <_HandleIncomingPacket+0x5e>
 801ddb2:	2b07      	cmp	r3, #7
 801ddb4:	d014      	beq.n	801dde0 <_HandleIncomingPacket+0x6a>
 801ddb6:	2b80      	cmp	r3, #128	; 0x80
 801ddb8:	d015      	beq.n	801dde6 <_HandleIncomingPacket+0x70>
 801ddba:	e024      	b.n	801de06 <_HandleIncomingPacket+0x90>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 801ddbc:	f000 fc34 	bl	801e628 <SEGGER_SYSVIEW_Start>
      break;
 801ddc0:	e031      	b.n	801de26 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 801ddc2:	f000 fced 	bl	801e7a0 <SEGGER_SYSVIEW_Stop>
      break;
 801ddc6:	e02e      	b.n	801de26 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 801ddc8:	f000 fec8 	bl	801eb5c <SEGGER_SYSVIEW_RecordSystime>
      break;
 801ddcc:	e02b      	b.n	801de26 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 801ddce:	f000 fe8d 	bl	801eaec <SEGGER_SYSVIEW_SendTaskList>
      break;
 801ddd2:	e028      	b.n	801de26 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 801ddd4:	f000 fd0a 	bl	801e7ec <SEGGER_SYSVIEW_GetSysDesc>
      break;
 801ddd8:	e025      	b.n	801de26 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 801ddda:	f001 f8e7 	bl	801efac <SEGGER_SYSVIEW_SendNumModules>
      break;
 801ddde:	e022      	b.n	801de26 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 801dde0:	f001 f8c6 	bl	801ef70 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 801dde4:	e01f      	b.n	801de26 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 801dde6:	1cfb      	adds	r3, r7, #3
 801dde8:	2201      	movs	r2, #1
 801ddea:	4619      	mov	r1, r3
 801ddec:	2001      	movs	r0, #1
 801ddee:	f7ff fd83 	bl	801d8f8 <SEGGER_RTT_ReadNoLock>
 801ddf2:	4603      	mov	r3, r0
 801ddf4:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 801ddf6:	687b      	ldr	r3, [r7, #4]
 801ddf8:	2b00      	cmp	r3, #0
 801ddfa:	dd11      	ble.n	801de20 <_HandleIncomingPacket+0xaa>
        SEGGER_SYSVIEW_SendModule(Cmd);
 801ddfc:	78fb      	ldrb	r3, [r7, #3]
 801ddfe:	4618      	mov	r0, r3
 801de00:	f001 f836 	bl	801ee70 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 801de04:	e00c      	b.n	801de20 <_HandleIncomingPacket+0xaa>
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 801de06:	78fb      	ldrb	r3, [r7, #3]
 801de08:	b25b      	sxtb	r3, r3
 801de0a:	2b00      	cmp	r3, #0
 801de0c:	da0a      	bge.n	801de24 <_HandleIncomingPacket+0xae>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 801de0e:	1cfb      	adds	r3, r7, #3
 801de10:	2201      	movs	r2, #1
 801de12:	4619      	mov	r1, r3
 801de14:	2001      	movs	r0, #1
 801de16:	f7ff fd6f 	bl	801d8f8 <SEGGER_RTT_ReadNoLock>
      }
      break;
 801de1a:	e003      	b.n	801de24 <_HandleIncomingPacket+0xae>
    }
  }
 801de1c:	bf00      	nop
 801de1e:	e002      	b.n	801de26 <_HandleIncomingPacket+0xb0>
      break;
 801de20:	bf00      	nop
 801de22:	e000      	b.n	801de26 <_HandleIncomingPacket+0xb0>
      break;
 801de24:	bf00      	nop
}
 801de26:	bf00      	nop
 801de28:	3708      	adds	r7, #8
 801de2a:	46bd      	mov	sp, r7
 801de2c:	bd80      	pop	{r7, pc}
	...

0801de30 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 801de30:	b580      	push	{r7, lr}
 801de32:	b08c      	sub	sp, #48	; 0x30
 801de34:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 801de36:	2301      	movs	r3, #1
 801de38:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 801de3a:	1d3b      	adds	r3, r7, #4
 801de3c:	3301      	adds	r3, #1
 801de3e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 801de40:	69fb      	ldr	r3, [r7, #28]
 801de42:	62fb      	str	r3, [r7, #44]	; 0x2c
 801de44:	4b30      	ldr	r3, [pc, #192]	; (801df08 <_TrySendOverflowPacket+0xd8>)
 801de46:	695b      	ldr	r3, [r3, #20]
 801de48:	62bb      	str	r3, [r7, #40]	; 0x28
 801de4a:	e00b      	b.n	801de64 <_TrySendOverflowPacket+0x34>
 801de4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801de4e:	b2da      	uxtb	r2, r3
 801de50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801de52:	1c59      	adds	r1, r3, #1
 801de54:	62f9      	str	r1, [r7, #44]	; 0x2c
 801de56:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801de5a:	b2d2      	uxtb	r2, r2
 801de5c:	701a      	strb	r2, [r3, #0]
 801de5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801de60:	09db      	lsrs	r3, r3, #7
 801de62:	62bb      	str	r3, [r7, #40]	; 0x28
 801de64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801de66:	2b7f      	cmp	r3, #127	; 0x7f
 801de68:	d8f0      	bhi.n	801de4c <_TrySendOverflowPacket+0x1c>
 801de6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801de6c:	1c5a      	adds	r2, r3, #1
 801de6e:	62fa      	str	r2, [r7, #44]	; 0x2c
 801de70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801de72:	b2d2      	uxtb	r2, r2
 801de74:	701a      	strb	r2, [r3, #0]
 801de76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801de78:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 801de7a:	4b24      	ldr	r3, [pc, #144]	; (801df0c <_TrySendOverflowPacket+0xdc>)
 801de7c:	681b      	ldr	r3, [r3, #0]
 801de7e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 801de80:	4b21      	ldr	r3, [pc, #132]	; (801df08 <_TrySendOverflowPacket+0xd8>)
 801de82:	68db      	ldr	r3, [r3, #12]
 801de84:	69ba      	ldr	r2, [r7, #24]
 801de86:	1ad3      	subs	r3, r2, r3
 801de88:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 801de8a:	69fb      	ldr	r3, [r7, #28]
 801de8c:	627b      	str	r3, [r7, #36]	; 0x24
 801de8e:	697b      	ldr	r3, [r7, #20]
 801de90:	623b      	str	r3, [r7, #32]
 801de92:	e00b      	b.n	801deac <_TrySendOverflowPacket+0x7c>
 801de94:	6a3b      	ldr	r3, [r7, #32]
 801de96:	b2da      	uxtb	r2, r3
 801de98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801de9a:	1c59      	adds	r1, r3, #1
 801de9c:	6279      	str	r1, [r7, #36]	; 0x24
 801de9e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801dea2:	b2d2      	uxtb	r2, r2
 801dea4:	701a      	strb	r2, [r3, #0]
 801dea6:	6a3b      	ldr	r3, [r7, #32]
 801dea8:	09db      	lsrs	r3, r3, #7
 801deaa:	623b      	str	r3, [r7, #32]
 801deac:	6a3b      	ldr	r3, [r7, #32]
 801deae:	2b7f      	cmp	r3, #127	; 0x7f
 801deb0:	d8f0      	bhi.n	801de94 <_TrySendOverflowPacket+0x64>
 801deb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801deb4:	1c5a      	adds	r2, r3, #1
 801deb6:	627a      	str	r2, [r7, #36]	; 0x24
 801deb8:	6a3a      	ldr	r2, [r7, #32]
 801deba:	b2d2      	uxtb	r2, r2
 801debc:	701a      	strb	r2, [r3, #0]
 801debe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dec0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 801dec2:	69fa      	ldr	r2, [r7, #28]
 801dec4:	1d3b      	adds	r3, r7, #4
 801dec6:	1ad3      	subs	r3, r2, r3
 801dec8:	461a      	mov	r2, r3
 801deca:	1d3b      	adds	r3, r7, #4
 801decc:	4619      	mov	r1, r3
 801dece:	2001      	movs	r0, #1
 801ded0:	f7ff fd94 	bl	801d9fc <SEGGER_RTT_WriteSkipNoLock>
 801ded4:	4603      	mov	r3, r0
 801ded6:	613b      	str	r3, [r7, #16]
  if (Status) {
 801ded8:	693b      	ldr	r3, [r7, #16]
 801deda:	2b00      	cmp	r3, #0
 801dedc:	d009      	beq.n	801def2 <_TrySendOverflowPacket+0xc2>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 801dede:	4a0a      	ldr	r2, [pc, #40]	; (801df08 <_TrySendOverflowPacket+0xd8>)
 801dee0:	69bb      	ldr	r3, [r7, #24]
 801dee2:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 801dee4:	4b08      	ldr	r3, [pc, #32]	; (801df08 <_TrySendOverflowPacket+0xd8>)
 801dee6:	781b      	ldrb	r3, [r3, #0]
 801dee8:	3b01      	subs	r3, #1
 801deea:	b2da      	uxtb	r2, r3
 801deec:	4b06      	ldr	r3, [pc, #24]	; (801df08 <_TrySendOverflowPacket+0xd8>)
 801deee:	701a      	strb	r2, [r3, #0]
 801def0:	e004      	b.n	801defc <_TrySendOverflowPacket+0xcc>
  } else {
    _SYSVIEW_Globals.DropCount++;
 801def2:	4b05      	ldr	r3, [pc, #20]	; (801df08 <_TrySendOverflowPacket+0xd8>)
 801def4:	695b      	ldr	r3, [r3, #20]
 801def6:	3301      	adds	r3, #1
 801def8:	4a03      	ldr	r2, [pc, #12]	; (801df08 <_TrySendOverflowPacket+0xd8>)
 801defa:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 801defc:	693b      	ldr	r3, [r7, #16]
}
 801defe:	4618      	mov	r0, r3
 801df00:	3730      	adds	r7, #48	; 0x30
 801df02:	46bd      	mov	sp, r7
 801df04:	bd80      	pop	{r7, pc}
 801df06:	bf00      	nop
 801df08:	2000f110 	.word	0x2000f110
 801df0c:	e0001004 	.word	0xe0001004

0801df10 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 801df10:	b580      	push	{r7, lr}
 801df12:	b08a      	sub	sp, #40	; 0x28
 801df14:	af00      	add	r7, sp, #0
 801df16:	60f8      	str	r0, [r7, #12]
 801df18:	60b9      	str	r1, [r7, #8]
 801df1a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 801df1c:	4b63      	ldr	r3, [pc, #396]	; (801e0ac <_SendPacket+0x19c>)
 801df1e:	781b      	ldrb	r3, [r3, #0]
 801df20:	2b01      	cmp	r3, #1
 801df22:	d010      	beq.n	801df46 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 801df24:	4b61      	ldr	r3, [pc, #388]	; (801e0ac <_SendPacket+0x19c>)
 801df26:	781b      	ldrb	r3, [r3, #0]
 801df28:	2b00      	cmp	r3, #0
 801df2a:	f000 80a1 	beq.w	801e070 <_SendPacket+0x160>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 801df2e:	4b5f      	ldr	r3, [pc, #380]	; (801e0ac <_SendPacket+0x19c>)
 801df30:	781b      	ldrb	r3, [r3, #0]
 801df32:	2b02      	cmp	r3, #2
 801df34:	d109      	bne.n	801df4a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 801df36:	f7ff ff7b 	bl	801de30 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 801df3a:	4b5c      	ldr	r3, [pc, #368]	; (801e0ac <_SendPacket+0x19c>)
 801df3c:	781b      	ldrb	r3, [r3, #0]
 801df3e:	2b01      	cmp	r3, #1
 801df40:	f040 8098 	bne.w	801e074 <_SendPacket+0x164>
      goto SendDone;
    }
  }
Send:
 801df44:	e001      	b.n	801df4a <_SendPacket+0x3a>
    goto Send;
 801df46:	bf00      	nop
 801df48:	e000      	b.n	801df4c <_SendPacket+0x3c>
Send:
 801df4a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 801df4c:	687b      	ldr	r3, [r7, #4]
 801df4e:	2b1f      	cmp	r3, #31
 801df50:	d809      	bhi.n	801df66 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 801df52:	4b56      	ldr	r3, [pc, #344]	; (801e0ac <_SendPacket+0x19c>)
 801df54:	69da      	ldr	r2, [r3, #28]
 801df56:	687b      	ldr	r3, [r7, #4]
 801df58:	fa22 f303 	lsr.w	r3, r2, r3
 801df5c:	f003 0301 	and.w	r3, r3, #1
 801df60:	2b00      	cmp	r3, #0
 801df62:	f040 8089 	bne.w	801e078 <_SendPacket+0x168>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 801df66:	687b      	ldr	r3, [r7, #4]
 801df68:	2b17      	cmp	r3, #23
 801df6a:	d807      	bhi.n	801df7c <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 801df6c:	68fb      	ldr	r3, [r7, #12]
 801df6e:	3b01      	subs	r3, #1
 801df70:	60fb      	str	r3, [r7, #12]
 801df72:	687b      	ldr	r3, [r7, #4]
 801df74:	b2da      	uxtb	r2, r3
 801df76:	68fb      	ldr	r3, [r7, #12]
 801df78:	701a      	strb	r2, [r3, #0]
 801df7a:	e03d      	b.n	801dff8 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 801df7c:	68ba      	ldr	r2, [r7, #8]
 801df7e:	68fb      	ldr	r3, [r7, #12]
 801df80:	1ad3      	subs	r3, r2, r3
 801df82:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 801df84:	69fb      	ldr	r3, [r7, #28]
 801df86:	2b7f      	cmp	r3, #127	; 0x7f
 801df88:	d912      	bls.n	801dfb0 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 801df8a:	69fb      	ldr	r3, [r7, #28]
 801df8c:	09da      	lsrs	r2, r3, #7
 801df8e:	68fb      	ldr	r3, [r7, #12]
 801df90:	3b01      	subs	r3, #1
 801df92:	60fb      	str	r3, [r7, #12]
 801df94:	b2d2      	uxtb	r2, r2
 801df96:	68fb      	ldr	r3, [r7, #12]
 801df98:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 801df9a:	69fb      	ldr	r3, [r7, #28]
 801df9c:	b2db      	uxtb	r3, r3
 801df9e:	68fa      	ldr	r2, [r7, #12]
 801dfa0:	3a01      	subs	r2, #1
 801dfa2:	60fa      	str	r2, [r7, #12]
 801dfa4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801dfa8:	b2da      	uxtb	r2, r3
 801dfaa:	68fb      	ldr	r3, [r7, #12]
 801dfac:	701a      	strb	r2, [r3, #0]
 801dfae:	e006      	b.n	801dfbe <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 801dfb0:	68fb      	ldr	r3, [r7, #12]
 801dfb2:	3b01      	subs	r3, #1
 801dfb4:	60fb      	str	r3, [r7, #12]
 801dfb6:	69fb      	ldr	r3, [r7, #28]
 801dfb8:	b2da      	uxtb	r2, r3
 801dfba:	68fb      	ldr	r3, [r7, #12]
 801dfbc:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 801dfbe:	687b      	ldr	r3, [r7, #4]
 801dfc0:	2b7f      	cmp	r3, #127	; 0x7f
 801dfc2:	d912      	bls.n	801dfea <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 801dfc4:	687b      	ldr	r3, [r7, #4]
 801dfc6:	09da      	lsrs	r2, r3, #7
 801dfc8:	68fb      	ldr	r3, [r7, #12]
 801dfca:	3b01      	subs	r3, #1
 801dfcc:	60fb      	str	r3, [r7, #12]
 801dfce:	b2d2      	uxtb	r2, r2
 801dfd0:	68fb      	ldr	r3, [r7, #12]
 801dfd2:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 801dfd4:	687b      	ldr	r3, [r7, #4]
 801dfd6:	b2db      	uxtb	r3, r3
 801dfd8:	68fa      	ldr	r2, [r7, #12]
 801dfda:	3a01      	subs	r2, #1
 801dfdc:	60fa      	str	r2, [r7, #12]
 801dfde:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801dfe2:	b2da      	uxtb	r2, r3
 801dfe4:	68fb      	ldr	r3, [r7, #12]
 801dfe6:	701a      	strb	r2, [r3, #0]
 801dfe8:	e006      	b.n	801dff8 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 801dfea:	68fb      	ldr	r3, [r7, #12]
 801dfec:	3b01      	subs	r3, #1
 801dfee:	60fb      	str	r3, [r7, #12]
 801dff0:	687b      	ldr	r3, [r7, #4]
 801dff2:	b2da      	uxtb	r2, r3
 801dff4:	68fb      	ldr	r3, [r7, #12]
 801dff6:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 801dff8:	4b2d      	ldr	r3, [pc, #180]	; (801e0b0 <_SendPacket+0x1a0>)
 801dffa:	681b      	ldr	r3, [r3, #0]
 801dffc:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 801dffe:	4b2b      	ldr	r3, [pc, #172]	; (801e0ac <_SendPacket+0x19c>)
 801e000:	68db      	ldr	r3, [r3, #12]
 801e002:	69ba      	ldr	r2, [r7, #24]
 801e004:	1ad3      	subs	r3, r2, r3
 801e006:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 801e008:	68bb      	ldr	r3, [r7, #8]
 801e00a:	627b      	str	r3, [r7, #36]	; 0x24
 801e00c:	697b      	ldr	r3, [r7, #20]
 801e00e:	623b      	str	r3, [r7, #32]
 801e010:	e00b      	b.n	801e02a <_SendPacket+0x11a>
 801e012:	6a3b      	ldr	r3, [r7, #32]
 801e014:	b2da      	uxtb	r2, r3
 801e016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e018:	1c59      	adds	r1, r3, #1
 801e01a:	6279      	str	r1, [r7, #36]	; 0x24
 801e01c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e020:	b2d2      	uxtb	r2, r2
 801e022:	701a      	strb	r2, [r3, #0]
 801e024:	6a3b      	ldr	r3, [r7, #32]
 801e026:	09db      	lsrs	r3, r3, #7
 801e028:	623b      	str	r3, [r7, #32]
 801e02a:	6a3b      	ldr	r3, [r7, #32]
 801e02c:	2b7f      	cmp	r3, #127	; 0x7f
 801e02e:	d8f0      	bhi.n	801e012 <_SendPacket+0x102>
 801e030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e032:	1c5a      	adds	r2, r3, #1
 801e034:	627a      	str	r2, [r7, #36]	; 0x24
 801e036:	6a3a      	ldr	r2, [r7, #32]
 801e038:	b2d2      	uxtb	r2, r2
 801e03a:	701a      	strb	r2, [r3, #0]
 801e03c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e03e:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 801e040:	68ba      	ldr	r2, [r7, #8]
 801e042:	68fb      	ldr	r3, [r7, #12]
 801e044:	1ad3      	subs	r3, r2, r3
 801e046:	461a      	mov	r2, r3
 801e048:	68f9      	ldr	r1, [r7, #12]
 801e04a:	2001      	movs	r0, #1
 801e04c:	f7ff fcd6 	bl	801d9fc <SEGGER_RTT_WriteSkipNoLock>
 801e050:	4603      	mov	r3, r0
 801e052:	613b      	str	r3, [r7, #16]
  if (Status) {
 801e054:	693b      	ldr	r3, [r7, #16]
 801e056:	2b00      	cmp	r3, #0
 801e058:	d003      	beq.n	801e062 <_SendPacket+0x152>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 801e05a:	4a14      	ldr	r2, [pc, #80]	; (801e0ac <_SendPacket+0x19c>)
 801e05c:	69bb      	ldr	r3, [r7, #24]
 801e05e:	60d3      	str	r3, [r2, #12]
 801e060:	e00b      	b.n	801e07a <_SendPacket+0x16a>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 801e062:	4b12      	ldr	r3, [pc, #72]	; (801e0ac <_SendPacket+0x19c>)
 801e064:	781b      	ldrb	r3, [r3, #0]
 801e066:	3301      	adds	r3, #1
 801e068:	b2da      	uxtb	r2, r3
 801e06a:	4b10      	ldr	r3, [pc, #64]	; (801e0ac <_SendPacket+0x19c>)
 801e06c:	701a      	strb	r2, [r3, #0]
 801e06e:	e004      	b.n	801e07a <_SendPacket+0x16a>
    goto SendDone;
 801e070:	bf00      	nop
 801e072:	e002      	b.n	801e07a <_SendPacket+0x16a>
      goto SendDone;
 801e074:	bf00      	nop
 801e076:	e000      	b.n	801e07a <_SendPacket+0x16a>
      goto SendDone;
 801e078:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 801e07a:	4b0e      	ldr	r3, [pc, #56]	; (801e0b4 <_SendPacket+0x1a4>)
 801e07c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 801e080:	4b0c      	ldr	r3, [pc, #48]	; (801e0b4 <_SendPacket+0x1a4>)
 801e082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801e086:	429a      	cmp	r2, r3
 801e088:	d00b      	beq.n	801e0a2 <_SendPacket+0x192>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 801e08a:	4b08      	ldr	r3, [pc, #32]	; (801e0ac <_SendPacket+0x19c>)
 801e08c:	789b      	ldrb	r3, [r3, #2]
 801e08e:	2b00      	cmp	r3, #0
 801e090:	d107      	bne.n	801e0a2 <_SendPacket+0x192>
      _SYSVIEW_Globals.RecursionCnt = 1;
 801e092:	4b06      	ldr	r3, [pc, #24]	; (801e0ac <_SendPacket+0x19c>)
 801e094:	2201      	movs	r2, #1
 801e096:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 801e098:	f7ff fe6d 	bl	801dd76 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 801e09c:	4b03      	ldr	r3, [pc, #12]	; (801e0ac <_SendPacket+0x19c>)
 801e09e:	2200      	movs	r2, #0
 801e0a0:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 801e0a2:	bf00      	nop
 801e0a4:	3728      	adds	r7, #40	; 0x28
 801e0a6:	46bd      	mov	sp, r7
 801e0a8:	bd80      	pop	{r7, pc}
 801e0aa:	bf00      	nop
 801e0ac:	2000f110 	.word	0x2000f110
 801e0b0:	e0001004 	.word	0xe0001004
 801e0b4:	20016200 	.word	0x20016200

0801e0b8 <SEGGER_SYSVIEW_Init>:
*    to identify the SystemView channel.
*
*  Notes
*    The channel is configured by the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 801e0b8:	b580      	push	{r7, lr}
 801e0ba:	b086      	sub	sp, #24
 801e0bc:	af02      	add	r7, sp, #8
 801e0be:	60f8      	str	r0, [r7, #12]
 801e0c0:	60b9      	str	r1, [r7, #8]
 801e0c2:	607a      	str	r2, [r7, #4]
 801e0c4:	603b      	str	r3, [r7, #0]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
  _SYSVIEW_Globals.EnableState      = 0;
  _SYSVIEW_Globals.PacketCount      = 0;
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 801e0c6:	2300      	movs	r3, #0
 801e0c8:	9300      	str	r3, [sp, #0]
 801e0ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 801e0ce:	4a14      	ldr	r2, [pc, #80]	; (801e120 <SEGGER_SYSVIEW_Init+0x68>)
 801e0d0:	4914      	ldr	r1, [pc, #80]	; (801e124 <SEGGER_SYSVIEW_Init+0x6c>)
 801e0d2:	2001      	movs	r0, #1
 801e0d4:	f7ff fd22 	bl	801db1c <SEGGER_RTT_ConfigUpBuffer>
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 801e0d8:	2300      	movs	r3, #0
 801e0da:	9300      	str	r3, [sp, #0]
 801e0dc:	2308      	movs	r3, #8
 801e0de:	4a12      	ldr	r2, [pc, #72]	; (801e128 <SEGGER_SYSVIEW_Init+0x70>)
 801e0e0:	4910      	ldr	r1, [pc, #64]	; (801e124 <SEGGER_SYSVIEW_Init+0x6c>)
 801e0e2:	2001      	movs	r0, #1
 801e0e4:	f7ff fd84 	bl	801dbf0 <SEGGER_RTT_ConfigDownBuffer>
  // TODO: Use SEGGER_RTT_AllocDownBuffer when SystemViewer is able to handle another Down Channel than Up Channel.
  //
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 801e0e8:	4b10      	ldr	r3, [pc, #64]	; (801e12c <SEGGER_SYSVIEW_Init+0x74>)
 801e0ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801e0ee:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 801e0f0:	4b0f      	ldr	r3, [pc, #60]	; (801e130 <SEGGER_SYSVIEW_Init+0x78>)
 801e0f2:	681b      	ldr	r3, [r3, #0]
 801e0f4:	4a0d      	ldr	r2, [pc, #52]	; (801e12c <SEGGER_SYSVIEW_Init+0x74>)
 801e0f6:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 801e0f8:	4a0c      	ldr	r2, [pc, #48]	; (801e12c <SEGGER_SYSVIEW_Init+0x74>)
 801e0fa:	687b      	ldr	r3, [r7, #4]
 801e0fc:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 801e0fe:	4a0b      	ldr	r2, [pc, #44]	; (801e12c <SEGGER_SYSVIEW_Init+0x74>)
 801e100:	68fb      	ldr	r3, [r7, #12]
 801e102:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 801e104:	4a09      	ldr	r2, [pc, #36]	; (801e12c <SEGGER_SYSVIEW_Init+0x74>)
 801e106:	68bb      	ldr	r3, [r7, #8]
 801e108:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 801e10a:	4a08      	ldr	r2, [pc, #32]	; (801e12c <SEGGER_SYSVIEW_Init+0x74>)
 801e10c:	683b      	ldr	r3, [r7, #0]
 801e10e:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 801e110:	4b06      	ldr	r3, [pc, #24]	; (801e12c <SEGGER_SYSVIEW_Init+0x74>)
 801e112:	2200      	movs	r2, #0
 801e114:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 801e116:	bf00      	nop
 801e118:	3710      	adds	r7, #16
 801e11a:	46bd      	mov	sp, r7
 801e11c:	bd80      	pop	{r7, pc}
 801e11e:	bf00      	nop
 801e120:	2000d108 	.word	0x2000d108
 801e124:	08024034 	.word	0x08024034
 801e128:	2000f108 	.word	0x2000f108
 801e12c:	2000f110 	.word	0x2000f110
 801e130:	e0001004 	.word	0xe0001004

0801e134 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 801e134:	b480      	push	{r7}
 801e136:	b083      	sub	sp, #12
 801e138:	af00      	add	r7, sp, #0
 801e13a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 801e13c:	4a04      	ldr	r2, [pc, #16]	; (801e150 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 801e13e:	687b      	ldr	r3, [r7, #4]
 801e140:	6113      	str	r3, [r2, #16]
}
 801e142:	bf00      	nop
 801e144:	370c      	adds	r7, #12
 801e146:	46bd      	mov	sp, r7
 801e148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e14c:	4770      	bx	lr
 801e14e:	bf00      	nop
 801e150:	2000f110 	.word	0x2000f110

0801e154 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 801e154:	b580      	push	{r7, lr}
 801e156:	b084      	sub	sp, #16
 801e158:	af00      	add	r7, sp, #0
 801e15a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 801e15c:	f3ef 8311 	mrs	r3, BASEPRI
 801e160:	f04f 0120 	mov.w	r1, #32
 801e164:	f381 8811 	msr	BASEPRI, r1
 801e168:	60fb      	str	r3, [r7, #12]
 801e16a:	4808      	ldr	r0, [pc, #32]	; (801e18c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 801e16c:	f7ff fdf7 	bl	801dd5e <_PreparePacket>
 801e170:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 801e172:	687a      	ldr	r2, [r7, #4]
 801e174:	68b9      	ldr	r1, [r7, #8]
 801e176:	68b8      	ldr	r0, [r7, #8]
 801e178:	f7ff feca 	bl	801df10 <_SendPacket>
  RECORD_END();
 801e17c:	68fb      	ldr	r3, [r7, #12]
 801e17e:	f383 8811 	msr	BASEPRI, r3
}
 801e182:	bf00      	nop
 801e184:	3710      	adds	r7, #16
 801e186:	46bd      	mov	sp, r7
 801e188:	bd80      	pop	{r7, pc}
 801e18a:	bf00      	nop
 801e18c:	2000f140 	.word	0x2000f140

0801e190 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 801e190:	b580      	push	{r7, lr}
 801e192:	b088      	sub	sp, #32
 801e194:	af00      	add	r7, sp, #0
 801e196:	6078      	str	r0, [r7, #4]
 801e198:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 801e19a:	f3ef 8311 	mrs	r3, BASEPRI
 801e19e:	f04f 0120 	mov.w	r1, #32
 801e1a2:	f381 8811 	msr	BASEPRI, r1
 801e1a6:	617b      	str	r3, [r7, #20]
 801e1a8:	4816      	ldr	r0, [pc, #88]	; (801e204 <SEGGER_SYSVIEW_RecordU32+0x74>)
 801e1aa:	f7ff fdd8 	bl	801dd5e <_PreparePacket>
 801e1ae:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 801e1b0:	693b      	ldr	r3, [r7, #16]
 801e1b2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 801e1b4:	68fb      	ldr	r3, [r7, #12]
 801e1b6:	61fb      	str	r3, [r7, #28]
 801e1b8:	683b      	ldr	r3, [r7, #0]
 801e1ba:	61bb      	str	r3, [r7, #24]
 801e1bc:	e00b      	b.n	801e1d6 <SEGGER_SYSVIEW_RecordU32+0x46>
 801e1be:	69bb      	ldr	r3, [r7, #24]
 801e1c0:	b2da      	uxtb	r2, r3
 801e1c2:	69fb      	ldr	r3, [r7, #28]
 801e1c4:	1c59      	adds	r1, r3, #1
 801e1c6:	61f9      	str	r1, [r7, #28]
 801e1c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e1cc:	b2d2      	uxtb	r2, r2
 801e1ce:	701a      	strb	r2, [r3, #0]
 801e1d0:	69bb      	ldr	r3, [r7, #24]
 801e1d2:	09db      	lsrs	r3, r3, #7
 801e1d4:	61bb      	str	r3, [r7, #24]
 801e1d6:	69bb      	ldr	r3, [r7, #24]
 801e1d8:	2b7f      	cmp	r3, #127	; 0x7f
 801e1da:	d8f0      	bhi.n	801e1be <SEGGER_SYSVIEW_RecordU32+0x2e>
 801e1dc:	69fb      	ldr	r3, [r7, #28]
 801e1de:	1c5a      	adds	r2, r3, #1
 801e1e0:	61fa      	str	r2, [r7, #28]
 801e1e2:	69ba      	ldr	r2, [r7, #24]
 801e1e4:	b2d2      	uxtb	r2, r2
 801e1e6:	701a      	strb	r2, [r3, #0]
 801e1e8:	69fb      	ldr	r3, [r7, #28]
 801e1ea:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 801e1ec:	687a      	ldr	r2, [r7, #4]
 801e1ee:	68f9      	ldr	r1, [r7, #12]
 801e1f0:	6938      	ldr	r0, [r7, #16]
 801e1f2:	f7ff fe8d 	bl	801df10 <_SendPacket>
  RECORD_END();
 801e1f6:	697b      	ldr	r3, [r7, #20]
 801e1f8:	f383 8811 	msr	BASEPRI, r3
}
 801e1fc:	bf00      	nop
 801e1fe:	3720      	adds	r7, #32
 801e200:	46bd      	mov	sp, r7
 801e202:	bd80      	pop	{r7, pc}
 801e204:	2000f140 	.word	0x2000f140

0801e208 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 801e208:	b580      	push	{r7, lr}
 801e20a:	b08c      	sub	sp, #48	; 0x30
 801e20c:	af00      	add	r7, sp, #0
 801e20e:	60f8      	str	r0, [r7, #12]
 801e210:	60b9      	str	r1, [r7, #8]
 801e212:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 801e214:	f3ef 8311 	mrs	r3, BASEPRI
 801e218:	f04f 0120 	mov.w	r1, #32
 801e21c:	f381 8811 	msr	BASEPRI, r1
 801e220:	61fb      	str	r3, [r7, #28]
 801e222:	4825      	ldr	r0, [pc, #148]	; (801e2b8 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 801e224:	f7ff fd9b 	bl	801dd5e <_PreparePacket>
 801e228:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 801e22a:	69bb      	ldr	r3, [r7, #24]
 801e22c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 801e22e:	697b      	ldr	r3, [r7, #20]
 801e230:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e232:	68bb      	ldr	r3, [r7, #8]
 801e234:	62bb      	str	r3, [r7, #40]	; 0x28
 801e236:	e00b      	b.n	801e250 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 801e238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e23a:	b2da      	uxtb	r2, r3
 801e23c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e23e:	1c59      	adds	r1, r3, #1
 801e240:	62f9      	str	r1, [r7, #44]	; 0x2c
 801e242:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e246:	b2d2      	uxtb	r2, r2
 801e248:	701a      	strb	r2, [r3, #0]
 801e24a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e24c:	09db      	lsrs	r3, r3, #7
 801e24e:	62bb      	str	r3, [r7, #40]	; 0x28
 801e250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e252:	2b7f      	cmp	r3, #127	; 0x7f
 801e254:	d8f0      	bhi.n	801e238 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 801e256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e258:	1c5a      	adds	r2, r3, #1
 801e25a:	62fa      	str	r2, [r7, #44]	; 0x2c
 801e25c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801e25e:	b2d2      	uxtb	r2, r2
 801e260:	701a      	strb	r2, [r3, #0]
 801e262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e264:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 801e266:	697b      	ldr	r3, [r7, #20]
 801e268:	627b      	str	r3, [r7, #36]	; 0x24
 801e26a:	687b      	ldr	r3, [r7, #4]
 801e26c:	623b      	str	r3, [r7, #32]
 801e26e:	e00b      	b.n	801e288 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 801e270:	6a3b      	ldr	r3, [r7, #32]
 801e272:	b2da      	uxtb	r2, r3
 801e274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e276:	1c59      	adds	r1, r3, #1
 801e278:	6279      	str	r1, [r7, #36]	; 0x24
 801e27a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e27e:	b2d2      	uxtb	r2, r2
 801e280:	701a      	strb	r2, [r3, #0]
 801e282:	6a3b      	ldr	r3, [r7, #32]
 801e284:	09db      	lsrs	r3, r3, #7
 801e286:	623b      	str	r3, [r7, #32]
 801e288:	6a3b      	ldr	r3, [r7, #32]
 801e28a:	2b7f      	cmp	r3, #127	; 0x7f
 801e28c:	d8f0      	bhi.n	801e270 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 801e28e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e290:	1c5a      	adds	r2, r3, #1
 801e292:	627a      	str	r2, [r7, #36]	; 0x24
 801e294:	6a3a      	ldr	r2, [r7, #32]
 801e296:	b2d2      	uxtb	r2, r2
 801e298:	701a      	strb	r2, [r3, #0]
 801e29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e29c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 801e29e:	68fa      	ldr	r2, [r7, #12]
 801e2a0:	6979      	ldr	r1, [r7, #20]
 801e2a2:	69b8      	ldr	r0, [r7, #24]
 801e2a4:	f7ff fe34 	bl	801df10 <_SendPacket>
  RECORD_END();
 801e2a8:	69fb      	ldr	r3, [r7, #28]
 801e2aa:	f383 8811 	msr	BASEPRI, r3
}
 801e2ae:	bf00      	nop
 801e2b0:	3730      	adds	r7, #48	; 0x30
 801e2b2:	46bd      	mov	sp, r7
 801e2b4:	bd80      	pop	{r7, pc}
 801e2b6:	bf00      	nop
 801e2b8:	2000f140 	.word	0x2000f140

0801e2bc <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 801e2bc:	b580      	push	{r7, lr}
 801e2be:	b08e      	sub	sp, #56	; 0x38
 801e2c0:	af00      	add	r7, sp, #0
 801e2c2:	60f8      	str	r0, [r7, #12]
 801e2c4:	60b9      	str	r1, [r7, #8]
 801e2c6:	607a      	str	r2, [r7, #4]
 801e2c8:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 801e2ca:	f3ef 8311 	mrs	r3, BASEPRI
 801e2ce:	f04f 0120 	mov.w	r1, #32
 801e2d2:	f381 8811 	msr	BASEPRI, r1
 801e2d6:	61fb      	str	r3, [r7, #28]
 801e2d8:	4832      	ldr	r0, [pc, #200]	; (801e3a4 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 801e2da:	f7ff fd40 	bl	801dd5e <_PreparePacket>
 801e2de:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 801e2e0:	69bb      	ldr	r3, [r7, #24]
 801e2e2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 801e2e4:	697b      	ldr	r3, [r7, #20]
 801e2e6:	637b      	str	r3, [r7, #52]	; 0x34
 801e2e8:	68bb      	ldr	r3, [r7, #8]
 801e2ea:	633b      	str	r3, [r7, #48]	; 0x30
 801e2ec:	e00b      	b.n	801e306 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 801e2ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e2f0:	b2da      	uxtb	r2, r3
 801e2f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e2f4:	1c59      	adds	r1, r3, #1
 801e2f6:	6379      	str	r1, [r7, #52]	; 0x34
 801e2f8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e2fc:	b2d2      	uxtb	r2, r2
 801e2fe:	701a      	strb	r2, [r3, #0]
 801e300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e302:	09db      	lsrs	r3, r3, #7
 801e304:	633b      	str	r3, [r7, #48]	; 0x30
 801e306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e308:	2b7f      	cmp	r3, #127	; 0x7f
 801e30a:	d8f0      	bhi.n	801e2ee <SEGGER_SYSVIEW_RecordU32x3+0x32>
 801e30c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e30e:	1c5a      	adds	r2, r3, #1
 801e310:	637a      	str	r2, [r7, #52]	; 0x34
 801e312:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801e314:	b2d2      	uxtb	r2, r2
 801e316:	701a      	strb	r2, [r3, #0]
 801e318:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e31a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 801e31c:	697b      	ldr	r3, [r7, #20]
 801e31e:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e320:	687b      	ldr	r3, [r7, #4]
 801e322:	62bb      	str	r3, [r7, #40]	; 0x28
 801e324:	e00b      	b.n	801e33e <SEGGER_SYSVIEW_RecordU32x3+0x82>
 801e326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e328:	b2da      	uxtb	r2, r3
 801e32a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e32c:	1c59      	adds	r1, r3, #1
 801e32e:	62f9      	str	r1, [r7, #44]	; 0x2c
 801e330:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e334:	b2d2      	uxtb	r2, r2
 801e336:	701a      	strb	r2, [r3, #0]
 801e338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e33a:	09db      	lsrs	r3, r3, #7
 801e33c:	62bb      	str	r3, [r7, #40]	; 0x28
 801e33e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e340:	2b7f      	cmp	r3, #127	; 0x7f
 801e342:	d8f0      	bhi.n	801e326 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 801e344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e346:	1c5a      	adds	r2, r3, #1
 801e348:	62fa      	str	r2, [r7, #44]	; 0x2c
 801e34a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801e34c:	b2d2      	uxtb	r2, r2
 801e34e:	701a      	strb	r2, [r3, #0]
 801e350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e352:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 801e354:	697b      	ldr	r3, [r7, #20]
 801e356:	627b      	str	r3, [r7, #36]	; 0x24
 801e358:	683b      	ldr	r3, [r7, #0]
 801e35a:	623b      	str	r3, [r7, #32]
 801e35c:	e00b      	b.n	801e376 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 801e35e:	6a3b      	ldr	r3, [r7, #32]
 801e360:	b2da      	uxtb	r2, r3
 801e362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e364:	1c59      	adds	r1, r3, #1
 801e366:	6279      	str	r1, [r7, #36]	; 0x24
 801e368:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e36c:	b2d2      	uxtb	r2, r2
 801e36e:	701a      	strb	r2, [r3, #0]
 801e370:	6a3b      	ldr	r3, [r7, #32]
 801e372:	09db      	lsrs	r3, r3, #7
 801e374:	623b      	str	r3, [r7, #32]
 801e376:	6a3b      	ldr	r3, [r7, #32]
 801e378:	2b7f      	cmp	r3, #127	; 0x7f
 801e37a:	d8f0      	bhi.n	801e35e <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 801e37c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e37e:	1c5a      	adds	r2, r3, #1
 801e380:	627a      	str	r2, [r7, #36]	; 0x24
 801e382:	6a3a      	ldr	r2, [r7, #32]
 801e384:	b2d2      	uxtb	r2, r2
 801e386:	701a      	strb	r2, [r3, #0]
 801e388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e38a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 801e38c:	68fa      	ldr	r2, [r7, #12]
 801e38e:	6979      	ldr	r1, [r7, #20]
 801e390:	69b8      	ldr	r0, [r7, #24]
 801e392:	f7ff fdbd 	bl	801df10 <_SendPacket>
  RECORD_END();
 801e396:	69fb      	ldr	r3, [r7, #28]
 801e398:	f383 8811 	msr	BASEPRI, r3
}
 801e39c:	bf00      	nop
 801e39e:	3738      	adds	r7, #56	; 0x38
 801e3a0:	46bd      	mov	sp, r7
 801e3a2:	bd80      	pop	{r7, pc}
 801e3a4:	2000f140 	.word	0x2000f140

0801e3a8 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 801e3a8:	b580      	push	{r7, lr}
 801e3aa:	b090      	sub	sp, #64	; 0x40
 801e3ac:	af00      	add	r7, sp, #0
 801e3ae:	60f8      	str	r0, [r7, #12]
 801e3b0:	60b9      	str	r1, [r7, #8]
 801e3b2:	607a      	str	r2, [r7, #4]
 801e3b4:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 801e3b6:	f3ef 8311 	mrs	r3, BASEPRI
 801e3ba:	f04f 0120 	mov.w	r1, #32
 801e3be:	f381 8811 	msr	BASEPRI, r1
 801e3c2:	61fb      	str	r3, [r7, #28]
 801e3c4:	4840      	ldr	r0, [pc, #256]	; (801e4c8 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 801e3c6:	f7ff fcca 	bl	801dd5e <_PreparePacket>
 801e3ca:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 801e3cc:	69bb      	ldr	r3, [r7, #24]
 801e3ce:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 801e3d0:	697b      	ldr	r3, [r7, #20]
 801e3d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 801e3d4:	68bb      	ldr	r3, [r7, #8]
 801e3d6:	63bb      	str	r3, [r7, #56]	; 0x38
 801e3d8:	e00b      	b.n	801e3f2 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 801e3da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e3dc:	b2da      	uxtb	r2, r3
 801e3de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801e3e0:	1c59      	adds	r1, r3, #1
 801e3e2:	63f9      	str	r1, [r7, #60]	; 0x3c
 801e3e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e3e8:	b2d2      	uxtb	r2, r2
 801e3ea:	701a      	strb	r2, [r3, #0]
 801e3ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e3ee:	09db      	lsrs	r3, r3, #7
 801e3f0:	63bb      	str	r3, [r7, #56]	; 0x38
 801e3f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e3f4:	2b7f      	cmp	r3, #127	; 0x7f
 801e3f6:	d8f0      	bhi.n	801e3da <SEGGER_SYSVIEW_RecordU32x4+0x32>
 801e3f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801e3fa:	1c5a      	adds	r2, r3, #1
 801e3fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 801e3fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801e400:	b2d2      	uxtb	r2, r2
 801e402:	701a      	strb	r2, [r3, #0]
 801e404:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801e406:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 801e408:	697b      	ldr	r3, [r7, #20]
 801e40a:	637b      	str	r3, [r7, #52]	; 0x34
 801e40c:	687b      	ldr	r3, [r7, #4]
 801e40e:	633b      	str	r3, [r7, #48]	; 0x30
 801e410:	e00b      	b.n	801e42a <SEGGER_SYSVIEW_RecordU32x4+0x82>
 801e412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e414:	b2da      	uxtb	r2, r3
 801e416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e418:	1c59      	adds	r1, r3, #1
 801e41a:	6379      	str	r1, [r7, #52]	; 0x34
 801e41c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e420:	b2d2      	uxtb	r2, r2
 801e422:	701a      	strb	r2, [r3, #0]
 801e424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e426:	09db      	lsrs	r3, r3, #7
 801e428:	633b      	str	r3, [r7, #48]	; 0x30
 801e42a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e42c:	2b7f      	cmp	r3, #127	; 0x7f
 801e42e:	d8f0      	bhi.n	801e412 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 801e430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e432:	1c5a      	adds	r2, r3, #1
 801e434:	637a      	str	r2, [r7, #52]	; 0x34
 801e436:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801e438:	b2d2      	uxtb	r2, r2
 801e43a:	701a      	strb	r2, [r3, #0]
 801e43c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e43e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 801e440:	697b      	ldr	r3, [r7, #20]
 801e442:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e444:	683b      	ldr	r3, [r7, #0]
 801e446:	62bb      	str	r3, [r7, #40]	; 0x28
 801e448:	e00b      	b.n	801e462 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 801e44a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e44c:	b2da      	uxtb	r2, r3
 801e44e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e450:	1c59      	adds	r1, r3, #1
 801e452:	62f9      	str	r1, [r7, #44]	; 0x2c
 801e454:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e458:	b2d2      	uxtb	r2, r2
 801e45a:	701a      	strb	r2, [r3, #0]
 801e45c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e45e:	09db      	lsrs	r3, r3, #7
 801e460:	62bb      	str	r3, [r7, #40]	; 0x28
 801e462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e464:	2b7f      	cmp	r3, #127	; 0x7f
 801e466:	d8f0      	bhi.n	801e44a <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 801e468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e46a:	1c5a      	adds	r2, r3, #1
 801e46c:	62fa      	str	r2, [r7, #44]	; 0x2c
 801e46e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801e470:	b2d2      	uxtb	r2, r2
 801e472:	701a      	strb	r2, [r3, #0]
 801e474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e476:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 801e478:	697b      	ldr	r3, [r7, #20]
 801e47a:	627b      	str	r3, [r7, #36]	; 0x24
 801e47c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801e47e:	623b      	str	r3, [r7, #32]
 801e480:	e00b      	b.n	801e49a <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 801e482:	6a3b      	ldr	r3, [r7, #32]
 801e484:	b2da      	uxtb	r2, r3
 801e486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e488:	1c59      	adds	r1, r3, #1
 801e48a:	6279      	str	r1, [r7, #36]	; 0x24
 801e48c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e490:	b2d2      	uxtb	r2, r2
 801e492:	701a      	strb	r2, [r3, #0]
 801e494:	6a3b      	ldr	r3, [r7, #32]
 801e496:	09db      	lsrs	r3, r3, #7
 801e498:	623b      	str	r3, [r7, #32]
 801e49a:	6a3b      	ldr	r3, [r7, #32]
 801e49c:	2b7f      	cmp	r3, #127	; 0x7f
 801e49e:	d8f0      	bhi.n	801e482 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 801e4a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e4a2:	1c5a      	adds	r2, r3, #1
 801e4a4:	627a      	str	r2, [r7, #36]	; 0x24
 801e4a6:	6a3a      	ldr	r2, [r7, #32]
 801e4a8:	b2d2      	uxtb	r2, r2
 801e4aa:	701a      	strb	r2, [r3, #0]
 801e4ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e4ae:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 801e4b0:	68fa      	ldr	r2, [r7, #12]
 801e4b2:	6979      	ldr	r1, [r7, #20]
 801e4b4:	69b8      	ldr	r0, [r7, #24]
 801e4b6:	f7ff fd2b 	bl	801df10 <_SendPacket>
  RECORD_END();
 801e4ba:	69fb      	ldr	r3, [r7, #28]
 801e4bc:	f383 8811 	msr	BASEPRI, r3
}
 801e4c0:	bf00      	nop
 801e4c2:	3740      	adds	r7, #64	; 0x40
 801e4c4:	46bd      	mov	sp, r7
 801e4c6:	bd80      	pop	{r7, pc}
 801e4c8:	2000f140 	.word	0x2000f140

0801e4cc <SEGGER_SYSVIEW_RecordU32x5>:
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x5(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4) {
 801e4cc:	b580      	push	{r7, lr}
 801e4ce:	b092      	sub	sp, #72	; 0x48
 801e4d0:	af00      	add	r7, sp, #0
 801e4d2:	60f8      	str	r0, [r7, #12]
 801e4d4:	60b9      	str	r1, [r7, #8]
 801e4d6:	607a      	str	r2, [r7, #4]
 801e4d8:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 5 * SEGGER_SYSVIEW_QUANTA_U32);
 801e4da:	f3ef 8311 	mrs	r3, BASEPRI
 801e4de:	f04f 0120 	mov.w	r1, #32
 801e4e2:	f381 8811 	msr	BASEPRI, r1
 801e4e6:	61fb      	str	r3, [r7, #28]
 801e4e8:	484e      	ldr	r0, [pc, #312]	; (801e624 <SEGGER_SYSVIEW_RecordU32x5+0x158>)
 801e4ea:	f7ff fc38 	bl	801dd5e <_PreparePacket>
 801e4ee:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 801e4f0:	69bb      	ldr	r3, [r7, #24]
 801e4f2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 801e4f4:	697b      	ldr	r3, [r7, #20]
 801e4f6:	647b      	str	r3, [r7, #68]	; 0x44
 801e4f8:	68bb      	ldr	r3, [r7, #8]
 801e4fa:	643b      	str	r3, [r7, #64]	; 0x40
 801e4fc:	e00b      	b.n	801e516 <SEGGER_SYSVIEW_RecordU32x5+0x4a>
 801e4fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e500:	b2da      	uxtb	r2, r3
 801e502:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801e504:	1c59      	adds	r1, r3, #1
 801e506:	6479      	str	r1, [r7, #68]	; 0x44
 801e508:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e50c:	b2d2      	uxtb	r2, r2
 801e50e:	701a      	strb	r2, [r3, #0]
 801e510:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e512:	09db      	lsrs	r3, r3, #7
 801e514:	643b      	str	r3, [r7, #64]	; 0x40
 801e516:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e518:	2b7f      	cmp	r3, #127	; 0x7f
 801e51a:	d8f0      	bhi.n	801e4fe <SEGGER_SYSVIEW_RecordU32x5+0x32>
 801e51c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801e51e:	1c5a      	adds	r2, r3, #1
 801e520:	647a      	str	r2, [r7, #68]	; 0x44
 801e522:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801e524:	b2d2      	uxtb	r2, r2
 801e526:	701a      	strb	r2, [r3, #0]
 801e528:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801e52a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 801e52c:	697b      	ldr	r3, [r7, #20]
 801e52e:	63fb      	str	r3, [r7, #60]	; 0x3c
 801e530:	687b      	ldr	r3, [r7, #4]
 801e532:	63bb      	str	r3, [r7, #56]	; 0x38
 801e534:	e00b      	b.n	801e54e <SEGGER_SYSVIEW_RecordU32x5+0x82>
 801e536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e538:	b2da      	uxtb	r2, r3
 801e53a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801e53c:	1c59      	adds	r1, r3, #1
 801e53e:	63f9      	str	r1, [r7, #60]	; 0x3c
 801e540:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e544:	b2d2      	uxtb	r2, r2
 801e546:	701a      	strb	r2, [r3, #0]
 801e548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e54a:	09db      	lsrs	r3, r3, #7
 801e54c:	63bb      	str	r3, [r7, #56]	; 0x38
 801e54e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e550:	2b7f      	cmp	r3, #127	; 0x7f
 801e552:	d8f0      	bhi.n	801e536 <SEGGER_SYSVIEW_RecordU32x5+0x6a>
 801e554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801e556:	1c5a      	adds	r2, r3, #1
 801e558:	63fa      	str	r2, [r7, #60]	; 0x3c
 801e55a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801e55c:	b2d2      	uxtb	r2, r2
 801e55e:	701a      	strb	r2, [r3, #0]
 801e560:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801e562:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 801e564:	697b      	ldr	r3, [r7, #20]
 801e566:	637b      	str	r3, [r7, #52]	; 0x34
 801e568:	683b      	ldr	r3, [r7, #0]
 801e56a:	633b      	str	r3, [r7, #48]	; 0x30
 801e56c:	e00b      	b.n	801e586 <SEGGER_SYSVIEW_RecordU32x5+0xba>
 801e56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e570:	b2da      	uxtb	r2, r3
 801e572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e574:	1c59      	adds	r1, r3, #1
 801e576:	6379      	str	r1, [r7, #52]	; 0x34
 801e578:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e57c:	b2d2      	uxtb	r2, r2
 801e57e:	701a      	strb	r2, [r3, #0]
 801e580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e582:	09db      	lsrs	r3, r3, #7
 801e584:	633b      	str	r3, [r7, #48]	; 0x30
 801e586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e588:	2b7f      	cmp	r3, #127	; 0x7f
 801e58a:	d8f0      	bhi.n	801e56e <SEGGER_SYSVIEW_RecordU32x5+0xa2>
 801e58c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e58e:	1c5a      	adds	r2, r3, #1
 801e590:	637a      	str	r2, [r7, #52]	; 0x34
 801e592:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801e594:	b2d2      	uxtb	r2, r2
 801e596:	701a      	strb	r2, [r3, #0]
 801e598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e59a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 801e59c:	697b      	ldr	r3, [r7, #20]
 801e59e:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e5a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801e5a2:	62bb      	str	r3, [r7, #40]	; 0x28
 801e5a4:	e00b      	b.n	801e5be <SEGGER_SYSVIEW_RecordU32x5+0xf2>
 801e5a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e5a8:	b2da      	uxtb	r2, r3
 801e5aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e5ac:	1c59      	adds	r1, r3, #1
 801e5ae:	62f9      	str	r1, [r7, #44]	; 0x2c
 801e5b0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e5b4:	b2d2      	uxtb	r2, r2
 801e5b6:	701a      	strb	r2, [r3, #0]
 801e5b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e5ba:	09db      	lsrs	r3, r3, #7
 801e5bc:	62bb      	str	r3, [r7, #40]	; 0x28
 801e5be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e5c0:	2b7f      	cmp	r3, #127	; 0x7f
 801e5c2:	d8f0      	bhi.n	801e5a6 <SEGGER_SYSVIEW_RecordU32x5+0xda>
 801e5c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e5c6:	1c5a      	adds	r2, r3, #1
 801e5c8:	62fa      	str	r2, [r7, #44]	; 0x2c
 801e5ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801e5cc:	b2d2      	uxtb	r2, r2
 801e5ce:	701a      	strb	r2, [r3, #0]
 801e5d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e5d2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 801e5d4:	697b      	ldr	r3, [r7, #20]
 801e5d6:	627b      	str	r3, [r7, #36]	; 0x24
 801e5d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801e5da:	623b      	str	r3, [r7, #32]
 801e5dc:	e00b      	b.n	801e5f6 <SEGGER_SYSVIEW_RecordU32x5+0x12a>
 801e5de:	6a3b      	ldr	r3, [r7, #32]
 801e5e0:	b2da      	uxtb	r2, r3
 801e5e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e5e4:	1c59      	adds	r1, r3, #1
 801e5e6:	6279      	str	r1, [r7, #36]	; 0x24
 801e5e8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e5ec:	b2d2      	uxtb	r2, r2
 801e5ee:	701a      	strb	r2, [r3, #0]
 801e5f0:	6a3b      	ldr	r3, [r7, #32]
 801e5f2:	09db      	lsrs	r3, r3, #7
 801e5f4:	623b      	str	r3, [r7, #32]
 801e5f6:	6a3b      	ldr	r3, [r7, #32]
 801e5f8:	2b7f      	cmp	r3, #127	; 0x7f
 801e5fa:	d8f0      	bhi.n	801e5de <SEGGER_SYSVIEW_RecordU32x5+0x112>
 801e5fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e5fe:	1c5a      	adds	r2, r3, #1
 801e600:	627a      	str	r2, [r7, #36]	; 0x24
 801e602:	6a3a      	ldr	r2, [r7, #32]
 801e604:	b2d2      	uxtb	r2, r2
 801e606:	701a      	strb	r2, [r3, #0]
 801e608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e60a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 801e60c:	68fa      	ldr	r2, [r7, #12]
 801e60e:	6979      	ldr	r1, [r7, #20]
 801e610:	69b8      	ldr	r0, [r7, #24]
 801e612:	f7ff fc7d 	bl	801df10 <_SendPacket>
  RECORD_END();
 801e616:	69fb      	ldr	r3, [r7, #28]
 801e618:	f383 8811 	msr	BASEPRI, r3
}
 801e61c:	bf00      	nop
 801e61e:	3748      	adds	r7, #72	; 0x48
 801e620:	46bd      	mov	sp, r7
 801e622:	bd80      	pop	{r7, pc}
 801e624:	2000f140 	.word	0x2000f140

0801e628 <SEGGER_SYSVIEW_Start>:
*    system description string is sent, too.
*
*  Notes
*    SEGGER_SYSVIEW_Start and SEGGER_SYSVIEW_Stop do not nest.
*/
void SEGGER_SYSVIEW_Start(void) {
 801e628:	b580      	push	{r7, lr}
 801e62a:	b08c      	sub	sp, #48	; 0x30
 801e62c:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.EnableState == 0) {
 801e62e:	4b59      	ldr	r3, [pc, #356]	; (801e794 <SEGGER_SYSVIEW_Start+0x16c>)
 801e630:	781b      	ldrb	r3, [r3, #0]
 801e632:	2b00      	cmp	r3, #0
 801e634:	f040 80aa 	bne.w	801e78c <SEGGER_SYSVIEW_Start+0x164>
    _SYSVIEW_Globals.EnableState = 1;
 801e638:	4b56      	ldr	r3, [pc, #344]	; (801e794 <SEGGER_SYSVIEW_Start+0x16c>)
 801e63a:	2201      	movs	r2, #1
 801e63c:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 801e63e:	f3ef 8311 	mrs	r3, BASEPRI
 801e642:	f04f 0120 	mov.w	r1, #32
 801e646:	f381 8811 	msr	BASEPRI, r1
 801e64a:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 801e64c:	220a      	movs	r2, #10
 801e64e:	4952      	ldr	r1, [pc, #328]	; (801e798 <SEGGER_SYSVIEW_Start+0x170>)
 801e650:	2001      	movs	r0, #1
 801e652:	f7ff f9d3 	bl	801d9fc <SEGGER_RTT_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 801e656:	68fb      	ldr	r3, [r7, #12]
 801e658:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 801e65c:	200a      	movs	r0, #10
 801e65e:	f7ff fd79 	bl	801e154 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 801e662:	f3ef 8311 	mrs	r3, BASEPRI
 801e666:	f04f 0120 	mov.w	r1, #32
 801e66a:	f381 8811 	msr	BASEPRI, r1
 801e66e:	60bb      	str	r3, [r7, #8]
 801e670:	484a      	ldr	r0, [pc, #296]	; (801e79c <SEGGER_SYSVIEW_Start+0x174>)
 801e672:	f7ff fb74 	bl	801dd5e <_PreparePacket>
 801e676:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 801e678:	687b      	ldr	r3, [r7, #4]
 801e67a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 801e67c:	683b      	ldr	r3, [r7, #0]
 801e67e:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e680:	4b44      	ldr	r3, [pc, #272]	; (801e794 <SEGGER_SYSVIEW_Start+0x16c>)
 801e682:	685b      	ldr	r3, [r3, #4]
 801e684:	62bb      	str	r3, [r7, #40]	; 0x28
 801e686:	e00b      	b.n	801e6a0 <SEGGER_SYSVIEW_Start+0x78>
 801e688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e68a:	b2da      	uxtb	r2, r3
 801e68c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e68e:	1c59      	adds	r1, r3, #1
 801e690:	62f9      	str	r1, [r7, #44]	; 0x2c
 801e692:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e696:	b2d2      	uxtb	r2, r2
 801e698:	701a      	strb	r2, [r3, #0]
 801e69a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e69c:	09db      	lsrs	r3, r3, #7
 801e69e:	62bb      	str	r3, [r7, #40]	; 0x28
 801e6a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e6a2:	2b7f      	cmp	r3, #127	; 0x7f
 801e6a4:	d8f0      	bhi.n	801e688 <SEGGER_SYSVIEW_Start+0x60>
 801e6a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e6a8:	1c5a      	adds	r2, r3, #1
 801e6aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 801e6ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801e6ae:	b2d2      	uxtb	r2, r2
 801e6b0:	701a      	strb	r2, [r3, #0]
 801e6b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e6b4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 801e6b6:	683b      	ldr	r3, [r7, #0]
 801e6b8:	627b      	str	r3, [r7, #36]	; 0x24
 801e6ba:	4b36      	ldr	r3, [pc, #216]	; (801e794 <SEGGER_SYSVIEW_Start+0x16c>)
 801e6bc:	689b      	ldr	r3, [r3, #8]
 801e6be:	623b      	str	r3, [r7, #32]
 801e6c0:	e00b      	b.n	801e6da <SEGGER_SYSVIEW_Start+0xb2>
 801e6c2:	6a3b      	ldr	r3, [r7, #32]
 801e6c4:	b2da      	uxtb	r2, r3
 801e6c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e6c8:	1c59      	adds	r1, r3, #1
 801e6ca:	6279      	str	r1, [r7, #36]	; 0x24
 801e6cc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e6d0:	b2d2      	uxtb	r2, r2
 801e6d2:	701a      	strb	r2, [r3, #0]
 801e6d4:	6a3b      	ldr	r3, [r7, #32]
 801e6d6:	09db      	lsrs	r3, r3, #7
 801e6d8:	623b      	str	r3, [r7, #32]
 801e6da:	6a3b      	ldr	r3, [r7, #32]
 801e6dc:	2b7f      	cmp	r3, #127	; 0x7f
 801e6de:	d8f0      	bhi.n	801e6c2 <SEGGER_SYSVIEW_Start+0x9a>
 801e6e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e6e2:	1c5a      	adds	r2, r3, #1
 801e6e4:	627a      	str	r2, [r7, #36]	; 0x24
 801e6e6:	6a3a      	ldr	r2, [r7, #32]
 801e6e8:	b2d2      	uxtb	r2, r2
 801e6ea:	701a      	strb	r2, [r3, #0]
 801e6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e6ee:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 801e6f0:	683b      	ldr	r3, [r7, #0]
 801e6f2:	61fb      	str	r3, [r7, #28]
 801e6f4:	4b27      	ldr	r3, [pc, #156]	; (801e794 <SEGGER_SYSVIEW_Start+0x16c>)
 801e6f6:	691b      	ldr	r3, [r3, #16]
 801e6f8:	61bb      	str	r3, [r7, #24]
 801e6fa:	e00b      	b.n	801e714 <SEGGER_SYSVIEW_Start+0xec>
 801e6fc:	69bb      	ldr	r3, [r7, #24]
 801e6fe:	b2da      	uxtb	r2, r3
 801e700:	69fb      	ldr	r3, [r7, #28]
 801e702:	1c59      	adds	r1, r3, #1
 801e704:	61f9      	str	r1, [r7, #28]
 801e706:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e70a:	b2d2      	uxtb	r2, r2
 801e70c:	701a      	strb	r2, [r3, #0]
 801e70e:	69bb      	ldr	r3, [r7, #24]
 801e710:	09db      	lsrs	r3, r3, #7
 801e712:	61bb      	str	r3, [r7, #24]
 801e714:	69bb      	ldr	r3, [r7, #24]
 801e716:	2b7f      	cmp	r3, #127	; 0x7f
 801e718:	d8f0      	bhi.n	801e6fc <SEGGER_SYSVIEW_Start+0xd4>
 801e71a:	69fb      	ldr	r3, [r7, #28]
 801e71c:	1c5a      	adds	r2, r3, #1
 801e71e:	61fa      	str	r2, [r7, #28]
 801e720:	69ba      	ldr	r2, [r7, #24]
 801e722:	b2d2      	uxtb	r2, r2
 801e724:	701a      	strb	r2, [r3, #0]
 801e726:	69fb      	ldr	r3, [r7, #28]
 801e728:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 801e72a:	683b      	ldr	r3, [r7, #0]
 801e72c:	617b      	str	r3, [r7, #20]
 801e72e:	2302      	movs	r3, #2
 801e730:	613b      	str	r3, [r7, #16]
 801e732:	e00b      	b.n	801e74c <SEGGER_SYSVIEW_Start+0x124>
 801e734:	693b      	ldr	r3, [r7, #16]
 801e736:	b2da      	uxtb	r2, r3
 801e738:	697b      	ldr	r3, [r7, #20]
 801e73a:	1c59      	adds	r1, r3, #1
 801e73c:	6179      	str	r1, [r7, #20]
 801e73e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e742:	b2d2      	uxtb	r2, r2
 801e744:	701a      	strb	r2, [r3, #0]
 801e746:	693b      	ldr	r3, [r7, #16]
 801e748:	09db      	lsrs	r3, r3, #7
 801e74a:	613b      	str	r3, [r7, #16]
 801e74c:	693b      	ldr	r3, [r7, #16]
 801e74e:	2b7f      	cmp	r3, #127	; 0x7f
 801e750:	d8f0      	bhi.n	801e734 <SEGGER_SYSVIEW_Start+0x10c>
 801e752:	697b      	ldr	r3, [r7, #20]
 801e754:	1c5a      	adds	r2, r3, #1
 801e756:	617a      	str	r2, [r7, #20]
 801e758:	693a      	ldr	r2, [r7, #16]
 801e75a:	b2d2      	uxtb	r2, r2
 801e75c:	701a      	strb	r2, [r3, #0]
 801e75e:	697b      	ldr	r3, [r7, #20]
 801e760:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 801e762:	2218      	movs	r2, #24
 801e764:	6839      	ldr	r1, [r7, #0]
 801e766:	6878      	ldr	r0, [r7, #4]
 801e768:	f7ff fbd2 	bl	801df10 <_SendPacket>
      RECORD_END();
 801e76c:	68bb      	ldr	r3, [r7, #8]
 801e76e:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 801e772:	4b08      	ldr	r3, [pc, #32]	; (801e794 <SEGGER_SYSVIEW_Start+0x16c>)
 801e774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801e776:	2b00      	cmp	r3, #0
 801e778:	d002      	beq.n	801e780 <SEGGER_SYSVIEW_Start+0x158>
      _SYSVIEW_Globals.pfSendSysDesc();
 801e77a:	4b06      	ldr	r3, [pc, #24]	; (801e794 <SEGGER_SYSVIEW_Start+0x16c>)
 801e77c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801e77e:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 801e780:	f000 f9ec 	bl	801eb5c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 801e784:	f000 f9b2 	bl	801eaec <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 801e788:	f000 fc10 	bl	801efac <SEGGER_SYSVIEW_SendNumModules>
#endif
  }
}
 801e78c:	bf00      	nop
 801e78e:	3730      	adds	r7, #48	; 0x30
 801e790:	46bd      	mov	sp, r7
 801e792:	bd80      	pop	{r7, pc}
 801e794:	2000f110 	.word	0x2000f110
 801e798:	080241e4 	.word	0x080241e4
 801e79c:	2000f140 	.word	0x2000f140

0801e7a0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 801e7a0:	b580      	push	{r7, lr}
 801e7a2:	b082      	sub	sp, #8
 801e7a4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 801e7a6:	f3ef 8311 	mrs	r3, BASEPRI
 801e7aa:	f04f 0120 	mov.w	r1, #32
 801e7ae:	f381 8811 	msr	BASEPRI, r1
 801e7b2:	607b      	str	r3, [r7, #4]
 801e7b4:	480b      	ldr	r0, [pc, #44]	; (801e7e4 <SEGGER_SYSVIEW_Stop+0x44>)
 801e7b6:	f7ff fad2 	bl	801dd5e <_PreparePacket>
 801e7ba:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 801e7bc:	4b0a      	ldr	r3, [pc, #40]	; (801e7e8 <SEGGER_SYSVIEW_Stop+0x48>)
 801e7be:	781b      	ldrb	r3, [r3, #0]
 801e7c0:	2b00      	cmp	r3, #0
 801e7c2:	d007      	beq.n	801e7d4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 801e7c4:	220b      	movs	r2, #11
 801e7c6:	6839      	ldr	r1, [r7, #0]
 801e7c8:	6838      	ldr	r0, [r7, #0]
 801e7ca:	f7ff fba1 	bl	801df10 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 801e7ce:	4b06      	ldr	r3, [pc, #24]	; (801e7e8 <SEGGER_SYSVIEW_Stop+0x48>)
 801e7d0:	2200      	movs	r2, #0
 801e7d2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 801e7d4:	687b      	ldr	r3, [r7, #4]
 801e7d6:	f383 8811 	msr	BASEPRI, r3
}
 801e7da:	bf00      	nop
 801e7dc:	3708      	adds	r7, #8
 801e7de:	46bd      	mov	sp, r7
 801e7e0:	bd80      	pop	{r7, pc}
 801e7e2:	bf00      	nop
 801e7e4:	2000f140 	.word	0x2000f140
 801e7e8:	2000f110 	.word	0x2000f110

0801e7ec <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 801e7ec:	b580      	push	{r7, lr}
 801e7ee:	b08c      	sub	sp, #48	; 0x30
 801e7f0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 801e7f2:	f3ef 8311 	mrs	r3, BASEPRI
 801e7f6:	f04f 0120 	mov.w	r1, #32
 801e7fa:	f381 8811 	msr	BASEPRI, r1
 801e7fe:	60fb      	str	r3, [r7, #12]
 801e800:	4845      	ldr	r0, [pc, #276]	; (801e918 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 801e802:	f7ff faac 	bl	801dd5e <_PreparePacket>
 801e806:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 801e808:	68bb      	ldr	r3, [r7, #8]
 801e80a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 801e80c:	687b      	ldr	r3, [r7, #4]
 801e80e:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e810:	4b42      	ldr	r3, [pc, #264]	; (801e91c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 801e812:	685b      	ldr	r3, [r3, #4]
 801e814:	62bb      	str	r3, [r7, #40]	; 0x28
 801e816:	e00b      	b.n	801e830 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 801e818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e81a:	b2da      	uxtb	r2, r3
 801e81c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e81e:	1c59      	adds	r1, r3, #1
 801e820:	62f9      	str	r1, [r7, #44]	; 0x2c
 801e822:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e826:	b2d2      	uxtb	r2, r2
 801e828:	701a      	strb	r2, [r3, #0]
 801e82a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e82c:	09db      	lsrs	r3, r3, #7
 801e82e:	62bb      	str	r3, [r7, #40]	; 0x28
 801e830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e832:	2b7f      	cmp	r3, #127	; 0x7f
 801e834:	d8f0      	bhi.n	801e818 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 801e836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e838:	1c5a      	adds	r2, r3, #1
 801e83a:	62fa      	str	r2, [r7, #44]	; 0x2c
 801e83c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801e83e:	b2d2      	uxtb	r2, r2
 801e840:	701a      	strb	r2, [r3, #0]
 801e842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e844:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 801e846:	687b      	ldr	r3, [r7, #4]
 801e848:	627b      	str	r3, [r7, #36]	; 0x24
 801e84a:	4b34      	ldr	r3, [pc, #208]	; (801e91c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 801e84c:	689b      	ldr	r3, [r3, #8]
 801e84e:	623b      	str	r3, [r7, #32]
 801e850:	e00b      	b.n	801e86a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 801e852:	6a3b      	ldr	r3, [r7, #32]
 801e854:	b2da      	uxtb	r2, r3
 801e856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e858:	1c59      	adds	r1, r3, #1
 801e85a:	6279      	str	r1, [r7, #36]	; 0x24
 801e85c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e860:	b2d2      	uxtb	r2, r2
 801e862:	701a      	strb	r2, [r3, #0]
 801e864:	6a3b      	ldr	r3, [r7, #32]
 801e866:	09db      	lsrs	r3, r3, #7
 801e868:	623b      	str	r3, [r7, #32]
 801e86a:	6a3b      	ldr	r3, [r7, #32]
 801e86c:	2b7f      	cmp	r3, #127	; 0x7f
 801e86e:	d8f0      	bhi.n	801e852 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 801e870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e872:	1c5a      	adds	r2, r3, #1
 801e874:	627a      	str	r2, [r7, #36]	; 0x24
 801e876:	6a3a      	ldr	r2, [r7, #32]
 801e878:	b2d2      	uxtb	r2, r2
 801e87a:	701a      	strb	r2, [r3, #0]
 801e87c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e87e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 801e880:	687b      	ldr	r3, [r7, #4]
 801e882:	61fb      	str	r3, [r7, #28]
 801e884:	4b25      	ldr	r3, [pc, #148]	; (801e91c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 801e886:	691b      	ldr	r3, [r3, #16]
 801e888:	61bb      	str	r3, [r7, #24]
 801e88a:	e00b      	b.n	801e8a4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 801e88c:	69bb      	ldr	r3, [r7, #24]
 801e88e:	b2da      	uxtb	r2, r3
 801e890:	69fb      	ldr	r3, [r7, #28]
 801e892:	1c59      	adds	r1, r3, #1
 801e894:	61f9      	str	r1, [r7, #28]
 801e896:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e89a:	b2d2      	uxtb	r2, r2
 801e89c:	701a      	strb	r2, [r3, #0]
 801e89e:	69bb      	ldr	r3, [r7, #24]
 801e8a0:	09db      	lsrs	r3, r3, #7
 801e8a2:	61bb      	str	r3, [r7, #24]
 801e8a4:	69bb      	ldr	r3, [r7, #24]
 801e8a6:	2b7f      	cmp	r3, #127	; 0x7f
 801e8a8:	d8f0      	bhi.n	801e88c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 801e8aa:	69fb      	ldr	r3, [r7, #28]
 801e8ac:	1c5a      	adds	r2, r3, #1
 801e8ae:	61fa      	str	r2, [r7, #28]
 801e8b0:	69ba      	ldr	r2, [r7, #24]
 801e8b2:	b2d2      	uxtb	r2, r2
 801e8b4:	701a      	strb	r2, [r3, #0]
 801e8b6:	69fb      	ldr	r3, [r7, #28]
 801e8b8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 801e8ba:	687b      	ldr	r3, [r7, #4]
 801e8bc:	617b      	str	r3, [r7, #20]
 801e8be:	2302      	movs	r3, #2
 801e8c0:	613b      	str	r3, [r7, #16]
 801e8c2:	e00b      	b.n	801e8dc <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 801e8c4:	693b      	ldr	r3, [r7, #16]
 801e8c6:	b2da      	uxtb	r2, r3
 801e8c8:	697b      	ldr	r3, [r7, #20]
 801e8ca:	1c59      	adds	r1, r3, #1
 801e8cc:	6179      	str	r1, [r7, #20]
 801e8ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e8d2:	b2d2      	uxtb	r2, r2
 801e8d4:	701a      	strb	r2, [r3, #0]
 801e8d6:	693b      	ldr	r3, [r7, #16]
 801e8d8:	09db      	lsrs	r3, r3, #7
 801e8da:	613b      	str	r3, [r7, #16]
 801e8dc:	693b      	ldr	r3, [r7, #16]
 801e8de:	2b7f      	cmp	r3, #127	; 0x7f
 801e8e0:	d8f0      	bhi.n	801e8c4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 801e8e2:	697b      	ldr	r3, [r7, #20]
 801e8e4:	1c5a      	adds	r2, r3, #1
 801e8e6:	617a      	str	r2, [r7, #20]
 801e8e8:	693a      	ldr	r2, [r7, #16]
 801e8ea:	b2d2      	uxtb	r2, r2
 801e8ec:	701a      	strb	r2, [r3, #0]
 801e8ee:	697b      	ldr	r3, [r7, #20]
 801e8f0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 801e8f2:	2218      	movs	r2, #24
 801e8f4:	6879      	ldr	r1, [r7, #4]
 801e8f6:	68b8      	ldr	r0, [r7, #8]
 801e8f8:	f7ff fb0a 	bl	801df10 <_SendPacket>
  RECORD_END();
 801e8fc:	68fb      	ldr	r3, [r7, #12]
 801e8fe:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 801e902:	4b06      	ldr	r3, [pc, #24]	; (801e91c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 801e904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801e906:	2b00      	cmp	r3, #0
 801e908:	d002      	beq.n	801e910 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 801e90a:	4b04      	ldr	r3, [pc, #16]	; (801e91c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 801e90c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801e90e:	4798      	blx	r3
  }
}
 801e910:	bf00      	nop
 801e912:	3730      	adds	r7, #48	; 0x30
 801e914:	46bd      	mov	sp, r7
 801e916:	bd80      	pop	{r7, pc}
 801e918:	2000f140 	.word	0x2000f140
 801e91c:	2000f110 	.word	0x2000f110

0801e920 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 801e920:	b580      	push	{r7, lr}
 801e922:	b092      	sub	sp, #72	; 0x48
 801e924:	af00      	add	r7, sp, #0
 801e926:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 801e928:	f3ef 8311 	mrs	r3, BASEPRI
 801e92c:	f04f 0120 	mov.w	r1, #32
 801e930:	f381 8811 	msr	BASEPRI, r1
 801e934:	617b      	str	r3, [r7, #20]
 801e936:	486b      	ldr	r0, [pc, #428]	; (801eae4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 801e938:	f7ff fa11 	bl	801dd5e <_PreparePacket>
 801e93c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 801e93e:	693b      	ldr	r3, [r7, #16]
 801e940:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 801e942:	68fb      	ldr	r3, [r7, #12]
 801e944:	647b      	str	r3, [r7, #68]	; 0x44
 801e946:	687b      	ldr	r3, [r7, #4]
 801e948:	681a      	ldr	r2, [r3, #0]
 801e94a:	4b67      	ldr	r3, [pc, #412]	; (801eae8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c8>)
 801e94c:	691b      	ldr	r3, [r3, #16]
 801e94e:	1ad3      	subs	r3, r2, r3
 801e950:	089b      	lsrs	r3, r3, #2
 801e952:	643b      	str	r3, [r7, #64]	; 0x40
 801e954:	e00b      	b.n	801e96e <SEGGER_SYSVIEW_SendTaskInfo+0x4e>
 801e956:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e958:	b2da      	uxtb	r2, r3
 801e95a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801e95c:	1c59      	adds	r1, r3, #1
 801e95e:	6479      	str	r1, [r7, #68]	; 0x44
 801e960:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e964:	b2d2      	uxtb	r2, r2
 801e966:	701a      	strb	r2, [r3, #0]
 801e968:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e96a:	09db      	lsrs	r3, r3, #7
 801e96c:	643b      	str	r3, [r7, #64]	; 0x40
 801e96e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e970:	2b7f      	cmp	r3, #127	; 0x7f
 801e972:	d8f0      	bhi.n	801e956 <SEGGER_SYSVIEW_SendTaskInfo+0x36>
 801e974:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801e976:	1c5a      	adds	r2, r3, #1
 801e978:	647a      	str	r2, [r7, #68]	; 0x44
 801e97a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801e97c:	b2d2      	uxtb	r2, r2
 801e97e:	701a      	strb	r2, [r3, #0]
 801e980:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801e982:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 801e984:	68fb      	ldr	r3, [r7, #12]
 801e986:	63fb      	str	r3, [r7, #60]	; 0x3c
 801e988:	687b      	ldr	r3, [r7, #4]
 801e98a:	689b      	ldr	r3, [r3, #8]
 801e98c:	63bb      	str	r3, [r7, #56]	; 0x38
 801e98e:	e00b      	b.n	801e9a8 <SEGGER_SYSVIEW_SendTaskInfo+0x88>
 801e990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e992:	b2da      	uxtb	r2, r3
 801e994:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801e996:	1c59      	adds	r1, r3, #1
 801e998:	63f9      	str	r1, [r7, #60]	; 0x3c
 801e99a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e99e:	b2d2      	uxtb	r2, r2
 801e9a0:	701a      	strb	r2, [r3, #0]
 801e9a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e9a4:	09db      	lsrs	r3, r3, #7
 801e9a6:	63bb      	str	r3, [r7, #56]	; 0x38
 801e9a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e9aa:	2b7f      	cmp	r3, #127	; 0x7f
 801e9ac:	d8f0      	bhi.n	801e990 <SEGGER_SYSVIEW_SendTaskInfo+0x70>
 801e9ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801e9b0:	1c5a      	adds	r2, r3, #1
 801e9b2:	63fa      	str	r2, [r7, #60]	; 0x3c
 801e9b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801e9b6:	b2d2      	uxtb	r2, r2
 801e9b8:	701a      	strb	r2, [r3, #0]
 801e9ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801e9bc:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 801e9be:	687b      	ldr	r3, [r7, #4]
 801e9c0:	685b      	ldr	r3, [r3, #4]
 801e9c2:	2220      	movs	r2, #32
 801e9c4:	4619      	mov	r1, r3
 801e9c6:	68f8      	ldr	r0, [r7, #12]
 801e9c8:	f7ff f97c 	bl	801dcc4 <_EncodeStr>
 801e9cc:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 801e9ce:	2209      	movs	r2, #9
 801e9d0:	68f9      	ldr	r1, [r7, #12]
 801e9d2:	6938      	ldr	r0, [r7, #16]
 801e9d4:	f7ff fa9c 	bl	801df10 <_SendPacket>
  //
  pPayload = pPayloadStart;
 801e9d8:	693b      	ldr	r3, [r7, #16]
 801e9da:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 801e9dc:	68fb      	ldr	r3, [r7, #12]
 801e9de:	637b      	str	r3, [r7, #52]	; 0x34
 801e9e0:	687b      	ldr	r3, [r7, #4]
 801e9e2:	681a      	ldr	r2, [r3, #0]
 801e9e4:	4b40      	ldr	r3, [pc, #256]	; (801eae8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c8>)
 801e9e6:	691b      	ldr	r3, [r3, #16]
 801e9e8:	1ad3      	subs	r3, r2, r3
 801e9ea:	089b      	lsrs	r3, r3, #2
 801e9ec:	633b      	str	r3, [r7, #48]	; 0x30
 801e9ee:	e00b      	b.n	801ea08 <SEGGER_SYSVIEW_SendTaskInfo+0xe8>
 801e9f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e9f2:	b2da      	uxtb	r2, r3
 801e9f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801e9f6:	1c59      	adds	r1, r3, #1
 801e9f8:	6379      	str	r1, [r7, #52]	; 0x34
 801e9fa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801e9fe:	b2d2      	uxtb	r2, r2
 801ea00:	701a      	strb	r2, [r3, #0]
 801ea02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ea04:	09db      	lsrs	r3, r3, #7
 801ea06:	633b      	str	r3, [r7, #48]	; 0x30
 801ea08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ea0a:	2b7f      	cmp	r3, #127	; 0x7f
 801ea0c:	d8f0      	bhi.n	801e9f0 <SEGGER_SYSVIEW_SendTaskInfo+0xd0>
 801ea0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ea10:	1c5a      	adds	r2, r3, #1
 801ea12:	637a      	str	r2, [r7, #52]	; 0x34
 801ea14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801ea16:	b2d2      	uxtb	r2, r2
 801ea18:	701a      	strb	r2, [r3, #0]
 801ea1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ea1c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 801ea1e:	68fb      	ldr	r3, [r7, #12]
 801ea20:	62fb      	str	r3, [r7, #44]	; 0x2c
 801ea22:	687b      	ldr	r3, [r7, #4]
 801ea24:	68db      	ldr	r3, [r3, #12]
 801ea26:	62bb      	str	r3, [r7, #40]	; 0x28
 801ea28:	e00b      	b.n	801ea42 <SEGGER_SYSVIEW_SendTaskInfo+0x122>
 801ea2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ea2c:	b2da      	uxtb	r2, r3
 801ea2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ea30:	1c59      	adds	r1, r3, #1
 801ea32:	62f9      	str	r1, [r7, #44]	; 0x2c
 801ea34:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801ea38:	b2d2      	uxtb	r2, r2
 801ea3a:	701a      	strb	r2, [r3, #0]
 801ea3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ea3e:	09db      	lsrs	r3, r3, #7
 801ea40:	62bb      	str	r3, [r7, #40]	; 0x28
 801ea42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ea44:	2b7f      	cmp	r3, #127	; 0x7f
 801ea46:	d8f0      	bhi.n	801ea2a <SEGGER_SYSVIEW_SendTaskInfo+0x10a>
 801ea48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ea4a:	1c5a      	adds	r2, r3, #1
 801ea4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 801ea4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801ea50:	b2d2      	uxtb	r2, r2
 801ea52:	701a      	strb	r2, [r3, #0]
 801ea54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ea56:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 801ea58:	68fb      	ldr	r3, [r7, #12]
 801ea5a:	627b      	str	r3, [r7, #36]	; 0x24
 801ea5c:	687b      	ldr	r3, [r7, #4]
 801ea5e:	691b      	ldr	r3, [r3, #16]
 801ea60:	623b      	str	r3, [r7, #32]
 801ea62:	e00b      	b.n	801ea7c <SEGGER_SYSVIEW_SendTaskInfo+0x15c>
 801ea64:	6a3b      	ldr	r3, [r7, #32]
 801ea66:	b2da      	uxtb	r2, r3
 801ea68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ea6a:	1c59      	adds	r1, r3, #1
 801ea6c:	6279      	str	r1, [r7, #36]	; 0x24
 801ea6e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801ea72:	b2d2      	uxtb	r2, r2
 801ea74:	701a      	strb	r2, [r3, #0]
 801ea76:	6a3b      	ldr	r3, [r7, #32]
 801ea78:	09db      	lsrs	r3, r3, #7
 801ea7a:	623b      	str	r3, [r7, #32]
 801ea7c:	6a3b      	ldr	r3, [r7, #32]
 801ea7e:	2b7f      	cmp	r3, #127	; 0x7f
 801ea80:	d8f0      	bhi.n	801ea64 <SEGGER_SYSVIEW_SendTaskInfo+0x144>
 801ea82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ea84:	1c5a      	adds	r2, r3, #1
 801ea86:	627a      	str	r2, [r7, #36]	; 0x24
 801ea88:	6a3a      	ldr	r2, [r7, #32]
 801ea8a:	b2d2      	uxtb	r2, r2
 801ea8c:	701a      	strb	r2, [r3, #0]
 801ea8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ea90:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 801ea92:	68fb      	ldr	r3, [r7, #12]
 801ea94:	61fb      	str	r3, [r7, #28]
 801ea96:	2300      	movs	r3, #0
 801ea98:	61bb      	str	r3, [r7, #24]
 801ea9a:	e00b      	b.n	801eab4 <SEGGER_SYSVIEW_SendTaskInfo+0x194>
 801ea9c:	69bb      	ldr	r3, [r7, #24]
 801ea9e:	b2da      	uxtb	r2, r3
 801eaa0:	69fb      	ldr	r3, [r7, #28]
 801eaa2:	1c59      	adds	r1, r3, #1
 801eaa4:	61f9      	str	r1, [r7, #28]
 801eaa6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801eaaa:	b2d2      	uxtb	r2, r2
 801eaac:	701a      	strb	r2, [r3, #0]
 801eaae:	69bb      	ldr	r3, [r7, #24]
 801eab0:	09db      	lsrs	r3, r3, #7
 801eab2:	61bb      	str	r3, [r7, #24]
 801eab4:	69bb      	ldr	r3, [r7, #24]
 801eab6:	2b7f      	cmp	r3, #127	; 0x7f
 801eab8:	d8f0      	bhi.n	801ea9c <SEGGER_SYSVIEW_SendTaskInfo+0x17c>
 801eaba:	69fb      	ldr	r3, [r7, #28]
 801eabc:	1c5a      	adds	r2, r3, #1
 801eabe:	61fa      	str	r2, [r7, #28]
 801eac0:	69ba      	ldr	r2, [r7, #24]
 801eac2:	b2d2      	uxtb	r2, r2
 801eac4:	701a      	strb	r2, [r3, #0]
 801eac6:	69fb      	ldr	r3, [r7, #28]
 801eac8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 801eaca:	2215      	movs	r2, #21
 801eacc:	68f9      	ldr	r1, [r7, #12]
 801eace:	6938      	ldr	r0, [r7, #16]
 801ead0:	f7ff fa1e 	bl	801df10 <_SendPacket>
  RECORD_END();
 801ead4:	697b      	ldr	r3, [r7, #20]
 801ead6:	f383 8811 	msr	BASEPRI, r3
}
 801eada:	bf00      	nop
 801eadc:	3748      	adds	r7, #72	; 0x48
 801eade:	46bd      	mov	sp, r7
 801eae0:	bd80      	pop	{r7, pc}
 801eae2:	bf00      	nop
 801eae4:	2000f140 	.word	0x2000f140
 801eae8:	2000f110 	.word	0x2000f110

0801eaec <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 801eaec:	b580      	push	{r7, lr}
 801eaee:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 801eaf0:	4b07      	ldr	r3, [pc, #28]	; (801eb10 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 801eaf2:	6a1b      	ldr	r3, [r3, #32]
 801eaf4:	2b00      	cmp	r3, #0
 801eaf6:	d008      	beq.n	801eb0a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 801eaf8:	4b05      	ldr	r3, [pc, #20]	; (801eb10 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 801eafa:	6a1b      	ldr	r3, [r3, #32]
 801eafc:	685b      	ldr	r3, [r3, #4]
 801eafe:	2b00      	cmp	r3, #0
 801eb00:	d003      	beq.n	801eb0a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 801eb02:	4b03      	ldr	r3, [pc, #12]	; (801eb10 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 801eb04:	6a1b      	ldr	r3, [r3, #32]
 801eb06:	685b      	ldr	r3, [r3, #4]
 801eb08:	4798      	blx	r3
  }
}
 801eb0a:	bf00      	nop
 801eb0c:	bd80      	pop	{r7, pc}
 801eb0e:	bf00      	nop
 801eb10:	2000f110 	.word	0x2000f110

0801eb14 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 801eb14:	b580      	push	{r7, lr}
 801eb16:	b086      	sub	sp, #24
 801eb18:	af00      	add	r7, sp, #0
 801eb1a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 801eb1c:	f3ef 8311 	mrs	r3, BASEPRI
 801eb20:	f04f 0120 	mov.w	r1, #32
 801eb24:	f381 8811 	msr	BASEPRI, r1
 801eb28:	617b      	str	r3, [r7, #20]
 801eb2a:	480b      	ldr	r0, [pc, #44]	; (801eb58 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 801eb2c:	f7ff f917 	bl	801dd5e <_PreparePacket>
 801eb30:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 801eb32:	2280      	movs	r2, #128	; 0x80
 801eb34:	6879      	ldr	r1, [r7, #4]
 801eb36:	6938      	ldr	r0, [r7, #16]
 801eb38:	f7ff f8c4 	bl	801dcc4 <_EncodeStr>
 801eb3c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 801eb3e:	220e      	movs	r2, #14
 801eb40:	68f9      	ldr	r1, [r7, #12]
 801eb42:	6938      	ldr	r0, [r7, #16]
 801eb44:	f7ff f9e4 	bl	801df10 <_SendPacket>
  RECORD_END();
 801eb48:	697b      	ldr	r3, [r7, #20]
 801eb4a:	f383 8811 	msr	BASEPRI, r3
}
 801eb4e:	bf00      	nop
 801eb50:	3718      	adds	r7, #24
 801eb52:	46bd      	mov	sp, r7
 801eb54:	bd80      	pop	{r7, pc}
 801eb56:	bf00      	nop
 801eb58:	2000f140 	.word	0x2000f140

0801eb5c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 801eb5c:	b590      	push	{r4, r7, lr}
 801eb5e:	b083      	sub	sp, #12
 801eb60:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 801eb62:	4b14      	ldr	r3, [pc, #80]	; (801ebb4 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 801eb64:	6a1b      	ldr	r3, [r3, #32]
 801eb66:	2b00      	cmp	r3, #0
 801eb68:	d019      	beq.n	801eb9e <SEGGER_SYSVIEW_RecordSystime+0x42>
 801eb6a:	4b12      	ldr	r3, [pc, #72]	; (801ebb4 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 801eb6c:	6a1b      	ldr	r3, [r3, #32]
 801eb6e:	681b      	ldr	r3, [r3, #0]
 801eb70:	2b00      	cmp	r3, #0
 801eb72:	d014      	beq.n	801eb9e <SEGGER_SYSVIEW_RecordSystime+0x42>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 801eb74:	4b0f      	ldr	r3, [pc, #60]	; (801ebb4 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 801eb76:	6a1b      	ldr	r3, [r3, #32]
 801eb78:	681b      	ldr	r3, [r3, #0]
 801eb7a:	4798      	blx	r3
 801eb7c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 801eb80:	6838      	ldr	r0, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 801eb82:	e9d7 1200 	ldrd	r1, r2, [r7]
 801eb86:	f04f 0300 	mov.w	r3, #0
 801eb8a:	f04f 0400 	mov.w	r4, #0
 801eb8e:	0013      	movs	r3, r2
 801eb90:	2400      	movs	r4, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 801eb92:	461a      	mov	r2, r3
 801eb94:	4601      	mov	r1, r0
 801eb96:	200d      	movs	r0, #13
 801eb98:	f7ff fb36 	bl	801e208 <SEGGER_SYSVIEW_RecordU32x2>
 801eb9c:	e005      	b.n	801ebaa <SEGGER_SYSVIEW_RecordSystime+0x4e>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 801eb9e:	4b06      	ldr	r3, [pc, #24]	; (801ebb8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 801eba0:	681b      	ldr	r3, [r3, #0]
 801eba2:	4619      	mov	r1, r3
 801eba4:	200c      	movs	r0, #12
 801eba6:	f7ff faf3 	bl	801e190 <SEGGER_SYSVIEW_RecordU32>
  }
}
 801ebaa:	bf00      	nop
 801ebac:	370c      	adds	r7, #12
 801ebae:	46bd      	mov	sp, r7
 801ebb0:	bd90      	pop	{r4, r7, pc}
 801ebb2:	bf00      	nop
 801ebb4:	2000f110 	.word	0x2000f110
 801ebb8:	e0001004 	.word	0xe0001004

0801ebbc <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 801ebbc:	b580      	push	{r7, lr}
 801ebbe:	b082      	sub	sp, #8
 801ebc0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 801ebc2:	f3ef 8311 	mrs	r3, BASEPRI
 801ebc6:	f04f 0120 	mov.w	r1, #32
 801ebca:	f381 8811 	msr	BASEPRI, r1
 801ebce:	607b      	str	r3, [r7, #4]
 801ebd0:	4807      	ldr	r0, [pc, #28]	; (801ebf0 <SEGGER_SYSVIEW_OnIdle+0x34>)
 801ebd2:	f7ff f8c4 	bl	801dd5e <_PreparePacket>
 801ebd6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 801ebd8:	2211      	movs	r2, #17
 801ebda:	6839      	ldr	r1, [r7, #0]
 801ebdc:	6838      	ldr	r0, [r7, #0]
 801ebde:	f7ff f997 	bl	801df10 <_SendPacket>
  RECORD_END();
 801ebe2:	687b      	ldr	r3, [r7, #4]
 801ebe4:	f383 8811 	msr	BASEPRI, r3
}
 801ebe8:	bf00      	nop
 801ebea:	3708      	adds	r7, #8
 801ebec:	46bd      	mov	sp, r7
 801ebee:	bd80      	pop	{r7, pc}
 801ebf0:	2000f140 	.word	0x2000f140

0801ebf4 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 801ebf4:	b580      	push	{r7, lr}
 801ebf6:	b088      	sub	sp, #32
 801ebf8:	af00      	add	r7, sp, #0
 801ebfa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 801ebfc:	f3ef 8311 	mrs	r3, BASEPRI
 801ec00:	f04f 0120 	mov.w	r1, #32
 801ec04:	f381 8811 	msr	BASEPRI, r1
 801ec08:	617b      	str	r3, [r7, #20]
 801ec0a:	481a      	ldr	r0, [pc, #104]	; (801ec74 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 801ec0c:	f7ff f8a7 	bl	801dd5e <_PreparePacket>
 801ec10:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 801ec12:	693b      	ldr	r3, [r7, #16]
 801ec14:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 801ec16:	4b18      	ldr	r3, [pc, #96]	; (801ec78 <SEGGER_SYSVIEW_OnTaskCreate+0x84>)
 801ec18:	691b      	ldr	r3, [r3, #16]
 801ec1a:	687a      	ldr	r2, [r7, #4]
 801ec1c:	1ad3      	subs	r3, r2, r3
 801ec1e:	089b      	lsrs	r3, r3, #2
 801ec20:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 801ec22:	68fb      	ldr	r3, [r7, #12]
 801ec24:	61fb      	str	r3, [r7, #28]
 801ec26:	687b      	ldr	r3, [r7, #4]
 801ec28:	61bb      	str	r3, [r7, #24]
 801ec2a:	e00b      	b.n	801ec44 <SEGGER_SYSVIEW_OnTaskCreate+0x50>
 801ec2c:	69bb      	ldr	r3, [r7, #24]
 801ec2e:	b2da      	uxtb	r2, r3
 801ec30:	69fb      	ldr	r3, [r7, #28]
 801ec32:	1c59      	adds	r1, r3, #1
 801ec34:	61f9      	str	r1, [r7, #28]
 801ec36:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801ec3a:	b2d2      	uxtb	r2, r2
 801ec3c:	701a      	strb	r2, [r3, #0]
 801ec3e:	69bb      	ldr	r3, [r7, #24]
 801ec40:	09db      	lsrs	r3, r3, #7
 801ec42:	61bb      	str	r3, [r7, #24]
 801ec44:	69bb      	ldr	r3, [r7, #24]
 801ec46:	2b7f      	cmp	r3, #127	; 0x7f
 801ec48:	d8f0      	bhi.n	801ec2c <SEGGER_SYSVIEW_OnTaskCreate+0x38>
 801ec4a:	69fb      	ldr	r3, [r7, #28]
 801ec4c:	1c5a      	adds	r2, r3, #1
 801ec4e:	61fa      	str	r2, [r7, #28]
 801ec50:	69ba      	ldr	r2, [r7, #24]
 801ec52:	b2d2      	uxtb	r2, r2
 801ec54:	701a      	strb	r2, [r3, #0]
 801ec56:	69fb      	ldr	r3, [r7, #28]
 801ec58:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 801ec5a:	2208      	movs	r2, #8
 801ec5c:	68f9      	ldr	r1, [r7, #12]
 801ec5e:	6938      	ldr	r0, [r7, #16]
 801ec60:	f7ff f956 	bl	801df10 <_SendPacket>
  RECORD_END();
 801ec64:	697b      	ldr	r3, [r7, #20]
 801ec66:	f383 8811 	msr	BASEPRI, r3
}
 801ec6a:	bf00      	nop
 801ec6c:	3720      	adds	r7, #32
 801ec6e:	46bd      	mov	sp, r7
 801ec70:	bd80      	pop	{r7, pc}
 801ec72:	bf00      	nop
 801ec74:	2000f140 	.word	0x2000f140
 801ec78:	2000f110 	.word	0x2000f110

0801ec7c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 801ec7c:	b580      	push	{r7, lr}
 801ec7e:	b088      	sub	sp, #32
 801ec80:	af00      	add	r7, sp, #0
 801ec82:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 801ec84:	f3ef 8311 	mrs	r3, BASEPRI
 801ec88:	f04f 0120 	mov.w	r1, #32
 801ec8c:	f381 8811 	msr	BASEPRI, r1
 801ec90:	617b      	str	r3, [r7, #20]
 801ec92:	481a      	ldr	r0, [pc, #104]	; (801ecfc <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 801ec94:	f7ff f863 	bl	801dd5e <_PreparePacket>
 801ec98:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 801ec9a:	693b      	ldr	r3, [r7, #16]
 801ec9c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 801ec9e:	4b18      	ldr	r3, [pc, #96]	; (801ed00 <SEGGER_SYSVIEW_OnTaskStartExec+0x84>)
 801eca0:	691b      	ldr	r3, [r3, #16]
 801eca2:	687a      	ldr	r2, [r7, #4]
 801eca4:	1ad3      	subs	r3, r2, r3
 801eca6:	089b      	lsrs	r3, r3, #2
 801eca8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 801ecaa:	68fb      	ldr	r3, [r7, #12]
 801ecac:	61fb      	str	r3, [r7, #28]
 801ecae:	687b      	ldr	r3, [r7, #4]
 801ecb0:	61bb      	str	r3, [r7, #24]
 801ecb2:	e00b      	b.n	801eccc <SEGGER_SYSVIEW_OnTaskStartExec+0x50>
 801ecb4:	69bb      	ldr	r3, [r7, #24]
 801ecb6:	b2da      	uxtb	r2, r3
 801ecb8:	69fb      	ldr	r3, [r7, #28]
 801ecba:	1c59      	adds	r1, r3, #1
 801ecbc:	61f9      	str	r1, [r7, #28]
 801ecbe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801ecc2:	b2d2      	uxtb	r2, r2
 801ecc4:	701a      	strb	r2, [r3, #0]
 801ecc6:	69bb      	ldr	r3, [r7, #24]
 801ecc8:	09db      	lsrs	r3, r3, #7
 801ecca:	61bb      	str	r3, [r7, #24]
 801eccc:	69bb      	ldr	r3, [r7, #24]
 801ecce:	2b7f      	cmp	r3, #127	; 0x7f
 801ecd0:	d8f0      	bhi.n	801ecb4 <SEGGER_SYSVIEW_OnTaskStartExec+0x38>
 801ecd2:	69fb      	ldr	r3, [r7, #28]
 801ecd4:	1c5a      	adds	r2, r3, #1
 801ecd6:	61fa      	str	r2, [r7, #28]
 801ecd8:	69ba      	ldr	r2, [r7, #24]
 801ecda:	b2d2      	uxtb	r2, r2
 801ecdc:	701a      	strb	r2, [r3, #0]
 801ecde:	69fb      	ldr	r3, [r7, #28]
 801ece0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 801ece2:	2204      	movs	r2, #4
 801ece4:	68f9      	ldr	r1, [r7, #12]
 801ece6:	6938      	ldr	r0, [r7, #16]
 801ece8:	f7ff f912 	bl	801df10 <_SendPacket>
  RECORD_END();
 801ecec:	697b      	ldr	r3, [r7, #20]
 801ecee:	f383 8811 	msr	BASEPRI, r3
}
 801ecf2:	bf00      	nop
 801ecf4:	3720      	adds	r7, #32
 801ecf6:	46bd      	mov	sp, r7
 801ecf8:	bd80      	pop	{r7, pc}
 801ecfa:	bf00      	nop
 801ecfc:	2000f140 	.word	0x2000f140
 801ed00:	2000f110 	.word	0x2000f110

0801ed04 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 801ed04:	b580      	push	{r7, lr}
 801ed06:	b088      	sub	sp, #32
 801ed08:	af00      	add	r7, sp, #0
 801ed0a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 801ed0c:	f3ef 8311 	mrs	r3, BASEPRI
 801ed10:	f04f 0120 	mov.w	r1, #32
 801ed14:	f381 8811 	msr	BASEPRI, r1
 801ed18:	617b      	str	r3, [r7, #20]
 801ed1a:	481a      	ldr	r0, [pc, #104]	; (801ed84 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 801ed1c:	f7ff f81f 	bl	801dd5e <_PreparePacket>
 801ed20:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 801ed22:	693b      	ldr	r3, [r7, #16]
 801ed24:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 801ed26:	4b18      	ldr	r3, [pc, #96]	; (801ed88 <SEGGER_SYSVIEW_OnTaskStartReady+0x84>)
 801ed28:	691b      	ldr	r3, [r3, #16]
 801ed2a:	687a      	ldr	r2, [r7, #4]
 801ed2c:	1ad3      	subs	r3, r2, r3
 801ed2e:	089b      	lsrs	r3, r3, #2
 801ed30:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 801ed32:	68fb      	ldr	r3, [r7, #12]
 801ed34:	61fb      	str	r3, [r7, #28]
 801ed36:	687b      	ldr	r3, [r7, #4]
 801ed38:	61bb      	str	r3, [r7, #24]
 801ed3a:	e00b      	b.n	801ed54 <SEGGER_SYSVIEW_OnTaskStartReady+0x50>
 801ed3c:	69bb      	ldr	r3, [r7, #24]
 801ed3e:	b2da      	uxtb	r2, r3
 801ed40:	69fb      	ldr	r3, [r7, #28]
 801ed42:	1c59      	adds	r1, r3, #1
 801ed44:	61f9      	str	r1, [r7, #28]
 801ed46:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801ed4a:	b2d2      	uxtb	r2, r2
 801ed4c:	701a      	strb	r2, [r3, #0]
 801ed4e:	69bb      	ldr	r3, [r7, #24]
 801ed50:	09db      	lsrs	r3, r3, #7
 801ed52:	61bb      	str	r3, [r7, #24]
 801ed54:	69bb      	ldr	r3, [r7, #24]
 801ed56:	2b7f      	cmp	r3, #127	; 0x7f
 801ed58:	d8f0      	bhi.n	801ed3c <SEGGER_SYSVIEW_OnTaskStartReady+0x38>
 801ed5a:	69fb      	ldr	r3, [r7, #28]
 801ed5c:	1c5a      	adds	r2, r3, #1
 801ed5e:	61fa      	str	r2, [r7, #28]
 801ed60:	69ba      	ldr	r2, [r7, #24]
 801ed62:	b2d2      	uxtb	r2, r2
 801ed64:	701a      	strb	r2, [r3, #0]
 801ed66:	69fb      	ldr	r3, [r7, #28]
 801ed68:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 801ed6a:	2206      	movs	r2, #6
 801ed6c:	68f9      	ldr	r1, [r7, #12]
 801ed6e:	6938      	ldr	r0, [r7, #16]
 801ed70:	f7ff f8ce 	bl	801df10 <_SendPacket>
  RECORD_END();
 801ed74:	697b      	ldr	r3, [r7, #20]
 801ed76:	f383 8811 	msr	BASEPRI, r3
}
 801ed7a:	bf00      	nop
 801ed7c:	3720      	adds	r7, #32
 801ed7e:	46bd      	mov	sp, r7
 801ed80:	bd80      	pop	{r7, pc}
 801ed82:	bf00      	nop
 801ed84:	2000f140 	.word	0x2000f140
 801ed88:	2000f110 	.word	0x2000f110

0801ed8c <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 801ed8c:	b580      	push	{r7, lr}
 801ed8e:	b08a      	sub	sp, #40	; 0x28
 801ed90:	af00      	add	r7, sp, #0
 801ed92:	6078      	str	r0, [r7, #4]
 801ed94:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 801ed96:	f3ef 8311 	mrs	r3, BASEPRI
 801ed9a:	f04f 0120 	mov.w	r1, #32
 801ed9e:	f381 8811 	msr	BASEPRI, r1
 801eda2:	617b      	str	r3, [r7, #20]
 801eda4:	4827      	ldr	r0, [pc, #156]	; (801ee44 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 801eda6:	f7fe ffda 	bl	801dd5e <_PreparePacket>
 801edaa:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 801edac:	693b      	ldr	r3, [r7, #16]
 801edae:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 801edb0:	4b25      	ldr	r3, [pc, #148]	; (801ee48 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 801edb2:	691b      	ldr	r3, [r3, #16]
 801edb4:	687a      	ldr	r2, [r7, #4]
 801edb6:	1ad3      	subs	r3, r2, r3
 801edb8:	089b      	lsrs	r3, r3, #2
 801edba:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 801edbc:	68fb      	ldr	r3, [r7, #12]
 801edbe:	627b      	str	r3, [r7, #36]	; 0x24
 801edc0:	687b      	ldr	r3, [r7, #4]
 801edc2:	623b      	str	r3, [r7, #32]
 801edc4:	e00b      	b.n	801edde <SEGGER_SYSVIEW_OnTaskStopReady+0x52>
 801edc6:	6a3b      	ldr	r3, [r7, #32]
 801edc8:	b2da      	uxtb	r2, r3
 801edca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801edcc:	1c59      	adds	r1, r3, #1
 801edce:	6279      	str	r1, [r7, #36]	; 0x24
 801edd0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801edd4:	b2d2      	uxtb	r2, r2
 801edd6:	701a      	strb	r2, [r3, #0]
 801edd8:	6a3b      	ldr	r3, [r7, #32]
 801edda:	09db      	lsrs	r3, r3, #7
 801eddc:	623b      	str	r3, [r7, #32]
 801edde:	6a3b      	ldr	r3, [r7, #32]
 801ede0:	2b7f      	cmp	r3, #127	; 0x7f
 801ede2:	d8f0      	bhi.n	801edc6 <SEGGER_SYSVIEW_OnTaskStopReady+0x3a>
 801ede4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ede6:	1c5a      	adds	r2, r3, #1
 801ede8:	627a      	str	r2, [r7, #36]	; 0x24
 801edea:	6a3a      	ldr	r2, [r7, #32]
 801edec:	b2d2      	uxtb	r2, r2
 801edee:	701a      	strb	r2, [r3, #0]
 801edf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801edf2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 801edf4:	68fb      	ldr	r3, [r7, #12]
 801edf6:	61fb      	str	r3, [r7, #28]
 801edf8:	683b      	ldr	r3, [r7, #0]
 801edfa:	61bb      	str	r3, [r7, #24]
 801edfc:	e00b      	b.n	801ee16 <SEGGER_SYSVIEW_OnTaskStopReady+0x8a>
 801edfe:	69bb      	ldr	r3, [r7, #24]
 801ee00:	b2da      	uxtb	r2, r3
 801ee02:	69fb      	ldr	r3, [r7, #28]
 801ee04:	1c59      	adds	r1, r3, #1
 801ee06:	61f9      	str	r1, [r7, #28]
 801ee08:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801ee0c:	b2d2      	uxtb	r2, r2
 801ee0e:	701a      	strb	r2, [r3, #0]
 801ee10:	69bb      	ldr	r3, [r7, #24]
 801ee12:	09db      	lsrs	r3, r3, #7
 801ee14:	61bb      	str	r3, [r7, #24]
 801ee16:	69bb      	ldr	r3, [r7, #24]
 801ee18:	2b7f      	cmp	r3, #127	; 0x7f
 801ee1a:	d8f0      	bhi.n	801edfe <SEGGER_SYSVIEW_OnTaskStopReady+0x72>
 801ee1c:	69fb      	ldr	r3, [r7, #28]
 801ee1e:	1c5a      	adds	r2, r3, #1
 801ee20:	61fa      	str	r2, [r7, #28]
 801ee22:	69ba      	ldr	r2, [r7, #24]
 801ee24:	b2d2      	uxtb	r2, r2
 801ee26:	701a      	strb	r2, [r3, #0]
 801ee28:	69fb      	ldr	r3, [r7, #28]
 801ee2a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 801ee2c:	2207      	movs	r2, #7
 801ee2e:	68f9      	ldr	r1, [r7, #12]
 801ee30:	6938      	ldr	r0, [r7, #16]
 801ee32:	f7ff f86d 	bl	801df10 <_SendPacket>
  RECORD_END();
 801ee36:	697b      	ldr	r3, [r7, #20]
 801ee38:	f383 8811 	msr	BASEPRI, r3
}
 801ee3c:	bf00      	nop
 801ee3e:	3728      	adds	r7, #40	; 0x28
 801ee40:	46bd      	mov	sp, r7
 801ee42:	bd80      	pop	{r7, pc}
 801ee44:	2000f140 	.word	0x2000f140
 801ee48:	2000f110 	.word	0x2000f110

0801ee4c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 801ee4c:	b480      	push	{r7}
 801ee4e:	b083      	sub	sp, #12
 801ee50:	af00      	add	r7, sp, #0
 801ee52:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 801ee54:	4b05      	ldr	r3, [pc, #20]	; (801ee6c <SEGGER_SYSVIEW_ShrinkId+0x20>)
 801ee56:	691b      	ldr	r3, [r3, #16]
 801ee58:	687a      	ldr	r2, [r7, #4]
 801ee5a:	1ad3      	subs	r3, r2, r3
 801ee5c:	089b      	lsrs	r3, r3, #2
}
 801ee5e:	4618      	mov	r0, r3
 801ee60:	370c      	adds	r7, #12
 801ee62:	46bd      	mov	sp, r7
 801ee64:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ee68:	4770      	bx	lr
 801ee6a:	bf00      	nop
 801ee6c:	2000f110 	.word	0x2000f110

0801ee70 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 801ee70:	b580      	push	{r7, lr}
 801ee72:	b08c      	sub	sp, #48	; 0x30
 801ee74:	af00      	add	r7, sp, #0
 801ee76:	4603      	mov	r3, r0
 801ee78:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 801ee7a:	4b3b      	ldr	r3, [pc, #236]	; (801ef68 <SEGGER_SYSVIEW_SendModule+0xf8>)
 801ee7c:	681b      	ldr	r3, [r3, #0]
 801ee7e:	2b00      	cmp	r3, #0
 801ee80:	d06d      	beq.n	801ef5e <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 801ee82:	4b39      	ldr	r3, [pc, #228]	; (801ef68 <SEGGER_SYSVIEW_SendModule+0xf8>)
 801ee84:	681b      	ldr	r3, [r3, #0]
 801ee86:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 801ee88:	2300      	movs	r3, #0
 801ee8a:	62bb      	str	r3, [r7, #40]	; 0x28
 801ee8c:	e008      	b.n	801eea0 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 801ee8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ee90:	691b      	ldr	r3, [r3, #16]
 801ee92:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 801ee94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ee96:	2b00      	cmp	r3, #0
 801ee98:	d007      	beq.n	801eeaa <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 801ee9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ee9c:	3301      	adds	r3, #1
 801ee9e:	62bb      	str	r3, [r7, #40]	; 0x28
 801eea0:	79fb      	ldrb	r3, [r7, #7]
 801eea2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801eea4:	429a      	cmp	r2, r3
 801eea6:	d3f2      	bcc.n	801ee8e <SEGGER_SYSVIEW_SendModule+0x1e>
 801eea8:	e000      	b.n	801eeac <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 801eeaa:	bf00      	nop
      }
    }
    if (pModule != 0) {
 801eeac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801eeae:	2b00      	cmp	r3, #0
 801eeb0:	d055      	beq.n	801ef5e <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 801eeb2:	f3ef 8311 	mrs	r3, BASEPRI
 801eeb6:	f04f 0120 	mov.w	r1, #32
 801eeba:	f381 8811 	msr	BASEPRI, r1
 801eebe:	617b      	str	r3, [r7, #20]
 801eec0:	482a      	ldr	r0, [pc, #168]	; (801ef6c <SEGGER_SYSVIEW_SendModule+0xfc>)
 801eec2:	f7fe ff4c 	bl	801dd5e <_PreparePacket>
 801eec6:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 801eec8:	693b      	ldr	r3, [r7, #16]
 801eeca:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 801eecc:	68fb      	ldr	r3, [r7, #12]
 801eece:	627b      	str	r3, [r7, #36]	; 0x24
 801eed0:	79fb      	ldrb	r3, [r7, #7]
 801eed2:	623b      	str	r3, [r7, #32]
 801eed4:	e00b      	b.n	801eeee <SEGGER_SYSVIEW_SendModule+0x7e>
 801eed6:	6a3b      	ldr	r3, [r7, #32]
 801eed8:	b2da      	uxtb	r2, r3
 801eeda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801eedc:	1c59      	adds	r1, r3, #1
 801eede:	6279      	str	r1, [r7, #36]	; 0x24
 801eee0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801eee4:	b2d2      	uxtb	r2, r2
 801eee6:	701a      	strb	r2, [r3, #0]
 801eee8:	6a3b      	ldr	r3, [r7, #32]
 801eeea:	09db      	lsrs	r3, r3, #7
 801eeec:	623b      	str	r3, [r7, #32]
 801eeee:	6a3b      	ldr	r3, [r7, #32]
 801eef0:	2b7f      	cmp	r3, #127	; 0x7f
 801eef2:	d8f0      	bhi.n	801eed6 <SEGGER_SYSVIEW_SendModule+0x66>
 801eef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801eef6:	1c5a      	adds	r2, r3, #1
 801eef8:	627a      	str	r2, [r7, #36]	; 0x24
 801eefa:	6a3a      	ldr	r2, [r7, #32]
 801eefc:	b2d2      	uxtb	r2, r2
 801eefe:	701a      	strb	r2, [r3, #0]
 801ef00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ef02:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 801ef04:	68fb      	ldr	r3, [r7, #12]
 801ef06:	61fb      	str	r3, [r7, #28]
 801ef08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ef0a:	689b      	ldr	r3, [r3, #8]
 801ef0c:	61bb      	str	r3, [r7, #24]
 801ef0e:	e00b      	b.n	801ef28 <SEGGER_SYSVIEW_SendModule+0xb8>
 801ef10:	69bb      	ldr	r3, [r7, #24]
 801ef12:	b2da      	uxtb	r2, r3
 801ef14:	69fb      	ldr	r3, [r7, #28]
 801ef16:	1c59      	adds	r1, r3, #1
 801ef18:	61f9      	str	r1, [r7, #28]
 801ef1a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801ef1e:	b2d2      	uxtb	r2, r2
 801ef20:	701a      	strb	r2, [r3, #0]
 801ef22:	69bb      	ldr	r3, [r7, #24]
 801ef24:	09db      	lsrs	r3, r3, #7
 801ef26:	61bb      	str	r3, [r7, #24]
 801ef28:	69bb      	ldr	r3, [r7, #24]
 801ef2a:	2b7f      	cmp	r3, #127	; 0x7f
 801ef2c:	d8f0      	bhi.n	801ef10 <SEGGER_SYSVIEW_SendModule+0xa0>
 801ef2e:	69fb      	ldr	r3, [r7, #28]
 801ef30:	1c5a      	adds	r2, r3, #1
 801ef32:	61fa      	str	r2, [r7, #28]
 801ef34:	69ba      	ldr	r2, [r7, #24]
 801ef36:	b2d2      	uxtb	r2, r2
 801ef38:	701a      	strb	r2, [r3, #0]
 801ef3a:	69fb      	ldr	r3, [r7, #28]
 801ef3c:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 801ef3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ef40:	681b      	ldr	r3, [r3, #0]
 801ef42:	2280      	movs	r2, #128	; 0x80
 801ef44:	4619      	mov	r1, r3
 801ef46:	68f8      	ldr	r0, [r7, #12]
 801ef48:	f7fe febc 	bl	801dcc4 <_EncodeStr>
 801ef4c:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 801ef4e:	2216      	movs	r2, #22
 801ef50:	68f9      	ldr	r1, [r7, #12]
 801ef52:	6938      	ldr	r0, [r7, #16]
 801ef54:	f7fe ffdc 	bl	801df10 <_SendPacket>
      RECORD_END();
 801ef58:	697b      	ldr	r3, [r7, #20]
 801ef5a:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 801ef5e:	bf00      	nop
 801ef60:	3730      	adds	r7, #48	; 0x30
 801ef62:	46bd      	mov	sp, r7
 801ef64:	bd80      	pop	{r7, pc}
 801ef66:	bf00      	nop
 801ef68:	2000f138 	.word	0x2000f138
 801ef6c:	2000f140 	.word	0x2000f140

0801ef70 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 801ef70:	b580      	push	{r7, lr}
 801ef72:	b082      	sub	sp, #8
 801ef74:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 801ef76:	4b0c      	ldr	r3, [pc, #48]	; (801efa8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 801ef78:	681b      	ldr	r3, [r3, #0]
 801ef7a:	2b00      	cmp	r3, #0
 801ef7c:	d00f      	beq.n	801ef9e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 801ef7e:	4b0a      	ldr	r3, [pc, #40]	; (801efa8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 801ef80:	681b      	ldr	r3, [r3, #0]
 801ef82:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 801ef84:	687b      	ldr	r3, [r7, #4]
 801ef86:	68db      	ldr	r3, [r3, #12]
 801ef88:	2b00      	cmp	r3, #0
 801ef8a:	d002      	beq.n	801ef92 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 801ef8c:	687b      	ldr	r3, [r7, #4]
 801ef8e:	68db      	ldr	r3, [r3, #12]
 801ef90:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 801ef92:	687b      	ldr	r3, [r7, #4]
 801ef94:	691b      	ldr	r3, [r3, #16]
 801ef96:	607b      	str	r3, [r7, #4]
    } while (pModule);
 801ef98:	687b      	ldr	r3, [r7, #4]
 801ef9a:	2b00      	cmp	r3, #0
 801ef9c:	d1f2      	bne.n	801ef84 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 801ef9e:	bf00      	nop
 801efa0:	3708      	adds	r7, #8
 801efa2:	46bd      	mov	sp, r7
 801efa4:	bd80      	pop	{r7, pc}
 801efa6:	bf00      	nop
 801efa8:	2000f138 	.word	0x2000f138

0801efac <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 801efac:	b580      	push	{r7, lr}
 801efae:	b086      	sub	sp, #24
 801efb0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 801efb2:	f3ef 8311 	mrs	r3, BASEPRI
 801efb6:	f04f 0120 	mov.w	r1, #32
 801efba:	f381 8811 	msr	BASEPRI, r1
 801efbe:	60fb      	str	r3, [r7, #12]
 801efc0:	4817      	ldr	r0, [pc, #92]	; (801f020 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 801efc2:	f7fe fecc 	bl	801dd5e <_PreparePacket>
 801efc6:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 801efc8:	68bb      	ldr	r3, [r7, #8]
 801efca:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 801efcc:	687b      	ldr	r3, [r7, #4]
 801efce:	617b      	str	r3, [r7, #20]
 801efd0:	4b14      	ldr	r3, [pc, #80]	; (801f024 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 801efd2:	781b      	ldrb	r3, [r3, #0]
 801efd4:	613b      	str	r3, [r7, #16]
 801efd6:	e00b      	b.n	801eff0 <SEGGER_SYSVIEW_SendNumModules+0x44>
 801efd8:	693b      	ldr	r3, [r7, #16]
 801efda:	b2da      	uxtb	r2, r3
 801efdc:	697b      	ldr	r3, [r7, #20]
 801efde:	1c59      	adds	r1, r3, #1
 801efe0:	6179      	str	r1, [r7, #20]
 801efe2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801efe6:	b2d2      	uxtb	r2, r2
 801efe8:	701a      	strb	r2, [r3, #0]
 801efea:	693b      	ldr	r3, [r7, #16]
 801efec:	09db      	lsrs	r3, r3, #7
 801efee:	613b      	str	r3, [r7, #16]
 801eff0:	693b      	ldr	r3, [r7, #16]
 801eff2:	2b7f      	cmp	r3, #127	; 0x7f
 801eff4:	d8f0      	bhi.n	801efd8 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 801eff6:	697b      	ldr	r3, [r7, #20]
 801eff8:	1c5a      	adds	r2, r3, #1
 801effa:	617a      	str	r2, [r7, #20]
 801effc:	693a      	ldr	r2, [r7, #16]
 801effe:	b2d2      	uxtb	r2, r2
 801f000:	701a      	strb	r2, [r3, #0]
 801f002:	697b      	ldr	r3, [r7, #20]
 801f004:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 801f006:	221b      	movs	r2, #27
 801f008:	6879      	ldr	r1, [r7, #4]
 801f00a:	68b8      	ldr	r0, [r7, #8]
 801f00c:	f7fe ff80 	bl	801df10 <_SendPacket>
  RECORD_END();
 801f010:	68fb      	ldr	r3, [r7, #12]
 801f012:	f383 8811 	msr	BASEPRI, r3
}
 801f016:	bf00      	nop
 801f018:	3718      	adds	r7, #24
 801f01a:	46bd      	mov	sp, r7
 801f01c:	bd80      	pop	{r7, pc}
 801f01e:	bf00      	nop
 801f020:	2000f140 	.word	0x2000f140
 801f024:	2000f13c 	.word	0x2000f13c

0801f028 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 801f028:	b580      	push	{r7, lr}
 801f02a:	b08a      	sub	sp, #40	; 0x28
 801f02c:	af00      	add	r7, sp, #0
 801f02e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 801f030:	f3ef 8311 	mrs	r3, BASEPRI
 801f034:	f04f 0120 	mov.w	r1, #32
 801f038:	f381 8811 	msr	BASEPRI, r1
 801f03c:	617b      	str	r3, [r7, #20]
 801f03e:	4827      	ldr	r0, [pc, #156]	; (801f0dc <SEGGER_SYSVIEW_Warn+0xb4>)
 801f040:	f7fe fe8d 	bl	801dd5e <_PreparePacket>
 801f044:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 801f046:	2280      	movs	r2, #128	; 0x80
 801f048:	6879      	ldr	r1, [r7, #4]
 801f04a:	6938      	ldr	r0, [r7, #16]
 801f04c:	f7fe fe3a 	bl	801dcc4 <_EncodeStr>
 801f050:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 801f052:	68fb      	ldr	r3, [r7, #12]
 801f054:	627b      	str	r3, [r7, #36]	; 0x24
 801f056:	2301      	movs	r3, #1
 801f058:	623b      	str	r3, [r7, #32]
 801f05a:	e00b      	b.n	801f074 <SEGGER_SYSVIEW_Warn+0x4c>
 801f05c:	6a3b      	ldr	r3, [r7, #32]
 801f05e:	b2da      	uxtb	r2, r3
 801f060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f062:	1c59      	adds	r1, r3, #1
 801f064:	6279      	str	r1, [r7, #36]	; 0x24
 801f066:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801f06a:	b2d2      	uxtb	r2, r2
 801f06c:	701a      	strb	r2, [r3, #0]
 801f06e:	6a3b      	ldr	r3, [r7, #32]
 801f070:	09db      	lsrs	r3, r3, #7
 801f072:	623b      	str	r3, [r7, #32]
 801f074:	6a3b      	ldr	r3, [r7, #32]
 801f076:	2b7f      	cmp	r3, #127	; 0x7f
 801f078:	d8f0      	bhi.n	801f05c <SEGGER_SYSVIEW_Warn+0x34>
 801f07a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f07c:	1c5a      	adds	r2, r3, #1
 801f07e:	627a      	str	r2, [r7, #36]	; 0x24
 801f080:	6a3a      	ldr	r2, [r7, #32]
 801f082:	b2d2      	uxtb	r2, r2
 801f084:	701a      	strb	r2, [r3, #0]
 801f086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f088:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 801f08a:	68fb      	ldr	r3, [r7, #12]
 801f08c:	61fb      	str	r3, [r7, #28]
 801f08e:	2300      	movs	r3, #0
 801f090:	61bb      	str	r3, [r7, #24]
 801f092:	e00b      	b.n	801f0ac <SEGGER_SYSVIEW_Warn+0x84>
 801f094:	69bb      	ldr	r3, [r7, #24]
 801f096:	b2da      	uxtb	r2, r3
 801f098:	69fb      	ldr	r3, [r7, #28]
 801f09a:	1c59      	adds	r1, r3, #1
 801f09c:	61f9      	str	r1, [r7, #28]
 801f09e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801f0a2:	b2d2      	uxtb	r2, r2
 801f0a4:	701a      	strb	r2, [r3, #0]
 801f0a6:	69bb      	ldr	r3, [r7, #24]
 801f0a8:	09db      	lsrs	r3, r3, #7
 801f0aa:	61bb      	str	r3, [r7, #24]
 801f0ac:	69bb      	ldr	r3, [r7, #24]
 801f0ae:	2b7f      	cmp	r3, #127	; 0x7f
 801f0b0:	d8f0      	bhi.n	801f094 <SEGGER_SYSVIEW_Warn+0x6c>
 801f0b2:	69fb      	ldr	r3, [r7, #28]
 801f0b4:	1c5a      	adds	r2, r3, #1
 801f0b6:	61fa      	str	r2, [r7, #28]
 801f0b8:	69ba      	ldr	r2, [r7, #24]
 801f0ba:	b2d2      	uxtb	r2, r2
 801f0bc:	701a      	strb	r2, [r3, #0]
 801f0be:	69fb      	ldr	r3, [r7, #28]
 801f0c0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 801f0c2:	221a      	movs	r2, #26
 801f0c4:	68f9      	ldr	r1, [r7, #12]
 801f0c6:	6938      	ldr	r0, [r7, #16]
 801f0c8:	f7fe ff22 	bl	801df10 <_SendPacket>
  RECORD_END();
 801f0cc:	697b      	ldr	r3, [r7, #20]
 801f0ce:	f383 8811 	msr	BASEPRI, r3
}
 801f0d2:	bf00      	nop
 801f0d4:	3728      	adds	r7, #40	; 0x28
 801f0d6:	46bd      	mov	sp, r7
 801f0d8:	bd80      	pop	{r7, pc}
 801f0da:	bf00      	nop
 801f0dc:	2000f140 	.word	0x2000f140

0801f0e0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801f0e0:	b580      	push	{r7, lr}
 801f0e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801f0e4:	2200      	movs	r2, #0
 801f0e6:	4912      	ldr	r1, [pc, #72]	; (801f130 <MX_USB_DEVICE_Init+0x50>)
 801f0e8:	4812      	ldr	r0, [pc, #72]	; (801f134 <MX_USB_DEVICE_Init+0x54>)
 801f0ea:	f7ed fbb2 	bl	800c852 <USBD_Init>
 801f0ee:	4603      	mov	r3, r0
 801f0f0:	2b00      	cmp	r3, #0
 801f0f2:	d001      	beq.n	801f0f8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801f0f4:	f7e3 f97c 	bl	80023f0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801f0f8:	490f      	ldr	r1, [pc, #60]	; (801f138 <MX_USB_DEVICE_Init+0x58>)
 801f0fa:	480e      	ldr	r0, [pc, #56]	; (801f134 <MX_USB_DEVICE_Init+0x54>)
 801f0fc:	f7ed fbd4 	bl	800c8a8 <USBD_RegisterClass>
 801f100:	4603      	mov	r3, r0
 801f102:	2b00      	cmp	r3, #0
 801f104:	d001      	beq.n	801f10a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801f106:	f7e3 f973 	bl	80023f0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801f10a:	490c      	ldr	r1, [pc, #48]	; (801f13c <MX_USB_DEVICE_Init+0x5c>)
 801f10c:	4809      	ldr	r0, [pc, #36]	; (801f134 <MX_USB_DEVICE_Init+0x54>)
 801f10e:	f7ed fb31 	bl	800c774 <USBD_CDC_RegisterInterface>
 801f112:	4603      	mov	r3, r0
 801f114:	2b00      	cmp	r3, #0
 801f116:	d001      	beq.n	801f11c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801f118:	f7e3 f96a 	bl	80023f0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801f11c:	4805      	ldr	r0, [pc, #20]	; (801f134 <MX_USB_DEVICE_Init+0x54>)
 801f11e:	f7ed fbdd 	bl	800c8dc <USBD_Start>
 801f122:	4603      	mov	r3, r0
 801f124:	2b00      	cmp	r3, #0
 801f126:	d001      	beq.n	801f12c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801f128:	f7e3 f962 	bl	80023f0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801f12c:	bf00      	nop
 801f12e:	bd80      	pop	{r7, pc}
 801f130:	20000148 	.word	0x20000148
 801f134:	200162a8 	.word	0x200162a8
 801f138:	20000024 	.word	0x20000024
 801f13c:	20000138 	.word	0x20000138

0801f140 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801f140:	b580      	push	{r7, lr}
 801f142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801f144:	2200      	movs	r2, #0
 801f146:	4905      	ldr	r1, [pc, #20]	; (801f15c <CDC_Init_FS+0x1c>)
 801f148:	4805      	ldr	r0, [pc, #20]	; (801f160 <CDC_Init_FS+0x20>)
 801f14a:	f7ed fb2a 	bl	800c7a2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801f14e:	4905      	ldr	r1, [pc, #20]	; (801f164 <CDC_Init_FS+0x24>)
 801f150:	4803      	ldr	r0, [pc, #12]	; (801f160 <CDC_Init_FS+0x20>)
 801f152:	f7ed fb40 	bl	800c7d6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801f156:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801f158:	4618      	mov	r0, r3
 801f15a:	bd80      	pop	{r7, pc}
 801f15c:	20016d44 	.word	0x20016d44
 801f160:	200162a8 	.word	0x200162a8
 801f164:	20016544 	.word	0x20016544

0801f168 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801f168:	b480      	push	{r7}
 801f16a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801f16c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801f16e:	4618      	mov	r0, r3
 801f170:	46bd      	mov	sp, r7
 801f172:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f176:	4770      	bx	lr

0801f178 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801f178:	b480      	push	{r7}
 801f17a:	b083      	sub	sp, #12
 801f17c:	af00      	add	r7, sp, #0
 801f17e:	4603      	mov	r3, r0
 801f180:	6039      	str	r1, [r7, #0]
 801f182:	71fb      	strb	r3, [r7, #7]
 801f184:	4613      	mov	r3, r2
 801f186:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801f188:	79fb      	ldrb	r3, [r7, #7]
 801f18a:	2b23      	cmp	r3, #35	; 0x23
 801f18c:	d84a      	bhi.n	801f224 <CDC_Control_FS+0xac>
 801f18e:	a201      	add	r2, pc, #4	; (adr r2, 801f194 <CDC_Control_FS+0x1c>)
 801f190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f194:	0801f225 	.word	0x0801f225
 801f198:	0801f225 	.word	0x0801f225
 801f19c:	0801f225 	.word	0x0801f225
 801f1a0:	0801f225 	.word	0x0801f225
 801f1a4:	0801f225 	.word	0x0801f225
 801f1a8:	0801f225 	.word	0x0801f225
 801f1ac:	0801f225 	.word	0x0801f225
 801f1b0:	0801f225 	.word	0x0801f225
 801f1b4:	0801f225 	.word	0x0801f225
 801f1b8:	0801f225 	.word	0x0801f225
 801f1bc:	0801f225 	.word	0x0801f225
 801f1c0:	0801f225 	.word	0x0801f225
 801f1c4:	0801f225 	.word	0x0801f225
 801f1c8:	0801f225 	.word	0x0801f225
 801f1cc:	0801f225 	.word	0x0801f225
 801f1d0:	0801f225 	.word	0x0801f225
 801f1d4:	0801f225 	.word	0x0801f225
 801f1d8:	0801f225 	.word	0x0801f225
 801f1dc:	0801f225 	.word	0x0801f225
 801f1e0:	0801f225 	.word	0x0801f225
 801f1e4:	0801f225 	.word	0x0801f225
 801f1e8:	0801f225 	.word	0x0801f225
 801f1ec:	0801f225 	.word	0x0801f225
 801f1f0:	0801f225 	.word	0x0801f225
 801f1f4:	0801f225 	.word	0x0801f225
 801f1f8:	0801f225 	.word	0x0801f225
 801f1fc:	0801f225 	.word	0x0801f225
 801f200:	0801f225 	.word	0x0801f225
 801f204:	0801f225 	.word	0x0801f225
 801f208:	0801f225 	.word	0x0801f225
 801f20c:	0801f225 	.word	0x0801f225
 801f210:	0801f225 	.word	0x0801f225
 801f214:	0801f225 	.word	0x0801f225
 801f218:	0801f225 	.word	0x0801f225
 801f21c:	0801f225 	.word	0x0801f225
 801f220:	0801f225 	.word	0x0801f225
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801f224:	bf00      	nop
  }

  return (USBD_OK);
 801f226:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801f228:	4618      	mov	r0, r3
 801f22a:	370c      	adds	r7, #12
 801f22c:	46bd      	mov	sp, r7
 801f22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f232:	4770      	bx	lr

0801f234 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801f234:	b580      	push	{r7, lr}
 801f236:	b082      	sub	sp, #8
 801f238:	af00      	add	r7, sp, #0
 801f23a:	6078      	str	r0, [r7, #4]
 801f23c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801f23e:	6879      	ldr	r1, [r7, #4]
 801f240:	4805      	ldr	r0, [pc, #20]	; (801f258 <CDC_Receive_FS+0x24>)
 801f242:	f7ed fac8 	bl	800c7d6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801f246:	4804      	ldr	r0, [pc, #16]	; (801f258 <CDC_Receive_FS+0x24>)
 801f248:	f7ed fad9 	bl	800c7fe <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801f24c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801f24e:	4618      	mov	r0, r3
 801f250:	3708      	adds	r7, #8
 801f252:	46bd      	mov	sp, r7
 801f254:	bd80      	pop	{r7, pc}
 801f256:	bf00      	nop
 801f258:	200162a8 	.word	0x200162a8

0801f25c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801f25c:	b480      	push	{r7}
 801f25e:	b083      	sub	sp, #12
 801f260:	af00      	add	r7, sp, #0
 801f262:	4603      	mov	r3, r0
 801f264:	6039      	str	r1, [r7, #0]
 801f266:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801f268:	683b      	ldr	r3, [r7, #0]
 801f26a:	2212      	movs	r2, #18
 801f26c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801f26e:	4b03      	ldr	r3, [pc, #12]	; (801f27c <USBD_FS_DeviceDescriptor+0x20>)
}
 801f270:	4618      	mov	r0, r3
 801f272:	370c      	adds	r7, #12
 801f274:	46bd      	mov	sp, r7
 801f276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f27a:	4770      	bx	lr
 801f27c:	20000168 	.word	0x20000168

0801f280 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801f280:	b480      	push	{r7}
 801f282:	b083      	sub	sp, #12
 801f284:	af00      	add	r7, sp, #0
 801f286:	4603      	mov	r3, r0
 801f288:	6039      	str	r1, [r7, #0]
 801f28a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801f28c:	683b      	ldr	r3, [r7, #0]
 801f28e:	2204      	movs	r2, #4
 801f290:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801f292:	4b03      	ldr	r3, [pc, #12]	; (801f2a0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801f294:	4618      	mov	r0, r3
 801f296:	370c      	adds	r7, #12
 801f298:	46bd      	mov	sp, r7
 801f29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f29e:	4770      	bx	lr
 801f2a0:	20000188 	.word	0x20000188

0801f2a4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801f2a4:	b580      	push	{r7, lr}
 801f2a6:	b082      	sub	sp, #8
 801f2a8:	af00      	add	r7, sp, #0
 801f2aa:	4603      	mov	r3, r0
 801f2ac:	6039      	str	r1, [r7, #0]
 801f2ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801f2b0:	79fb      	ldrb	r3, [r7, #7]
 801f2b2:	2b00      	cmp	r3, #0
 801f2b4:	d105      	bne.n	801f2c2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801f2b6:	683a      	ldr	r2, [r7, #0]
 801f2b8:	4907      	ldr	r1, [pc, #28]	; (801f2d8 <USBD_FS_ProductStrDescriptor+0x34>)
 801f2ba:	4808      	ldr	r0, [pc, #32]	; (801f2dc <USBD_FS_ProductStrDescriptor+0x38>)
 801f2bc:	f7ee fa62 	bl	800d784 <USBD_GetString>
 801f2c0:	e004      	b.n	801f2cc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801f2c2:	683a      	ldr	r2, [r7, #0]
 801f2c4:	4904      	ldr	r1, [pc, #16]	; (801f2d8 <USBD_FS_ProductStrDescriptor+0x34>)
 801f2c6:	4805      	ldr	r0, [pc, #20]	; (801f2dc <USBD_FS_ProductStrDescriptor+0x38>)
 801f2c8:	f7ee fa5c 	bl	800d784 <USBD_GetString>
  }
  return USBD_StrDesc;
 801f2cc:	4b02      	ldr	r3, [pc, #8]	; (801f2d8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801f2ce:	4618      	mov	r0, r3
 801f2d0:	3708      	adds	r7, #8
 801f2d2:	46bd      	mov	sp, r7
 801f2d4:	bd80      	pop	{r7, pc}
 801f2d6:	bf00      	nop
 801f2d8:	20017544 	.word	0x20017544
 801f2dc:	0802403c 	.word	0x0802403c

0801f2e0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801f2e0:	b580      	push	{r7, lr}
 801f2e2:	b082      	sub	sp, #8
 801f2e4:	af00      	add	r7, sp, #0
 801f2e6:	4603      	mov	r3, r0
 801f2e8:	6039      	str	r1, [r7, #0]
 801f2ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801f2ec:	683a      	ldr	r2, [r7, #0]
 801f2ee:	4904      	ldr	r1, [pc, #16]	; (801f300 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801f2f0:	4804      	ldr	r0, [pc, #16]	; (801f304 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801f2f2:	f7ee fa47 	bl	800d784 <USBD_GetString>
  return USBD_StrDesc;
 801f2f6:	4b02      	ldr	r3, [pc, #8]	; (801f300 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801f2f8:	4618      	mov	r0, r3
 801f2fa:	3708      	adds	r7, #8
 801f2fc:	46bd      	mov	sp, r7
 801f2fe:	bd80      	pop	{r7, pc}
 801f300:	20017544 	.word	0x20017544
 801f304:	08024054 	.word	0x08024054

0801f308 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801f308:	b580      	push	{r7, lr}
 801f30a:	b082      	sub	sp, #8
 801f30c:	af00      	add	r7, sp, #0
 801f30e:	4603      	mov	r3, r0
 801f310:	6039      	str	r1, [r7, #0]
 801f312:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801f314:	683b      	ldr	r3, [r7, #0]
 801f316:	221a      	movs	r2, #26
 801f318:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801f31a:	f000 f855 	bl	801f3c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801f31e:	4b02      	ldr	r3, [pc, #8]	; (801f328 <USBD_FS_SerialStrDescriptor+0x20>)
}
 801f320:	4618      	mov	r0, r3
 801f322:	3708      	adds	r7, #8
 801f324:	46bd      	mov	sp, r7
 801f326:	bd80      	pop	{r7, pc}
 801f328:	2000018c 	.word	0x2000018c

0801f32c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801f32c:	b580      	push	{r7, lr}
 801f32e:	b082      	sub	sp, #8
 801f330:	af00      	add	r7, sp, #0
 801f332:	4603      	mov	r3, r0
 801f334:	6039      	str	r1, [r7, #0]
 801f336:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801f338:	79fb      	ldrb	r3, [r7, #7]
 801f33a:	2b00      	cmp	r3, #0
 801f33c:	d105      	bne.n	801f34a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801f33e:	683a      	ldr	r2, [r7, #0]
 801f340:	4907      	ldr	r1, [pc, #28]	; (801f360 <USBD_FS_ConfigStrDescriptor+0x34>)
 801f342:	4808      	ldr	r0, [pc, #32]	; (801f364 <USBD_FS_ConfigStrDescriptor+0x38>)
 801f344:	f7ee fa1e 	bl	800d784 <USBD_GetString>
 801f348:	e004      	b.n	801f354 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801f34a:	683a      	ldr	r2, [r7, #0]
 801f34c:	4904      	ldr	r1, [pc, #16]	; (801f360 <USBD_FS_ConfigStrDescriptor+0x34>)
 801f34e:	4805      	ldr	r0, [pc, #20]	; (801f364 <USBD_FS_ConfigStrDescriptor+0x38>)
 801f350:	f7ee fa18 	bl	800d784 <USBD_GetString>
  }
  return USBD_StrDesc;
 801f354:	4b02      	ldr	r3, [pc, #8]	; (801f360 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801f356:	4618      	mov	r0, r3
 801f358:	3708      	adds	r7, #8
 801f35a:	46bd      	mov	sp, r7
 801f35c:	bd80      	pop	{r7, pc}
 801f35e:	bf00      	nop
 801f360:	20017544 	.word	0x20017544
 801f364:	08024068 	.word	0x08024068

0801f368 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801f368:	b580      	push	{r7, lr}
 801f36a:	b082      	sub	sp, #8
 801f36c:	af00      	add	r7, sp, #0
 801f36e:	4603      	mov	r3, r0
 801f370:	6039      	str	r1, [r7, #0]
 801f372:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801f374:	79fb      	ldrb	r3, [r7, #7]
 801f376:	2b00      	cmp	r3, #0
 801f378:	d105      	bne.n	801f386 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801f37a:	683a      	ldr	r2, [r7, #0]
 801f37c:	4907      	ldr	r1, [pc, #28]	; (801f39c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801f37e:	4808      	ldr	r0, [pc, #32]	; (801f3a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801f380:	f7ee fa00 	bl	800d784 <USBD_GetString>
 801f384:	e004      	b.n	801f390 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801f386:	683a      	ldr	r2, [r7, #0]
 801f388:	4904      	ldr	r1, [pc, #16]	; (801f39c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801f38a:	4805      	ldr	r0, [pc, #20]	; (801f3a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801f38c:	f7ee f9fa 	bl	800d784 <USBD_GetString>
  }
  return USBD_StrDesc;
 801f390:	4b02      	ldr	r3, [pc, #8]	; (801f39c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801f392:	4618      	mov	r0, r3
 801f394:	3708      	adds	r7, #8
 801f396:	46bd      	mov	sp, r7
 801f398:	bd80      	pop	{r7, pc}
 801f39a:	bf00      	nop
 801f39c:	20017544 	.word	0x20017544
 801f3a0:	08024074 	.word	0x08024074

0801f3a4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801f3a4:	b480      	push	{r7}
 801f3a6:	b083      	sub	sp, #12
 801f3a8:	af00      	add	r7, sp, #0
 801f3aa:	4603      	mov	r3, r0
 801f3ac:	6039      	str	r1, [r7, #0]
 801f3ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 801f3b0:	683b      	ldr	r3, [r7, #0]
 801f3b2:	220c      	movs	r2, #12
 801f3b4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 801f3b6:	4b03      	ldr	r3, [pc, #12]	; (801f3c4 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 801f3b8:	4618      	mov	r0, r3
 801f3ba:	370c      	adds	r7, #12
 801f3bc:	46bd      	mov	sp, r7
 801f3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f3c2:	4770      	bx	lr
 801f3c4:	2000017c 	.word	0x2000017c

0801f3c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 801f3c8:	b580      	push	{r7, lr}
 801f3ca:	b084      	sub	sp, #16
 801f3cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801f3ce:	4b0f      	ldr	r3, [pc, #60]	; (801f40c <Get_SerialNum+0x44>)
 801f3d0:	681b      	ldr	r3, [r3, #0]
 801f3d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801f3d4:	4b0e      	ldr	r3, [pc, #56]	; (801f410 <Get_SerialNum+0x48>)
 801f3d6:	681b      	ldr	r3, [r3, #0]
 801f3d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801f3da:	4b0e      	ldr	r3, [pc, #56]	; (801f414 <Get_SerialNum+0x4c>)
 801f3dc:	681b      	ldr	r3, [r3, #0]
 801f3de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801f3e0:	68fa      	ldr	r2, [r7, #12]
 801f3e2:	687b      	ldr	r3, [r7, #4]
 801f3e4:	4413      	add	r3, r2
 801f3e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801f3e8:	68fb      	ldr	r3, [r7, #12]
 801f3ea:	2b00      	cmp	r3, #0
 801f3ec:	d009      	beq.n	801f402 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801f3ee:	2208      	movs	r2, #8
 801f3f0:	4909      	ldr	r1, [pc, #36]	; (801f418 <Get_SerialNum+0x50>)
 801f3f2:	68f8      	ldr	r0, [r7, #12]
 801f3f4:	f000 f814 	bl	801f420 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801f3f8:	2204      	movs	r2, #4
 801f3fa:	4908      	ldr	r1, [pc, #32]	; (801f41c <Get_SerialNum+0x54>)
 801f3fc:	68b8      	ldr	r0, [r7, #8]
 801f3fe:	f000 f80f 	bl	801f420 <IntToUnicode>
  }
}
 801f402:	bf00      	nop
 801f404:	3710      	adds	r7, #16
 801f406:	46bd      	mov	sp, r7
 801f408:	bd80      	pop	{r7, pc}
 801f40a:	bf00      	nop
 801f40c:	1ff0f420 	.word	0x1ff0f420
 801f410:	1ff0f424 	.word	0x1ff0f424
 801f414:	1ff0f428 	.word	0x1ff0f428
 801f418:	2000018e 	.word	0x2000018e
 801f41c:	2000019e 	.word	0x2000019e

0801f420 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801f420:	b480      	push	{r7}
 801f422:	b087      	sub	sp, #28
 801f424:	af00      	add	r7, sp, #0
 801f426:	60f8      	str	r0, [r7, #12]
 801f428:	60b9      	str	r1, [r7, #8]
 801f42a:	4613      	mov	r3, r2
 801f42c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801f42e:	2300      	movs	r3, #0
 801f430:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801f432:	2300      	movs	r3, #0
 801f434:	75fb      	strb	r3, [r7, #23]
 801f436:	e027      	b.n	801f488 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801f438:	68fb      	ldr	r3, [r7, #12]
 801f43a:	0f1b      	lsrs	r3, r3, #28
 801f43c:	2b09      	cmp	r3, #9
 801f43e:	d80b      	bhi.n	801f458 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801f440:	68fb      	ldr	r3, [r7, #12]
 801f442:	0f1b      	lsrs	r3, r3, #28
 801f444:	b2da      	uxtb	r2, r3
 801f446:	7dfb      	ldrb	r3, [r7, #23]
 801f448:	005b      	lsls	r3, r3, #1
 801f44a:	4619      	mov	r1, r3
 801f44c:	68bb      	ldr	r3, [r7, #8]
 801f44e:	440b      	add	r3, r1
 801f450:	3230      	adds	r2, #48	; 0x30
 801f452:	b2d2      	uxtb	r2, r2
 801f454:	701a      	strb	r2, [r3, #0]
 801f456:	e00a      	b.n	801f46e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801f458:	68fb      	ldr	r3, [r7, #12]
 801f45a:	0f1b      	lsrs	r3, r3, #28
 801f45c:	b2da      	uxtb	r2, r3
 801f45e:	7dfb      	ldrb	r3, [r7, #23]
 801f460:	005b      	lsls	r3, r3, #1
 801f462:	4619      	mov	r1, r3
 801f464:	68bb      	ldr	r3, [r7, #8]
 801f466:	440b      	add	r3, r1
 801f468:	3237      	adds	r2, #55	; 0x37
 801f46a:	b2d2      	uxtb	r2, r2
 801f46c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801f46e:	68fb      	ldr	r3, [r7, #12]
 801f470:	011b      	lsls	r3, r3, #4
 801f472:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801f474:	7dfb      	ldrb	r3, [r7, #23]
 801f476:	005b      	lsls	r3, r3, #1
 801f478:	3301      	adds	r3, #1
 801f47a:	68ba      	ldr	r2, [r7, #8]
 801f47c:	4413      	add	r3, r2
 801f47e:	2200      	movs	r2, #0
 801f480:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801f482:	7dfb      	ldrb	r3, [r7, #23]
 801f484:	3301      	adds	r3, #1
 801f486:	75fb      	strb	r3, [r7, #23]
 801f488:	7dfa      	ldrb	r2, [r7, #23]
 801f48a:	79fb      	ldrb	r3, [r7, #7]
 801f48c:	429a      	cmp	r2, r3
 801f48e:	d3d3      	bcc.n	801f438 <IntToUnicode+0x18>
  }
}
 801f490:	bf00      	nop
 801f492:	371c      	adds	r7, #28
 801f494:	46bd      	mov	sp, r7
 801f496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f49a:	4770      	bx	lr

0801f49c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801f49c:	b580      	push	{r7, lr}
 801f49e:	b08a      	sub	sp, #40	; 0x28
 801f4a0:	af00      	add	r7, sp, #0
 801f4a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801f4a4:	f107 0314 	add.w	r3, r7, #20
 801f4a8:	2200      	movs	r2, #0
 801f4aa:	601a      	str	r2, [r3, #0]
 801f4ac:	605a      	str	r2, [r3, #4]
 801f4ae:	609a      	str	r2, [r3, #8]
 801f4b0:	60da      	str	r2, [r3, #12]
 801f4b2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 801f4b4:	687b      	ldr	r3, [r7, #4]
 801f4b6:	681b      	ldr	r3, [r3, #0]
 801f4b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801f4bc:	d149      	bne.n	801f552 <HAL_PCD_MspInit+0xb6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801f4be:	4b27      	ldr	r3, [pc, #156]	; (801f55c <HAL_PCD_MspInit+0xc0>)
 801f4c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801f4c2:	4a26      	ldr	r2, [pc, #152]	; (801f55c <HAL_PCD_MspInit+0xc0>)
 801f4c4:	f043 0301 	orr.w	r3, r3, #1
 801f4c8:	6313      	str	r3, [r2, #48]	; 0x30
 801f4ca:	4b24      	ldr	r3, [pc, #144]	; (801f55c <HAL_PCD_MspInit+0xc0>)
 801f4cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801f4ce:	f003 0301 	and.w	r3, r3, #1
 801f4d2:	613b      	str	r3, [r7, #16]
 801f4d4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 801f4d6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 801f4da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801f4dc:	2302      	movs	r3, #2
 801f4de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801f4e0:	2300      	movs	r3, #0
 801f4e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801f4e4:	2303      	movs	r3, #3
 801f4e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801f4e8:	230a      	movs	r3, #10
 801f4ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801f4ec:	f107 0314 	add.w	r3, r7, #20
 801f4f0:	4619      	mov	r1, r3
 801f4f2:	481b      	ldr	r0, [pc, #108]	; (801f560 <HAL_PCD_MspInit+0xc4>)
 801f4f4:	f7e5 fff4 	bl	80054e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 801f4f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 801f4fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801f4fe:	2300      	movs	r3, #0
 801f500:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801f502:	2300      	movs	r3, #0
 801f504:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 801f506:	f107 0314 	add.w	r3, r7, #20
 801f50a:	4619      	mov	r1, r3
 801f50c:	4814      	ldr	r0, [pc, #80]	; (801f560 <HAL_PCD_MspInit+0xc4>)
 801f50e:	f7e5 ffe7 	bl	80054e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801f512:	4b12      	ldr	r3, [pc, #72]	; (801f55c <HAL_PCD_MspInit+0xc0>)
 801f514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801f516:	4a11      	ldr	r2, [pc, #68]	; (801f55c <HAL_PCD_MspInit+0xc0>)
 801f518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801f51c:	6353      	str	r3, [r2, #52]	; 0x34
 801f51e:	4b0f      	ldr	r3, [pc, #60]	; (801f55c <HAL_PCD_MspInit+0xc0>)
 801f520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801f522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801f526:	60fb      	str	r3, [r7, #12]
 801f528:	68fb      	ldr	r3, [r7, #12]
 801f52a:	4b0c      	ldr	r3, [pc, #48]	; (801f55c <HAL_PCD_MspInit+0xc0>)
 801f52c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801f52e:	4a0b      	ldr	r2, [pc, #44]	; (801f55c <HAL_PCD_MspInit+0xc0>)
 801f530:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801f534:	6453      	str	r3, [r2, #68]	; 0x44
 801f536:	4b09      	ldr	r3, [pc, #36]	; (801f55c <HAL_PCD_MspInit+0xc0>)
 801f538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801f53a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801f53e:	60bb      	str	r3, [r7, #8]
 801f540:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801f542:	2200      	movs	r2, #0
 801f544:	2105      	movs	r1, #5
 801f546:	2043      	movs	r0, #67	; 0x43
 801f548:	f7e4 fba6 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801f54c:	2043      	movs	r0, #67	; 0x43
 801f54e:	f7e4 fbbf 	bl	8003cd0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801f552:	bf00      	nop
 801f554:	3728      	adds	r7, #40	; 0x28
 801f556:	46bd      	mov	sp, r7
 801f558:	bd80      	pop	{r7, pc}
 801f55a:	bf00      	nop
 801f55c:	40023800 	.word	0x40023800
 801f560:	40020000 	.word	0x40020000

0801f564 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801f564:	b580      	push	{r7, lr}
 801f566:	b082      	sub	sp, #8
 801f568:	af00      	add	r7, sp, #0
 801f56a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801f56c:	687b      	ldr	r3, [r7, #4]
 801f56e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 801f572:	687b      	ldr	r3, [r7, #4]
 801f574:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 801f578:	4619      	mov	r1, r3
 801f57a:	4610      	mov	r0, r2
 801f57c:	f7ed f9f7 	bl	800c96e <USBD_LL_SetupStage>
}
 801f580:	bf00      	nop
 801f582:	3708      	adds	r7, #8
 801f584:	46bd      	mov	sp, r7
 801f586:	bd80      	pop	{r7, pc}

0801f588 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801f588:	b580      	push	{r7, lr}
 801f58a:	b082      	sub	sp, #8
 801f58c:	af00      	add	r7, sp, #0
 801f58e:	6078      	str	r0, [r7, #4]
 801f590:	460b      	mov	r3, r1
 801f592:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801f594:	687b      	ldr	r3, [r7, #4]
 801f596:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
 801f59a:	78fa      	ldrb	r2, [r7, #3]
 801f59c:	6879      	ldr	r1, [r7, #4]
 801f59e:	4613      	mov	r3, r2
 801f5a0:	00db      	lsls	r3, r3, #3
 801f5a2:	1a9b      	subs	r3, r3, r2
 801f5a4:	009b      	lsls	r3, r3, #2
 801f5a6:	440b      	add	r3, r1
 801f5a8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801f5ac:	681a      	ldr	r2, [r3, #0]
 801f5ae:	78fb      	ldrb	r3, [r7, #3]
 801f5b0:	4619      	mov	r1, r3
 801f5b2:	f7ed fa27 	bl	800ca04 <USBD_LL_DataOutStage>
}
 801f5b6:	bf00      	nop
 801f5b8:	3708      	adds	r7, #8
 801f5ba:	46bd      	mov	sp, r7
 801f5bc:	bd80      	pop	{r7, pc}

0801f5be <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801f5be:	b580      	push	{r7, lr}
 801f5c0:	b082      	sub	sp, #8
 801f5c2:	af00      	add	r7, sp, #0
 801f5c4:	6078      	str	r0, [r7, #4]
 801f5c6:	460b      	mov	r3, r1
 801f5c8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801f5ca:	687b      	ldr	r3, [r7, #4]
 801f5cc:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
 801f5d0:	78fa      	ldrb	r2, [r7, #3]
 801f5d2:	6879      	ldr	r1, [r7, #4]
 801f5d4:	4613      	mov	r3, r2
 801f5d6:	00db      	lsls	r3, r3, #3
 801f5d8:	1a9b      	subs	r3, r3, r2
 801f5da:	009b      	lsls	r3, r3, #2
 801f5dc:	440b      	add	r3, r1
 801f5de:	3348      	adds	r3, #72	; 0x48
 801f5e0:	681a      	ldr	r2, [r3, #0]
 801f5e2:	78fb      	ldrb	r3, [r7, #3]
 801f5e4:	4619      	mov	r1, r3
 801f5e6:	f7ed fa7e 	bl	800cae6 <USBD_LL_DataInStage>
}
 801f5ea:	bf00      	nop
 801f5ec:	3708      	adds	r7, #8
 801f5ee:	46bd      	mov	sp, r7
 801f5f0:	bd80      	pop	{r7, pc}

0801f5f2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801f5f2:	b580      	push	{r7, lr}
 801f5f4:	b082      	sub	sp, #8
 801f5f6:	af00      	add	r7, sp, #0
 801f5f8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801f5fa:	687b      	ldr	r3, [r7, #4]
 801f5fc:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801f600:	4618      	mov	r0, r3
 801f602:	f7ed fb8c 	bl	800cd1e <USBD_LL_SOF>
}
 801f606:	bf00      	nop
 801f608:	3708      	adds	r7, #8
 801f60a:	46bd      	mov	sp, r7
 801f60c:	bd80      	pop	{r7, pc}

0801f60e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 801f60e:	b580      	push	{r7, lr}
 801f610:	b084      	sub	sp, #16
 801f612:	af00      	add	r7, sp, #0
 801f614:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801f616:	2301      	movs	r3, #1
 801f618:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801f61a:	687b      	ldr	r3, [r7, #4]
 801f61c:	68db      	ldr	r3, [r3, #12]
 801f61e:	2b00      	cmp	r3, #0
 801f620:	d102      	bne.n	801f628 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801f622:	2300      	movs	r3, #0
 801f624:	73fb      	strb	r3, [r7, #15]
 801f626:	e008      	b.n	801f63a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801f628:	687b      	ldr	r3, [r7, #4]
 801f62a:	68db      	ldr	r3, [r3, #12]
 801f62c:	2b02      	cmp	r3, #2
 801f62e:	d102      	bne.n	801f636 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801f630:	2301      	movs	r3, #1
 801f632:	73fb      	strb	r3, [r7, #15]
 801f634:	e001      	b.n	801f63a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801f636:	f7e2 fedb 	bl	80023f0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801f63a:	687b      	ldr	r3, [r7, #4]
 801f63c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801f640:	7bfa      	ldrb	r2, [r7, #15]
 801f642:	4611      	mov	r1, r2
 801f644:	4618      	mov	r0, r3
 801f646:	f7ed fb34 	bl	800ccb2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801f64a:	687b      	ldr	r3, [r7, #4]
 801f64c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801f650:	4618      	mov	r0, r3
 801f652:	f7ed faed 	bl	800cc30 <USBD_LL_Reset>
}
 801f656:	bf00      	nop
 801f658:	3710      	adds	r7, #16
 801f65a:	46bd      	mov	sp, r7
 801f65c:	bd80      	pop	{r7, pc}
	...

0801f660 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801f660:	b580      	push	{r7, lr}
 801f662:	b082      	sub	sp, #8
 801f664:	af00      	add	r7, sp, #0
 801f666:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801f668:	687b      	ldr	r3, [r7, #4]
 801f66a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801f66e:	4618      	mov	r0, r3
 801f670:	f7ed fb2f 	bl	800ccd2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801f674:	687b      	ldr	r3, [r7, #4]
 801f676:	681b      	ldr	r3, [r3, #0]
 801f678:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801f67c:	681b      	ldr	r3, [r3, #0]
 801f67e:	687a      	ldr	r2, [r7, #4]
 801f680:	6812      	ldr	r2, [r2, #0]
 801f682:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801f686:	f043 0301 	orr.w	r3, r3, #1
 801f68a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801f68c:	687b      	ldr	r3, [r7, #4]
 801f68e:	6a1b      	ldr	r3, [r3, #32]
 801f690:	2b00      	cmp	r3, #0
 801f692:	d005      	beq.n	801f6a0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801f694:	4b04      	ldr	r3, [pc, #16]	; (801f6a8 <HAL_PCD_SuspendCallback+0x48>)
 801f696:	691b      	ldr	r3, [r3, #16]
 801f698:	4a03      	ldr	r2, [pc, #12]	; (801f6a8 <HAL_PCD_SuspendCallback+0x48>)
 801f69a:	f043 0306 	orr.w	r3, r3, #6
 801f69e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801f6a0:	bf00      	nop
 801f6a2:	3708      	adds	r7, #8
 801f6a4:	46bd      	mov	sp, r7
 801f6a6:	bd80      	pop	{r7, pc}
 801f6a8:	e000ed00 	.word	0xe000ed00

0801f6ac <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801f6ac:	b580      	push	{r7, lr}
 801f6ae:	b082      	sub	sp, #8
 801f6b0:	af00      	add	r7, sp, #0
 801f6b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801f6b4:	687b      	ldr	r3, [r7, #4]
 801f6b6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801f6ba:	4618      	mov	r0, r3
 801f6bc:	f7ed fb1e 	bl	800ccfc <USBD_LL_Resume>
}
 801f6c0:	bf00      	nop
 801f6c2:	3708      	adds	r7, #8
 801f6c4:	46bd      	mov	sp, r7
 801f6c6:	bd80      	pop	{r7, pc}

0801f6c8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801f6c8:	b580      	push	{r7, lr}
 801f6ca:	b082      	sub	sp, #8
 801f6cc:	af00      	add	r7, sp, #0
 801f6ce:	6078      	str	r0, [r7, #4]
 801f6d0:	460b      	mov	r3, r1
 801f6d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801f6d4:	687b      	ldr	r3, [r7, #4]
 801f6d6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801f6da:	78fa      	ldrb	r2, [r7, #3]
 801f6dc:	4611      	mov	r1, r2
 801f6de:	4618      	mov	r0, r3
 801f6e0:	f7ed fb44 	bl	800cd6c <USBD_LL_IsoOUTIncomplete>
}
 801f6e4:	bf00      	nop
 801f6e6:	3708      	adds	r7, #8
 801f6e8:	46bd      	mov	sp, r7
 801f6ea:	bd80      	pop	{r7, pc}

0801f6ec <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801f6ec:	b580      	push	{r7, lr}
 801f6ee:	b082      	sub	sp, #8
 801f6f0:	af00      	add	r7, sp, #0
 801f6f2:	6078      	str	r0, [r7, #4]
 801f6f4:	460b      	mov	r3, r1
 801f6f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801f6f8:	687b      	ldr	r3, [r7, #4]
 801f6fa:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801f6fe:	78fa      	ldrb	r2, [r7, #3]
 801f700:	4611      	mov	r1, r2
 801f702:	4618      	mov	r0, r3
 801f704:	f7ed fb25 	bl	800cd52 <USBD_LL_IsoINIncomplete>
}
 801f708:	bf00      	nop
 801f70a:	3708      	adds	r7, #8
 801f70c:	46bd      	mov	sp, r7
 801f70e:	bd80      	pop	{r7, pc}

0801f710 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801f710:	b580      	push	{r7, lr}
 801f712:	b082      	sub	sp, #8
 801f714:	af00      	add	r7, sp, #0
 801f716:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801f718:	687b      	ldr	r3, [r7, #4]
 801f71a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801f71e:	4618      	mov	r0, r3
 801f720:	f7ed fb31 	bl	800cd86 <USBD_LL_DevConnected>
}
 801f724:	bf00      	nop
 801f726:	3708      	adds	r7, #8
 801f728:	46bd      	mov	sp, r7
 801f72a:	bd80      	pop	{r7, pc}

0801f72c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801f72c:	b580      	push	{r7, lr}
 801f72e:	b082      	sub	sp, #8
 801f730:	af00      	add	r7, sp, #0
 801f732:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801f734:	687b      	ldr	r3, [r7, #4]
 801f736:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801f73a:	4618      	mov	r0, r3
 801f73c:	f7ed fb2e 	bl	800cd9c <USBD_LL_DevDisconnected>
}
 801f740:	bf00      	nop
 801f742:	3708      	adds	r7, #8
 801f744:	46bd      	mov	sp, r7
 801f746:	bd80      	pop	{r7, pc}

0801f748 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801f748:	b580      	push	{r7, lr}
 801f74a:	b082      	sub	sp, #8
 801f74c:	af00      	add	r7, sp, #0
 801f74e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801f750:	687b      	ldr	r3, [r7, #4]
 801f752:	781b      	ldrb	r3, [r3, #0]
 801f754:	2b00      	cmp	r3, #0
 801f756:	d13c      	bne.n	801f7d2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 801f758:	4a20      	ldr	r2, [pc, #128]	; (801f7dc <USBD_LL_Init+0x94>)
 801f75a:	687b      	ldr	r3, [r7, #4]
 801f75c:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 801f760:	687b      	ldr	r3, [r7, #4]
 801f762:	4a1e      	ldr	r2, [pc, #120]	; (801f7dc <USBD_LL_Init+0x94>)
 801f764:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801f768:	4b1c      	ldr	r3, [pc, #112]	; (801f7dc <USBD_LL_Init+0x94>)
 801f76a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801f76e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801f770:	4b1a      	ldr	r3, [pc, #104]	; (801f7dc <USBD_LL_Init+0x94>)
 801f772:	2206      	movs	r2, #6
 801f774:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801f776:	4b19      	ldr	r3, [pc, #100]	; (801f7dc <USBD_LL_Init+0x94>)
 801f778:	2202      	movs	r2, #2
 801f77a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801f77c:	4b17      	ldr	r3, [pc, #92]	; (801f7dc <USBD_LL_Init+0x94>)
 801f77e:	2200      	movs	r2, #0
 801f780:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801f782:	4b16      	ldr	r3, [pc, #88]	; (801f7dc <USBD_LL_Init+0x94>)
 801f784:	2202      	movs	r2, #2
 801f786:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801f788:	4b14      	ldr	r3, [pc, #80]	; (801f7dc <USBD_LL_Init+0x94>)
 801f78a:	2200      	movs	r2, #0
 801f78c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801f78e:	4b13      	ldr	r3, [pc, #76]	; (801f7dc <USBD_LL_Init+0x94>)
 801f790:	2200      	movs	r2, #0
 801f792:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801f794:	4b11      	ldr	r3, [pc, #68]	; (801f7dc <USBD_LL_Init+0x94>)
 801f796:	2200      	movs	r2, #0
 801f798:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801f79a:	4b10      	ldr	r3, [pc, #64]	; (801f7dc <USBD_LL_Init+0x94>)
 801f79c:	2200      	movs	r2, #0
 801f79e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801f7a0:	4b0e      	ldr	r3, [pc, #56]	; (801f7dc <USBD_LL_Init+0x94>)
 801f7a2:	2200      	movs	r2, #0
 801f7a4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801f7a6:	480d      	ldr	r0, [pc, #52]	; (801f7dc <USBD_LL_Init+0x94>)
 801f7a8:	f7e6 f890 	bl	80058cc <HAL_PCD_Init>
 801f7ac:	4603      	mov	r3, r0
 801f7ae:	2b00      	cmp	r3, #0
 801f7b0:	d001      	beq.n	801f7b6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801f7b2:	f7e2 fe1d 	bl	80023f0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801f7b6:	2180      	movs	r1, #128	; 0x80
 801f7b8:	4808      	ldr	r0, [pc, #32]	; (801f7dc <USBD_LL_Init+0x94>)
 801f7ba:	f7e7 fa10 	bl	8006bde <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801f7be:	2240      	movs	r2, #64	; 0x40
 801f7c0:	2100      	movs	r1, #0
 801f7c2:	4806      	ldr	r0, [pc, #24]	; (801f7dc <USBD_LL_Init+0x94>)
 801f7c4:	f7e7 f9c4 	bl	8006b50 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801f7c8:	2280      	movs	r2, #128	; 0x80
 801f7ca:	2101      	movs	r1, #1
 801f7cc:	4803      	ldr	r0, [pc, #12]	; (801f7dc <USBD_LL_Init+0x94>)
 801f7ce:	f7e7 f9bf 	bl	8006b50 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801f7d2:	2300      	movs	r3, #0
}
 801f7d4:	4618      	mov	r0, r3
 801f7d6:	3708      	adds	r7, #8
 801f7d8:	46bd      	mov	sp, r7
 801f7da:	bd80      	pop	{r7, pc}
 801f7dc:	20017744 	.word	0x20017744

0801f7e0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801f7e0:	b580      	push	{r7, lr}
 801f7e2:	b084      	sub	sp, #16
 801f7e4:	af00      	add	r7, sp, #0
 801f7e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801f7e8:	2300      	movs	r3, #0
 801f7ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801f7ec:	2300      	movs	r3, #0
 801f7ee:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 801f7f0:	687b      	ldr	r3, [r7, #4]
 801f7f2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801f7f6:	4618      	mov	r0, r3
 801f7f8:	f7e6 f980 	bl	8005afc <HAL_PCD_Start>
 801f7fc:	4603      	mov	r3, r0
 801f7fe:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 801f800:	7bfb      	ldrb	r3, [r7, #15]
 801f802:	4618      	mov	r0, r3
 801f804:	f000 f982 	bl	801fb0c <USBD_Get_USB_Status>
 801f808:	4603      	mov	r3, r0
 801f80a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 801f80c:	7bbb      	ldrb	r3, [r7, #14]
}
 801f80e:	4618      	mov	r0, r3
 801f810:	3710      	adds	r7, #16
 801f812:	46bd      	mov	sp, r7
 801f814:	bd80      	pop	{r7, pc}

0801f816 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801f816:	b580      	push	{r7, lr}
 801f818:	b084      	sub	sp, #16
 801f81a:	af00      	add	r7, sp, #0
 801f81c:	6078      	str	r0, [r7, #4]
 801f81e:	4608      	mov	r0, r1
 801f820:	4611      	mov	r1, r2
 801f822:	461a      	mov	r2, r3
 801f824:	4603      	mov	r3, r0
 801f826:	70fb      	strb	r3, [r7, #3]
 801f828:	460b      	mov	r3, r1
 801f82a:	70bb      	strb	r3, [r7, #2]
 801f82c:	4613      	mov	r3, r2
 801f82e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801f830:	2300      	movs	r3, #0
 801f832:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801f834:	2300      	movs	r3, #0
 801f836:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801f838:	687b      	ldr	r3, [r7, #4]
 801f83a:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 801f83e:	78bb      	ldrb	r3, [r7, #2]
 801f840:	883a      	ldrh	r2, [r7, #0]
 801f842:	78f9      	ldrb	r1, [r7, #3]
 801f844:	f7e6 fd75 	bl	8006332 <HAL_PCD_EP_Open>
 801f848:	4603      	mov	r3, r0
 801f84a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801f84c:	7bfb      	ldrb	r3, [r7, #15]
 801f84e:	4618      	mov	r0, r3
 801f850:	f000 f95c 	bl	801fb0c <USBD_Get_USB_Status>
 801f854:	4603      	mov	r3, r0
 801f856:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 801f858:	7bbb      	ldrb	r3, [r7, #14]
}
 801f85a:	4618      	mov	r0, r3
 801f85c:	3710      	adds	r7, #16
 801f85e:	46bd      	mov	sp, r7
 801f860:	bd80      	pop	{r7, pc}

0801f862 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801f862:	b580      	push	{r7, lr}
 801f864:	b084      	sub	sp, #16
 801f866:	af00      	add	r7, sp, #0
 801f868:	6078      	str	r0, [r7, #4]
 801f86a:	460b      	mov	r3, r1
 801f86c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801f86e:	2300      	movs	r3, #0
 801f870:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801f872:	2300      	movs	r3, #0
 801f874:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801f876:	687b      	ldr	r3, [r7, #4]
 801f878:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801f87c:	78fa      	ldrb	r2, [r7, #3]
 801f87e:	4611      	mov	r1, r2
 801f880:	4618      	mov	r0, r3
 801f882:	f7e6 fdbe 	bl	8006402 <HAL_PCD_EP_Close>
 801f886:	4603      	mov	r3, r0
 801f888:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 801f88a:	7bfb      	ldrb	r3, [r7, #15]
 801f88c:	4618      	mov	r0, r3
 801f88e:	f000 f93d 	bl	801fb0c <USBD_Get_USB_Status>
 801f892:	4603      	mov	r3, r0
 801f894:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 801f896:	7bbb      	ldrb	r3, [r7, #14]
}
 801f898:	4618      	mov	r0, r3
 801f89a:	3710      	adds	r7, #16
 801f89c:	46bd      	mov	sp, r7
 801f89e:	bd80      	pop	{r7, pc}

0801f8a0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801f8a0:	b580      	push	{r7, lr}
 801f8a2:	b084      	sub	sp, #16
 801f8a4:	af00      	add	r7, sp, #0
 801f8a6:	6078      	str	r0, [r7, #4]
 801f8a8:	460b      	mov	r3, r1
 801f8aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801f8ac:	2300      	movs	r3, #0
 801f8ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801f8b0:	2300      	movs	r3, #0
 801f8b2:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801f8b4:	687b      	ldr	r3, [r7, #4]
 801f8b6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801f8ba:	78fa      	ldrb	r2, [r7, #3]
 801f8bc:	4611      	mov	r1, r2
 801f8be:	4618      	mov	r0, r3
 801f8c0:	f7e6 fe96 	bl	80065f0 <HAL_PCD_EP_SetStall>
 801f8c4:	4603      	mov	r3, r0
 801f8c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801f8c8:	7bfb      	ldrb	r3, [r7, #15]
 801f8ca:	4618      	mov	r0, r3
 801f8cc:	f000 f91e 	bl	801fb0c <USBD_Get_USB_Status>
 801f8d0:	4603      	mov	r3, r0
 801f8d2:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 801f8d4:	7bbb      	ldrb	r3, [r7, #14]
}
 801f8d6:	4618      	mov	r0, r3
 801f8d8:	3710      	adds	r7, #16
 801f8da:	46bd      	mov	sp, r7
 801f8dc:	bd80      	pop	{r7, pc}

0801f8de <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801f8de:	b580      	push	{r7, lr}
 801f8e0:	b084      	sub	sp, #16
 801f8e2:	af00      	add	r7, sp, #0
 801f8e4:	6078      	str	r0, [r7, #4]
 801f8e6:	460b      	mov	r3, r1
 801f8e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801f8ea:	2300      	movs	r3, #0
 801f8ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801f8ee:	2300      	movs	r3, #0
 801f8f0:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801f8f2:	687b      	ldr	r3, [r7, #4]
 801f8f4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801f8f8:	78fa      	ldrb	r2, [r7, #3]
 801f8fa:	4611      	mov	r1, r2
 801f8fc:	4618      	mov	r0, r3
 801f8fe:	f7e6 fedb 	bl	80066b8 <HAL_PCD_EP_ClrStall>
 801f902:	4603      	mov	r3, r0
 801f904:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 801f906:	7bfb      	ldrb	r3, [r7, #15]
 801f908:	4618      	mov	r0, r3
 801f90a:	f000 f8ff 	bl	801fb0c <USBD_Get_USB_Status>
 801f90e:	4603      	mov	r3, r0
 801f910:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 801f912:	7bbb      	ldrb	r3, [r7, #14]
}
 801f914:	4618      	mov	r0, r3
 801f916:	3710      	adds	r7, #16
 801f918:	46bd      	mov	sp, r7
 801f91a:	bd80      	pop	{r7, pc}

0801f91c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801f91c:	b480      	push	{r7}
 801f91e:	b085      	sub	sp, #20
 801f920:	af00      	add	r7, sp, #0
 801f922:	6078      	str	r0, [r7, #4]
 801f924:	460b      	mov	r3, r1
 801f926:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801f928:	687b      	ldr	r3, [r7, #4]
 801f92a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801f92e:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 801f930:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801f934:	2b00      	cmp	r3, #0
 801f936:	da0b      	bge.n	801f950 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 801f938:	78fb      	ldrb	r3, [r7, #3]
 801f93a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801f93e:	68f9      	ldr	r1, [r7, #12]
 801f940:	4613      	mov	r3, r2
 801f942:	00db      	lsls	r3, r3, #3
 801f944:	1a9b      	subs	r3, r3, r2
 801f946:	009b      	lsls	r3, r3, #2
 801f948:	440b      	add	r3, r1
 801f94a:	333e      	adds	r3, #62	; 0x3e
 801f94c:	781b      	ldrb	r3, [r3, #0]
 801f94e:	e00b      	b.n	801f968 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 801f950:	78fb      	ldrb	r3, [r7, #3]
 801f952:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801f956:	68f9      	ldr	r1, [r7, #12]
 801f958:	4613      	mov	r3, r2
 801f95a:	00db      	lsls	r3, r3, #3
 801f95c:	1a9b      	subs	r3, r3, r2
 801f95e:	009b      	lsls	r3, r3, #2
 801f960:	440b      	add	r3, r1
 801f962:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801f966:	781b      	ldrb	r3, [r3, #0]
  }
}
 801f968:	4618      	mov	r0, r3
 801f96a:	3714      	adds	r7, #20
 801f96c:	46bd      	mov	sp, r7
 801f96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f972:	4770      	bx	lr

0801f974 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801f974:	b580      	push	{r7, lr}
 801f976:	b084      	sub	sp, #16
 801f978:	af00      	add	r7, sp, #0
 801f97a:	6078      	str	r0, [r7, #4]
 801f97c:	460b      	mov	r3, r1
 801f97e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801f980:	2300      	movs	r3, #0
 801f982:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801f984:	2300      	movs	r3, #0
 801f986:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801f988:	687b      	ldr	r3, [r7, #4]
 801f98a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801f98e:	78fa      	ldrb	r2, [r7, #3]
 801f990:	4611      	mov	r1, r2
 801f992:	4618      	mov	r0, r3
 801f994:	f7e6 fca8 	bl	80062e8 <HAL_PCD_SetAddress>
 801f998:	4603      	mov	r3, r0
 801f99a:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 801f99c:	7bfb      	ldrb	r3, [r7, #15]
 801f99e:	4618      	mov	r0, r3
 801f9a0:	f000 f8b4 	bl	801fb0c <USBD_Get_USB_Status>
 801f9a4:	4603      	mov	r3, r0
 801f9a6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 801f9a8:	7bbb      	ldrb	r3, [r7, #14]
}
 801f9aa:	4618      	mov	r0, r3
 801f9ac:	3710      	adds	r7, #16
 801f9ae:	46bd      	mov	sp, r7
 801f9b0:	bd80      	pop	{r7, pc}

0801f9b2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801f9b2:	b580      	push	{r7, lr}
 801f9b4:	b086      	sub	sp, #24
 801f9b6:	af00      	add	r7, sp, #0
 801f9b8:	60f8      	str	r0, [r7, #12]
 801f9ba:	607a      	str	r2, [r7, #4]
 801f9bc:	461a      	mov	r2, r3
 801f9be:	460b      	mov	r3, r1
 801f9c0:	72fb      	strb	r3, [r7, #11]
 801f9c2:	4613      	mov	r3, r2
 801f9c4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801f9c6:	2300      	movs	r3, #0
 801f9c8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801f9ca:	2300      	movs	r3, #0
 801f9cc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801f9ce:	68fb      	ldr	r3, [r7, #12]
 801f9d0:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 801f9d4:	893b      	ldrh	r3, [r7, #8]
 801f9d6:	7af9      	ldrb	r1, [r7, #11]
 801f9d8:	687a      	ldr	r2, [r7, #4]
 801f9da:	f7e6 fdbf 	bl	800655c <HAL_PCD_EP_Transmit>
 801f9de:	4603      	mov	r3, r0
 801f9e0:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 801f9e2:	7dfb      	ldrb	r3, [r7, #23]
 801f9e4:	4618      	mov	r0, r3
 801f9e6:	f000 f891 	bl	801fb0c <USBD_Get_USB_Status>
 801f9ea:	4603      	mov	r3, r0
 801f9ec:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 801f9ee:	7dbb      	ldrb	r3, [r7, #22]
}
 801f9f0:	4618      	mov	r0, r3
 801f9f2:	3718      	adds	r7, #24
 801f9f4:	46bd      	mov	sp, r7
 801f9f6:	bd80      	pop	{r7, pc}

0801f9f8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801f9f8:	b580      	push	{r7, lr}
 801f9fa:	b086      	sub	sp, #24
 801f9fc:	af00      	add	r7, sp, #0
 801f9fe:	60f8      	str	r0, [r7, #12]
 801fa00:	607a      	str	r2, [r7, #4]
 801fa02:	461a      	mov	r2, r3
 801fa04:	460b      	mov	r3, r1
 801fa06:	72fb      	strb	r3, [r7, #11]
 801fa08:	4613      	mov	r3, r2
 801fa0a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801fa0c:	2300      	movs	r3, #0
 801fa0e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801fa10:	2300      	movs	r3, #0
 801fa12:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801fa14:	68fb      	ldr	r3, [r7, #12]
 801fa16:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 801fa1a:	893b      	ldrh	r3, [r7, #8]
 801fa1c:	7af9      	ldrb	r1, [r7, #11]
 801fa1e:	687a      	ldr	r2, [r7, #4]
 801fa20:	f7e6 fd39 	bl	8006496 <HAL_PCD_EP_Receive>
 801fa24:	4603      	mov	r3, r0
 801fa26:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 801fa28:	7dfb      	ldrb	r3, [r7, #23]
 801fa2a:	4618      	mov	r0, r3
 801fa2c:	f000 f86e 	bl	801fb0c <USBD_Get_USB_Status>
 801fa30:	4603      	mov	r3, r0
 801fa32:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 801fa34:	7dbb      	ldrb	r3, [r7, #22]
}
 801fa36:	4618      	mov	r0, r3
 801fa38:	3718      	adds	r7, #24
 801fa3a:	46bd      	mov	sp, r7
 801fa3c:	bd80      	pop	{r7, pc}

0801fa3e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801fa3e:	b580      	push	{r7, lr}
 801fa40:	b082      	sub	sp, #8
 801fa42:	af00      	add	r7, sp, #0
 801fa44:	6078      	str	r0, [r7, #4]
 801fa46:	460b      	mov	r3, r1
 801fa48:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801fa4a:	687b      	ldr	r3, [r7, #4]
 801fa4c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801fa50:	78fa      	ldrb	r2, [r7, #3]
 801fa52:	4611      	mov	r1, r2
 801fa54:	4618      	mov	r0, r3
 801fa56:	f7e6 fd69 	bl	800652c <HAL_PCD_EP_GetRxCount>
 801fa5a:	4603      	mov	r3, r0
}
 801fa5c:	4618      	mov	r0, r3
 801fa5e:	3708      	adds	r7, #8
 801fa60:	46bd      	mov	sp, r7
 801fa62:	bd80      	pop	{r7, pc}

0801fa64 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 801fa64:	b580      	push	{r7, lr}
 801fa66:	b082      	sub	sp, #8
 801fa68:	af00      	add	r7, sp, #0
 801fa6a:	6078      	str	r0, [r7, #4]
 801fa6c:	460b      	mov	r3, r1
 801fa6e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 801fa70:	78fb      	ldrb	r3, [r7, #3]
 801fa72:	2b00      	cmp	r3, #0
 801fa74:	d002      	beq.n	801fa7c <HAL_PCDEx_LPM_Callback+0x18>
 801fa76:	2b01      	cmp	r3, #1
 801fa78:	d01f      	beq.n	801faba <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;   
  }
}
 801fa7a:	e03b      	b.n	801faf4 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 801fa7c:	687b      	ldr	r3, [r7, #4]
 801fa7e:	6a1b      	ldr	r3, [r3, #32]
 801fa80:	2b00      	cmp	r3, #0
 801fa82:	d007      	beq.n	801fa94 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801fa84:	f000 f83c 	bl	801fb00 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801fa88:	4b1c      	ldr	r3, [pc, #112]	; (801fafc <HAL_PCDEx_LPM_Callback+0x98>)
 801fa8a:	691b      	ldr	r3, [r3, #16]
 801fa8c:	4a1b      	ldr	r2, [pc, #108]	; (801fafc <HAL_PCDEx_LPM_Callback+0x98>)
 801fa8e:	f023 0306 	bic.w	r3, r3, #6
 801fa92:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801fa94:	687b      	ldr	r3, [r7, #4]
 801fa96:	681b      	ldr	r3, [r3, #0]
 801fa98:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801fa9c:	681b      	ldr	r3, [r3, #0]
 801fa9e:	687a      	ldr	r2, [r7, #4]
 801faa0:	6812      	ldr	r2, [r2, #0]
 801faa2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801faa6:	f023 0301 	bic.w	r3, r3, #1
 801faaa:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 801faac:	687b      	ldr	r3, [r7, #4]
 801faae:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801fab2:	4618      	mov	r0, r3
 801fab4:	f7ed f922 	bl	800ccfc <USBD_LL_Resume>
    break;
 801fab8:	e01c      	b.n	801faf4 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801faba:	687b      	ldr	r3, [r7, #4]
 801fabc:	681b      	ldr	r3, [r3, #0]
 801fabe:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801fac2:	681b      	ldr	r3, [r3, #0]
 801fac4:	687a      	ldr	r2, [r7, #4]
 801fac6:	6812      	ldr	r2, [r2, #0]
 801fac8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801facc:	f043 0301 	orr.w	r3, r3, #1
 801fad0:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 801fad2:	687b      	ldr	r3, [r7, #4]
 801fad4:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801fad8:	4618      	mov	r0, r3
 801fada:	f7ed f8fa 	bl	800ccd2 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801fade:	687b      	ldr	r3, [r7, #4]
 801fae0:	6a1b      	ldr	r3, [r3, #32]
 801fae2:	2b00      	cmp	r3, #0
 801fae4:	d005      	beq.n	801faf2 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801fae6:	4b05      	ldr	r3, [pc, #20]	; (801fafc <HAL_PCDEx_LPM_Callback+0x98>)
 801fae8:	691b      	ldr	r3, [r3, #16]
 801faea:	4a04      	ldr	r2, [pc, #16]	; (801fafc <HAL_PCDEx_LPM_Callback+0x98>)
 801faec:	f043 0306 	orr.w	r3, r3, #6
 801faf0:	6113      	str	r3, [r2, #16]
    break;   
 801faf2:	bf00      	nop
}
 801faf4:	bf00      	nop
 801faf6:	3708      	adds	r7, #8
 801faf8:	46bd      	mov	sp, r7
 801fafa:	bd80      	pop	{r7, pc}
 801fafc:	e000ed00 	.word	0xe000ed00

0801fb00 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801fb00:	b580      	push	{r7, lr}
 801fb02:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801fb04:	f7e1 feb4 	bl	8001870 <SystemClock_Config>
}
 801fb08:	bf00      	nop
 801fb0a:	bd80      	pop	{r7, pc}

0801fb0c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801fb0c:	b480      	push	{r7}
 801fb0e:	b085      	sub	sp, #20
 801fb10:	af00      	add	r7, sp, #0
 801fb12:	4603      	mov	r3, r0
 801fb14:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801fb16:	2300      	movs	r3, #0
 801fb18:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801fb1a:	79fb      	ldrb	r3, [r7, #7]
 801fb1c:	2b03      	cmp	r3, #3
 801fb1e:	d817      	bhi.n	801fb50 <USBD_Get_USB_Status+0x44>
 801fb20:	a201      	add	r2, pc, #4	; (adr r2, 801fb28 <USBD_Get_USB_Status+0x1c>)
 801fb22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801fb26:	bf00      	nop
 801fb28:	0801fb39 	.word	0x0801fb39
 801fb2c:	0801fb3f 	.word	0x0801fb3f
 801fb30:	0801fb45 	.word	0x0801fb45
 801fb34:	0801fb4b 	.word	0x0801fb4b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801fb38:	2300      	movs	r3, #0
 801fb3a:	73fb      	strb	r3, [r7, #15]
    break;
 801fb3c:	e00b      	b.n	801fb56 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801fb3e:	2302      	movs	r3, #2
 801fb40:	73fb      	strb	r3, [r7, #15]
    break;
 801fb42:	e008      	b.n	801fb56 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801fb44:	2301      	movs	r3, #1
 801fb46:	73fb      	strb	r3, [r7, #15]
    break;
 801fb48:	e005      	b.n	801fb56 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801fb4a:	2302      	movs	r3, #2
 801fb4c:	73fb      	strb	r3, [r7, #15]
    break;
 801fb4e:	e002      	b.n	801fb56 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801fb50:	2302      	movs	r3, #2
 801fb52:	73fb      	strb	r3, [r7, #15]
    break;
 801fb54:	bf00      	nop
  }
  return usb_status;
 801fb56:	7bfb      	ldrb	r3, [r7, #15]
}
 801fb58:	4618      	mov	r0, r3
 801fb5a:	3714      	adds	r7, #20
 801fb5c:	46bd      	mov	sp, r7
 801fb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fb62:	4770      	bx	lr

0801fb64 <__libc_init_array>:
 801fb64:	b570      	push	{r4, r5, r6, lr}
 801fb66:	4e0d      	ldr	r6, [pc, #52]	; (801fb9c <__libc_init_array+0x38>)
 801fb68:	4c0d      	ldr	r4, [pc, #52]	; (801fba0 <__libc_init_array+0x3c>)
 801fb6a:	1ba4      	subs	r4, r4, r6
 801fb6c:	10a4      	asrs	r4, r4, #2
 801fb6e:	2500      	movs	r5, #0
 801fb70:	42a5      	cmp	r5, r4
 801fb72:	d109      	bne.n	801fb88 <__libc_init_array+0x24>
 801fb74:	4e0b      	ldr	r6, [pc, #44]	; (801fba4 <__libc_init_array+0x40>)
 801fb76:	4c0c      	ldr	r4, [pc, #48]	; (801fba8 <__libc_init_array+0x44>)
 801fb78:	f001 fdf8 	bl	802176c <_init>
 801fb7c:	1ba4      	subs	r4, r4, r6
 801fb7e:	10a4      	asrs	r4, r4, #2
 801fb80:	2500      	movs	r5, #0
 801fb82:	42a5      	cmp	r5, r4
 801fb84:	d105      	bne.n	801fb92 <__libc_init_array+0x2e>
 801fb86:	bd70      	pop	{r4, r5, r6, pc}
 801fb88:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801fb8c:	4798      	blx	r3
 801fb8e:	3501      	adds	r5, #1
 801fb90:	e7ee      	b.n	801fb70 <__libc_init_array+0xc>
 801fb92:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801fb96:	4798      	blx	r3
 801fb98:	3501      	adds	r5, #1
 801fb9a:	e7f2      	b.n	801fb82 <__libc_init_array+0x1e>
 801fb9c:	080243b8 	.word	0x080243b8
 801fba0:	080243b8 	.word	0x080243b8
 801fba4:	080243b8 	.word	0x080243b8
 801fba8:	080243bc 	.word	0x080243bc

0801fbac <malloc>:
 801fbac:	4b02      	ldr	r3, [pc, #8]	; (801fbb8 <malloc+0xc>)
 801fbae:	4601      	mov	r1, r0
 801fbb0:	6818      	ldr	r0, [r3, #0]
 801fbb2:	f000 b87b 	b.w	801fcac <_malloc_r>
 801fbb6:	bf00      	nop
 801fbb8:	200001a8 	.word	0x200001a8

0801fbbc <free>:
 801fbbc:	4b02      	ldr	r3, [pc, #8]	; (801fbc8 <free+0xc>)
 801fbbe:	4601      	mov	r1, r0
 801fbc0:	6818      	ldr	r0, [r3, #0]
 801fbc2:	f000 b825 	b.w	801fc10 <_free_r>
 801fbc6:	bf00      	nop
 801fbc8:	200001a8 	.word	0x200001a8

0801fbcc <memcmp>:
 801fbcc:	b530      	push	{r4, r5, lr}
 801fbce:	2400      	movs	r4, #0
 801fbd0:	42a2      	cmp	r2, r4
 801fbd2:	d101      	bne.n	801fbd8 <memcmp+0xc>
 801fbd4:	2000      	movs	r0, #0
 801fbd6:	e007      	b.n	801fbe8 <memcmp+0x1c>
 801fbd8:	5d03      	ldrb	r3, [r0, r4]
 801fbda:	3401      	adds	r4, #1
 801fbdc:	190d      	adds	r5, r1, r4
 801fbde:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801fbe2:	42ab      	cmp	r3, r5
 801fbe4:	d0f4      	beq.n	801fbd0 <memcmp+0x4>
 801fbe6:	1b58      	subs	r0, r3, r5
 801fbe8:	bd30      	pop	{r4, r5, pc}

0801fbea <memcpy>:
 801fbea:	b510      	push	{r4, lr}
 801fbec:	1e43      	subs	r3, r0, #1
 801fbee:	440a      	add	r2, r1
 801fbf0:	4291      	cmp	r1, r2
 801fbf2:	d100      	bne.n	801fbf6 <memcpy+0xc>
 801fbf4:	bd10      	pop	{r4, pc}
 801fbf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801fbfa:	f803 4f01 	strb.w	r4, [r3, #1]!
 801fbfe:	e7f7      	b.n	801fbf0 <memcpy+0x6>

0801fc00 <memset>:
 801fc00:	4402      	add	r2, r0
 801fc02:	4603      	mov	r3, r0
 801fc04:	4293      	cmp	r3, r2
 801fc06:	d100      	bne.n	801fc0a <memset+0xa>
 801fc08:	4770      	bx	lr
 801fc0a:	f803 1b01 	strb.w	r1, [r3], #1
 801fc0e:	e7f9      	b.n	801fc04 <memset+0x4>

0801fc10 <_free_r>:
 801fc10:	b538      	push	{r3, r4, r5, lr}
 801fc12:	4605      	mov	r5, r0
 801fc14:	2900      	cmp	r1, #0
 801fc16:	d045      	beq.n	801fca4 <_free_r+0x94>
 801fc18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801fc1c:	1f0c      	subs	r4, r1, #4
 801fc1e:	2b00      	cmp	r3, #0
 801fc20:	bfb8      	it	lt
 801fc22:	18e4      	addlt	r4, r4, r3
 801fc24:	f000 fa7e 	bl	8020124 <__malloc_lock>
 801fc28:	4a1f      	ldr	r2, [pc, #124]	; (801fca8 <_free_r+0x98>)
 801fc2a:	6813      	ldr	r3, [r2, #0]
 801fc2c:	4610      	mov	r0, r2
 801fc2e:	b933      	cbnz	r3, 801fc3e <_free_r+0x2e>
 801fc30:	6063      	str	r3, [r4, #4]
 801fc32:	6014      	str	r4, [r2, #0]
 801fc34:	4628      	mov	r0, r5
 801fc36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fc3a:	f000 ba74 	b.w	8020126 <__malloc_unlock>
 801fc3e:	42a3      	cmp	r3, r4
 801fc40:	d90c      	bls.n	801fc5c <_free_r+0x4c>
 801fc42:	6821      	ldr	r1, [r4, #0]
 801fc44:	1862      	adds	r2, r4, r1
 801fc46:	4293      	cmp	r3, r2
 801fc48:	bf04      	itt	eq
 801fc4a:	681a      	ldreq	r2, [r3, #0]
 801fc4c:	685b      	ldreq	r3, [r3, #4]
 801fc4e:	6063      	str	r3, [r4, #4]
 801fc50:	bf04      	itt	eq
 801fc52:	1852      	addeq	r2, r2, r1
 801fc54:	6022      	streq	r2, [r4, #0]
 801fc56:	6004      	str	r4, [r0, #0]
 801fc58:	e7ec      	b.n	801fc34 <_free_r+0x24>
 801fc5a:	4613      	mov	r3, r2
 801fc5c:	685a      	ldr	r2, [r3, #4]
 801fc5e:	b10a      	cbz	r2, 801fc64 <_free_r+0x54>
 801fc60:	42a2      	cmp	r2, r4
 801fc62:	d9fa      	bls.n	801fc5a <_free_r+0x4a>
 801fc64:	6819      	ldr	r1, [r3, #0]
 801fc66:	1858      	adds	r0, r3, r1
 801fc68:	42a0      	cmp	r0, r4
 801fc6a:	d10b      	bne.n	801fc84 <_free_r+0x74>
 801fc6c:	6820      	ldr	r0, [r4, #0]
 801fc6e:	4401      	add	r1, r0
 801fc70:	1858      	adds	r0, r3, r1
 801fc72:	4282      	cmp	r2, r0
 801fc74:	6019      	str	r1, [r3, #0]
 801fc76:	d1dd      	bne.n	801fc34 <_free_r+0x24>
 801fc78:	6810      	ldr	r0, [r2, #0]
 801fc7a:	6852      	ldr	r2, [r2, #4]
 801fc7c:	605a      	str	r2, [r3, #4]
 801fc7e:	4401      	add	r1, r0
 801fc80:	6019      	str	r1, [r3, #0]
 801fc82:	e7d7      	b.n	801fc34 <_free_r+0x24>
 801fc84:	d902      	bls.n	801fc8c <_free_r+0x7c>
 801fc86:	230c      	movs	r3, #12
 801fc88:	602b      	str	r3, [r5, #0]
 801fc8a:	e7d3      	b.n	801fc34 <_free_r+0x24>
 801fc8c:	6820      	ldr	r0, [r4, #0]
 801fc8e:	1821      	adds	r1, r4, r0
 801fc90:	428a      	cmp	r2, r1
 801fc92:	bf04      	itt	eq
 801fc94:	6811      	ldreq	r1, [r2, #0]
 801fc96:	6852      	ldreq	r2, [r2, #4]
 801fc98:	6062      	str	r2, [r4, #4]
 801fc9a:	bf04      	itt	eq
 801fc9c:	1809      	addeq	r1, r1, r0
 801fc9e:	6021      	streq	r1, [r4, #0]
 801fca0:	605c      	str	r4, [r3, #4]
 801fca2:	e7c7      	b.n	801fc34 <_free_r+0x24>
 801fca4:	bd38      	pop	{r3, r4, r5, pc}
 801fca6:	bf00      	nop
 801fca8:	2000f224 	.word	0x2000f224

0801fcac <_malloc_r>:
 801fcac:	b570      	push	{r4, r5, r6, lr}
 801fcae:	1ccd      	adds	r5, r1, #3
 801fcb0:	f025 0503 	bic.w	r5, r5, #3
 801fcb4:	3508      	adds	r5, #8
 801fcb6:	2d0c      	cmp	r5, #12
 801fcb8:	bf38      	it	cc
 801fcba:	250c      	movcc	r5, #12
 801fcbc:	2d00      	cmp	r5, #0
 801fcbe:	4606      	mov	r6, r0
 801fcc0:	db01      	blt.n	801fcc6 <_malloc_r+0x1a>
 801fcc2:	42a9      	cmp	r1, r5
 801fcc4:	d903      	bls.n	801fcce <_malloc_r+0x22>
 801fcc6:	230c      	movs	r3, #12
 801fcc8:	6033      	str	r3, [r6, #0]
 801fcca:	2000      	movs	r0, #0
 801fccc:	bd70      	pop	{r4, r5, r6, pc}
 801fcce:	f000 fa29 	bl	8020124 <__malloc_lock>
 801fcd2:	4a21      	ldr	r2, [pc, #132]	; (801fd58 <_malloc_r+0xac>)
 801fcd4:	6814      	ldr	r4, [r2, #0]
 801fcd6:	4621      	mov	r1, r4
 801fcd8:	b991      	cbnz	r1, 801fd00 <_malloc_r+0x54>
 801fcda:	4c20      	ldr	r4, [pc, #128]	; (801fd5c <_malloc_r+0xb0>)
 801fcdc:	6823      	ldr	r3, [r4, #0]
 801fcde:	b91b      	cbnz	r3, 801fce8 <_malloc_r+0x3c>
 801fce0:	4630      	mov	r0, r6
 801fce2:	f000 f855 	bl	801fd90 <_sbrk_r>
 801fce6:	6020      	str	r0, [r4, #0]
 801fce8:	4629      	mov	r1, r5
 801fcea:	4630      	mov	r0, r6
 801fcec:	f000 f850 	bl	801fd90 <_sbrk_r>
 801fcf0:	1c43      	adds	r3, r0, #1
 801fcf2:	d124      	bne.n	801fd3e <_malloc_r+0x92>
 801fcf4:	230c      	movs	r3, #12
 801fcf6:	6033      	str	r3, [r6, #0]
 801fcf8:	4630      	mov	r0, r6
 801fcfa:	f000 fa14 	bl	8020126 <__malloc_unlock>
 801fcfe:	e7e4      	b.n	801fcca <_malloc_r+0x1e>
 801fd00:	680b      	ldr	r3, [r1, #0]
 801fd02:	1b5b      	subs	r3, r3, r5
 801fd04:	d418      	bmi.n	801fd38 <_malloc_r+0x8c>
 801fd06:	2b0b      	cmp	r3, #11
 801fd08:	d90f      	bls.n	801fd2a <_malloc_r+0x7e>
 801fd0a:	600b      	str	r3, [r1, #0]
 801fd0c:	50cd      	str	r5, [r1, r3]
 801fd0e:	18cc      	adds	r4, r1, r3
 801fd10:	4630      	mov	r0, r6
 801fd12:	f000 fa08 	bl	8020126 <__malloc_unlock>
 801fd16:	f104 000b 	add.w	r0, r4, #11
 801fd1a:	1d23      	adds	r3, r4, #4
 801fd1c:	f020 0007 	bic.w	r0, r0, #7
 801fd20:	1ac3      	subs	r3, r0, r3
 801fd22:	d0d3      	beq.n	801fccc <_malloc_r+0x20>
 801fd24:	425a      	negs	r2, r3
 801fd26:	50e2      	str	r2, [r4, r3]
 801fd28:	e7d0      	b.n	801fccc <_malloc_r+0x20>
 801fd2a:	428c      	cmp	r4, r1
 801fd2c:	684b      	ldr	r3, [r1, #4]
 801fd2e:	bf16      	itet	ne
 801fd30:	6063      	strne	r3, [r4, #4]
 801fd32:	6013      	streq	r3, [r2, #0]
 801fd34:	460c      	movne	r4, r1
 801fd36:	e7eb      	b.n	801fd10 <_malloc_r+0x64>
 801fd38:	460c      	mov	r4, r1
 801fd3a:	6849      	ldr	r1, [r1, #4]
 801fd3c:	e7cc      	b.n	801fcd8 <_malloc_r+0x2c>
 801fd3e:	1cc4      	adds	r4, r0, #3
 801fd40:	f024 0403 	bic.w	r4, r4, #3
 801fd44:	42a0      	cmp	r0, r4
 801fd46:	d005      	beq.n	801fd54 <_malloc_r+0xa8>
 801fd48:	1a21      	subs	r1, r4, r0
 801fd4a:	4630      	mov	r0, r6
 801fd4c:	f000 f820 	bl	801fd90 <_sbrk_r>
 801fd50:	3001      	adds	r0, #1
 801fd52:	d0cf      	beq.n	801fcf4 <_malloc_r+0x48>
 801fd54:	6025      	str	r5, [r4, #0]
 801fd56:	e7db      	b.n	801fd10 <_malloc_r+0x64>
 801fd58:	2000f224 	.word	0x2000f224
 801fd5c:	2000f228 	.word	0x2000f228

0801fd60 <iprintf>:
 801fd60:	b40f      	push	{r0, r1, r2, r3}
 801fd62:	4b0a      	ldr	r3, [pc, #40]	; (801fd8c <iprintf+0x2c>)
 801fd64:	b513      	push	{r0, r1, r4, lr}
 801fd66:	681c      	ldr	r4, [r3, #0]
 801fd68:	b124      	cbz	r4, 801fd74 <iprintf+0x14>
 801fd6a:	69a3      	ldr	r3, [r4, #24]
 801fd6c:	b913      	cbnz	r3, 801fd74 <iprintf+0x14>
 801fd6e:	4620      	mov	r0, r4
 801fd70:	f000 f93c 	bl	801ffec <__sinit>
 801fd74:	ab05      	add	r3, sp, #20
 801fd76:	9a04      	ldr	r2, [sp, #16]
 801fd78:	68a1      	ldr	r1, [r4, #8]
 801fd7a:	9301      	str	r3, [sp, #4]
 801fd7c:	4620      	mov	r0, r4
 801fd7e:	f000 fcf9 	bl	8020774 <_vfiprintf_r>
 801fd82:	b002      	add	sp, #8
 801fd84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801fd88:	b004      	add	sp, #16
 801fd8a:	4770      	bx	lr
 801fd8c:	200001a8 	.word	0x200001a8

0801fd90 <_sbrk_r>:
 801fd90:	b538      	push	{r3, r4, r5, lr}
 801fd92:	4c06      	ldr	r4, [pc, #24]	; (801fdac <_sbrk_r+0x1c>)
 801fd94:	2300      	movs	r3, #0
 801fd96:	4605      	mov	r5, r0
 801fd98:	4608      	mov	r0, r1
 801fd9a:	6023      	str	r3, [r4, #0]
 801fd9c:	f7e2 ff92 	bl	8002cc4 <_sbrk>
 801fda0:	1c43      	adds	r3, r0, #1
 801fda2:	d102      	bne.n	801fdaa <_sbrk_r+0x1a>
 801fda4:	6823      	ldr	r3, [r4, #0]
 801fda6:	b103      	cbz	r3, 801fdaa <_sbrk_r+0x1a>
 801fda8:	602b      	str	r3, [r5, #0]
 801fdaa:	bd38      	pop	{r3, r4, r5, pc}
 801fdac:	200161f8 	.word	0x200161f8

0801fdb0 <siprintf>:
 801fdb0:	b40e      	push	{r1, r2, r3}
 801fdb2:	b500      	push	{lr}
 801fdb4:	b09c      	sub	sp, #112	; 0x70
 801fdb6:	ab1d      	add	r3, sp, #116	; 0x74
 801fdb8:	9002      	str	r0, [sp, #8]
 801fdba:	9006      	str	r0, [sp, #24]
 801fdbc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801fdc0:	4809      	ldr	r0, [pc, #36]	; (801fde8 <siprintf+0x38>)
 801fdc2:	9107      	str	r1, [sp, #28]
 801fdc4:	9104      	str	r1, [sp, #16]
 801fdc6:	4909      	ldr	r1, [pc, #36]	; (801fdec <siprintf+0x3c>)
 801fdc8:	f853 2b04 	ldr.w	r2, [r3], #4
 801fdcc:	9105      	str	r1, [sp, #20]
 801fdce:	6800      	ldr	r0, [r0, #0]
 801fdd0:	9301      	str	r3, [sp, #4]
 801fdd2:	a902      	add	r1, sp, #8
 801fdd4:	f000 fa02 	bl	80201dc <_svfiprintf_r>
 801fdd8:	9b02      	ldr	r3, [sp, #8]
 801fdda:	2200      	movs	r2, #0
 801fddc:	701a      	strb	r2, [r3, #0]
 801fdde:	b01c      	add	sp, #112	; 0x70
 801fde0:	f85d eb04 	ldr.w	lr, [sp], #4
 801fde4:	b003      	add	sp, #12
 801fde6:	4770      	bx	lr
 801fde8:	200001a8 	.word	0x200001a8
 801fdec:	ffff0208 	.word	0xffff0208

0801fdf0 <siscanf>:
 801fdf0:	b40e      	push	{r1, r2, r3}
 801fdf2:	b530      	push	{r4, r5, lr}
 801fdf4:	b09c      	sub	sp, #112	; 0x70
 801fdf6:	ac1f      	add	r4, sp, #124	; 0x7c
 801fdf8:	f44f 7201 	mov.w	r2, #516	; 0x204
 801fdfc:	f854 5b04 	ldr.w	r5, [r4], #4
 801fe00:	f8ad 2014 	strh.w	r2, [sp, #20]
 801fe04:	9002      	str	r0, [sp, #8]
 801fe06:	9006      	str	r0, [sp, #24]
 801fe08:	f7e0 fa1a 	bl	8000240 <strlen>
 801fe0c:	4b0b      	ldr	r3, [pc, #44]	; (801fe3c <siscanf+0x4c>)
 801fe0e:	9003      	str	r0, [sp, #12]
 801fe10:	9007      	str	r0, [sp, #28]
 801fe12:	930b      	str	r3, [sp, #44]	; 0x2c
 801fe14:	480a      	ldr	r0, [pc, #40]	; (801fe40 <siscanf+0x50>)
 801fe16:	9401      	str	r4, [sp, #4]
 801fe18:	2300      	movs	r3, #0
 801fe1a:	930f      	str	r3, [sp, #60]	; 0x3c
 801fe1c:	9314      	str	r3, [sp, #80]	; 0x50
 801fe1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801fe22:	f8ad 3016 	strh.w	r3, [sp, #22]
 801fe26:	462a      	mov	r2, r5
 801fe28:	4623      	mov	r3, r4
 801fe2a:	a902      	add	r1, sp, #8
 801fe2c:	6800      	ldr	r0, [r0, #0]
 801fe2e:	f000 fb27 	bl	8020480 <__ssvfiscanf_r>
 801fe32:	b01c      	add	sp, #112	; 0x70
 801fe34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801fe38:	b003      	add	sp, #12
 801fe3a:	4770      	bx	lr
 801fe3c:	0801fe67 	.word	0x0801fe67
 801fe40:	200001a8 	.word	0x200001a8

0801fe44 <__sread>:
 801fe44:	b510      	push	{r4, lr}
 801fe46:	460c      	mov	r4, r1
 801fe48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801fe4c:	f001 f888 	bl	8020f60 <_read_r>
 801fe50:	2800      	cmp	r0, #0
 801fe52:	bfab      	itete	ge
 801fe54:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801fe56:	89a3      	ldrhlt	r3, [r4, #12]
 801fe58:	181b      	addge	r3, r3, r0
 801fe5a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801fe5e:	bfac      	ite	ge
 801fe60:	6563      	strge	r3, [r4, #84]	; 0x54
 801fe62:	81a3      	strhlt	r3, [r4, #12]
 801fe64:	bd10      	pop	{r4, pc}

0801fe66 <__seofread>:
 801fe66:	2000      	movs	r0, #0
 801fe68:	4770      	bx	lr

0801fe6a <__swrite>:
 801fe6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fe6e:	461f      	mov	r7, r3
 801fe70:	898b      	ldrh	r3, [r1, #12]
 801fe72:	05db      	lsls	r3, r3, #23
 801fe74:	4605      	mov	r5, r0
 801fe76:	460c      	mov	r4, r1
 801fe78:	4616      	mov	r6, r2
 801fe7a:	d505      	bpl.n	801fe88 <__swrite+0x1e>
 801fe7c:	2302      	movs	r3, #2
 801fe7e:	2200      	movs	r2, #0
 801fe80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801fe84:	f000 f93c 	bl	8020100 <_lseek_r>
 801fe88:	89a3      	ldrh	r3, [r4, #12]
 801fe8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801fe8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801fe92:	81a3      	strh	r3, [r4, #12]
 801fe94:	4632      	mov	r2, r6
 801fe96:	463b      	mov	r3, r7
 801fe98:	4628      	mov	r0, r5
 801fe9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801fe9e:	f000 b843 	b.w	801ff28 <_write_r>

0801fea2 <__sseek>:
 801fea2:	b510      	push	{r4, lr}
 801fea4:	460c      	mov	r4, r1
 801fea6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801feaa:	f000 f929 	bl	8020100 <_lseek_r>
 801feae:	1c43      	adds	r3, r0, #1
 801feb0:	89a3      	ldrh	r3, [r4, #12]
 801feb2:	bf15      	itete	ne
 801feb4:	6560      	strne	r0, [r4, #84]	; 0x54
 801feb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801feba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801febe:	81a3      	strheq	r3, [r4, #12]
 801fec0:	bf18      	it	ne
 801fec2:	81a3      	strhne	r3, [r4, #12]
 801fec4:	bd10      	pop	{r4, pc}

0801fec6 <__sclose>:
 801fec6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801feca:	f000 b83f 	b.w	801ff4c <_close_r>

0801fece <strcat>:
 801fece:	b510      	push	{r4, lr}
 801fed0:	4603      	mov	r3, r0
 801fed2:	781a      	ldrb	r2, [r3, #0]
 801fed4:	1c5c      	adds	r4, r3, #1
 801fed6:	b93a      	cbnz	r2, 801fee8 <strcat+0x1a>
 801fed8:	3b01      	subs	r3, #1
 801feda:	f811 2b01 	ldrb.w	r2, [r1], #1
 801fede:	f803 2f01 	strb.w	r2, [r3, #1]!
 801fee2:	2a00      	cmp	r2, #0
 801fee4:	d1f9      	bne.n	801feda <strcat+0xc>
 801fee6:	bd10      	pop	{r4, pc}
 801fee8:	4623      	mov	r3, r4
 801feea:	e7f2      	b.n	801fed2 <strcat+0x4>

0801feec <strcpy>:
 801feec:	4603      	mov	r3, r0
 801feee:	f811 2b01 	ldrb.w	r2, [r1], #1
 801fef2:	f803 2b01 	strb.w	r2, [r3], #1
 801fef6:	2a00      	cmp	r2, #0
 801fef8:	d1f9      	bne.n	801feee <strcpy+0x2>
 801fefa:	4770      	bx	lr

0801fefc <strncpy>:
 801fefc:	b570      	push	{r4, r5, r6, lr}
 801fefe:	3901      	subs	r1, #1
 801ff00:	4604      	mov	r4, r0
 801ff02:	b902      	cbnz	r2, 801ff06 <strncpy+0xa>
 801ff04:	bd70      	pop	{r4, r5, r6, pc}
 801ff06:	4623      	mov	r3, r4
 801ff08:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 801ff0c:	f803 5b01 	strb.w	r5, [r3], #1
 801ff10:	1e56      	subs	r6, r2, #1
 801ff12:	b92d      	cbnz	r5, 801ff20 <strncpy+0x24>
 801ff14:	4414      	add	r4, r2
 801ff16:	42a3      	cmp	r3, r4
 801ff18:	d0f4      	beq.n	801ff04 <strncpy+0x8>
 801ff1a:	f803 5b01 	strb.w	r5, [r3], #1
 801ff1e:	e7fa      	b.n	801ff16 <strncpy+0x1a>
 801ff20:	461c      	mov	r4, r3
 801ff22:	4632      	mov	r2, r6
 801ff24:	e7ed      	b.n	801ff02 <strncpy+0x6>
	...

0801ff28 <_write_r>:
 801ff28:	b538      	push	{r3, r4, r5, lr}
 801ff2a:	4c07      	ldr	r4, [pc, #28]	; (801ff48 <_write_r+0x20>)
 801ff2c:	4605      	mov	r5, r0
 801ff2e:	4608      	mov	r0, r1
 801ff30:	4611      	mov	r1, r2
 801ff32:	2200      	movs	r2, #0
 801ff34:	6022      	str	r2, [r4, #0]
 801ff36:	461a      	mov	r2, r3
 801ff38:	f7e2 fe73 	bl	8002c22 <_write>
 801ff3c:	1c43      	adds	r3, r0, #1
 801ff3e:	d102      	bne.n	801ff46 <_write_r+0x1e>
 801ff40:	6823      	ldr	r3, [r4, #0]
 801ff42:	b103      	cbz	r3, 801ff46 <_write_r+0x1e>
 801ff44:	602b      	str	r3, [r5, #0]
 801ff46:	bd38      	pop	{r3, r4, r5, pc}
 801ff48:	200161f8 	.word	0x200161f8

0801ff4c <_close_r>:
 801ff4c:	b538      	push	{r3, r4, r5, lr}
 801ff4e:	4c06      	ldr	r4, [pc, #24]	; (801ff68 <_close_r+0x1c>)
 801ff50:	2300      	movs	r3, #0
 801ff52:	4605      	mov	r5, r0
 801ff54:	4608      	mov	r0, r1
 801ff56:	6023      	str	r3, [r4, #0]
 801ff58:	f7e2 fe7f 	bl	8002c5a <_close>
 801ff5c:	1c43      	adds	r3, r0, #1
 801ff5e:	d102      	bne.n	801ff66 <_close_r+0x1a>
 801ff60:	6823      	ldr	r3, [r4, #0]
 801ff62:	b103      	cbz	r3, 801ff66 <_close_r+0x1a>
 801ff64:	602b      	str	r3, [r5, #0]
 801ff66:	bd38      	pop	{r3, r4, r5, pc}
 801ff68:	200161f8 	.word	0x200161f8

0801ff6c <std>:
 801ff6c:	2300      	movs	r3, #0
 801ff6e:	b510      	push	{r4, lr}
 801ff70:	4604      	mov	r4, r0
 801ff72:	e9c0 3300 	strd	r3, r3, [r0]
 801ff76:	6083      	str	r3, [r0, #8]
 801ff78:	8181      	strh	r1, [r0, #12]
 801ff7a:	6643      	str	r3, [r0, #100]	; 0x64
 801ff7c:	81c2      	strh	r2, [r0, #14]
 801ff7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801ff82:	6183      	str	r3, [r0, #24]
 801ff84:	4619      	mov	r1, r3
 801ff86:	2208      	movs	r2, #8
 801ff88:	305c      	adds	r0, #92	; 0x5c
 801ff8a:	f7ff fe39 	bl	801fc00 <memset>
 801ff8e:	4b05      	ldr	r3, [pc, #20]	; (801ffa4 <std+0x38>)
 801ff90:	6263      	str	r3, [r4, #36]	; 0x24
 801ff92:	4b05      	ldr	r3, [pc, #20]	; (801ffa8 <std+0x3c>)
 801ff94:	62a3      	str	r3, [r4, #40]	; 0x28
 801ff96:	4b05      	ldr	r3, [pc, #20]	; (801ffac <std+0x40>)
 801ff98:	62e3      	str	r3, [r4, #44]	; 0x2c
 801ff9a:	4b05      	ldr	r3, [pc, #20]	; (801ffb0 <std+0x44>)
 801ff9c:	6224      	str	r4, [r4, #32]
 801ff9e:	6323      	str	r3, [r4, #48]	; 0x30
 801ffa0:	bd10      	pop	{r4, pc}
 801ffa2:	bf00      	nop
 801ffa4:	0801fe45 	.word	0x0801fe45
 801ffa8:	0801fe6b 	.word	0x0801fe6b
 801ffac:	0801fea3 	.word	0x0801fea3
 801ffb0:	0801fec7 	.word	0x0801fec7

0801ffb4 <_cleanup_r>:
 801ffb4:	4901      	ldr	r1, [pc, #4]	; (801ffbc <_cleanup_r+0x8>)
 801ffb6:	f000 b885 	b.w	80200c4 <_fwalk_reent>
 801ffba:	bf00      	nop
 801ffbc:	0802151d 	.word	0x0802151d

0801ffc0 <__sfmoreglue>:
 801ffc0:	b570      	push	{r4, r5, r6, lr}
 801ffc2:	1e4a      	subs	r2, r1, #1
 801ffc4:	2568      	movs	r5, #104	; 0x68
 801ffc6:	4355      	muls	r5, r2
 801ffc8:	460e      	mov	r6, r1
 801ffca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801ffce:	f7ff fe6d 	bl	801fcac <_malloc_r>
 801ffd2:	4604      	mov	r4, r0
 801ffd4:	b140      	cbz	r0, 801ffe8 <__sfmoreglue+0x28>
 801ffd6:	2100      	movs	r1, #0
 801ffd8:	e9c0 1600 	strd	r1, r6, [r0]
 801ffdc:	300c      	adds	r0, #12
 801ffde:	60a0      	str	r0, [r4, #8]
 801ffe0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801ffe4:	f7ff fe0c 	bl	801fc00 <memset>
 801ffe8:	4620      	mov	r0, r4
 801ffea:	bd70      	pop	{r4, r5, r6, pc}

0801ffec <__sinit>:
 801ffec:	6983      	ldr	r3, [r0, #24]
 801ffee:	b510      	push	{r4, lr}
 801fff0:	4604      	mov	r4, r0
 801fff2:	bb33      	cbnz	r3, 8020042 <__sinit+0x56>
 801fff4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801fff8:	6503      	str	r3, [r0, #80]	; 0x50
 801fffa:	4b12      	ldr	r3, [pc, #72]	; (8020044 <__sinit+0x58>)
 801fffc:	4a12      	ldr	r2, [pc, #72]	; (8020048 <__sinit+0x5c>)
 801fffe:	681b      	ldr	r3, [r3, #0]
 8020000:	6282      	str	r2, [r0, #40]	; 0x28
 8020002:	4298      	cmp	r0, r3
 8020004:	bf04      	itt	eq
 8020006:	2301      	moveq	r3, #1
 8020008:	6183      	streq	r3, [r0, #24]
 802000a:	f000 f81f 	bl	802004c <__sfp>
 802000e:	6060      	str	r0, [r4, #4]
 8020010:	4620      	mov	r0, r4
 8020012:	f000 f81b 	bl	802004c <__sfp>
 8020016:	60a0      	str	r0, [r4, #8]
 8020018:	4620      	mov	r0, r4
 802001a:	f000 f817 	bl	802004c <__sfp>
 802001e:	2200      	movs	r2, #0
 8020020:	60e0      	str	r0, [r4, #12]
 8020022:	2104      	movs	r1, #4
 8020024:	6860      	ldr	r0, [r4, #4]
 8020026:	f7ff ffa1 	bl	801ff6c <std>
 802002a:	2201      	movs	r2, #1
 802002c:	2109      	movs	r1, #9
 802002e:	68a0      	ldr	r0, [r4, #8]
 8020030:	f7ff ff9c 	bl	801ff6c <std>
 8020034:	2202      	movs	r2, #2
 8020036:	2112      	movs	r1, #18
 8020038:	68e0      	ldr	r0, [r4, #12]
 802003a:	f7ff ff97 	bl	801ff6c <std>
 802003e:	2301      	movs	r3, #1
 8020040:	61a3      	str	r3, [r4, #24]
 8020042:	bd10      	pop	{r4, pc}
 8020044:	080241f0 	.word	0x080241f0
 8020048:	0801ffb5 	.word	0x0801ffb5

0802004c <__sfp>:
 802004c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802004e:	4b1b      	ldr	r3, [pc, #108]	; (80200bc <__sfp+0x70>)
 8020050:	681e      	ldr	r6, [r3, #0]
 8020052:	69b3      	ldr	r3, [r6, #24]
 8020054:	4607      	mov	r7, r0
 8020056:	b913      	cbnz	r3, 802005e <__sfp+0x12>
 8020058:	4630      	mov	r0, r6
 802005a:	f7ff ffc7 	bl	801ffec <__sinit>
 802005e:	3648      	adds	r6, #72	; 0x48
 8020060:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8020064:	3b01      	subs	r3, #1
 8020066:	d503      	bpl.n	8020070 <__sfp+0x24>
 8020068:	6833      	ldr	r3, [r6, #0]
 802006a:	b133      	cbz	r3, 802007a <__sfp+0x2e>
 802006c:	6836      	ldr	r6, [r6, #0]
 802006e:	e7f7      	b.n	8020060 <__sfp+0x14>
 8020070:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8020074:	b16d      	cbz	r5, 8020092 <__sfp+0x46>
 8020076:	3468      	adds	r4, #104	; 0x68
 8020078:	e7f4      	b.n	8020064 <__sfp+0x18>
 802007a:	2104      	movs	r1, #4
 802007c:	4638      	mov	r0, r7
 802007e:	f7ff ff9f 	bl	801ffc0 <__sfmoreglue>
 8020082:	6030      	str	r0, [r6, #0]
 8020084:	2800      	cmp	r0, #0
 8020086:	d1f1      	bne.n	802006c <__sfp+0x20>
 8020088:	230c      	movs	r3, #12
 802008a:	603b      	str	r3, [r7, #0]
 802008c:	4604      	mov	r4, r0
 802008e:	4620      	mov	r0, r4
 8020090:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020092:	4b0b      	ldr	r3, [pc, #44]	; (80200c0 <__sfp+0x74>)
 8020094:	6665      	str	r5, [r4, #100]	; 0x64
 8020096:	e9c4 5500 	strd	r5, r5, [r4]
 802009a:	60a5      	str	r5, [r4, #8]
 802009c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80200a0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80200a4:	2208      	movs	r2, #8
 80200a6:	4629      	mov	r1, r5
 80200a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80200ac:	f7ff fda8 	bl	801fc00 <memset>
 80200b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80200b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80200b8:	e7e9      	b.n	802008e <__sfp+0x42>
 80200ba:	bf00      	nop
 80200bc:	080241f0 	.word	0x080241f0
 80200c0:	ffff0001 	.word	0xffff0001

080200c4 <_fwalk_reent>:
 80200c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80200c8:	4680      	mov	r8, r0
 80200ca:	4689      	mov	r9, r1
 80200cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80200d0:	2600      	movs	r6, #0
 80200d2:	b914      	cbnz	r4, 80200da <_fwalk_reent+0x16>
 80200d4:	4630      	mov	r0, r6
 80200d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80200da:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80200de:	3f01      	subs	r7, #1
 80200e0:	d501      	bpl.n	80200e6 <_fwalk_reent+0x22>
 80200e2:	6824      	ldr	r4, [r4, #0]
 80200e4:	e7f5      	b.n	80200d2 <_fwalk_reent+0xe>
 80200e6:	89ab      	ldrh	r3, [r5, #12]
 80200e8:	2b01      	cmp	r3, #1
 80200ea:	d907      	bls.n	80200fc <_fwalk_reent+0x38>
 80200ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80200f0:	3301      	adds	r3, #1
 80200f2:	d003      	beq.n	80200fc <_fwalk_reent+0x38>
 80200f4:	4629      	mov	r1, r5
 80200f6:	4640      	mov	r0, r8
 80200f8:	47c8      	blx	r9
 80200fa:	4306      	orrs	r6, r0
 80200fc:	3568      	adds	r5, #104	; 0x68
 80200fe:	e7ee      	b.n	80200de <_fwalk_reent+0x1a>

08020100 <_lseek_r>:
 8020100:	b538      	push	{r3, r4, r5, lr}
 8020102:	4c07      	ldr	r4, [pc, #28]	; (8020120 <_lseek_r+0x20>)
 8020104:	4605      	mov	r5, r0
 8020106:	4608      	mov	r0, r1
 8020108:	4611      	mov	r1, r2
 802010a:	2200      	movs	r2, #0
 802010c:	6022      	str	r2, [r4, #0]
 802010e:	461a      	mov	r2, r3
 8020110:	f7e2 fdca 	bl	8002ca8 <_lseek>
 8020114:	1c43      	adds	r3, r0, #1
 8020116:	d102      	bne.n	802011e <_lseek_r+0x1e>
 8020118:	6823      	ldr	r3, [r4, #0]
 802011a:	b103      	cbz	r3, 802011e <_lseek_r+0x1e>
 802011c:	602b      	str	r3, [r5, #0]
 802011e:	bd38      	pop	{r3, r4, r5, pc}
 8020120:	200161f8 	.word	0x200161f8

08020124 <__malloc_lock>:
 8020124:	4770      	bx	lr

08020126 <__malloc_unlock>:
 8020126:	4770      	bx	lr

08020128 <__ssputs_r>:
 8020128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802012c:	688e      	ldr	r6, [r1, #8]
 802012e:	429e      	cmp	r6, r3
 8020130:	4682      	mov	sl, r0
 8020132:	460c      	mov	r4, r1
 8020134:	4690      	mov	r8, r2
 8020136:	4699      	mov	r9, r3
 8020138:	d837      	bhi.n	80201aa <__ssputs_r+0x82>
 802013a:	898a      	ldrh	r2, [r1, #12]
 802013c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8020140:	d031      	beq.n	80201a6 <__ssputs_r+0x7e>
 8020142:	6825      	ldr	r5, [r4, #0]
 8020144:	6909      	ldr	r1, [r1, #16]
 8020146:	1a6f      	subs	r7, r5, r1
 8020148:	6965      	ldr	r5, [r4, #20]
 802014a:	2302      	movs	r3, #2
 802014c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8020150:	fb95 f5f3 	sdiv	r5, r5, r3
 8020154:	f109 0301 	add.w	r3, r9, #1
 8020158:	443b      	add	r3, r7
 802015a:	429d      	cmp	r5, r3
 802015c:	bf38      	it	cc
 802015e:	461d      	movcc	r5, r3
 8020160:	0553      	lsls	r3, r2, #21
 8020162:	d530      	bpl.n	80201c6 <__ssputs_r+0x9e>
 8020164:	4629      	mov	r1, r5
 8020166:	f7ff fda1 	bl	801fcac <_malloc_r>
 802016a:	4606      	mov	r6, r0
 802016c:	b950      	cbnz	r0, 8020184 <__ssputs_r+0x5c>
 802016e:	230c      	movs	r3, #12
 8020170:	f8ca 3000 	str.w	r3, [sl]
 8020174:	89a3      	ldrh	r3, [r4, #12]
 8020176:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802017a:	81a3      	strh	r3, [r4, #12]
 802017c:	f04f 30ff 	mov.w	r0, #4294967295
 8020180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020184:	463a      	mov	r2, r7
 8020186:	6921      	ldr	r1, [r4, #16]
 8020188:	f7ff fd2f 	bl	801fbea <memcpy>
 802018c:	89a3      	ldrh	r3, [r4, #12]
 802018e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8020192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8020196:	81a3      	strh	r3, [r4, #12]
 8020198:	6126      	str	r6, [r4, #16]
 802019a:	6165      	str	r5, [r4, #20]
 802019c:	443e      	add	r6, r7
 802019e:	1bed      	subs	r5, r5, r7
 80201a0:	6026      	str	r6, [r4, #0]
 80201a2:	60a5      	str	r5, [r4, #8]
 80201a4:	464e      	mov	r6, r9
 80201a6:	454e      	cmp	r6, r9
 80201a8:	d900      	bls.n	80201ac <__ssputs_r+0x84>
 80201aa:	464e      	mov	r6, r9
 80201ac:	4632      	mov	r2, r6
 80201ae:	4641      	mov	r1, r8
 80201b0:	6820      	ldr	r0, [r4, #0]
 80201b2:	f001 fa65 	bl	8021680 <memmove>
 80201b6:	68a3      	ldr	r3, [r4, #8]
 80201b8:	1b9b      	subs	r3, r3, r6
 80201ba:	60a3      	str	r3, [r4, #8]
 80201bc:	6823      	ldr	r3, [r4, #0]
 80201be:	441e      	add	r6, r3
 80201c0:	6026      	str	r6, [r4, #0]
 80201c2:	2000      	movs	r0, #0
 80201c4:	e7dc      	b.n	8020180 <__ssputs_r+0x58>
 80201c6:	462a      	mov	r2, r5
 80201c8:	f001 fa73 	bl	80216b2 <_realloc_r>
 80201cc:	4606      	mov	r6, r0
 80201ce:	2800      	cmp	r0, #0
 80201d0:	d1e2      	bne.n	8020198 <__ssputs_r+0x70>
 80201d2:	6921      	ldr	r1, [r4, #16]
 80201d4:	4650      	mov	r0, sl
 80201d6:	f7ff fd1b 	bl	801fc10 <_free_r>
 80201da:	e7c8      	b.n	802016e <__ssputs_r+0x46>

080201dc <_svfiprintf_r>:
 80201dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80201e0:	461d      	mov	r5, r3
 80201e2:	898b      	ldrh	r3, [r1, #12]
 80201e4:	061f      	lsls	r7, r3, #24
 80201e6:	b09d      	sub	sp, #116	; 0x74
 80201e8:	4680      	mov	r8, r0
 80201ea:	460c      	mov	r4, r1
 80201ec:	4616      	mov	r6, r2
 80201ee:	d50f      	bpl.n	8020210 <_svfiprintf_r+0x34>
 80201f0:	690b      	ldr	r3, [r1, #16]
 80201f2:	b96b      	cbnz	r3, 8020210 <_svfiprintf_r+0x34>
 80201f4:	2140      	movs	r1, #64	; 0x40
 80201f6:	f7ff fd59 	bl	801fcac <_malloc_r>
 80201fa:	6020      	str	r0, [r4, #0]
 80201fc:	6120      	str	r0, [r4, #16]
 80201fe:	b928      	cbnz	r0, 802020c <_svfiprintf_r+0x30>
 8020200:	230c      	movs	r3, #12
 8020202:	f8c8 3000 	str.w	r3, [r8]
 8020206:	f04f 30ff 	mov.w	r0, #4294967295
 802020a:	e0c8      	b.n	802039e <_svfiprintf_r+0x1c2>
 802020c:	2340      	movs	r3, #64	; 0x40
 802020e:	6163      	str	r3, [r4, #20]
 8020210:	2300      	movs	r3, #0
 8020212:	9309      	str	r3, [sp, #36]	; 0x24
 8020214:	2320      	movs	r3, #32
 8020216:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802021a:	2330      	movs	r3, #48	; 0x30
 802021c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8020220:	9503      	str	r5, [sp, #12]
 8020222:	f04f 0b01 	mov.w	fp, #1
 8020226:	4637      	mov	r7, r6
 8020228:	463d      	mov	r5, r7
 802022a:	f815 3b01 	ldrb.w	r3, [r5], #1
 802022e:	b10b      	cbz	r3, 8020234 <_svfiprintf_r+0x58>
 8020230:	2b25      	cmp	r3, #37	; 0x25
 8020232:	d13e      	bne.n	80202b2 <_svfiprintf_r+0xd6>
 8020234:	ebb7 0a06 	subs.w	sl, r7, r6
 8020238:	d00b      	beq.n	8020252 <_svfiprintf_r+0x76>
 802023a:	4653      	mov	r3, sl
 802023c:	4632      	mov	r2, r6
 802023e:	4621      	mov	r1, r4
 8020240:	4640      	mov	r0, r8
 8020242:	f7ff ff71 	bl	8020128 <__ssputs_r>
 8020246:	3001      	adds	r0, #1
 8020248:	f000 80a4 	beq.w	8020394 <_svfiprintf_r+0x1b8>
 802024c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802024e:	4453      	add	r3, sl
 8020250:	9309      	str	r3, [sp, #36]	; 0x24
 8020252:	783b      	ldrb	r3, [r7, #0]
 8020254:	2b00      	cmp	r3, #0
 8020256:	f000 809d 	beq.w	8020394 <_svfiprintf_r+0x1b8>
 802025a:	2300      	movs	r3, #0
 802025c:	f04f 32ff 	mov.w	r2, #4294967295
 8020260:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020264:	9304      	str	r3, [sp, #16]
 8020266:	9307      	str	r3, [sp, #28]
 8020268:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802026c:	931a      	str	r3, [sp, #104]	; 0x68
 802026e:	462f      	mov	r7, r5
 8020270:	2205      	movs	r2, #5
 8020272:	f817 1b01 	ldrb.w	r1, [r7], #1
 8020276:	4850      	ldr	r0, [pc, #320]	; (80203b8 <_svfiprintf_r+0x1dc>)
 8020278:	f7df ffea 	bl	8000250 <memchr>
 802027c:	9b04      	ldr	r3, [sp, #16]
 802027e:	b9d0      	cbnz	r0, 80202b6 <_svfiprintf_r+0xda>
 8020280:	06d9      	lsls	r1, r3, #27
 8020282:	bf44      	itt	mi
 8020284:	2220      	movmi	r2, #32
 8020286:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 802028a:	071a      	lsls	r2, r3, #28
 802028c:	bf44      	itt	mi
 802028e:	222b      	movmi	r2, #43	; 0x2b
 8020290:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8020294:	782a      	ldrb	r2, [r5, #0]
 8020296:	2a2a      	cmp	r2, #42	; 0x2a
 8020298:	d015      	beq.n	80202c6 <_svfiprintf_r+0xea>
 802029a:	9a07      	ldr	r2, [sp, #28]
 802029c:	462f      	mov	r7, r5
 802029e:	2000      	movs	r0, #0
 80202a0:	250a      	movs	r5, #10
 80202a2:	4639      	mov	r1, r7
 80202a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80202a8:	3b30      	subs	r3, #48	; 0x30
 80202aa:	2b09      	cmp	r3, #9
 80202ac:	d94d      	bls.n	802034a <_svfiprintf_r+0x16e>
 80202ae:	b1b8      	cbz	r0, 80202e0 <_svfiprintf_r+0x104>
 80202b0:	e00f      	b.n	80202d2 <_svfiprintf_r+0xf6>
 80202b2:	462f      	mov	r7, r5
 80202b4:	e7b8      	b.n	8020228 <_svfiprintf_r+0x4c>
 80202b6:	4a40      	ldr	r2, [pc, #256]	; (80203b8 <_svfiprintf_r+0x1dc>)
 80202b8:	1a80      	subs	r0, r0, r2
 80202ba:	fa0b f000 	lsl.w	r0, fp, r0
 80202be:	4318      	orrs	r0, r3
 80202c0:	9004      	str	r0, [sp, #16]
 80202c2:	463d      	mov	r5, r7
 80202c4:	e7d3      	b.n	802026e <_svfiprintf_r+0x92>
 80202c6:	9a03      	ldr	r2, [sp, #12]
 80202c8:	1d11      	adds	r1, r2, #4
 80202ca:	6812      	ldr	r2, [r2, #0]
 80202cc:	9103      	str	r1, [sp, #12]
 80202ce:	2a00      	cmp	r2, #0
 80202d0:	db01      	blt.n	80202d6 <_svfiprintf_r+0xfa>
 80202d2:	9207      	str	r2, [sp, #28]
 80202d4:	e004      	b.n	80202e0 <_svfiprintf_r+0x104>
 80202d6:	4252      	negs	r2, r2
 80202d8:	f043 0302 	orr.w	r3, r3, #2
 80202dc:	9207      	str	r2, [sp, #28]
 80202de:	9304      	str	r3, [sp, #16]
 80202e0:	783b      	ldrb	r3, [r7, #0]
 80202e2:	2b2e      	cmp	r3, #46	; 0x2e
 80202e4:	d10c      	bne.n	8020300 <_svfiprintf_r+0x124>
 80202e6:	787b      	ldrb	r3, [r7, #1]
 80202e8:	2b2a      	cmp	r3, #42	; 0x2a
 80202ea:	d133      	bne.n	8020354 <_svfiprintf_r+0x178>
 80202ec:	9b03      	ldr	r3, [sp, #12]
 80202ee:	1d1a      	adds	r2, r3, #4
 80202f0:	681b      	ldr	r3, [r3, #0]
 80202f2:	9203      	str	r2, [sp, #12]
 80202f4:	2b00      	cmp	r3, #0
 80202f6:	bfb8      	it	lt
 80202f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80202fc:	3702      	adds	r7, #2
 80202fe:	9305      	str	r3, [sp, #20]
 8020300:	4d2e      	ldr	r5, [pc, #184]	; (80203bc <_svfiprintf_r+0x1e0>)
 8020302:	7839      	ldrb	r1, [r7, #0]
 8020304:	2203      	movs	r2, #3
 8020306:	4628      	mov	r0, r5
 8020308:	f7df ffa2 	bl	8000250 <memchr>
 802030c:	b138      	cbz	r0, 802031e <_svfiprintf_r+0x142>
 802030e:	2340      	movs	r3, #64	; 0x40
 8020310:	1b40      	subs	r0, r0, r5
 8020312:	fa03 f000 	lsl.w	r0, r3, r0
 8020316:	9b04      	ldr	r3, [sp, #16]
 8020318:	4303      	orrs	r3, r0
 802031a:	3701      	adds	r7, #1
 802031c:	9304      	str	r3, [sp, #16]
 802031e:	7839      	ldrb	r1, [r7, #0]
 8020320:	4827      	ldr	r0, [pc, #156]	; (80203c0 <_svfiprintf_r+0x1e4>)
 8020322:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8020326:	2206      	movs	r2, #6
 8020328:	1c7e      	adds	r6, r7, #1
 802032a:	f7df ff91 	bl	8000250 <memchr>
 802032e:	2800      	cmp	r0, #0
 8020330:	d038      	beq.n	80203a4 <_svfiprintf_r+0x1c8>
 8020332:	4b24      	ldr	r3, [pc, #144]	; (80203c4 <_svfiprintf_r+0x1e8>)
 8020334:	bb13      	cbnz	r3, 802037c <_svfiprintf_r+0x1a0>
 8020336:	9b03      	ldr	r3, [sp, #12]
 8020338:	3307      	adds	r3, #7
 802033a:	f023 0307 	bic.w	r3, r3, #7
 802033e:	3308      	adds	r3, #8
 8020340:	9303      	str	r3, [sp, #12]
 8020342:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020344:	444b      	add	r3, r9
 8020346:	9309      	str	r3, [sp, #36]	; 0x24
 8020348:	e76d      	b.n	8020226 <_svfiprintf_r+0x4a>
 802034a:	fb05 3202 	mla	r2, r5, r2, r3
 802034e:	2001      	movs	r0, #1
 8020350:	460f      	mov	r7, r1
 8020352:	e7a6      	b.n	80202a2 <_svfiprintf_r+0xc6>
 8020354:	2300      	movs	r3, #0
 8020356:	3701      	adds	r7, #1
 8020358:	9305      	str	r3, [sp, #20]
 802035a:	4619      	mov	r1, r3
 802035c:	250a      	movs	r5, #10
 802035e:	4638      	mov	r0, r7
 8020360:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020364:	3a30      	subs	r2, #48	; 0x30
 8020366:	2a09      	cmp	r2, #9
 8020368:	d903      	bls.n	8020372 <_svfiprintf_r+0x196>
 802036a:	2b00      	cmp	r3, #0
 802036c:	d0c8      	beq.n	8020300 <_svfiprintf_r+0x124>
 802036e:	9105      	str	r1, [sp, #20]
 8020370:	e7c6      	b.n	8020300 <_svfiprintf_r+0x124>
 8020372:	fb05 2101 	mla	r1, r5, r1, r2
 8020376:	2301      	movs	r3, #1
 8020378:	4607      	mov	r7, r0
 802037a:	e7f0      	b.n	802035e <_svfiprintf_r+0x182>
 802037c:	ab03      	add	r3, sp, #12
 802037e:	9300      	str	r3, [sp, #0]
 8020380:	4622      	mov	r2, r4
 8020382:	4b11      	ldr	r3, [pc, #68]	; (80203c8 <_svfiprintf_r+0x1ec>)
 8020384:	a904      	add	r1, sp, #16
 8020386:	4640      	mov	r0, r8
 8020388:	f3af 8000 	nop.w
 802038c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8020390:	4681      	mov	r9, r0
 8020392:	d1d6      	bne.n	8020342 <_svfiprintf_r+0x166>
 8020394:	89a3      	ldrh	r3, [r4, #12]
 8020396:	065b      	lsls	r3, r3, #25
 8020398:	f53f af35 	bmi.w	8020206 <_svfiprintf_r+0x2a>
 802039c:	9809      	ldr	r0, [sp, #36]	; 0x24
 802039e:	b01d      	add	sp, #116	; 0x74
 80203a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80203a4:	ab03      	add	r3, sp, #12
 80203a6:	9300      	str	r3, [sp, #0]
 80203a8:	4622      	mov	r2, r4
 80203aa:	4b07      	ldr	r3, [pc, #28]	; (80203c8 <_svfiprintf_r+0x1ec>)
 80203ac:	a904      	add	r1, sp, #16
 80203ae:	4640      	mov	r0, r8
 80203b0:	f000 fb6c 	bl	8020a8c <_printf_i>
 80203b4:	e7ea      	b.n	802038c <_svfiprintf_r+0x1b0>
 80203b6:	bf00      	nop
 80203b8:	08024254 	.word	0x08024254
 80203bc:	0802425a 	.word	0x0802425a
 80203c0:	0802425e 	.word	0x0802425e
 80203c4:	00000000 	.word	0x00000000
 80203c8:	08020129 	.word	0x08020129

080203cc <_sungetc_r>:
 80203cc:	b538      	push	{r3, r4, r5, lr}
 80203ce:	1c4b      	adds	r3, r1, #1
 80203d0:	4614      	mov	r4, r2
 80203d2:	d103      	bne.n	80203dc <_sungetc_r+0x10>
 80203d4:	f04f 35ff 	mov.w	r5, #4294967295
 80203d8:	4628      	mov	r0, r5
 80203da:	bd38      	pop	{r3, r4, r5, pc}
 80203dc:	8993      	ldrh	r3, [r2, #12]
 80203de:	f023 0320 	bic.w	r3, r3, #32
 80203e2:	8193      	strh	r3, [r2, #12]
 80203e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80203e6:	6852      	ldr	r2, [r2, #4]
 80203e8:	b2cd      	uxtb	r5, r1
 80203ea:	b18b      	cbz	r3, 8020410 <_sungetc_r+0x44>
 80203ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80203ee:	4293      	cmp	r3, r2
 80203f0:	dd08      	ble.n	8020404 <_sungetc_r+0x38>
 80203f2:	6823      	ldr	r3, [r4, #0]
 80203f4:	1e5a      	subs	r2, r3, #1
 80203f6:	6022      	str	r2, [r4, #0]
 80203f8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80203fc:	6863      	ldr	r3, [r4, #4]
 80203fe:	3301      	adds	r3, #1
 8020400:	6063      	str	r3, [r4, #4]
 8020402:	e7e9      	b.n	80203d8 <_sungetc_r+0xc>
 8020404:	4621      	mov	r1, r4
 8020406:	f000 ff09 	bl	802121c <__submore>
 802040a:	2800      	cmp	r0, #0
 802040c:	d0f1      	beq.n	80203f2 <_sungetc_r+0x26>
 802040e:	e7e1      	b.n	80203d4 <_sungetc_r+0x8>
 8020410:	6921      	ldr	r1, [r4, #16]
 8020412:	6823      	ldr	r3, [r4, #0]
 8020414:	b151      	cbz	r1, 802042c <_sungetc_r+0x60>
 8020416:	4299      	cmp	r1, r3
 8020418:	d208      	bcs.n	802042c <_sungetc_r+0x60>
 802041a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 802041e:	42a9      	cmp	r1, r5
 8020420:	d104      	bne.n	802042c <_sungetc_r+0x60>
 8020422:	3b01      	subs	r3, #1
 8020424:	3201      	adds	r2, #1
 8020426:	6023      	str	r3, [r4, #0]
 8020428:	6062      	str	r2, [r4, #4]
 802042a:	e7d5      	b.n	80203d8 <_sungetc_r+0xc>
 802042c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8020430:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8020434:	6363      	str	r3, [r4, #52]	; 0x34
 8020436:	2303      	movs	r3, #3
 8020438:	63a3      	str	r3, [r4, #56]	; 0x38
 802043a:	4623      	mov	r3, r4
 802043c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8020440:	6023      	str	r3, [r4, #0]
 8020442:	2301      	movs	r3, #1
 8020444:	e7dc      	b.n	8020400 <_sungetc_r+0x34>

08020446 <__ssrefill_r>:
 8020446:	b510      	push	{r4, lr}
 8020448:	460c      	mov	r4, r1
 802044a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 802044c:	b169      	cbz	r1, 802046a <__ssrefill_r+0x24>
 802044e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8020452:	4299      	cmp	r1, r3
 8020454:	d001      	beq.n	802045a <__ssrefill_r+0x14>
 8020456:	f7ff fbdb 	bl	801fc10 <_free_r>
 802045a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 802045c:	6063      	str	r3, [r4, #4]
 802045e:	2000      	movs	r0, #0
 8020460:	6360      	str	r0, [r4, #52]	; 0x34
 8020462:	b113      	cbz	r3, 802046a <__ssrefill_r+0x24>
 8020464:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8020466:	6023      	str	r3, [r4, #0]
 8020468:	bd10      	pop	{r4, pc}
 802046a:	6923      	ldr	r3, [r4, #16]
 802046c:	6023      	str	r3, [r4, #0]
 802046e:	2300      	movs	r3, #0
 8020470:	6063      	str	r3, [r4, #4]
 8020472:	89a3      	ldrh	r3, [r4, #12]
 8020474:	f043 0320 	orr.w	r3, r3, #32
 8020478:	81a3      	strh	r3, [r4, #12]
 802047a:	f04f 30ff 	mov.w	r0, #4294967295
 802047e:	e7f3      	b.n	8020468 <__ssrefill_r+0x22>

08020480 <__ssvfiscanf_r>:
 8020480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020484:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8020488:	460c      	mov	r4, r1
 802048a:	2100      	movs	r1, #0
 802048c:	9144      	str	r1, [sp, #272]	; 0x110
 802048e:	9145      	str	r1, [sp, #276]	; 0x114
 8020490:	499f      	ldr	r1, [pc, #636]	; (8020710 <__ssvfiscanf_r+0x290>)
 8020492:	91a0      	str	r1, [sp, #640]	; 0x280
 8020494:	f10d 0804 	add.w	r8, sp, #4
 8020498:	499e      	ldr	r1, [pc, #632]	; (8020714 <__ssvfiscanf_r+0x294>)
 802049a:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8020718 <__ssvfiscanf_r+0x298>
 802049e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80204a2:	4606      	mov	r6, r0
 80204a4:	4692      	mov	sl, r2
 80204a6:	91a1      	str	r1, [sp, #644]	; 0x284
 80204a8:	9300      	str	r3, [sp, #0]
 80204aa:	270a      	movs	r7, #10
 80204ac:	f89a 3000 	ldrb.w	r3, [sl]
 80204b0:	2b00      	cmp	r3, #0
 80204b2:	f000 812a 	beq.w	802070a <__ssvfiscanf_r+0x28a>
 80204b6:	4655      	mov	r5, sl
 80204b8:	f001 f85e 	bl	8021578 <__locale_ctype_ptr>
 80204bc:	f815 bb01 	ldrb.w	fp, [r5], #1
 80204c0:	4458      	add	r0, fp
 80204c2:	7843      	ldrb	r3, [r0, #1]
 80204c4:	f013 0308 	ands.w	r3, r3, #8
 80204c8:	d01c      	beq.n	8020504 <__ssvfiscanf_r+0x84>
 80204ca:	6863      	ldr	r3, [r4, #4]
 80204cc:	2b00      	cmp	r3, #0
 80204ce:	dd12      	ble.n	80204f6 <__ssvfiscanf_r+0x76>
 80204d0:	f001 f852 	bl	8021578 <__locale_ctype_ptr>
 80204d4:	6823      	ldr	r3, [r4, #0]
 80204d6:	781a      	ldrb	r2, [r3, #0]
 80204d8:	4410      	add	r0, r2
 80204da:	7842      	ldrb	r2, [r0, #1]
 80204dc:	0712      	lsls	r2, r2, #28
 80204de:	d401      	bmi.n	80204e4 <__ssvfiscanf_r+0x64>
 80204e0:	46aa      	mov	sl, r5
 80204e2:	e7e3      	b.n	80204ac <__ssvfiscanf_r+0x2c>
 80204e4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80204e6:	3201      	adds	r2, #1
 80204e8:	9245      	str	r2, [sp, #276]	; 0x114
 80204ea:	6862      	ldr	r2, [r4, #4]
 80204ec:	3301      	adds	r3, #1
 80204ee:	3a01      	subs	r2, #1
 80204f0:	6062      	str	r2, [r4, #4]
 80204f2:	6023      	str	r3, [r4, #0]
 80204f4:	e7e9      	b.n	80204ca <__ssvfiscanf_r+0x4a>
 80204f6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80204f8:	4621      	mov	r1, r4
 80204fa:	4630      	mov	r0, r6
 80204fc:	4798      	blx	r3
 80204fe:	2800      	cmp	r0, #0
 8020500:	d0e6      	beq.n	80204d0 <__ssvfiscanf_r+0x50>
 8020502:	e7ed      	b.n	80204e0 <__ssvfiscanf_r+0x60>
 8020504:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8020508:	f040 8082 	bne.w	8020610 <__ssvfiscanf_r+0x190>
 802050c:	9343      	str	r3, [sp, #268]	; 0x10c
 802050e:	9341      	str	r3, [sp, #260]	; 0x104
 8020510:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8020514:	2b2a      	cmp	r3, #42	; 0x2a
 8020516:	d103      	bne.n	8020520 <__ssvfiscanf_r+0xa0>
 8020518:	2310      	movs	r3, #16
 802051a:	9341      	str	r3, [sp, #260]	; 0x104
 802051c:	f10a 0502 	add.w	r5, sl, #2
 8020520:	46aa      	mov	sl, r5
 8020522:	f815 1b01 	ldrb.w	r1, [r5], #1
 8020526:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 802052a:	2a09      	cmp	r2, #9
 802052c:	d922      	bls.n	8020574 <__ssvfiscanf_r+0xf4>
 802052e:	2203      	movs	r2, #3
 8020530:	4879      	ldr	r0, [pc, #484]	; (8020718 <__ssvfiscanf_r+0x298>)
 8020532:	f7df fe8d 	bl	8000250 <memchr>
 8020536:	b138      	cbz	r0, 8020548 <__ssvfiscanf_r+0xc8>
 8020538:	eba0 0309 	sub.w	r3, r0, r9
 802053c:	2001      	movs	r0, #1
 802053e:	4098      	lsls	r0, r3
 8020540:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8020542:	4318      	orrs	r0, r3
 8020544:	9041      	str	r0, [sp, #260]	; 0x104
 8020546:	46aa      	mov	sl, r5
 8020548:	f89a 3000 	ldrb.w	r3, [sl]
 802054c:	2b67      	cmp	r3, #103	; 0x67
 802054e:	f10a 0501 	add.w	r5, sl, #1
 8020552:	d82b      	bhi.n	80205ac <__ssvfiscanf_r+0x12c>
 8020554:	2b65      	cmp	r3, #101	; 0x65
 8020556:	f080 809f 	bcs.w	8020698 <__ssvfiscanf_r+0x218>
 802055a:	2b47      	cmp	r3, #71	; 0x47
 802055c:	d810      	bhi.n	8020580 <__ssvfiscanf_r+0x100>
 802055e:	2b45      	cmp	r3, #69	; 0x45
 8020560:	f080 809a 	bcs.w	8020698 <__ssvfiscanf_r+0x218>
 8020564:	2b00      	cmp	r3, #0
 8020566:	d06c      	beq.n	8020642 <__ssvfiscanf_r+0x1c2>
 8020568:	2b25      	cmp	r3, #37	; 0x25
 802056a:	d051      	beq.n	8020610 <__ssvfiscanf_r+0x190>
 802056c:	2303      	movs	r3, #3
 802056e:	9347      	str	r3, [sp, #284]	; 0x11c
 8020570:	9742      	str	r7, [sp, #264]	; 0x108
 8020572:	e027      	b.n	80205c4 <__ssvfiscanf_r+0x144>
 8020574:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8020576:	fb07 1303 	mla	r3, r7, r3, r1
 802057a:	3b30      	subs	r3, #48	; 0x30
 802057c:	9343      	str	r3, [sp, #268]	; 0x10c
 802057e:	e7cf      	b.n	8020520 <__ssvfiscanf_r+0xa0>
 8020580:	2b5b      	cmp	r3, #91	; 0x5b
 8020582:	d06a      	beq.n	802065a <__ssvfiscanf_r+0x1da>
 8020584:	d80c      	bhi.n	80205a0 <__ssvfiscanf_r+0x120>
 8020586:	2b58      	cmp	r3, #88	; 0x58
 8020588:	d1f0      	bne.n	802056c <__ssvfiscanf_r+0xec>
 802058a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 802058c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8020590:	9241      	str	r2, [sp, #260]	; 0x104
 8020592:	2210      	movs	r2, #16
 8020594:	9242      	str	r2, [sp, #264]	; 0x108
 8020596:	2b6e      	cmp	r3, #110	; 0x6e
 8020598:	bf8c      	ite	hi
 802059a:	2304      	movhi	r3, #4
 802059c:	2303      	movls	r3, #3
 802059e:	e010      	b.n	80205c2 <__ssvfiscanf_r+0x142>
 80205a0:	2b63      	cmp	r3, #99	; 0x63
 80205a2:	d065      	beq.n	8020670 <__ssvfiscanf_r+0x1f0>
 80205a4:	2b64      	cmp	r3, #100	; 0x64
 80205a6:	d1e1      	bne.n	802056c <__ssvfiscanf_r+0xec>
 80205a8:	9742      	str	r7, [sp, #264]	; 0x108
 80205aa:	e7f4      	b.n	8020596 <__ssvfiscanf_r+0x116>
 80205ac:	2b70      	cmp	r3, #112	; 0x70
 80205ae:	d04b      	beq.n	8020648 <__ssvfiscanf_r+0x1c8>
 80205b0:	d826      	bhi.n	8020600 <__ssvfiscanf_r+0x180>
 80205b2:	2b6e      	cmp	r3, #110	; 0x6e
 80205b4:	d062      	beq.n	802067c <__ssvfiscanf_r+0x1fc>
 80205b6:	d84c      	bhi.n	8020652 <__ssvfiscanf_r+0x1d2>
 80205b8:	2b69      	cmp	r3, #105	; 0x69
 80205ba:	d1d7      	bne.n	802056c <__ssvfiscanf_r+0xec>
 80205bc:	2300      	movs	r3, #0
 80205be:	9342      	str	r3, [sp, #264]	; 0x108
 80205c0:	2303      	movs	r3, #3
 80205c2:	9347      	str	r3, [sp, #284]	; 0x11c
 80205c4:	6863      	ldr	r3, [r4, #4]
 80205c6:	2b00      	cmp	r3, #0
 80205c8:	dd68      	ble.n	802069c <__ssvfiscanf_r+0x21c>
 80205ca:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80205cc:	0659      	lsls	r1, r3, #25
 80205ce:	d407      	bmi.n	80205e0 <__ssvfiscanf_r+0x160>
 80205d0:	f000 ffd2 	bl	8021578 <__locale_ctype_ptr>
 80205d4:	6823      	ldr	r3, [r4, #0]
 80205d6:	781a      	ldrb	r2, [r3, #0]
 80205d8:	4410      	add	r0, r2
 80205da:	7842      	ldrb	r2, [r0, #1]
 80205dc:	0712      	lsls	r2, r2, #28
 80205de:	d464      	bmi.n	80206aa <__ssvfiscanf_r+0x22a>
 80205e0:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80205e2:	2b02      	cmp	r3, #2
 80205e4:	dc73      	bgt.n	80206ce <__ssvfiscanf_r+0x24e>
 80205e6:	466b      	mov	r3, sp
 80205e8:	4622      	mov	r2, r4
 80205ea:	a941      	add	r1, sp, #260	; 0x104
 80205ec:	4630      	mov	r0, r6
 80205ee:	f000 fb5f 	bl	8020cb0 <_scanf_chars>
 80205f2:	2801      	cmp	r0, #1
 80205f4:	f000 8089 	beq.w	802070a <__ssvfiscanf_r+0x28a>
 80205f8:	2802      	cmp	r0, #2
 80205fa:	f47f af71 	bne.w	80204e0 <__ssvfiscanf_r+0x60>
 80205fe:	e01d      	b.n	802063c <__ssvfiscanf_r+0x1bc>
 8020600:	2b75      	cmp	r3, #117	; 0x75
 8020602:	d0d1      	beq.n	80205a8 <__ssvfiscanf_r+0x128>
 8020604:	2b78      	cmp	r3, #120	; 0x78
 8020606:	d0c0      	beq.n	802058a <__ssvfiscanf_r+0x10a>
 8020608:	2b73      	cmp	r3, #115	; 0x73
 802060a:	d1af      	bne.n	802056c <__ssvfiscanf_r+0xec>
 802060c:	2302      	movs	r3, #2
 802060e:	e7d8      	b.n	80205c2 <__ssvfiscanf_r+0x142>
 8020610:	6863      	ldr	r3, [r4, #4]
 8020612:	2b00      	cmp	r3, #0
 8020614:	dd0c      	ble.n	8020630 <__ssvfiscanf_r+0x1b0>
 8020616:	6823      	ldr	r3, [r4, #0]
 8020618:	781a      	ldrb	r2, [r3, #0]
 802061a:	455a      	cmp	r2, fp
 802061c:	d175      	bne.n	802070a <__ssvfiscanf_r+0x28a>
 802061e:	3301      	adds	r3, #1
 8020620:	6862      	ldr	r2, [r4, #4]
 8020622:	6023      	str	r3, [r4, #0]
 8020624:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8020626:	3a01      	subs	r2, #1
 8020628:	3301      	adds	r3, #1
 802062a:	6062      	str	r2, [r4, #4]
 802062c:	9345      	str	r3, [sp, #276]	; 0x114
 802062e:	e757      	b.n	80204e0 <__ssvfiscanf_r+0x60>
 8020630:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8020632:	4621      	mov	r1, r4
 8020634:	4630      	mov	r0, r6
 8020636:	4798      	blx	r3
 8020638:	2800      	cmp	r0, #0
 802063a:	d0ec      	beq.n	8020616 <__ssvfiscanf_r+0x196>
 802063c:	9844      	ldr	r0, [sp, #272]	; 0x110
 802063e:	2800      	cmp	r0, #0
 8020640:	d159      	bne.n	80206f6 <__ssvfiscanf_r+0x276>
 8020642:	f04f 30ff 	mov.w	r0, #4294967295
 8020646:	e05c      	b.n	8020702 <__ssvfiscanf_r+0x282>
 8020648:	9a41      	ldr	r2, [sp, #260]	; 0x104
 802064a:	f042 0220 	orr.w	r2, r2, #32
 802064e:	9241      	str	r2, [sp, #260]	; 0x104
 8020650:	e79b      	b.n	802058a <__ssvfiscanf_r+0x10a>
 8020652:	2308      	movs	r3, #8
 8020654:	9342      	str	r3, [sp, #264]	; 0x108
 8020656:	2304      	movs	r3, #4
 8020658:	e7b3      	b.n	80205c2 <__ssvfiscanf_r+0x142>
 802065a:	4629      	mov	r1, r5
 802065c:	4640      	mov	r0, r8
 802065e:	f000 fc91 	bl	8020f84 <__sccl>
 8020662:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8020664:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020668:	9341      	str	r3, [sp, #260]	; 0x104
 802066a:	4605      	mov	r5, r0
 802066c:	2301      	movs	r3, #1
 802066e:	e7a8      	b.n	80205c2 <__ssvfiscanf_r+0x142>
 8020670:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8020672:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020676:	9341      	str	r3, [sp, #260]	; 0x104
 8020678:	2300      	movs	r3, #0
 802067a:	e7a2      	b.n	80205c2 <__ssvfiscanf_r+0x142>
 802067c:	9841      	ldr	r0, [sp, #260]	; 0x104
 802067e:	06c3      	lsls	r3, r0, #27
 8020680:	f53f af2e 	bmi.w	80204e0 <__ssvfiscanf_r+0x60>
 8020684:	9b00      	ldr	r3, [sp, #0]
 8020686:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8020688:	1d19      	adds	r1, r3, #4
 802068a:	9100      	str	r1, [sp, #0]
 802068c:	681b      	ldr	r3, [r3, #0]
 802068e:	07c0      	lsls	r0, r0, #31
 8020690:	bf4c      	ite	mi
 8020692:	801a      	strhmi	r2, [r3, #0]
 8020694:	601a      	strpl	r2, [r3, #0]
 8020696:	e723      	b.n	80204e0 <__ssvfiscanf_r+0x60>
 8020698:	2305      	movs	r3, #5
 802069a:	e792      	b.n	80205c2 <__ssvfiscanf_r+0x142>
 802069c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 802069e:	4621      	mov	r1, r4
 80206a0:	4630      	mov	r0, r6
 80206a2:	4798      	blx	r3
 80206a4:	2800      	cmp	r0, #0
 80206a6:	d090      	beq.n	80205ca <__ssvfiscanf_r+0x14a>
 80206a8:	e7c8      	b.n	802063c <__ssvfiscanf_r+0x1bc>
 80206aa:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80206ac:	3201      	adds	r2, #1
 80206ae:	9245      	str	r2, [sp, #276]	; 0x114
 80206b0:	6862      	ldr	r2, [r4, #4]
 80206b2:	3a01      	subs	r2, #1
 80206b4:	2a00      	cmp	r2, #0
 80206b6:	6062      	str	r2, [r4, #4]
 80206b8:	dd02      	ble.n	80206c0 <__ssvfiscanf_r+0x240>
 80206ba:	3301      	adds	r3, #1
 80206bc:	6023      	str	r3, [r4, #0]
 80206be:	e787      	b.n	80205d0 <__ssvfiscanf_r+0x150>
 80206c0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80206c2:	4621      	mov	r1, r4
 80206c4:	4630      	mov	r0, r6
 80206c6:	4798      	blx	r3
 80206c8:	2800      	cmp	r0, #0
 80206ca:	d081      	beq.n	80205d0 <__ssvfiscanf_r+0x150>
 80206cc:	e7b6      	b.n	802063c <__ssvfiscanf_r+0x1bc>
 80206ce:	2b04      	cmp	r3, #4
 80206d0:	dc06      	bgt.n	80206e0 <__ssvfiscanf_r+0x260>
 80206d2:	466b      	mov	r3, sp
 80206d4:	4622      	mov	r2, r4
 80206d6:	a941      	add	r1, sp, #260	; 0x104
 80206d8:	4630      	mov	r0, r6
 80206da:	f000 fb4d 	bl	8020d78 <_scanf_i>
 80206de:	e788      	b.n	80205f2 <__ssvfiscanf_r+0x172>
 80206e0:	4b0e      	ldr	r3, [pc, #56]	; (802071c <__ssvfiscanf_r+0x29c>)
 80206e2:	2b00      	cmp	r3, #0
 80206e4:	f43f aefc 	beq.w	80204e0 <__ssvfiscanf_r+0x60>
 80206e8:	466b      	mov	r3, sp
 80206ea:	4622      	mov	r2, r4
 80206ec:	a941      	add	r1, sp, #260	; 0x104
 80206ee:	4630      	mov	r0, r6
 80206f0:	f3af 8000 	nop.w
 80206f4:	e77d      	b.n	80205f2 <__ssvfiscanf_r+0x172>
 80206f6:	89a3      	ldrh	r3, [r4, #12]
 80206f8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80206fc:	bf18      	it	ne
 80206fe:	f04f 30ff 	movne.w	r0, #4294967295
 8020702:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8020706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802070a:	9844      	ldr	r0, [sp, #272]	; 0x110
 802070c:	e7f9      	b.n	8020702 <__ssvfiscanf_r+0x282>
 802070e:	bf00      	nop
 8020710:	080203cd 	.word	0x080203cd
 8020714:	08020447 	.word	0x08020447
 8020718:	0802425a 	.word	0x0802425a
 802071c:	00000000 	.word	0x00000000

08020720 <__sfputc_r>:
 8020720:	6893      	ldr	r3, [r2, #8]
 8020722:	3b01      	subs	r3, #1
 8020724:	2b00      	cmp	r3, #0
 8020726:	b410      	push	{r4}
 8020728:	6093      	str	r3, [r2, #8]
 802072a:	da08      	bge.n	802073e <__sfputc_r+0x1e>
 802072c:	6994      	ldr	r4, [r2, #24]
 802072e:	42a3      	cmp	r3, r4
 8020730:	db01      	blt.n	8020736 <__sfputc_r+0x16>
 8020732:	290a      	cmp	r1, #10
 8020734:	d103      	bne.n	802073e <__sfputc_r+0x1e>
 8020736:	f85d 4b04 	ldr.w	r4, [sp], #4
 802073a:	f000 bda9 	b.w	8021290 <__swbuf_r>
 802073e:	6813      	ldr	r3, [r2, #0]
 8020740:	1c58      	adds	r0, r3, #1
 8020742:	6010      	str	r0, [r2, #0]
 8020744:	7019      	strb	r1, [r3, #0]
 8020746:	4608      	mov	r0, r1
 8020748:	f85d 4b04 	ldr.w	r4, [sp], #4
 802074c:	4770      	bx	lr

0802074e <__sfputs_r>:
 802074e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020750:	4606      	mov	r6, r0
 8020752:	460f      	mov	r7, r1
 8020754:	4614      	mov	r4, r2
 8020756:	18d5      	adds	r5, r2, r3
 8020758:	42ac      	cmp	r4, r5
 802075a:	d101      	bne.n	8020760 <__sfputs_r+0x12>
 802075c:	2000      	movs	r0, #0
 802075e:	e007      	b.n	8020770 <__sfputs_r+0x22>
 8020760:	463a      	mov	r2, r7
 8020762:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020766:	4630      	mov	r0, r6
 8020768:	f7ff ffda 	bl	8020720 <__sfputc_r>
 802076c:	1c43      	adds	r3, r0, #1
 802076e:	d1f3      	bne.n	8020758 <__sfputs_r+0xa>
 8020770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08020774 <_vfiprintf_r>:
 8020774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020778:	460c      	mov	r4, r1
 802077a:	b09d      	sub	sp, #116	; 0x74
 802077c:	4617      	mov	r7, r2
 802077e:	461d      	mov	r5, r3
 8020780:	4606      	mov	r6, r0
 8020782:	b118      	cbz	r0, 802078c <_vfiprintf_r+0x18>
 8020784:	6983      	ldr	r3, [r0, #24]
 8020786:	b90b      	cbnz	r3, 802078c <_vfiprintf_r+0x18>
 8020788:	f7ff fc30 	bl	801ffec <__sinit>
 802078c:	4b7c      	ldr	r3, [pc, #496]	; (8020980 <_vfiprintf_r+0x20c>)
 802078e:	429c      	cmp	r4, r3
 8020790:	d158      	bne.n	8020844 <_vfiprintf_r+0xd0>
 8020792:	6874      	ldr	r4, [r6, #4]
 8020794:	89a3      	ldrh	r3, [r4, #12]
 8020796:	0718      	lsls	r0, r3, #28
 8020798:	d55e      	bpl.n	8020858 <_vfiprintf_r+0xe4>
 802079a:	6923      	ldr	r3, [r4, #16]
 802079c:	2b00      	cmp	r3, #0
 802079e:	d05b      	beq.n	8020858 <_vfiprintf_r+0xe4>
 80207a0:	2300      	movs	r3, #0
 80207a2:	9309      	str	r3, [sp, #36]	; 0x24
 80207a4:	2320      	movs	r3, #32
 80207a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80207aa:	2330      	movs	r3, #48	; 0x30
 80207ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80207b0:	9503      	str	r5, [sp, #12]
 80207b2:	f04f 0b01 	mov.w	fp, #1
 80207b6:	46b8      	mov	r8, r7
 80207b8:	4645      	mov	r5, r8
 80207ba:	f815 3b01 	ldrb.w	r3, [r5], #1
 80207be:	b10b      	cbz	r3, 80207c4 <_vfiprintf_r+0x50>
 80207c0:	2b25      	cmp	r3, #37	; 0x25
 80207c2:	d154      	bne.n	802086e <_vfiprintf_r+0xfa>
 80207c4:	ebb8 0a07 	subs.w	sl, r8, r7
 80207c8:	d00b      	beq.n	80207e2 <_vfiprintf_r+0x6e>
 80207ca:	4653      	mov	r3, sl
 80207cc:	463a      	mov	r2, r7
 80207ce:	4621      	mov	r1, r4
 80207d0:	4630      	mov	r0, r6
 80207d2:	f7ff ffbc 	bl	802074e <__sfputs_r>
 80207d6:	3001      	adds	r0, #1
 80207d8:	f000 80c2 	beq.w	8020960 <_vfiprintf_r+0x1ec>
 80207dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80207de:	4453      	add	r3, sl
 80207e0:	9309      	str	r3, [sp, #36]	; 0x24
 80207e2:	f898 3000 	ldrb.w	r3, [r8]
 80207e6:	2b00      	cmp	r3, #0
 80207e8:	f000 80ba 	beq.w	8020960 <_vfiprintf_r+0x1ec>
 80207ec:	2300      	movs	r3, #0
 80207ee:	f04f 32ff 	mov.w	r2, #4294967295
 80207f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80207f6:	9304      	str	r3, [sp, #16]
 80207f8:	9307      	str	r3, [sp, #28]
 80207fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80207fe:	931a      	str	r3, [sp, #104]	; 0x68
 8020800:	46a8      	mov	r8, r5
 8020802:	2205      	movs	r2, #5
 8020804:	f818 1b01 	ldrb.w	r1, [r8], #1
 8020808:	485e      	ldr	r0, [pc, #376]	; (8020984 <_vfiprintf_r+0x210>)
 802080a:	f7df fd21 	bl	8000250 <memchr>
 802080e:	9b04      	ldr	r3, [sp, #16]
 8020810:	bb78      	cbnz	r0, 8020872 <_vfiprintf_r+0xfe>
 8020812:	06d9      	lsls	r1, r3, #27
 8020814:	bf44      	itt	mi
 8020816:	2220      	movmi	r2, #32
 8020818:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 802081c:	071a      	lsls	r2, r3, #28
 802081e:	bf44      	itt	mi
 8020820:	222b      	movmi	r2, #43	; 0x2b
 8020822:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8020826:	782a      	ldrb	r2, [r5, #0]
 8020828:	2a2a      	cmp	r2, #42	; 0x2a
 802082a:	d02a      	beq.n	8020882 <_vfiprintf_r+0x10e>
 802082c:	9a07      	ldr	r2, [sp, #28]
 802082e:	46a8      	mov	r8, r5
 8020830:	2000      	movs	r0, #0
 8020832:	250a      	movs	r5, #10
 8020834:	4641      	mov	r1, r8
 8020836:	f811 3b01 	ldrb.w	r3, [r1], #1
 802083a:	3b30      	subs	r3, #48	; 0x30
 802083c:	2b09      	cmp	r3, #9
 802083e:	d969      	bls.n	8020914 <_vfiprintf_r+0x1a0>
 8020840:	b360      	cbz	r0, 802089c <_vfiprintf_r+0x128>
 8020842:	e024      	b.n	802088e <_vfiprintf_r+0x11a>
 8020844:	4b50      	ldr	r3, [pc, #320]	; (8020988 <_vfiprintf_r+0x214>)
 8020846:	429c      	cmp	r4, r3
 8020848:	d101      	bne.n	802084e <_vfiprintf_r+0xda>
 802084a:	68b4      	ldr	r4, [r6, #8]
 802084c:	e7a2      	b.n	8020794 <_vfiprintf_r+0x20>
 802084e:	4b4f      	ldr	r3, [pc, #316]	; (802098c <_vfiprintf_r+0x218>)
 8020850:	429c      	cmp	r4, r3
 8020852:	bf08      	it	eq
 8020854:	68f4      	ldreq	r4, [r6, #12]
 8020856:	e79d      	b.n	8020794 <_vfiprintf_r+0x20>
 8020858:	4621      	mov	r1, r4
 802085a:	4630      	mov	r0, r6
 802085c:	f000 fd6a 	bl	8021334 <__swsetup_r>
 8020860:	2800      	cmp	r0, #0
 8020862:	d09d      	beq.n	80207a0 <_vfiprintf_r+0x2c>
 8020864:	f04f 30ff 	mov.w	r0, #4294967295
 8020868:	b01d      	add	sp, #116	; 0x74
 802086a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802086e:	46a8      	mov	r8, r5
 8020870:	e7a2      	b.n	80207b8 <_vfiprintf_r+0x44>
 8020872:	4a44      	ldr	r2, [pc, #272]	; (8020984 <_vfiprintf_r+0x210>)
 8020874:	1a80      	subs	r0, r0, r2
 8020876:	fa0b f000 	lsl.w	r0, fp, r0
 802087a:	4318      	orrs	r0, r3
 802087c:	9004      	str	r0, [sp, #16]
 802087e:	4645      	mov	r5, r8
 8020880:	e7be      	b.n	8020800 <_vfiprintf_r+0x8c>
 8020882:	9a03      	ldr	r2, [sp, #12]
 8020884:	1d11      	adds	r1, r2, #4
 8020886:	6812      	ldr	r2, [r2, #0]
 8020888:	9103      	str	r1, [sp, #12]
 802088a:	2a00      	cmp	r2, #0
 802088c:	db01      	blt.n	8020892 <_vfiprintf_r+0x11e>
 802088e:	9207      	str	r2, [sp, #28]
 8020890:	e004      	b.n	802089c <_vfiprintf_r+0x128>
 8020892:	4252      	negs	r2, r2
 8020894:	f043 0302 	orr.w	r3, r3, #2
 8020898:	9207      	str	r2, [sp, #28]
 802089a:	9304      	str	r3, [sp, #16]
 802089c:	f898 3000 	ldrb.w	r3, [r8]
 80208a0:	2b2e      	cmp	r3, #46	; 0x2e
 80208a2:	d10e      	bne.n	80208c2 <_vfiprintf_r+0x14e>
 80208a4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80208a8:	2b2a      	cmp	r3, #42	; 0x2a
 80208aa:	d138      	bne.n	802091e <_vfiprintf_r+0x1aa>
 80208ac:	9b03      	ldr	r3, [sp, #12]
 80208ae:	1d1a      	adds	r2, r3, #4
 80208b0:	681b      	ldr	r3, [r3, #0]
 80208b2:	9203      	str	r2, [sp, #12]
 80208b4:	2b00      	cmp	r3, #0
 80208b6:	bfb8      	it	lt
 80208b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80208bc:	f108 0802 	add.w	r8, r8, #2
 80208c0:	9305      	str	r3, [sp, #20]
 80208c2:	4d33      	ldr	r5, [pc, #204]	; (8020990 <_vfiprintf_r+0x21c>)
 80208c4:	f898 1000 	ldrb.w	r1, [r8]
 80208c8:	2203      	movs	r2, #3
 80208ca:	4628      	mov	r0, r5
 80208cc:	f7df fcc0 	bl	8000250 <memchr>
 80208d0:	b140      	cbz	r0, 80208e4 <_vfiprintf_r+0x170>
 80208d2:	2340      	movs	r3, #64	; 0x40
 80208d4:	1b40      	subs	r0, r0, r5
 80208d6:	fa03 f000 	lsl.w	r0, r3, r0
 80208da:	9b04      	ldr	r3, [sp, #16]
 80208dc:	4303      	orrs	r3, r0
 80208de:	f108 0801 	add.w	r8, r8, #1
 80208e2:	9304      	str	r3, [sp, #16]
 80208e4:	f898 1000 	ldrb.w	r1, [r8]
 80208e8:	482a      	ldr	r0, [pc, #168]	; (8020994 <_vfiprintf_r+0x220>)
 80208ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80208ee:	2206      	movs	r2, #6
 80208f0:	f108 0701 	add.w	r7, r8, #1
 80208f4:	f7df fcac 	bl	8000250 <memchr>
 80208f8:	2800      	cmp	r0, #0
 80208fa:	d037      	beq.n	802096c <_vfiprintf_r+0x1f8>
 80208fc:	4b26      	ldr	r3, [pc, #152]	; (8020998 <_vfiprintf_r+0x224>)
 80208fe:	bb1b      	cbnz	r3, 8020948 <_vfiprintf_r+0x1d4>
 8020900:	9b03      	ldr	r3, [sp, #12]
 8020902:	3307      	adds	r3, #7
 8020904:	f023 0307 	bic.w	r3, r3, #7
 8020908:	3308      	adds	r3, #8
 802090a:	9303      	str	r3, [sp, #12]
 802090c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802090e:	444b      	add	r3, r9
 8020910:	9309      	str	r3, [sp, #36]	; 0x24
 8020912:	e750      	b.n	80207b6 <_vfiprintf_r+0x42>
 8020914:	fb05 3202 	mla	r2, r5, r2, r3
 8020918:	2001      	movs	r0, #1
 802091a:	4688      	mov	r8, r1
 802091c:	e78a      	b.n	8020834 <_vfiprintf_r+0xc0>
 802091e:	2300      	movs	r3, #0
 8020920:	f108 0801 	add.w	r8, r8, #1
 8020924:	9305      	str	r3, [sp, #20]
 8020926:	4619      	mov	r1, r3
 8020928:	250a      	movs	r5, #10
 802092a:	4640      	mov	r0, r8
 802092c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020930:	3a30      	subs	r2, #48	; 0x30
 8020932:	2a09      	cmp	r2, #9
 8020934:	d903      	bls.n	802093e <_vfiprintf_r+0x1ca>
 8020936:	2b00      	cmp	r3, #0
 8020938:	d0c3      	beq.n	80208c2 <_vfiprintf_r+0x14e>
 802093a:	9105      	str	r1, [sp, #20]
 802093c:	e7c1      	b.n	80208c2 <_vfiprintf_r+0x14e>
 802093e:	fb05 2101 	mla	r1, r5, r1, r2
 8020942:	2301      	movs	r3, #1
 8020944:	4680      	mov	r8, r0
 8020946:	e7f0      	b.n	802092a <_vfiprintf_r+0x1b6>
 8020948:	ab03      	add	r3, sp, #12
 802094a:	9300      	str	r3, [sp, #0]
 802094c:	4622      	mov	r2, r4
 802094e:	4b13      	ldr	r3, [pc, #76]	; (802099c <_vfiprintf_r+0x228>)
 8020950:	a904      	add	r1, sp, #16
 8020952:	4630      	mov	r0, r6
 8020954:	f3af 8000 	nop.w
 8020958:	f1b0 3fff 	cmp.w	r0, #4294967295
 802095c:	4681      	mov	r9, r0
 802095e:	d1d5      	bne.n	802090c <_vfiprintf_r+0x198>
 8020960:	89a3      	ldrh	r3, [r4, #12]
 8020962:	065b      	lsls	r3, r3, #25
 8020964:	f53f af7e 	bmi.w	8020864 <_vfiprintf_r+0xf0>
 8020968:	9809      	ldr	r0, [sp, #36]	; 0x24
 802096a:	e77d      	b.n	8020868 <_vfiprintf_r+0xf4>
 802096c:	ab03      	add	r3, sp, #12
 802096e:	9300      	str	r3, [sp, #0]
 8020970:	4622      	mov	r2, r4
 8020972:	4b0a      	ldr	r3, [pc, #40]	; (802099c <_vfiprintf_r+0x228>)
 8020974:	a904      	add	r1, sp, #16
 8020976:	4630      	mov	r0, r6
 8020978:	f000 f888 	bl	8020a8c <_printf_i>
 802097c:	e7ec      	b.n	8020958 <_vfiprintf_r+0x1e4>
 802097e:	bf00      	nop
 8020980:	08024214 	.word	0x08024214
 8020984:	08024254 	.word	0x08024254
 8020988:	08024234 	.word	0x08024234
 802098c:	080241f4 	.word	0x080241f4
 8020990:	0802425a 	.word	0x0802425a
 8020994:	0802425e 	.word	0x0802425e
 8020998:	00000000 	.word	0x00000000
 802099c:	0802074f 	.word	0x0802074f

080209a0 <_printf_common>:
 80209a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80209a4:	4691      	mov	r9, r2
 80209a6:	461f      	mov	r7, r3
 80209a8:	688a      	ldr	r2, [r1, #8]
 80209aa:	690b      	ldr	r3, [r1, #16]
 80209ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80209b0:	4293      	cmp	r3, r2
 80209b2:	bfb8      	it	lt
 80209b4:	4613      	movlt	r3, r2
 80209b6:	f8c9 3000 	str.w	r3, [r9]
 80209ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80209be:	4606      	mov	r6, r0
 80209c0:	460c      	mov	r4, r1
 80209c2:	b112      	cbz	r2, 80209ca <_printf_common+0x2a>
 80209c4:	3301      	adds	r3, #1
 80209c6:	f8c9 3000 	str.w	r3, [r9]
 80209ca:	6823      	ldr	r3, [r4, #0]
 80209cc:	0699      	lsls	r1, r3, #26
 80209ce:	bf42      	ittt	mi
 80209d0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80209d4:	3302      	addmi	r3, #2
 80209d6:	f8c9 3000 	strmi.w	r3, [r9]
 80209da:	6825      	ldr	r5, [r4, #0]
 80209dc:	f015 0506 	ands.w	r5, r5, #6
 80209e0:	d107      	bne.n	80209f2 <_printf_common+0x52>
 80209e2:	f104 0a19 	add.w	sl, r4, #25
 80209e6:	68e3      	ldr	r3, [r4, #12]
 80209e8:	f8d9 2000 	ldr.w	r2, [r9]
 80209ec:	1a9b      	subs	r3, r3, r2
 80209ee:	42ab      	cmp	r3, r5
 80209f0:	dc28      	bgt.n	8020a44 <_printf_common+0xa4>
 80209f2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80209f6:	6822      	ldr	r2, [r4, #0]
 80209f8:	3300      	adds	r3, #0
 80209fa:	bf18      	it	ne
 80209fc:	2301      	movne	r3, #1
 80209fe:	0692      	lsls	r2, r2, #26
 8020a00:	d42d      	bmi.n	8020a5e <_printf_common+0xbe>
 8020a02:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8020a06:	4639      	mov	r1, r7
 8020a08:	4630      	mov	r0, r6
 8020a0a:	47c0      	blx	r8
 8020a0c:	3001      	adds	r0, #1
 8020a0e:	d020      	beq.n	8020a52 <_printf_common+0xb2>
 8020a10:	6823      	ldr	r3, [r4, #0]
 8020a12:	68e5      	ldr	r5, [r4, #12]
 8020a14:	f8d9 2000 	ldr.w	r2, [r9]
 8020a18:	f003 0306 	and.w	r3, r3, #6
 8020a1c:	2b04      	cmp	r3, #4
 8020a1e:	bf08      	it	eq
 8020a20:	1aad      	subeq	r5, r5, r2
 8020a22:	68a3      	ldr	r3, [r4, #8]
 8020a24:	6922      	ldr	r2, [r4, #16]
 8020a26:	bf0c      	ite	eq
 8020a28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8020a2c:	2500      	movne	r5, #0
 8020a2e:	4293      	cmp	r3, r2
 8020a30:	bfc4      	itt	gt
 8020a32:	1a9b      	subgt	r3, r3, r2
 8020a34:	18ed      	addgt	r5, r5, r3
 8020a36:	f04f 0900 	mov.w	r9, #0
 8020a3a:	341a      	adds	r4, #26
 8020a3c:	454d      	cmp	r5, r9
 8020a3e:	d11a      	bne.n	8020a76 <_printf_common+0xd6>
 8020a40:	2000      	movs	r0, #0
 8020a42:	e008      	b.n	8020a56 <_printf_common+0xb6>
 8020a44:	2301      	movs	r3, #1
 8020a46:	4652      	mov	r2, sl
 8020a48:	4639      	mov	r1, r7
 8020a4a:	4630      	mov	r0, r6
 8020a4c:	47c0      	blx	r8
 8020a4e:	3001      	adds	r0, #1
 8020a50:	d103      	bne.n	8020a5a <_printf_common+0xba>
 8020a52:	f04f 30ff 	mov.w	r0, #4294967295
 8020a56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020a5a:	3501      	adds	r5, #1
 8020a5c:	e7c3      	b.n	80209e6 <_printf_common+0x46>
 8020a5e:	18e1      	adds	r1, r4, r3
 8020a60:	1c5a      	adds	r2, r3, #1
 8020a62:	2030      	movs	r0, #48	; 0x30
 8020a64:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8020a68:	4422      	add	r2, r4
 8020a6a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8020a6e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8020a72:	3302      	adds	r3, #2
 8020a74:	e7c5      	b.n	8020a02 <_printf_common+0x62>
 8020a76:	2301      	movs	r3, #1
 8020a78:	4622      	mov	r2, r4
 8020a7a:	4639      	mov	r1, r7
 8020a7c:	4630      	mov	r0, r6
 8020a7e:	47c0      	blx	r8
 8020a80:	3001      	adds	r0, #1
 8020a82:	d0e6      	beq.n	8020a52 <_printf_common+0xb2>
 8020a84:	f109 0901 	add.w	r9, r9, #1
 8020a88:	e7d8      	b.n	8020a3c <_printf_common+0x9c>
	...

08020a8c <_printf_i>:
 8020a8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8020a90:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8020a94:	460c      	mov	r4, r1
 8020a96:	7e09      	ldrb	r1, [r1, #24]
 8020a98:	b085      	sub	sp, #20
 8020a9a:	296e      	cmp	r1, #110	; 0x6e
 8020a9c:	4617      	mov	r7, r2
 8020a9e:	4606      	mov	r6, r0
 8020aa0:	4698      	mov	r8, r3
 8020aa2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8020aa4:	f000 80b3 	beq.w	8020c0e <_printf_i+0x182>
 8020aa8:	d822      	bhi.n	8020af0 <_printf_i+0x64>
 8020aaa:	2963      	cmp	r1, #99	; 0x63
 8020aac:	d036      	beq.n	8020b1c <_printf_i+0x90>
 8020aae:	d80a      	bhi.n	8020ac6 <_printf_i+0x3a>
 8020ab0:	2900      	cmp	r1, #0
 8020ab2:	f000 80b9 	beq.w	8020c28 <_printf_i+0x19c>
 8020ab6:	2958      	cmp	r1, #88	; 0x58
 8020ab8:	f000 8083 	beq.w	8020bc2 <_printf_i+0x136>
 8020abc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020ac0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8020ac4:	e032      	b.n	8020b2c <_printf_i+0xa0>
 8020ac6:	2964      	cmp	r1, #100	; 0x64
 8020ac8:	d001      	beq.n	8020ace <_printf_i+0x42>
 8020aca:	2969      	cmp	r1, #105	; 0x69
 8020acc:	d1f6      	bne.n	8020abc <_printf_i+0x30>
 8020ace:	6820      	ldr	r0, [r4, #0]
 8020ad0:	6813      	ldr	r3, [r2, #0]
 8020ad2:	0605      	lsls	r5, r0, #24
 8020ad4:	f103 0104 	add.w	r1, r3, #4
 8020ad8:	d52a      	bpl.n	8020b30 <_printf_i+0xa4>
 8020ada:	681b      	ldr	r3, [r3, #0]
 8020adc:	6011      	str	r1, [r2, #0]
 8020ade:	2b00      	cmp	r3, #0
 8020ae0:	da03      	bge.n	8020aea <_printf_i+0x5e>
 8020ae2:	222d      	movs	r2, #45	; 0x2d
 8020ae4:	425b      	negs	r3, r3
 8020ae6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8020aea:	486f      	ldr	r0, [pc, #444]	; (8020ca8 <_printf_i+0x21c>)
 8020aec:	220a      	movs	r2, #10
 8020aee:	e039      	b.n	8020b64 <_printf_i+0xd8>
 8020af0:	2973      	cmp	r1, #115	; 0x73
 8020af2:	f000 809d 	beq.w	8020c30 <_printf_i+0x1a4>
 8020af6:	d808      	bhi.n	8020b0a <_printf_i+0x7e>
 8020af8:	296f      	cmp	r1, #111	; 0x6f
 8020afa:	d020      	beq.n	8020b3e <_printf_i+0xb2>
 8020afc:	2970      	cmp	r1, #112	; 0x70
 8020afe:	d1dd      	bne.n	8020abc <_printf_i+0x30>
 8020b00:	6823      	ldr	r3, [r4, #0]
 8020b02:	f043 0320 	orr.w	r3, r3, #32
 8020b06:	6023      	str	r3, [r4, #0]
 8020b08:	e003      	b.n	8020b12 <_printf_i+0x86>
 8020b0a:	2975      	cmp	r1, #117	; 0x75
 8020b0c:	d017      	beq.n	8020b3e <_printf_i+0xb2>
 8020b0e:	2978      	cmp	r1, #120	; 0x78
 8020b10:	d1d4      	bne.n	8020abc <_printf_i+0x30>
 8020b12:	2378      	movs	r3, #120	; 0x78
 8020b14:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8020b18:	4864      	ldr	r0, [pc, #400]	; (8020cac <_printf_i+0x220>)
 8020b1a:	e055      	b.n	8020bc8 <_printf_i+0x13c>
 8020b1c:	6813      	ldr	r3, [r2, #0]
 8020b1e:	1d19      	adds	r1, r3, #4
 8020b20:	681b      	ldr	r3, [r3, #0]
 8020b22:	6011      	str	r1, [r2, #0]
 8020b24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020b28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8020b2c:	2301      	movs	r3, #1
 8020b2e:	e08c      	b.n	8020c4a <_printf_i+0x1be>
 8020b30:	681b      	ldr	r3, [r3, #0]
 8020b32:	6011      	str	r1, [r2, #0]
 8020b34:	f010 0f40 	tst.w	r0, #64	; 0x40
 8020b38:	bf18      	it	ne
 8020b3a:	b21b      	sxthne	r3, r3
 8020b3c:	e7cf      	b.n	8020ade <_printf_i+0x52>
 8020b3e:	6813      	ldr	r3, [r2, #0]
 8020b40:	6825      	ldr	r5, [r4, #0]
 8020b42:	1d18      	adds	r0, r3, #4
 8020b44:	6010      	str	r0, [r2, #0]
 8020b46:	0628      	lsls	r0, r5, #24
 8020b48:	d501      	bpl.n	8020b4e <_printf_i+0xc2>
 8020b4a:	681b      	ldr	r3, [r3, #0]
 8020b4c:	e002      	b.n	8020b54 <_printf_i+0xc8>
 8020b4e:	0668      	lsls	r0, r5, #25
 8020b50:	d5fb      	bpl.n	8020b4a <_printf_i+0xbe>
 8020b52:	881b      	ldrh	r3, [r3, #0]
 8020b54:	4854      	ldr	r0, [pc, #336]	; (8020ca8 <_printf_i+0x21c>)
 8020b56:	296f      	cmp	r1, #111	; 0x6f
 8020b58:	bf14      	ite	ne
 8020b5a:	220a      	movne	r2, #10
 8020b5c:	2208      	moveq	r2, #8
 8020b5e:	2100      	movs	r1, #0
 8020b60:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8020b64:	6865      	ldr	r5, [r4, #4]
 8020b66:	60a5      	str	r5, [r4, #8]
 8020b68:	2d00      	cmp	r5, #0
 8020b6a:	f2c0 8095 	blt.w	8020c98 <_printf_i+0x20c>
 8020b6e:	6821      	ldr	r1, [r4, #0]
 8020b70:	f021 0104 	bic.w	r1, r1, #4
 8020b74:	6021      	str	r1, [r4, #0]
 8020b76:	2b00      	cmp	r3, #0
 8020b78:	d13d      	bne.n	8020bf6 <_printf_i+0x16a>
 8020b7a:	2d00      	cmp	r5, #0
 8020b7c:	f040 808e 	bne.w	8020c9c <_printf_i+0x210>
 8020b80:	4665      	mov	r5, ip
 8020b82:	2a08      	cmp	r2, #8
 8020b84:	d10b      	bne.n	8020b9e <_printf_i+0x112>
 8020b86:	6823      	ldr	r3, [r4, #0]
 8020b88:	07db      	lsls	r3, r3, #31
 8020b8a:	d508      	bpl.n	8020b9e <_printf_i+0x112>
 8020b8c:	6923      	ldr	r3, [r4, #16]
 8020b8e:	6862      	ldr	r2, [r4, #4]
 8020b90:	429a      	cmp	r2, r3
 8020b92:	bfde      	ittt	le
 8020b94:	2330      	movle	r3, #48	; 0x30
 8020b96:	f805 3c01 	strble.w	r3, [r5, #-1]
 8020b9a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8020b9e:	ebac 0305 	sub.w	r3, ip, r5
 8020ba2:	6123      	str	r3, [r4, #16]
 8020ba4:	f8cd 8000 	str.w	r8, [sp]
 8020ba8:	463b      	mov	r3, r7
 8020baa:	aa03      	add	r2, sp, #12
 8020bac:	4621      	mov	r1, r4
 8020bae:	4630      	mov	r0, r6
 8020bb0:	f7ff fef6 	bl	80209a0 <_printf_common>
 8020bb4:	3001      	adds	r0, #1
 8020bb6:	d14d      	bne.n	8020c54 <_printf_i+0x1c8>
 8020bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8020bbc:	b005      	add	sp, #20
 8020bbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020bc2:	4839      	ldr	r0, [pc, #228]	; (8020ca8 <_printf_i+0x21c>)
 8020bc4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8020bc8:	6813      	ldr	r3, [r2, #0]
 8020bca:	6821      	ldr	r1, [r4, #0]
 8020bcc:	1d1d      	adds	r5, r3, #4
 8020bce:	681b      	ldr	r3, [r3, #0]
 8020bd0:	6015      	str	r5, [r2, #0]
 8020bd2:	060a      	lsls	r2, r1, #24
 8020bd4:	d50b      	bpl.n	8020bee <_printf_i+0x162>
 8020bd6:	07ca      	lsls	r2, r1, #31
 8020bd8:	bf44      	itt	mi
 8020bda:	f041 0120 	orrmi.w	r1, r1, #32
 8020bde:	6021      	strmi	r1, [r4, #0]
 8020be0:	b91b      	cbnz	r3, 8020bea <_printf_i+0x15e>
 8020be2:	6822      	ldr	r2, [r4, #0]
 8020be4:	f022 0220 	bic.w	r2, r2, #32
 8020be8:	6022      	str	r2, [r4, #0]
 8020bea:	2210      	movs	r2, #16
 8020bec:	e7b7      	b.n	8020b5e <_printf_i+0xd2>
 8020bee:	064d      	lsls	r5, r1, #25
 8020bf0:	bf48      	it	mi
 8020bf2:	b29b      	uxthmi	r3, r3
 8020bf4:	e7ef      	b.n	8020bd6 <_printf_i+0x14a>
 8020bf6:	4665      	mov	r5, ip
 8020bf8:	fbb3 f1f2 	udiv	r1, r3, r2
 8020bfc:	fb02 3311 	mls	r3, r2, r1, r3
 8020c00:	5cc3      	ldrb	r3, [r0, r3]
 8020c02:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8020c06:	460b      	mov	r3, r1
 8020c08:	2900      	cmp	r1, #0
 8020c0a:	d1f5      	bne.n	8020bf8 <_printf_i+0x16c>
 8020c0c:	e7b9      	b.n	8020b82 <_printf_i+0xf6>
 8020c0e:	6813      	ldr	r3, [r2, #0]
 8020c10:	6825      	ldr	r5, [r4, #0]
 8020c12:	6961      	ldr	r1, [r4, #20]
 8020c14:	1d18      	adds	r0, r3, #4
 8020c16:	6010      	str	r0, [r2, #0]
 8020c18:	0628      	lsls	r0, r5, #24
 8020c1a:	681b      	ldr	r3, [r3, #0]
 8020c1c:	d501      	bpl.n	8020c22 <_printf_i+0x196>
 8020c1e:	6019      	str	r1, [r3, #0]
 8020c20:	e002      	b.n	8020c28 <_printf_i+0x19c>
 8020c22:	066a      	lsls	r2, r5, #25
 8020c24:	d5fb      	bpl.n	8020c1e <_printf_i+0x192>
 8020c26:	8019      	strh	r1, [r3, #0]
 8020c28:	2300      	movs	r3, #0
 8020c2a:	6123      	str	r3, [r4, #16]
 8020c2c:	4665      	mov	r5, ip
 8020c2e:	e7b9      	b.n	8020ba4 <_printf_i+0x118>
 8020c30:	6813      	ldr	r3, [r2, #0]
 8020c32:	1d19      	adds	r1, r3, #4
 8020c34:	6011      	str	r1, [r2, #0]
 8020c36:	681d      	ldr	r5, [r3, #0]
 8020c38:	6862      	ldr	r2, [r4, #4]
 8020c3a:	2100      	movs	r1, #0
 8020c3c:	4628      	mov	r0, r5
 8020c3e:	f7df fb07 	bl	8000250 <memchr>
 8020c42:	b108      	cbz	r0, 8020c48 <_printf_i+0x1bc>
 8020c44:	1b40      	subs	r0, r0, r5
 8020c46:	6060      	str	r0, [r4, #4]
 8020c48:	6863      	ldr	r3, [r4, #4]
 8020c4a:	6123      	str	r3, [r4, #16]
 8020c4c:	2300      	movs	r3, #0
 8020c4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8020c52:	e7a7      	b.n	8020ba4 <_printf_i+0x118>
 8020c54:	6923      	ldr	r3, [r4, #16]
 8020c56:	462a      	mov	r2, r5
 8020c58:	4639      	mov	r1, r7
 8020c5a:	4630      	mov	r0, r6
 8020c5c:	47c0      	blx	r8
 8020c5e:	3001      	adds	r0, #1
 8020c60:	d0aa      	beq.n	8020bb8 <_printf_i+0x12c>
 8020c62:	6823      	ldr	r3, [r4, #0]
 8020c64:	079b      	lsls	r3, r3, #30
 8020c66:	d413      	bmi.n	8020c90 <_printf_i+0x204>
 8020c68:	68e0      	ldr	r0, [r4, #12]
 8020c6a:	9b03      	ldr	r3, [sp, #12]
 8020c6c:	4298      	cmp	r0, r3
 8020c6e:	bfb8      	it	lt
 8020c70:	4618      	movlt	r0, r3
 8020c72:	e7a3      	b.n	8020bbc <_printf_i+0x130>
 8020c74:	2301      	movs	r3, #1
 8020c76:	464a      	mov	r2, r9
 8020c78:	4639      	mov	r1, r7
 8020c7a:	4630      	mov	r0, r6
 8020c7c:	47c0      	blx	r8
 8020c7e:	3001      	adds	r0, #1
 8020c80:	d09a      	beq.n	8020bb8 <_printf_i+0x12c>
 8020c82:	3501      	adds	r5, #1
 8020c84:	68e3      	ldr	r3, [r4, #12]
 8020c86:	9a03      	ldr	r2, [sp, #12]
 8020c88:	1a9b      	subs	r3, r3, r2
 8020c8a:	42ab      	cmp	r3, r5
 8020c8c:	dcf2      	bgt.n	8020c74 <_printf_i+0x1e8>
 8020c8e:	e7eb      	b.n	8020c68 <_printf_i+0x1dc>
 8020c90:	2500      	movs	r5, #0
 8020c92:	f104 0919 	add.w	r9, r4, #25
 8020c96:	e7f5      	b.n	8020c84 <_printf_i+0x1f8>
 8020c98:	2b00      	cmp	r3, #0
 8020c9a:	d1ac      	bne.n	8020bf6 <_printf_i+0x16a>
 8020c9c:	7803      	ldrb	r3, [r0, #0]
 8020c9e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8020ca2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020ca6:	e76c      	b.n	8020b82 <_printf_i+0xf6>
 8020ca8:	08024265 	.word	0x08024265
 8020cac:	08024276 	.word	0x08024276

08020cb0 <_scanf_chars>:
 8020cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020cb4:	4615      	mov	r5, r2
 8020cb6:	688a      	ldr	r2, [r1, #8]
 8020cb8:	4680      	mov	r8, r0
 8020cba:	460c      	mov	r4, r1
 8020cbc:	b932      	cbnz	r2, 8020ccc <_scanf_chars+0x1c>
 8020cbe:	698a      	ldr	r2, [r1, #24]
 8020cc0:	2a00      	cmp	r2, #0
 8020cc2:	bf14      	ite	ne
 8020cc4:	f04f 32ff 	movne.w	r2, #4294967295
 8020cc8:	2201      	moveq	r2, #1
 8020cca:	608a      	str	r2, [r1, #8]
 8020ccc:	6822      	ldr	r2, [r4, #0]
 8020cce:	06d1      	lsls	r1, r2, #27
 8020cd0:	bf5f      	itttt	pl
 8020cd2:	681a      	ldrpl	r2, [r3, #0]
 8020cd4:	1d11      	addpl	r1, r2, #4
 8020cd6:	6019      	strpl	r1, [r3, #0]
 8020cd8:	6817      	ldrpl	r7, [r2, #0]
 8020cda:	2600      	movs	r6, #0
 8020cdc:	69a3      	ldr	r3, [r4, #24]
 8020cde:	b1db      	cbz	r3, 8020d18 <_scanf_chars+0x68>
 8020ce0:	2b01      	cmp	r3, #1
 8020ce2:	d107      	bne.n	8020cf4 <_scanf_chars+0x44>
 8020ce4:	682b      	ldr	r3, [r5, #0]
 8020ce6:	6962      	ldr	r2, [r4, #20]
 8020ce8:	781b      	ldrb	r3, [r3, #0]
 8020cea:	5cd3      	ldrb	r3, [r2, r3]
 8020cec:	b9a3      	cbnz	r3, 8020d18 <_scanf_chars+0x68>
 8020cee:	2e00      	cmp	r6, #0
 8020cf0:	d132      	bne.n	8020d58 <_scanf_chars+0xa8>
 8020cf2:	e006      	b.n	8020d02 <_scanf_chars+0x52>
 8020cf4:	2b02      	cmp	r3, #2
 8020cf6:	d007      	beq.n	8020d08 <_scanf_chars+0x58>
 8020cf8:	2e00      	cmp	r6, #0
 8020cfa:	d12d      	bne.n	8020d58 <_scanf_chars+0xa8>
 8020cfc:	69a3      	ldr	r3, [r4, #24]
 8020cfe:	2b01      	cmp	r3, #1
 8020d00:	d12a      	bne.n	8020d58 <_scanf_chars+0xa8>
 8020d02:	2001      	movs	r0, #1
 8020d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020d08:	f000 fc36 	bl	8021578 <__locale_ctype_ptr>
 8020d0c:	682b      	ldr	r3, [r5, #0]
 8020d0e:	781b      	ldrb	r3, [r3, #0]
 8020d10:	4418      	add	r0, r3
 8020d12:	7843      	ldrb	r3, [r0, #1]
 8020d14:	071b      	lsls	r3, r3, #28
 8020d16:	d4ef      	bmi.n	8020cf8 <_scanf_chars+0x48>
 8020d18:	6823      	ldr	r3, [r4, #0]
 8020d1a:	06da      	lsls	r2, r3, #27
 8020d1c:	bf5e      	ittt	pl
 8020d1e:	682b      	ldrpl	r3, [r5, #0]
 8020d20:	781b      	ldrbpl	r3, [r3, #0]
 8020d22:	703b      	strbpl	r3, [r7, #0]
 8020d24:	682a      	ldr	r2, [r5, #0]
 8020d26:	686b      	ldr	r3, [r5, #4]
 8020d28:	f102 0201 	add.w	r2, r2, #1
 8020d2c:	602a      	str	r2, [r5, #0]
 8020d2e:	68a2      	ldr	r2, [r4, #8]
 8020d30:	f103 33ff 	add.w	r3, r3, #4294967295
 8020d34:	f102 32ff 	add.w	r2, r2, #4294967295
 8020d38:	606b      	str	r3, [r5, #4]
 8020d3a:	f106 0601 	add.w	r6, r6, #1
 8020d3e:	bf58      	it	pl
 8020d40:	3701      	addpl	r7, #1
 8020d42:	60a2      	str	r2, [r4, #8]
 8020d44:	b142      	cbz	r2, 8020d58 <_scanf_chars+0xa8>
 8020d46:	2b00      	cmp	r3, #0
 8020d48:	dcc8      	bgt.n	8020cdc <_scanf_chars+0x2c>
 8020d4a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8020d4e:	4629      	mov	r1, r5
 8020d50:	4640      	mov	r0, r8
 8020d52:	4798      	blx	r3
 8020d54:	2800      	cmp	r0, #0
 8020d56:	d0c1      	beq.n	8020cdc <_scanf_chars+0x2c>
 8020d58:	6823      	ldr	r3, [r4, #0]
 8020d5a:	f013 0310 	ands.w	r3, r3, #16
 8020d5e:	d105      	bne.n	8020d6c <_scanf_chars+0xbc>
 8020d60:	68e2      	ldr	r2, [r4, #12]
 8020d62:	3201      	adds	r2, #1
 8020d64:	60e2      	str	r2, [r4, #12]
 8020d66:	69a2      	ldr	r2, [r4, #24]
 8020d68:	b102      	cbz	r2, 8020d6c <_scanf_chars+0xbc>
 8020d6a:	703b      	strb	r3, [r7, #0]
 8020d6c:	6923      	ldr	r3, [r4, #16]
 8020d6e:	441e      	add	r6, r3
 8020d70:	6126      	str	r6, [r4, #16]
 8020d72:	2000      	movs	r0, #0
 8020d74:	e7c6      	b.n	8020d04 <_scanf_chars+0x54>
	...

08020d78 <_scanf_i>:
 8020d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020d7c:	469a      	mov	sl, r3
 8020d7e:	4b74      	ldr	r3, [pc, #464]	; (8020f50 <_scanf_i+0x1d8>)
 8020d80:	460c      	mov	r4, r1
 8020d82:	4683      	mov	fp, r0
 8020d84:	4616      	mov	r6, r2
 8020d86:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8020d8a:	b087      	sub	sp, #28
 8020d8c:	ab03      	add	r3, sp, #12
 8020d8e:	68a7      	ldr	r7, [r4, #8]
 8020d90:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8020d94:	4b6f      	ldr	r3, [pc, #444]	; (8020f54 <_scanf_i+0x1dc>)
 8020d96:	69a1      	ldr	r1, [r4, #24]
 8020d98:	4a6f      	ldr	r2, [pc, #444]	; (8020f58 <_scanf_i+0x1e0>)
 8020d9a:	2903      	cmp	r1, #3
 8020d9c:	bf08      	it	eq
 8020d9e:	461a      	moveq	r2, r3
 8020da0:	1e7b      	subs	r3, r7, #1
 8020da2:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8020da6:	bf84      	itt	hi
 8020da8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8020dac:	60a3      	strhi	r3, [r4, #8]
 8020dae:	6823      	ldr	r3, [r4, #0]
 8020db0:	9200      	str	r2, [sp, #0]
 8020db2:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8020db6:	bf88      	it	hi
 8020db8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8020dbc:	f104 091c 	add.w	r9, r4, #28
 8020dc0:	6023      	str	r3, [r4, #0]
 8020dc2:	bf8c      	ite	hi
 8020dc4:	197f      	addhi	r7, r7, r5
 8020dc6:	2700      	movls	r7, #0
 8020dc8:	464b      	mov	r3, r9
 8020dca:	f04f 0800 	mov.w	r8, #0
 8020dce:	9301      	str	r3, [sp, #4]
 8020dd0:	6831      	ldr	r1, [r6, #0]
 8020dd2:	ab03      	add	r3, sp, #12
 8020dd4:	2202      	movs	r2, #2
 8020dd6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8020dda:	7809      	ldrb	r1, [r1, #0]
 8020ddc:	f7df fa38 	bl	8000250 <memchr>
 8020de0:	9b01      	ldr	r3, [sp, #4]
 8020de2:	b330      	cbz	r0, 8020e32 <_scanf_i+0xba>
 8020de4:	f1b8 0f01 	cmp.w	r8, #1
 8020de8:	d15a      	bne.n	8020ea0 <_scanf_i+0x128>
 8020dea:	6862      	ldr	r2, [r4, #4]
 8020dec:	b92a      	cbnz	r2, 8020dfa <_scanf_i+0x82>
 8020dee:	6822      	ldr	r2, [r4, #0]
 8020df0:	2108      	movs	r1, #8
 8020df2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8020df6:	6061      	str	r1, [r4, #4]
 8020df8:	6022      	str	r2, [r4, #0]
 8020dfa:	6822      	ldr	r2, [r4, #0]
 8020dfc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8020e00:	6022      	str	r2, [r4, #0]
 8020e02:	68a2      	ldr	r2, [r4, #8]
 8020e04:	1e51      	subs	r1, r2, #1
 8020e06:	60a1      	str	r1, [r4, #8]
 8020e08:	b19a      	cbz	r2, 8020e32 <_scanf_i+0xba>
 8020e0a:	6832      	ldr	r2, [r6, #0]
 8020e0c:	1c51      	adds	r1, r2, #1
 8020e0e:	6031      	str	r1, [r6, #0]
 8020e10:	7812      	ldrb	r2, [r2, #0]
 8020e12:	701a      	strb	r2, [r3, #0]
 8020e14:	1c5d      	adds	r5, r3, #1
 8020e16:	6873      	ldr	r3, [r6, #4]
 8020e18:	3b01      	subs	r3, #1
 8020e1a:	2b00      	cmp	r3, #0
 8020e1c:	6073      	str	r3, [r6, #4]
 8020e1e:	dc07      	bgt.n	8020e30 <_scanf_i+0xb8>
 8020e20:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8020e24:	4631      	mov	r1, r6
 8020e26:	4658      	mov	r0, fp
 8020e28:	4798      	blx	r3
 8020e2a:	2800      	cmp	r0, #0
 8020e2c:	f040 8086 	bne.w	8020f3c <_scanf_i+0x1c4>
 8020e30:	462b      	mov	r3, r5
 8020e32:	f108 0801 	add.w	r8, r8, #1
 8020e36:	f1b8 0f03 	cmp.w	r8, #3
 8020e3a:	d1c8      	bne.n	8020dce <_scanf_i+0x56>
 8020e3c:	6862      	ldr	r2, [r4, #4]
 8020e3e:	b90a      	cbnz	r2, 8020e44 <_scanf_i+0xcc>
 8020e40:	220a      	movs	r2, #10
 8020e42:	6062      	str	r2, [r4, #4]
 8020e44:	6862      	ldr	r2, [r4, #4]
 8020e46:	4945      	ldr	r1, [pc, #276]	; (8020f5c <_scanf_i+0x1e4>)
 8020e48:	6960      	ldr	r0, [r4, #20]
 8020e4a:	9301      	str	r3, [sp, #4]
 8020e4c:	1a89      	subs	r1, r1, r2
 8020e4e:	f000 f899 	bl	8020f84 <__sccl>
 8020e52:	9b01      	ldr	r3, [sp, #4]
 8020e54:	f04f 0800 	mov.w	r8, #0
 8020e58:	461d      	mov	r5, r3
 8020e5a:	68a3      	ldr	r3, [r4, #8]
 8020e5c:	6822      	ldr	r2, [r4, #0]
 8020e5e:	2b00      	cmp	r3, #0
 8020e60:	d03a      	beq.n	8020ed8 <_scanf_i+0x160>
 8020e62:	6831      	ldr	r1, [r6, #0]
 8020e64:	6960      	ldr	r0, [r4, #20]
 8020e66:	f891 c000 	ldrb.w	ip, [r1]
 8020e6a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8020e6e:	2800      	cmp	r0, #0
 8020e70:	d032      	beq.n	8020ed8 <_scanf_i+0x160>
 8020e72:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8020e76:	d121      	bne.n	8020ebc <_scanf_i+0x144>
 8020e78:	0510      	lsls	r0, r2, #20
 8020e7a:	d51f      	bpl.n	8020ebc <_scanf_i+0x144>
 8020e7c:	f108 0801 	add.w	r8, r8, #1
 8020e80:	b117      	cbz	r7, 8020e88 <_scanf_i+0x110>
 8020e82:	3301      	adds	r3, #1
 8020e84:	3f01      	subs	r7, #1
 8020e86:	60a3      	str	r3, [r4, #8]
 8020e88:	6873      	ldr	r3, [r6, #4]
 8020e8a:	3b01      	subs	r3, #1
 8020e8c:	2b00      	cmp	r3, #0
 8020e8e:	6073      	str	r3, [r6, #4]
 8020e90:	dd1b      	ble.n	8020eca <_scanf_i+0x152>
 8020e92:	6833      	ldr	r3, [r6, #0]
 8020e94:	3301      	adds	r3, #1
 8020e96:	6033      	str	r3, [r6, #0]
 8020e98:	68a3      	ldr	r3, [r4, #8]
 8020e9a:	3b01      	subs	r3, #1
 8020e9c:	60a3      	str	r3, [r4, #8]
 8020e9e:	e7dc      	b.n	8020e5a <_scanf_i+0xe2>
 8020ea0:	f1b8 0f02 	cmp.w	r8, #2
 8020ea4:	d1ad      	bne.n	8020e02 <_scanf_i+0x8a>
 8020ea6:	6822      	ldr	r2, [r4, #0]
 8020ea8:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8020eac:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8020eb0:	d1bf      	bne.n	8020e32 <_scanf_i+0xba>
 8020eb2:	2110      	movs	r1, #16
 8020eb4:	6061      	str	r1, [r4, #4]
 8020eb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8020eba:	e7a1      	b.n	8020e00 <_scanf_i+0x88>
 8020ebc:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8020ec0:	6022      	str	r2, [r4, #0]
 8020ec2:	780b      	ldrb	r3, [r1, #0]
 8020ec4:	702b      	strb	r3, [r5, #0]
 8020ec6:	3501      	adds	r5, #1
 8020ec8:	e7de      	b.n	8020e88 <_scanf_i+0x110>
 8020eca:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8020ece:	4631      	mov	r1, r6
 8020ed0:	4658      	mov	r0, fp
 8020ed2:	4798      	blx	r3
 8020ed4:	2800      	cmp	r0, #0
 8020ed6:	d0df      	beq.n	8020e98 <_scanf_i+0x120>
 8020ed8:	6823      	ldr	r3, [r4, #0]
 8020eda:	05d9      	lsls	r1, r3, #23
 8020edc:	d50c      	bpl.n	8020ef8 <_scanf_i+0x180>
 8020ede:	454d      	cmp	r5, r9
 8020ee0:	d908      	bls.n	8020ef4 <_scanf_i+0x17c>
 8020ee2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8020ee6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8020eea:	4632      	mov	r2, r6
 8020eec:	4658      	mov	r0, fp
 8020eee:	4798      	blx	r3
 8020ef0:	1e6f      	subs	r7, r5, #1
 8020ef2:	463d      	mov	r5, r7
 8020ef4:	454d      	cmp	r5, r9
 8020ef6:	d029      	beq.n	8020f4c <_scanf_i+0x1d4>
 8020ef8:	6822      	ldr	r2, [r4, #0]
 8020efa:	f012 0210 	ands.w	r2, r2, #16
 8020efe:	d113      	bne.n	8020f28 <_scanf_i+0x1b0>
 8020f00:	702a      	strb	r2, [r5, #0]
 8020f02:	6863      	ldr	r3, [r4, #4]
 8020f04:	9e00      	ldr	r6, [sp, #0]
 8020f06:	4649      	mov	r1, r9
 8020f08:	4658      	mov	r0, fp
 8020f0a:	47b0      	blx	r6
 8020f0c:	f8da 3000 	ldr.w	r3, [sl]
 8020f10:	6821      	ldr	r1, [r4, #0]
 8020f12:	1d1a      	adds	r2, r3, #4
 8020f14:	f8ca 2000 	str.w	r2, [sl]
 8020f18:	f011 0f20 	tst.w	r1, #32
 8020f1c:	681b      	ldr	r3, [r3, #0]
 8020f1e:	d010      	beq.n	8020f42 <_scanf_i+0x1ca>
 8020f20:	6018      	str	r0, [r3, #0]
 8020f22:	68e3      	ldr	r3, [r4, #12]
 8020f24:	3301      	adds	r3, #1
 8020f26:	60e3      	str	r3, [r4, #12]
 8020f28:	eba5 0509 	sub.w	r5, r5, r9
 8020f2c:	44a8      	add	r8, r5
 8020f2e:	6925      	ldr	r5, [r4, #16]
 8020f30:	4445      	add	r5, r8
 8020f32:	6125      	str	r5, [r4, #16]
 8020f34:	2000      	movs	r0, #0
 8020f36:	b007      	add	sp, #28
 8020f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020f3c:	f04f 0800 	mov.w	r8, #0
 8020f40:	e7ca      	b.n	8020ed8 <_scanf_i+0x160>
 8020f42:	07ca      	lsls	r2, r1, #31
 8020f44:	bf4c      	ite	mi
 8020f46:	8018      	strhmi	r0, [r3, #0]
 8020f48:	6018      	strpl	r0, [r3, #0]
 8020f4a:	e7ea      	b.n	8020f22 <_scanf_i+0x1aa>
 8020f4c:	2001      	movs	r0, #1
 8020f4e:	e7f2      	b.n	8020f36 <_scanf_i+0x1be>
 8020f50:	08024084 	.word	0x08024084
 8020f54:	080210e1 	.word	0x080210e1
 8020f58:	080211f9 	.word	0x080211f9
 8020f5c:	08024297 	.word	0x08024297

08020f60 <_read_r>:
 8020f60:	b538      	push	{r3, r4, r5, lr}
 8020f62:	4c07      	ldr	r4, [pc, #28]	; (8020f80 <_read_r+0x20>)
 8020f64:	4605      	mov	r5, r0
 8020f66:	4608      	mov	r0, r1
 8020f68:	4611      	mov	r1, r2
 8020f6a:	2200      	movs	r2, #0
 8020f6c:	6022      	str	r2, [r4, #0]
 8020f6e:	461a      	mov	r2, r3
 8020f70:	f7e1 fe3a 	bl	8002be8 <_read>
 8020f74:	1c43      	adds	r3, r0, #1
 8020f76:	d102      	bne.n	8020f7e <_read_r+0x1e>
 8020f78:	6823      	ldr	r3, [r4, #0]
 8020f7a:	b103      	cbz	r3, 8020f7e <_read_r+0x1e>
 8020f7c:	602b      	str	r3, [r5, #0]
 8020f7e:	bd38      	pop	{r3, r4, r5, pc}
 8020f80:	200161f8 	.word	0x200161f8

08020f84 <__sccl>:
 8020f84:	b570      	push	{r4, r5, r6, lr}
 8020f86:	780b      	ldrb	r3, [r1, #0]
 8020f88:	2b5e      	cmp	r3, #94	; 0x5e
 8020f8a:	bf13      	iteet	ne
 8020f8c:	1c4a      	addne	r2, r1, #1
 8020f8e:	1c8a      	addeq	r2, r1, #2
 8020f90:	784b      	ldrbeq	r3, [r1, #1]
 8020f92:	2100      	movne	r1, #0
 8020f94:	bf08      	it	eq
 8020f96:	2101      	moveq	r1, #1
 8020f98:	1e44      	subs	r4, r0, #1
 8020f9a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8020f9e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8020fa2:	42ac      	cmp	r4, r5
 8020fa4:	d1fb      	bne.n	8020f9e <__sccl+0x1a>
 8020fa6:	b913      	cbnz	r3, 8020fae <__sccl+0x2a>
 8020fa8:	3a01      	subs	r2, #1
 8020faa:	4610      	mov	r0, r2
 8020fac:	bd70      	pop	{r4, r5, r6, pc}
 8020fae:	f081 0401 	eor.w	r4, r1, #1
 8020fb2:	54c4      	strb	r4, [r0, r3]
 8020fb4:	1c51      	adds	r1, r2, #1
 8020fb6:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8020fba:	2d2d      	cmp	r5, #45	; 0x2d
 8020fbc:	f101 36ff 	add.w	r6, r1, #4294967295
 8020fc0:	460a      	mov	r2, r1
 8020fc2:	d006      	beq.n	8020fd2 <__sccl+0x4e>
 8020fc4:	2d5d      	cmp	r5, #93	; 0x5d
 8020fc6:	d0f0      	beq.n	8020faa <__sccl+0x26>
 8020fc8:	b90d      	cbnz	r5, 8020fce <__sccl+0x4a>
 8020fca:	4632      	mov	r2, r6
 8020fcc:	e7ed      	b.n	8020faa <__sccl+0x26>
 8020fce:	462b      	mov	r3, r5
 8020fd0:	e7ef      	b.n	8020fb2 <__sccl+0x2e>
 8020fd2:	780e      	ldrb	r6, [r1, #0]
 8020fd4:	2e5d      	cmp	r6, #93	; 0x5d
 8020fd6:	d0fa      	beq.n	8020fce <__sccl+0x4a>
 8020fd8:	42b3      	cmp	r3, r6
 8020fda:	dcf8      	bgt.n	8020fce <__sccl+0x4a>
 8020fdc:	3301      	adds	r3, #1
 8020fde:	429e      	cmp	r6, r3
 8020fe0:	54c4      	strb	r4, [r0, r3]
 8020fe2:	dcfb      	bgt.n	8020fdc <__sccl+0x58>
 8020fe4:	3102      	adds	r1, #2
 8020fe6:	e7e6      	b.n	8020fb6 <__sccl+0x32>

08020fe8 <_strtol_l.isra.0>:
 8020fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020fec:	4680      	mov	r8, r0
 8020fee:	4689      	mov	r9, r1
 8020ff0:	4692      	mov	sl, r2
 8020ff2:	461e      	mov	r6, r3
 8020ff4:	460f      	mov	r7, r1
 8020ff6:	463d      	mov	r5, r7
 8020ff8:	9808      	ldr	r0, [sp, #32]
 8020ffa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8020ffe:	f000 fab7 	bl	8021570 <__locale_ctype_ptr_l>
 8021002:	4420      	add	r0, r4
 8021004:	7843      	ldrb	r3, [r0, #1]
 8021006:	f013 0308 	ands.w	r3, r3, #8
 802100a:	d132      	bne.n	8021072 <_strtol_l.isra.0+0x8a>
 802100c:	2c2d      	cmp	r4, #45	; 0x2d
 802100e:	d132      	bne.n	8021076 <_strtol_l.isra.0+0x8e>
 8021010:	787c      	ldrb	r4, [r7, #1]
 8021012:	1cbd      	adds	r5, r7, #2
 8021014:	2201      	movs	r2, #1
 8021016:	2e00      	cmp	r6, #0
 8021018:	d05d      	beq.n	80210d6 <_strtol_l.isra.0+0xee>
 802101a:	2e10      	cmp	r6, #16
 802101c:	d109      	bne.n	8021032 <_strtol_l.isra.0+0x4a>
 802101e:	2c30      	cmp	r4, #48	; 0x30
 8021020:	d107      	bne.n	8021032 <_strtol_l.isra.0+0x4a>
 8021022:	782b      	ldrb	r3, [r5, #0]
 8021024:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8021028:	2b58      	cmp	r3, #88	; 0x58
 802102a:	d14f      	bne.n	80210cc <_strtol_l.isra.0+0xe4>
 802102c:	786c      	ldrb	r4, [r5, #1]
 802102e:	2610      	movs	r6, #16
 8021030:	3502      	adds	r5, #2
 8021032:	2a00      	cmp	r2, #0
 8021034:	bf14      	ite	ne
 8021036:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 802103a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 802103e:	2700      	movs	r7, #0
 8021040:	fbb1 fcf6 	udiv	ip, r1, r6
 8021044:	4638      	mov	r0, r7
 8021046:	fb06 1e1c 	mls	lr, r6, ip, r1
 802104a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 802104e:	2b09      	cmp	r3, #9
 8021050:	d817      	bhi.n	8021082 <_strtol_l.isra.0+0x9a>
 8021052:	461c      	mov	r4, r3
 8021054:	42a6      	cmp	r6, r4
 8021056:	dd23      	ble.n	80210a0 <_strtol_l.isra.0+0xb8>
 8021058:	1c7b      	adds	r3, r7, #1
 802105a:	d007      	beq.n	802106c <_strtol_l.isra.0+0x84>
 802105c:	4584      	cmp	ip, r0
 802105e:	d31c      	bcc.n	802109a <_strtol_l.isra.0+0xb2>
 8021060:	d101      	bne.n	8021066 <_strtol_l.isra.0+0x7e>
 8021062:	45a6      	cmp	lr, r4
 8021064:	db19      	blt.n	802109a <_strtol_l.isra.0+0xb2>
 8021066:	fb00 4006 	mla	r0, r0, r6, r4
 802106a:	2701      	movs	r7, #1
 802106c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021070:	e7eb      	b.n	802104a <_strtol_l.isra.0+0x62>
 8021072:	462f      	mov	r7, r5
 8021074:	e7bf      	b.n	8020ff6 <_strtol_l.isra.0+0xe>
 8021076:	2c2b      	cmp	r4, #43	; 0x2b
 8021078:	bf04      	itt	eq
 802107a:	1cbd      	addeq	r5, r7, #2
 802107c:	787c      	ldrbeq	r4, [r7, #1]
 802107e:	461a      	mov	r2, r3
 8021080:	e7c9      	b.n	8021016 <_strtol_l.isra.0+0x2e>
 8021082:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8021086:	2b19      	cmp	r3, #25
 8021088:	d801      	bhi.n	802108e <_strtol_l.isra.0+0xa6>
 802108a:	3c37      	subs	r4, #55	; 0x37
 802108c:	e7e2      	b.n	8021054 <_strtol_l.isra.0+0x6c>
 802108e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8021092:	2b19      	cmp	r3, #25
 8021094:	d804      	bhi.n	80210a0 <_strtol_l.isra.0+0xb8>
 8021096:	3c57      	subs	r4, #87	; 0x57
 8021098:	e7dc      	b.n	8021054 <_strtol_l.isra.0+0x6c>
 802109a:	f04f 37ff 	mov.w	r7, #4294967295
 802109e:	e7e5      	b.n	802106c <_strtol_l.isra.0+0x84>
 80210a0:	1c7b      	adds	r3, r7, #1
 80210a2:	d108      	bne.n	80210b6 <_strtol_l.isra.0+0xce>
 80210a4:	2322      	movs	r3, #34	; 0x22
 80210a6:	f8c8 3000 	str.w	r3, [r8]
 80210aa:	4608      	mov	r0, r1
 80210ac:	f1ba 0f00 	cmp.w	sl, #0
 80210b0:	d107      	bne.n	80210c2 <_strtol_l.isra.0+0xda>
 80210b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80210b6:	b102      	cbz	r2, 80210ba <_strtol_l.isra.0+0xd2>
 80210b8:	4240      	negs	r0, r0
 80210ba:	f1ba 0f00 	cmp.w	sl, #0
 80210be:	d0f8      	beq.n	80210b2 <_strtol_l.isra.0+0xca>
 80210c0:	b10f      	cbz	r7, 80210c6 <_strtol_l.isra.0+0xde>
 80210c2:	f105 39ff 	add.w	r9, r5, #4294967295
 80210c6:	f8ca 9000 	str.w	r9, [sl]
 80210ca:	e7f2      	b.n	80210b2 <_strtol_l.isra.0+0xca>
 80210cc:	2430      	movs	r4, #48	; 0x30
 80210ce:	2e00      	cmp	r6, #0
 80210d0:	d1af      	bne.n	8021032 <_strtol_l.isra.0+0x4a>
 80210d2:	2608      	movs	r6, #8
 80210d4:	e7ad      	b.n	8021032 <_strtol_l.isra.0+0x4a>
 80210d6:	2c30      	cmp	r4, #48	; 0x30
 80210d8:	d0a3      	beq.n	8021022 <_strtol_l.isra.0+0x3a>
 80210da:	260a      	movs	r6, #10
 80210dc:	e7a9      	b.n	8021032 <_strtol_l.isra.0+0x4a>
	...

080210e0 <_strtol_r>:
 80210e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80210e2:	4c06      	ldr	r4, [pc, #24]	; (80210fc <_strtol_r+0x1c>)
 80210e4:	4d06      	ldr	r5, [pc, #24]	; (8021100 <_strtol_r+0x20>)
 80210e6:	6824      	ldr	r4, [r4, #0]
 80210e8:	6a24      	ldr	r4, [r4, #32]
 80210ea:	2c00      	cmp	r4, #0
 80210ec:	bf08      	it	eq
 80210ee:	462c      	moveq	r4, r5
 80210f0:	9400      	str	r4, [sp, #0]
 80210f2:	f7ff ff79 	bl	8020fe8 <_strtol_l.isra.0>
 80210f6:	b003      	add	sp, #12
 80210f8:	bd30      	pop	{r4, r5, pc}
 80210fa:	bf00      	nop
 80210fc:	200001a8 	.word	0x200001a8
 8021100:	2000020c 	.word	0x2000020c

08021104 <_strtoul_l.isra.0>:
 8021104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021108:	4680      	mov	r8, r0
 802110a:	4689      	mov	r9, r1
 802110c:	4692      	mov	sl, r2
 802110e:	461e      	mov	r6, r3
 8021110:	460f      	mov	r7, r1
 8021112:	463d      	mov	r5, r7
 8021114:	9808      	ldr	r0, [sp, #32]
 8021116:	f815 4b01 	ldrb.w	r4, [r5], #1
 802111a:	f000 fa29 	bl	8021570 <__locale_ctype_ptr_l>
 802111e:	4420      	add	r0, r4
 8021120:	7843      	ldrb	r3, [r0, #1]
 8021122:	f013 0308 	ands.w	r3, r3, #8
 8021126:	d130      	bne.n	802118a <_strtoul_l.isra.0+0x86>
 8021128:	2c2d      	cmp	r4, #45	; 0x2d
 802112a:	d130      	bne.n	802118e <_strtoul_l.isra.0+0x8a>
 802112c:	787c      	ldrb	r4, [r7, #1]
 802112e:	1cbd      	adds	r5, r7, #2
 8021130:	2101      	movs	r1, #1
 8021132:	2e00      	cmp	r6, #0
 8021134:	d05c      	beq.n	80211f0 <_strtoul_l.isra.0+0xec>
 8021136:	2e10      	cmp	r6, #16
 8021138:	d109      	bne.n	802114e <_strtoul_l.isra.0+0x4a>
 802113a:	2c30      	cmp	r4, #48	; 0x30
 802113c:	d107      	bne.n	802114e <_strtoul_l.isra.0+0x4a>
 802113e:	782b      	ldrb	r3, [r5, #0]
 8021140:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8021144:	2b58      	cmp	r3, #88	; 0x58
 8021146:	d14e      	bne.n	80211e6 <_strtoul_l.isra.0+0xe2>
 8021148:	786c      	ldrb	r4, [r5, #1]
 802114a:	2610      	movs	r6, #16
 802114c:	3502      	adds	r5, #2
 802114e:	f04f 32ff 	mov.w	r2, #4294967295
 8021152:	2300      	movs	r3, #0
 8021154:	fbb2 f2f6 	udiv	r2, r2, r6
 8021158:	fb06 fc02 	mul.w	ip, r6, r2
 802115c:	ea6f 0c0c 	mvn.w	ip, ip
 8021160:	4618      	mov	r0, r3
 8021162:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8021166:	2f09      	cmp	r7, #9
 8021168:	d817      	bhi.n	802119a <_strtoul_l.isra.0+0x96>
 802116a:	463c      	mov	r4, r7
 802116c:	42a6      	cmp	r6, r4
 802116e:	dd23      	ble.n	80211b8 <_strtoul_l.isra.0+0xb4>
 8021170:	2b00      	cmp	r3, #0
 8021172:	db1e      	blt.n	80211b2 <_strtoul_l.isra.0+0xae>
 8021174:	4282      	cmp	r2, r0
 8021176:	d31c      	bcc.n	80211b2 <_strtoul_l.isra.0+0xae>
 8021178:	d101      	bne.n	802117e <_strtoul_l.isra.0+0x7a>
 802117a:	45a4      	cmp	ip, r4
 802117c:	db19      	blt.n	80211b2 <_strtoul_l.isra.0+0xae>
 802117e:	fb00 4006 	mla	r0, r0, r6, r4
 8021182:	2301      	movs	r3, #1
 8021184:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021188:	e7eb      	b.n	8021162 <_strtoul_l.isra.0+0x5e>
 802118a:	462f      	mov	r7, r5
 802118c:	e7c1      	b.n	8021112 <_strtoul_l.isra.0+0xe>
 802118e:	2c2b      	cmp	r4, #43	; 0x2b
 8021190:	bf04      	itt	eq
 8021192:	1cbd      	addeq	r5, r7, #2
 8021194:	787c      	ldrbeq	r4, [r7, #1]
 8021196:	4619      	mov	r1, r3
 8021198:	e7cb      	b.n	8021132 <_strtoul_l.isra.0+0x2e>
 802119a:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 802119e:	2f19      	cmp	r7, #25
 80211a0:	d801      	bhi.n	80211a6 <_strtoul_l.isra.0+0xa2>
 80211a2:	3c37      	subs	r4, #55	; 0x37
 80211a4:	e7e2      	b.n	802116c <_strtoul_l.isra.0+0x68>
 80211a6:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80211aa:	2f19      	cmp	r7, #25
 80211ac:	d804      	bhi.n	80211b8 <_strtoul_l.isra.0+0xb4>
 80211ae:	3c57      	subs	r4, #87	; 0x57
 80211b0:	e7dc      	b.n	802116c <_strtoul_l.isra.0+0x68>
 80211b2:	f04f 33ff 	mov.w	r3, #4294967295
 80211b6:	e7e5      	b.n	8021184 <_strtoul_l.isra.0+0x80>
 80211b8:	2b00      	cmp	r3, #0
 80211ba:	da09      	bge.n	80211d0 <_strtoul_l.isra.0+0xcc>
 80211bc:	2322      	movs	r3, #34	; 0x22
 80211be:	f8c8 3000 	str.w	r3, [r8]
 80211c2:	f04f 30ff 	mov.w	r0, #4294967295
 80211c6:	f1ba 0f00 	cmp.w	sl, #0
 80211ca:	d107      	bne.n	80211dc <_strtoul_l.isra.0+0xd8>
 80211cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80211d0:	b101      	cbz	r1, 80211d4 <_strtoul_l.isra.0+0xd0>
 80211d2:	4240      	negs	r0, r0
 80211d4:	f1ba 0f00 	cmp.w	sl, #0
 80211d8:	d0f8      	beq.n	80211cc <_strtoul_l.isra.0+0xc8>
 80211da:	b10b      	cbz	r3, 80211e0 <_strtoul_l.isra.0+0xdc>
 80211dc:	f105 39ff 	add.w	r9, r5, #4294967295
 80211e0:	f8ca 9000 	str.w	r9, [sl]
 80211e4:	e7f2      	b.n	80211cc <_strtoul_l.isra.0+0xc8>
 80211e6:	2430      	movs	r4, #48	; 0x30
 80211e8:	2e00      	cmp	r6, #0
 80211ea:	d1b0      	bne.n	802114e <_strtoul_l.isra.0+0x4a>
 80211ec:	2608      	movs	r6, #8
 80211ee:	e7ae      	b.n	802114e <_strtoul_l.isra.0+0x4a>
 80211f0:	2c30      	cmp	r4, #48	; 0x30
 80211f2:	d0a4      	beq.n	802113e <_strtoul_l.isra.0+0x3a>
 80211f4:	260a      	movs	r6, #10
 80211f6:	e7aa      	b.n	802114e <_strtoul_l.isra.0+0x4a>

080211f8 <_strtoul_r>:
 80211f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80211fa:	4c06      	ldr	r4, [pc, #24]	; (8021214 <_strtoul_r+0x1c>)
 80211fc:	4d06      	ldr	r5, [pc, #24]	; (8021218 <_strtoul_r+0x20>)
 80211fe:	6824      	ldr	r4, [r4, #0]
 8021200:	6a24      	ldr	r4, [r4, #32]
 8021202:	2c00      	cmp	r4, #0
 8021204:	bf08      	it	eq
 8021206:	462c      	moveq	r4, r5
 8021208:	9400      	str	r4, [sp, #0]
 802120a:	f7ff ff7b 	bl	8021104 <_strtoul_l.isra.0>
 802120e:	b003      	add	sp, #12
 8021210:	bd30      	pop	{r4, r5, pc}
 8021212:	bf00      	nop
 8021214:	200001a8 	.word	0x200001a8
 8021218:	2000020c 	.word	0x2000020c

0802121c <__submore>:
 802121c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021220:	460c      	mov	r4, r1
 8021222:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8021224:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8021228:	4299      	cmp	r1, r3
 802122a:	d11d      	bne.n	8021268 <__submore+0x4c>
 802122c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8021230:	f7fe fd3c 	bl	801fcac <_malloc_r>
 8021234:	b918      	cbnz	r0, 802123e <__submore+0x22>
 8021236:	f04f 30ff 	mov.w	r0, #4294967295
 802123a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802123e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021242:	63a3      	str	r3, [r4, #56]	; 0x38
 8021244:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8021248:	6360      	str	r0, [r4, #52]	; 0x34
 802124a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 802124e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8021252:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8021256:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 802125a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 802125e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8021262:	6020      	str	r0, [r4, #0]
 8021264:	2000      	movs	r0, #0
 8021266:	e7e8      	b.n	802123a <__submore+0x1e>
 8021268:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 802126a:	0077      	lsls	r7, r6, #1
 802126c:	463a      	mov	r2, r7
 802126e:	f000 fa20 	bl	80216b2 <_realloc_r>
 8021272:	4605      	mov	r5, r0
 8021274:	2800      	cmp	r0, #0
 8021276:	d0de      	beq.n	8021236 <__submore+0x1a>
 8021278:	eb00 0806 	add.w	r8, r0, r6
 802127c:	4601      	mov	r1, r0
 802127e:	4632      	mov	r2, r6
 8021280:	4640      	mov	r0, r8
 8021282:	f7fe fcb2 	bl	801fbea <memcpy>
 8021286:	f8c4 8000 	str.w	r8, [r4]
 802128a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 802128e:	e7e9      	b.n	8021264 <__submore+0x48>

08021290 <__swbuf_r>:
 8021290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021292:	460e      	mov	r6, r1
 8021294:	4614      	mov	r4, r2
 8021296:	4605      	mov	r5, r0
 8021298:	b118      	cbz	r0, 80212a2 <__swbuf_r+0x12>
 802129a:	6983      	ldr	r3, [r0, #24]
 802129c:	b90b      	cbnz	r3, 80212a2 <__swbuf_r+0x12>
 802129e:	f7fe fea5 	bl	801ffec <__sinit>
 80212a2:	4b21      	ldr	r3, [pc, #132]	; (8021328 <__swbuf_r+0x98>)
 80212a4:	429c      	cmp	r4, r3
 80212a6:	d12a      	bne.n	80212fe <__swbuf_r+0x6e>
 80212a8:	686c      	ldr	r4, [r5, #4]
 80212aa:	69a3      	ldr	r3, [r4, #24]
 80212ac:	60a3      	str	r3, [r4, #8]
 80212ae:	89a3      	ldrh	r3, [r4, #12]
 80212b0:	071a      	lsls	r2, r3, #28
 80212b2:	d52e      	bpl.n	8021312 <__swbuf_r+0x82>
 80212b4:	6923      	ldr	r3, [r4, #16]
 80212b6:	b363      	cbz	r3, 8021312 <__swbuf_r+0x82>
 80212b8:	6923      	ldr	r3, [r4, #16]
 80212ba:	6820      	ldr	r0, [r4, #0]
 80212bc:	1ac0      	subs	r0, r0, r3
 80212be:	6963      	ldr	r3, [r4, #20]
 80212c0:	b2f6      	uxtb	r6, r6
 80212c2:	4283      	cmp	r3, r0
 80212c4:	4637      	mov	r7, r6
 80212c6:	dc04      	bgt.n	80212d2 <__swbuf_r+0x42>
 80212c8:	4621      	mov	r1, r4
 80212ca:	4628      	mov	r0, r5
 80212cc:	f000 f926 	bl	802151c <_fflush_r>
 80212d0:	bb28      	cbnz	r0, 802131e <__swbuf_r+0x8e>
 80212d2:	68a3      	ldr	r3, [r4, #8]
 80212d4:	3b01      	subs	r3, #1
 80212d6:	60a3      	str	r3, [r4, #8]
 80212d8:	6823      	ldr	r3, [r4, #0]
 80212da:	1c5a      	adds	r2, r3, #1
 80212dc:	6022      	str	r2, [r4, #0]
 80212de:	701e      	strb	r6, [r3, #0]
 80212e0:	6963      	ldr	r3, [r4, #20]
 80212e2:	3001      	adds	r0, #1
 80212e4:	4283      	cmp	r3, r0
 80212e6:	d004      	beq.n	80212f2 <__swbuf_r+0x62>
 80212e8:	89a3      	ldrh	r3, [r4, #12]
 80212ea:	07db      	lsls	r3, r3, #31
 80212ec:	d519      	bpl.n	8021322 <__swbuf_r+0x92>
 80212ee:	2e0a      	cmp	r6, #10
 80212f0:	d117      	bne.n	8021322 <__swbuf_r+0x92>
 80212f2:	4621      	mov	r1, r4
 80212f4:	4628      	mov	r0, r5
 80212f6:	f000 f911 	bl	802151c <_fflush_r>
 80212fa:	b190      	cbz	r0, 8021322 <__swbuf_r+0x92>
 80212fc:	e00f      	b.n	802131e <__swbuf_r+0x8e>
 80212fe:	4b0b      	ldr	r3, [pc, #44]	; (802132c <__swbuf_r+0x9c>)
 8021300:	429c      	cmp	r4, r3
 8021302:	d101      	bne.n	8021308 <__swbuf_r+0x78>
 8021304:	68ac      	ldr	r4, [r5, #8]
 8021306:	e7d0      	b.n	80212aa <__swbuf_r+0x1a>
 8021308:	4b09      	ldr	r3, [pc, #36]	; (8021330 <__swbuf_r+0xa0>)
 802130a:	429c      	cmp	r4, r3
 802130c:	bf08      	it	eq
 802130e:	68ec      	ldreq	r4, [r5, #12]
 8021310:	e7cb      	b.n	80212aa <__swbuf_r+0x1a>
 8021312:	4621      	mov	r1, r4
 8021314:	4628      	mov	r0, r5
 8021316:	f000 f80d 	bl	8021334 <__swsetup_r>
 802131a:	2800      	cmp	r0, #0
 802131c:	d0cc      	beq.n	80212b8 <__swbuf_r+0x28>
 802131e:	f04f 37ff 	mov.w	r7, #4294967295
 8021322:	4638      	mov	r0, r7
 8021324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021326:	bf00      	nop
 8021328:	08024214 	.word	0x08024214
 802132c:	08024234 	.word	0x08024234
 8021330:	080241f4 	.word	0x080241f4

08021334 <__swsetup_r>:
 8021334:	4b32      	ldr	r3, [pc, #200]	; (8021400 <__swsetup_r+0xcc>)
 8021336:	b570      	push	{r4, r5, r6, lr}
 8021338:	681d      	ldr	r5, [r3, #0]
 802133a:	4606      	mov	r6, r0
 802133c:	460c      	mov	r4, r1
 802133e:	b125      	cbz	r5, 802134a <__swsetup_r+0x16>
 8021340:	69ab      	ldr	r3, [r5, #24]
 8021342:	b913      	cbnz	r3, 802134a <__swsetup_r+0x16>
 8021344:	4628      	mov	r0, r5
 8021346:	f7fe fe51 	bl	801ffec <__sinit>
 802134a:	4b2e      	ldr	r3, [pc, #184]	; (8021404 <__swsetup_r+0xd0>)
 802134c:	429c      	cmp	r4, r3
 802134e:	d10f      	bne.n	8021370 <__swsetup_r+0x3c>
 8021350:	686c      	ldr	r4, [r5, #4]
 8021352:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021356:	b29a      	uxth	r2, r3
 8021358:	0715      	lsls	r5, r2, #28
 802135a:	d42c      	bmi.n	80213b6 <__swsetup_r+0x82>
 802135c:	06d0      	lsls	r0, r2, #27
 802135e:	d411      	bmi.n	8021384 <__swsetup_r+0x50>
 8021360:	2209      	movs	r2, #9
 8021362:	6032      	str	r2, [r6, #0]
 8021364:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8021368:	81a3      	strh	r3, [r4, #12]
 802136a:	f04f 30ff 	mov.w	r0, #4294967295
 802136e:	e03e      	b.n	80213ee <__swsetup_r+0xba>
 8021370:	4b25      	ldr	r3, [pc, #148]	; (8021408 <__swsetup_r+0xd4>)
 8021372:	429c      	cmp	r4, r3
 8021374:	d101      	bne.n	802137a <__swsetup_r+0x46>
 8021376:	68ac      	ldr	r4, [r5, #8]
 8021378:	e7eb      	b.n	8021352 <__swsetup_r+0x1e>
 802137a:	4b24      	ldr	r3, [pc, #144]	; (802140c <__swsetup_r+0xd8>)
 802137c:	429c      	cmp	r4, r3
 802137e:	bf08      	it	eq
 8021380:	68ec      	ldreq	r4, [r5, #12]
 8021382:	e7e6      	b.n	8021352 <__swsetup_r+0x1e>
 8021384:	0751      	lsls	r1, r2, #29
 8021386:	d512      	bpl.n	80213ae <__swsetup_r+0x7a>
 8021388:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802138a:	b141      	cbz	r1, 802139e <__swsetup_r+0x6a>
 802138c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8021390:	4299      	cmp	r1, r3
 8021392:	d002      	beq.n	802139a <__swsetup_r+0x66>
 8021394:	4630      	mov	r0, r6
 8021396:	f7fe fc3b 	bl	801fc10 <_free_r>
 802139a:	2300      	movs	r3, #0
 802139c:	6363      	str	r3, [r4, #52]	; 0x34
 802139e:	89a3      	ldrh	r3, [r4, #12]
 80213a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80213a4:	81a3      	strh	r3, [r4, #12]
 80213a6:	2300      	movs	r3, #0
 80213a8:	6063      	str	r3, [r4, #4]
 80213aa:	6923      	ldr	r3, [r4, #16]
 80213ac:	6023      	str	r3, [r4, #0]
 80213ae:	89a3      	ldrh	r3, [r4, #12]
 80213b0:	f043 0308 	orr.w	r3, r3, #8
 80213b4:	81a3      	strh	r3, [r4, #12]
 80213b6:	6923      	ldr	r3, [r4, #16]
 80213b8:	b94b      	cbnz	r3, 80213ce <__swsetup_r+0x9a>
 80213ba:	89a3      	ldrh	r3, [r4, #12]
 80213bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80213c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80213c4:	d003      	beq.n	80213ce <__swsetup_r+0x9a>
 80213c6:	4621      	mov	r1, r4
 80213c8:	4630      	mov	r0, r6
 80213ca:	f000 f907 	bl	80215dc <__smakebuf_r>
 80213ce:	89a2      	ldrh	r2, [r4, #12]
 80213d0:	f012 0301 	ands.w	r3, r2, #1
 80213d4:	d00c      	beq.n	80213f0 <__swsetup_r+0xbc>
 80213d6:	2300      	movs	r3, #0
 80213d8:	60a3      	str	r3, [r4, #8]
 80213da:	6963      	ldr	r3, [r4, #20]
 80213dc:	425b      	negs	r3, r3
 80213de:	61a3      	str	r3, [r4, #24]
 80213e0:	6923      	ldr	r3, [r4, #16]
 80213e2:	b953      	cbnz	r3, 80213fa <__swsetup_r+0xc6>
 80213e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80213e8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80213ec:	d1ba      	bne.n	8021364 <__swsetup_r+0x30>
 80213ee:	bd70      	pop	{r4, r5, r6, pc}
 80213f0:	0792      	lsls	r2, r2, #30
 80213f2:	bf58      	it	pl
 80213f4:	6963      	ldrpl	r3, [r4, #20]
 80213f6:	60a3      	str	r3, [r4, #8]
 80213f8:	e7f2      	b.n	80213e0 <__swsetup_r+0xac>
 80213fa:	2000      	movs	r0, #0
 80213fc:	e7f7      	b.n	80213ee <__swsetup_r+0xba>
 80213fe:	bf00      	nop
 8021400:	200001a8 	.word	0x200001a8
 8021404:	08024214 	.word	0x08024214
 8021408:	08024234 	.word	0x08024234
 802140c:	080241f4 	.word	0x080241f4

08021410 <__sflush_r>:
 8021410:	898a      	ldrh	r2, [r1, #12]
 8021412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021416:	4605      	mov	r5, r0
 8021418:	0710      	lsls	r0, r2, #28
 802141a:	460c      	mov	r4, r1
 802141c:	d458      	bmi.n	80214d0 <__sflush_r+0xc0>
 802141e:	684b      	ldr	r3, [r1, #4]
 8021420:	2b00      	cmp	r3, #0
 8021422:	dc05      	bgt.n	8021430 <__sflush_r+0x20>
 8021424:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8021426:	2b00      	cmp	r3, #0
 8021428:	dc02      	bgt.n	8021430 <__sflush_r+0x20>
 802142a:	2000      	movs	r0, #0
 802142c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021430:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8021432:	2e00      	cmp	r6, #0
 8021434:	d0f9      	beq.n	802142a <__sflush_r+0x1a>
 8021436:	2300      	movs	r3, #0
 8021438:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 802143c:	682f      	ldr	r7, [r5, #0]
 802143e:	6a21      	ldr	r1, [r4, #32]
 8021440:	602b      	str	r3, [r5, #0]
 8021442:	d032      	beq.n	80214aa <__sflush_r+0x9a>
 8021444:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8021446:	89a3      	ldrh	r3, [r4, #12]
 8021448:	075a      	lsls	r2, r3, #29
 802144a:	d505      	bpl.n	8021458 <__sflush_r+0x48>
 802144c:	6863      	ldr	r3, [r4, #4]
 802144e:	1ac0      	subs	r0, r0, r3
 8021450:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8021452:	b10b      	cbz	r3, 8021458 <__sflush_r+0x48>
 8021454:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8021456:	1ac0      	subs	r0, r0, r3
 8021458:	2300      	movs	r3, #0
 802145a:	4602      	mov	r2, r0
 802145c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802145e:	6a21      	ldr	r1, [r4, #32]
 8021460:	4628      	mov	r0, r5
 8021462:	47b0      	blx	r6
 8021464:	1c43      	adds	r3, r0, #1
 8021466:	89a3      	ldrh	r3, [r4, #12]
 8021468:	d106      	bne.n	8021478 <__sflush_r+0x68>
 802146a:	6829      	ldr	r1, [r5, #0]
 802146c:	291d      	cmp	r1, #29
 802146e:	d848      	bhi.n	8021502 <__sflush_r+0xf2>
 8021470:	4a29      	ldr	r2, [pc, #164]	; (8021518 <__sflush_r+0x108>)
 8021472:	40ca      	lsrs	r2, r1
 8021474:	07d6      	lsls	r6, r2, #31
 8021476:	d544      	bpl.n	8021502 <__sflush_r+0xf2>
 8021478:	2200      	movs	r2, #0
 802147a:	6062      	str	r2, [r4, #4]
 802147c:	04d9      	lsls	r1, r3, #19
 802147e:	6922      	ldr	r2, [r4, #16]
 8021480:	6022      	str	r2, [r4, #0]
 8021482:	d504      	bpl.n	802148e <__sflush_r+0x7e>
 8021484:	1c42      	adds	r2, r0, #1
 8021486:	d101      	bne.n	802148c <__sflush_r+0x7c>
 8021488:	682b      	ldr	r3, [r5, #0]
 802148a:	b903      	cbnz	r3, 802148e <__sflush_r+0x7e>
 802148c:	6560      	str	r0, [r4, #84]	; 0x54
 802148e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8021490:	602f      	str	r7, [r5, #0]
 8021492:	2900      	cmp	r1, #0
 8021494:	d0c9      	beq.n	802142a <__sflush_r+0x1a>
 8021496:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802149a:	4299      	cmp	r1, r3
 802149c:	d002      	beq.n	80214a4 <__sflush_r+0x94>
 802149e:	4628      	mov	r0, r5
 80214a0:	f7fe fbb6 	bl	801fc10 <_free_r>
 80214a4:	2000      	movs	r0, #0
 80214a6:	6360      	str	r0, [r4, #52]	; 0x34
 80214a8:	e7c0      	b.n	802142c <__sflush_r+0x1c>
 80214aa:	2301      	movs	r3, #1
 80214ac:	4628      	mov	r0, r5
 80214ae:	47b0      	blx	r6
 80214b0:	1c41      	adds	r1, r0, #1
 80214b2:	d1c8      	bne.n	8021446 <__sflush_r+0x36>
 80214b4:	682b      	ldr	r3, [r5, #0]
 80214b6:	2b00      	cmp	r3, #0
 80214b8:	d0c5      	beq.n	8021446 <__sflush_r+0x36>
 80214ba:	2b1d      	cmp	r3, #29
 80214bc:	d001      	beq.n	80214c2 <__sflush_r+0xb2>
 80214be:	2b16      	cmp	r3, #22
 80214c0:	d101      	bne.n	80214c6 <__sflush_r+0xb6>
 80214c2:	602f      	str	r7, [r5, #0]
 80214c4:	e7b1      	b.n	802142a <__sflush_r+0x1a>
 80214c6:	89a3      	ldrh	r3, [r4, #12]
 80214c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80214cc:	81a3      	strh	r3, [r4, #12]
 80214ce:	e7ad      	b.n	802142c <__sflush_r+0x1c>
 80214d0:	690f      	ldr	r7, [r1, #16]
 80214d2:	2f00      	cmp	r7, #0
 80214d4:	d0a9      	beq.n	802142a <__sflush_r+0x1a>
 80214d6:	0793      	lsls	r3, r2, #30
 80214d8:	680e      	ldr	r6, [r1, #0]
 80214da:	bf08      	it	eq
 80214dc:	694b      	ldreq	r3, [r1, #20]
 80214de:	600f      	str	r7, [r1, #0]
 80214e0:	bf18      	it	ne
 80214e2:	2300      	movne	r3, #0
 80214e4:	eba6 0807 	sub.w	r8, r6, r7
 80214e8:	608b      	str	r3, [r1, #8]
 80214ea:	f1b8 0f00 	cmp.w	r8, #0
 80214ee:	dd9c      	ble.n	802142a <__sflush_r+0x1a>
 80214f0:	4643      	mov	r3, r8
 80214f2:	463a      	mov	r2, r7
 80214f4:	6a21      	ldr	r1, [r4, #32]
 80214f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80214f8:	4628      	mov	r0, r5
 80214fa:	47b0      	blx	r6
 80214fc:	2800      	cmp	r0, #0
 80214fe:	dc06      	bgt.n	802150e <__sflush_r+0xfe>
 8021500:	89a3      	ldrh	r3, [r4, #12]
 8021502:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8021506:	81a3      	strh	r3, [r4, #12]
 8021508:	f04f 30ff 	mov.w	r0, #4294967295
 802150c:	e78e      	b.n	802142c <__sflush_r+0x1c>
 802150e:	4407      	add	r7, r0
 8021510:	eba8 0800 	sub.w	r8, r8, r0
 8021514:	e7e9      	b.n	80214ea <__sflush_r+0xda>
 8021516:	bf00      	nop
 8021518:	20400001 	.word	0x20400001

0802151c <_fflush_r>:
 802151c:	b538      	push	{r3, r4, r5, lr}
 802151e:	690b      	ldr	r3, [r1, #16]
 8021520:	4605      	mov	r5, r0
 8021522:	460c      	mov	r4, r1
 8021524:	b1db      	cbz	r3, 802155e <_fflush_r+0x42>
 8021526:	b118      	cbz	r0, 8021530 <_fflush_r+0x14>
 8021528:	6983      	ldr	r3, [r0, #24]
 802152a:	b90b      	cbnz	r3, 8021530 <_fflush_r+0x14>
 802152c:	f7fe fd5e 	bl	801ffec <__sinit>
 8021530:	4b0c      	ldr	r3, [pc, #48]	; (8021564 <_fflush_r+0x48>)
 8021532:	429c      	cmp	r4, r3
 8021534:	d109      	bne.n	802154a <_fflush_r+0x2e>
 8021536:	686c      	ldr	r4, [r5, #4]
 8021538:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802153c:	b17b      	cbz	r3, 802155e <_fflush_r+0x42>
 802153e:	4621      	mov	r1, r4
 8021540:	4628      	mov	r0, r5
 8021542:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8021546:	f7ff bf63 	b.w	8021410 <__sflush_r>
 802154a:	4b07      	ldr	r3, [pc, #28]	; (8021568 <_fflush_r+0x4c>)
 802154c:	429c      	cmp	r4, r3
 802154e:	d101      	bne.n	8021554 <_fflush_r+0x38>
 8021550:	68ac      	ldr	r4, [r5, #8]
 8021552:	e7f1      	b.n	8021538 <_fflush_r+0x1c>
 8021554:	4b05      	ldr	r3, [pc, #20]	; (802156c <_fflush_r+0x50>)
 8021556:	429c      	cmp	r4, r3
 8021558:	bf08      	it	eq
 802155a:	68ec      	ldreq	r4, [r5, #12]
 802155c:	e7ec      	b.n	8021538 <_fflush_r+0x1c>
 802155e:	2000      	movs	r0, #0
 8021560:	bd38      	pop	{r3, r4, r5, pc}
 8021562:	bf00      	nop
 8021564:	08024214 	.word	0x08024214
 8021568:	08024234 	.word	0x08024234
 802156c:	080241f4 	.word	0x080241f4

08021570 <__locale_ctype_ptr_l>:
 8021570:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8021574:	4770      	bx	lr
	...

08021578 <__locale_ctype_ptr>:
 8021578:	4b04      	ldr	r3, [pc, #16]	; (802158c <__locale_ctype_ptr+0x14>)
 802157a:	4a05      	ldr	r2, [pc, #20]	; (8021590 <__locale_ctype_ptr+0x18>)
 802157c:	681b      	ldr	r3, [r3, #0]
 802157e:	6a1b      	ldr	r3, [r3, #32]
 8021580:	2b00      	cmp	r3, #0
 8021582:	bf08      	it	eq
 8021584:	4613      	moveq	r3, r2
 8021586:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 802158a:	4770      	bx	lr
 802158c:	200001a8 	.word	0x200001a8
 8021590:	2000020c 	.word	0x2000020c

08021594 <__swhatbuf_r>:
 8021594:	b570      	push	{r4, r5, r6, lr}
 8021596:	460e      	mov	r6, r1
 8021598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802159c:	2900      	cmp	r1, #0
 802159e:	b096      	sub	sp, #88	; 0x58
 80215a0:	4614      	mov	r4, r2
 80215a2:	461d      	mov	r5, r3
 80215a4:	da07      	bge.n	80215b6 <__swhatbuf_r+0x22>
 80215a6:	2300      	movs	r3, #0
 80215a8:	602b      	str	r3, [r5, #0]
 80215aa:	89b3      	ldrh	r3, [r6, #12]
 80215ac:	061a      	lsls	r2, r3, #24
 80215ae:	d410      	bmi.n	80215d2 <__swhatbuf_r+0x3e>
 80215b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80215b4:	e00e      	b.n	80215d4 <__swhatbuf_r+0x40>
 80215b6:	466a      	mov	r2, sp
 80215b8:	f000 f8ae 	bl	8021718 <_fstat_r>
 80215bc:	2800      	cmp	r0, #0
 80215be:	dbf2      	blt.n	80215a6 <__swhatbuf_r+0x12>
 80215c0:	9a01      	ldr	r2, [sp, #4]
 80215c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80215c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80215ca:	425a      	negs	r2, r3
 80215cc:	415a      	adcs	r2, r3
 80215ce:	602a      	str	r2, [r5, #0]
 80215d0:	e7ee      	b.n	80215b0 <__swhatbuf_r+0x1c>
 80215d2:	2340      	movs	r3, #64	; 0x40
 80215d4:	2000      	movs	r0, #0
 80215d6:	6023      	str	r3, [r4, #0]
 80215d8:	b016      	add	sp, #88	; 0x58
 80215da:	bd70      	pop	{r4, r5, r6, pc}

080215dc <__smakebuf_r>:
 80215dc:	898b      	ldrh	r3, [r1, #12]
 80215de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80215e0:	079d      	lsls	r5, r3, #30
 80215e2:	4606      	mov	r6, r0
 80215e4:	460c      	mov	r4, r1
 80215e6:	d507      	bpl.n	80215f8 <__smakebuf_r+0x1c>
 80215e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80215ec:	6023      	str	r3, [r4, #0]
 80215ee:	6123      	str	r3, [r4, #16]
 80215f0:	2301      	movs	r3, #1
 80215f2:	6163      	str	r3, [r4, #20]
 80215f4:	b002      	add	sp, #8
 80215f6:	bd70      	pop	{r4, r5, r6, pc}
 80215f8:	ab01      	add	r3, sp, #4
 80215fa:	466a      	mov	r2, sp
 80215fc:	f7ff ffca 	bl	8021594 <__swhatbuf_r>
 8021600:	9900      	ldr	r1, [sp, #0]
 8021602:	4605      	mov	r5, r0
 8021604:	4630      	mov	r0, r6
 8021606:	f7fe fb51 	bl	801fcac <_malloc_r>
 802160a:	b948      	cbnz	r0, 8021620 <__smakebuf_r+0x44>
 802160c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021610:	059a      	lsls	r2, r3, #22
 8021612:	d4ef      	bmi.n	80215f4 <__smakebuf_r+0x18>
 8021614:	f023 0303 	bic.w	r3, r3, #3
 8021618:	f043 0302 	orr.w	r3, r3, #2
 802161c:	81a3      	strh	r3, [r4, #12]
 802161e:	e7e3      	b.n	80215e8 <__smakebuf_r+0xc>
 8021620:	4b0d      	ldr	r3, [pc, #52]	; (8021658 <__smakebuf_r+0x7c>)
 8021622:	62b3      	str	r3, [r6, #40]	; 0x28
 8021624:	89a3      	ldrh	r3, [r4, #12]
 8021626:	6020      	str	r0, [r4, #0]
 8021628:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802162c:	81a3      	strh	r3, [r4, #12]
 802162e:	9b00      	ldr	r3, [sp, #0]
 8021630:	6163      	str	r3, [r4, #20]
 8021632:	9b01      	ldr	r3, [sp, #4]
 8021634:	6120      	str	r0, [r4, #16]
 8021636:	b15b      	cbz	r3, 8021650 <__smakebuf_r+0x74>
 8021638:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802163c:	4630      	mov	r0, r6
 802163e:	f000 f87d 	bl	802173c <_isatty_r>
 8021642:	b128      	cbz	r0, 8021650 <__smakebuf_r+0x74>
 8021644:	89a3      	ldrh	r3, [r4, #12]
 8021646:	f023 0303 	bic.w	r3, r3, #3
 802164a:	f043 0301 	orr.w	r3, r3, #1
 802164e:	81a3      	strh	r3, [r4, #12]
 8021650:	89a3      	ldrh	r3, [r4, #12]
 8021652:	431d      	orrs	r5, r3
 8021654:	81a5      	strh	r5, [r4, #12]
 8021656:	e7cd      	b.n	80215f4 <__smakebuf_r+0x18>
 8021658:	0801ffb5 	.word	0x0801ffb5

0802165c <__ascii_mbtowc>:
 802165c:	b082      	sub	sp, #8
 802165e:	b901      	cbnz	r1, 8021662 <__ascii_mbtowc+0x6>
 8021660:	a901      	add	r1, sp, #4
 8021662:	b142      	cbz	r2, 8021676 <__ascii_mbtowc+0x1a>
 8021664:	b14b      	cbz	r3, 802167a <__ascii_mbtowc+0x1e>
 8021666:	7813      	ldrb	r3, [r2, #0]
 8021668:	600b      	str	r3, [r1, #0]
 802166a:	7812      	ldrb	r2, [r2, #0]
 802166c:	1c10      	adds	r0, r2, #0
 802166e:	bf18      	it	ne
 8021670:	2001      	movne	r0, #1
 8021672:	b002      	add	sp, #8
 8021674:	4770      	bx	lr
 8021676:	4610      	mov	r0, r2
 8021678:	e7fb      	b.n	8021672 <__ascii_mbtowc+0x16>
 802167a:	f06f 0001 	mvn.w	r0, #1
 802167e:	e7f8      	b.n	8021672 <__ascii_mbtowc+0x16>

08021680 <memmove>:
 8021680:	4288      	cmp	r0, r1
 8021682:	b510      	push	{r4, lr}
 8021684:	eb01 0302 	add.w	r3, r1, r2
 8021688:	d807      	bhi.n	802169a <memmove+0x1a>
 802168a:	1e42      	subs	r2, r0, #1
 802168c:	4299      	cmp	r1, r3
 802168e:	d00a      	beq.n	80216a6 <memmove+0x26>
 8021690:	f811 4b01 	ldrb.w	r4, [r1], #1
 8021694:	f802 4f01 	strb.w	r4, [r2, #1]!
 8021698:	e7f8      	b.n	802168c <memmove+0xc>
 802169a:	4283      	cmp	r3, r0
 802169c:	d9f5      	bls.n	802168a <memmove+0xa>
 802169e:	1881      	adds	r1, r0, r2
 80216a0:	1ad2      	subs	r2, r2, r3
 80216a2:	42d3      	cmn	r3, r2
 80216a4:	d100      	bne.n	80216a8 <memmove+0x28>
 80216a6:	bd10      	pop	{r4, pc}
 80216a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80216ac:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80216b0:	e7f7      	b.n	80216a2 <memmove+0x22>

080216b2 <_realloc_r>:
 80216b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80216b4:	4607      	mov	r7, r0
 80216b6:	4614      	mov	r4, r2
 80216b8:	460e      	mov	r6, r1
 80216ba:	b921      	cbnz	r1, 80216c6 <_realloc_r+0x14>
 80216bc:	4611      	mov	r1, r2
 80216be:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80216c2:	f7fe baf3 	b.w	801fcac <_malloc_r>
 80216c6:	b922      	cbnz	r2, 80216d2 <_realloc_r+0x20>
 80216c8:	f7fe faa2 	bl	801fc10 <_free_r>
 80216cc:	4625      	mov	r5, r4
 80216ce:	4628      	mov	r0, r5
 80216d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80216d2:	f000 f843 	bl	802175c <_malloc_usable_size_r>
 80216d6:	42a0      	cmp	r0, r4
 80216d8:	d20f      	bcs.n	80216fa <_realloc_r+0x48>
 80216da:	4621      	mov	r1, r4
 80216dc:	4638      	mov	r0, r7
 80216de:	f7fe fae5 	bl	801fcac <_malloc_r>
 80216e2:	4605      	mov	r5, r0
 80216e4:	2800      	cmp	r0, #0
 80216e6:	d0f2      	beq.n	80216ce <_realloc_r+0x1c>
 80216e8:	4631      	mov	r1, r6
 80216ea:	4622      	mov	r2, r4
 80216ec:	f7fe fa7d 	bl	801fbea <memcpy>
 80216f0:	4631      	mov	r1, r6
 80216f2:	4638      	mov	r0, r7
 80216f4:	f7fe fa8c 	bl	801fc10 <_free_r>
 80216f8:	e7e9      	b.n	80216ce <_realloc_r+0x1c>
 80216fa:	4635      	mov	r5, r6
 80216fc:	e7e7      	b.n	80216ce <_realloc_r+0x1c>

080216fe <__ascii_wctomb>:
 80216fe:	b149      	cbz	r1, 8021714 <__ascii_wctomb+0x16>
 8021700:	2aff      	cmp	r2, #255	; 0xff
 8021702:	bf85      	ittet	hi
 8021704:	238a      	movhi	r3, #138	; 0x8a
 8021706:	6003      	strhi	r3, [r0, #0]
 8021708:	700a      	strbls	r2, [r1, #0]
 802170a:	f04f 30ff 	movhi.w	r0, #4294967295
 802170e:	bf98      	it	ls
 8021710:	2001      	movls	r0, #1
 8021712:	4770      	bx	lr
 8021714:	4608      	mov	r0, r1
 8021716:	4770      	bx	lr

08021718 <_fstat_r>:
 8021718:	b538      	push	{r3, r4, r5, lr}
 802171a:	4c07      	ldr	r4, [pc, #28]	; (8021738 <_fstat_r+0x20>)
 802171c:	2300      	movs	r3, #0
 802171e:	4605      	mov	r5, r0
 8021720:	4608      	mov	r0, r1
 8021722:	4611      	mov	r1, r2
 8021724:	6023      	str	r3, [r4, #0]
 8021726:	f7e1 faa4 	bl	8002c72 <_fstat>
 802172a:	1c43      	adds	r3, r0, #1
 802172c:	d102      	bne.n	8021734 <_fstat_r+0x1c>
 802172e:	6823      	ldr	r3, [r4, #0]
 8021730:	b103      	cbz	r3, 8021734 <_fstat_r+0x1c>
 8021732:	602b      	str	r3, [r5, #0]
 8021734:	bd38      	pop	{r3, r4, r5, pc}
 8021736:	bf00      	nop
 8021738:	200161f8 	.word	0x200161f8

0802173c <_isatty_r>:
 802173c:	b538      	push	{r3, r4, r5, lr}
 802173e:	4c06      	ldr	r4, [pc, #24]	; (8021758 <_isatty_r+0x1c>)
 8021740:	2300      	movs	r3, #0
 8021742:	4605      	mov	r5, r0
 8021744:	4608      	mov	r0, r1
 8021746:	6023      	str	r3, [r4, #0]
 8021748:	f7e1 faa3 	bl	8002c92 <_isatty>
 802174c:	1c43      	adds	r3, r0, #1
 802174e:	d102      	bne.n	8021756 <_isatty_r+0x1a>
 8021750:	6823      	ldr	r3, [r4, #0]
 8021752:	b103      	cbz	r3, 8021756 <_isatty_r+0x1a>
 8021754:	602b      	str	r3, [r5, #0]
 8021756:	bd38      	pop	{r3, r4, r5, pc}
 8021758:	200161f8 	.word	0x200161f8

0802175c <_malloc_usable_size_r>:
 802175c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8021760:	1f18      	subs	r0, r3, #4
 8021762:	2b00      	cmp	r3, #0
 8021764:	bfbc      	itt	lt
 8021766:	580b      	ldrlt	r3, [r1, r0]
 8021768:	18c0      	addlt	r0, r0, r3
 802176a:	4770      	bx	lr

0802176c <_init>:
 802176c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802176e:	bf00      	nop
 8021770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8021772:	bc08      	pop	{r3}
 8021774:	469e      	mov	lr, r3
 8021776:	4770      	bx	lr

08021778 <_fini>:
 8021778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802177a:	bf00      	nop
 802177c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802177e:	bc08      	pop	{r3}
 8021780:	469e      	mov	lr, r3
 8021782:	4770      	bx	lr
