// Seed: 3471357136
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output logic id_3,
    output logic id_4,
    input id_5,
    output supply0 id_6,
    input logic id_7
);
  logic id_8;
  assign id_6[1'b0==1'b0] = 1;
endmodule
