============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Thu Mar  2 20:45:22 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(54)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(84)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_rx
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model uart_rx.
RUN-1001 : There are total 79 instances
RUN-0007 : 35 luts, 26 seqs, 0 mslices, 3 lslices, 12 pads, 0 brams, 0 dsps
RUN-1001 : There are total 92 nets
RUN-1001 : 47 nets have 2 pins
RUN-1001 : 34 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     11      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     13      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   2   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 3
PHY-3001 : Initial placement ...
PHY-3001 : design contains 77 instances, 35 luts, 26 seqs, 3 slices, 1 macros(3 instances: 0 mslices 3 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 35504
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 77.
PHY-3001 : End clustering;  0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 21630.4, overlap = 0
PHY-3002 : Step(2): len = 14348.3, overlap = 0
PHY-3002 : Step(3): len = 10594.3, overlap = 0
PHY-3002 : Step(4): len = 8026.5, overlap = 0
PHY-3002 : Step(5): len = 6942.7, overlap = 0
PHY-3002 : Step(6): len = 6279.2, overlap = 0
PHY-3002 : Step(7): len = 5881.5, overlap = 0
PHY-3002 : Step(8): len = 5611.8, overlap = 0
PHY-3002 : Step(9): len = 5505.2, overlap = 0
PHY-3002 : Step(10): len = 5326.9, overlap = 0
PHY-3002 : Step(11): len = 5233.4, overlap = 0
PHY-3002 : Step(12): len = 5203.9, overlap = 0
PHY-3002 : Step(13): len = 5185.3, overlap = 0
PHY-3002 : Step(14): len = 5114.7, overlap = 0
PHY-3002 : Step(15): len = 5071.6, overlap = 0
PHY-3002 : Step(16): len = 4926.7, overlap = 0
PHY-3002 : Step(17): len = 4904.8, overlap = 0
PHY-3002 : Step(18): len = 4906.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005195s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(19): len = 4833.3, overlap = 0
PHY-3002 : Step(20): len = 4833.3, overlap = 0
PHY-3002 : Step(21): len = 4816.2, overlap = 0
PHY-3002 : Step(22): len = 4816.2, overlap = 0
PHY-3002 : Step(23): len = 4821.5, overlap = 0
PHY-3002 : Step(24): len = 4821.5, overlap = 0
PHY-3002 : Step(25): len = 4811.9, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(26): len = 4813.1, overlap = 1.90625
PHY-3002 : Step(27): len = 4813.1, overlap = 1.90625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 4.59 peak overflow 3.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/92.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5712, over cnt = 3(0%), over = 5, worst = 2
PHY-1001 : End global iterations;  0.019895s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 5.20, top5 = 2.24, top10 = 1.13, top15 = 0.75.
PHY-1001 : End incremental global routing;  0.081713s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 356, tnet num: 90, tinst num: 77, tnode num: 474, tedge num: 558.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.115957s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (40.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.198687s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.5%)

OPT-1001 : Current memory(MB): used = 138, reserve = 107, peak = 138.
OPT-1001 : End physical optimization;  0.202581s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (30.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 35 LUT to BLE ...
SYN-4008 : Packed 35 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 8 remaining SEQ's ...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 11 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "uart_rx" (AL_USER_NORMAL) with 35/75 primitive instances ...
PHY-3001 : End packing;  0.002596s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model uart_rx.
RUN-1001 : There are total 41 instances
RUN-1001 : 13 mslices, 13 lslices, 12 pads, 0 brams, 0 dsps
RUN-1001 : There are total 83 nets
RUN-1001 : 44 nets have 2 pins
RUN-1001 : 25 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-3001 : design contains 39 instances, 26 slices, 1 macros(3 instances: 0 mslices 3 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : After packing: Len = 4676.2, Over = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(28): len = 4638.3, overlap = 2.75
PHY-3002 : Step(29): len = 4637.4, overlap = 2.75
PHY-3002 : Step(30): len = 4632.4, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016113s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (97.0%)

PHY-3001 : Trial Legalized: Len = 5511.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(31): len = 4924.7, overlap = 1.5
PHY-3002 : Step(32): len = 4685.9, overlap = 1
PHY-3002 : Step(33): len = 4674, overlap = 1
PHY-3002 : Step(34): len = 4666.3, overlap = 1
PHY-3002 : Step(35): len = 4596.2, overlap = 1
PHY-3002 : Step(36): len = 4594.8, overlap = 1.25
PHY-3002 : Step(37): len = 4596.3, overlap = 1.25
PHY-3002 : Step(38): len = 4595.9, overlap = 1.5
PHY-3002 : Step(39): len = 4595.9, overlap = 1.5
PHY-3002 : Step(40): len = 4585.8, overlap = 1.5
PHY-3002 : Step(41): len = 4585.8, overlap = 1.5
PHY-3002 : Step(42): len = 4580.5, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004394s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4825.2, Over = 0
PHY-3001 : End spreading;  0.002563s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 4825.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4/83.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5784, over cnt = 5(0%), over = 8, worst = 2
PHY-1002 : len = 5832, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 5896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 6.63, top5 = 2.35, top10 = 1.17, top15 = 0.78.
PHY-1001 : End incremental global routing;  0.079479s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 330, tnet num: 81, tinst num: 39, tnode num: 429, tedge num: 577.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.077855s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (40.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.158414s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (19.7%)

OPT-1001 : Current memory(MB): used = 139, reserve = 108, peak = 139.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 52/83.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003325s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 6.63, top5 = 2.35, top10 = 1.17, top15 = 0.78.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000132s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 6.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.213026s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (29.3%)

RUN-1003 : finish command "place" in  1.714585s wall, 0.390625s user + 0.406250s system = 0.796875s CPU (46.5%)

RUN-1004 : used memory is 123 MB, reserved memory is 93 MB, peak memory is 139 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 41 instances
RUN-1001 : 13 mslices, 13 lslices, 12 pads, 0 brams, 0 dsps
RUN-1001 : There are total 83 nets
RUN-1001 : 44 nets have 2 pins
RUN-1001 : 25 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 330, tnet num: 81, tinst num: 39, tnode num: 429, tedge num: 577.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 13 mslices, 13 lslices, 12 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 81 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 58 clock pins, and constraint 99 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5752, over cnt = 5(0%), over = 9, worst = 2
PHY-1002 : len = 5816, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 5864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032756s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 6.63, top5 = 2.27, top10 = 1.13, top15 = 0.76.
PHY-1001 : End global routing;  0.083710s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 160, reserve = 130, peak = 175.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 429, reserve = 402, peak = 429.
PHY-1001 : End build detailed router design. 4.027417s wall, 3.421875s user + 0.046875s system = 3.468750s CPU (86.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 4200, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.018556s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 432, reserve = 405, peak = 432.
PHY-1001 : End phase 1; 0.030574s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 80% nets.
PHY-1022 : len = 19712, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 458, reserve = 431, peak = 458.
PHY-1001 : End initial routed; 0.702918s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (68.9%)

PHY-1001 : Current memory(MB): used = 458, reserve = 431, peak = 458.
PHY-1001 : End phase 2; 0.702976s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (68.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 19712, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.017435s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.019122s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.7%)

PHY-1001 : Current memory(MB): used = 467, reserve = 440, peak = 467.
PHY-1001 : End phase 3; 0.141869s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (88.1%)

PHY-1003 : Routed, final wirelength = 19712
PHY-1001 : Current memory(MB): used = 467, reserve = 441, peak = 467.
PHY-1001 : End export database. 0.012668s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.167868s wall, 4.234375s user + 0.046875s system = 4.281250s CPU (82.8%)

RUN-1003 : finish command "route" in  5.395988s wall, 4.359375s user + 0.046875s system = 4.406250s CPU (81.7%)

RUN-1004 : used memory is 409 MB, reserved memory is 383 MB, peak memory is 467 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: uart_rx Device: EG4S20NG88***

IO Statistics
#IO                        12
  #input                    3
  #output                   9
  #inout                    0

Utilization Statistics
#lut                       46   out of  19600    0.23%
#reg                       26   out of  19600    0.13%
#le                        46
  #lut only                20   out of     46   43.48%
  #reg only                 0   out of     46    0.00%
  #lut&reg                 26   out of     46   56.52%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       12   out of     66   18.18%
  #ireg                     1
  #oreg                     9
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet     Type               DriverType         Driver          Fanout
#1        clk_dup_1    GCLK               io                 clk_syn_2.di    29


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      clk           INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
    reset_n         INPUT        P23        LVCMOS25          N/A           N/A        NONE    
    uart_rxd        INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
  uart_data[7]     OUTPUT         P5        LVCMOS25           8            N/A        OREG    
  uart_data[6]     OUTPUT        P19        LVCMOS25           8            N/A        OREG    
  uart_data[5]     OUTPUT        P83        LVCMOS25           8            N/A        OREG    
  uart_data[4]     OUTPUT        P14        LVCMOS25           8            N/A        OREG    
  uart_data[3]     OUTPUT        P72        LVCMOS25           8            N/A        OREG    
  uart_data[2]     OUTPUT        P48        LVCMOS25           8            N/A        OREG    
  uart_data[1]     OUTPUT        P35        LVCMOS25           8            N/A        OREG    
  uart_data[0]     OUTPUT         P8        LVCMOS25           8            N/A        OREG    
     valid         OUTPUT        P28        LVCMOS25           8            N/A        OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------+
|top      |uart_rx |46     |43      |3       |36      |0       |0       |
+-----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        32   
    #2         2        13   
    #3         3        8    
    #4         4        3    
    #5        5-10      9    
    #6       11-50      3    
  Average     3.06           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 39
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 83, pip num: 905
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 367 valid insts, and 2275 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.027255s wall, 3.218750s user + 0.062500s system = 3.281250s CPU (319.4%)

RUN-1004 : used memory is 413 MB, reserved memory is 387 MB, peak memory is 611 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230302_204521.log"
