
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.700636                       # Number of seconds simulated
sim_ticks                                700635595000                       # Number of ticks simulated
final_tick                               1200964955500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174006                       # Simulator instruction rate (inst/s)
host_op_rate                                   174006                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40638259                       # Simulator tick rate (ticks/s)
host_mem_usage                                2332604                       # Number of bytes of host memory used
host_seconds                                 17240.79                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        49024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     33619072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33668096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        49024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     26547328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26547328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       525298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              526064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        414802                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             414802                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        69971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     47983677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              48053648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        69971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            69971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37890350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37890350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37890350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        69971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     47983677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85943998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      526064                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     414802                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    526064                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   414802                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   33668096                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                26547328                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             33668096                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             26547328                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               32794                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               32765                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               32617                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               33342                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               32721                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               32998                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               32868                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               32470                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               33300                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               32869                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              32673                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              32795                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              33149                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              32890                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              32844                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              32934                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               26126                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               25940                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               25762                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               26000                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               25788                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               26077                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               25750                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               25453                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               26051                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               25769                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              25815                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              25985                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              26247                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              26056                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              25940                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              26043                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  700633218500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                526064                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               414802                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  518074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   17816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       907211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.370342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.624032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    13.673067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          874980     96.45%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          31628      3.49%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192            361      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256            104      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             54      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             24      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             14      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       907211                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7445198500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             30769987250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2630145000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               20694643750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     14153.59                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  39341.26                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                58494.85                       # Average memory access latency
system.mem_ctrls.avgRdBW                        48.05                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        37.89                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                48.05                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                37.89                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.04                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.95                       # Average write queue length over time
system.mem_ctrls.readRowHits                    32354                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1246                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     744668.44                       # Average gap between requests
system.membus.throughput                     85943998                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              490740                       # Transaction distribution
system.membus.trans_dist::ReadResp             490740                       # Transaction distribution
system.membus.trans_dist::Writeback            414802                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35324                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35324                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1466930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1466930                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     60215424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            60215424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               60215424                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          2129641000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2496968750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       591447181                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    492826963                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     36018006                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    306051528                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       288021156                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.108714                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        27401152                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       363992                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            612914870                       # DTB read hits
system.switch_cpus.dtb.read_misses            2542272                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        615457142                       # DTB read accesses
system.switch_cpus.dtb.write_hits           184505127                       # DTB write hits
system.switch_cpus.dtb.write_misses           2234366                       # DTB write misses
system.switch_cpus.dtb.write_acv                    1                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       186739493                       # DTB write accesses
system.switch_cpus.dtb.data_hits            797419997                       # DTB hits
system.switch_cpus.dtb.data_misses            4776638                       # DTB misses
system.switch_cpus.dtb.data_acv                     2                       # DTB access violations
system.switch_cpus.dtb.data_accesses        802196635                       # DTB accesses
system.switch_cpus.itb.fetch_hits           477772110                       # ITB hits
system.switch_cpus.itb.fetch_misses               263                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       477772373                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.switch_cpus.numCycles               1401271190                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    500445256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3294908375                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           591447181                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    315422308                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             625083331                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       157554543                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      122443073                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3123                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         477772110                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15501733                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1367989539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.408577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.122124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        742906208     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         56418748      4.12%     58.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         57903650      4.23%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37018611      2.71%     65.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        144068660     10.53%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         33574261      2.45%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         37219308      2.72%     81.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26876043      1.96%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        232004050     16.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1367989539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.422079                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.351371                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        531521732                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     114114419                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         593268819                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10256662                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      118827906                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     55927990                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1264803                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3171828217                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2473865                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      118827906                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        555091383                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        20703757                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     67060242                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         580234368                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      26071882                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3072408157                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         94782                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          52575                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      19272568                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2280705601                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3948471056                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3931251555                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     17219501                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1500908499                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        779797082                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3758930                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          216                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          78189181                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    691484760                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    206180664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10849660                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2516700                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2832862015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2517814046                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8626809                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    813821715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    506462139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          277                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1367989539                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.840521                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.897509                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    497721890     36.38%     36.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    203116432     14.85%     51.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    219151703     16.02%     67.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    154959783     11.33%     78.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    148064262     10.82%     89.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73388780      5.36%     94.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52813569      3.86%     98.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14752463      1.08%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4020657      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1367989539                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12440866     26.95%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22634025     49.04%     75.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11080374     24.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      1763554      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1676694909     66.59%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1048349      0.04%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      4408901      0.18%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2645355      0.11%     66.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     66.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       881769      0.04%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    640336185     25.43%     92.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    190035022      7.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2517814046                       # Type of FU issued
system.switch_cpus.iq.rate                   1.796807                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            46155265                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018331                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6431284056                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3633182340                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2398544366                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     27115645                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     13579000                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     13322052                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2548482689                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13723068                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     14699512                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    203503296                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       390986                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        81706                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     47908963                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          134                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         5994                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      118827906                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        10124278                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        340687                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2874863386                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     13858286                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     691484760                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    206180664                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          207                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          62013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         32399                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        81706                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     23666161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     18022609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     41688770                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2460775125                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     615461547                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     57038917                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42001019                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            802212158                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        425134473                       # Number of branches executed
system.switch_cpus.iew.exec_stores          186750611                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.756102                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2430860786                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2411866418                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1495820764                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1886076558                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.721199                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.793086                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    797231782                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           75                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     34831230                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1249161633                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.625192                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.389982                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    601147743     48.12%     48.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    265109457     21.22%     69.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    110917156      8.88%     78.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46434165      3.72%     81.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     47556210      3.81%     85.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     42489382      3.40%     89.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     27518000      2.20%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     27814842      2.23%     93.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     80174678      6.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1249161633                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030127332                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030127332                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              646253159                       # Number of memory references committed
system.switch_cpus.commit.loads             487981459                       # Number of loads committed
system.switch_cpus.commit.membars                  30                       # Number of memory barriers committed
system.switch_cpus.commit.branches          355694384                       # Number of branches committed
system.switch_cpus.commit.fp_insts           13226860                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1972407282                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16638159                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      80174678                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3977322077                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5774366586                       # The number of ROB writes
system.switch_cpus.timesIdled                  326246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                33281651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.700636                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.700636                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.427275                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.427275                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3195491227                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1827037187                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           8969936                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8817754                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1764011                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         881828                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               280                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               280                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008545                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008545                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2401928481                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         634755.132312                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          634755.132312                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    526176                       # number of replacements
system.l2.tags.tagsinuse                 32265.874213                       # Cycle average of tags in use
system.l2.tags.total_refs                     3035458                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    558454                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.435466                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3202.410596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    82.537407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 27558.334421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         51.748339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1370.843451                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.097730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.841014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.041835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984676                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       655484                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       565081                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1220565                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1398634                       # number of Writeback hits
system.l2.Writeback_hits::total               1398634                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       733947                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                733947                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        655484                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1299028                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1954512                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       655484                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1299028                       # number of overall hits
system.l2.overall_hits::total                 1954512                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          766                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       489974                       # number of ReadReq misses
system.l2.ReadReq_misses::total                490740                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        35324                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35324                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          766                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       525298                       # number of demand (read+write) misses
system.l2.demand_misses::total                 526064                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          766                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       525298                       # number of overall misses
system.l2.overall_misses::total                526064                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     80252250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  45802401500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     45882653750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2506590000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2506590000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     80252250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  48308991500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48389243750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     80252250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  48308991500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48389243750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       656250                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1055055                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1711305                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1398634                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1398634                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       769271                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            769271                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       656250                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1824326                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2480576                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       656250                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1824326                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2480576                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.001167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.464406                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.286764                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.045919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.045919                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001167                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.287941                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212073                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001167                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.287941                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212073                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 104767.950392                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 93479.248899                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 93496.869524                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 70959.970558                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70959.970558                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 104767.950392                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91964.925623                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91983.568064                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 104767.950392                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91964.925623                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91983.568064                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               414802                       # number of writebacks
system.l2.writebacks::total                    414802                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          766                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       489974                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           490740                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        35324                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35324                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       525298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            526064                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       525298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           526064                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     71452750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  40170969500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  40242422250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2100756000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2100756000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     71452750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  42271725500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42343178250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     71452750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  42271725500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42343178250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.464406                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.286764                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.045919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.045919                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.287941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212073                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.287941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212073                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 93280.352480                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 81985.920682                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 82003.550251                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 59471.067829                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59471.067829                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 93280.352480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 80471.895001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80490.545352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 93280.352480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 80471.895001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80490.545352                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   354348882                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1711305                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1711305                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1398634                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           769271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          769271                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1312500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5047286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6359786                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     42000000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    206269440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          248269440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             248269440                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3338239000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         984632856                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2865981000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2401929910                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 12455518.957136                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  12455518.957136                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            656235                       # number of replacements
system.cpu.icache.tags.tagsinuse          1010.258689                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1318348530                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            657247                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2005.864660                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   264.812404                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   745.446285                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.258606                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.727975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986581                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    477115292                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       477115292                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    477115292                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        477115292                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    477115292                       # number of overall hits
system.cpu.icache.overall_hits::total       477115292                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       656818                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        656818                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       656818                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         656818                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       656818                       # number of overall misses
system.cpu.icache.overall_misses::total        656818                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3383054606                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3383054606                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3383054606                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3383054606                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3383054606                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3383054606                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    477772110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    477772110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    477772110                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    477772110                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    477772110                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    477772110                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001375                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001375                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001375                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001375                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5150.672798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5150.672798                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5150.672798                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5150.672798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5150.672798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5150.672798                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          568                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          568                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          568                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          568                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          568                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          568                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       656250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       656250                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       656250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       656250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       656250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       656250                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2049281644                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2049281644                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2049281644                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2049281644                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2049281644                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2049281644                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001374                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001374                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001374                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001374                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3122.714886                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3122.714886                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3122.714886                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3122.714886                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3122.714886                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3122.714886                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           64                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.062500                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2401929911                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 17293237.294890                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  17293237.294890                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1824326                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           866323696                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1825348                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            474.607415                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   974.384274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    47.615726                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.951547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.046500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    596532141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       596532141                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    155518991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      155518991                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    752051132                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        752051132                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    752051132                       # number of overall hits
system.cpu.dcache.overall_hits::total       752051132                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1680701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1680701                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2752679                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2752679                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4433380                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4433380                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4433380                       # number of overall misses
system.cpu.dcache.overall_misses::total       4433380                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  86764211750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86764211750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  22247729874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22247729874                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       254250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       254250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 109011941624                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 109011941624                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 109011941624                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 109011941624                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    598212842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    598212842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    756484512                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    756484512                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    756484512                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    756484512                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.002810                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002810                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.017392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017392                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005861                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005861                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005861                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005861                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 51623.823482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51623.823482                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8082.210048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8082.210048                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        84750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 24588.900934                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24588.900934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 24588.900934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24588.900934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        25491                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5071                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.026819                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1398634                       # number of writebacks
system.cpu.dcache.writebacks::total           1398634                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       625519                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       625519                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1983535                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1983535                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2609054                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2609054                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2609054                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2609054                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1055182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1055182                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       769144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       769144                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1824326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1824326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1824326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1824326                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  48018871250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48018871250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   4863606710                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4863606710                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  52882477960                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52882477960                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  52882477960                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52882477960                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001764                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001764                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002412                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002412                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002412                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002412                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 45507.667161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45507.667161                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6323.402003                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6323.402003                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 28987.405738                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28987.405738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 28987.405738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28987.405738                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
