###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           16   # Number of REF commands
num_ondemand_pres              =           15   # Number of ondemend PRE commands
num_pre_cmds                   =           94   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =        12194   # Number of read row buffer hits
num_reads_done                 =        12289   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =        12288   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           94   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        52393   # Cyles of rank active rank.0
rank_active_cycles.1           =        56035   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =        47607   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        43965   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        12241   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           44   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            4   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            9   # Read request latency (cycles)
read_latency[40-59]            =           70   # Read request latency (cycles)
read_latency[60-79]            =          159   # Read request latency (cycles)
read_latency[80-99]            =          227   # Read request latency (cycles)
read_latency[100-119]          =          303   # Read request latency (cycles)
read_latency[120-139]          =          394   # Read request latency (cycles)
read_latency[140-159]          =          442   # Read request latency (cycles)
read_latency[160-179]          =          485   # Read request latency (cycles)
read_latency[180-199]          =          535   # Read request latency (cycles)
read_latency[200-]             =         9665   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =  9.63379e+06   # Refresh energy
read_energy                    =  5.80387e+07   # Read energy
act_energy                     =  1.49076e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    8.455e+06   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.80818e+06   # Precharge standby energy rank.1
act_stb_energy.0               =  1.40832e+07   # Active standby energy rank.0
act_stb_energy.1               =  1.50622e+07   # Active standby energy rank.1
average_read_latency           =      375.638   # Average read request latency (cycles)
average_power                  =      1145.72   # Average power (mW)
total_energy                   =  1.14572e+08   # Total energy (pJ)
average_interarrival           =      4.32964   # Average request interarrival latency (cycles)
average_bandwidth              =      12.4841   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           16   # Number of REF commands
num_ondemand_pres              =           12   # Number of ondemend PRE commands
num_pre_cmds                   =           91   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =        12197   # Number of read row buffer hits
num_reads_done                 =        12288   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =        12288   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           91   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        52392   # Cyles of rank active rank.0
rank_active_cycles.1           =        56036   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =        47608   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        43964   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        12241   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           43   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            4   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =           10   # Read request latency (cycles)
read_latency[40-59]            =           82   # Read request latency (cycles)
read_latency[60-79]            =          183   # Read request latency (cycles)
read_latency[80-99]            =          207   # Read request latency (cycles)
read_latency[100-119]          =          324   # Read request latency (cycles)
read_latency[120-139]          =          415   # Read request latency (cycles)
read_latency[140-159]          =          420   # Read request latency (cycles)
read_latency[160-179]          =          460   # Read request latency (cycles)
read_latency[180-199]          =          565   # Read request latency (cycles)
read_latency[200-]             =         9622   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =  9.63379e+06   # Refresh energy
read_energy                    =  5.80387e+07   # Read energy
act_energy                     =  1.44319e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  8.45518e+06   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.80801e+06   # Precharge standby energy rank.1
act_stb_energy.0               =   1.4083e+07   # Active standby energy rank.0
act_stb_energy.1               =  1.50625e+07   # Active standby energy rank.1
average_read_latency           =      376.966   # Average read request latency (cycles)
average_power                  =      1145.24   # Average power (mW)
total_energy                   =  1.14524e+08   # Total energy (pJ)
average_interarrival           =      4.32975   # Average request interarrival latency (cycles)
average_bandwidth              =       12.483   # Average bandwidth
