// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Control_Control,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.810500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=73,HLS_SYN_DSP=18,HLS_SYN_FF=3596,HLS_SYN_LUT=7604,HLS_VERSION=2019_2}" *)

module Control_Control (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_metadata_AWVALID,
        m_axi_metadata_AWREADY,
        m_axi_metadata_AWADDR,
        m_axi_metadata_AWID,
        m_axi_metadata_AWLEN,
        m_axi_metadata_AWSIZE,
        m_axi_metadata_AWBURST,
        m_axi_metadata_AWLOCK,
        m_axi_metadata_AWCACHE,
        m_axi_metadata_AWPROT,
        m_axi_metadata_AWQOS,
        m_axi_metadata_AWREGION,
        m_axi_metadata_AWUSER,
        m_axi_metadata_WVALID,
        m_axi_metadata_WREADY,
        m_axi_metadata_WDATA,
        m_axi_metadata_WSTRB,
        m_axi_metadata_WLAST,
        m_axi_metadata_WID,
        m_axi_metadata_WUSER,
        m_axi_metadata_ARVALID,
        m_axi_metadata_ARREADY,
        m_axi_metadata_ARADDR,
        m_axi_metadata_ARID,
        m_axi_metadata_ARLEN,
        m_axi_metadata_ARSIZE,
        m_axi_metadata_ARBURST,
        m_axi_metadata_ARLOCK,
        m_axi_metadata_ARCACHE,
        m_axi_metadata_ARPROT,
        m_axi_metadata_ARQOS,
        m_axi_metadata_ARREGION,
        m_axi_metadata_ARUSER,
        m_axi_metadata_RVALID,
        m_axi_metadata_RREADY,
        m_axi_metadata_RDATA,
        m_axi_metadata_RLAST,
        m_axi_metadata_RID,
        m_axi_metadata_RUSER,
        m_axi_metadata_RRESP,
        m_axi_metadata_BVALID,
        m_axi_metadata_BREADY,
        m_axi_metadata_BRESP,
        m_axi_metadata_BID,
        m_axi_metadata_BUSER,
        num_partitions,
        metadata_offset,
        vertex_req_q_fifo_V_din,
        vertex_req_q_fifo_V_full_n,
        vertex_req_q_fifo_V_write,
        update_config_q_fifo_V_0_din,
        update_config_q_fifo_V_0_full_n,
        update_config_q_fifo_V_0_write,
        update_config_q_fifo_V_1_din,
        update_config_q_fifo_V_1_full_n,
        update_config_q_fifo_V_1_write,
        update_config_q_fifo_V_2_din,
        update_config_q_fifo_V_2_full_n,
        update_config_q_fifo_V_2_write,
        update_config_q_fifo_V_3_din,
        update_config_q_fifo_V_3_full_n,
        update_config_q_fifo_V_3_write,
        update_config_q_fifo_V_4_din,
        update_config_q_fifo_V_4_full_n,
        update_config_q_fifo_V_4_write,
        update_config_q_fifo_V_5_din,
        update_config_q_fifo_V_5_full_n,
        update_config_q_fifo_V_5_write,
        update_config_q_fifo_V_6_din,
        update_config_q_fifo_V_6_full_n,
        update_config_q_fifo_V_6_write,
        update_config_q_fifo_V_7_din,
        update_config_q_fifo_V_7_full_n,
        update_config_q_fifo_V_7_write,
        update_phase_q_fifo_V_0_din,
        update_phase_q_fifo_V_0_full_n,
        update_phase_q_fifo_V_0_write,
        update_phase_q_fifo_V_1_din,
        update_phase_q_fifo_V_1_full_n,
        update_phase_q_fifo_V_1_write,
        update_phase_q_fifo_V_2_din,
        update_phase_q_fifo_V_2_full_n,
        update_phase_q_fifo_V_2_write,
        update_phase_q_fifo_V_3_din,
        update_phase_q_fifo_V_3_full_n,
        update_phase_q_fifo_V_3_write,
        update_phase_q_fifo_V_4_din,
        update_phase_q_fifo_V_4_full_n,
        update_phase_q_fifo_V_4_write,
        update_phase_q_fifo_V_5_din,
        update_phase_q_fifo_V_5_full_n,
        update_phase_q_fifo_V_5_write,
        update_phase_q_fifo_V_6_din,
        update_phase_q_fifo_V_6_full_n,
        update_phase_q_fifo_V_6_write,
        update_phase_q_fifo_V_7_din,
        update_phase_q_fifo_V_7_full_n,
        update_phase_q_fifo_V_7_write,
        num_updates_q_fifo_V_0_dout,
        num_updates_q_fifo_V_0_empty_n,
        num_updates_q_fifo_V_0_read,
        num_updates_q_fifo_V_1_dout,
        num_updates_q_fifo_V_1_empty_n,
        num_updates_q_fifo_V_1_read,
        num_updates_q_fifo_V_2_dout,
        num_updates_q_fifo_V_2_empty_n,
        num_updates_q_fifo_V_2_read,
        num_updates_q_fifo_V_3_dout,
        num_updates_q_fifo_V_3_empty_n,
        num_updates_q_fifo_V_3_read,
        num_updates_q_fifo_V_4_dout,
        num_updates_q_fifo_V_4_empty_n,
        num_updates_q_fifo_V_4_read,
        num_updates_q_fifo_V_5_dout,
        num_updates_q_fifo_V_5_empty_n,
        num_updates_q_fifo_V_5_read,
        num_updates_q_fifo_V_6_dout,
        num_updates_q_fifo_V_6_empty_n,
        num_updates_q_fifo_V_6_read,
        num_updates_q_fifo_V_7_dout,
        num_updates_q_fifo_V_7_empty_n,
        num_updates_q_fifo_V_7_read,
        num_updates_q_peek_val_0,
        num_updates_q_peek_val_1,
        num_updates_q_peek_val_2,
        num_updates_q_peek_val_3,
        num_updates_q_peek_val_4,
        num_updates_q_peek_val_5,
        num_updates_q_peek_val_6,
        num_updates_q_peek_val_7,
        task_req_q_fifo_V_0_din,
        task_req_q_fifo_V_0_full_n,
        task_req_q_fifo_V_0_write,
        task_req_q_fifo_V_1_din,
        task_req_q_fifo_V_1_full_n,
        task_req_q_fifo_V_1_write,
        task_req_q_fifo_V_2_din,
        task_req_q_fifo_V_2_full_n,
        task_req_q_fifo_V_2_write,
        task_req_q_fifo_V_3_din,
        task_req_q_fifo_V_3_full_n,
        task_req_q_fifo_V_3_write,
        task_req_q_fifo_V_4_din,
        task_req_q_fifo_V_4_full_n,
        task_req_q_fifo_V_4_write,
        task_req_q_fifo_V_5_din,
        task_req_q_fifo_V_5_full_n,
        task_req_q_fifo_V_5_write,
        task_req_q_fifo_V_6_din,
        task_req_q_fifo_V_6_full_n,
        task_req_q_fifo_V_6_write,
        task_req_q_fifo_V_7_din,
        task_req_q_fifo_V_7_full_n,
        task_req_q_fifo_V_7_write,
        task_resp_q_fifo_V_0_dout,
        task_resp_q_fifo_V_0_empty_n,
        task_resp_q_fifo_V_0_read,
        task_resp_q_fifo_V_1_dout,
        task_resp_q_fifo_V_1_empty_n,
        task_resp_q_fifo_V_1_read,
        task_resp_q_fifo_V_2_dout,
        task_resp_q_fifo_V_2_empty_n,
        task_resp_q_fifo_V_2_read,
        task_resp_q_fifo_V_3_dout,
        task_resp_q_fifo_V_3_empty_n,
        task_resp_q_fifo_V_3_read,
        task_resp_q_fifo_V_4_dout,
        task_resp_q_fifo_V_4_empty_n,
        task_resp_q_fifo_V_4_read,
        task_resp_q_fifo_V_5_dout,
        task_resp_q_fifo_V_5_empty_n,
        task_resp_q_fifo_V_5_read,
        task_resp_q_fifo_V_6_dout,
        task_resp_q_fifo_V_6_empty_n,
        task_resp_q_fifo_V_6_read,
        task_resp_q_fifo_V_7_dout,
        task_resp_q_fifo_V_7_empty_n,
        task_resp_q_fifo_V_7_read,
        task_resp_q_peek_val_0,
        task_resp_q_peek_val_1,
        task_resp_q_peek_val_2,
        task_resp_q_peek_val_3,
        task_resp_q_peek_val_4,
        task_resp_q_peek_val_5,
        task_resp_q_peek_val_6,
        task_resp_q_peek_val_7
);

parameter    ap_ST_fsm_state1 = 146'd1;
parameter    ap_ST_fsm_state2 = 146'd2;
parameter    ap_ST_fsm_state3 = 146'd4;
parameter    ap_ST_fsm_state4 = 146'd8;
parameter    ap_ST_fsm_state5 = 146'd16;
parameter    ap_ST_fsm_state6 = 146'd32;
parameter    ap_ST_fsm_state7 = 146'd64;
parameter    ap_ST_fsm_state8 = 146'd128;
parameter    ap_ST_fsm_state9 = 146'd256;
parameter    ap_ST_fsm_state10 = 146'd512;
parameter    ap_ST_fsm_state11 = 146'd1024;
parameter    ap_ST_fsm_state12 = 146'd2048;
parameter    ap_ST_fsm_state13 = 146'd4096;
parameter    ap_ST_fsm_state14 = 146'd8192;
parameter    ap_ST_fsm_state15 = 146'd16384;
parameter    ap_ST_fsm_state16 = 146'd32768;
parameter    ap_ST_fsm_state17 = 146'd65536;
parameter    ap_ST_fsm_state18 = 146'd131072;
parameter    ap_ST_fsm_pp0_stage0 = 146'd262144;
parameter    ap_ST_fsm_state22 = 146'd524288;
parameter    ap_ST_fsm_state23 = 146'd1048576;
parameter    ap_ST_fsm_state24 = 146'd2097152;
parameter    ap_ST_fsm_state25 = 146'd4194304;
parameter    ap_ST_fsm_state26 = 146'd8388608;
parameter    ap_ST_fsm_state27 = 146'd16777216;
parameter    ap_ST_fsm_state28 = 146'd33554432;
parameter    ap_ST_fsm_state29 = 146'd67108864;
parameter    ap_ST_fsm_pp1_stage0 = 146'd134217728;
parameter    ap_ST_fsm_state33 = 146'd268435456;
parameter    ap_ST_fsm_state34 = 146'd536870912;
parameter    ap_ST_fsm_state35 = 146'd1073741824;
parameter    ap_ST_fsm_state36 = 146'd2147483648;
parameter    ap_ST_fsm_state37 = 146'd4294967296;
parameter    ap_ST_fsm_state38 = 146'd8589934592;
parameter    ap_ST_fsm_state39 = 146'd17179869184;
parameter    ap_ST_fsm_state40 = 146'd34359738368;
parameter    ap_ST_fsm_state41 = 146'd68719476736;
parameter    ap_ST_fsm_state42 = 146'd137438953472;
parameter    ap_ST_fsm_state43 = 146'd274877906944;
parameter    ap_ST_fsm_state44 = 146'd549755813888;
parameter    ap_ST_fsm_state45 = 146'd1099511627776;
parameter    ap_ST_fsm_state46 = 146'd2199023255552;
parameter    ap_ST_fsm_state47 = 146'd4398046511104;
parameter    ap_ST_fsm_state48 = 146'd8796093022208;
parameter    ap_ST_fsm_state49 = 146'd17592186044416;
parameter    ap_ST_fsm_state50 = 146'd35184372088832;
parameter    ap_ST_fsm_state51 = 146'd70368744177664;
parameter    ap_ST_fsm_state52 = 146'd140737488355328;
parameter    ap_ST_fsm_pp3_stage0 = 146'd281474976710656;
parameter    ap_ST_fsm_state57 = 146'd562949953421312;
parameter    ap_ST_fsm_state58 = 146'd1125899906842624;
parameter    ap_ST_fsm_state59 = 146'd2251799813685248;
parameter    ap_ST_fsm_state60 = 146'd4503599627370496;
parameter    ap_ST_fsm_state61 = 146'd9007199254740992;
parameter    ap_ST_fsm_state62 = 146'd18014398509481984;
parameter    ap_ST_fsm_state63 = 146'd36028797018963968;
parameter    ap_ST_fsm_state64 = 146'd72057594037927936;
parameter    ap_ST_fsm_state65 = 146'd144115188075855872;
parameter    ap_ST_fsm_state66 = 146'd288230376151711744;
parameter    ap_ST_fsm_state67 = 146'd576460752303423488;
parameter    ap_ST_fsm_state68 = 146'd1152921504606846976;
parameter    ap_ST_fsm_state69 = 146'd2305843009213693952;
parameter    ap_ST_fsm_state70 = 146'd4611686018427387904;
parameter    ap_ST_fsm_state71 = 146'd9223372036854775808;
parameter    ap_ST_fsm_state72 = 146'd18446744073709551616;
parameter    ap_ST_fsm_state73 = 146'd36893488147419103232;
parameter    ap_ST_fsm_state74 = 146'd73786976294838206464;
parameter    ap_ST_fsm_state75 = 146'd147573952589676412928;
parameter    ap_ST_fsm_state76 = 146'd295147905179352825856;
parameter    ap_ST_fsm_state77 = 146'd590295810358705651712;
parameter    ap_ST_fsm_state78 = 146'd1180591620717411303424;
parameter    ap_ST_fsm_state79 = 146'd2361183241434822606848;
parameter    ap_ST_fsm_state80 = 146'd4722366482869645213696;
parameter    ap_ST_fsm_state81 = 146'd9444732965739290427392;
parameter    ap_ST_fsm_state82 = 146'd18889465931478580854784;
parameter    ap_ST_fsm_state83 = 146'd37778931862957161709568;
parameter    ap_ST_fsm_state84 = 146'd75557863725914323419136;
parameter    ap_ST_fsm_state85 = 146'd151115727451828646838272;
parameter    ap_ST_fsm_state86 = 146'd302231454903657293676544;
parameter    ap_ST_fsm_state87 = 146'd604462909807314587353088;
parameter    ap_ST_fsm_state88 = 146'd1208925819614629174706176;
parameter    ap_ST_fsm_state89 = 146'd2417851639229258349412352;
parameter    ap_ST_fsm_state90 = 146'd4835703278458516698824704;
parameter    ap_ST_fsm_state91 = 146'd9671406556917033397649408;
parameter    ap_ST_fsm_state92 = 146'd19342813113834066795298816;
parameter    ap_ST_fsm_state93 = 146'd38685626227668133590597632;
parameter    ap_ST_fsm_state94 = 146'd77371252455336267181195264;
parameter    ap_ST_fsm_state95 = 146'd154742504910672534362390528;
parameter    ap_ST_fsm_state96 = 146'd309485009821345068724781056;
parameter    ap_ST_fsm_state97 = 146'd618970019642690137449562112;
parameter    ap_ST_fsm_state98 = 146'd1237940039285380274899124224;
parameter    ap_ST_fsm_state99 = 146'd2475880078570760549798248448;
parameter    ap_ST_fsm_state100 = 146'd4951760157141521099596496896;
parameter    ap_ST_fsm_state101 = 146'd9903520314283042199192993792;
parameter    ap_ST_fsm_state102 = 146'd19807040628566084398385987584;
parameter    ap_ST_fsm_state103 = 146'd39614081257132168796771975168;
parameter    ap_ST_fsm_state104 = 146'd79228162514264337593543950336;
parameter    ap_ST_fsm_state105 = 146'd158456325028528675187087900672;
parameter    ap_ST_fsm_state106 = 146'd316912650057057350374175801344;
parameter    ap_ST_fsm_state107 = 146'd633825300114114700748351602688;
parameter    ap_ST_fsm_state108 = 146'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state109 = 146'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state110 = 146'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state111 = 146'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state112 = 146'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state113 = 146'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state114 = 146'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state115 = 146'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state116 = 146'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state117 = 146'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state118 = 146'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state119 = 146'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state120 = 146'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state121 = 146'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state122 = 146'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state123 = 146'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state124 = 146'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state125 = 146'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state126 = 146'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state127 = 146'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state128 = 146'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state129 = 146'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state130 = 146'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state131 = 146'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state132 = 146'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state133 = 146'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state134 = 146'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state135 = 146'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state136 = 146'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state137 = 146'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state138 = 146'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state139 = 146'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state140 = 146'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state141 = 146'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state142 = 146'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state143 = 146'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state144 = 146'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state145 = 146'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state146 = 146'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state147 = 146'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state148 = 146'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state149 = 146'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state150 = 146'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state151 = 146'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state152 = 146'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state153 = 146'd44601490397061246283071436545296723011960832;
parameter    C_M_AXI_METADATA_ID_WIDTH = 1;
parameter    C_M_AXI_METADATA_ADDR_WIDTH = 64;
parameter    C_M_AXI_METADATA_DATA_WIDTH = 64;
parameter    C_M_AXI_METADATA_AWUSER_WIDTH = 1;
parameter    C_M_AXI_METADATA_ARUSER_WIDTH = 1;
parameter    C_M_AXI_METADATA_WUSER_WIDTH = 1;
parameter    C_M_AXI_METADATA_RUSER_WIDTH = 1;
parameter    C_M_AXI_METADATA_BUSER_WIDTH = 1;
parameter    C_M_AXI_METADATA_USER_VALUE = 0;
parameter    C_M_AXI_METADATA_PROT_VALUE = 0;
parameter    C_M_AXI_METADATA_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_M_AXI_METADATA_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_metadata_AWVALID;
input   m_axi_metadata_AWREADY;
output  [C_M_AXI_METADATA_ADDR_WIDTH - 1:0] m_axi_metadata_AWADDR;
output  [C_M_AXI_METADATA_ID_WIDTH - 1:0] m_axi_metadata_AWID;
output  [7:0] m_axi_metadata_AWLEN;
output  [2:0] m_axi_metadata_AWSIZE;
output  [1:0] m_axi_metadata_AWBURST;
output  [1:0] m_axi_metadata_AWLOCK;
output  [3:0] m_axi_metadata_AWCACHE;
output  [2:0] m_axi_metadata_AWPROT;
output  [3:0] m_axi_metadata_AWQOS;
output  [3:0] m_axi_metadata_AWREGION;
output  [C_M_AXI_METADATA_AWUSER_WIDTH - 1:0] m_axi_metadata_AWUSER;
output   m_axi_metadata_WVALID;
input   m_axi_metadata_WREADY;
output  [C_M_AXI_METADATA_DATA_WIDTH - 1:0] m_axi_metadata_WDATA;
output  [C_M_AXI_METADATA_WSTRB_WIDTH - 1:0] m_axi_metadata_WSTRB;
output   m_axi_metadata_WLAST;
output  [C_M_AXI_METADATA_ID_WIDTH - 1:0] m_axi_metadata_WID;
output  [C_M_AXI_METADATA_WUSER_WIDTH - 1:0] m_axi_metadata_WUSER;
output   m_axi_metadata_ARVALID;
input   m_axi_metadata_ARREADY;
output  [C_M_AXI_METADATA_ADDR_WIDTH - 1:0] m_axi_metadata_ARADDR;
output  [C_M_AXI_METADATA_ID_WIDTH - 1:0] m_axi_metadata_ARID;
output  [7:0] m_axi_metadata_ARLEN;
output  [2:0] m_axi_metadata_ARSIZE;
output  [1:0] m_axi_metadata_ARBURST;
output  [1:0] m_axi_metadata_ARLOCK;
output  [3:0] m_axi_metadata_ARCACHE;
output  [2:0] m_axi_metadata_ARPROT;
output  [3:0] m_axi_metadata_ARQOS;
output  [3:0] m_axi_metadata_ARREGION;
output  [C_M_AXI_METADATA_ARUSER_WIDTH - 1:0] m_axi_metadata_ARUSER;
input   m_axi_metadata_RVALID;
output   m_axi_metadata_RREADY;
input  [C_M_AXI_METADATA_DATA_WIDTH - 1:0] m_axi_metadata_RDATA;
input   m_axi_metadata_RLAST;
input  [C_M_AXI_METADATA_ID_WIDTH - 1:0] m_axi_metadata_RID;
input  [C_M_AXI_METADATA_RUSER_WIDTH - 1:0] m_axi_metadata_RUSER;
input  [1:0] m_axi_metadata_RRESP;
input   m_axi_metadata_BVALID;
output   m_axi_metadata_BREADY;
input  [1:0] m_axi_metadata_BRESP;
input  [C_M_AXI_METADATA_ID_WIDTH - 1:0] m_axi_metadata_BID;
input  [C_M_AXI_METADATA_BUSER_WIDTH - 1:0] m_axi_metadata_BUSER;
input  [15:0] num_partitions;
input  [63:0] metadata_offset;
output  [64:0] vertex_req_q_fifo_V_din;
input   vertex_req_q_fifo_V_full_n;
output   vertex_req_q_fifo_V_write;
output  [32:0] update_config_q_fifo_V_0_din;
input   update_config_q_fifo_V_0_full_n;
output   update_config_q_fifo_V_0_write;
output  [32:0] update_config_q_fifo_V_1_din;
input   update_config_q_fifo_V_1_full_n;
output   update_config_q_fifo_V_1_write;
output  [32:0] update_config_q_fifo_V_2_din;
input   update_config_q_fifo_V_2_full_n;
output   update_config_q_fifo_V_2_write;
output  [32:0] update_config_q_fifo_V_3_din;
input   update_config_q_fifo_V_3_full_n;
output   update_config_q_fifo_V_3_write;
output  [32:0] update_config_q_fifo_V_4_din;
input   update_config_q_fifo_V_4_full_n;
output   update_config_q_fifo_V_4_write;
output  [32:0] update_config_q_fifo_V_5_din;
input   update_config_q_fifo_V_5_full_n;
output   update_config_q_fifo_V_5_write;
output  [32:0] update_config_q_fifo_V_6_din;
input   update_config_q_fifo_V_6_full_n;
output   update_config_q_fifo_V_6_write;
output  [32:0] update_config_q_fifo_V_7_din;
input   update_config_q_fifo_V_7_full_n;
output   update_config_q_fifo_V_7_write;
output  [1:0] update_phase_q_fifo_V_0_din;
input   update_phase_q_fifo_V_0_full_n;
output   update_phase_q_fifo_V_0_write;
output  [1:0] update_phase_q_fifo_V_1_din;
input   update_phase_q_fifo_V_1_full_n;
output   update_phase_q_fifo_V_1_write;
output  [1:0] update_phase_q_fifo_V_2_din;
input   update_phase_q_fifo_V_2_full_n;
output   update_phase_q_fifo_V_2_write;
output  [1:0] update_phase_q_fifo_V_3_din;
input   update_phase_q_fifo_V_3_full_n;
output   update_phase_q_fifo_V_3_write;
output  [1:0] update_phase_q_fifo_V_4_din;
input   update_phase_q_fifo_V_4_full_n;
output   update_phase_q_fifo_V_4_write;
output  [1:0] update_phase_q_fifo_V_5_din;
input   update_phase_q_fifo_V_5_full_n;
output   update_phase_q_fifo_V_5_write;
output  [1:0] update_phase_q_fifo_V_6_din;
input   update_phase_q_fifo_V_6_full_n;
output   update_phase_q_fifo_V_6_write;
output  [1:0] update_phase_q_fifo_V_7_din;
input   update_phase_q_fifo_V_7_full_n;
output   update_phase_q_fifo_V_7_write;
input  [48:0] num_updates_q_fifo_V_0_dout;
input   num_updates_q_fifo_V_0_empty_n;
output   num_updates_q_fifo_V_0_read;
input  [48:0] num_updates_q_fifo_V_1_dout;
input   num_updates_q_fifo_V_1_empty_n;
output   num_updates_q_fifo_V_1_read;
input  [48:0] num_updates_q_fifo_V_2_dout;
input   num_updates_q_fifo_V_2_empty_n;
output   num_updates_q_fifo_V_2_read;
input  [48:0] num_updates_q_fifo_V_3_dout;
input   num_updates_q_fifo_V_3_empty_n;
output   num_updates_q_fifo_V_3_read;
input  [48:0] num_updates_q_fifo_V_4_dout;
input   num_updates_q_fifo_V_4_empty_n;
output   num_updates_q_fifo_V_4_read;
input  [48:0] num_updates_q_fifo_V_5_dout;
input   num_updates_q_fifo_V_5_empty_n;
output   num_updates_q_fifo_V_5_read;
input  [48:0] num_updates_q_fifo_V_6_dout;
input   num_updates_q_fifo_V_6_empty_n;
output   num_updates_q_fifo_V_6_read;
input  [48:0] num_updates_q_fifo_V_7_dout;
input   num_updates_q_fifo_V_7_empty_n;
output   num_updates_q_fifo_V_7_read;
input  [48:0] num_updates_q_peek_val_0;
input  [48:0] num_updates_q_peek_val_1;
input  [48:0] num_updates_q_peek_val_2;
input  [48:0] num_updates_q_peek_val_3;
input  [48:0] num_updates_q_peek_val_4;
input  [48:0] num_updates_q_peek_val_5;
input  [48:0] num_updates_q_peek_val_6;
input  [48:0] num_updates_q_peek_val_7;
output  [210:0] task_req_q_fifo_V_0_din;
input   task_req_q_fifo_V_0_full_n;
output   task_req_q_fifo_V_0_write;
output  [210:0] task_req_q_fifo_V_1_din;
input   task_req_q_fifo_V_1_full_n;
output   task_req_q_fifo_V_1_write;
output  [210:0] task_req_q_fifo_V_2_din;
input   task_req_q_fifo_V_2_full_n;
output   task_req_q_fifo_V_2_write;
output  [210:0] task_req_q_fifo_V_3_din;
input   task_req_q_fifo_V_3_full_n;
output   task_req_q_fifo_V_3_write;
output  [210:0] task_req_q_fifo_V_4_din;
input   task_req_q_fifo_V_4_full_n;
output   task_req_q_fifo_V_4_write;
output  [210:0] task_req_q_fifo_V_5_din;
input   task_req_q_fifo_V_5_full_n;
output   task_req_q_fifo_V_5_write;
output  [210:0] task_req_q_fifo_V_6_din;
input   task_req_q_fifo_V_6_full_n;
output   task_req_q_fifo_V_6_write;
output  [210:0] task_req_q_fifo_V_7_din;
input   task_req_q_fifo_V_7_full_n;
output   task_req_q_fifo_V_7_write;
input  [1:0] task_resp_q_fifo_V_0_dout;
input   task_resp_q_fifo_V_0_empty_n;
output   task_resp_q_fifo_V_0_read;
input  [1:0] task_resp_q_fifo_V_1_dout;
input   task_resp_q_fifo_V_1_empty_n;
output   task_resp_q_fifo_V_1_read;
input  [1:0] task_resp_q_fifo_V_2_dout;
input   task_resp_q_fifo_V_2_empty_n;
output   task_resp_q_fifo_V_2_read;
input  [1:0] task_resp_q_fifo_V_3_dout;
input   task_resp_q_fifo_V_3_empty_n;
output   task_resp_q_fifo_V_3_read;
input  [1:0] task_resp_q_fifo_V_4_dout;
input   task_resp_q_fifo_V_4_empty_n;
output   task_resp_q_fifo_V_4_read;
input  [1:0] task_resp_q_fifo_V_5_dout;
input   task_resp_q_fifo_V_5_empty_n;
output   task_resp_q_fifo_V_5_read;
input  [1:0] task_resp_q_fifo_V_6_dout;
input   task_resp_q_fifo_V_6_empty_n;
output   task_resp_q_fifo_V_6_read;
input  [1:0] task_resp_q_fifo_V_7_dout;
input   task_resp_q_fifo_V_7_empty_n;
output   task_resp_q_fifo_V_7_read;
input  [1:0] task_resp_q_peek_val_0;
input  [1:0] task_resp_q_peek_val_1;
input  [1:0] task_resp_q_peek_val_2;
input  [1:0] task_resp_q_peek_val_3;
input  [1:0] task_resp_q_peek_val_4;
input  [1:0] task_resp_q_peek_val_5;
input  [1:0] task_resp_q_peek_val_6;
input  [1:0] task_resp_q_peek_val_7;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg vertex_req_q_fifo_V_write;
reg[32:0] update_config_q_fifo_V_0_din;
reg update_config_q_fifo_V_0_write;
reg[32:0] update_config_q_fifo_V_1_din;
reg update_config_q_fifo_V_1_write;
reg[32:0] update_config_q_fifo_V_2_din;
reg update_config_q_fifo_V_2_write;
reg[32:0] update_config_q_fifo_V_3_din;
reg update_config_q_fifo_V_3_write;
reg[32:0] update_config_q_fifo_V_4_din;
reg update_config_q_fifo_V_4_write;
reg[32:0] update_config_q_fifo_V_5_din;
reg update_config_q_fifo_V_5_write;
reg[32:0] update_config_q_fifo_V_6_din;
reg update_config_q_fifo_V_6_write;
reg[32:0] update_config_q_fifo_V_7_din;
reg update_config_q_fifo_V_7_write;
reg[1:0] update_phase_q_fifo_V_0_din;
reg update_phase_q_fifo_V_0_write;
reg[1:0] update_phase_q_fifo_V_1_din;
reg update_phase_q_fifo_V_1_write;
reg[1:0] update_phase_q_fifo_V_2_din;
reg update_phase_q_fifo_V_2_write;
reg[1:0] update_phase_q_fifo_V_3_din;
reg update_phase_q_fifo_V_3_write;
reg[1:0] update_phase_q_fifo_V_4_din;
reg update_phase_q_fifo_V_4_write;
reg[1:0] update_phase_q_fifo_V_5_din;
reg update_phase_q_fifo_V_5_write;
reg[1:0] update_phase_q_fifo_V_6_din;
reg update_phase_q_fifo_V_6_write;
reg[1:0] update_phase_q_fifo_V_7_din;
reg update_phase_q_fifo_V_7_write;
reg num_updates_q_fifo_V_0_read;
reg num_updates_q_fifo_V_1_read;
reg num_updates_q_fifo_V_2_read;
reg num_updates_q_fifo_V_3_read;
reg num_updates_q_fifo_V_4_read;
reg num_updates_q_fifo_V_5_read;
reg num_updates_q_fifo_V_6_read;
reg num_updates_q_fifo_V_7_read;
reg[210:0] task_req_q_fifo_V_0_din;
reg task_req_q_fifo_V_0_write;
reg[210:0] task_req_q_fifo_V_1_din;
reg task_req_q_fifo_V_1_write;
reg[210:0] task_req_q_fifo_V_2_din;
reg task_req_q_fifo_V_2_write;
reg[210:0] task_req_q_fifo_V_3_din;
reg task_req_q_fifo_V_3_write;
reg[210:0] task_req_q_fifo_V_4_din;
reg task_req_q_fifo_V_4_write;
reg[210:0] task_req_q_fifo_V_5_din;
reg task_req_q_fifo_V_5_write;
reg[210:0] task_req_q_fifo_V_6_din;
reg task_req_q_fifo_V_6_write;
reg[210:0] task_req_q_fifo_V_7_din;
reg task_req_q_fifo_V_7_write;
reg task_resp_q_fifo_V_0_read;
reg task_resp_q_fifo_V_1_read;
reg task_resp_q_fifo_V_2_read;
reg task_resp_q_fifo_V_3_read;
reg task_resp_q_fifo_V_4_read;
reg task_resp_q_fifo_V_5_read;
reg task_resp_q_fifo_V_6_read;
reg task_resp_q_fifo_V_7_read;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [145:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    metadata_blk_n_AR;
reg    metadata_blk_n_R;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg    metadata_blk_n_AW;
wire    ap_CS_fsm_state147;
reg    metadata_blk_n_W;
wire    ap_CS_fsm_state148;
reg    metadata_blk_n_B;
wire    ap_CS_fsm_state153;
reg    vertex_req_q_fifo_V_blk_n;
wire    ap_CS_fsm_state49;
reg    update_config_q_fifo_V_0_blk_n;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state46;
reg    ap_enable_reg_pp1_iter2;
wire   [2:0] trunc_ln177_fu_2687_p1;
reg    update_config_q_fifo_V_1_blk_n;
reg    update_config_q_fifo_V_2_blk_n;
reg    update_config_q_fifo_V_3_blk_n;
reg    update_config_q_fifo_V_4_blk_n;
reg    update_config_q_fifo_V_5_blk_n;
reg    update_config_q_fifo_V_6_blk_n;
reg    update_config_q_fifo_V_7_blk_n;
reg    update_phase_q_fifo_V_0_blk_n;
wire    ap_CS_fsm_state47;
wire   [0:0] ap_phi_mux_all_done_0_phi_fu_1478_p4;
wire    ap_CS_fsm_state48;
wire   [0:0] icmp_ln112_fu_2737_p2;
reg    update_phase_q_fifo_V_1_blk_n;
reg    update_phase_q_fifo_V_2_blk_n;
reg    update_phase_q_fifo_V_3_blk_n;
reg    update_phase_q_fifo_V_4_blk_n;
reg    update_phase_q_fifo_V_5_blk_n;
reg    update_phase_q_fifo_V_6_blk_n;
reg    update_phase_q_fifo_V_7_blk_n;
reg    task_req_q_fifo_V_0_blk_n;
reg    task_req_q_fifo_V_1_blk_n;
reg    task_req_q_fifo_V_2_blk_n;
reg    task_req_q_fifo_V_3_blk_n;
reg    task_req_q_fifo_V_4_blk_n;
reg    task_req_q_fifo_V_5_blk_n;
reg    task_req_q_fifo_V_6_blk_n;
reg    task_req_q_fifo_V_7_blk_n;
reg    task_resp_q_fifo_V_0_blk_n;
wire    ap_CS_fsm_state50;
reg    task_resp_q_fifo_V_1_blk_n;
reg    task_resp_q_fifo_V_2_blk_n;
reg    task_resp_q_fifo_V_3_blk_n;
reg    task_resp_q_fifo_V_4_blk_n;
reg    task_resp_q_fifo_V_5_blk_n;
reg    task_resp_q_fifo_V_6_blk_n;
reg    task_resp_q_fifo_V_7_blk_n;
reg    metadata_AWVALID;
wire    metadata_AWREADY;
reg    metadata_WVALID;
wire    metadata_WREADY;
wire   [63:0] metadata_WDATA;
reg    metadata_ARVALID;
wire    metadata_ARREADY;
reg   [63:0] metadata_ARADDR;
reg   [31:0] metadata_ARLEN;
wire    metadata_RVALID;
reg    metadata_RREADY;
wire   [63:0] metadata_RDATA;
wire    metadata_RLAST;
wire   [0:0] metadata_RID;
wire   [0:0] metadata_RUSER;
wire   [1:0] metadata_RRESP;
wire    metadata_BVALID;
reg    metadata_BREADY;
wire   [1:0] metadata_BRESP;
wire   [0:0] metadata_BID;
wire   [0:0] metadata_BUSER;
reg   [15:0] i_0_reg_1439;
reg   [15:0] pid_1_reg_1450;
reg   [15:0] pid_1_reg_1450_pp1_iter1_reg;
wire    ap_block_state30_pp1_stage0_iter0;
reg    ap_block_state31_pp1_stage0_iter1;
reg    ap_block_state32_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
reg   [15:0] pid_recv_0_reg_1519;
reg   [0:0] done_1_1_reg_1530;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state53_pp3_stage0_iter0;
wire    ap_block_state54_pp3_stage0_iter1;
wire    ap_block_state55_pp3_stage0_iter2;
wire    ap_block_state56_pp3_stage0_iter3;
wire    ap_block_pp3_stage0_11001;
reg   [31:0] num_updates_1_3_7_reg_1847;
reg   [31:0] num_updates_1_3_7_reg_1847_pp3_iter2_reg;
reg   [15:0] pid12_3_7_reg_1876;
wire   [15:0] pid_send_q0;
reg   [15:0] reg_1950;
wire    ap_CS_fsm_state139;
wire   [15:0] pid_send_q1;
wire    ap_CS_fsm_state141;
reg   [0:0] icmp_ln197_1_reg_4719;
reg   [15:0] reg_1955;
wire   [60:0] metadata_offset1_fu_1974_p4;
reg   [60:0] metadata_offset1_reg_4152;
wire   [31:0] base_vid_fu_1995_p1;
reg   [31:0] base_vid_reg_4163;
wire  signed [31:0] partition_size_fu_1999_p1;
reg  signed [31:0] partition_size_reg_4183;
reg    ap_block_state10;
wire   [61:0] p_cast_fu_2003_p1;
reg   [61:0] p_cast_reg_4234;
wire   [31:0] zext_ln57_fu_2006_p1;
reg   [31:0] zext_ln57_reg_4241;
wire   [16:0] zext_ln57_1_fu_2010_p1;
reg   [16:0] zext_ln57_1_reg_4246;
wire   [31:0] total_num_vertices_fu_2014_p2;
reg   [31:0] total_num_vertices_reg_4251;
wire   [2:0] add_ln67_fu_2043_p2;
wire    ap_CS_fsm_state11;
wire   [61:0] add_ln75_fu_2417_p2;
reg   [61:0] add_ln75_reg_4320;
wire   [0:0] icmp_ln67_fu_2371_p2;
wire   [18:0] shl_ln_fu_2462_p3;
reg   [18:0] shl_ln_reg_4325;
wire   [31:0] empty_125_fu_2479_p1;
wire   [15:0] shl_ln71_fu_2484_p2;
reg   [15:0] shl_ln71_reg_4341;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln71_fu_2493_p2;
wire    ap_block_state19_pp0_stage0_iter0;
reg    ap_block_state20_pp0_stage0_iter1;
wire    ap_block_state21_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] i_fu_2498_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [12:0] pid_reg_4355;
wire   [2:0] trunc_ln76_fu_2514_p1;
reg   [2:0] trunc_ln76_reg_4360;
reg   [2:0] trunc_ln76_reg_4360_pp0_iter1_reg;
wire   [31:0] num_edges_delta_fu_2542_p1;
reg   [31:0] num_edges_delta_reg_4365;
wire   [63:0] zext_ln76_fu_2546_p1;
reg   [63:0] zext_ln76_reg_4378;
wire   [31:0] tmp_5_fu_2557_p10;
reg   [31:0] tmp_5_reg_4390;
wire   [15:0] or_ln85_fu_2630_p2;
reg   [15:0] or_ln85_reg_4395;
wire    ap_CS_fsm_state22;
wire   [61:0] add_ln85_fu_2639_p2;
reg   [61:0] add_ln85_reg_4400;
wire   [16:0] zext_ln85_fu_2654_p1;
reg   [16:0] zext_ln85_reg_4411;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln83_fu_2657_p2;
reg   [0:0] icmp_ln83_reg_4416;
wire   [15:0] pid_2_fu_2662_p2;
reg   [15:0] pid_2_reg_4420;
reg    ap_enable_reg_pp1_iter0;
wire   [31:0] tmp_val_fu_2668_p1;
reg   [31:0] tmp_val_reg_4425;
wire   [31:0] grp_fu_1947_p1;
reg   [31:0] tmp_4_reg_4445;
wire    ap_CS_fsm_state36;
wire   [15:0] and_ln_fu_2706_p3;
reg   [15:0] and_ln_reg_4450;
reg    ap_block_state46;
wire   [31:0] bitcast_ln186_fu_2714_p1;
reg   [31:0] bitcast_ln186_reg_4461;
wire   [31:0] iter_fu_2718_p2;
reg   [31:0] iter_reg_4509;
reg    ap_block_state47;
wire   [61:0] add_ln240_1_fu_2732_p2;
reg   [61:0] add_ln240_1_reg_4514;
reg    ap_block_state48;
wire   [15:0] pid_3_fu_2742_p2;
reg   [15:0] pid_3_reg_4523;
wire   [31:0] add_ln114_fu_2768_p2;
reg   [31:0] add_ln114_reg_4608;
reg    ap_block_state49;
wire   [15:0] pid_4_fu_2924_p2;
wire    ap_CS_fsm_state51;
wire   [0:0] icmp_ln168_fu_2935_p2;
reg   [0:0] icmp_ln168_reg_4621;
wire   [0:0] p_vld_fu_2946_p1;
wire   [31:0] select_ln165_fu_2983_p3;
wire   [15:0] select_ln165_1_fu_2991_p3;
wire   [15:0] select_ln165_2_fu_2999_p3;
wire   [0:0] p_vld1_fu_3007_p1;
wire   [15:0] or_ln179_fu_3037_p2;
wire   [15:0] add_ln180_1_fu_3043_p2;
wire   [0:0] p_vld2_fu_3049_p1;
reg   [0:0] p_vld2_reg_4666;
reg   [0:0] ap_phi_mux_done_1_1_phi_fu_1533_p6;
reg   [31:0] elem_val_payload_new37_2_reg_4670;
wire   [12:0] trunc_ln179_2_fu_3067_p1;
reg   [12:0] trunc_ln179_2_reg_4675;
wire   [0:0] p_vld3_fu_3092_p1;
reg   [0:0] ap_phi_mux_done_1_2_phi_fu_1606_p6;
wire   [0:0] p_vld4_fu_3137_p1;
reg   [0:0] ap_phi_mux_done_1_3_phi_fu_1660_p6;
wire   [0:0] p_vld5_fu_3182_p1;
reg   [0:0] ap_phi_mux_done_1_4_phi_fu_1714_p6;
wire   [0:0] p_vld6_fu_3227_p1;
reg   [0:0] ap_phi_mux_done_1_5_phi_fu_1768_p6;
wire   [0:0] p_vld7_fu_3272_p1;
reg   [0:0] ap_phi_mux_done_1_6_phi_fu_1822_p6;
wire   [0:0] and_ln183_fu_3332_p2;
reg   [0:0] and_ln183_reg_4700;
reg   [10:0] num_updates_local_addr_2_reg_4704;
wire   [2:0] add_ln197_fu_3350_p2;
wire    ap_CS_fsm_state137;
wire   [0:0] icmp_ln197_fu_3361_p2;
wire   [0:0] icmp_ln197_1_fu_3367_p2;
wire    ap_CS_fsm_state138;
wire   [12:0] trunc_ln202_fu_3372_p1;
reg   [12:0] trunc_ln202_reg_4723;
wire   [0:0] icmp_ln203_fu_3382_p2;
reg   [0:0] icmp_ln203_reg_4728;
wire   [31:0] mul_ln212_fu_3396_p2;
reg   [31:0] mul_ln212_reg_4737;
wire   [15:0] or_ln202_fu_3407_p2;
reg   [15:0] or_ln202_reg_4742;
wire   [0:0] icmp_ln203_1_fu_3413_p2;
reg   [0:0] icmp_ln203_1_reg_4747;
wire   [31:0] mul_ln212_1_fu_3427_p2;
reg   [31:0] mul_ln212_1_reg_4756;
reg   [0:0] full_n_reg_4761;
wire    ap_CS_fsm_state140;
reg   [0:0] full_n230_1_reg_4765;
reg   [15:0] pid_send_load_2_reg_4769;
wire   [15:0] or_ln202_1_fu_3474_p2;
reg   [15:0] or_ln202_1_reg_4774;
wire   [0:0] icmp_ln203_2_fu_3480_p2;
reg   [0:0] icmp_ln203_2_reg_4779;
wire   [31:0] mul_ln212_2_fu_3494_p2;
reg   [31:0] mul_ln212_2_reg_4788;
reg   [15:0] pid_send_load_3_reg_4793;
wire   [15:0] or_ln202_2_fu_3505_p2;
reg   [15:0] or_ln202_2_reg_4798;
wire   [0:0] icmp_ln203_3_fu_3511_p2;
reg   [0:0] icmp_ln203_3_reg_4803;
wire   [31:0] mul_ln212_3_fu_3525_p2;
reg   [31:0] mul_ln212_3_reg_4812;
reg   [0:0] full_n230_4_reg_4817;
reg   [0:0] icmp_ln203_4_reg_4897;
reg   [0:0] full_n230_5_reg_4821;
reg   [0:0] icmp_ln203_5_reg_4921;
wire   [15:0] or_ln202_5_fu_3572_p2;
reg   [15:0] or_ln202_5_reg_4825;
wire   [0:0] icmp_ln203_6_fu_3578_p2;
reg   [0:0] icmp_ln203_6_reg_4830;
wire   [31:0] mul_ln212_6_fu_3592_p2;
reg   [31:0] mul_ln212_6_reg_4839;
wire   [15:0] or_ln202_6_fu_3603_p2;
reg   [15:0] or_ln202_6_reg_4844;
wire   [0:0] icmp_ln203_7_fu_3609_p2;
reg   [0:0] icmp_ln203_7_reg_4849;
wire   [31:0] mul_ln212_7_fu_3623_p2;
reg   [31:0] mul_ln212_7_reg_4858;
wire   [15:0] select_ln165_5_fu_3716_p3;
reg   [15:0] select_ln165_5_reg_4863;
reg   [0:0] p_vld11_reg_4869;
wire   [0:0] or_ln165_2_fu_3754_p2;
reg   [0:0] or_ln165_2_reg_4874;
reg   [0:0] full_n230_2_reg_4879;
wire    ap_CS_fsm_state142;
reg   [0:0] full_n230_3_reg_4883;
reg   [15:0] pid_send_load_4_reg_4887;
wire   [15:0] or_ln202_3_fu_3802_p2;
reg   [15:0] or_ln202_3_reg_4892;
wire   [0:0] icmp_ln203_4_fu_3808_p2;
wire   [31:0] mul_ln212_4_fu_3822_p2;
reg   [31:0] mul_ln212_4_reg_4906;
reg   [15:0] pid_send_load_5_reg_4911;
wire   [15:0] or_ln202_4_fu_3833_p2;
reg   [15:0] or_ln202_4_reg_4916;
wire   [0:0] icmp_ln203_5_fu_3839_p2;
wire   [31:0] mul_ln212_5_fu_3853_p2;
reg   [31:0] mul_ln212_5_reg_4930;
reg   [0:0] full_n230_6_reg_4935;
wire    ap_CS_fsm_state143;
reg   [0:0] full_n230_7_reg_4939;
wire   [15:0] select_ln165_9_fu_4005_p3;
reg   [15:0] select_ln165_9_reg_4943;
reg   [0:0] p_vld15_reg_4949;
wire   [0:0] and_ln165_8_fu_4060_p2;
reg   [0:0] and_ln165_8_reg_4954;
wire   [15:0] select_ln165_10_fu_4083_p3;
wire    ap_CS_fsm_state144;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state19;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state30;
reg    ap_enable_reg_pp3_iter0;
wire    ap_CS_fsm_state52;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state53;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg   [10:0] num_edges_local_0_address0;
reg    num_edges_local_0_ce0;
reg    num_edges_local_0_we0;
wire   [31:0] num_edges_local_0_q0;
reg   [10:0] num_edges_local_1_address0;
reg    num_edges_local_1_ce0;
reg    num_edges_local_1_we0;
wire   [31:0] num_edges_local_1_q0;
reg   [10:0] num_edges_local_2_address0;
reg    num_edges_local_2_ce0;
reg    num_edges_local_2_we0;
wire   [31:0] num_edges_local_2_q0;
reg   [10:0] num_edges_local_3_address0;
reg    num_edges_local_3_ce0;
reg    num_edges_local_3_we0;
wire   [31:0] num_edges_local_3_q0;
reg   [10:0] num_edges_local_4_address0;
reg    num_edges_local_4_ce0;
reg    num_edges_local_4_we0;
wire   [31:0] num_edges_local_4_q0;
reg   [10:0] num_edges_local_5_address0;
reg    num_edges_local_5_ce0;
reg    num_edges_local_5_we0;
wire   [31:0] num_edges_local_5_q0;
reg   [10:0] num_edges_local_6_address0;
reg    num_edges_local_6_ce0;
reg    num_edges_local_6_we0;
wire   [31:0] num_edges_local_6_q0;
reg   [10:0] num_edges_local_7_address0;
reg    num_edges_local_7_ce0;
reg    num_edges_local_7_we0;
wire   [31:0] num_edges_local_7_q0;
reg   [10:0] num_updates_local_address0;
reg    num_updates_local_ce0;
reg    num_updates_local_we0;
wire   [31:0] num_updates_local_q0;
reg   [10:0] num_updates_local_address1;
reg    num_updates_local_ce1;
reg    num_updates_local_we1;
wire   [31:0] num_updates_local_d1;
wire   [31:0] num_updates_local_q1;
reg   [10:0] eid_offsets_0_address0;
reg    eid_offsets_0_ce0;
reg    eid_offsets_0_we0;
wire   [31:0] eid_offsets_0_q0;
reg   [10:0] eid_offsets_1_address0;
reg    eid_offsets_1_ce0;
reg    eid_offsets_1_we0;
wire   [31:0] eid_offsets_1_q0;
reg   [10:0] eid_offsets_2_address0;
reg    eid_offsets_2_ce0;
reg    eid_offsets_2_we0;
wire   [31:0] eid_offsets_2_q0;
reg   [10:0] eid_offsets_3_address0;
reg    eid_offsets_3_ce0;
reg    eid_offsets_3_we0;
wire   [31:0] eid_offsets_3_q0;
reg   [10:0] eid_offsets_4_address0;
reg    eid_offsets_4_ce0;
reg    eid_offsets_4_we0;
wire   [31:0] eid_offsets_4_q0;
reg   [10:0] eid_offsets_5_address0;
reg    eid_offsets_5_ce0;
reg    eid_offsets_5_we0;
wire   [31:0] eid_offsets_5_q0;
reg   [10:0] eid_offsets_6_address0;
reg    eid_offsets_6_ce0;
reg    eid_offsets_6_we0;
wire   [31:0] eid_offsets_6_q0;
reg   [10:0] eid_offsets_7_address0;
reg    eid_offsets_7_ce0;
reg    eid_offsets_7_we0;
wire   [31:0] eid_offsets_7_q0;
reg   [2:0] pid_send_address0;
reg    pid_send_ce0;
reg    pid_send_we0;
reg   [15:0] pid_send_d0;
reg   [2:0] pid_send_address1;
reg    pid_send_ce1;
reg    pid_send_we1;
reg   [15:0] pid_send_d1;
reg   [2:0] phi_ln67_reg_1428;
reg   [15:0] ap_phi_mux_pid_1_phi_fu_1454_p4;
reg  signed [31:0] iter_0_reg_1462;
wire    ap_CS_fsm_state146;
reg   [0:0] all_done_0_reg_1474;
reg   [0:0] all_done_1_reg_1917;
reg   [15:0] pid5_0_reg_1485;
reg    ap_block_state50;
reg   [31:0] vid_offset_reg_1496;
reg   [15:0] pid11_0_reg_1508;
wire   [0:0] icmp_ln162_fu_2919_p2;
reg   [15:0] ap_phi_mux_pid_recv_2_7_phi_fu_1865_p6;
reg   [15:0] ap_phi_mux_pid_recv_0_phi_fu_1523_p4;
wire    ap_block_pp3_stage0;
wire   [0:0] ap_phi_reg_pp3_iter0_done_1_1_reg_1530;
wire   [31:0] ap_phi_reg_pp3_iter0_num_updates_1_3_1_reg_1544;
reg   [31:0] ap_phi_reg_pp3_iter1_num_updates_1_3_1_reg_1544;
wire   [15:0] ap_phi_reg_pp3_iter0_pid_recv_2_1_reg_1555;
reg   [15:0] ap_phi_reg_pp3_iter1_pid_recv_2_1_reg_1555;
wire   [15:0] ap_phi_reg_pp3_iter0_pid12_3_1_reg_1566;
reg   [15:0] ap_phi_reg_pp3_iter1_pid12_3_1_reg_1566;
reg   [31:0] ap_phi_mux_num_updates_1_3_2_phi_fu_1580_p6;
wire   [31:0] ap_phi_reg_pp3_iter1_num_updates_1_3_2_reg_1577;
reg   [15:0] ap_phi_mux_pid_recv_2_2_phi_fu_1593_p6;
wire   [15:0] ap_phi_reg_pp3_iter1_pid_recv_2_2_reg_1590;
wire   [15:0] add_ln180_2_fu_3085_p2;
wire   [0:0] ap_phi_reg_pp3_iter1_done_1_2_reg_1603;
reg   [15:0] ap_phi_mux_pid12_3_2_phi_fu_1621_p6;
wire   [15:0] ap_phi_reg_pp3_iter1_pid12_3_2_reg_1618;
wire   [15:0] or_ln179_1_fu_3078_p2;
reg   [31:0] ap_phi_mux_num_updates_1_3_3_phi_fu_1634_p6;
wire   [31:0] ap_phi_reg_pp3_iter1_num_updates_1_3_3_reg_1631;
reg   [15:0] ap_phi_mux_pid_recv_2_3_phi_fu_1647_p6;
wire   [15:0] ap_phi_reg_pp3_iter1_pid_recv_2_3_reg_1644;
wire   [15:0] add_ln180_3_fu_3130_p2;
wire   [0:0] ap_phi_reg_pp3_iter1_done_1_3_reg_1657;
reg   [15:0] ap_phi_mux_pid12_3_3_phi_fu_1675_p6;
wire   [15:0] ap_phi_reg_pp3_iter1_pid12_3_3_reg_1672;
wire   [15:0] or_ln179_2_fu_3123_p2;
reg   [31:0] ap_phi_mux_num_updates_1_3_4_phi_fu_1688_p6;
wire   [31:0] ap_phi_reg_pp3_iter1_num_updates_1_3_4_reg_1685;
reg   [15:0] ap_phi_mux_pid_recv_2_4_phi_fu_1701_p6;
wire   [15:0] ap_phi_reg_pp3_iter1_pid_recv_2_4_reg_1698;
wire   [15:0] add_ln180_4_fu_3175_p2;
wire   [0:0] ap_phi_reg_pp3_iter1_done_1_4_reg_1711;
reg   [15:0] ap_phi_mux_pid12_3_4_phi_fu_1729_p6;
wire   [15:0] ap_phi_reg_pp3_iter1_pid12_3_4_reg_1726;
wire   [15:0] or_ln179_3_fu_3168_p2;
reg   [31:0] ap_phi_mux_num_updates_1_3_5_phi_fu_1742_p6;
wire   [31:0] ap_phi_reg_pp3_iter1_num_updates_1_3_5_reg_1739;
reg   [15:0] ap_phi_mux_pid_recv_2_5_phi_fu_1755_p6;
wire   [15:0] ap_phi_reg_pp3_iter1_pid_recv_2_5_reg_1752;
wire   [15:0] add_ln180_5_fu_3220_p2;
wire   [0:0] ap_phi_reg_pp3_iter1_done_1_5_reg_1765;
reg   [15:0] ap_phi_mux_pid12_3_5_phi_fu_1783_p6;
wire   [15:0] ap_phi_reg_pp3_iter1_pid12_3_5_reg_1780;
wire   [15:0] or_ln179_4_fu_3213_p2;
reg   [31:0] ap_phi_mux_num_updates_1_3_6_phi_fu_1796_p6;
wire   [31:0] ap_phi_reg_pp3_iter1_num_updates_1_3_6_reg_1793;
reg   [15:0] ap_phi_mux_pid_recv_2_6_phi_fu_1809_p6;
wire   [15:0] ap_phi_reg_pp3_iter1_pid_recv_2_6_reg_1806;
wire   [15:0] add_ln180_6_fu_3265_p2;
wire   [0:0] ap_phi_reg_pp3_iter1_done_1_6_reg_1819;
reg   [15:0] ap_phi_mux_pid12_3_6_phi_fu_1837_p6;
wire   [15:0] ap_phi_reg_pp3_iter1_pid12_3_6_reg_1834;
wire   [15:0] or_ln179_5_fu_3258_p2;
reg   [31:0] ap_phi_mux_num_updates_1_3_7_phi_fu_1850_p6;
wire   [31:0] ap_phi_reg_pp3_iter1_num_updates_1_3_7_reg_1847;
wire   [15:0] ap_phi_reg_pp3_iter1_pid_recv_2_7_reg_1861;
wire   [15:0] add_ln180_7_fu_3310_p2;
reg   [15:0] ap_phi_mux_pid12_3_7_phi_fu_1879_p6;
wire   [15:0] ap_phi_reg_pp3_iter1_pid12_3_7_reg_1876;
wire   [15:0] or_ln179_6_fu_3303_p2;
wire   [0:0] ap_phi_reg_pp3_iter0_done_1_7_reg_1890;
reg   [0:0] ap_phi_reg_pp3_iter1_done_1_7_reg_1890;
reg   [0:0] ap_phi_reg_pp3_iter2_done_1_7_reg_1890;
reg   [2:0] phi_ln197_reg_1906;
wire    ap_CS_fsm_state136;
reg   [15:0] pid_recv14_0_reg_1930;
wire   [63:0] zext_ln129_fu_2748_p1;
wire   [63:0] zext_ln164_fu_2930_p1;
wire   [63:0] zext_ln185_fu_3338_p1;
wire   [63:0] zext_ln197_fu_3356_p1;
wire   [63:0] zext_ln212_fu_3387_p1;
wire   [63:0] zext_ln212_8_fu_3418_p1;
wire   [63:0] zext_ln212_2_fu_3485_p1;
wire   [63:0] zext_ln212_3_fu_3516_p1;
wire   [63:0] zext_ln212_6_fu_3583_p1;
wire   [63:0] zext_ln212_7_fu_3614_p1;
wire   [63:0] zext_ln212_4_fu_3813_p1;
wire   [63:0] zext_ln212_5_fu_3844_p1;
wire   [63:0] empty_fu_1984_p1;
wire   [63:0] zext_ln75_fu_2469_p1;
wire   [63:0] zext_ln85_2_fu_2644_p1;
wire   [63:0] zext_ln240_1_fu_4089_p1;
reg    ap_block_state148;
reg   [31:0] eid_offset_acc_0_0_fu_342;
wire   [31:0] select_ln67_34_fu_2363_p3;
reg   [31:0] eid_offset_acc_1_0_fu_346;
wire   [31:0] select_ln67_33_fu_2355_p3;
reg   [31:0] eid_offset_acc_2_0_fu_350;
wire   [31:0] select_ln67_31_fu_2339_p3;
reg   [31:0] eid_offset_acc_3_0_fu_354;
wire   [31:0] select_ln67_28_fu_2315_p3;
reg   [31:0] eid_offset_acc_4_0_fu_358;
wire   [31:0] select_ln67_24_fu_2283_p3;
reg   [31:0] eid_offset_acc_5_0_fu_362;
wire   [31:0] select_ln67_19_fu_2243_p3;
reg   [31:0] eid_offset_acc_6_0_fu_366;
wire   [31:0] select_ln67_13_fu_2195_p3;
reg   [31:0] eid_offset_acc_7_0_fu_370;
wire   [31:0] select_ln67_6_fu_2139_p3;
reg   [31:0] eid_offset_acc_7_fu_446;
wire   [31:0] eid_offset_acc_0_fu_2586_p2;
reg   [31:0] ap_sig_allocacmp_eid_offset_acc_7_load;
reg   [31:0] eid_offset_acc_7_1_fu_450;
reg   [31:0] ap_sig_allocacmp_eid_offset_acc_7_1_load;
reg   [31:0] eid_offset_acc_7_3_fu_454;
reg   [31:0] ap_sig_allocacmp_eid_offset_acc_7_3_load;
reg   [31:0] eid_offset_acc_7_4_fu_458;
reg   [31:0] ap_sig_allocacmp_eid_offset_acc_7_4_load;
reg   [31:0] eid_offset_acc_7_5_fu_462;
reg   [31:0] ap_sig_allocacmp_eid_offset_acc_7_5_load;
reg   [31:0] eid_offset_acc_7_6_fu_466;
reg   [31:0] ap_sig_allocacmp_eid_offset_acc_7_6_load;
reg   [31:0] eid_offset_acc_7_7_fu_470;
reg   [31:0] ap_sig_allocacmp_eid_offset_acc_7_7_load;
reg   [31:0] eid_offset_acc_7_2_fu_474;
reg   [31:0] ap_sig_allocacmp_eid_offset_acc_7_2_load;
reg   [15:0] pid12_01_fu_478;
reg   [15:0] ap_sig_allocacmp_pid12_01_load;
reg   [31:0] num_updates_1_04_fu_482;
reg   [31:0] ap_sig_allocacmp_num_updates_1_04_load;
wire   [32:0] tmp_3_fu_2672_p3;
reg    ap_block_pp1_stage0_01001;
wire   [210:0] tmp_7_fu_2783_p8;
wire   [210:0] tmp_7_1_fu_2800_p8;
wire   [210:0] tmp_7_2_fu_2817_p8;
wire   [210:0] tmp_7_3_fu_2834_p8;
wire   [210:0] tmp_7_4_fu_2851_p8;
wire   [210:0] tmp_7_5_fu_2868_p8;
wire   [210:0] tmp_7_6_fu_2885_p8;
wire   [210:0] tmp_7_7_fu_2902_p8;
wire   [0:0] num_updates_q_fifo_V_0_read_nbread_fu_803_p2_0;
wire   [0:0] num_updates_q_fifo_V_1_read_nbread_fu_809_p2_0;
wire   [0:0] num_updates_q_fifo_V_2_read_nbread_fu_815_p2_0;
wire   [0:0] num_updates_q_fifo_V_3_read_nbread_fu_821_p2_0;
wire   [0:0] num_updates_q_fifo_V_4_read_nbread_fu_827_p2_0;
wire   [0:0] num_updates_q_fifo_V_5_read_nbread_fu_833_p2_0;
wire   [0:0] num_updates_q_fifo_V_6_read_nbread_fu_839_p2_0;
wire   [0:0] num_updates_q_fifo_V_7_read_nbread_fu_845_p2_0;
wire   [210:0] tmp_12_fu_3432_p10;
wire   [210:0] tmp_12_1_fu_3450_p10;
wire   [210:0] tmp_12_4_fu_3530_p10;
wire   [210:0] tmp_12_5_fu_3548_p10;
wire   [0:0] task_resp_q_fifo_V_0_read_nbread_fu_879_p2_0;
wire   [0:0] task_resp_q_fifo_V_1_read_nbread_fu_885_p2_0;
wire   [0:0] task_resp_q_fifo_V_2_read_nbread_fu_891_p2_0;
wire   [0:0] task_resp_q_fifo_V_3_read_nbread_fu_897_p2_0;
wire   [210:0] tmp_12_2_fu_3760_p10;
wire   [210:0] tmp_12_3_fu_3778_p10;
wire   [210:0] tmp_12_6_fu_3870_p10;
wire   [210:0] tmp_12_7_fu_3888_p10;
wire   [0:0] task_resp_q_fifo_V_4_read_nbread_fu_931_p2_0;
wire   [0:0] task_resp_q_fifo_V_5_read_nbread_fu_937_p2_0;
wire   [0:0] task_resp_q_fifo_V_6_read_nbread_fu_943_p2_0;
wire   [0:0] task_resp_q_fifo_V_7_read_nbread_fu_949_p2_0;
wire   [15:0] grp_fu_1960_p2;
wire   [15:0] grp_fu_1967_p2;
wire   [15:0] add_ln213_2_fu_3858_p2;
wire   [15:0] add_ln213_3_fu_3864_p2;
wire   [15:0] add_ln213_4_fu_4066_p2;
wire   [15:0] add_ln213_5_fu_4072_p2;
wire    ap_CS_fsm_state145;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state37;
wire   [15:0] total_num_vertices_fu_2014_p0;
wire   [0:0] icmp_ln67_1_fu_2049_p2;
wire   [0:0] icmp_ln67_2_fu_2063_p2;
wire   [31:0] select_ln67_fu_2055_p3;
wire   [0:0] icmp_ln67_3_fu_2077_p2;
wire   [31:0] select_ln67_1_fu_2069_p3;
wire   [0:0] icmp_ln67_4_fu_2091_p2;
wire   [31:0] select_ln67_2_fu_2083_p3;
wire   [0:0] icmp_ln67_5_fu_2105_p2;
wire   [31:0] select_ln67_3_fu_2097_p3;
wire   [0:0] icmp_ln67_6_fu_2119_p2;
wire   [31:0] select_ln67_4_fu_2111_p3;
wire   [0:0] icmp_ln67_7_fu_2133_p2;
wire   [31:0] select_ln67_5_fu_2125_p3;
wire   [31:0] select_ln67_7_fu_2147_p3;
wire   [31:0] select_ln67_8_fu_2155_p3;
wire   [31:0] select_ln67_9_fu_2163_p3;
wire   [31:0] select_ln67_10_fu_2171_p3;
wire   [31:0] select_ln67_11_fu_2179_p3;
wire   [31:0] select_ln67_12_fu_2187_p3;
wire   [31:0] select_ln67_14_fu_2203_p3;
wire   [31:0] select_ln67_15_fu_2211_p3;
wire   [31:0] select_ln67_16_fu_2219_p3;
wire   [31:0] select_ln67_17_fu_2227_p3;
wire   [31:0] select_ln67_18_fu_2235_p3;
wire   [31:0] select_ln67_20_fu_2251_p3;
wire   [31:0] select_ln67_21_fu_2259_p3;
wire   [31:0] select_ln67_22_fu_2267_p3;
wire   [31:0] select_ln67_23_fu_2275_p3;
wire   [31:0] select_ln67_25_fu_2291_p3;
wire   [31:0] select_ln67_26_fu_2299_p3;
wire   [31:0] select_ln67_27_fu_2307_p3;
wire   [31:0] select_ln67_29_fu_2323_p3;
wire   [31:0] select_ln67_30_fu_2331_p3;
wire   [31:0] select_ln67_32_fu_2347_p3;
wire   [18:0] zext_ln71_fu_2489_p1;
wire   [61:0] zext_ln85_1_fu_2635_p1;
wire   [15:0] add_ln13_fu_2691_p2;
wire   [12:0] tmp_1_fu_2696_p4;
wire   [31:0] grp_fu_1942_p2;
wire   [16:0] add_ln240_fu_2724_p2;
wire   [61:0] zext_ln240_fu_2728_p1;
wire   [12:0] trunc_ln179_fu_2965_p1;
wire   [31:0] elem_val_payload_new_fu_2955_p4;
wire   [15:0] add_ln180_fu_2977_p2;
wire   [15:0] shl_ln1_fu_2969_p3;
wire   [12:0] trunc_ln179_1_fu_3025_p1;
wire   [15:0] shl_ln179_1_fu_3029_p3;
wire   [15:0] shl_ln179_2_fu_3071_p3;
wire   [12:0] trunc_ln179_3_fu_3111_p1;
wire   [15:0] shl_ln179_3_fu_3115_p3;
wire   [12:0] trunc_ln179_4_fu_3156_p1;
wire   [15:0] shl_ln179_4_fu_3160_p3;
wire   [12:0] trunc_ln179_5_fu_3201_p1;
wire   [15:0] shl_ln179_5_fu_3205_p3;
wire   [12:0] trunc_ln179_6_fu_3246_p1;
wire   [15:0] shl_ln179_6_fu_3250_p3;
wire   [12:0] trunc_ln179_7_fu_3291_p1;
wire   [15:0] shl_ln179_7_fu_3295_p3;
wire   [0:0] icmp_ln183_fu_3327_p2;
wire   [15:0] shl_ln202_fu_3376_p2;
wire   [15:0] mul_ln212_fu_3396_p1;
wire   [15:0] shl_ln202_1_fu_3401_p2;
wire   [15:0] mul_ln212_1_fu_3427_p1;
wire   [15:0] shl_ln202_2_fu_3468_p2;
wire   [15:0] mul_ln212_2_fu_3494_p1;
wire   [15:0] shl_ln202_3_fu_3499_p2;
wire   [15:0] mul_ln212_3_fu_3525_p1;
wire   [15:0] shl_ln202_6_fu_3566_p2;
wire   [15:0] mul_ln212_6_fu_3592_p1;
wire   [15:0] shl_ln202_7_fu_3597_p2;
wire   [15:0] mul_ln212_7_fu_3623_p1;
wire   [0:0] trunc_ln166_fu_3636_p1;
wire   [15:0] add_ln224_fu_3640_p2;
wire   [15:0] select_ln165_3_fu_3652_p3;
wire   [0:0] trunc_ln166_1_fu_3668_p1;
wire   [15:0] add_ln224_1_fu_3672_p2;
wire   [15:0] select_ln165_4_fu_3684_p3;
wire   [0:0] trunc_ln166_2_fu_3700_p1;
wire   [15:0] add_ln224_2_fu_3704_p2;
wire   [0:0] trunc_ln166_3_fu_3732_p1;
wire   [0:0] and_ln165_fu_3646_p2;
wire   [0:0] and_ln165_1_fu_3678_p2;
wire   [0:0] and_ln165_2_fu_3710_p2;
wire   [0:0] and_ln165_3_fu_3736_p2;
wire   [0:0] or_ln165_1_fu_3748_p2;
wire   [0:0] or_ln165_fu_3742_p2;
wire   [15:0] shl_ln202_4_fu_3796_p2;
wire   [15:0] mul_ln212_4_fu_3822_p1;
wire   [15:0] shl_ln202_5_fu_3827_p2;
wire   [15:0] mul_ln212_5_fu_3853_p1;
wire   [15:0] add_ln224_3_fu_3906_p2;
wire   [15:0] select_ln165_6_fu_3911_p3;
wire   [0:0] trunc_ln166_4_fu_3925_p1;
wire   [15:0] add_ln224_4_fu_3929_p2;
wire   [15:0] select_ln165_7_fu_3941_p3;
wire   [0:0] trunc_ln166_5_fu_3957_p1;
wire   [15:0] add_ln224_5_fu_3961_p2;
wire   [15:0] select_ln165_8_fu_3973_p3;
wire   [0:0] trunc_ln166_6_fu_3989_p1;
wire   [15:0] add_ln224_6_fu_3993_p2;
wire   [0:0] trunc_ln166_7_fu_4021_p1;
wire   [0:0] and_ln165_4_fu_3935_p2;
wire   [0:0] and_ln165_5_fu_3967_p2;
wire   [0:0] and_ln165_6_fu_3999_p2;
wire   [0:0] and_ln165_7_fu_4025_p2;
wire   [0:0] or_ln165_4_fu_4037_p2;
wire   [0:0] or_ln165_3_fu_4031_p2;
wire   [0:0] or_ln165_5_fu_4043_p2;
wire   [0:0] or_ln165_6_fu_4049_p2;
wire   [0:0] xor_ln165_fu_4054_p2;
wire   [15:0] add_ln224_7_fu_4078_p2;
reg    grp_fu_1942_ce;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
reg   [145:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_block_pp1;
reg    ap_block_pp3;
reg    ap_enable_operation_1096;
reg    ap_enable_state55_pp3_iter2_stage0;
reg    ap_enable_operation_1097;
reg    ap_enable_state56_pp3_iter3_stage0;
reg    ap_enable_operation_1099;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [31:0] mul_ln212_1_fu_3427_p10;
wire   [31:0] mul_ln212_2_fu_3494_p10;
wire   [31:0] mul_ln212_3_fu_3525_p10;
wire   [31:0] mul_ln212_4_fu_3822_p10;
wire   [31:0] mul_ln212_5_fu_3853_p10;
wire   [31:0] mul_ln212_6_fu_3592_p10;
wire   [31:0] mul_ln212_7_fu_3623_p10;
wire   [31:0] mul_ln212_fu_3396_p10;
wire   [31:0] total_num_vertices_fu_2014_p00;
reg    ap_condition_1804;
reg    ap_condition_1807;
reg    ap_condition_1662;
reg    ap_condition_1141;
reg    ap_condition_1679;
reg    ap_condition_1673;

// power-on initialization
initial begin
#0 ap_CS_fsm = 146'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
end

Control_Control_metadata_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 64 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_METADATA_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_METADATA_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_METADATA_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_METADATA_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_METADATA_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_METADATA_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_METADATA_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_METADATA_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_METADATA_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_METADATA_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_METADATA_CACHE_VALUE ))
Control_metadata_m_axi_U(
    .AWVALID(m_axi_metadata_AWVALID),
    .AWREADY(m_axi_metadata_AWREADY),
    .AWADDR(m_axi_metadata_AWADDR),
    .AWID(m_axi_metadata_AWID),
    .AWLEN(m_axi_metadata_AWLEN),
    .AWSIZE(m_axi_metadata_AWSIZE),
    .AWBURST(m_axi_metadata_AWBURST),
    .AWLOCK(m_axi_metadata_AWLOCK),
    .AWCACHE(m_axi_metadata_AWCACHE),
    .AWPROT(m_axi_metadata_AWPROT),
    .AWQOS(m_axi_metadata_AWQOS),
    .AWREGION(m_axi_metadata_AWREGION),
    .AWUSER(m_axi_metadata_AWUSER),
    .WVALID(m_axi_metadata_WVALID),
    .WREADY(m_axi_metadata_WREADY),
    .WDATA(m_axi_metadata_WDATA),
    .WSTRB(m_axi_metadata_WSTRB),
    .WLAST(m_axi_metadata_WLAST),
    .WID(m_axi_metadata_WID),
    .WUSER(m_axi_metadata_WUSER),
    .ARVALID(m_axi_metadata_ARVALID),
    .ARREADY(m_axi_metadata_ARREADY),
    .ARADDR(m_axi_metadata_ARADDR),
    .ARID(m_axi_metadata_ARID),
    .ARLEN(m_axi_metadata_ARLEN),
    .ARSIZE(m_axi_metadata_ARSIZE),
    .ARBURST(m_axi_metadata_ARBURST),
    .ARLOCK(m_axi_metadata_ARLOCK),
    .ARCACHE(m_axi_metadata_ARCACHE),
    .ARPROT(m_axi_metadata_ARPROT),
    .ARQOS(m_axi_metadata_ARQOS),
    .ARREGION(m_axi_metadata_ARREGION),
    .ARUSER(m_axi_metadata_ARUSER),
    .RVALID(m_axi_metadata_RVALID),
    .RREADY(m_axi_metadata_RREADY),
    .RDATA(m_axi_metadata_RDATA),
    .RLAST(m_axi_metadata_RLAST),
    .RID(m_axi_metadata_RID),
    .RUSER(m_axi_metadata_RUSER),
    .RRESP(m_axi_metadata_RRESP),
    .BVALID(m_axi_metadata_BVALID),
    .BREADY(m_axi_metadata_BREADY),
    .BRESP(m_axi_metadata_BRESP),
    .BID(m_axi_metadata_BID),
    .BUSER(m_axi_metadata_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(metadata_ARVALID),
    .I_ARREADY(metadata_ARREADY),
    .I_ARADDR(metadata_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(metadata_ARLEN),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(metadata_RVALID),
    .I_RREADY(metadata_RREADY),
    .I_RDATA(metadata_RDATA),
    .I_RID(metadata_RID),
    .I_RUSER(metadata_RUSER),
    .I_RRESP(metadata_RRESP),
    .I_RLAST(metadata_RLAST),
    .I_AWVALID(metadata_AWVALID),
    .I_AWREADY(metadata_AWREADY),
    .I_AWADDR(zext_ln240_1_fu_4089_p1),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(metadata_WVALID),
    .I_WREADY(metadata_WREADY),
    .I_WDATA(metadata_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(8'd255),
    .I_BVALID(metadata_BVALID),
    .I_BREADY(metadata_BREADY),
    .I_BRESP(metadata_BRESP),
    .I_BID(metadata_BID),
    .I_BUSER(metadata_BUSER)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
num_edges_local_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(num_edges_local_0_address0),
    .ce0(num_edges_local_0_ce0),
    .we0(num_edges_local_0_we0),
    .d0(num_edges_delta_reg_4365),
    .q0(num_edges_local_0_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
num_edges_local_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(num_edges_local_1_address0),
    .ce0(num_edges_local_1_ce0),
    .we0(num_edges_local_1_we0),
    .d0(num_edges_delta_reg_4365),
    .q0(num_edges_local_1_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
num_edges_local_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(num_edges_local_2_address0),
    .ce0(num_edges_local_2_ce0),
    .we0(num_edges_local_2_we0),
    .d0(num_edges_delta_reg_4365),
    .q0(num_edges_local_2_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
num_edges_local_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(num_edges_local_3_address0),
    .ce0(num_edges_local_3_ce0),
    .we0(num_edges_local_3_we0),
    .d0(num_edges_delta_reg_4365),
    .q0(num_edges_local_3_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
num_edges_local_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(num_edges_local_4_address0),
    .ce0(num_edges_local_4_ce0),
    .we0(num_edges_local_4_we0),
    .d0(num_edges_delta_reg_4365),
    .q0(num_edges_local_4_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
num_edges_local_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(num_edges_local_5_address0),
    .ce0(num_edges_local_5_ce0),
    .we0(num_edges_local_5_we0),
    .d0(num_edges_delta_reg_4365),
    .q0(num_edges_local_5_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
num_edges_local_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(num_edges_local_6_address0),
    .ce0(num_edges_local_6_ce0),
    .we0(num_edges_local_6_we0),
    .d0(num_edges_delta_reg_4365),
    .q0(num_edges_local_6_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
num_edges_local_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(num_edges_local_7_address0),
    .ce0(num_edges_local_7_ce0),
    .we0(num_edges_local_7_we0),
    .d0(num_edges_delta_reg_4365),
    .q0(num_edges_local_7_q0)
);

Control_Control_num_updates_local #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
num_updates_local_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(num_updates_local_address0),
    .ce0(num_updates_local_ce0),
    .we0(num_updates_local_we0),
    .d0(32'd0),
    .q0(num_updates_local_q0),
    .address1(num_updates_local_address1),
    .ce1(num_updates_local_ce1),
    .we1(num_updates_local_we1),
    .d1(num_updates_local_d1),
    .q1(num_updates_local_q1)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
eid_offsets_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(eid_offsets_0_address0),
    .ce0(eid_offsets_0_ce0),
    .we0(eid_offsets_0_we0),
    .d0(tmp_5_fu_2557_p10),
    .q0(eid_offsets_0_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
eid_offsets_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(eid_offsets_1_address0),
    .ce0(eid_offsets_1_ce0),
    .we0(eid_offsets_1_we0),
    .d0(tmp_5_fu_2557_p10),
    .q0(eid_offsets_1_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
eid_offsets_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(eid_offsets_2_address0),
    .ce0(eid_offsets_2_ce0),
    .we0(eid_offsets_2_we0),
    .d0(tmp_5_fu_2557_p10),
    .q0(eid_offsets_2_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
eid_offsets_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(eid_offsets_3_address0),
    .ce0(eid_offsets_3_ce0),
    .we0(eid_offsets_3_we0),
    .d0(tmp_5_fu_2557_p10),
    .q0(eid_offsets_3_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
eid_offsets_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(eid_offsets_4_address0),
    .ce0(eid_offsets_4_ce0),
    .we0(eid_offsets_4_we0),
    .d0(tmp_5_fu_2557_p10),
    .q0(eid_offsets_4_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
eid_offsets_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(eid_offsets_5_address0),
    .ce0(eid_offsets_5_ce0),
    .we0(eid_offsets_5_we0),
    .d0(tmp_5_fu_2557_p10),
    .q0(eid_offsets_5_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
eid_offsets_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(eid_offsets_6_address0),
    .ce0(eid_offsets_6_ce0),
    .we0(eid_offsets_6_we0),
    .d0(tmp_5_fu_2557_p10),
    .q0(eid_offsets_6_q0)
);

Control_Control_num_edges_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
eid_offsets_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(eid_offsets_7_address0),
    .ce0(eid_offsets_7_ce0),
    .we0(eid_offsets_7_we0),
    .d0(tmp_5_fu_2557_p10),
    .q0(eid_offsets_7_q0)
);

Control_Control_pid_send #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
pid_send_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pid_send_address0),
    .ce0(pid_send_ce0),
    .we0(pid_send_we0),
    .d0(pid_send_d0),
    .q0(pid_send_q0),
    .address1(pid_send_address1),
    .ce1(pid_send_ce1),
    .we1(pid_send_we1),
    .d1(pid_send_d1),
    .q1(pid_send_q1)
);

Control_Control_fdiv_32ns_32ns_32_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Control_fdiv_32ns_32ns_32_10_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd1041865112),
    .din1(tmp_4_reg_4445),
    .ce(grp_fu_1942_ce),
    .dout(grp_fu_1942_p2)
);

Control_Control_uitofp_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Control_uitofp_32ns_32_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(total_num_vertices_reg_4251),
    .ce(1'b1),
    .dout(grp_fu_1947_p1)
);

Control_Control_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
Control_mux_83_32_1_1_U3(
    .din0(ap_sig_allocacmp_eid_offset_acc_7_load),
    .din1(ap_sig_allocacmp_eid_offset_acc_7_1_load),
    .din2(ap_sig_allocacmp_eid_offset_acc_7_3_load),
    .din3(ap_sig_allocacmp_eid_offset_acc_7_4_load),
    .din4(ap_sig_allocacmp_eid_offset_acc_7_5_load),
    .din5(ap_sig_allocacmp_eid_offset_acc_7_6_load),
    .din6(ap_sig_allocacmp_eid_offset_acc_7_7_load),
    .din7(ap_sig_allocacmp_eid_offset_acc_7_2_load),
    .din8(trunc_ln76_reg_4360),
    .dout(tmp_5_fu_2557_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state19) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state19)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state19);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state30) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state29)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state30)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state30);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state29)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state53) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state52)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state53)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state53);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end else if ((1'b1 == ap_CS_fsm_state52)) begin
            ap_enable_reg_pp3_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state146)) begin
        all_done_0_reg_1474 <= all_done_1_reg_1917;
    end else if ((~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46))) begin
        all_done_0_reg_1474 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_3361_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state137))) begin
        all_done_1_reg_1917 <= 1'd1;
    end else if (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state144))) begin
        all_done_1_reg_1917 <= and_ln165_8_reg_4954;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (p_vld1_fu_3007_p1 == 1'd1) & (icmp_ln168_fu_2935_p2 == 1'd1) & (p_vld_fu_2946_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        ap_phi_reg_pp3_iter1_num_updates_1_3_1_reg_1544 <= {{num_updates_q_fifo_V_1_dout[47:16]}};
    end else if ((((1'b0 == ap_block_pp3_stage0_11001) & (p_vld_fu_2946_p1 == 1'd1) & (icmp_ln168_fu_2935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_fu_2935_p2 == 1'd1) & (p_vld1_fu_3007_p1 == 1'd0) & (p_vld_fu_2946_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        ap_phi_reg_pp3_iter1_num_updates_1_3_1_reg_1544 <= select_ln165_fu_2983_p3;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        ap_phi_reg_pp3_iter1_num_updates_1_3_1_reg_1544 <= ap_phi_reg_pp3_iter0_num_updates_1_3_1_reg_1544;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (p_vld1_fu_3007_p1 == 1'd1) & (icmp_ln168_fu_2935_p2 == 1'd1) & (p_vld_fu_2946_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        ap_phi_reg_pp3_iter1_pid12_3_1_reg_1566 <= or_ln179_fu_3037_p2;
    end else if ((((1'b0 == ap_block_pp3_stage0_11001) & (p_vld_fu_2946_p1 == 1'd1) & (icmp_ln168_fu_2935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_fu_2935_p2 == 1'd1) & (p_vld1_fu_3007_p1 == 1'd0) & (p_vld_fu_2946_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        ap_phi_reg_pp3_iter1_pid12_3_1_reg_1566 <= select_ln165_2_fu_2999_p3;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        ap_phi_reg_pp3_iter1_pid12_3_1_reg_1566 <= ap_phi_reg_pp3_iter0_pid12_3_1_reg_1566;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (p_vld1_fu_3007_p1 == 1'd1) & (icmp_ln168_fu_2935_p2 == 1'd1) & (p_vld_fu_2946_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        ap_phi_reg_pp3_iter1_pid_recv_2_1_reg_1555 <= add_ln180_1_fu_3043_p2;
    end else if ((((1'b0 == ap_block_pp3_stage0_11001) & (p_vld_fu_2946_p1 == 1'd1) & (icmp_ln168_fu_2935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_fu_2935_p2 == 1'd1) & (p_vld1_fu_3007_p1 == 1'd0) & (p_vld_fu_2946_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        ap_phi_reg_pp3_iter1_pid_recv_2_1_reg_1555 <= select_ln165_1_fu_2991_p3;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        ap_phi_reg_pp3_iter1_pid_recv_2_1_reg_1555 <= ap_phi_reg_pp3_iter0_pid_recv_2_1_reg_1555;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1662)) begin
        if ((1'b1 == ap_condition_1807)) begin
            ap_phi_reg_pp3_iter2_done_1_7_reg_1890 <= 1'd0;
        end else if ((1'b1 == ap_condition_1804)) begin
            ap_phi_reg_pp3_iter2_done_1_7_reg_1890 <= 1'd1;
        end else if (((ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1))) begin
            ap_phi_reg_pp3_iter2_done_1_7_reg_1890 <= ap_phi_mux_done_1_6_phi_fu_1822_p6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter2_done_1_7_reg_1890 <= ap_phi_reg_pp3_iter1_done_1_7_reg_1890;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1673)) begin
        if ((1'b1 == ap_condition_1679)) begin
            done_1_1_reg_1530 <= 1'd0;
        end else if ((1'b1 == ap_condition_1141)) begin
            done_1_1_reg_1530 <= 1'd1;
        end else if (((p_vld_fu_2946_p1 == 1'd1) & (icmp_ln168_fu_2935_p2 == 1'd1))) begin
            done_1_1_reg_1530 <= num_updates_q_fifo_V_0_read_nbread_fu_803_p2_0;
        end else if ((1'b1 == 1'b1)) begin
            done_1_1_reg_1530 <= ap_phi_reg_pp3_iter0_done_1_1_reg_1530;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        eid_offset_acc_7_1_fu_450 <= eid_offset_acc_0_fu_2586_p2;
    end else if (((icmp_ln67_fu_2371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        eid_offset_acc_7_1_fu_450 <= select_ln67_33_fu_2355_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        eid_offset_acc_7_2_fu_474 <= eid_offset_acc_0_fu_2586_p2;
    end else if (((icmp_ln67_fu_2371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        eid_offset_acc_7_2_fu_474 <= select_ln67_6_fu_2139_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        eid_offset_acc_7_3_fu_454 <= eid_offset_acc_0_fu_2586_p2;
    end else if (((icmp_ln67_fu_2371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        eid_offset_acc_7_3_fu_454 <= select_ln67_31_fu_2339_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        eid_offset_acc_7_4_fu_458 <= eid_offset_acc_0_fu_2586_p2;
    end else if (((icmp_ln67_fu_2371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        eid_offset_acc_7_4_fu_458 <= select_ln67_28_fu_2315_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        eid_offset_acc_7_5_fu_462 <= eid_offset_acc_0_fu_2586_p2;
    end else if (((icmp_ln67_fu_2371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        eid_offset_acc_7_5_fu_462 <= select_ln67_24_fu_2283_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        eid_offset_acc_7_6_fu_466 <= eid_offset_acc_0_fu_2586_p2;
    end else if (((icmp_ln67_fu_2371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        eid_offset_acc_7_6_fu_466 <= select_ln67_19_fu_2243_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        eid_offset_acc_7_7_fu_470 <= eid_offset_acc_0_fu_2586_p2;
    end else if (((icmp_ln67_fu_2371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        eid_offset_acc_7_7_fu_470 <= select_ln67_13_fu_2195_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        eid_offset_acc_7_fu_446 <= eid_offset_acc_0_fu_2586_p2;
    end else if (((icmp_ln67_fu_2371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        eid_offset_acc_7_fu_446 <= select_ln67_34_fu_2363_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln71_fu_2493_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_1439 <= i_fu_2498_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        i_0_reg_1439 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state146)) begin
        iter_0_reg_1462 <= iter_reg_4509;
    end else if ((~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46))) begin
        iter_0_reg_1462 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (p_vld7_fu_3272_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        num_updates_1_3_7_reg_1847 <= {{num_updates_q_fifo_V_7_dout[47:16]}};
    end else if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0) & (p_vld7_fu_3272_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        num_updates_1_3_7_reg_1847 <= ap_phi_mux_num_updates_1_3_6_phi_fu_1796_p6;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        num_updates_1_3_7_reg_1847 <= ap_phi_reg_pp3_iter1_num_updates_1_3_7_reg_1847;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state136)) begin
        phi_ln197_reg_1906 <= 3'd0;
    end else if (((icmp_ln197_fu_3361_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state137))) begin
        phi_ln197_reg_1906 <= add_ln197_fu_3350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln67_fu_2371_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        phi_ln67_reg_1428 <= add_ln67_fu_2043_p2;
    end else if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        phi_ln67_reg_1428 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        pid11_0_reg_1508 <= 16'd0;
    end else if (((icmp_ln162_fu_2919_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        pid11_0_reg_1508 <= pid_4_fu_2924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (p_vld7_fu_3272_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        pid12_3_7_reg_1876 <= or_ln179_6_fu_3303_p2;
    end else if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0) & (p_vld7_fu_3272_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        pid12_3_7_reg_1876 <= ap_phi_mux_pid12_3_6_phi_fu_1837_p6;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        pid12_3_7_reg_1876 <= ap_phi_reg_pp3_iter1_pid12_3_7_reg_1876;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47))) begin
        pid5_0_reg_1485 <= 16'd0;
    end else if ((~((task_resp_q_fifo_V_7_empty_n == 1'b0) | (task_resp_q_fifo_V_6_empty_n == 1'b0) | (task_resp_q_fifo_V_5_empty_n == 1'b0) | (task_resp_q_fifo_V_4_empty_n == 1'b0) | (task_resp_q_fifo_V_3_empty_n == 1'b0) | (task_resp_q_fifo_V_2_empty_n == 1'b0) | (task_resp_q_fifo_V_1_empty_n == 1'b0) | (task_resp_q_fifo_V_0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state50))) begin
        pid5_0_reg_1485 <= pid_3_reg_4523;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        pid_1_reg_1450 <= 16'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln83_reg_4416 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pid_1_reg_1450 <= pid_2_reg_4420;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_3361_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state137))) begin
        pid_recv14_0_reg_1930 <= 16'd0;
    end else if (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state144))) begin
        pid_recv14_0_reg_1930 <= select_ln165_10_fu_4083_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        pid_recv_0_reg_1519 <= 16'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_reg_4621 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        pid_recv_0_reg_1519 <= ap_phi_mux_pid_recv_2_7_phi_fu_1865_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state141))) begin
        reg_1950 <= pid_send_q1;
    end else if ((1'b1 == ap_CS_fsm_state139)) begin
        reg_1950 <= pid_send_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state141))) begin
        reg_1955 <= pid_send_q0;
    end else if ((1'b1 == ap_CS_fsm_state139)) begin
        reg_1955 <= pid_send_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47))) begin
        vid_offset_reg_1496 <= 32'd0;
    end else if ((~((task_resp_q_fifo_V_7_empty_n == 1'b0) | (task_resp_q_fifo_V_6_empty_n == 1'b0) | (task_resp_q_fifo_V_5_empty_n == 1'b0) | (task_resp_q_fifo_V_4_empty_n == 1'b0) | (task_resp_q_fifo_V_3_empty_n == 1'b0) | (task_resp_q_fifo_V_2_empty_n == 1'b0) | (task_resp_q_fifo_V_1_empty_n == 1'b0) | (task_resp_q_fifo_V_0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state50))) begin
        vid_offset_reg_1496 <= add_ln114_reg_4608;
    end
end

always @ (posedge ap_clk) begin
    if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
        add_ln114_reg_4608 <= add_ln114_fu_2768_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (ap_phi_mux_all_done_0_phi_fu_1478_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        add_ln240_1_reg_4514 <= add_ln240_1_fu_2732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln67_fu_2371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        add_ln75_reg_4320 <= add_ln75_fu_2417_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln85_reg_4400 <= add_ln85_fu_2639_p2;
        or_ln85_reg_4395[15 : 3] <= or_ln85_fu_2630_p2[15 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state143))) begin
        and_ln165_8_reg_4954 <= and_ln165_8_fu_4060_p2;
        p_vld15_reg_4949 <= task_resp_q_fifo_V_7_read_nbread_fu_949_p2_0;
        select_ln165_9_reg_4943 <= select_ln165_9_fu_4005_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        and_ln183_reg_4700 <= and_ln183_fu_3332_p2;
        num_updates_1_3_7_reg_1847_pp3_iter2_reg <= num_updates_1_3_7_reg_1847;
    end
end

always @ (posedge ap_clk) begin
    if ((~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46))) begin
        and_ln_reg_4450[15 : 3] <= and_ln_fu_2706_p3[15 : 3];
        bitcast_ln186_reg_4461 <= bitcast_ln186_fu_2714_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        ap_phi_reg_pp3_iter1_done_1_7_reg_1890 <= ap_phi_reg_pp3_iter0_done_1_7_reg_1890;
    end
end

always @ (posedge ap_clk) begin
    if (((metadata_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        base_vid_reg_4163 <= base_vid_fu_1995_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        eid_offset_acc_0_0_fu_342 <= select_ln67_34_fu_2363_p3;
        eid_offset_acc_1_0_fu_346 <= select_ln67_33_fu_2355_p3;
        eid_offset_acc_2_0_fu_350 <= select_ln67_31_fu_2339_p3;
        eid_offset_acc_3_0_fu_354 <= select_ln67_28_fu_2315_p3;
        eid_offset_acc_4_0_fu_358 <= select_ln67_24_fu_2283_p3;
        eid_offset_acc_5_0_fu_362 <= select_ln67_19_fu_2243_p3;
        eid_offset_acc_6_0_fu_366 <= select_ln67_13_fu_2195_p3;
        eid_offset_acc_7_0_fu_370 <= select_ln67_6_fu_2139_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_fu_2935_p2 == 1'd1) & (ap_phi_mux_done_1_1_phi_fu_1533_p6 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        elem_val_payload_new37_2_reg_4670 <= {{num_updates_q_fifo_V_2_dout[47:16]}};
        p_vld2_reg_4666 <= num_updates_q_fifo_V_2_read_nbread_fu_815_p2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_1_reg_4747 == 1'd1) & (1'b1 == ap_CS_fsm_state140))) begin
        full_n230_1_reg_4765 <= task_req_q_fifo_V_1_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_2_reg_4779 == 1'd1) & (1'b1 == ap_CS_fsm_state142))) begin
        full_n230_2_reg_4879 <= task_req_q_fifo_V_2_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_3_reg_4803 == 1'd1) & (1'b1 == ap_CS_fsm_state142))) begin
        full_n230_3_reg_4883 <= task_req_q_fifo_V_3_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_4_reg_4897 == 1'd1) & (1'b1 == ap_CS_fsm_state141))) begin
        full_n230_4_reg_4817 <= task_req_q_fifo_V_4_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_5_reg_4921 == 1'd1) & (1'b1 == ap_CS_fsm_state141))) begin
        full_n230_5_reg_4821 <= task_req_q_fifo_V_5_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_6_reg_4830 == 1'd1) & (1'b1 == ap_CS_fsm_state143))) begin
        full_n230_6_reg_4935 <= task_req_q_fifo_V_6_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_7_reg_4849 == 1'd1) & (1'b1 == ap_CS_fsm_state143))) begin
        full_n230_7_reg_4939 <= task_req_q_fifo_V_7_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_reg_4728 == 1'd1) & (1'b1 == ap_CS_fsm_state140))) begin
        full_n_reg_4761 <= task_req_q_fifo_V_0_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln168_reg_4621 <= icmp_ln168_fu_2935_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state138)) begin
        icmp_ln197_1_reg_4719 <= icmp_ln197_1_fu_3367_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        icmp_ln203_1_reg_4747 <= icmp_ln203_1_fu_3413_p2;
        icmp_ln203_reg_4728 <= icmp_ln203_fu_3382_p2;
        or_ln202_reg_4742[15 : 3] <= or_ln202_fu_3407_p2[15 : 3];
        trunc_ln202_reg_4723 <= trunc_ln202_fu_3372_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state140))) begin
        icmp_ln203_2_reg_4779 <= icmp_ln203_2_fu_3480_p2;
        icmp_ln203_3_reg_4803 <= icmp_ln203_3_fu_3511_p2;
        or_ln202_1_reg_4774[15 : 3] <= or_ln202_1_fu_3474_p2[15 : 3];
        or_ln202_2_reg_4798[15 : 3] <= or_ln202_2_fu_3505_p2[15 : 3];
        pid_send_load_2_reg_4769 <= pid_send_q1;
        pid_send_load_3_reg_4793 <= pid_send_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state142))) begin
        icmp_ln203_4_reg_4897 <= icmp_ln203_4_fu_3808_p2;
        icmp_ln203_5_reg_4921 <= icmp_ln203_5_fu_3839_p2;
        or_ln202_3_reg_4892[15 : 3] <= or_ln202_3_fu_3802_p2[15 : 3];
        or_ln202_4_reg_4916[15 : 3] <= or_ln202_4_fu_3833_p2[15 : 3];
        pid_send_load_4_reg_4887 <= pid_send_q1;
        pid_send_load_5_reg_4911 <= pid_send_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state141))) begin
        icmp_ln203_6_reg_4830 <= icmp_ln203_6_fu_3578_p2;
        icmp_ln203_7_reg_4849 <= icmp_ln203_7_fu_3609_p2;
        or_ln165_2_reg_4874 <= or_ln165_2_fu_3754_p2;
        or_ln202_5_reg_4825[15 : 3] <= or_ln202_5_fu_3572_p2[15 : 3];
        or_ln202_6_reg_4844[15 : 3] <= or_ln202_6_fu_3603_p2[15 : 3];
        p_vld11_reg_4869 <= task_resp_q_fifo_V_3_read_nbread_fu_897_p2_0;
        select_ln165_5_reg_4863 <= select_ln165_5_fu_3716_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln83_reg_4416 <= icmp_ln83_fu_2657_p2;
        pid_1_reg_1450_pp1_iter1_reg <= pid_1_reg_1450;
        tmp_val_reg_4425 <= tmp_val_fu_2668_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state47))) begin
        iter_reg_4509 <= iter_fu_2718_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((metadata_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        metadata_offset1_reg_4152 <= {{metadata_offset[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_1_fu_3413_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state139))) begin
        mul_ln212_1_reg_4756 <= mul_ln212_1_fu_3427_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_2_fu_3480_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state140))) begin
        mul_ln212_2_reg_4788[31 : 1] <= mul_ln212_2_fu_3494_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_3_fu_3511_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state140))) begin
        mul_ln212_3_reg_4812 <= mul_ln212_3_fu_3525_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_4_fu_3808_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state142))) begin
        mul_ln212_4_reg_4906[31 : 2] <= mul_ln212_4_fu_3822_p2[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_5_fu_3839_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state142))) begin
        mul_ln212_5_reg_4930 <= mul_ln212_5_fu_3853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_6_fu_3578_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state141))) begin
        mul_ln212_6_reg_4839[31 : 1] <= mul_ln212_6_fu_3592_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_7_fu_3609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state141))) begin
        mul_ln212_7_reg_4858 <= mul_ln212_7_fu_3623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_fu_3382_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state139))) begin
        mul_ln212_reg_4737[31 : 3] <= mul_ln212_fu_3396_p2[31 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        num_edges_delta_reg_4365 <= num_edges_delta_fu_2542_p1;
        tmp_5_reg_4390 <= tmp_5_fu_2557_p10;
        trunc_ln76_reg_4360_pp0_iter1_reg <= trunc_ln76_reg_4360;
        zext_ln76_reg_4378[12 : 0] <= zext_ln76_fu_2546_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_reg_4621 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        num_updates_1_04_fu_482 <= ap_phi_mux_num_updates_1_3_7_phi_fu_1850_p6;
        pid12_01_fu_478 <= ap_phi_mux_pid12_3_7_phi_fu_1879_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'd1 == and_ln183_fu_3332_p2))) begin
        num_updates_local_addr_2_reg_4704 <= zext_ln185_fu_3338_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        p_cast_reg_4234[60 : 0] <= p_cast_fu_2003_p1[60 : 0];
        total_num_vertices_reg_4251 <= total_num_vertices_fu_2014_p2;
        zext_ln57_1_reg_4246[15 : 0] <= zext_ln57_1_fu_2010_p1[15 : 0];
        zext_ln57_reg_4241[15 : 0] <= zext_ln57_fu_2006_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((metadata_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        partition_size_reg_4183 <= partition_size_fu_1999_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pid_2_reg_4420 <= pid_2_fu_2662_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48))) begin
        pid_3_reg_4523 <= pid_3_fu_2742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln71_fu_2493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pid_reg_4355 <= {{i_0_reg_1439[15:3]}};
        trunc_ln76_reg_4360 <= trunc_ln76_fu_2514_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        shl_ln71_reg_4341[15 : 3] <= shl_ln71_fu_2484_p2[15 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((metadata_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        shl_ln_reg_4325[18 : 3] <= shl_ln_fu_2462_p3[18 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_4_reg_4445 <= grp_fu_1947_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (p_vld2_fu_3049_p1 == 1'd1) & (icmp_ln168_fu_2935_p2 == 1'd1) & (ap_phi_mux_done_1_1_phi_fu_1533_p6 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        trunc_ln179_2_reg_4675 <= trunc_ln179_2_fu_3067_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        zext_ln85_reg_4411[15 : 3] <= zext_ln85_fu_2654_p1[15 : 3];
    end
end

always @ (*) begin
    if ((icmp_ln71_fu_2493_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln83_fu_2657_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state30 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state30 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln168_fu_2935_p2 == 1'd0)) begin
        ap_condition_pp3_exit_iter0_state53 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state53 = 1'b0;
    end
end

always @ (*) begin
    if (((metadata_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state153))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln168_fu_2935_p2 == 1'd1)) begin
        if (((p_vld1_fu_3007_p1 == 1'd0) & (p_vld_fu_2946_p1 == 1'd0))) begin
            ap_phi_mux_done_1_1_phi_fu_1533_p6 = 1'd0;
        end else if (((p_vld1_fu_3007_p1 == 1'd1) & (p_vld_fu_2946_p1 == 1'd0))) begin
            ap_phi_mux_done_1_1_phi_fu_1533_p6 = 1'd1;
        end else if ((p_vld_fu_2946_p1 == 1'd1)) begin
            ap_phi_mux_done_1_1_phi_fu_1533_p6 = num_updates_q_fifo_V_0_read_nbread_fu_803_p2_0;
        end else begin
            ap_phi_mux_done_1_1_phi_fu_1533_p6 = ap_phi_reg_pp3_iter0_done_1_1_reg_1530;
        end
    end else begin
        ap_phi_mux_done_1_1_phi_fu_1533_p6 = ap_phi_reg_pp3_iter0_done_1_1_reg_1530;
    end
end

always @ (*) begin
    if ((icmp_ln168_reg_4621 == 1'd1)) begin
        if (((done_1_1_reg_1530 == 1'd0) & (p_vld2_reg_4666 == 1'd0))) begin
            ap_phi_mux_done_1_2_phi_fu_1606_p6 = 1'd0;
        end else if (((p_vld2_reg_4666 == 1'd1) & (done_1_1_reg_1530 == 1'd0))) begin
            ap_phi_mux_done_1_2_phi_fu_1606_p6 = 1'd1;
        end else if ((done_1_1_reg_1530 == 1'd1)) begin
            ap_phi_mux_done_1_2_phi_fu_1606_p6 = done_1_1_reg_1530;
        end else begin
            ap_phi_mux_done_1_2_phi_fu_1606_p6 = ap_phi_reg_pp3_iter1_done_1_2_reg_1603;
        end
    end else begin
        ap_phi_mux_done_1_2_phi_fu_1606_p6 = ap_phi_reg_pp3_iter1_done_1_2_reg_1603;
    end
end

always @ (*) begin
    if ((icmp_ln168_reg_4621 == 1'd1)) begin
        if (((ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd0) & (p_vld3_fu_3092_p1 == 1'd0))) begin
            ap_phi_mux_done_1_3_phi_fu_1660_p6 = 1'd0;
        end else if (((p_vld3_fu_3092_p1 == 1'd1) & (ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd0))) begin
            ap_phi_mux_done_1_3_phi_fu_1660_p6 = 1'd1;
        end else if ((ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd1)) begin
            ap_phi_mux_done_1_3_phi_fu_1660_p6 = ap_phi_mux_done_1_2_phi_fu_1606_p6;
        end else begin
            ap_phi_mux_done_1_3_phi_fu_1660_p6 = ap_phi_reg_pp3_iter1_done_1_3_reg_1657;
        end
    end else begin
        ap_phi_mux_done_1_3_phi_fu_1660_p6 = ap_phi_reg_pp3_iter1_done_1_3_reg_1657;
    end
end

always @ (*) begin
    if ((icmp_ln168_reg_4621 == 1'd1)) begin
        if (((ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd0) & (p_vld4_fu_3137_p1 == 1'd0))) begin
            ap_phi_mux_done_1_4_phi_fu_1714_p6 = 1'd0;
        end else if (((p_vld4_fu_3137_p1 == 1'd1) & (ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd0))) begin
            ap_phi_mux_done_1_4_phi_fu_1714_p6 = 1'd1;
        end else if ((ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd1)) begin
            ap_phi_mux_done_1_4_phi_fu_1714_p6 = ap_phi_mux_done_1_3_phi_fu_1660_p6;
        end else begin
            ap_phi_mux_done_1_4_phi_fu_1714_p6 = ap_phi_reg_pp3_iter1_done_1_4_reg_1711;
        end
    end else begin
        ap_phi_mux_done_1_4_phi_fu_1714_p6 = ap_phi_reg_pp3_iter1_done_1_4_reg_1711;
    end
end

always @ (*) begin
    if ((icmp_ln168_reg_4621 == 1'd1)) begin
        if (((ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd0) & (p_vld5_fu_3182_p1 == 1'd0))) begin
            ap_phi_mux_done_1_5_phi_fu_1768_p6 = 1'd0;
        end else if (((p_vld5_fu_3182_p1 == 1'd1) & (ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd0))) begin
            ap_phi_mux_done_1_5_phi_fu_1768_p6 = 1'd1;
        end else if ((ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd1)) begin
            ap_phi_mux_done_1_5_phi_fu_1768_p6 = ap_phi_mux_done_1_4_phi_fu_1714_p6;
        end else begin
            ap_phi_mux_done_1_5_phi_fu_1768_p6 = ap_phi_reg_pp3_iter1_done_1_5_reg_1765;
        end
    end else begin
        ap_phi_mux_done_1_5_phi_fu_1768_p6 = ap_phi_reg_pp3_iter1_done_1_5_reg_1765;
    end
end

always @ (*) begin
    if ((icmp_ln168_reg_4621 == 1'd1)) begin
        if (((ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd0) & (p_vld6_fu_3227_p1 == 1'd0))) begin
            ap_phi_mux_done_1_6_phi_fu_1822_p6 = 1'd0;
        end else if (((p_vld6_fu_3227_p1 == 1'd1) & (ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd0))) begin
            ap_phi_mux_done_1_6_phi_fu_1822_p6 = 1'd1;
        end else if ((ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd1)) begin
            ap_phi_mux_done_1_6_phi_fu_1822_p6 = ap_phi_mux_done_1_5_phi_fu_1768_p6;
        end else begin
            ap_phi_mux_done_1_6_phi_fu_1822_p6 = ap_phi_reg_pp3_iter1_done_1_6_reg_1819;
        end
    end else begin
        ap_phi_mux_done_1_6_phi_fu_1822_p6 = ap_phi_reg_pp3_iter1_done_1_6_reg_1819;
    end
end

always @ (*) begin
    if (((p_vld2_reg_4666 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (done_1_1_reg_1530 == 1'd0))) begin
        ap_phi_mux_num_updates_1_3_2_phi_fu_1580_p6 = elem_val_payload_new37_2_reg_4670;
    end else if ((((icmp_ln168_reg_4621 == 1'd1) & (done_1_1_reg_1530 == 1'd0) & (p_vld2_reg_4666 == 1'd0)) | ((done_1_1_reg_1530 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)))) begin
        ap_phi_mux_num_updates_1_3_2_phi_fu_1580_p6 = ap_phi_reg_pp3_iter1_num_updates_1_3_1_reg_1544;
    end else begin
        ap_phi_mux_num_updates_1_3_2_phi_fu_1580_p6 = ap_phi_reg_pp3_iter1_num_updates_1_3_2_reg_1577;
    end
end

always @ (*) begin
    if (((p_vld3_fu_3092_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd0))) begin
        ap_phi_mux_num_updates_1_3_3_phi_fu_1634_p6 = {{num_updates_q_fifo_V_3_dout[47:16]}};
    end else if ((((ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd0) & (p_vld3_fu_3092_p1 == 1'd0)))) begin
        ap_phi_mux_num_updates_1_3_3_phi_fu_1634_p6 = ap_phi_mux_num_updates_1_3_2_phi_fu_1580_p6;
    end else begin
        ap_phi_mux_num_updates_1_3_3_phi_fu_1634_p6 = ap_phi_reg_pp3_iter1_num_updates_1_3_3_reg_1631;
    end
end

always @ (*) begin
    if (((p_vld4_fu_3137_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd0))) begin
        ap_phi_mux_num_updates_1_3_4_phi_fu_1688_p6 = {{num_updates_q_fifo_V_4_dout[47:16]}};
    end else if ((((ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd0) & (p_vld4_fu_3137_p1 == 1'd0)))) begin
        ap_phi_mux_num_updates_1_3_4_phi_fu_1688_p6 = ap_phi_mux_num_updates_1_3_3_phi_fu_1634_p6;
    end else begin
        ap_phi_mux_num_updates_1_3_4_phi_fu_1688_p6 = ap_phi_reg_pp3_iter1_num_updates_1_3_4_reg_1685;
    end
end

always @ (*) begin
    if (((p_vld5_fu_3182_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd0))) begin
        ap_phi_mux_num_updates_1_3_5_phi_fu_1742_p6 = {{num_updates_q_fifo_V_5_dout[47:16]}};
    end else if ((((ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd0) & (p_vld5_fu_3182_p1 == 1'd0)))) begin
        ap_phi_mux_num_updates_1_3_5_phi_fu_1742_p6 = ap_phi_mux_num_updates_1_3_4_phi_fu_1688_p6;
    end else begin
        ap_phi_mux_num_updates_1_3_5_phi_fu_1742_p6 = ap_phi_reg_pp3_iter1_num_updates_1_3_5_reg_1739;
    end
end

always @ (*) begin
    if (((p_vld6_fu_3227_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd0))) begin
        ap_phi_mux_num_updates_1_3_6_phi_fu_1796_p6 = {{num_updates_q_fifo_V_6_dout[47:16]}};
    end else if ((((ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd0) & (p_vld6_fu_3227_p1 == 1'd0)))) begin
        ap_phi_mux_num_updates_1_3_6_phi_fu_1796_p6 = ap_phi_mux_num_updates_1_3_5_phi_fu_1742_p6;
    end else begin
        ap_phi_mux_num_updates_1_3_6_phi_fu_1796_p6 = ap_phi_reg_pp3_iter1_num_updates_1_3_6_reg_1793;
    end
end

always @ (*) begin
    if (((p_vld7_fu_3272_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0))) begin
        ap_phi_mux_num_updates_1_3_7_phi_fu_1850_p6 = {{num_updates_q_fifo_V_7_dout[47:16]}};
    end else if ((((ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0) & (p_vld7_fu_3272_p1 == 1'd0)))) begin
        ap_phi_mux_num_updates_1_3_7_phi_fu_1850_p6 = ap_phi_mux_num_updates_1_3_6_phi_fu_1796_p6;
    end else begin
        ap_phi_mux_num_updates_1_3_7_phi_fu_1850_p6 = ap_phi_reg_pp3_iter1_num_updates_1_3_7_reg_1847;
    end
end

always @ (*) begin
    if (((p_vld2_reg_4666 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (done_1_1_reg_1530 == 1'd0))) begin
        ap_phi_mux_pid12_3_2_phi_fu_1621_p6 = or_ln179_1_fu_3078_p2;
    end else if ((((icmp_ln168_reg_4621 == 1'd1) & (done_1_1_reg_1530 == 1'd0) & (p_vld2_reg_4666 == 1'd0)) | ((done_1_1_reg_1530 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)))) begin
        ap_phi_mux_pid12_3_2_phi_fu_1621_p6 = ap_phi_reg_pp3_iter1_pid12_3_1_reg_1566;
    end else begin
        ap_phi_mux_pid12_3_2_phi_fu_1621_p6 = ap_phi_reg_pp3_iter1_pid12_3_2_reg_1618;
    end
end

always @ (*) begin
    if (((p_vld3_fu_3092_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd0))) begin
        ap_phi_mux_pid12_3_3_phi_fu_1675_p6 = or_ln179_2_fu_3123_p2;
    end else if ((((ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd0) & (p_vld3_fu_3092_p1 == 1'd0)))) begin
        ap_phi_mux_pid12_3_3_phi_fu_1675_p6 = ap_phi_mux_pid12_3_2_phi_fu_1621_p6;
    end else begin
        ap_phi_mux_pid12_3_3_phi_fu_1675_p6 = ap_phi_reg_pp3_iter1_pid12_3_3_reg_1672;
    end
end

always @ (*) begin
    if (((p_vld4_fu_3137_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd0))) begin
        ap_phi_mux_pid12_3_4_phi_fu_1729_p6 = or_ln179_3_fu_3168_p2;
    end else if ((((ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd0) & (p_vld4_fu_3137_p1 == 1'd0)))) begin
        ap_phi_mux_pid12_3_4_phi_fu_1729_p6 = ap_phi_mux_pid12_3_3_phi_fu_1675_p6;
    end else begin
        ap_phi_mux_pid12_3_4_phi_fu_1729_p6 = ap_phi_reg_pp3_iter1_pid12_3_4_reg_1726;
    end
end

always @ (*) begin
    if (((p_vld5_fu_3182_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd0))) begin
        ap_phi_mux_pid12_3_5_phi_fu_1783_p6 = or_ln179_4_fu_3213_p2;
    end else if ((((ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd0) & (p_vld5_fu_3182_p1 == 1'd0)))) begin
        ap_phi_mux_pid12_3_5_phi_fu_1783_p6 = ap_phi_mux_pid12_3_4_phi_fu_1729_p6;
    end else begin
        ap_phi_mux_pid12_3_5_phi_fu_1783_p6 = ap_phi_reg_pp3_iter1_pid12_3_5_reg_1780;
    end
end

always @ (*) begin
    if (((p_vld6_fu_3227_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd0))) begin
        ap_phi_mux_pid12_3_6_phi_fu_1837_p6 = or_ln179_5_fu_3258_p2;
    end else if ((((ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd0) & (p_vld6_fu_3227_p1 == 1'd0)))) begin
        ap_phi_mux_pid12_3_6_phi_fu_1837_p6 = ap_phi_mux_pid12_3_5_phi_fu_1783_p6;
    end else begin
        ap_phi_mux_pid12_3_6_phi_fu_1837_p6 = ap_phi_reg_pp3_iter1_pid12_3_6_reg_1834;
    end
end

always @ (*) begin
    if (((p_vld7_fu_3272_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0))) begin
        ap_phi_mux_pid12_3_7_phi_fu_1879_p6 = or_ln179_6_fu_3303_p2;
    end else if ((((ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0) & (p_vld7_fu_3272_p1 == 1'd0)))) begin
        ap_phi_mux_pid12_3_7_phi_fu_1879_p6 = ap_phi_mux_pid12_3_6_phi_fu_1837_p6;
    end else begin
        ap_phi_mux_pid12_3_7_phi_fu_1879_p6 = ap_phi_reg_pp3_iter1_pid12_3_7_reg_1876;
    end
end

always @ (*) begin
    if (((icmp_ln83_reg_4416 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_pid_1_phi_fu_1454_p4 = pid_2_reg_4420;
    end else begin
        ap_phi_mux_pid_1_phi_fu_1454_p4 = pid_1_reg_1450;
    end
end

always @ (*) begin
    if (((icmp_ln168_reg_4621 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_pid_recv_0_phi_fu_1523_p4 = ap_phi_mux_pid_recv_2_7_phi_fu_1865_p6;
    end else begin
        ap_phi_mux_pid_recv_0_phi_fu_1523_p4 = pid_recv_0_reg_1519;
    end
end

always @ (*) begin
    if (((p_vld2_reg_4666 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (done_1_1_reg_1530 == 1'd0))) begin
        ap_phi_mux_pid_recv_2_2_phi_fu_1593_p6 = add_ln180_2_fu_3085_p2;
    end else if ((((icmp_ln168_reg_4621 == 1'd1) & (done_1_1_reg_1530 == 1'd0) & (p_vld2_reg_4666 == 1'd0)) | ((done_1_1_reg_1530 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)))) begin
        ap_phi_mux_pid_recv_2_2_phi_fu_1593_p6 = ap_phi_reg_pp3_iter1_pid_recv_2_1_reg_1555;
    end else begin
        ap_phi_mux_pid_recv_2_2_phi_fu_1593_p6 = ap_phi_reg_pp3_iter1_pid_recv_2_2_reg_1590;
    end
end

always @ (*) begin
    if (((p_vld3_fu_3092_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd0))) begin
        ap_phi_mux_pid_recv_2_3_phi_fu_1647_p6 = add_ln180_3_fu_3130_p2;
    end else if ((((ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd0) & (p_vld3_fu_3092_p1 == 1'd0)))) begin
        ap_phi_mux_pid_recv_2_3_phi_fu_1647_p6 = ap_phi_mux_pid_recv_2_2_phi_fu_1593_p6;
    end else begin
        ap_phi_mux_pid_recv_2_3_phi_fu_1647_p6 = ap_phi_reg_pp3_iter1_pid_recv_2_3_reg_1644;
    end
end

always @ (*) begin
    if (((p_vld4_fu_3137_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd0))) begin
        ap_phi_mux_pid_recv_2_4_phi_fu_1701_p6 = add_ln180_4_fu_3175_p2;
    end else if ((((ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd0) & (p_vld4_fu_3137_p1 == 1'd0)))) begin
        ap_phi_mux_pid_recv_2_4_phi_fu_1701_p6 = ap_phi_mux_pid_recv_2_3_phi_fu_1647_p6;
    end else begin
        ap_phi_mux_pid_recv_2_4_phi_fu_1701_p6 = ap_phi_reg_pp3_iter1_pid_recv_2_4_reg_1698;
    end
end

always @ (*) begin
    if (((p_vld5_fu_3182_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd0))) begin
        ap_phi_mux_pid_recv_2_5_phi_fu_1755_p6 = add_ln180_5_fu_3220_p2;
    end else if ((((ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd0) & (p_vld5_fu_3182_p1 == 1'd0)))) begin
        ap_phi_mux_pid_recv_2_5_phi_fu_1755_p6 = ap_phi_mux_pid_recv_2_4_phi_fu_1701_p6;
    end else begin
        ap_phi_mux_pid_recv_2_5_phi_fu_1755_p6 = ap_phi_reg_pp3_iter1_pid_recv_2_5_reg_1752;
    end
end

always @ (*) begin
    if (((p_vld6_fu_3227_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd0))) begin
        ap_phi_mux_pid_recv_2_6_phi_fu_1809_p6 = add_ln180_6_fu_3265_p2;
    end else if ((((ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd0) & (p_vld6_fu_3227_p1 == 1'd0)))) begin
        ap_phi_mux_pid_recv_2_6_phi_fu_1809_p6 = ap_phi_mux_pid_recv_2_5_phi_fu_1755_p6;
    end else begin
        ap_phi_mux_pid_recv_2_6_phi_fu_1809_p6 = ap_phi_reg_pp3_iter1_pid_recv_2_6_reg_1806;
    end
end

always @ (*) begin
    if (((p_vld7_fu_3272_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0))) begin
        ap_phi_mux_pid_recv_2_7_phi_fu_1865_p6 = add_ln180_7_fu_3310_p2;
    end else if ((((ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1)) | ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0) & (p_vld7_fu_3272_p1 == 1'd0)))) begin
        ap_phi_mux_pid_recv_2_7_phi_fu_1865_p6 = ap_phi_mux_pid_recv_2_6_phi_fu_1809_p6;
    end else begin
        ap_phi_mux_pid_recv_2_7_phi_fu_1865_p6 = ap_phi_reg_pp3_iter1_pid_recv_2_7_reg_1861;
    end
end

always @ (*) begin
    if (((metadata_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state153))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln76_reg_4360_pp0_iter1_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_eid_offset_acc_7_1_load = eid_offset_acc_0_fu_2586_p2;
    end else begin
        ap_sig_allocacmp_eid_offset_acc_7_1_load = eid_offset_acc_7_1_fu_450;
    end
end

always @ (*) begin
    if (((trunc_ln76_reg_4360_pp0_iter1_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_eid_offset_acc_7_2_load = eid_offset_acc_0_fu_2586_p2;
    end else begin
        ap_sig_allocacmp_eid_offset_acc_7_2_load = eid_offset_acc_7_2_fu_474;
    end
end

always @ (*) begin
    if (((trunc_ln76_reg_4360_pp0_iter1_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_eid_offset_acc_7_3_load = eid_offset_acc_0_fu_2586_p2;
    end else begin
        ap_sig_allocacmp_eid_offset_acc_7_3_load = eid_offset_acc_7_3_fu_454;
    end
end

always @ (*) begin
    if (((trunc_ln76_reg_4360_pp0_iter1_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_eid_offset_acc_7_4_load = eid_offset_acc_0_fu_2586_p2;
    end else begin
        ap_sig_allocacmp_eid_offset_acc_7_4_load = eid_offset_acc_7_4_fu_458;
    end
end

always @ (*) begin
    if (((trunc_ln76_reg_4360_pp0_iter1_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_eid_offset_acc_7_5_load = eid_offset_acc_0_fu_2586_p2;
    end else begin
        ap_sig_allocacmp_eid_offset_acc_7_5_load = eid_offset_acc_7_5_fu_462;
    end
end

always @ (*) begin
    if (((trunc_ln76_reg_4360_pp0_iter1_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_eid_offset_acc_7_6_load = eid_offset_acc_0_fu_2586_p2;
    end else begin
        ap_sig_allocacmp_eid_offset_acc_7_6_load = eid_offset_acc_7_6_fu_466;
    end
end

always @ (*) begin
    if (((trunc_ln76_reg_4360_pp0_iter1_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_eid_offset_acc_7_7_load = eid_offset_acc_0_fu_2586_p2;
    end else begin
        ap_sig_allocacmp_eid_offset_acc_7_7_load = eid_offset_acc_7_7_fu_470;
    end
end

always @ (*) begin
    if (((trunc_ln76_reg_4360_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_eid_offset_acc_7_load = eid_offset_acc_0_fu_2586_p2;
    end else begin
        ap_sig_allocacmp_eid_offset_acc_7_load = eid_offset_acc_7_fu_446;
    end
end

always @ (*) begin
    if (((icmp_ln168_reg_4621 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_sig_allocacmp_num_updates_1_04_load = ap_phi_mux_num_updates_1_3_7_phi_fu_1850_p6;
    end else begin
        ap_sig_allocacmp_num_updates_1_04_load = num_updates_1_04_fu_482;
    end
end

always @ (*) begin
    if (((icmp_ln168_reg_4621 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_sig_allocacmp_pid12_01_load = ap_phi_mux_pid12_3_7_phi_fu_1879_p6;
    end else begin
        ap_sig_allocacmp_pid12_01_load = pid12_01_fu_478;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        eid_offsets_0_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_0_address0 = zext_ln76_fu_2546_p1;
    end else begin
        eid_offsets_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        eid_offsets_0_ce0 = 1'b1;
    end else begin
        eid_offsets_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_0_we0 = 1'b1;
    end else begin
        eid_offsets_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        eid_offsets_1_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_1_address0 = zext_ln76_fu_2546_p1;
    end else begin
        eid_offsets_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        eid_offsets_1_ce0 = 1'b1;
    end else begin
        eid_offsets_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_1_we0 = 1'b1;
    end else begin
        eid_offsets_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        eid_offsets_2_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_2_address0 = zext_ln76_fu_2546_p1;
    end else begin
        eid_offsets_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        eid_offsets_2_ce0 = 1'b1;
    end else begin
        eid_offsets_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_2_we0 = 1'b1;
    end else begin
        eid_offsets_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        eid_offsets_3_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_3_address0 = zext_ln76_fu_2546_p1;
    end else begin
        eid_offsets_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        eid_offsets_3_ce0 = 1'b1;
    end else begin
        eid_offsets_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_3_we0 = 1'b1;
    end else begin
        eid_offsets_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        eid_offsets_4_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_4_address0 = zext_ln76_fu_2546_p1;
    end else begin
        eid_offsets_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        eid_offsets_4_ce0 = 1'b1;
    end else begin
        eid_offsets_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_4_we0 = 1'b1;
    end else begin
        eid_offsets_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        eid_offsets_5_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_5_address0 = zext_ln76_fu_2546_p1;
    end else begin
        eid_offsets_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        eid_offsets_5_ce0 = 1'b1;
    end else begin
        eid_offsets_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_5_we0 = 1'b1;
    end else begin
        eid_offsets_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        eid_offsets_6_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_6_address0 = zext_ln76_fu_2546_p1;
    end else begin
        eid_offsets_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        eid_offsets_6_ce0 = 1'b1;
    end else begin
        eid_offsets_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360 == 3'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_6_we0 = 1'b1;
    end else begin
        eid_offsets_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        eid_offsets_7_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_7_address0 = zext_ln76_fu_2546_p1;
    end else begin
        eid_offsets_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        eid_offsets_7_ce0 = 1'b1;
    end else begin
        eid_offsets_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360 == 3'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eid_offsets_7_we0 = 1'b1;
    end else begin
        eid_offsets_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)))) begin
        grp_fu_1942_ce = 1'b1;
    end else begin
        grp_fu_1942_ce = 1'b0;
    end
end

always @ (*) begin
    if (((metadata_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        metadata_ARADDR = zext_ln85_2_fu_2644_p1;
    end else if (((metadata_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        metadata_ARADDR = zext_ln75_fu_2469_p1;
    end else if ((~((metadata_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        metadata_ARADDR = empty_fu_1984_p1;
    end else begin
        metadata_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((metadata_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        metadata_ARLEN = zext_ln57_reg_4241;
    end else if (((metadata_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        metadata_ARLEN = empty_125_fu_2479_p1;
    end else if ((~((metadata_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        metadata_ARLEN = 32'd2;
    end else begin
        metadata_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((metadata_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state23)) | ((metadata_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | (~((metadata_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        metadata_ARVALID = 1'b1;
    end else begin
        metadata_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((metadata_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state147))) begin
        metadata_AWVALID = 1'b1;
    end else begin
        metadata_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((metadata_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state153))) begin
        metadata_BREADY = 1'b1;
    end else begin
        metadata_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((metadata_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((metadata_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        metadata_RREADY = 1'b1;
    end else begin
        metadata_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148))) begin
        metadata_WVALID = 1'b1;
    end else begin
        metadata_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        metadata_blk_n_AR = m_axi_metadata_ARREADY;
    end else begin
        metadata_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        metadata_blk_n_AW = m_axi_metadata_AWREADY;
    end else begin
        metadata_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state153)) begin
        metadata_blk_n_B = m_axi_metadata_BVALID;
    end else begin
        metadata_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        metadata_blk_n_R = m_axi_metadata_RVALID;
    end else begin
        metadata_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        metadata_blk_n_W = m_axi_metadata_WREADY;
    end else begin
        metadata_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        num_edges_local_0_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_0_address0 = zext_ln76_reg_4378;
    end else begin
        num_edges_local_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)))) begin
        num_edges_local_0_ce0 = 1'b1;
    end else begin
        num_edges_local_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_0_we0 = 1'b1;
    end else begin
        num_edges_local_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        num_edges_local_1_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_1_address0 = zext_ln76_reg_4378;
    end else begin
        num_edges_local_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)))) begin
        num_edges_local_1_ce0 = 1'b1;
    end else begin
        num_edges_local_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_1_we0 = 1'b1;
    end else begin
        num_edges_local_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        num_edges_local_2_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_2_address0 = zext_ln76_reg_4378;
    end else begin
        num_edges_local_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)))) begin
        num_edges_local_2_ce0 = 1'b1;
    end else begin
        num_edges_local_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_2_we0 = 1'b1;
    end else begin
        num_edges_local_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        num_edges_local_3_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_3_address0 = zext_ln76_reg_4378;
    end else begin
        num_edges_local_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)))) begin
        num_edges_local_3_ce0 = 1'b1;
    end else begin
        num_edges_local_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_3_we0 = 1'b1;
    end else begin
        num_edges_local_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        num_edges_local_4_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_4_address0 = zext_ln76_reg_4378;
    end else begin
        num_edges_local_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)))) begin
        num_edges_local_4_ce0 = 1'b1;
    end else begin
        num_edges_local_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_4_we0 = 1'b1;
    end else begin
        num_edges_local_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        num_edges_local_5_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_5_address0 = zext_ln76_reg_4378;
    end else begin
        num_edges_local_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)))) begin
        num_edges_local_5_ce0 = 1'b1;
    end else begin
        num_edges_local_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_5_we0 = 1'b1;
    end else begin
        num_edges_local_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        num_edges_local_6_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_6_address0 = zext_ln76_reg_4378;
    end else begin
        num_edges_local_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)))) begin
        num_edges_local_6_ce0 = 1'b1;
    end else begin
        num_edges_local_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_6_we0 = 1'b1;
    end else begin
        num_edges_local_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        num_edges_local_7_address0 = zext_ln129_fu_2748_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_7_address0 = zext_ln76_reg_4378;
    end else begin
        num_edges_local_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state48)))) begin
        num_edges_local_7_ce0 = 1'b1;
    end else begin
        num_edges_local_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln76_reg_4360_pp0_iter1_reg == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        num_edges_local_7_we0 = 1'b1;
    end else begin
        num_edges_local_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state142)) begin
        num_updates_local_address0 = zext_ln212_5_fu_3844_p1;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        num_updates_local_address0 = zext_ln212_7_fu_3614_p1;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        num_updates_local_address0 = zext_ln212_3_fu_3516_p1;
    end else if ((1'b1 == ap_CS_fsm_state139)) begin
        num_updates_local_address0 = zext_ln212_8_fu_3418_p1;
    end else if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        num_updates_local_address0 = zext_ln185_fu_3338_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        num_updates_local_address0 = zext_ln164_fu_2930_p1;
    end else begin
        num_updates_local_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state142)) begin
        num_updates_local_address1 = zext_ln212_4_fu_3813_p1;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        num_updates_local_address1 = zext_ln212_6_fu_3583_p1;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        num_updates_local_address1 = zext_ln212_2_fu_3485_p1;
    end else if ((1'b1 == ap_CS_fsm_state139)) begin
        num_updates_local_address1 = zext_ln212_fu_3387_p1;
    end else if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        num_updates_local_address1 = num_updates_local_addr_2_reg_4704;
    end else begin
        num_updates_local_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state51) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1)))) begin
        num_updates_local_ce0 = 1'b1;
    end else begin
        num_updates_local_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1)))) begin
        num_updates_local_ce1 = 1'b1;
    end else begin
        num_updates_local_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln162_fu_2919_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        num_updates_local_we0 = 1'b1;
    end else begin
        num_updates_local_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'd1 == and_ln183_reg_4700) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        num_updates_local_we1 = 1'b1;
    end else begin
        num_updates_local_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_fu_2935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (num_updates_q_fifo_V_0_empty_n == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        num_updates_q_fifo_V_0_read = 1'b1;
    end else begin
        num_updates_q_fifo_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_fu_2935_p2 == 1'd1) & (p_vld_fu_2946_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (num_updates_q_fifo_V_1_empty_n == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        num_updates_q_fifo_V_1_read = 1'b1;
    end else begin
        num_updates_q_fifo_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_fu_2935_p2 == 1'd1) & (ap_phi_mux_done_1_1_phi_fu_1533_p6 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (num_updates_q_fifo_V_2_empty_n == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        num_updates_q_fifo_V_2_read = 1'b1;
    end else begin
        num_updates_q_fifo_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_2_phi_fu_1606_p6 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (num_updates_q_fifo_V_3_empty_n == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        num_updates_q_fifo_V_3_read = 1'b1;
    end else begin
        num_updates_q_fifo_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_3_phi_fu_1660_p6 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (num_updates_q_fifo_V_4_empty_n == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        num_updates_q_fifo_V_4_read = 1'b1;
    end else begin
        num_updates_q_fifo_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_4_phi_fu_1714_p6 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (num_updates_q_fifo_V_5_empty_n == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        num_updates_q_fifo_V_5_read = 1'b1;
    end else begin
        num_updates_q_fifo_V_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_5_phi_fu_1768_p6 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (num_updates_q_fifo_V_6_empty_n == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        num_updates_q_fifo_V_6_read = 1'b1;
    end else begin
        num_updates_q_fifo_V_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (num_updates_q_fifo_V_7_empty_n == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        num_updates_q_fifo_V_7_read = 1'b1;
    end else begin
        num_updates_q_fifo_V_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state142))) begin
        pid_send_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        pid_send_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state140))) begin
        pid_send_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state143))) begin
        pid_send_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state138)) begin
        pid_send_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        pid_send_address0 = zext_ln197_fu_3356_p1;
    end else begin
        pid_send_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state142))) begin
        pid_send_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        pid_send_address1 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state140))) begin
        pid_send_address1 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state143))) begin
        pid_send_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state138)) begin
        pid_send_address1 = 64'd1;
    end else begin
        pid_send_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state137))) begin
        pid_send_ce0 = 1'b1;
    end else begin
        pid_send_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state138))) begin
        pid_send_ce1 = 1'b1;
    end else begin
        pid_send_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state144)) begin
        pid_send_d0 = add_ln213_5_fu_4072_p2;
    end else if ((1'b1 == ap_CS_fsm_state143)) begin
        pid_send_d0 = add_ln213_3_fu_3864_p2;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state145))) begin
        pid_send_d0 = grp_fu_1967_p2;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        pid_send_d0 = 16'd0;
    end else begin
        pid_send_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state144)) begin
        pid_send_d1 = add_ln213_4_fu_4066_p2;
    end else if ((1'b1 == ap_CS_fsm_state143)) begin
        pid_send_d1 = add_ln213_2_fu_3858_p2;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state145))) begin
        pid_send_d1 = grp_fu_1960_p2;
    end else begin
        pid_send_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state137) | ((icmp_ln197_1_reg_4719 == 1'd1) & (full_n230_7_reg_4939 == 1'd1) & (icmp_ln203_7_reg_4849 == 1'd1) & (1'b1 == ap_CS_fsm_state145)) | ((icmp_ln197_1_reg_4719 == 1'd1) & (full_n230_3_reg_4883 == 1'd1) & (icmp_ln203_3_reg_4803 == 1'd1) & (1'b1 == ap_CS_fsm_state143)) | ((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_5_reg_4921 == 1'd1) & (full_n230_5_reg_4821 == 1'd1) & (1'b1 == ap_CS_fsm_state144)) | ((icmp_ln197_1_reg_4719 == 1'd1) & (full_n230_1_reg_4765 == 1'd1) & (icmp_ln203_1_reg_4747 == 1'd1) & (1'b1 == ap_CS_fsm_state141)))) begin
        pid_send_we0 = 1'b1;
    end else begin
        pid_send_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln197_1_reg_4719 == 1'd1) & (full_n230_6_reg_4935 == 1'd1) & (icmp_ln203_6_reg_4830 == 1'd1) & (1'b1 == ap_CS_fsm_state145)) | ((icmp_ln197_1_reg_4719 == 1'd1) & (full_n230_2_reg_4879 == 1'd1) & (icmp_ln203_2_reg_4779 == 1'd1) & (1'b1 == ap_CS_fsm_state143)) | ((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_4_reg_4897 == 1'd1) & (full_n230_4_reg_4817 == 1'd1) & (1'b1 == ap_CS_fsm_state144)) | ((icmp_ln197_1_reg_4719 == 1'd1) & (full_n_reg_4761 == 1'd1) & (icmp_ln203_reg_4728 == 1'd1) & (1'b1 == ap_CS_fsm_state141)))) begin
        pid_send_we1 = 1'b1;
    end else begin
        pid_send_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)))) begin
        task_req_q_fifo_V_0_blk_n = task_req_q_fifo_V_0_full_n;
    end else begin
        task_req_q_fifo_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_reg_4728 == 1'd1) & (1'b1 == ap_CS_fsm_state140))) begin
        task_req_q_fifo_V_0_din = tmp_12_fu_3432_p10;
    end else if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
        task_req_q_fifo_V_0_din = tmp_7_fu_2783_p8;
    end else if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        task_req_q_fifo_V_0_din = 211'd822752278660603021077484591278675252491367932816789931674304512;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        task_req_q_fifo_V_0_din = 211'd1645504557321206042154969182557350504982735865633579863348609024;
    end else begin
        task_req_q_fifo_V_0_din = 'bx;
    end
end

always @ (*) begin
    if (((task_req_q_fifo_V_0_full_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_reg_4728 == 1'd1) & (1'b1 == ap_CS_fsm_state140)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148))))) begin
        task_req_q_fifo_V_0_write = 1'b1;
    end else begin
        task_req_q_fifo_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)))) begin
        task_req_q_fifo_V_1_blk_n = task_req_q_fifo_V_1_full_n;
    end else begin
        task_req_q_fifo_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_1_reg_4747 == 1'd1) & (1'b1 == ap_CS_fsm_state140))) begin
        task_req_q_fifo_V_1_din = tmp_12_1_fu_3450_p10;
    end else if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
        task_req_q_fifo_V_1_din = tmp_7_1_fu_2800_p8;
    end else if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        task_req_q_fifo_V_1_din = 211'd822752278660603021077484591278675252491367932816789931674304512;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        task_req_q_fifo_V_1_din = 211'd1645504557321206042154969182557350504982735865633579863348609024;
    end else begin
        task_req_q_fifo_V_1_din = 'bx;
    end
end

always @ (*) begin
    if (((task_req_q_fifo_V_1_full_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_1_reg_4747 == 1'd1) & (1'b1 == ap_CS_fsm_state140)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148))))) begin
        task_req_q_fifo_V_1_write = 1'b1;
    end else begin
        task_req_q_fifo_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)))) begin
        task_req_q_fifo_V_2_blk_n = task_req_q_fifo_V_2_full_n;
    end else begin
        task_req_q_fifo_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_2_reg_4779 == 1'd1) & (1'b1 == ap_CS_fsm_state142))) begin
        task_req_q_fifo_V_2_din = tmp_12_2_fu_3760_p10;
    end else if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
        task_req_q_fifo_V_2_din = tmp_7_2_fu_2817_p8;
    end else if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        task_req_q_fifo_V_2_din = 211'd822752278660603021077484591278675252491367932816789931674304512;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        task_req_q_fifo_V_2_din = 211'd1645504557321206042154969182557350504982735865633579863348609024;
    end else begin
        task_req_q_fifo_V_2_din = 'bx;
    end
end

always @ (*) begin
    if (((task_req_q_fifo_V_2_full_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_2_reg_4779 == 1'd1) & (1'b1 == ap_CS_fsm_state142)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148))))) begin
        task_req_q_fifo_V_2_write = 1'b1;
    end else begin
        task_req_q_fifo_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)))) begin
        task_req_q_fifo_V_3_blk_n = task_req_q_fifo_V_3_full_n;
    end else begin
        task_req_q_fifo_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_3_reg_4803 == 1'd1) & (1'b1 == ap_CS_fsm_state142))) begin
        task_req_q_fifo_V_3_din = tmp_12_3_fu_3778_p10;
    end else if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
        task_req_q_fifo_V_3_din = tmp_7_3_fu_2834_p8;
    end else if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        task_req_q_fifo_V_3_din = 211'd822752278660603021077484591278675252491367932816789931674304512;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        task_req_q_fifo_V_3_din = 211'd1645504557321206042154969182557350504982735865633579863348609024;
    end else begin
        task_req_q_fifo_V_3_din = 'bx;
    end
end

always @ (*) begin
    if (((task_req_q_fifo_V_3_full_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_3_reg_4803 == 1'd1) & (1'b1 == ap_CS_fsm_state142)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148))))) begin
        task_req_q_fifo_V_3_write = 1'b1;
    end else begin
        task_req_q_fifo_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)))) begin
        task_req_q_fifo_V_4_blk_n = task_req_q_fifo_V_4_full_n;
    end else begin
        task_req_q_fifo_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_4_reg_4897 == 1'd1) & (1'b1 == ap_CS_fsm_state141))) begin
        task_req_q_fifo_V_4_din = tmp_12_4_fu_3530_p10;
    end else if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
        task_req_q_fifo_V_4_din = tmp_7_4_fu_2851_p8;
    end else if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        task_req_q_fifo_V_4_din = 211'd822752278660603021077484591278675252491367932816789931674304512;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        task_req_q_fifo_V_4_din = 211'd1645504557321206042154969182557350504982735865633579863348609024;
    end else begin
        task_req_q_fifo_V_4_din = 'bx;
    end
end

always @ (*) begin
    if (((task_req_q_fifo_V_4_full_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_4_reg_4897 == 1'd1) & (1'b1 == ap_CS_fsm_state141)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148))))) begin
        task_req_q_fifo_V_4_write = 1'b1;
    end else begin
        task_req_q_fifo_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)))) begin
        task_req_q_fifo_V_5_blk_n = task_req_q_fifo_V_5_full_n;
    end else begin
        task_req_q_fifo_V_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_5_reg_4921 == 1'd1) & (1'b1 == ap_CS_fsm_state141))) begin
        task_req_q_fifo_V_5_din = tmp_12_5_fu_3548_p10;
    end else if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
        task_req_q_fifo_V_5_din = tmp_7_5_fu_2868_p8;
    end else if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        task_req_q_fifo_V_5_din = 211'd822752278660603021077484591278675252491367932816789931674304512;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        task_req_q_fifo_V_5_din = 211'd1645504557321206042154969182557350504982735865633579863348609024;
    end else begin
        task_req_q_fifo_V_5_din = 'bx;
    end
end

always @ (*) begin
    if (((task_req_q_fifo_V_5_full_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_5_reg_4921 == 1'd1) & (1'b1 == ap_CS_fsm_state141)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148))))) begin
        task_req_q_fifo_V_5_write = 1'b1;
    end else begin
        task_req_q_fifo_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)))) begin
        task_req_q_fifo_V_6_blk_n = task_req_q_fifo_V_6_full_n;
    end else begin
        task_req_q_fifo_V_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_6_reg_4830 == 1'd1) & (1'b1 == ap_CS_fsm_state143))) begin
        task_req_q_fifo_V_6_din = tmp_12_6_fu_3870_p10;
    end else if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
        task_req_q_fifo_V_6_din = tmp_7_6_fu_2885_p8;
    end else if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        task_req_q_fifo_V_6_din = 211'd822752278660603021077484591278675252491367932816789931674304512;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        task_req_q_fifo_V_6_din = 211'd1645504557321206042154969182557350504982735865633579863348609024;
    end else begin
        task_req_q_fifo_V_6_din = 'bx;
    end
end

always @ (*) begin
    if (((task_req_q_fifo_V_6_full_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_6_reg_4830 == 1'd1) & (1'b1 == ap_CS_fsm_state143)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148))))) begin
        task_req_q_fifo_V_6_write = 1'b1;
    end else begin
        task_req_q_fifo_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)))) begin
        task_req_q_fifo_V_7_blk_n = task_req_q_fifo_V_7_full_n;
    end else begin
        task_req_q_fifo_V_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_7_reg_4849 == 1'd1) & (1'b1 == ap_CS_fsm_state143))) begin
        task_req_q_fifo_V_7_din = tmp_12_7_fu_3888_p10;
    end else if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
        task_req_q_fifo_V_7_din = tmp_7_7_fu_2902_p8;
    end else if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        task_req_q_fifo_V_7_din = 211'd822752278660603021077484591278675252491367932816789931674304512;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        task_req_q_fifo_V_7_din = 211'd1645504557321206042154969182557350504982735865633579863348609024;
    end else begin
        task_req_q_fifo_V_7_din = 'bx;
    end
end

always @ (*) begin
    if (((task_req_q_fifo_V_7_full_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (icmp_ln203_7_reg_4849 == 1'd1) & (1'b1 == ap_CS_fsm_state143)) | (~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148))))) begin
        task_req_q_fifo_V_7_write = 1'b1;
    end else begin
        task_req_q_fifo_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        task_resp_q_fifo_V_0_blk_n = task_resp_q_fifo_V_0_empty_n;
    end else begin
        task_resp_q_fifo_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((task_resp_q_fifo_V_0_empty_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state141)) | (~((task_resp_q_fifo_V_7_empty_n == 1'b0) | (task_resp_q_fifo_V_6_empty_n == 1'b0) | (task_resp_q_fifo_V_5_empty_n == 1'b0) | (task_resp_q_fifo_V_4_empty_n == 1'b0) | (task_resp_q_fifo_V_3_empty_n == 1'b0) | (task_resp_q_fifo_V_2_empty_n == 1'b0) | (task_resp_q_fifo_V_1_empty_n == 1'b0) | (task_resp_q_fifo_V_0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state50))))) begin
        task_resp_q_fifo_V_0_read = 1'b1;
    end else begin
        task_resp_q_fifo_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        task_resp_q_fifo_V_1_blk_n = task_resp_q_fifo_V_1_empty_n;
    end else begin
        task_resp_q_fifo_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((task_resp_q_fifo_V_1_empty_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state141)) | (~((task_resp_q_fifo_V_7_empty_n == 1'b0) | (task_resp_q_fifo_V_6_empty_n == 1'b0) | (task_resp_q_fifo_V_5_empty_n == 1'b0) | (task_resp_q_fifo_V_4_empty_n == 1'b0) | (task_resp_q_fifo_V_3_empty_n == 1'b0) | (task_resp_q_fifo_V_2_empty_n == 1'b0) | (task_resp_q_fifo_V_1_empty_n == 1'b0) | (task_resp_q_fifo_V_0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state50))))) begin
        task_resp_q_fifo_V_1_read = 1'b1;
    end else begin
        task_resp_q_fifo_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        task_resp_q_fifo_V_2_blk_n = task_resp_q_fifo_V_2_empty_n;
    end else begin
        task_resp_q_fifo_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((task_resp_q_fifo_V_2_empty_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state141)) | (~((task_resp_q_fifo_V_7_empty_n == 1'b0) | (task_resp_q_fifo_V_6_empty_n == 1'b0) | (task_resp_q_fifo_V_5_empty_n == 1'b0) | (task_resp_q_fifo_V_4_empty_n == 1'b0) | (task_resp_q_fifo_V_3_empty_n == 1'b0) | (task_resp_q_fifo_V_2_empty_n == 1'b0) | (task_resp_q_fifo_V_1_empty_n == 1'b0) | (task_resp_q_fifo_V_0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state50))))) begin
        task_resp_q_fifo_V_2_read = 1'b1;
    end else begin
        task_resp_q_fifo_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        task_resp_q_fifo_V_3_blk_n = task_resp_q_fifo_V_3_empty_n;
    end else begin
        task_resp_q_fifo_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((task_resp_q_fifo_V_3_empty_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state141)) | (~((task_resp_q_fifo_V_7_empty_n == 1'b0) | (task_resp_q_fifo_V_6_empty_n == 1'b0) | (task_resp_q_fifo_V_5_empty_n == 1'b0) | (task_resp_q_fifo_V_4_empty_n == 1'b0) | (task_resp_q_fifo_V_3_empty_n == 1'b0) | (task_resp_q_fifo_V_2_empty_n == 1'b0) | (task_resp_q_fifo_V_1_empty_n == 1'b0) | (task_resp_q_fifo_V_0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state50))))) begin
        task_resp_q_fifo_V_3_read = 1'b1;
    end else begin
        task_resp_q_fifo_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        task_resp_q_fifo_V_4_blk_n = task_resp_q_fifo_V_4_empty_n;
    end else begin
        task_resp_q_fifo_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((task_resp_q_fifo_V_4_empty_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state143)) | (~((task_resp_q_fifo_V_7_empty_n == 1'b0) | (task_resp_q_fifo_V_6_empty_n == 1'b0) | (task_resp_q_fifo_V_5_empty_n == 1'b0) | (task_resp_q_fifo_V_4_empty_n == 1'b0) | (task_resp_q_fifo_V_3_empty_n == 1'b0) | (task_resp_q_fifo_V_2_empty_n == 1'b0) | (task_resp_q_fifo_V_1_empty_n == 1'b0) | (task_resp_q_fifo_V_0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state50))))) begin
        task_resp_q_fifo_V_4_read = 1'b1;
    end else begin
        task_resp_q_fifo_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        task_resp_q_fifo_V_5_blk_n = task_resp_q_fifo_V_5_empty_n;
    end else begin
        task_resp_q_fifo_V_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((task_resp_q_fifo_V_5_empty_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state143)) | (~((task_resp_q_fifo_V_7_empty_n == 1'b0) | (task_resp_q_fifo_V_6_empty_n == 1'b0) | (task_resp_q_fifo_V_5_empty_n == 1'b0) | (task_resp_q_fifo_V_4_empty_n == 1'b0) | (task_resp_q_fifo_V_3_empty_n == 1'b0) | (task_resp_q_fifo_V_2_empty_n == 1'b0) | (task_resp_q_fifo_V_1_empty_n == 1'b0) | (task_resp_q_fifo_V_0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state50))))) begin
        task_resp_q_fifo_V_5_read = 1'b1;
    end else begin
        task_resp_q_fifo_V_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        task_resp_q_fifo_V_6_blk_n = task_resp_q_fifo_V_6_empty_n;
    end else begin
        task_resp_q_fifo_V_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((task_resp_q_fifo_V_6_empty_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state143)) | (~((task_resp_q_fifo_V_7_empty_n == 1'b0) | (task_resp_q_fifo_V_6_empty_n == 1'b0) | (task_resp_q_fifo_V_5_empty_n == 1'b0) | (task_resp_q_fifo_V_4_empty_n == 1'b0) | (task_resp_q_fifo_V_3_empty_n == 1'b0) | (task_resp_q_fifo_V_2_empty_n == 1'b0) | (task_resp_q_fifo_V_1_empty_n == 1'b0) | (task_resp_q_fifo_V_0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state50))))) begin
        task_resp_q_fifo_V_6_read = 1'b1;
    end else begin
        task_resp_q_fifo_V_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        task_resp_q_fifo_V_7_blk_n = task_resp_q_fifo_V_7_empty_n;
    end else begin
        task_resp_q_fifo_V_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((task_resp_q_fifo_V_7_empty_n == 1'b1) & (((icmp_ln197_1_reg_4719 == 1'd1) & (1'b1 == ap_CS_fsm_state143)) | (~((task_resp_q_fifo_V_7_empty_n == 1'b0) | (task_resp_q_fifo_V_6_empty_n == 1'b0) | (task_resp_q_fifo_V_5_empty_n == 1'b0) | (task_resp_q_fifo_V_4_empty_n == 1'b0) | (task_resp_q_fifo_V_3_empty_n == 1'b0) | (task_resp_q_fifo_V_2_empty_n == 1'b0) | (task_resp_q_fifo_V_1_empty_n == 1'b0) | (task_resp_q_fifo_V_0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state50))))) begin
        task_resp_q_fifo_V_7_read = 1'b1;
    end else begin
        task_resp_q_fifo_V_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state10) | ((trunc_ln177_fu_2687_p1 == 3'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        update_config_q_fifo_V_0_blk_n = update_config_q_fifo_V_0_full_n;
    end else begin
        update_config_q_fifo_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln177_fu_2687_p1 == 3'd0) & (1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        update_config_q_fifo_V_0_din = tmp_3_fu_2672_p3;
    end else if (((~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_0_din = 33'd4294967296;
    end else begin
        update_config_q_fifo_V_0_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln177_fu_2687_p1 == 3'd0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | (~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_0_write = 1'b1;
    end else begin
        update_config_q_fifo_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state10) | ((trunc_ln177_fu_2687_p1 == 3'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        update_config_q_fifo_V_1_blk_n = update_config_q_fifo_V_1_full_n;
    end else begin
        update_config_q_fifo_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln177_fu_2687_p1 == 3'd1) & (1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        update_config_q_fifo_V_1_din = tmp_3_fu_2672_p3;
    end else if (((~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_1_din = 33'd4294967296;
    end else begin
        update_config_q_fifo_V_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln177_fu_2687_p1 == 3'd1) & (ap_enable_reg_pp1_iter2 == 1'b1)) | (~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_1_write = 1'b1;
    end else begin
        update_config_q_fifo_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state10) | ((trunc_ln177_fu_2687_p1 == 3'd2) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        update_config_q_fifo_V_2_blk_n = update_config_q_fifo_V_2_full_n;
    end else begin
        update_config_q_fifo_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln177_fu_2687_p1 == 3'd2) & (1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        update_config_q_fifo_V_2_din = tmp_3_fu_2672_p3;
    end else if (((~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_2_din = 33'd4294967296;
    end else begin
        update_config_q_fifo_V_2_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln177_fu_2687_p1 == 3'd2) & (ap_enable_reg_pp1_iter2 == 1'b1)) | (~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_2_write = 1'b1;
    end else begin
        update_config_q_fifo_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state10) | ((trunc_ln177_fu_2687_p1 == 3'd3) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        update_config_q_fifo_V_3_blk_n = update_config_q_fifo_V_3_full_n;
    end else begin
        update_config_q_fifo_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln177_fu_2687_p1 == 3'd3) & (1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        update_config_q_fifo_V_3_din = tmp_3_fu_2672_p3;
    end else if (((~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_3_din = 33'd4294967296;
    end else begin
        update_config_q_fifo_V_3_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln177_fu_2687_p1 == 3'd3) & (ap_enable_reg_pp1_iter2 == 1'b1)) | (~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_3_write = 1'b1;
    end else begin
        update_config_q_fifo_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state10) | ((trunc_ln177_fu_2687_p1 == 3'd4) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        update_config_q_fifo_V_4_blk_n = update_config_q_fifo_V_4_full_n;
    end else begin
        update_config_q_fifo_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln177_fu_2687_p1 == 3'd4) & (1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        update_config_q_fifo_V_4_din = tmp_3_fu_2672_p3;
    end else if (((~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_4_din = 33'd4294967296;
    end else begin
        update_config_q_fifo_V_4_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln177_fu_2687_p1 == 3'd4) & (ap_enable_reg_pp1_iter2 == 1'b1)) | (~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_4_write = 1'b1;
    end else begin
        update_config_q_fifo_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state10) | ((trunc_ln177_fu_2687_p1 == 3'd5) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        update_config_q_fifo_V_5_blk_n = update_config_q_fifo_V_5_full_n;
    end else begin
        update_config_q_fifo_V_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln177_fu_2687_p1 == 3'd5) & (1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        update_config_q_fifo_V_5_din = tmp_3_fu_2672_p3;
    end else if (((~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_5_din = 33'd4294967296;
    end else begin
        update_config_q_fifo_V_5_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln177_fu_2687_p1 == 3'd5) & (ap_enable_reg_pp1_iter2 == 1'b1)) | (~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_5_write = 1'b1;
    end else begin
        update_config_q_fifo_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state10) | ((trunc_ln177_fu_2687_p1 == 3'd6) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        update_config_q_fifo_V_6_blk_n = update_config_q_fifo_V_6_full_n;
    end else begin
        update_config_q_fifo_V_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln177_fu_2687_p1 == 3'd6) & (1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        update_config_q_fifo_V_6_din = tmp_3_fu_2672_p3;
    end else if (((~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_6_din = 33'd4294967296;
    end else begin
        update_config_q_fifo_V_6_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln177_fu_2687_p1 == 3'd6) & (ap_enable_reg_pp1_iter2 == 1'b1)) | (~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_6_write = 1'b1;
    end else begin
        update_config_q_fifo_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state10) | ((trunc_ln177_fu_2687_p1 == 3'd7) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        update_config_q_fifo_V_7_blk_n = update_config_q_fifo_V_7_full_n;
    end else begin
        update_config_q_fifo_V_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln177_fu_2687_p1 == 3'd7) & (1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        update_config_q_fifo_V_7_din = tmp_3_fu_2672_p3;
    end else if (((~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_7_din = 33'd4294967296;
    end else begin
        update_config_q_fifo_V_7_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln177_fu_2687_p1 == 3'd7) & (ap_enable_reg_pp1_iter2 == 1'b1)) | (~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        update_config_q_fifo_V_7_write = 1'b1;
    end else begin
        update_config_q_fifo_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | ((1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)))) begin
        update_phase_q_fifo_V_0_blk_n = update_phase_q_fifo_V_0_full_n;
    end else begin
        update_phase_q_fifo_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        update_phase_q_fifo_V_0_din = 2'd1;
    end else if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47))) begin
        update_phase_q_fifo_V_0_din = 2'd0;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_0_din = 2'd2;
    end else begin
        update_phase_q_fifo_V_0_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_0_write = 1'b1;
    end else begin
        update_phase_q_fifo_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | ((1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)))) begin
        update_phase_q_fifo_V_1_blk_n = update_phase_q_fifo_V_1_full_n;
    end else begin
        update_phase_q_fifo_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        update_phase_q_fifo_V_1_din = 2'd1;
    end else if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47))) begin
        update_phase_q_fifo_V_1_din = 2'd0;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_1_din = 2'd2;
    end else begin
        update_phase_q_fifo_V_1_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_1_write = 1'b1;
    end else begin
        update_phase_q_fifo_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | ((1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)))) begin
        update_phase_q_fifo_V_2_blk_n = update_phase_q_fifo_V_2_full_n;
    end else begin
        update_phase_q_fifo_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        update_phase_q_fifo_V_2_din = 2'd1;
    end else if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47))) begin
        update_phase_q_fifo_V_2_din = 2'd0;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_2_din = 2'd2;
    end else begin
        update_phase_q_fifo_V_2_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_2_write = 1'b1;
    end else begin
        update_phase_q_fifo_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | ((1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)))) begin
        update_phase_q_fifo_V_3_blk_n = update_phase_q_fifo_V_3_full_n;
    end else begin
        update_phase_q_fifo_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        update_phase_q_fifo_V_3_din = 2'd1;
    end else if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47))) begin
        update_phase_q_fifo_V_3_din = 2'd0;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_3_din = 2'd2;
    end else begin
        update_phase_q_fifo_V_3_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_3_write = 1'b1;
    end else begin
        update_phase_q_fifo_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | ((1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)))) begin
        update_phase_q_fifo_V_4_blk_n = update_phase_q_fifo_V_4_full_n;
    end else begin
        update_phase_q_fifo_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        update_phase_q_fifo_V_4_din = 2'd1;
    end else if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47))) begin
        update_phase_q_fifo_V_4_din = 2'd0;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_4_din = 2'd2;
    end else begin
        update_phase_q_fifo_V_4_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_4_write = 1'b1;
    end else begin
        update_phase_q_fifo_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | ((1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)))) begin
        update_phase_q_fifo_V_5_blk_n = update_phase_q_fifo_V_5_full_n;
    end else begin
        update_phase_q_fifo_V_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        update_phase_q_fifo_V_5_din = 2'd1;
    end else if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47))) begin
        update_phase_q_fifo_V_5_din = 2'd0;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_5_din = 2'd2;
    end else begin
        update_phase_q_fifo_V_5_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_5_write = 1'b1;
    end else begin
        update_phase_q_fifo_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | ((1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)))) begin
        update_phase_q_fifo_V_6_blk_n = update_phase_q_fifo_V_6_full_n;
    end else begin
        update_phase_q_fifo_V_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        update_phase_q_fifo_V_6_din = 2'd1;
    end else if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47))) begin
        update_phase_q_fifo_V_6_din = 2'd0;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_6_din = 2'd2;
    end else begin
        update_phase_q_fifo_V_6_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_6_write = 1'b1;
    end else begin
        update_phase_q_fifo_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state148) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | ((1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)))) begin
        update_phase_q_fifo_V_7_blk_n = update_phase_q_fifo_V_7_full_n;
    end else begin
        update_phase_q_fifo_V_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        update_phase_q_fifo_V_7_din = 2'd1;
    end else if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47))) begin
        update_phase_q_fifo_V_7_din = 2'd0;
    end else if (((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_7_din = 2'd2;
    end else begin
        update_phase_q_fifo_V_7_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | (~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47)) | (~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148)))) begin
        update_phase_q_fifo_V_7_write = 1'b1;
    end else begin
        update_phase_q_fifo_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        vertex_req_q_fifo_V_blk_n = vertex_req_q_fifo_V_full_n;
    end else begin
        vertex_req_q_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
        vertex_req_q_fifo_V_write = 1'b1;
    end else begin
        vertex_req_q_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((metadata_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((metadata_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((metadata_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln67_fu_2371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((metadata_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln71_fu_2493_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((icmp_ln71_fu_2493_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((metadata_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln83_fu_2657_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((icmp_ln83_fu_2657_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if ((~((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (1'd0 == all_done_0_reg_1474) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else if ((~(((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (ap_phi_mux_all_done_0_phi_fu_1478_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else if ((~(((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0))) & (icmp_ln112_fu_2737_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            if ((~((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            if ((~((task_resp_q_fifo_V_7_empty_n == 1'b0) | (task_resp_q_fifo_V_6_empty_n == 1'b0) | (task_resp_q_fifo_V_5_empty_n == 1'b0) | (task_resp_q_fifo_V_4_empty_n == 1'b0) | (task_resp_q_fifo_V_3_empty_n == 1'b0) | (task_resp_q_fifo_V_2_empty_n == 1'b0) | (task_resp_q_fifo_V_1_empty_n == 1'b0) | (task_resp_q_fifo_V_0_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((icmp_ln162_fu_2919_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((icmp_ln168_fu_2935_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) & ~((ap_enable_reg_pp3_iter3 == 1'b1) & (ap_enable_reg_pp3_iter2 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter3 == 1'b1) & (ap_enable_reg_pp3_iter2 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((icmp_ln168_fu_2935_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            if (((icmp_ln197_fu_3361_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state137))) begin
                ap_NS_fsm = ap_ST_fsm_state138;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end
        end
        ap_ST_fsm_state138 : begin
            if (((icmp_ln197_1_fu_3367_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state138))) begin
                ap_NS_fsm = ap_ST_fsm_state139;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state146;
            end
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state147 : begin
            if (((metadata_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state147))) begin
                ap_NS_fsm = ap_ST_fsm_state148;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end
        end
        ap_ST_fsm_state148 : begin
            if ((~((metadata_WREADY == 1'b0) | (task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state148))) begin
                ap_NS_fsm = ap_ST_fsm_state149;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state148;
            end
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        ap_ST_fsm_state153 : begin
            if (((metadata_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state153))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_fu_2768_p2 = ($signed(vid_offset_reg_1496) + $signed(partition_size_reg_4183));

assign add_ln13_fu_2691_p2 = (num_partitions + 16'd7);

assign add_ln180_1_fu_3043_p2 = (16'd1 + select_ln165_1_fu_2991_p3);

assign add_ln180_2_fu_3085_p2 = (16'd1 + ap_phi_reg_pp3_iter1_pid_recv_2_1_reg_1555);

assign add_ln180_3_fu_3130_p2 = (16'd1 + ap_phi_mux_pid_recv_2_2_phi_fu_1593_p6);

assign add_ln180_4_fu_3175_p2 = (16'd1 + ap_phi_mux_pid_recv_2_3_phi_fu_1647_p6);

assign add_ln180_5_fu_3220_p2 = (16'd1 + ap_phi_mux_pid_recv_2_4_phi_fu_1701_p6);

assign add_ln180_6_fu_3265_p2 = (16'd1 + ap_phi_mux_pid_recv_2_5_phi_fu_1755_p6);

assign add_ln180_7_fu_3310_p2 = (16'd1 + ap_phi_mux_pid_recv_2_6_phi_fu_1809_p6);

assign add_ln180_fu_2977_p2 = (16'd1 + ap_phi_mux_pid_recv_0_phi_fu_1523_p4);

assign add_ln197_fu_3350_p2 = (phi_ln197_reg_1906 + 3'd1);

assign add_ln213_2_fu_3858_p2 = (pid_send_load_2_reg_4769 + 16'd1);

assign add_ln213_3_fu_3864_p2 = (pid_send_load_3_reg_4793 + 16'd1);

assign add_ln213_4_fu_4066_p2 = (pid_send_load_4_reg_4887 + 16'd1);

assign add_ln213_5_fu_4072_p2 = (pid_send_load_5_reg_4911 + 16'd1);

assign add_ln224_1_fu_3672_p2 = (16'd1 + select_ln165_3_fu_3652_p3);

assign add_ln224_2_fu_3704_p2 = (16'd1 + select_ln165_4_fu_3684_p3);

assign add_ln224_3_fu_3906_p2 = (16'd1 + select_ln165_5_reg_4863);

assign add_ln224_4_fu_3929_p2 = (16'd1 + select_ln165_6_fu_3911_p3);

assign add_ln224_5_fu_3961_p2 = (16'd1 + select_ln165_7_fu_3941_p3);

assign add_ln224_6_fu_3993_p2 = (16'd1 + select_ln165_8_fu_3973_p3);

assign add_ln224_7_fu_4078_p2 = (16'd1 + select_ln165_9_reg_4943);

assign add_ln224_fu_3640_p2 = (16'd1 + pid_recv14_0_reg_1930);

assign add_ln240_1_fu_2732_p2 = (zext_ln240_fu_2728_p1 + p_cast_reg_4234);

assign add_ln240_fu_2724_p2 = (zext_ln57_1_reg_4246 + zext_ln85_reg_4411);

assign add_ln67_fu_2043_p2 = (phi_ln67_reg_1428 + 3'd1);

assign add_ln75_fu_2417_p2 = (62'd2 + p_cast_reg_4234);

assign add_ln85_fu_2639_p2 = (zext_ln85_1_fu_2635_p1 + p_cast_reg_4234);

assign and_ln165_1_fu_3678_p2 = (trunc_ln166_1_fu_3668_p1 & task_resp_q_fifo_V_1_read_nbread_fu_885_p2_0);

assign and_ln165_2_fu_3710_p2 = (trunc_ln166_2_fu_3700_p1 & task_resp_q_fifo_V_2_read_nbread_fu_891_p2_0);

assign and_ln165_3_fu_3736_p2 = (trunc_ln166_3_fu_3732_p1 & task_resp_q_fifo_V_3_read_nbread_fu_897_p2_0);

assign and_ln165_4_fu_3935_p2 = (trunc_ln166_4_fu_3925_p1 & task_resp_q_fifo_V_4_read_nbread_fu_931_p2_0);

assign and_ln165_5_fu_3967_p2 = (trunc_ln166_5_fu_3957_p1 & task_resp_q_fifo_V_5_read_nbread_fu_937_p2_0);

assign and_ln165_6_fu_3999_p2 = (trunc_ln166_6_fu_3989_p1 & task_resp_q_fifo_V_6_read_nbread_fu_943_p2_0);

assign and_ln165_7_fu_4025_p2 = (trunc_ln166_7_fu_4021_p1 & task_resp_q_fifo_V_7_read_nbread_fu_949_p2_0);

assign and_ln165_8_fu_4060_p2 = (xor_ln165_fu_4054_p2 & all_done_1_reg_1917);

assign and_ln165_fu_3646_p2 = (trunc_ln166_fu_3636_p1 & task_resp_q_fifo_V_0_read_nbread_fu_879_p2_0);

assign and_ln183_fu_3332_p2 = (icmp_ln183_fu_3327_p2 & ap_phi_reg_pp3_iter2_done_1_7_reg_1890);

assign and_ln_fu_2706_p3 = {{tmp_1_fu_2696_p4}, {3'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state136 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state137 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state138 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state139 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state140 = ap_CS_fsm[32'd132];

assign ap_CS_fsm_state141 = ap_CS_fsm[32'd133];

assign ap_CS_fsm_state142 = ap_CS_fsm[32'd134];

assign ap_CS_fsm_state143 = ap_CS_fsm[32'd135];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd136];

assign ap_CS_fsm_state145 = ap_CS_fsm[32'd137];

assign ap_CS_fsm_state146 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state147 = ap_CS_fsm[32'd139];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd140];

assign ap_CS_fsm_state153 = ap_CS_fsm[32'd145];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((metadata_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((metadata_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1 = ((ap_ST_fsm_pp1_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp1_stage0_subdone));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter2 == 1'b1) & (((trunc_ln177_fu_2687_p1 == 3'd7) & (update_config_q_fifo_V_7_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd6) & (update_config_q_fifo_V_6_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd5) & (update_config_q_fifo_V_5_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd4) & (update_config_q_fifo_V_4_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd3) & (update_config_q_fifo_V_3_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd2) & (update_config_q_fifo_V_2_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd1) & (update_config_q_fifo_V_1_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd0) & (update_config_q_fifo_V_0_full_n == 1'b0)))) | ((metadata_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter2 == 1'b1) & (((trunc_ln177_fu_2687_p1 == 3'd7) & (update_config_q_fifo_V_7_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd6) & (update_config_q_fifo_V_6_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd5) & (update_config_q_fifo_V_5_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd4) & (update_config_q_fifo_V_4_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd3) & (update_config_q_fifo_V_3_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd2) & (update_config_q_fifo_V_2_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd1) & (update_config_q_fifo_V_1_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd0) & (update_config_q_fifo_V_0_full_n == 1'b0)))) | ((metadata_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter2 == 1'b1) & (((trunc_ln177_fu_2687_p1 == 3'd7) & (update_config_q_fifo_V_7_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd6) & (update_config_q_fifo_V_6_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd5) & (update_config_q_fifo_V_5_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd4) & (update_config_q_fifo_V_4_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd3) & (update_config_q_fifo_V_3_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd2) & (update_config_q_fifo_V_2_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd1) & (update_config_q_fifo_V_1_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd0) & (update_config_q_fifo_V_0_full_n == 1'b0)))) | ((metadata_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3 = ((ap_ST_fsm_pp3_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp3_stage0_subdone));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state10 = ((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0) | (update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state148 = ((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (update_phase_q_fifo_V_7_full_n == 1'b0) | (update_phase_q_fifo_V_6_full_n == 1'b0) | (update_phase_q_fifo_V_5_full_n == 1'b0) | (update_phase_q_fifo_V_4_full_n == 1'b0) | (update_phase_q_fifo_V_3_full_n == 1'b0) | (update_phase_q_fifo_V_2_full_n == 1'b0) | (update_phase_q_fifo_V_1_full_n == 1'b0) | (update_phase_q_fifo_V_0_full_n == 1'b0));
end

assign ap_block_state19_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp0_stage0_iter1 = (metadata_RVALID == 1'b0);
end

assign ap_block_state21_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state31_pp1_stage0_iter1 = (metadata_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state32_pp1_stage0_iter2 = (((trunc_ln177_fu_2687_p1 == 3'd7) & (update_config_q_fifo_V_7_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd6) & (update_config_q_fifo_V_6_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd5) & (update_config_q_fifo_V_5_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd4) & (update_config_q_fifo_V_4_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd3) & (update_config_q_fifo_V_3_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd2) & (update_config_q_fifo_V_2_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd1) & (update_config_q_fifo_V_1_full_n == 1'b0)) | ((trunc_ln177_fu_2687_p1 == 3'd0) & (update_config_q_fifo_V_0_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state46 = ((update_config_q_fifo_V_7_full_n == 1'b0) | (update_config_q_fifo_V_6_full_n == 1'b0) | (update_config_q_fifo_V_5_full_n == 1'b0) | (update_config_q_fifo_V_4_full_n == 1'b0) | (update_config_q_fifo_V_3_full_n == 1'b0) | (update_config_q_fifo_V_2_full_n == 1'b0) | (update_config_q_fifo_V_1_full_n == 1'b0) | (update_config_q_fifo_V_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state47 = (((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((1'd0 == all_done_0_reg_1474) & (update_phase_q_fifo_V_0_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state48 = (((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_7_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_6_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_5_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_4_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_3_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_2_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_1_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (task_req_q_fifo_V_0_full_n == 1'b0)) | ((icmp_ln112_fu_2737_p2 == 1'd1) & (update_phase_q_fifo_V_0_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state49 = ((task_req_q_fifo_V_7_full_n == 1'b0) | (task_req_q_fifo_V_6_full_n == 1'b0) | (task_req_q_fifo_V_5_full_n == 1'b0) | (task_req_q_fifo_V_4_full_n == 1'b0) | (task_req_q_fifo_V_3_full_n == 1'b0) | (task_req_q_fifo_V_2_full_n == 1'b0) | (task_req_q_fifo_V_1_full_n == 1'b0) | (task_req_q_fifo_V_0_full_n == 1'b0) | (vertex_req_q_fifo_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state50 = ((task_resp_q_fifo_V_7_empty_n == 1'b0) | (task_resp_q_fifo_V_6_empty_n == 1'b0) | (task_resp_q_fifo_V_5_empty_n == 1'b0) | (task_resp_q_fifo_V_4_empty_n == 1'b0) | (task_resp_q_fifo_V_3_empty_n == 1'b0) | (task_resp_q_fifo_V_2_empty_n == 1'b0) | (task_resp_q_fifo_V_1_empty_n == 1'b0) | (task_resp_q_fifo_V_0_empty_n == 1'b0));
end

assign ap_block_state53_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1141 = ((p_vld1_fu_3007_p1 == 1'd1) & (icmp_ln168_fu_2935_p2 == 1'd1) & (p_vld_fu_2946_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_1662 = ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1673 = ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1679 = ((icmp_ln168_fu_2935_p2 == 1'd1) & (p_vld1_fu_3007_p1 == 1'd0) & (p_vld_fu_2946_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_1804 = ((p_vld7_fu_3272_p1 == 1'd1) & (icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0));
end

always @ (*) begin
    ap_condition_1807 = ((icmp_ln168_reg_4621 == 1'd1) & (ap_phi_mux_done_1_6_phi_fu_1822_p6 == 1'd0) & (p_vld7_fu_3272_p1 == 1'd0));
end

always @ (*) begin
    ap_enable_operation_1096 = (1'd1 == and_ln183_fu_3332_p2);
end

always @ (*) begin
    ap_enable_operation_1097 = (1'd1 == and_ln183_reg_4700);
end

always @ (*) begin
    ap_enable_operation_1099 = (1'd1 == and_ln183_reg_4700);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

always @ (*) begin
    ap_enable_state55_pp3_iter2_stage0 = ((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_state56_pp3_iter3_stage0 = ((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1));
end

assign ap_phi_mux_all_done_0_phi_fu_1478_p4 = all_done_0_reg_1474;

assign ap_phi_reg_pp3_iter0_done_1_1_reg_1530 = 'bx;

assign ap_phi_reg_pp3_iter0_done_1_7_reg_1890 = 'bx;

assign ap_phi_reg_pp3_iter0_num_updates_1_3_1_reg_1544 = 'bx;

assign ap_phi_reg_pp3_iter0_pid12_3_1_reg_1566 = 'bx;

assign ap_phi_reg_pp3_iter0_pid_recv_2_1_reg_1555 = 'bx;

assign ap_phi_reg_pp3_iter1_done_1_2_reg_1603 = 'bx;

assign ap_phi_reg_pp3_iter1_done_1_3_reg_1657 = 'bx;

assign ap_phi_reg_pp3_iter1_done_1_4_reg_1711 = 'bx;

assign ap_phi_reg_pp3_iter1_done_1_5_reg_1765 = 'bx;

assign ap_phi_reg_pp3_iter1_done_1_6_reg_1819 = 'bx;

assign ap_phi_reg_pp3_iter1_num_updates_1_3_2_reg_1577 = 'bx;

assign ap_phi_reg_pp3_iter1_num_updates_1_3_3_reg_1631 = 'bx;

assign ap_phi_reg_pp3_iter1_num_updates_1_3_4_reg_1685 = 'bx;

assign ap_phi_reg_pp3_iter1_num_updates_1_3_5_reg_1739 = 'bx;

assign ap_phi_reg_pp3_iter1_num_updates_1_3_6_reg_1793 = 'bx;

assign ap_phi_reg_pp3_iter1_num_updates_1_3_7_reg_1847 = 'bx;

assign ap_phi_reg_pp3_iter1_pid12_3_2_reg_1618 = 'bx;

assign ap_phi_reg_pp3_iter1_pid12_3_3_reg_1672 = 'bx;

assign ap_phi_reg_pp3_iter1_pid12_3_4_reg_1726 = 'bx;

assign ap_phi_reg_pp3_iter1_pid12_3_5_reg_1780 = 'bx;

assign ap_phi_reg_pp3_iter1_pid12_3_6_reg_1834 = 'bx;

assign ap_phi_reg_pp3_iter1_pid12_3_7_reg_1876 = 'bx;

assign ap_phi_reg_pp3_iter1_pid_recv_2_2_reg_1590 = 'bx;

assign ap_phi_reg_pp3_iter1_pid_recv_2_3_reg_1644 = 'bx;

assign ap_phi_reg_pp3_iter1_pid_recv_2_4_reg_1698 = 'bx;

assign ap_phi_reg_pp3_iter1_pid_recv_2_5_reg_1752 = 'bx;

assign ap_phi_reg_pp3_iter1_pid_recv_2_6_reg_1806 = 'bx;

assign ap_phi_reg_pp3_iter1_pid_recv_2_7_reg_1861 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign base_vid_fu_1995_p1 = metadata_RDATA[31:0];

assign bitcast_ln186_fu_2714_p1 = grp_fu_1942_p2;

assign eid_offset_acc_0_fu_2586_p2 = (tmp_5_reg_4390 + num_edges_delta_reg_4365);

assign elem_val_payload_new_fu_2955_p4 = {{num_updates_q_fifo_V_0_dout[47:16]}};

assign empty_125_fu_2479_p1 = shl_ln_fu_2462_p3;

assign empty_fu_1984_p1 = metadata_offset1_fu_1974_p4;

assign grp_fu_1960_p2 = (reg_1950 + 16'd1);

assign grp_fu_1967_p2 = (reg_1955 + 16'd1);

assign i_fu_2498_p2 = (i_0_reg_1439 + 16'd1);

assign icmp_ln112_fu_2737_p2 = ((pid5_0_reg_1485 == num_partitions) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_2919_p2 = ((pid11_0_reg_1508 == num_partitions) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_2935_p2 = ((ap_phi_mux_pid_recv_0_phi_fu_1523_p4 < and_ln_reg_4450) ? 1'b1 : 1'b0);

assign icmp_ln183_fu_3327_p2 = ((pid12_3_7_reg_1876 < num_partitions) ? 1'b1 : 1'b0);

assign icmp_ln197_1_fu_3367_p2 = ((pid_recv14_0_reg_1930 < num_partitions) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_3361_p2 = ((phi_ln197_reg_1906 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln203_1_fu_3413_p2 = ((or_ln202_fu_3407_p2 < num_partitions) ? 1'b1 : 1'b0);

assign icmp_ln203_2_fu_3480_p2 = ((or_ln202_1_fu_3474_p2 < num_partitions) ? 1'b1 : 1'b0);

assign icmp_ln203_3_fu_3511_p2 = ((or_ln202_2_fu_3505_p2 < num_partitions) ? 1'b1 : 1'b0);

assign icmp_ln203_4_fu_3808_p2 = ((or_ln202_3_fu_3802_p2 < num_partitions) ? 1'b1 : 1'b0);

assign icmp_ln203_5_fu_3839_p2 = ((or_ln202_4_fu_3833_p2 < num_partitions) ? 1'b1 : 1'b0);

assign icmp_ln203_6_fu_3578_p2 = ((or_ln202_5_fu_3572_p2 < num_partitions) ? 1'b1 : 1'b0);

assign icmp_ln203_7_fu_3609_p2 = ((or_ln202_6_fu_3603_p2 < num_partitions) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_3382_p2 = ((shl_ln202_fu_3376_p2 < num_partitions) ? 1'b1 : 1'b0);

assign icmp_ln67_1_fu_2049_p2 = ((phi_ln67_reg_1428 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln67_2_fu_2063_p2 = ((phi_ln67_reg_1428 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln67_3_fu_2077_p2 = ((phi_ln67_reg_1428 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln67_4_fu_2091_p2 = ((phi_ln67_reg_1428 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln67_5_fu_2105_p2 = ((phi_ln67_reg_1428 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln67_6_fu_2119_p2 = ((phi_ln67_reg_1428 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln67_7_fu_2133_p2 = ((phi_ln67_reg_1428 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_2371_p2 = ((phi_ln67_reg_1428 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_2493_p2 = ((zext_ln71_fu_2489_p1 < shl_ln_reg_4325) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_2657_p2 = ((ap_phi_mux_pid_1_phi_fu_1454_p4 == num_partitions) ? 1'b1 : 1'b0);

assign iter_fu_2718_p2 = ($signed(iter_0_reg_1462) + $signed(32'd1));

assign metadata_WDATA = $signed(iter_0_reg_1462);

assign metadata_offset1_fu_1974_p4 = {{metadata_offset[63:3]}};

assign mul_ln212_1_fu_3427_p1 = mul_ln212_1_fu_3427_p10;

assign mul_ln212_1_fu_3427_p10 = or_ln202_fu_3407_p2;

assign mul_ln212_1_fu_3427_p2 = ($signed(partition_size_reg_4183) * $signed({{1'b0}, {mul_ln212_1_fu_3427_p1}}));

assign mul_ln212_2_fu_3494_p1 = mul_ln212_2_fu_3494_p10;

assign mul_ln212_2_fu_3494_p10 = or_ln202_1_fu_3474_p2;

assign mul_ln212_2_fu_3494_p2 = ($signed(partition_size_reg_4183) * $signed({{1'b0}, {mul_ln212_2_fu_3494_p1}}));

assign mul_ln212_3_fu_3525_p1 = mul_ln212_3_fu_3525_p10;

assign mul_ln212_3_fu_3525_p10 = or_ln202_2_fu_3505_p2;

assign mul_ln212_3_fu_3525_p2 = ($signed(partition_size_reg_4183) * $signed({{1'b0}, {mul_ln212_3_fu_3525_p1}}));

assign mul_ln212_4_fu_3822_p1 = mul_ln212_4_fu_3822_p10;

assign mul_ln212_4_fu_3822_p10 = or_ln202_3_fu_3802_p2;

assign mul_ln212_4_fu_3822_p2 = ($signed(partition_size_reg_4183) * $signed({{1'b0}, {mul_ln212_4_fu_3822_p1}}));

assign mul_ln212_5_fu_3853_p1 = mul_ln212_5_fu_3853_p10;

assign mul_ln212_5_fu_3853_p10 = or_ln202_4_fu_3833_p2;

assign mul_ln212_5_fu_3853_p2 = ($signed(partition_size_reg_4183) * $signed({{1'b0}, {mul_ln212_5_fu_3853_p1}}));

assign mul_ln212_6_fu_3592_p1 = mul_ln212_6_fu_3592_p10;

assign mul_ln212_6_fu_3592_p10 = or_ln202_5_fu_3572_p2;

assign mul_ln212_6_fu_3592_p2 = ($signed(partition_size_reg_4183) * $signed({{1'b0}, {mul_ln212_6_fu_3592_p1}}));

assign mul_ln212_7_fu_3623_p1 = mul_ln212_7_fu_3623_p10;

assign mul_ln212_7_fu_3623_p10 = or_ln202_6_fu_3603_p2;

assign mul_ln212_7_fu_3623_p2 = ($signed(partition_size_reg_4183) * $signed({{1'b0}, {mul_ln212_7_fu_3623_p1}}));

assign mul_ln212_fu_3396_p1 = mul_ln212_fu_3396_p10;

assign mul_ln212_fu_3396_p10 = shl_ln202_fu_3376_p2;

assign mul_ln212_fu_3396_p2 = ($signed(partition_size_reg_4183) * $signed({{1'b0}, {mul_ln212_fu_3396_p1}}));

assign num_edges_delta_fu_2542_p1 = metadata_RDATA[31:0];

assign num_updates_local_d1 = (num_updates_local_q0 + num_updates_1_3_7_reg_1847_pp3_iter2_reg);

assign num_updates_q_fifo_V_0_read_nbread_fu_803_p2_0 = num_updates_q_fifo_V_0_empty_n;

assign num_updates_q_fifo_V_1_read_nbread_fu_809_p2_0 = num_updates_q_fifo_V_1_empty_n;

assign num_updates_q_fifo_V_2_read_nbread_fu_815_p2_0 = num_updates_q_fifo_V_2_empty_n;

assign num_updates_q_fifo_V_3_read_nbread_fu_821_p2_0 = num_updates_q_fifo_V_3_empty_n;

assign num_updates_q_fifo_V_4_read_nbread_fu_827_p2_0 = num_updates_q_fifo_V_4_empty_n;

assign num_updates_q_fifo_V_5_read_nbread_fu_833_p2_0 = num_updates_q_fifo_V_5_empty_n;

assign num_updates_q_fifo_V_6_read_nbread_fu_839_p2_0 = num_updates_q_fifo_V_6_empty_n;

assign num_updates_q_fifo_V_7_read_nbread_fu_845_p2_0 = num_updates_q_fifo_V_7_empty_n;

assign or_ln165_1_fu_3748_p2 = (and_ln165_3_fu_3736_p2 | and_ln165_2_fu_3710_p2);

assign or_ln165_2_fu_3754_p2 = (or_ln165_fu_3742_p2 | or_ln165_1_fu_3748_p2);

assign or_ln165_3_fu_4031_p2 = (and_ln165_5_fu_3967_p2 | and_ln165_4_fu_3935_p2);

assign or_ln165_4_fu_4037_p2 = (and_ln165_7_fu_4025_p2 | and_ln165_6_fu_3999_p2);

assign or_ln165_5_fu_4043_p2 = (or_ln165_4_fu_4037_p2 | or_ln165_3_fu_4031_p2);

assign or_ln165_6_fu_4049_p2 = (or_ln165_5_fu_4043_p2 | or_ln165_2_reg_4874);

assign or_ln165_fu_3742_p2 = (and_ln165_fu_3646_p2 | and_ln165_1_fu_3678_p2);

assign or_ln179_1_fu_3078_p2 = (shl_ln179_2_fu_3071_p3 | 16'd2);

assign or_ln179_2_fu_3123_p2 = (shl_ln179_3_fu_3115_p3 | 16'd3);

assign or_ln179_3_fu_3168_p2 = (shl_ln179_4_fu_3160_p3 | 16'd4);

assign or_ln179_4_fu_3213_p2 = (shl_ln179_5_fu_3205_p3 | 16'd5);

assign or_ln179_5_fu_3258_p2 = (shl_ln179_6_fu_3250_p3 | 16'd6);

assign or_ln179_6_fu_3303_p2 = (shl_ln179_7_fu_3295_p3 | 16'd7);

assign or_ln179_fu_3037_p2 = (shl_ln179_1_fu_3029_p3 | 16'd1);

assign or_ln202_1_fu_3474_p2 = (shl_ln202_2_fu_3468_p2 | 16'd2);

assign or_ln202_2_fu_3505_p2 = (shl_ln202_3_fu_3499_p2 | 16'd3);

assign or_ln202_3_fu_3802_p2 = (shl_ln202_4_fu_3796_p2 | 16'd4);

assign or_ln202_4_fu_3833_p2 = (shl_ln202_5_fu_3827_p2 | 16'd5);

assign or_ln202_5_fu_3572_p2 = (shl_ln202_6_fu_3566_p2 | 16'd6);

assign or_ln202_6_fu_3603_p2 = (shl_ln202_7_fu_3597_p2 | 16'd7);

assign or_ln202_fu_3407_p2 = (shl_ln202_1_fu_3401_p2 | 16'd1);

assign or_ln85_fu_2630_p2 = (shl_ln71_reg_4341 | 16'd2);

assign p_cast_fu_2003_p1 = metadata_offset1_reg_4152;

assign p_vld1_fu_3007_p1 = num_updates_q_fifo_V_1_read_nbread_fu_809_p2_0;

assign p_vld2_fu_3049_p1 = num_updates_q_fifo_V_2_read_nbread_fu_815_p2_0;

assign p_vld3_fu_3092_p1 = num_updates_q_fifo_V_3_read_nbread_fu_821_p2_0;

assign p_vld4_fu_3137_p1 = num_updates_q_fifo_V_4_read_nbread_fu_827_p2_0;

assign p_vld5_fu_3182_p1 = num_updates_q_fifo_V_5_read_nbread_fu_833_p2_0;

assign p_vld6_fu_3227_p1 = num_updates_q_fifo_V_6_read_nbread_fu_839_p2_0;

assign p_vld7_fu_3272_p1 = num_updates_q_fifo_V_7_read_nbread_fu_845_p2_0;

assign p_vld_fu_2946_p1 = num_updates_q_fifo_V_0_read_nbread_fu_803_p2_0;

assign partition_size_fu_1999_p1 = metadata_RDATA[31:0];

assign pid_2_fu_2662_p2 = (ap_phi_mux_pid_1_phi_fu_1454_p4 + 16'd1);

assign pid_3_fu_2742_p2 = (pid5_0_reg_1485 + 16'd1);

assign pid_4_fu_2924_p2 = (pid11_0_reg_1508 + 16'd1);

assign select_ln165_10_fu_4083_p3 = ((p_vld15_reg_4949[0:0] === 1'b1) ? add_ln224_7_fu_4078_p2 : select_ln165_9_reg_4943);

assign select_ln165_1_fu_2991_p3 = ((num_updates_q_fifo_V_0_read_nbread_fu_803_p2_0[0:0] === 1'b1) ? add_ln180_fu_2977_p2 : ap_phi_mux_pid_recv_0_phi_fu_1523_p4);

assign select_ln165_2_fu_2999_p3 = ((num_updates_q_fifo_V_0_read_nbread_fu_803_p2_0[0:0] === 1'b1) ? shl_ln1_fu_2969_p3 : ap_sig_allocacmp_pid12_01_load);

assign select_ln165_3_fu_3652_p3 = ((task_resp_q_fifo_V_0_read_nbread_fu_879_p2_0[0:0] === 1'b1) ? add_ln224_fu_3640_p2 : pid_recv14_0_reg_1930);

assign select_ln165_4_fu_3684_p3 = ((task_resp_q_fifo_V_1_read_nbread_fu_885_p2_0[0:0] === 1'b1) ? add_ln224_1_fu_3672_p2 : select_ln165_3_fu_3652_p3);

assign select_ln165_5_fu_3716_p3 = ((task_resp_q_fifo_V_2_read_nbread_fu_891_p2_0[0:0] === 1'b1) ? add_ln224_2_fu_3704_p2 : select_ln165_4_fu_3684_p3);

assign select_ln165_6_fu_3911_p3 = ((p_vld11_reg_4869[0:0] === 1'b1) ? add_ln224_3_fu_3906_p2 : select_ln165_5_reg_4863);

assign select_ln165_7_fu_3941_p3 = ((task_resp_q_fifo_V_4_read_nbread_fu_931_p2_0[0:0] === 1'b1) ? add_ln224_4_fu_3929_p2 : select_ln165_6_fu_3911_p3);

assign select_ln165_8_fu_3973_p3 = ((task_resp_q_fifo_V_5_read_nbread_fu_937_p2_0[0:0] === 1'b1) ? add_ln224_5_fu_3961_p2 : select_ln165_7_fu_3941_p3);

assign select_ln165_9_fu_4005_p3 = ((task_resp_q_fifo_V_6_read_nbread_fu_943_p2_0[0:0] === 1'b1) ? add_ln224_6_fu_3993_p2 : select_ln165_8_fu_3973_p3);

assign select_ln165_fu_2983_p3 = ((num_updates_q_fifo_V_0_read_nbread_fu_803_p2_0[0:0] === 1'b1) ? elem_val_payload_new_fu_2955_p4 : ap_sig_allocacmp_num_updates_1_04_load);

assign select_ln67_10_fu_2171_p3 = ((icmp_ln67_4_fu_2091_p2[0:0] === 1'b1) ? eid_offset_acc_6_0_fu_366 : select_ln67_9_fu_2163_p3);

assign select_ln67_11_fu_2179_p3 = ((icmp_ln67_5_fu_2105_p2[0:0] === 1'b1) ? eid_offset_acc_6_0_fu_366 : select_ln67_10_fu_2171_p3);

assign select_ln67_12_fu_2187_p3 = ((icmp_ln67_6_fu_2119_p2[0:0] === 1'b1) ? eid_offset_acc_6_0_fu_366 : select_ln67_11_fu_2179_p3);

assign select_ln67_13_fu_2195_p3 = ((icmp_ln67_7_fu_2133_p2[0:0] === 1'b1) ? eid_offset_acc_6_0_fu_366 : select_ln67_12_fu_2187_p3);

assign select_ln67_14_fu_2203_p3 = ((icmp_ln67_2_fu_2063_p2[0:0] === 1'b1) ? 32'd0 : eid_offset_acc_5_0_fu_362);

assign select_ln67_15_fu_2211_p3 = ((icmp_ln67_3_fu_2077_p2[0:0] === 1'b1) ? eid_offset_acc_5_0_fu_362 : select_ln67_14_fu_2203_p3);

assign select_ln67_16_fu_2219_p3 = ((icmp_ln67_4_fu_2091_p2[0:0] === 1'b1) ? eid_offset_acc_5_0_fu_362 : select_ln67_15_fu_2211_p3);

assign select_ln67_17_fu_2227_p3 = ((icmp_ln67_5_fu_2105_p2[0:0] === 1'b1) ? eid_offset_acc_5_0_fu_362 : select_ln67_16_fu_2219_p3);

assign select_ln67_18_fu_2235_p3 = ((icmp_ln67_6_fu_2119_p2[0:0] === 1'b1) ? eid_offset_acc_5_0_fu_362 : select_ln67_17_fu_2227_p3);

assign select_ln67_19_fu_2243_p3 = ((icmp_ln67_7_fu_2133_p2[0:0] === 1'b1) ? eid_offset_acc_5_0_fu_362 : select_ln67_18_fu_2235_p3);

assign select_ln67_1_fu_2069_p3 = ((icmp_ln67_2_fu_2063_p2[0:0] === 1'b1) ? eid_offset_acc_7_0_fu_370 : select_ln67_fu_2055_p3);

assign select_ln67_20_fu_2251_p3 = ((icmp_ln67_3_fu_2077_p2[0:0] === 1'b1) ? 32'd0 : eid_offset_acc_4_0_fu_358);

assign select_ln67_21_fu_2259_p3 = ((icmp_ln67_4_fu_2091_p2[0:0] === 1'b1) ? eid_offset_acc_4_0_fu_358 : select_ln67_20_fu_2251_p3);

assign select_ln67_22_fu_2267_p3 = ((icmp_ln67_5_fu_2105_p2[0:0] === 1'b1) ? eid_offset_acc_4_0_fu_358 : select_ln67_21_fu_2259_p3);

assign select_ln67_23_fu_2275_p3 = ((icmp_ln67_6_fu_2119_p2[0:0] === 1'b1) ? eid_offset_acc_4_0_fu_358 : select_ln67_22_fu_2267_p3);

assign select_ln67_24_fu_2283_p3 = ((icmp_ln67_7_fu_2133_p2[0:0] === 1'b1) ? eid_offset_acc_4_0_fu_358 : select_ln67_23_fu_2275_p3);

assign select_ln67_25_fu_2291_p3 = ((icmp_ln67_4_fu_2091_p2[0:0] === 1'b1) ? 32'd0 : eid_offset_acc_3_0_fu_354);

assign select_ln67_26_fu_2299_p3 = ((icmp_ln67_5_fu_2105_p2[0:0] === 1'b1) ? eid_offset_acc_3_0_fu_354 : select_ln67_25_fu_2291_p3);

assign select_ln67_27_fu_2307_p3 = ((icmp_ln67_6_fu_2119_p2[0:0] === 1'b1) ? eid_offset_acc_3_0_fu_354 : select_ln67_26_fu_2299_p3);

assign select_ln67_28_fu_2315_p3 = ((icmp_ln67_7_fu_2133_p2[0:0] === 1'b1) ? eid_offset_acc_3_0_fu_354 : select_ln67_27_fu_2307_p3);

assign select_ln67_29_fu_2323_p3 = ((icmp_ln67_5_fu_2105_p2[0:0] === 1'b1) ? 32'd0 : eid_offset_acc_2_0_fu_350);

assign select_ln67_2_fu_2083_p3 = ((icmp_ln67_3_fu_2077_p2[0:0] === 1'b1) ? eid_offset_acc_7_0_fu_370 : select_ln67_1_fu_2069_p3);

assign select_ln67_30_fu_2331_p3 = ((icmp_ln67_6_fu_2119_p2[0:0] === 1'b1) ? eid_offset_acc_2_0_fu_350 : select_ln67_29_fu_2323_p3);

assign select_ln67_31_fu_2339_p3 = ((icmp_ln67_7_fu_2133_p2[0:0] === 1'b1) ? eid_offset_acc_2_0_fu_350 : select_ln67_30_fu_2331_p3);

assign select_ln67_32_fu_2347_p3 = ((icmp_ln67_6_fu_2119_p2[0:0] === 1'b1) ? 32'd0 : eid_offset_acc_1_0_fu_346);

assign select_ln67_33_fu_2355_p3 = ((icmp_ln67_7_fu_2133_p2[0:0] === 1'b1) ? eid_offset_acc_1_0_fu_346 : select_ln67_32_fu_2347_p3);

assign select_ln67_34_fu_2363_p3 = ((icmp_ln67_7_fu_2133_p2[0:0] === 1'b1) ? 32'd0 : eid_offset_acc_0_0_fu_342);

assign select_ln67_3_fu_2097_p3 = ((icmp_ln67_4_fu_2091_p2[0:0] === 1'b1) ? eid_offset_acc_7_0_fu_370 : select_ln67_2_fu_2083_p3);

assign select_ln67_4_fu_2111_p3 = ((icmp_ln67_5_fu_2105_p2[0:0] === 1'b1) ? eid_offset_acc_7_0_fu_370 : select_ln67_3_fu_2097_p3);

assign select_ln67_5_fu_2125_p3 = ((icmp_ln67_6_fu_2119_p2[0:0] === 1'b1) ? eid_offset_acc_7_0_fu_370 : select_ln67_4_fu_2111_p3);

assign select_ln67_6_fu_2139_p3 = ((icmp_ln67_7_fu_2133_p2[0:0] === 1'b1) ? eid_offset_acc_7_0_fu_370 : select_ln67_5_fu_2125_p3);

assign select_ln67_7_fu_2147_p3 = ((icmp_ln67_1_fu_2049_p2[0:0] === 1'b1) ? 32'd0 : eid_offset_acc_6_0_fu_366);

assign select_ln67_8_fu_2155_p3 = ((icmp_ln67_2_fu_2063_p2[0:0] === 1'b1) ? eid_offset_acc_6_0_fu_366 : select_ln67_7_fu_2147_p3);

assign select_ln67_9_fu_2163_p3 = ((icmp_ln67_3_fu_2077_p2[0:0] === 1'b1) ? eid_offset_acc_6_0_fu_366 : select_ln67_8_fu_2155_p3);

assign select_ln67_fu_2055_p3 = ((icmp_ln67_1_fu_2049_p2[0:0] === 1'b1) ? eid_offset_acc_7_0_fu_370 : 32'd0);

assign shl_ln179_1_fu_3029_p3 = {{trunc_ln179_1_fu_3025_p1}, {3'd0}};

assign shl_ln179_2_fu_3071_p3 = {{trunc_ln179_2_reg_4675}, {3'd0}};

assign shl_ln179_3_fu_3115_p3 = {{trunc_ln179_3_fu_3111_p1}, {3'd0}};

assign shl_ln179_4_fu_3160_p3 = {{trunc_ln179_4_fu_3156_p1}, {3'd0}};

assign shl_ln179_5_fu_3205_p3 = {{trunc_ln179_5_fu_3201_p1}, {3'd0}};

assign shl_ln179_6_fu_3250_p3 = {{trunc_ln179_6_fu_3246_p1}, {3'd0}};

assign shl_ln179_7_fu_3295_p3 = {{trunc_ln179_7_fu_3291_p1}, {3'd0}};

assign shl_ln1_fu_2969_p3 = {{trunc_ln179_fu_2965_p1}, {3'd0}};

assign shl_ln202_1_fu_3401_p2 = pid_send_q1 << 16'd3;

assign shl_ln202_2_fu_3468_p2 = pid_send_q1 << 16'd3;

assign shl_ln202_3_fu_3499_p2 = pid_send_q0 << 16'd3;

assign shl_ln202_4_fu_3796_p2 = pid_send_q1 << 16'd3;

assign shl_ln202_5_fu_3827_p2 = pid_send_q0 << 16'd3;

assign shl_ln202_6_fu_3566_p2 = pid_send_q1 << 16'd3;

assign shl_ln202_7_fu_3597_p2 = pid_send_q0 << 16'd3;

assign shl_ln202_fu_3376_p2 = pid_send_q0 << 16'd3;

assign shl_ln71_fu_2484_p2 = num_partitions << 16'd3;

assign shl_ln_fu_2462_p3 = {{num_partitions}, {3'd0}};

assign task_resp_q_fifo_V_0_read_nbread_fu_879_p2_0 = task_resp_q_fifo_V_0_empty_n;

assign task_resp_q_fifo_V_1_read_nbread_fu_885_p2_0 = task_resp_q_fifo_V_1_empty_n;

assign task_resp_q_fifo_V_2_read_nbread_fu_891_p2_0 = task_resp_q_fifo_V_2_empty_n;

assign task_resp_q_fifo_V_3_read_nbread_fu_897_p2_0 = task_resp_q_fifo_V_3_empty_n;

assign task_resp_q_fifo_V_4_read_nbread_fu_931_p2_0 = task_resp_q_fifo_V_4_empty_n;

assign task_resp_q_fifo_V_5_read_nbread_fu_937_p2_0 = task_resp_q_fifo_V_5_empty_n;

assign task_resp_q_fifo_V_6_read_nbread_fu_943_p2_0 = task_resp_q_fifo_V_6_empty_n;

assign task_resp_q_fifo_V_7_read_nbread_fu_949_p2_0 = task_resp_q_fifo_V_7_empty_n;

assign tmp_12_1_fu_3450_p10 = {{{{{{{{{{{{{{{{2'd0}, {bitcast_ln186_reg_4461}}}, {32'd0}}}, {mul_ln212_1_reg_4756}}}, {num_updates_local_q0}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {or_ln202_reg_4742}}}, {1'd1}};

assign tmp_12_2_fu_3760_p10 = {{{{{{{{{{{{{{{{2'd0}, {bitcast_ln186_reg_4461}}}, {32'd0}}}, {mul_ln212_2_reg_4788}}}, {num_updates_local_q1}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {or_ln202_1_reg_4774}}}, {1'd1}};

assign tmp_12_3_fu_3778_p10 = {{{{{{{{{{{{{{{{2'd0}, {bitcast_ln186_reg_4461}}}, {32'd0}}}, {mul_ln212_3_reg_4812}}}, {num_updates_local_q0}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {or_ln202_2_reg_4798}}}, {1'd1}};

assign tmp_12_4_fu_3530_p10 = {{{{{{{{{{{{{{{{2'd0}, {bitcast_ln186_reg_4461}}}, {32'd0}}}, {mul_ln212_4_reg_4906}}}, {num_updates_local_q1}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {or_ln202_3_reg_4892}}}, {1'd1}};

assign tmp_12_5_fu_3548_p10 = {{{{{{{{{{{{{{{{2'd0}, {bitcast_ln186_reg_4461}}}, {32'd0}}}, {mul_ln212_5_reg_4930}}}, {num_updates_local_q0}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {or_ln202_4_reg_4916}}}, {1'd1}};

assign tmp_12_6_fu_3870_p10 = {{{{{{{{{{{{{{{{2'd0}, {bitcast_ln186_reg_4461}}}, {32'd0}}}, {mul_ln212_6_reg_4839}}}, {num_updates_local_q1}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {or_ln202_5_reg_4825}}}, {1'd1}};

assign tmp_12_7_fu_3888_p10 = {{{{{{{{{{{{{{{{2'd0}, {bitcast_ln186_reg_4461}}}, {32'd0}}}, {mul_ln212_7_reg_4858}}}, {num_updates_local_q0}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {or_ln202_6_reg_4844}}}, {1'd1}};

assign tmp_12_fu_3432_p10 = {{{{{{{{{{{{{{{{2'd0}, {bitcast_ln186_reg_4461}}}, {32'd0}}}, {mul_ln212_reg_4737}}}, {num_updates_local_q1}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {trunc_ln202_reg_4723}}}, {4'd1}};

assign tmp_1_fu_2696_p4 = {{add_ln13_fu_2691_p2[15:3]}};

assign tmp_3_fu_2672_p3 = {{1'd0}, {tmp_val_reg_4425}};

assign tmp_7_1_fu_2800_p8 = {{{{{{{{{{{{34'd0}, {eid_offsets_1_q0}}}, {vid_offset_reg_1496}}}, {num_edges_local_1_q0}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {17'd0}};

assign tmp_7_2_fu_2817_p8 = {{{{{{{{{{{{34'd0}, {eid_offsets_2_q0}}}, {vid_offset_reg_1496}}}, {num_edges_local_2_q0}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {17'd0}};

assign tmp_7_3_fu_2834_p8 = {{{{{{{{{{{{34'd0}, {eid_offsets_3_q0}}}, {vid_offset_reg_1496}}}, {num_edges_local_3_q0}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {17'd0}};

assign tmp_7_4_fu_2851_p8 = {{{{{{{{{{{{34'd0}, {eid_offsets_4_q0}}}, {vid_offset_reg_1496}}}, {num_edges_local_4_q0}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {17'd0}};

assign tmp_7_5_fu_2868_p8 = {{{{{{{{{{{{34'd0}, {eid_offsets_5_q0}}}, {vid_offset_reg_1496}}}, {num_edges_local_5_q0}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {17'd0}};

assign tmp_7_6_fu_2885_p8 = {{{{{{{{{{{{34'd0}, {eid_offsets_6_q0}}}, {vid_offset_reg_1496}}}, {num_edges_local_6_q0}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {17'd0}};

assign tmp_7_7_fu_2902_p8 = {{{{{{{{{{{{34'd0}, {eid_offsets_7_q0}}}, {vid_offset_reg_1496}}}, {num_edges_local_7_q0}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {17'd0}};

assign tmp_7_fu_2783_p8 = {{{{{{{{{{{{34'd0}, {eid_offsets_0_q0}}}, {vid_offset_reg_1496}}}, {num_edges_local_0_q0}}}, {partition_size_reg_4183}}}, {base_vid_reg_4163}}}, {17'd0}};

assign tmp_val_fu_2668_p1 = metadata_RDATA[31:0];

assign total_num_vertices_fu_2014_p0 = total_num_vertices_fu_2014_p00;

assign total_num_vertices_fu_2014_p00 = num_partitions;

assign total_num_vertices_fu_2014_p2 = ($signed({{1'b0}, {total_num_vertices_fu_2014_p0}}) * $signed(partition_size_reg_4183));

assign trunc_ln166_1_fu_3668_p1 = task_resp_q_fifo_V_1_dout[0:0];

assign trunc_ln166_2_fu_3700_p1 = task_resp_q_fifo_V_2_dout[0:0];

assign trunc_ln166_3_fu_3732_p1 = task_resp_q_fifo_V_3_dout[0:0];

assign trunc_ln166_4_fu_3925_p1 = task_resp_q_fifo_V_4_dout[0:0];

assign trunc_ln166_5_fu_3957_p1 = task_resp_q_fifo_V_5_dout[0:0];

assign trunc_ln166_6_fu_3989_p1 = task_resp_q_fifo_V_6_dout[0:0];

assign trunc_ln166_7_fu_4021_p1 = task_resp_q_fifo_V_7_dout[0:0];

assign trunc_ln166_fu_3636_p1 = task_resp_q_fifo_V_0_dout[0:0];

assign trunc_ln177_fu_2687_p1 = pid_1_reg_1450_pp1_iter1_reg[2:0];

assign trunc_ln179_1_fu_3025_p1 = num_updates_q_fifo_V_1_dout[12:0];

assign trunc_ln179_2_fu_3067_p1 = num_updates_q_fifo_V_2_dout[12:0];

assign trunc_ln179_3_fu_3111_p1 = num_updates_q_fifo_V_3_dout[12:0];

assign trunc_ln179_4_fu_3156_p1 = num_updates_q_fifo_V_4_dout[12:0];

assign trunc_ln179_5_fu_3201_p1 = num_updates_q_fifo_V_5_dout[12:0];

assign trunc_ln179_6_fu_3246_p1 = num_updates_q_fifo_V_6_dout[12:0];

assign trunc_ln179_7_fu_3291_p1 = num_updates_q_fifo_V_7_dout[12:0];

assign trunc_ln179_fu_2965_p1 = num_updates_q_fifo_V_0_dout[12:0];

assign trunc_ln202_fu_3372_p1 = pid_send_q0[12:0];

assign trunc_ln76_fu_2514_p1 = i_0_reg_1439[2:0];

assign vertex_req_q_fifo_V_din = {{{{1'd0}, {partition_size_reg_4183}}}, {vid_offset_reg_1496}};

assign xor_ln165_fu_4054_p2 = (or_ln165_6_fu_4049_p2 ^ 1'd1);

assign zext_ln129_fu_2748_p1 = pid5_0_reg_1485;

assign zext_ln164_fu_2930_p1 = pid11_0_reg_1508;

assign zext_ln185_fu_3338_p1 = pid12_3_7_reg_1876;

assign zext_ln197_fu_3356_p1 = phi_ln197_reg_1906;

assign zext_ln212_2_fu_3485_p1 = or_ln202_1_fu_3474_p2;

assign zext_ln212_3_fu_3516_p1 = or_ln202_2_fu_3505_p2;

assign zext_ln212_4_fu_3813_p1 = or_ln202_3_fu_3802_p2;

assign zext_ln212_5_fu_3844_p1 = or_ln202_4_fu_3833_p2;

assign zext_ln212_6_fu_3583_p1 = or_ln202_5_fu_3572_p2;

assign zext_ln212_7_fu_3614_p1 = or_ln202_6_fu_3603_p2;

assign zext_ln212_8_fu_3418_p1 = or_ln202_fu_3407_p2;

assign zext_ln212_fu_3387_p1 = shl_ln202_fu_3376_p2;

assign zext_ln240_1_fu_4089_p1 = add_ln240_1_reg_4514;

assign zext_ln240_fu_2728_p1 = add_ln240_fu_2724_p2;

assign zext_ln57_1_fu_2010_p1 = num_partitions;

assign zext_ln57_fu_2006_p1 = num_partitions;

assign zext_ln71_fu_2489_p1 = i_0_reg_1439;

assign zext_ln75_fu_2469_p1 = add_ln75_reg_4320;

assign zext_ln76_fu_2546_p1 = pid_reg_4355;

assign zext_ln85_1_fu_2635_p1 = or_ln85_fu_2630_p2;

assign zext_ln85_2_fu_2644_p1 = add_ln85_reg_4400;

assign zext_ln85_fu_2654_p1 = or_ln85_reg_4395;

always @ (posedge ap_clk) begin
    p_cast_reg_4234[61] <= 1'b0;
    zext_ln57_reg_4241[31:16] <= 16'b0000000000000000;
    zext_ln57_1_reg_4246[16] <= 1'b0;
    shl_ln_reg_4325[2:0] <= 3'b000;
    shl_ln71_reg_4341[2:0] <= 3'b000;
    zext_ln76_reg_4378[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    or_ln85_reg_4395[2:0] <= 3'b010;
    zext_ln85_reg_4411[2:0] <= 3'b010;
    zext_ln85_reg_4411[16] <= 1'b0;
    and_ln_reg_4450[2:0] <= 3'b000;
    mul_ln212_reg_4737[2:0] <= 3'b000;
    or_ln202_reg_4742[2:0] <= 3'b001;
    or_ln202_1_reg_4774[2:0] <= 3'b010;
    mul_ln212_2_reg_4788[0] <= 1'b0;
    or_ln202_2_reg_4798[2:0] <= 3'b011;
    or_ln202_5_reg_4825[2:0] <= 3'b110;
    mul_ln212_6_reg_4839[0] <= 1'b0;
    or_ln202_6_reg_4844[2:0] <= 3'b111;
    or_ln202_3_reg_4892[2:0] <= 3'b100;
    mul_ln212_4_reg_4906[1:0] <= 2'b00;
    or_ln202_4_reg_4916[2:0] <= 3'b101;
end

endmodule //Control_Control
