0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_DATA/lab_practise/HalfAddeer/HalfAddeer.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_DATA/lab_practise/HalfAddeer/HalfAddeer.srcs/sim_1/new/tb_HalfAdder.v,1690017908,verilog,,,,tb_HalfAdder,,,,,,,,
D:/FPGA_DATA/lab_practise/HalfAddeer/HalfAddeer.srcs/sources_1/new/HalfAdder.v,1690017732,verilog,,D:/FPGA_DATA/lab_practise/HalfAddeer/HalfAddeer.srcs/sim_1/new/tb_HalfAdder.v,,HalfAdder,,,,,,,,
