15:17:15 INFO  : Registering command handlers for SDK TCF services
15:17:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\temp_xsdb_launch_script.tcl
15:17:19 INFO  : XSCT server has started successfully.
15:17:19 INFO  : Successfully done setting XSCT server connection channel  
15:17:22 INFO  : Successfully done setting SDK workspace  
15:17:22 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper.hdf.
15:27:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:27:31 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/hw2_wrapper.bit"
15:28:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:26 INFO  : 'fpga -state' command is executed.
15:28:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:26 INFO  : 'jtag frequency' command is executed.
15:28:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:26 INFO  : Context for 'APU' is selected.
15:28:26 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf'.
15:28:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:26 INFO  : Context for 'APU' is selected.
15:28:26 INFO  : 'stop' command is executed.
15:28:26 INFO  : 'ps7_init' command is executed.
15:28:26 INFO  : 'ps7_post_config' command is executed.
15:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:27 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:27 INFO  : Memory regions updated for context APU
15:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:27 INFO  : 'con' command is executed.
15:28:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:27 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hw_2.elf_on_local.tcl'
15:31:02 INFO  : Disconnected from the channel tcfchan#1.
15:31:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:03 INFO  : 'fpga -state' command is executed.
15:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:03 INFO  : 'jtag frequency' command is executed.
15:31:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:03 INFO  : Context for 'APU' is selected.
15:31:04 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf'.
15:31:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:04 INFO  : Context for 'APU' is selected.
15:31:04 INFO  : 'stop' command is executed.
15:31:05 INFO  : 'ps7_init' command is executed.
15:31:05 INFO  : 'ps7_post_config' command is executed.
15:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:05 INFO  : Memory regions updated for context APU
15:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:05 INFO  : 'con' command is executed.
15:31:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:05 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hw_2.elf_on_local.tcl'
15:31:28 INFO  : Disconnected from the channel tcfchan#2.
15:31:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:29 INFO  : 'fpga -state' command is executed.
15:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:30 INFO  : 'jtag frequency' command is executed.
15:31:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:30 INFO  : Context for 'APU' is selected.
15:31:31 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf'.
15:31:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:31 INFO  : Context for 'APU' is selected.
15:31:31 INFO  : 'stop' command is executed.
15:31:31 INFO  : 'ps7_init' command is executed.
15:31:31 INFO  : 'ps7_post_config' command is executed.
15:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:32 INFO  : Memory regions updated for context APU
15:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:32 INFO  : 'con' command is executed.
15:31:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:32 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hw_2.elf_on_local.tcl'
15:33:28 INFO  : Disconnected from the channel tcfchan#3.
15:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:33:30 INFO  : 'fpga -state' command is executed.
15:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:33:30 INFO  : 'jtag frequency' command is executed.
15:33:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:30 INFO  : Context for 'APU' is selected.
15:33:31 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf'.
15:33:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:31 INFO  : Context for 'APU' is selected.
15:33:31 INFO  : 'stop' command is executed.
15:33:32 INFO  : 'ps7_init' command is executed.
15:33:32 INFO  : 'ps7_post_config' command is executed.
15:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:32 INFO  : Memory regions updated for context APU
15:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:32 INFO  : 'con' command is executed.
15:33:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:33:32 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hw_2.elf_on_local.tcl'
15:35:44 INFO  : Disconnected from the channel tcfchan#4.
15:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:35:45 INFO  : 'fpga -state' command is executed.
15:35:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:35:45 INFO  : 'jtag frequency' command is executed.
15:35:45 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:45 INFO  : Context for 'APU' is selected.
15:35:47 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf'.
15:35:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:47 INFO  : Context for 'APU' is selected.
15:35:47 INFO  : 'stop' command is executed.
15:35:47 INFO  : 'ps7_init' command is executed.
15:35:47 INFO  : 'ps7_post_config' command is executed.
15:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:48 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:48 INFO  : Memory regions updated for context APU
15:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:48 INFO  : 'con' command is executed.
15:35:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:35:48 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hw_2.elf_on_local.tcl'
15:40:05 INFO  : Disconnected from the channel tcfchan#5.
15:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:40:06 INFO  : 'fpga -state' command is executed.
15:40:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:40:07 INFO  : 'jtag frequency' command is executed.
15:40:07 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:07 INFO  : Context for 'APU' is selected.
15:40:08 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf'.
15:40:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:08 INFO  : Context for 'APU' is selected.
15:40:08 INFO  : 'stop' command is executed.
15:40:08 INFO  : 'ps7_init' command is executed.
15:40:08 INFO  : 'ps7_post_config' command is executed.
15:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:09 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:09 INFO  : Memory regions updated for context APU
15:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:09 INFO  : 'con' command is executed.
15:40:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:40:09 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hw_2.elf_on_local.tcl'
16:00:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:29 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/hw2_wrapper.bit"
16:00:40 INFO  : Disconnected from the channel tcfchan#6.
16:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:41 INFO  : 'fpga -state' command is executed.
16:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:41 INFO  : 'jtag frequency' command is executed.
16:00:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:41 INFO  : Context for 'APU' is selected.
16:00:43 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf'.
16:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:43 INFO  : Context for 'APU' is selected.
16:00:43 INFO  : 'stop' command is executed.
16:00:43 INFO  : 'ps7_init' command is executed.
16:00:43 INFO  : 'ps7_post_config' command is executed.
16:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:44 INFO  : Memory regions updated for context APU
16:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:44 INFO  : 'con' command is executed.
16:00:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:00:44 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hw_2.elf_on_local.tcl'
16:02:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1695888052084,  Project:1695885224138
16:02:19 INFO  : Project hw2_wrapper_hw_platform_0's source hardware specification located at C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:02:33 INFO  : Copied contents of C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper.hdf into \hw2_wrapper_hw_platform_0\system.hdf.
16:02:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:02:38 INFO  : 
16:02:39 INFO  : Updating hardware inferred compiler options for hw_2.
16:02:39 INFO  : Clearing existing target manager status.
16:02:39 INFO  : Closing and re-opening the MSS file of ther project hw_2_bsp
16:02:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:02:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:34 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/hw2_wrapper.bit"
16:03:41 INFO  : Disconnected from the channel tcfchan#7.
16:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:42 INFO  : 'fpga -state' command is executed.
16:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:03:42 INFO  : 'jtag frequency' command is executed.
16:03:42 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:43 INFO  : Context for 'APU' is selected.
16:03:43 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf'.
16:03:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:43 INFO  : Context for 'APU' is selected.
16:03:43 INFO  : 'stop' command is executed.
16:03:43 INFO  : 'ps7_init' command is executed.
16:03:43 INFO  : 'ps7_post_config' command is executed.
16:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:43 INFO  : Memory regions updated for context APU
16:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:43 INFO  : 'con' command is executed.
16:03:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:03:43 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hw_2.elf_on_local.tcl'
16:04:15 INFO  : Disconnected from the channel tcfchan#8.
16:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:04:16 INFO  : 'fpga -state' command is executed.
16:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:04:16 INFO  : 'jtag frequency' command is executed.
16:04:16 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:16 INFO  : Context for 'APU' is selected.
16:04:17 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf'.
16:04:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:17 INFO  : Context for 'APU' is selected.
16:04:18 INFO  : 'stop' command is executed.
16:04:18 INFO  : 'ps7_init' command is executed.
16:04:18 INFO  : 'ps7_post_config' command is executed.
16:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:18 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:18 INFO  : Memory regions updated for context APU
16:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:18 INFO  : 'con' command is executed.
16:04:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:04:18 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hw_2.elf_on_local.tcl'
16:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:11 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/hw2_wrapper.bit"
16:30:18 INFO  : Disconnected from the channel tcfchan#9.
16:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:20 INFO  : 'fpga -state' command is executed.
16:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:20 INFO  : 'jtag frequency' command is executed.
16:30:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:20 INFO  : Context for 'APU' is selected.
16:30:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf'.
16:30:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:20 INFO  : Context for 'APU' is selected.
16:30:20 INFO  : 'stop' command is executed.
16:30:20 INFO  : 'ps7_init' command is executed.
16:30:20 INFO  : 'ps7_post_config' command is executed.
16:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw_2/Debug/hw_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:20 INFO  : Memory regions updated for context APU
16:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:21 INFO  : 'con' command is executed.
16:30:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:30:21 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hw_2.elf_on_local.tcl'
16:43:25 INFO  : Disconnected from the channel tcfchan#10.
08:27:54 INFO  : Registering command handlers for SDK TCF services
08:27:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\temp_xsdb_launch_script.tcl
08:27:57 INFO  : XSCT server has started successfully.
08:27:57 INFO  : Successfully done setting XSCT server connection channel  
08:28:00 INFO  : Successfully done setting SDK workspace  
08:28:00 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper.hdf.
08:28:00 INFO  : Checking for hwspec changes in the project hw2_wrapper_hw_platform_0.
15:03:00 INFO  : Registering command handlers for SDK TCF services
15:03:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw2\hw2\hw2.sdk\temp_xsdb_launch_script.tcl
15:03:04 INFO  : XSCT server has started successfully.
15:03:04 INFO  : Successfully done setting XSCT server connection channel  
15:03:07 INFO  : Successfully done setting SDK workspace  
15:03:07 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw2/hw2/hw2.sdk/hw2_wrapper.hdf.
15:03:07 INFO  : Checking for hwspec changes in the project hw2_wrapper_hw_platform_0.
