ALL PROBLEMS 
04_06_formula_2_pipe.sv:76: warning: Port 6 (y) of isqrt expects 16 bits, got 32.
04_06_formula_2_pipe.sv:76:        : Padding 16 high bits of the expression.
04_06_formula_2_pipe.sv:101: warning: Port 6 (y) of isqrt expects 16 bits, got 32.
04_06_formula_2_pipe.sv:101:        : Padding 16 high bits of the expression.
04_06_formula_2_pipe.sv:126: warning: Port 6 (y) of isqrt expects 16 bits, got 32.
04_06_formula_2_pipe.sv:126:        : Padding 16 high bits of the expression.
--------------------------------------------------
Running tb.i_formula_1_pipe_tb.run
testbenches/formula_tb.sv formula 1 pipe 1: time      10 cycle     0                                         
testbenches/formula_tb.sv formula 1 pipe 1: time      20 cycle     1                                         
testbenches/formula_tb.sv formula 1 pipe 1: time      30 cycle     2                                         
testbenches/formula_tb.sv formula 1 pipe 1: time      40 cycle     3 rst                                     
testbenches/formula_tb.sv formula 1 pipe 1: time      50 cycle     4 rst                                     
testbenches/formula_tb.sv formula 1 pipe 1: time      60 cycle     5 rst                                     
testbenches/formula_tb.sv formula 1 pipe 1: time      70 cycle     6     arg          1          4          9
testbenches/formula_tb.sv formula 1 pipe 1: time      80 cycle     7                                         
testbenches/formula_tb.sv formula 1 pipe 1: time      90 cycle     8                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     100 cycle     9                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     110 cycle    10                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     120 cycle    11                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     130 cycle    12                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     140 cycle    13                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     150 cycle    14                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     160 cycle    15                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     170 cycle    16                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     180 cycle    17                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     190 cycle    18                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     200 cycle    19                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     210 cycle    20                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     220 cycle    21                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     230 cycle    22                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     240 cycle    23                                          res          6
testbenches/formula_tb.sv formula 1 pipe 1: time     250 cycle    24     arg          0          0          0
testbenches/formula_tb.sv formula 1 pipe 1: time     260 cycle    25     arg          1          1          1
testbenches/formula_tb.sv formula 1 pipe 1: time     270 cycle    26     arg          4          4          4
testbenches/formula_tb.sv formula 1 pipe 1: time     280 cycle    27     arg         13         13         13
testbenches/formula_tb.sv formula 1 pipe 1: time     290 cycle    28     arg         40         40         40
testbenches/formula_tb.sv formula 1 pipe 1: time     300 cycle    29                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     310 cycle    30                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     320 cycle    31                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     330 cycle    32                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     340 cycle    33                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     350 cycle    34                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     360 cycle    35                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     370 cycle    36                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     380 cycle    37                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     390 cycle    38                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     400 cycle    39                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     410 cycle    40                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     420 cycle    41                                          res          0
testbenches/formula_tb.sv formula 1 pipe 1: time     430 cycle    42                                          res          3
testbenches/formula_tb.sv formula 1 pipe 1: time     440 cycle    43                                          res          6
testbenches/formula_tb.sv formula 1 pipe 1: time     450 cycle    44                                          res          9
testbenches/formula_tb.sv formula 1 pipe 1: time     460 cycle    45                                          res         18
testbenches/formula_tb.sv formula 1 pipe 1: time     470 cycle    46                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     480 cycle    47                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     490 cycle    48                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     500 cycle    49                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     510 cycle    50                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     520 cycle    51                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     530 cycle    52                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     540 cycle    53                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     550 cycle    54                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     560 cycle    55                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     570 cycle    56                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     580 cycle    57                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     590 cycle    58                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     600 cycle    59                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     610 cycle    60                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     620 cycle    61                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     630 cycle    62                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     640 cycle    63                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     650 cycle    64                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     660 cycle    65                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     670 cycle    66                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     680 cycle    67                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     690 cycle    68                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     700 cycle    69                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     710 cycle    70                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     720 cycle    71                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     730 cycle    72                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     740 cycle    73                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     750 cycle    74                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     760 cycle    75                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     770 cycle    76                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     780 cycle    77                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     790 cycle    78                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     800 cycle    79                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     810 cycle    80                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     820 cycle    81                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     830 cycle    82                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     840 cycle    83                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     850 cycle    84                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     860 cycle    85                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     870 cycle    86                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     880 cycle    87                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     890 cycle    88                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     900 cycle    89                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     910 cycle    90                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     920 cycle    91                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     930 cycle    92                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     940 cycle    93                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     950 cycle    94                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     960 cycle    95                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     970 cycle    96                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     980 cycle    97                                         
testbenches/formula_tb.sv formula 1 pipe 1: time     990 cycle    98                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1000 cycle    99                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1010 cycle   100                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1020 cycle   101                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1030 cycle   102                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1040 cycle   103                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1050 cycle   104                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1060 cycle   105                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1070 cycle   106                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1080 cycle   107                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1090 cycle   108                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1100 cycle   109                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1110 cycle   110                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1120 cycle   111                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1130 cycle   112                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1140 cycle   113                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1150 cycle   114                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1160 cycle   115                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1170 cycle   116                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1180 cycle   117                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1190 cycle   118                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1200 cycle   119                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1210 cycle   120                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1220 cycle   121                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1230 cycle   122                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1240 cycle   123                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1250 cycle   124                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1260 cycle   125                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1270 cycle   126                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1280 cycle   127                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1290 cycle   128                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1300 cycle   129                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1310 cycle   130                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1320 cycle   131                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1330 cycle   132                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1340 cycle   133                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1350 cycle   134                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1360 cycle   135                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1370 cycle   136                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1380 cycle   137                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1390 cycle   138                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1400 cycle   139                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1410 cycle   140                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1420 cycle   141                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1430 cycle   142                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1440 cycle   143                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1450 cycle   144                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1460 cycle   145     arg          0          1          0
testbenches/formula_tb.sv formula 1 pipe 1: time    1470 cycle   146     arg          1          2          2
testbenches/formula_tb.sv formula 1 pipe 1: time    1480 cycle   147     arg          4          5          8
testbenches/formula_tb.sv formula 1 pipe 1: time    1490 cycle   148     arg         13         14         26
testbenches/formula_tb.sv formula 1 pipe 1: time    1500 cycle   149                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1510 cycle   150     arg         40         41         80
testbenches/formula_tb.sv formula 1 pipe 1: time    1520 cycle   151                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1530 cycle   152                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1540 cycle   153                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1550 cycle   154                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1560 cycle   155     arg        121        122        242
testbenches/formula_tb.sv formula 1 pipe 1: time    1570 cycle   156                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1580 cycle   157                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1590 cycle   158                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1600 cycle   159                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1610 cycle   160                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1620 cycle   161                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1630 cycle   162                                          res          1
testbenches/formula_tb.sv formula 1 pipe 1: time    1640 cycle   163                                          res          3
testbenches/formula_tb.sv formula 1 pipe 1: time    1650 cycle   164                                          res          6
testbenches/formula_tb.sv formula 1 pipe 1: time    1660 cycle   165                                          res         11
testbenches/formula_tb.sv formula 1 pipe 1: time    1670 cycle   166                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1680 cycle   167                                          res         20
testbenches/formula_tb.sv formula 1 pipe 1: time    1690 cycle   168     arg        364        365        728
testbenches/formula_tb.sv formula 1 pipe 1: time    1700 cycle   169                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1710 cycle   170                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1720 cycle   171                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1730 cycle   172                                          res         37
testbenches/formula_tb.sv formula 1 pipe 1: time    1740 cycle   173                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1750 cycle   174                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1760 cycle   175                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1770 cycle   176                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1780 cycle   177                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1790 cycle   178                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1800 cycle   179                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1810 cycle   180                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1820 cycle   181                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1830 cycle   182                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1840 cycle   183                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1850 cycle   184                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1860 cycle   185                                          res         64
testbenches/formula_tb.sv formula 1 pipe 1: time    1870 cycle   186                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1880 cycle   187                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1890 cycle   188                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1900 cycle   189                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1910 cycle   190                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1920 cycle   191                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1930 cycle   192                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1940 cycle   193                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1950 cycle   194                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1960 cycle   195                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1970 cycle   196                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1980 cycle   197                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    1990 cycle   198                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2000 cycle   199                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2010 cycle   200                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2020 cycle   201                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2030 cycle   202                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2040 cycle   203                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2050 cycle   204                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2060 cycle   205                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2070 cycle   206                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2080 cycle   207                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2090 cycle   208                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2100 cycle   209                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2110 cycle   210                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2120 cycle   211                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2130 cycle   212                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2140 cycle   213                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2150 cycle   214                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2160 cycle   215                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2170 cycle   216                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2180 cycle   217                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2190 cycle   218                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2200 cycle   219                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2210 cycle   220                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2220 cycle   221                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2230 cycle   222                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2240 cycle   223                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2250 cycle   224                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2260 cycle   225                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2270 cycle   226                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2280 cycle   227                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2290 cycle   228                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2300 cycle   229                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2310 cycle   230                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2320 cycle   231                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2330 cycle   232                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2340 cycle   233                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2350 cycle   234                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2360 cycle   235                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2370 cycle   236                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2380 cycle   237                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2390 cycle   238                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2400 cycle   239                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2410 cycle   240                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2420 cycle   241                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2430 cycle   242                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2440 cycle   243                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2450 cycle   244                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2460 cycle   245                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2470 cycle   246                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2480 cycle   247                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2490 cycle   248                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2500 cycle   249                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2510 cycle   250                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2520 cycle   251                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2530 cycle   252                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2540 cycle   253                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2550 cycle   254                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2560 cycle   255                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2570 cycle   256                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2580 cycle   257                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2590 cycle   258                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2600 cycle   259                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2610 cycle   260                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2620 cycle   261                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2630 cycle   262                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2640 cycle   263                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2650 cycle   264                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2660 cycle   265                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2670 cycle   266                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2680 cycle   267                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2690 cycle   268                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2700 cycle   269                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2710 cycle   270                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2720 cycle   271                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2730 cycle   272                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2740 cycle   273                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2750 cycle   274                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2760 cycle   275                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2770 cycle   276                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2780 cycle   277                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2790 cycle   278                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2800 cycle   279                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2810 cycle   280                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2820 cycle   281                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2830 cycle   282                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2840 cycle   283                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2850 cycle   284                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2860 cycle   285                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2870 cycle   286                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2880 cycle   287                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2890 cycle   288                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2900 cycle   289                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2910 cycle   290                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2920 cycle   291                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2930 cycle   292                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2940 cycle   293                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2950 cycle   294                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2960 cycle   295                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2970 cycle   296                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2980 cycle   297                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    2990 cycle   298                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3000 cycle   299                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3010 cycle   300                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3020 cycle   301                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3030 cycle   302                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3040 cycle   303                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3050 cycle   304                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3060 cycle   305                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3070 cycle   306                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3080 cycle   307                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3090 cycle   308                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3100 cycle   309                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3110 cycle   310                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3120 cycle   311                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3130 cycle   312                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3140 cycle   313                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3150 cycle   314                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3160 cycle   315                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3170 cycle   316                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3180 cycle   317                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3190 cycle   318                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3200 cycle   319                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3210 cycle   320                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3220 cycle   321     arg 2450863396 1082744449   75814409
testbenches/formula_tb.sv formula 1 pipe 1: time    3230 cycle   322                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3240 cycle   323                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3250 cycle   324                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3260 cycle   325     arg 2260302605 3336542605  851608677
testbenches/formula_tb.sv formula 1 pipe 1: time    3270 cycle   326     arg 2163467009 2262289677 3139694966
testbenches/formula_tb.sv formula 1 pipe 1: time    3280 cycle   327                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3290 cycle   328                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3300 cycle   329                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3310 cycle   330                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3320 cycle   331                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3330 cycle   332                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3340 cycle   333                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3350 cycle   334                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3360 cycle   335                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3370 cycle   336                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3380 cycle   337     arg 4141111277 3324901260 4244498937
testbenches/formula_tb.sv formula 1 pipe 1: time    3390 cycle   338                                          res      91118
testbenches/formula_tb.sv formula 1 pipe 1: time    3400 cycle   339                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3410 cycle   340                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3420 cycle   341                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3430 cycle   342                                          res     134486
testbenches/formula_tb.sv formula 1 pipe 1: time    3440 cycle   343                                          res     150108
testbenches/formula_tb.sv formula 1 pipe 1: time    3450 cycle   344     arg 1660388549 1427362474 4071618533
testbenches/formula_tb.sv formula 1 pipe 1: time    3460 cycle   345                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3470 cycle   346                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3480 cycle   347                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3490 cycle   348     arg  154326546 3354188687 4180699634
testbenches/formula_tb.sv formula 1 pipe 1: time    3500 cycle   349                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3510 cycle   350                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3520 cycle   351                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3530 cycle   352                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3540 cycle   353                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3550 cycle   354                                          res     187161
testbenches/formula_tb.sv formula 1 pipe 1: time    3560 cycle   355     arg 1946188520 1657425605 2925021532
testbenches/formula_tb.sv formula 1 pipe 1: time    3570 cycle   356                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3580 cycle   357                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3590 cycle   358                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3600 cycle   359                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3610 cycle   360                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3620 cycle   361                                          res     142336
testbenches/formula_tb.sv formula 1 pipe 1: time    3630 cycle   362     arg  380327981  849815141  837771875
testbenches/formula_tb.sv formula 1 pipe 1: time    3640 cycle   363                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3650 cycle   364                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3660 cycle   365                                          res     134995
testbenches/formula_tb.sv formula 1 pipe 1: time    3670 cycle   366                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3680 cycle   367                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3690 cycle   368                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3700 cycle   369                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3710 cycle   370                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3720 cycle   371     arg 1077617280 2422481184 3581429162
testbenches/formula_tb.sv formula 1 pipe 1: time    3730 cycle   372                                          res     138909
testbenches/formula_tb.sv formula 1 pipe 1: time    3740 cycle   373                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3750 cycle   374                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3760 cycle   375                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3770 cycle   376                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3780 cycle   377     arg 1260404374  159627283  112998413
testbenches/formula_tb.sv formula 1 pipe 1: time    3790 cycle   378                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3800 cycle   379                                          res      77596
testbenches/formula_tb.sv formula 1 pipe 1: time    3810 cycle   380                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3820 cycle   381                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3830 cycle   382                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3840 cycle   383                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3850 cycle   384                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3860 cycle   385                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3870 cycle   386                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3880 cycle   387                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3890 cycle   388                                          res     141890
testbenches/formula_tb.sv formula 1 pipe 1: time    3900 cycle   389                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3910 cycle   390                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3920 cycle   391                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3930 cycle   392                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3940 cycle   393                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3950 cycle   394                                          res      58766
testbenches/formula_tb.sv formula 1 pipe 1: time    3960 cycle   395                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3970 cycle   396                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3980 cycle   397                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    3990 cycle   398                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4000 cycle   399                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4010 cycle   400                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4020 cycle   401                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4030 cycle   402                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4040 cycle   403                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4050 cycle   404                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4060 cycle   405                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4070 cycle   406                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4080 cycle   407                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4090 cycle   408                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4100 cycle   409                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4110 cycle   410                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4120 cycle   411                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4130 cycle   412                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4140 cycle   413                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4150 cycle   414                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4160 cycle   415                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4170 cycle   416                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4180 cycle   417                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4190 cycle   418                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4200 cycle   419                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4210 cycle   420                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4220 cycle   421                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4230 cycle   422                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4240 cycle   423                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4250 cycle   424                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4260 cycle   425                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4270 cycle   426                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4280 cycle   427                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4290 cycle   428                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4300 cycle   429                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4310 cycle   430                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4320 cycle   431                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4330 cycle   432                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4340 cycle   433                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4350 cycle   434                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4360 cycle   435                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4370 cycle   436                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4380 cycle   437                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4390 cycle   438                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4400 cycle   439                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4410 cycle   440                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4420 cycle   441                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4430 cycle   442                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4440 cycle   443                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4450 cycle   444                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4460 cycle   445                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4470 cycle   446                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4480 cycle   447                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4490 cycle   448                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4500 cycle   449                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4510 cycle   450                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4520 cycle   451                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4530 cycle   452                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4540 cycle   453                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4550 cycle   454                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4560 cycle   455                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4570 cycle   456                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4580 cycle   457                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4590 cycle   458                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4600 cycle   459                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4610 cycle   460                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4620 cycle   461                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4630 cycle   462                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4640 cycle   463                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4650 cycle   464                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4660 cycle   465                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4670 cycle   466                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4680 cycle   467                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4690 cycle   468                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4700 cycle   469                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4710 cycle   470                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4720 cycle   471                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4730 cycle   472                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4740 cycle   473                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4750 cycle   474                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4760 cycle   475                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4770 cycle   476                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4780 cycle   477                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4790 cycle   478                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4800 cycle   479                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4810 cycle   480                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4820 cycle   481                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4830 cycle   482                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4840 cycle   483                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4850 cycle   484                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4860 cycle   485                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4870 cycle   486                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4880 cycle   487                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4890 cycle   488                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4900 cycle   489                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4910 cycle   490                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4920 cycle   491                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4930 cycle   492                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4940 cycle   493                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4950 cycle   494                                         
testbenches/formula_tb.sv formula 1 pipe 1: time    4960 cycle   495                                         
--------------------------------------------------
Running tb.i_formula_1_pipe_aware_fsm_tb.run
testbenches/formula_tb.sv formula 1 pipe 0: time    4970 cycle     0                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    4980 cycle     1                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    4990 cycle     2                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5000 cycle     3 rst                                     
testbenches/formula_tb.sv formula 1 pipe 0: time    5010 cycle     4 rst                                     
testbenches/formula_tb.sv formula 1 pipe 0: time    5020 cycle     5 rst                                     
testbenches/formula_tb.sv formula 1 pipe 0: time    5030 cycle     6     arg          1          4          9
testbenches/formula_tb.sv formula 1 pipe 0: time    5040 cycle     7                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5050 cycle     8                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5060 cycle     9                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5070 cycle    10                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5080 cycle    11                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5090 cycle    12                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5100 cycle    13                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5110 cycle    14                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5120 cycle    15                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5130 cycle    16                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5140 cycle    17                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5150 cycle    18                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5160 cycle    19                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5170 cycle    20                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5180 cycle    21                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5190 cycle    22                                          res          6
testbenches/formula_tb.sv formula 1 pipe 0: time    5200 cycle    23     arg          0          0          0
testbenches/formula_tb.sv formula 1 pipe 0: time    5210 cycle    24                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5220 cycle    25                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5230 cycle    26                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5240 cycle    27                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5250 cycle    28                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5260 cycle    29                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5270 cycle    30                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5280 cycle    31                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5290 cycle    32                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5300 cycle    33                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5310 cycle    34                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5320 cycle    35                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5330 cycle    36                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5340 cycle    37                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5350 cycle    38                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5360 cycle    39                                          res          0
testbenches/formula_tb.sv formula 1 pipe 0: time    5370 cycle    40     arg          1          1          1
testbenches/formula_tb.sv formula 1 pipe 0: time    5380 cycle    41                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5390 cycle    42                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5400 cycle    43                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5410 cycle    44                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5420 cycle    45                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5430 cycle    46                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5440 cycle    47                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5450 cycle    48                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5460 cycle    49                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5470 cycle    50                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5480 cycle    51                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5490 cycle    52                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5500 cycle    53                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5510 cycle    54                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5520 cycle    55                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5530 cycle    56                                          res          3
testbenches/formula_tb.sv formula 1 pipe 0: time    5540 cycle    57     arg          4          4          4
testbenches/formula_tb.sv formula 1 pipe 0: time    5550 cycle    58                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5560 cycle    59                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5570 cycle    60                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5580 cycle    61                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5590 cycle    62                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5600 cycle    63                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5610 cycle    64                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5620 cycle    65                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5630 cycle    66                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5640 cycle    67                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5650 cycle    68                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5660 cycle    69                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5670 cycle    70                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5680 cycle    71                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5690 cycle    72                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5700 cycle    73                                          res          6
testbenches/formula_tb.sv formula 1 pipe 0: time    5710 cycle    74     arg         13         13         13
testbenches/formula_tb.sv formula 1 pipe 0: time    5720 cycle    75                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5730 cycle    76                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5740 cycle    77                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5750 cycle    78                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5760 cycle    79                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5770 cycle    80                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5780 cycle    81                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5790 cycle    82                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5800 cycle    83                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5810 cycle    84                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5820 cycle    85                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5830 cycle    86                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5840 cycle    87                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5850 cycle    88                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5860 cycle    89                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5870 cycle    90                                          res          9
testbenches/formula_tb.sv formula 1 pipe 0: time    5880 cycle    91     arg         40         40         40
testbenches/formula_tb.sv formula 1 pipe 0: time    5890 cycle    92                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5900 cycle    93                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5910 cycle    94                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5920 cycle    95                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5930 cycle    96                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5940 cycle    97                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5950 cycle    98                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5960 cycle    99                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5970 cycle   100                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5980 cycle   101                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    5990 cycle   102                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6000 cycle   103                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6010 cycle   104                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6020 cycle   105                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6030 cycle   106                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6040 cycle   107                                          res         18
testbenches/formula_tb.sv formula 1 pipe 0: time    6050 cycle   108                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6060 cycle   109                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6070 cycle   110                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6080 cycle   111                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6090 cycle   112                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6100 cycle   113                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6110 cycle   114                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6120 cycle   115                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6130 cycle   116                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6140 cycle   117                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6150 cycle   118                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6160 cycle   119                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6170 cycle   120                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6180 cycle   121                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6190 cycle   122                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6200 cycle   123                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6210 cycle   124                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6220 cycle   125                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6230 cycle   126                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6240 cycle   127                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6250 cycle   128                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6260 cycle   129                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6270 cycle   130                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6280 cycle   131                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6290 cycle   132                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6300 cycle   133                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6310 cycle   134                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6320 cycle   135                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6330 cycle   136                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6340 cycle   137                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6350 cycle   138                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6360 cycle   139                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6370 cycle   140                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6380 cycle   141                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6390 cycle   142                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6400 cycle   143                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6410 cycle   144                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6420 cycle   145                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6430 cycle   146                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6440 cycle   147                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6450 cycle   148                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6460 cycle   149                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6470 cycle   150                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6480 cycle   151                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6490 cycle   152                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6500 cycle   153                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6510 cycle   154                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6520 cycle   155                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6530 cycle   156                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6540 cycle   157                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6550 cycle   158                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6560 cycle   159                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6570 cycle   160                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6580 cycle   161                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6590 cycle   162                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6600 cycle   163                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6610 cycle   164                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6620 cycle   165                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6630 cycle   166                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6640 cycle   167                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6650 cycle   168                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6660 cycle   169                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6670 cycle   170                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6680 cycle   171                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6690 cycle   172                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6700 cycle   173                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6710 cycle   174                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6720 cycle   175                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6730 cycle   176                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6740 cycle   177                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6750 cycle   178                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6760 cycle   179                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6770 cycle   180                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6780 cycle   181                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6790 cycle   182                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6800 cycle   183                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6810 cycle   184                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6820 cycle   185                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6830 cycle   186                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6840 cycle   187                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6850 cycle   188                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6860 cycle   189                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6870 cycle   190                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6880 cycle   191                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6890 cycle   192                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6900 cycle   193                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6910 cycle   194                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6920 cycle   195                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6930 cycle   196                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6940 cycle   197                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6950 cycle   198                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6960 cycle   199                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6970 cycle   200                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6980 cycle   201                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    6990 cycle   202                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7000 cycle   203                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7010 cycle   204                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7020 cycle   205                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7030 cycle   206                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7040 cycle   207                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7050 cycle   208                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7060 cycle   209                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7070 cycle   210                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7080 cycle   211                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7090 cycle   212                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7100 cycle   213                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7110 cycle   214                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7120 cycle   215                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7130 cycle   216                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7140 cycle   217                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7150 cycle   218                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7160 cycle   219                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7170 cycle   220                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7180 cycle   221                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7190 cycle   222                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7200 cycle   223                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7210 cycle   224     arg          0          1          0
testbenches/formula_tb.sv formula 1 pipe 0: time    7220 cycle   225                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7230 cycle   226                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7240 cycle   227                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7250 cycle   228                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7260 cycle   229                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7270 cycle   230                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7280 cycle   231                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7290 cycle   232                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7300 cycle   233                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7310 cycle   234                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7320 cycle   235                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7330 cycle   236                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7340 cycle   237                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7350 cycle   238                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7360 cycle   239                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7370 cycle   240                                          res          1
testbenches/formula_tb.sv formula 1 pipe 0: time    7380 cycle   241     arg          1          2          2
testbenches/formula_tb.sv formula 1 pipe 0: time    7390 cycle   242                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7400 cycle   243                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7410 cycle   244                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7420 cycle   245                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7430 cycle   246                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7440 cycle   247                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7450 cycle   248                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7460 cycle   249                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7470 cycle   250                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7480 cycle   251                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7490 cycle   252                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7500 cycle   253                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7510 cycle   254                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7520 cycle   255                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7530 cycle   256                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7540 cycle   257                                          res          3
testbenches/formula_tb.sv formula 1 pipe 0: time    7550 cycle   258     arg          4          5          8
testbenches/formula_tb.sv formula 1 pipe 0: time    7560 cycle   259                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7570 cycle   260                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7580 cycle   261                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7590 cycle   262                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7600 cycle   263                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7610 cycle   264                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7620 cycle   265                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7630 cycle   266                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7640 cycle   267                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7650 cycle   268                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7660 cycle   269                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7670 cycle   270                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7680 cycle   271                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7690 cycle   272                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7700 cycle   273                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7710 cycle   274                                          res          6
testbenches/formula_tb.sv formula 1 pipe 0: time    7720 cycle   275     arg         13         14         26
testbenches/formula_tb.sv formula 1 pipe 0: time    7730 cycle   276                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7740 cycle   277                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7750 cycle   278                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7760 cycle   279                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7770 cycle   280                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7780 cycle   281                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7790 cycle   282                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7800 cycle   283                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7810 cycle   284                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7820 cycle   285                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7830 cycle   286                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7840 cycle   287                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7850 cycle   288                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7860 cycle   289                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7870 cycle   290                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7880 cycle   291                                          res         11
testbenches/formula_tb.sv formula 1 pipe 0: time    7890 cycle   292                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7900 cycle   293     arg         40         41         80
testbenches/formula_tb.sv formula 1 pipe 0: time    7910 cycle   294                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7920 cycle   295                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7930 cycle   296                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7940 cycle   297                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7950 cycle   298                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7960 cycle   299                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7970 cycle   300                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7980 cycle   301                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    7990 cycle   302                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8000 cycle   303                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8010 cycle   304                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8020 cycle   305                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8030 cycle   306                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8040 cycle   307                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8050 cycle   308                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8060 cycle   309                                          res         20
testbenches/formula_tb.sv formula 1 pipe 0: time    8070 cycle   310                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8080 cycle   311                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8090 cycle   312                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8100 cycle   313                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8110 cycle   314     arg        121        122        242
testbenches/formula_tb.sv formula 1 pipe 0: time    8120 cycle   315                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8130 cycle   316                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8140 cycle   317                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8150 cycle   318                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8160 cycle   319                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8170 cycle   320                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8180 cycle   321                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8190 cycle   322                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8200 cycle   323                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8210 cycle   324                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8220 cycle   325                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8230 cycle   326                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8240 cycle   327                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8250 cycle   328                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8260 cycle   329                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8270 cycle   330                                          res         37
testbenches/formula_tb.sv formula 1 pipe 0: time    8280 cycle   331                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8290 cycle   332                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8300 cycle   333                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8310 cycle   334                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8320 cycle   335                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8330 cycle   336                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8340 cycle   337                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8350 cycle   338                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8360 cycle   339                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8370 cycle   340                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8380 cycle   341                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8390 cycle   342                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8400 cycle   343     arg        364        365        728
testbenches/formula_tb.sv formula 1 pipe 0: time    8410 cycle   344                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8420 cycle   345                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8430 cycle   346                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8440 cycle   347                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8450 cycle   348                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8460 cycle   349                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8470 cycle   350                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8480 cycle   351                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8490 cycle   352                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8500 cycle   353                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8510 cycle   354                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8520 cycle   355                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8530 cycle   356                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8540 cycle   357                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8550 cycle   358                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8560 cycle   359                                          res         64
testbenches/formula_tb.sv formula 1 pipe 0: time    8570 cycle   360                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8580 cycle   361                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8590 cycle   362                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8600 cycle   363                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8610 cycle   364                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8620 cycle   365                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8630 cycle   366                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8640 cycle   367                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8650 cycle   368                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8660 cycle   369                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8670 cycle   370                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8680 cycle   371                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8690 cycle   372                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8700 cycle   373                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8710 cycle   374                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8720 cycle   375                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8730 cycle   376                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8740 cycle   377                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8750 cycle   378                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8760 cycle   379                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8770 cycle   380                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8780 cycle   381                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8790 cycle   382                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8800 cycle   383                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8810 cycle   384                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8820 cycle   385                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8830 cycle   386                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8840 cycle   387                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8850 cycle   388                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8860 cycle   389                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8870 cycle   390                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8880 cycle   391                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8890 cycle   392                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8900 cycle   393                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8910 cycle   394                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8920 cycle   395                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8930 cycle   396                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8940 cycle   397                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8950 cycle   398                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8960 cycle   399                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8970 cycle   400                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8980 cycle   401                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    8990 cycle   402                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9000 cycle   403                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9010 cycle   404                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9020 cycle   405                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9030 cycle   406                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9040 cycle   407                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9050 cycle   408                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9060 cycle   409                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9070 cycle   410                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9080 cycle   411                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9090 cycle   412                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9100 cycle   413                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9110 cycle   414                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9120 cycle   415                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9130 cycle   416                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9140 cycle   417                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9150 cycle   418                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9160 cycle   419                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9170 cycle   420                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9180 cycle   421                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9190 cycle   422                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9200 cycle   423                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9210 cycle   424                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9220 cycle   425                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9230 cycle   426                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9240 cycle   427                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9250 cycle   428                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9260 cycle   429                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9270 cycle   430                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9280 cycle   431                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9290 cycle   432                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9300 cycle   433                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9310 cycle   434                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9320 cycle   435                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9330 cycle   436                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9340 cycle   437                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9350 cycle   438                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9360 cycle   439                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9370 cycle   440                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9380 cycle   441                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9390 cycle   442                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9400 cycle   443                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9410 cycle   444                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9420 cycle   445                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9430 cycle   446                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9440 cycle   447                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9450 cycle   448                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9460 cycle   449                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9470 cycle   450                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9480 cycle   451                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9490 cycle   452                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9500 cycle   453                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9510 cycle   454                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9520 cycle   455                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9530 cycle   456                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9540 cycle   457                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9550 cycle   458                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9560 cycle   459                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9570 cycle   460                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9580 cycle   461                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9590 cycle   462                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9600 cycle   463                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9610 cycle   464                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9620 cycle   465                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9630 cycle   466                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9640 cycle   467                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9650 cycle   468                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9660 cycle   469                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9670 cycle   470                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9680 cycle   471                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9690 cycle   472                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9700 cycle   473                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9710 cycle   474                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9720 cycle   475                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9730 cycle   476                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9740 cycle   477                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9750 cycle   478                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9760 cycle   479                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9770 cycle   480                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9780 cycle   481                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9790 cycle   482                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9800 cycle   483                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9810 cycle   484                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9820 cycle   485                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9830 cycle   486                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9840 cycle   487                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9850 cycle   488                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9860 cycle   489                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9870 cycle   490                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9880 cycle   491                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9890 cycle   492                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9900 cycle   493                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9910 cycle   494                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9920 cycle   495                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9930 cycle   496                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9940 cycle   497                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9950 cycle   498                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9960 cycle   499                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9970 cycle   500                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9980 cycle   501                                         
testbenches/formula_tb.sv formula 1 pipe 0: time    9990 cycle   502                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10000 cycle   503                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10010 cycle   504                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10020 cycle   505                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10030 cycle   506                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10040 cycle   507                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10050 cycle   508                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10060 cycle   509                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10070 cycle   510                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10080 cycle   511                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10090 cycle   512     arg 3047153003 1789274837   18303490
testbenches/formula_tb.sv formula 1 pipe 0: time   10100 cycle   513                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10110 cycle   514                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10120 cycle   515                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10130 cycle   516                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10140 cycle   517                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10150 cycle   518                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10160 cycle   519                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10170 cycle   520                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10180 cycle   521                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10190 cycle   522                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10200 cycle   523                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10210 cycle   524                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10220 cycle   525                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10230 cycle   526                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10240 cycle   527                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10250 cycle   528                                          res     101778
testbenches/formula_tb.sv formula 1 pipe 0: time   10260 cycle   529                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10270 cycle   530                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10280 cycle   531                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10290 cycle   532                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10300 cycle   533                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10310 cycle   534     arg 2399136029 1740993231 2441365795
testbenches/formula_tb.sv formula 1 pipe 0: time   10320 cycle   535                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10330 cycle   536                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10340 cycle   537                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10350 cycle   538                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10360 cycle   539                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10370 cycle   540                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10380 cycle   541                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10390 cycle   542                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10400 cycle   543                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10410 cycle   544                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10420 cycle   545                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10430 cycle   546                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10440 cycle   547                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10450 cycle   548                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10460 cycle   549                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10470 cycle   550                                          res     140115
testbenches/formula_tb.sv formula 1 pipe 0: time   10480 cycle   551                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10490 cycle   552                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10500 cycle   553                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10510 cycle   554                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10520 cycle   555                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10530 cycle   556                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10540 cycle   557                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10550 cycle   558                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10560 cycle   559     arg 1702038218  506547260 4184391154
testbenches/formula_tb.sv formula 1 pipe 0: time   10570 cycle   560                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10580 cycle   561                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10590 cycle   562                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10600 cycle   563                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10610 cycle   564                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10620 cycle   565                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10630 cycle   566                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10640 cycle   567                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10650 cycle   568                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10660 cycle   569                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10670 cycle   570                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10680 cycle   571                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10690 cycle   572                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10700 cycle   573                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10710 cycle   574                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10720 cycle   575                                          res     128447
testbenches/formula_tb.sv formula 1 pipe 0: time   10730 cycle   576                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10740 cycle   577                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10750 cycle   578                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10760 cycle   579                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10770 cycle   580                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10780 cycle   581                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10790 cycle   582                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10800 cycle   583                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10810 cycle   584                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10820 cycle   585                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10830 cycle   586                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10840 cycle   587                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10850 cycle   588                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10860 cycle   589     arg 2697245505 1816868056 3156276088
testbenches/formula_tb.sv formula 1 pipe 0: time   10870 cycle   590                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10880 cycle   591                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10890 cycle   592                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10900 cycle   593                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10910 cycle   594                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10920 cycle   595                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10930 cycle   596                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10940 cycle   597                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10950 cycle   598                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10960 cycle   599                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10970 cycle   600                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10980 cycle   601                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   10990 cycle   602                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11000 cycle   603                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11010 cycle   604                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11020 cycle   605                                          res     150739
testbenches/formula_tb.sv formula 1 pipe 0: time   11030 cycle   606                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11040 cycle   607                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11050 cycle   608                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11060 cycle   609                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11070 cycle   610     arg 4123332075 3674367414 3813407174
testbenches/formula_tb.sv formula 1 pipe 0: time   11080 cycle   611                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11090 cycle   612                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11100 cycle   613                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11110 cycle   614                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11120 cycle   615                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11130 cycle   616                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11140 cycle   617                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11150 cycle   618                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11160 cycle   619                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11170 cycle   620                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11180 cycle   621                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11190 cycle   622                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11200 cycle   623                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11210 cycle   624                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11220 cycle   625                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11230 cycle   626                                          res     186581
testbenches/formula_tb.sv formula 1 pipe 0: time   11240 cycle   627                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11250 cycle   628                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11260 cycle   629                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11270 cycle   630                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11280 cycle   631                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11290 cycle   632                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11300 cycle   633                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11310 cycle   634                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11320 cycle   635                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11330 cycle   636                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11340 cycle   637                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11350 cycle   638                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11360 cycle   639                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11370 cycle   640                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11380 cycle   641     arg 1584726716 2500844842   98015755
testbenches/formula_tb.sv formula 1 pipe 0: time   11390 cycle   642                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11400 cycle   643                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11410 cycle   644                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11420 cycle   645                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11430 cycle   646                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11440 cycle   647                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11450 cycle   648                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11460 cycle   649                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11470 cycle   650                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11480 cycle   651                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11490 cycle   652                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11500 cycle   653                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11510 cycle   654                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11520 cycle   655                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11530 cycle   656                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11540 cycle   657                                          res      99716
testbenches/formula_tb.sv formula 1 pipe 0: time   11550 cycle   658                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11560 cycle   659                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11570 cycle   660                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11580 cycle   661     arg 3270656389 2817676623  499933243
testbenches/formula_tb.sv formula 1 pipe 0: time   11590 cycle   662                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11600 cycle   663                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11610 cycle   664                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11620 cycle   665                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11630 cycle   666                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11640 cycle   667                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11650 cycle   668                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11660 cycle   669                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11670 cycle   670                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11680 cycle   671                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11690 cycle   672                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11700 cycle   673                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11710 cycle   674                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11720 cycle   675                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11730 cycle   676                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11740 cycle   677                                          res     132629
testbenches/formula_tb.sv formula 1 pipe 0: time   11750 cycle   678                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11760 cycle   679                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11770 cycle   680                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11780 cycle   681                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11790 cycle   682                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11800 cycle   683                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11810 cycle   684                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11820 cycle   685                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11830 cycle   686                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11840 cycle   687                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11850 cycle   688     arg 1059271294 2326416149 4175010801
testbenches/formula_tb.sv formula 1 pipe 0: time   11860 cycle   689                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11870 cycle   690                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11880 cycle   691                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11890 cycle   692                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11900 cycle   693                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11910 cycle   694                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11920 cycle   695                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11930 cycle   696                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11940 cycle   697                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11950 cycle   698                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11960 cycle   699                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11970 cycle   700                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11980 cycle   701                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   11990 cycle   702                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12000 cycle   703                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12010 cycle   704                                          res     145392
testbenches/formula_tb.sv formula 1 pipe 0: time   12020 cycle   705                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12030 cycle   706                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12040 cycle   707                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12050 cycle   708                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12060 cycle   709                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12070 cycle   710                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12080 cycle   711                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12090 cycle   712                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12100 cycle   713                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12110 cycle   714                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12120 cycle   715                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12130 cycle   716                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12140 cycle   717                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12150 cycle   718                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12160 cycle   719                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12170 cycle   720     arg 2971862882 2788555596 3483456927
testbenches/formula_tb.sv formula 1 pipe 0: time   12180 cycle   721                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12190 cycle   722                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12200 cycle   723                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12210 cycle   724                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12220 cycle   725                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12230 cycle   726                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12240 cycle   727                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12250 cycle   728                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12260 cycle   729                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12270 cycle   730                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12280 cycle   731                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12290 cycle   732                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12300 cycle   733                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12310 cycle   734                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12320 cycle   735                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12330 cycle   736                                          res     166340
testbenches/formula_tb.sv formula 1 pipe 0: time   12340 cycle   737                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12350 cycle   738                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12360 cycle   739                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12370 cycle   740                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12380 cycle   741                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12390 cycle   742                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12400 cycle   743                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12410 cycle   744                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12420 cycle   745                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12430 cycle   746                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12440 cycle   747                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12450 cycle   748                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12460 cycle   749                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12470 cycle   750     arg 4235045368 1540186295 1338267295
testbenches/formula_tb.sv formula 1 pipe 0: time   12480 cycle   751                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12490 cycle   752                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12500 cycle   753                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12510 cycle   754                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12520 cycle   755                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12530 cycle   756                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12540 cycle   757                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12550 cycle   758                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12560 cycle   759                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12570 cycle   760                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12580 cycle   761                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12590 cycle   762                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12600 cycle   763                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12610 cycle   764                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12620 cycle   765                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12630 cycle   766                                          res     140904
testbenches/formula_tb.sv formula 1 pipe 0: time   12640 cycle   767                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12650 cycle   768                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12660 cycle   769                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12670 cycle   770                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12680 cycle   771                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12690 cycle   772                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12700 cycle   773                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12710 cycle   774                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12720 cycle   775                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12730 cycle   776                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12740 cycle   777                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12750 cycle   778                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12760 cycle   779                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12770 cycle   780                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12780 cycle   781                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12790 cycle   782                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12800 cycle   783                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12810 cycle   784                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12820 cycle   785                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12830 cycle   786                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12840 cycle   787                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12850 cycle   788                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12860 cycle   789                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12870 cycle   790                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12880 cycle   791                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12890 cycle   792                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12900 cycle   793                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12910 cycle   794                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12920 cycle   795                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12930 cycle   796                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12940 cycle   797                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12950 cycle   798                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12960 cycle   799                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12970 cycle   800                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12980 cycle   801                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   12990 cycle   802                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13000 cycle   803                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13010 cycle   804                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13020 cycle   805                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13030 cycle   806                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13040 cycle   807                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13050 cycle   808                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13060 cycle   809                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13070 cycle   810                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13080 cycle   811                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13090 cycle   812                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13100 cycle   813                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13110 cycle   814                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13120 cycle   815                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13130 cycle   816                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13140 cycle   817                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13150 cycle   818                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13160 cycle   819                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13170 cycle   820                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13180 cycle   821                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13190 cycle   822                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13200 cycle   823                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13210 cycle   824                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13220 cycle   825                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13230 cycle   826                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13240 cycle   827                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13250 cycle   828                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13260 cycle   829                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13270 cycle   830                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13280 cycle   831                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13290 cycle   832                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13300 cycle   833                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13310 cycle   834                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13320 cycle   835                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13330 cycle   836                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13340 cycle   837                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13350 cycle   838                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13360 cycle   839                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13370 cycle   840                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13380 cycle   841                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13390 cycle   842                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13400 cycle   843                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13410 cycle   844                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13420 cycle   845                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13430 cycle   846                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13440 cycle   847                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13450 cycle   848                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13460 cycle   849                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13470 cycle   850                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13480 cycle   851                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13490 cycle   852                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13500 cycle   853                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13510 cycle   854                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13520 cycle   855                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13530 cycle   856                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13540 cycle   857                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13550 cycle   858                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13560 cycle   859                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13570 cycle   860                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13580 cycle   861                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13590 cycle   862                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13600 cycle   863                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13610 cycle   864                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13620 cycle   865                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13630 cycle   866                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13640 cycle   867                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13650 cycle   868                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13660 cycle   869                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13670 cycle   870                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13680 cycle   871                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13690 cycle   872                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13700 cycle   873                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13710 cycle   874                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13720 cycle   875                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13730 cycle   876                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13740 cycle   877                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13750 cycle   878                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13760 cycle   879                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13770 cycle   880                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13780 cycle   881                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13790 cycle   882                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13800 cycle   883                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13810 cycle   884                                         
testbenches/formula_tb.sv formula 1 pipe 0: time   13820 cycle   885                                         
--------------------------------------------------
Running tb.i_shift_register_with_valid_tb1.run
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13830 cycle     0                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13840 cycle     1                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13850 cycle     2                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13860 cycle     3 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13870 cycle     4 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13880 cycle     5 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13890 cycle     6     in_data       5b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13900 cycle     7                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13910 cycle     8     in_data       d7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13920 cycle     9                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13930 cycle    10                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13940 cycle    11     in_data       77
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13950 cycle    12                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13960 cycle    13     in_data       6d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13970 cycle    14     in_data       1f out_data       5b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13980 cycle    15                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   13990 cycle    16     in_data       5b out_data       d7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14000 cycle    17                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14010 cycle    18                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14020 cycle    19                      out_data       77
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14030 cycle    20                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14040 cycle    21     in_data       73 out_data       6d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14050 cycle    22     in_data       2f out_data       1f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14060 cycle    23                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14070 cycle    24     in_data       f7 out_data       5b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14080 cycle    25                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14090 cycle    26     in_data       29
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14100 cycle    27     in_data       da
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14110 cycle    28     in_data       b5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14120 cycle    29                      out_data       73
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14130 cycle    30                      out_data       2f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14140 cycle    31                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14150 cycle    32                      out_data       f7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14160 cycle    33 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14170 cycle    34 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14180 cycle    35 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14190 cycle    36                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14200 cycle    37                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14210 cycle    38                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14220 cycle    39     in_data       fd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14230 cycle    40                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14240 cycle    41                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14250 cycle    42                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14260 cycle    43                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14270 cycle    44     in_data       94
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14280 cycle    45     in_data       04
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14290 cycle    46     in_data       db
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14300 cycle    47     in_data       d9 out_data       fd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14310 cycle    48                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14320 cycle    49     in_data       b6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14330 cycle    50                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14340 cycle    51     in_data       f7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14350 cycle    52                      out_data       94
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14360 cycle    53     in_data       28 out_data       04
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14370 cycle    54                      out_data       db
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14380 cycle    55                      out_data       d9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14390 cycle    56     in_data       fd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14400 cycle    57                      out_data       b6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14410 cycle    58     in_data       da
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14420 cycle    59                      out_data       f7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14430 cycle    60                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14440 cycle    61                      out_data       28
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14450 cycle    62                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14460 cycle    63 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14470 cycle    64 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14480 cycle    65 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14490 cycle    66                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14500 cycle    67                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14510 cycle    68                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14520 cycle    69     in_data       b9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14530 cycle    70                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14540 cycle    71                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14550 cycle    72                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14560 cycle    73                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14570 cycle    74     in_data       7e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14580 cycle    75     in_data       cf
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14590 cycle    76     in_data       fa
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14600 cycle    77     in_data       17 out_data       b9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14610 cycle    78                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14620 cycle    79     in_data       f5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14630 cycle    80     in_data       29
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14640 cycle    81                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14650 cycle    82     in_data       4b out_data       7e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14660 cycle    83                      out_data       cf
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14670 cycle    84                      out_data       fa
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14680 cycle    85     in_data       a9 out_data       17
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14690 cycle    86                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14700 cycle    87                      out_data       f5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14710 cycle    88     in_data       2a out_data       29
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14720 cycle    89                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14730 cycle    90                      out_data       4b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14740 cycle    91                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14750 cycle    92                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14760 cycle    93 rst                  out_data       a9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14770 cycle    94 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14780 cycle    95 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14790 cycle    96                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14800 cycle    97     in_data       ca
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14810 cycle    98     in_data       6b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14820 cycle    99                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14830 cycle   100     in_data       c4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14840 cycle   101                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14850 cycle   102                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14860 cycle   103                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14870 cycle   104     in_data       32
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14880 cycle   105                      out_data       ca
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14890 cycle   106     in_data       ca out_data       6b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14900 cycle   107                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14910 cycle   108     in_data       fb out_data       c4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14920 cycle   109     in_data       ef
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14930 cycle   110     in_data       36
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14940 cycle   111     in_data       8f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14950 cycle   112                      out_data       32
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14960 cycle   113                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14970 cycle   114     in_data       28 out_data       ca
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14980 cycle   115                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   14990 cycle   116     in_data       1e out_data       fb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15000 cycle   117                      out_data       ef
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15010 cycle   118                      out_data       36
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15020 cycle   119     in_data       41 out_data       8f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15030 cycle   120                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15040 cycle   121                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15050 cycle   122                      out_data       28
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15060 cycle   123 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15070 cycle   124 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15080 cycle   125 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15090 cycle   126     in_data       d8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15100 cycle   127     in_data       56
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15110 cycle   128                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15120 cycle   129                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15130 cycle   130                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15140 cycle   131     in_data       39
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15150 cycle   132     in_data       a1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15160 cycle   133                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15170 cycle   134     in_data       27 out_data       d8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15180 cycle   135                      out_data       56
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15190 cycle   136                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15200 cycle   137                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15210 cycle   138     in_data       96
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15220 cycle   139     in_data       55 out_data       39
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15230 cycle   140     in_data       2b out_data       a1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15240 cycle   141     in_data       ad
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15250 cycle   142     in_data       84 out_data       27
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15260 cycle   143     in_data       e7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15270 cycle   144     in_data       49
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15280 cycle   145     in_data       c9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15290 cycle   146                      out_data       96
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15300 cycle   147     in_data       fa out_data       55
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15310 cycle   148                      out_data       2b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15320 cycle   149                      out_data       ad
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15330 cycle   150                      out_data       84
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15340 cycle   151                      out_data       e7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15350 cycle   152                      out_data       49
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15360 cycle   153 rst                  out_data       c9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15370 cycle   154 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15380 cycle   155 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15390 cycle   156     in_data       68
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15400 cycle   157                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15410 cycle   158                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15420 cycle   159                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15430 cycle   160                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15440 cycle   161     in_data       74
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15450 cycle   162                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15460 cycle   163                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15470 cycle   164     in_data       15 out_data       68
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15480 cycle   165     in_data       17
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15490 cycle   166                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15500 cycle   167     in_data       25
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15510 cycle   168                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15520 cycle   169                      out_data       74
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15530 cycle   170     in_data       0c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15540 cycle   171                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15550 cycle   172                      out_data       15
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15560 cycle   173     in_data       5c out_data       17
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15570 cycle   174                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15580 cycle   175                      out_data       25
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15590 cycle   176     in_data       dd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15600 cycle   177     in_data       4b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15610 cycle   178     in_data       9e out_data       0c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15620 cycle   179     in_data       7b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15630 cycle   180                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15640 cycle   181                      out_data       5c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15650 cycle   182                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15660 cycle   183 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15670 cycle   184 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15680 cycle   185 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15690 cycle   186     in_data       03
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15700 cycle   187     in_data       1d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15710 cycle   188     in_data       44
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15720 cycle   189     in_data       e0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15730 cycle   190                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15740 cycle   191                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15750 cycle   192                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15760 cycle   193                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15770 cycle   194                      out_data       03
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15780 cycle   195                      out_data       1d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15790 cycle   196                      out_data       44
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15800 cycle   197     in_data       ba out_data       e0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15810 cycle   198     in_data       a6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15820 cycle   199                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15830 cycle   200                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15840 cycle   201     in_data       3d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15850 cycle   202     in_data       5c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15860 cycle   203     in_data       86
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15870 cycle   204                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15880 cycle   205                      out_data       ba
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15890 cycle   206                      out_data       a6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15900 cycle   207                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15910 cycle   208     in_data       4b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15920 cycle   209     in_data       ec out_data       3d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15930 cycle   210                      out_data       5c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15940 cycle   211                      out_data       86
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15950 cycle   212                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15960 cycle   213 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15970 cycle   214 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15980 cycle   215 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   15990 cycle   216     in_data       a4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16000 cycle   217     in_data       39
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16010 cycle   218     in_data       d4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16020 cycle   219                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16030 cycle   220     in_data       82
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16040 cycle   221                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16050 cycle   222     in_data       1c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16060 cycle   223                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16070 cycle   224     in_data       c8 out_data       a4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16080 cycle   225                      out_data       39
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16090 cycle   226     in_data       2b out_data       d4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16100 cycle   227                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16110 cycle   228                      out_data       82
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16120 cycle   229     in_data       6e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16130 cycle   230                      out_data       1c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16140 cycle   231                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16150 cycle   232     in_data       0f out_data       c8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16160 cycle   233     in_data       0c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16170 cycle   234     in_data       c5 out_data       2b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16180 cycle   235     in_data       90
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16190 cycle   236     in_data       69
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16200 cycle   237                      out_data       6e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16210 cycle   238                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16220 cycle   239     in_data       b8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16230 cycle   240                      out_data       0f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16240 cycle   241                      out_data       0c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16250 cycle   242                      out_data       c5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16260 cycle   243 rst                  out_data       90
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16270 cycle   244 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16280 cycle   245 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16290 cycle   246                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16300 cycle   247     in_data       77
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16310 cycle   248     in_data       d4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16320 cycle   249     in_data       76
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16330 cycle   250     in_data       8b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16340 cycle   251                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16350 cycle   252     in_data       c2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16360 cycle   253     in_data       30
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16370 cycle   254     in_data       66
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16380 cycle   255                      out_data       77
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16390 cycle   256     in_data       06 out_data       d4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16400 cycle   257     in_data       e1 out_data       76
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16410 cycle   258                      out_data       8b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16420 cycle   259                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16430 cycle   260     in_data       64 out_data       c2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16440 cycle   261     in_data       e1 out_data       30
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16450 cycle   262     in_data       6e out_data       66
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16460 cycle   263                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16470 cycle   264                      out_data       06
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16480 cycle   265     in_data       0f out_data       e1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16490 cycle   266                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16500 cycle   267                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16510 cycle   268     in_data       a9 out_data       64
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16520 cycle   269     in_data       5b out_data       e1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16530 cycle   270                      out_data       6e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16540 cycle   271                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16550 cycle   272                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16560 cycle   273 rst                  out_data       0f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16570 cycle   274 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16580 cycle   275 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16590 cycle   276     in_data       4a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16600 cycle   277     in_data       13
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16610 cycle   278     in_data       65
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16620 cycle   279     in_data       b7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16630 cycle   280     in_data       3a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16640 cycle   281                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16650 cycle   282     in_data       2a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16660 cycle   283     in_data       59
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16670 cycle   284     in_data       ed out_data       4a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16680 cycle   285     in_data       41 out_data       13
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16690 cycle   286     in_data       db out_data       65
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16700 cycle   287                      out_data       b7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16710 cycle   288     in_data       a2 out_data       3a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16720 cycle   289                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16730 cycle   290     in_data       50 out_data       2a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16740 cycle   291                      out_data       59
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16750 cycle   292                      out_data       ed
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16760 cycle   293     in_data       23 out_data       41
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16770 cycle   294     in_data       c8 out_data       db
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16780 cycle   295     in_data       0e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16790 cycle   296                      out_data       a2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16800 cycle   297     in_data       d4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16810 cycle   298     in_data       b9 out_data       50
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16820 cycle   299     in_data       f4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16830 cycle   300                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16840 cycle   301                      out_data       23
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16850 cycle   302                      out_data       c8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16860 cycle   303 rst                  out_data       0e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16870 cycle   304 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16880 cycle   305 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16890 cycle   306     in_data       0c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16900 cycle   307     in_data       02
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16910 cycle   308                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16920 cycle   309                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16930 cycle   310     in_data       08
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16940 cycle   311                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16950 cycle   312     in_data       90
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16960 cycle   313     in_data       4c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16970 cycle   314     in_data       40 out_data       0c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16980 cycle   315                      out_data       02
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   16990 cycle   316     in_data       2d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17000 cycle   317                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17010 cycle   318                      out_data       08
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17020 cycle   319     in_data       a1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17030 cycle   320     in_data       f5 out_data       90
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17040 cycle   321                      out_data       4c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17050 cycle   322                      out_data       40
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17060 cycle   323                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17070 cycle   324                      out_data       2d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17080 cycle   325     in_data       07
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17090 cycle   326     in_data       55
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17100 cycle   327     in_data       45 out_data       a1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17110 cycle   328                      out_data       f5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17120 cycle   329                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17130 cycle   330                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17140 cycle   331                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17150 cycle   332                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17160 cycle   333 rst                  out_data       07
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17170 cycle   334 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17180 cycle   335 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17190 cycle   336                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17200 cycle   337     in_data       1c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17210 cycle   338                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17220 cycle   339                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17230 cycle   340     in_data       45
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17240 cycle   341                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17250 cycle   342                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17260 cycle   343     in_data       19
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17270 cycle   344     in_data       3e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17280 cycle   345                      out_data       1c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17290 cycle   346                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17300 cycle   347                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17310 cycle   348                      out_data       45
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17320 cycle   349     in_data       1a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17330 cycle   350                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17340 cycle   351     in_data       e9 out_data       19
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17350 cycle   352                      out_data       3e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17360 cycle   353     in_data       f2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17370 cycle   354     in_data       6f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17380 cycle   355                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17390 cycle   356     in_data       25
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17400 cycle   357     in_data       ab out_data       1a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17410 cycle   358     in_data       80
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17420 cycle   359                      out_data       e9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17430 cycle   360                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17440 cycle   361                      out_data       f2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17450 cycle   362                      out_data       6f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17460 cycle   363 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17470 cycle   364 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17480 cycle   365 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17490 cycle   366                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17500 cycle   367     in_data       32
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17510 cycle   368                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17520 cycle   369                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17530 cycle   370                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17540 cycle   371     in_data       71
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17550 cycle   372                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17560 cycle   373     in_data       17
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17570 cycle   374     in_data       eb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17580 cycle   375     in_data       89 out_data       32
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17590 cycle   376                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17600 cycle   377                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17610 cycle   378                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17620 cycle   379     in_data       71 out_data       71
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17630 cycle   380     in_data       0e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17640 cycle   381     in_data       cd out_data       17
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17650 cycle   382                      out_data       eb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17660 cycle   383                      out_data       89
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17670 cycle   384     in_data       65
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17680 cycle   385                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17690 cycle   386                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17700 cycle   387                      out_data       71
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17710 cycle   388                      out_data       0e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17720 cycle   389                      out_data       cd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17730 cycle   390                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17740 cycle   391                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17750 cycle   392                      out_data       65
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17760 cycle   393 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17770 cycle   394 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17780 cycle   395 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17790 cycle   396                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17800 cycle   397     in_data       36
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17810 cycle   398     in_data       fb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17820 cycle   399     in_data       17
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17830 cycle   400                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17840 cycle   401                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17850 cycle   402     in_data       cb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17860 cycle   403                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17870 cycle   404     in_data       8d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17880 cycle   405     in_data       85 out_data       36
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17890 cycle   406                      out_data       fb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17900 cycle   407                      out_data       17
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17910 cycle   408                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17920 cycle   409                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17930 cycle   410                      out_data       cb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17940 cycle   411                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17950 cycle   412                      out_data       8d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17960 cycle   413     in_data       a1 out_data       85
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17970 cycle   414     in_data       98
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17980 cycle   415                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   17990 cycle   416                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18000 cycle   417     in_data       6b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18010 cycle   418                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18020 cycle   419     in_data       0d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18030 cycle   420                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18040 cycle   421                      out_data       a1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18050 cycle   422                      out_data       98
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18060 cycle   423 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18070 cycle   424 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18080 cycle   425 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18090 cycle   426                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18100 cycle   427                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18110 cycle   428     in_data       13
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18120 cycle   429                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18130 cycle   430     in_data       78
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18140 cycle   431     in_data       5f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18150 cycle   432                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18160 cycle   433     in_data       22
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18170 cycle   434                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18180 cycle   435     in_data       ce
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18190 cycle   436     in_data       24 out_data       13
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18200 cycle   437     in_data       08
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18210 cycle   438                      out_data       78
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18220 cycle   439                      out_data       5f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18230 cycle   440                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18240 cycle   441                      out_data       22
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18250 cycle   442                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18260 cycle   443                      out_data       ce
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18270 cycle   444                      out_data       24
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18280 cycle   445     in_data       48 out_data       08
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18290 cycle   446     in_data       f8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18300 cycle   447     in_data       51
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18310 cycle   448     in_data       9b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18320 cycle   449     in_data       b0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18330 cycle   450                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18340 cycle   451                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18350 cycle   452                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18360 cycle   453 rst                  out_data       48
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18370 cycle   454 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18380 cycle   455 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18390 cycle   456                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18400 cycle   457     in_data       18
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18410 cycle   458     in_data       46
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18420 cycle   459     in_data       59
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18430 cycle   460     in_data       2f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18440 cycle   461     in_data       de
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18450 cycle   462     in_data       28
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18460 cycle   463     in_data       58
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18470 cycle   464                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18480 cycle   465                      out_data       18
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18490 cycle   466     in_data       d6 out_data       46
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18500 cycle   467                      out_data       59
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18510 cycle   468     in_data       82 out_data       2f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18520 cycle   469     in_data       45 out_data       de
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18530 cycle   470     in_data       45 out_data       28
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18540 cycle   471                      out_data       58
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18550 cycle   472                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18560 cycle   473                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18570 cycle   474     in_data       bc out_data       d6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18580 cycle   475     in_data       0e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18590 cycle   476                      out_data       82
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18600 cycle   477                      out_data       45
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18610 cycle   478                      out_data       45
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18620 cycle   479     in_data       9a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18630 cycle   480                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18640 cycle   481                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18650 cycle   482                      out_data       bc
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18660 cycle   483 rst                  out_data       0e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18670 cycle   484 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18680 cycle   485 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18690 cycle   486     in_data       ba
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18700 cycle   487                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18710 cycle   488     in_data       cc
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18720 cycle   489     in_data       9e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18730 cycle   490     in_data       7b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18740 cycle   491                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18750 cycle   492                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18760 cycle   493     in_data       54
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18770 cycle   494     in_data       49 out_data       ba
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18780 cycle   495     in_data       24
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18790 cycle   496     in_data       5b out_data       cc
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18800 cycle   497     in_data       95 out_data       9e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18810 cycle   498                      out_data       7b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18820 cycle   499                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18830 cycle   500                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18840 cycle   501                      out_data       54
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18850 cycle   502                      out_data       49
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18860 cycle   503                      out_data       24
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18870 cycle   504                      out_data       5b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18880 cycle   505     in_data       74 out_data       95
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18890 cycle   506                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18900 cycle   507                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18910 cycle   508                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18920 cycle   509     in_data       f2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18930 cycle   510                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18940 cycle   511                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18950 cycle   512                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18960 cycle   513 rst                  out_data       74
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18970 cycle   514 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18980 cycle   515 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   18990 cycle   516                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19000 cycle   517     in_data       54
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19010 cycle   518                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19020 cycle   519     in_data       35
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19030 cycle   520     in_data       35
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19040 cycle   521     in_data       34
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19050 cycle   522                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19060 cycle   523     in_data       a7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19070 cycle   524     in_data       e4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19080 cycle   525                      out_data       54
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19090 cycle   526     in_data       cd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19100 cycle   527                      out_data       35
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19110 cycle   528                      out_data       35
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19120 cycle   529                      out_data       34
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19130 cycle   530                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19140 cycle   531                      out_data       a7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19150 cycle   532                      out_data       e4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19160 cycle   533                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19170 cycle   534     in_data       e9 out_data       cd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19180 cycle   535                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19190 cycle   536                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19200 cycle   537     in_data       45
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19210 cycle   538     in_data       12
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19220 cycle   539     in_data       83
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19230 cycle   540                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19240 cycle   541                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19250 cycle   542                      out_data       e9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19260 cycle   543 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19270 cycle   544 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19280 cycle   545 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19290 cycle   546                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19300 cycle   547     in_data       d5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19310 cycle   548                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19320 cycle   549                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19330 cycle   550                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19340 cycle   551     in_data       f3
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19350 cycle   552     in_data       5c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19360 cycle   553     in_data       ec
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19370 cycle   554                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19380 cycle   555     in_data       ab out_data       d5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19390 cycle   556     in_data       fb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19400 cycle   557     in_data       0c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19410 cycle   558     in_data       e6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19420 cycle   559                      out_data       f3
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19430 cycle   560                      out_data       5c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19440 cycle   561                      out_data       ec
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19450 cycle   562                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19460 cycle   563     in_data       76 out_data       ab
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19470 cycle   564     in_data       8f out_data       fb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19480 cycle   565                      out_data       0c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19490 cycle   566     in_data       6f out_data       e6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19500 cycle   567                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19510 cycle   568     in_data       da
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19520 cycle   569     in_data       df
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19530 cycle   570                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19540 cycle   571                      out_data       76
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19550 cycle   572                      out_data       8f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19560 cycle   573 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19570 cycle   574 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19580 cycle   575 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19590 cycle   576     in_data       70
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19600 cycle   577                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19610 cycle   578     in_data       80
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19620 cycle   579                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19630 cycle   580     in_data       df
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19640 cycle   581                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19650 cycle   582                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19660 cycle   583                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19670 cycle   584     in_data       09 out_data       70
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19680 cycle   585     in_data       61
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19690 cycle   586     in_data       91 out_data       80
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19700 cycle   587     in_data       9a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19710 cycle   588     in_data       4e out_data       df
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19720 cycle   589     in_data       c6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19730 cycle   590     in_data       9c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19740 cycle   591     in_data       44
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19750 cycle   592     in_data       62 out_data       09
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19760 cycle   593     in_data       2e out_data       61
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19770 cycle   594                      out_data       91
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19780 cycle   595     in_data       a0 out_data       9a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19790 cycle   596                      out_data       4e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19800 cycle   597     in_data       cd out_data       c6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19810 cycle   598     in_data       bb out_data       9c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19820 cycle   599                      out_data       44
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19830 cycle   600                      out_data       62
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19840 cycle   601                      out_data       2e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19850 cycle   602                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19860 cycle   603 rst                  out_data       a0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19870 cycle   604 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19880 cycle   605 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19890 cycle   606     in_data       9f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19900 cycle   607     in_data       06
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19910 cycle   608     in_data       c4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19920 cycle   609     in_data       5d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19930 cycle   610     in_data       73
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19940 cycle   611     in_data       4e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19950 cycle   612     in_data       e0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19960 cycle   613     in_data       81
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19970 cycle   614                      out_data       9f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19980 cycle   615     in_data       5d out_data       06
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   19990 cycle   616     in_data       33 out_data       c4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20000 cycle   617                      out_data       5d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20010 cycle   618     in_data       5c out_data       73
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20020 cycle   619                      out_data       4e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20030 cycle   620                      out_data       e0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20040 cycle   621     in_data       39 out_data       81
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20050 cycle   622                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20060 cycle   623     in_data       2c out_data       5d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20070 cycle   624                      out_data       33
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20080 cycle   625                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20090 cycle   626                      out_data       5c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20100 cycle   627     in_data       1d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20110 cycle   628                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20120 cycle   629                      out_data       39
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20130 cycle   630                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20140 cycle   631                      out_data       2c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20150 cycle   632                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20160 cycle   633 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20170 cycle   634 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20180 cycle   635 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20190 cycle   636     in_data       4c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20200 cycle   637     in_data       51
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20210 cycle   638     in_data       45
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20220 cycle   639                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20230 cycle   640                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20240 cycle   641     in_data       81
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20250 cycle   642     in_data       a7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20260 cycle   643                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20270 cycle   644                      out_data       4c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20280 cycle   645                      out_data       51
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20290 cycle   646                      out_data       45
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20300 cycle   647                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20310 cycle   648     in_data       5f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20320 cycle   649     in_data       49 out_data       81
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20330 cycle   650                      out_data       a7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20340 cycle   651     in_data       5e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20350 cycle   652     in_data       83
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20360 cycle   653                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20370 cycle   654                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20380 cycle   655     in_data       46
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20390 cycle   656     in_data       41 out_data       5f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20400 cycle   657                      out_data       49
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20410 cycle   658     in_data       a2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20420 cycle   659     in_data       92 out_data       5e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20430 cycle   660                      out_data       83
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20440 cycle   661                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20450 cycle   662                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20460 cycle   663 rst                  out_data       46
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20470 cycle   664 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20480 cycle   665 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20490 cycle   666     in_data       68
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20500 cycle   667     in_data       cb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20510 cycle   668                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20520 cycle   669     in_data       cd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20530 cycle   670                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20540 cycle   671                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20550 cycle   672                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20560 cycle   673                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20570 cycle   674     in_data       b8 out_data       68
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20580 cycle   675     in_data       0a out_data       cb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20590 cycle   676     in_data       c9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20600 cycle   677     in_data       b4 out_data       cd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20610 cycle   678     in_data       34
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20620 cycle   679     in_data       2d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20630 cycle   680                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20640 cycle   681                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20650 cycle   682                      out_data       b8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20660 cycle   683     in_data       8a out_data       0a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20670 cycle   684     in_data       cd out_data       c9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20680 cycle   685     in_data       ab out_data       b4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20690 cycle   686     in_data       bd out_data       34
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20700 cycle   687                      out_data       2d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20710 cycle   688     in_data       5f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20720 cycle   689                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20730 cycle   690                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20740 cycle   691                      out_data       8a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20750 cycle   692                      out_data       cd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20760 cycle   693 rst                  out_data       ab
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20770 cycle   694 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20780 cycle   695 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20790 cycle   696     in_data       05
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20800 cycle   697     in_data       6c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20810 cycle   698     in_data       b0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20820 cycle   699     in_data       a5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20830 cycle   700     in_data       76
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20840 cycle   701     in_data       b4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20850 cycle   702                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20860 cycle   703                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20870 cycle   704                      out_data       05
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20880 cycle   705                      out_data       6c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20890 cycle   706                      out_data       b0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20900 cycle   707                      out_data       a5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20910 cycle   708                      out_data       76
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20920 cycle   709                      out_data       b4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20930 cycle   710     in_data       3f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20940 cycle   711     in_data       a8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20950 cycle   712                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20960 cycle   713                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20970 cycle   714     in_data       25
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20980 cycle   715     in_data       cf
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   20990 cycle   716                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   21000 cycle   717                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   21010 cycle   718     in_data       e1 out_data       3f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: time   21020 cycle   719                      out_data       a8
--------------------------------------------------
Running tb.i_shift_register_with_valid_tb2.run
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21030 cycle     0                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21040 cycle     1                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21050 cycle     2                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21060 cycle     3 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21070 cycle     4 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21080 cycle     5 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21090 cycle     6     in_data    04679
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21100 cycle     7     in_data    093a8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21110 cycle     8     in_data    15d85
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21120 cycle     9                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21130 cycle    10                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21140 cycle    11     in_data    1ed3d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21150 cycle    12                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21160 cycle    13                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21170 cycle    14     in_data    0754e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21180 cycle    15                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21190 cycle    16     in_data    0551e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21200 cycle    17     in_data    148c0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21210 cycle    18     in_data    0f664
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21220 cycle    19                      out_data    04679
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21230 cycle    20     in_data    04749 out_data    093a8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21240 cycle    21                      out_data    15d85
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21250 cycle    22                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21260 cycle    23                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21270 cycle    24     in_data    05bcc out_data    1ed3d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21280 cycle    25                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21290 cycle    26                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21300 cycle    27     in_data    1bd76 out_data    0754e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21310 cycle    28                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21320 cycle    29                      out_data    0551e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21330 cycle    30     in_data    0b279 out_data    148c0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21340 cycle    31     in_data    02c92 out_data    0f664
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21350 cycle    32                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21360 cycle    33                      out_data    04749
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21370 cycle    34     in_data    1424b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21380 cycle    35                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21390 cycle    36     in_data    127b3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21400 cycle    37     in_data    11148 out_data    05bcc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21410 cycle    38     in_data    0c5fc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21420 cycle    39                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21430 cycle    40     in_data    18775 out_data    1bd76
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21440 cycle    41     in_data    06e0d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21450 cycle    42                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21460 cycle    43     in_data    03ebf out_data    0b279
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21470 cycle    44                      out_data    02c92
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21480 cycle    45                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21490 cycle    46                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21500 cycle    47                      out_data    1424b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21510 cycle    48 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21520 cycle    49 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21530 cycle    50 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21540 cycle    51     in_data    048fa
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21550 cycle    52                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21560 cycle    53     in_data    11b53
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21570 cycle    54     in_data    0aeed
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21580 cycle    55     in_data    1fe64
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21590 cycle    56                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21600 cycle    57     in_data    10014
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21610 cycle    58                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21620 cycle    59                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21630 cycle    60                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21640 cycle    61                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21650 cycle    62                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21660 cycle    63                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21670 cycle    64     in_data    1aa29 out_data    048fa
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21680 cycle    65     in_data    17196
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21690 cycle    66                      out_data    11b53
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21700 cycle    67                      out_data    0aeed
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21710 cycle    68                      out_data    1fe64
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21720 cycle    69     in_data    0b8cd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21730 cycle    70     in_data    12228 out_data    10014
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21740 cycle    71     in_data    0e26c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21750 cycle    72     in_data    167fe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21760 cycle    73     in_data    08bf4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21770 cycle    74                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21780 cycle    75     in_data    07fad
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21790 cycle    76     in_data    001c8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21800 cycle    77     in_data    04848 out_data    1aa29
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21810 cycle    78                      out_data    17196
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21820 cycle    79                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21830 cycle    80                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21840 cycle    81                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21850 cycle    82                      out_data    0b8cd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21860 cycle    83                      out_data    12228
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21870 cycle    84                      out_data    0e26c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21880 cycle    85     in_data    1048d out_data    167fe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21890 cycle    86                      out_data    08bf4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21900 cycle    87     in_data    175e0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21910 cycle    88     in_data    14094 out_data    07fad
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21920 cycle    89     in_data    0c521 out_data    001c8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21930 cycle    90                      out_data    04848
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21940 cycle    91                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21950 cycle    92                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21960 cycle    93 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21970 cycle    94 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21980 cycle    95 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   21990 cycle    96     in_data    0e6eb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22000 cycle    97                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22010 cycle    98                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22020 cycle    99     in_data    1eec2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22030 cycle   100     in_data    02a2d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22040 cycle   101                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22050 cycle   102                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22060 cycle   103     in_data    1e297
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22070 cycle   104                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22080 cycle   105                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22090 cycle   106                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22100 cycle   107                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22110 cycle   108                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22120 cycle   109                      out_data    0e6eb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22130 cycle   110                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22140 cycle   111     in_data    1aef4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22150 cycle   112     in_data    088c5 out_data    1eec2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22160 cycle   113     in_data    0ac15 out_data    02a2d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22170 cycle   114                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22180 cycle   115     in_data    042f5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22190 cycle   116     in_data    01746 out_data    1e297
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22200 cycle   117     in_data    0bcee
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22210 cycle   118                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22220 cycle   119                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22230 cycle   120     in_data    1aa51
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22240 cycle   121                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22250 cycle   122     in_data    1ba97
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22260 cycle   123     in_data    1b0be
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22270 cycle   124                      out_data    1aef4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22280 cycle   125     in_data    1ac00 out_data    088c5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22290 cycle   126                      out_data    0ac15
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22300 cycle   127     in_data    1461e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22310 cycle   128     in_data    059cd out_data    042f5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22320 cycle   129     in_data    14dd7 out_data    01746
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22330 cycle   130                      out_data    0bcee
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22340 cycle   131     in_data    148ca
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22350 cycle   132                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22360 cycle   133                      out_data    1aa51
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22370 cycle   134     in_data    1d4f3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22380 cycle   135                      out_data    1ba97
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22390 cycle   136                      out_data    1b0be
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22400 cycle   137                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22410 cycle   138 rst                  out_data    1ac00
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22420 cycle   139 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22430 cycle   140 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22440 cycle   141                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22450 cycle   142                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22460 cycle   143                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22470 cycle   144     in_data    11982
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22480 cycle   145     in_data    00ffc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22490 cycle   146                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22500 cycle   147                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22510 cycle   148     in_data    1f181
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22520 cycle   149     in_data    190a8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22530 cycle   150     in_data    05888
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22540 cycle   151                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22550 cycle   152     in_data    0bb1f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22560 cycle   153                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22570 cycle   154     in_data    0800b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22580 cycle   155     in_data    0028f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22590 cycle   156     in_data    1d70a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22600 cycle   157     in_data    1b62d out_data    11982
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22610 cycle   158     in_data    1aaff out_data    00ffc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22620 cycle   159     in_data    1e6ca
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22630 cycle   160     in_data    1a73d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22640 cycle   161     in_data    11b1a out_data    1f181
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22650 cycle   162     in_data    039d2 out_data    190a8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22660 cycle   163                      out_data    05888
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22670 cycle   164                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22680 cycle   165                      out_data    0bb1f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22690 cycle   166     in_data    08892
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22700 cycle   167     in_data    19aee out_data    0800b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22710 cycle   168     in_data    0e1fe out_data    0028f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22720 cycle   169                      out_data    1d70a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22730 cycle   170     in_data    0fc22 out_data    1b62d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22740 cycle   171     in_data    02ee6 out_data    1aaff
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22750 cycle   172     in_data    10905 out_data    1e6ca
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22760 cycle   173                      out_data    1a73d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22770 cycle   174     in_data    1f3cb out_data    11b1a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22780 cycle   175     in_data    1bd18 out_data    039d2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22790 cycle   176     in_data    1676c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22800 cycle   177                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22810 cycle   178     in_data    1cd2f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22820 cycle   179                      out_data    08892
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22830 cycle   180                      out_data    19aee
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22840 cycle   181                      out_data    0e1fe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22850 cycle   182                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22860 cycle   183 rst                  out_data    0fc22
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22870 cycle   184 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22880 cycle   185 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22890 cycle   186                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22900 cycle   187                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22910 cycle   188     in_data    0e8a0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22920 cycle   189     in_data    14b63
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22930 cycle   190                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22940 cycle   191                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22950 cycle   192                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22960 cycle   193                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22970 cycle   194     in_data    16c5a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22980 cycle   195                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   22990 cycle   196     in_data    06adc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23000 cycle   197     in_data    1457a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23010 cycle   198     in_data    0544b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23020 cycle   199                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23030 cycle   200     in_data    191d6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23040 cycle   201                      out_data    0e8a0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23050 cycle   202                      out_data    14b63
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23060 cycle   203     in_data    08d00
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23070 cycle   204     in_data    17a7c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23080 cycle   205     in_data    0abf1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23090 cycle   206     in_data    0bcbf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23100 cycle   207                      out_data    16c5a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23110 cycle   208                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23120 cycle   209                      out_data    06adc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23130 cycle   210                      out_data    1457a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23140 cycle   211     in_data    1ba11 out_data    0544b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23150 cycle   212                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23160 cycle   213                      out_data    191d6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23170 cycle   214                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23180 cycle   215                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23190 cycle   216     in_data    184c5 out_data    08d00
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23200 cycle   217                      out_data    17a7c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23210 cycle   218                      out_data    0abf1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23220 cycle   219     in_data    1963e out_data    0bcbf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23230 cycle   220                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23240 cycle   221     in_data    1b944
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23250 cycle   222     in_data    07348
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23260 cycle   223                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23270 cycle   224     in_data    193c1 out_data    1ba11
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23280 cycle   225                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23290 cycle   226                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23300 cycle   227                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23310 cycle   228 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23320 cycle   229 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23330 cycle   230 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23340 cycle   231     in_data    0d059
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23350 cycle   232                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23360 cycle   233                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23370 cycle   234     in_data    1ec4c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23380 cycle   235                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23390 cycle   236     in_data    1c1f9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23400 cycle   237                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23410 cycle   238     in_data    1ab12
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23420 cycle   239     in_data    0d0c4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23430 cycle   240                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23440 cycle   241     in_data    14f2f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23450 cycle   242     in_data    12a4c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23460 cycle   243     in_data    078df
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23470 cycle   244                      out_data    0d059
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23480 cycle   245     in_data    1d9b7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23490 cycle   246     in_data    0cf36
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23500 cycle   247     in_data    1bc80 out_data    1ec4c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23510 cycle   248     in_data    1b2f1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23520 cycle   249                      out_data    1c1f9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23530 cycle   250                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23540 cycle   251     in_data    1facb out_data    1ab12
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23550 cycle   252     in_data    03e37 out_data    0d0c4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23560 cycle   253                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23570 cycle   254                      out_data    14f2f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23580 cycle   255     in_data    09412 out_data    12a4c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23590 cycle   256                      out_data    078df
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23600 cycle   257                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23610 cycle   258     in_data    04b50 out_data    1d9b7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23620 cycle   259                      out_data    0cf36
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23630 cycle   260                      out_data    1bc80
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23640 cycle   261                      out_data    1b2f1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23650 cycle   262                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23660 cycle   263                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23670 cycle   264                      out_data    1facb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23680 cycle   265     in_data    1efa8 out_data    03e37
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23690 cycle   266     in_data    02d2e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23700 cycle   267                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23710 cycle   268                      out_data    09412
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23720 cycle   269     in_data    1dbd0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23730 cycle   270                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23740 cycle   271                      out_data    04b50
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23750 cycle   272                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23760 cycle   273 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23770 cycle   274 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23780 cycle   275 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23790 cycle   276                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23800 cycle   277     in_data    0077e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23810 cycle   278                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23820 cycle   279     in_data    0d3e4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23830 cycle   280                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23840 cycle   281                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23850 cycle   282     in_data    0b7dc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23860 cycle   283                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23870 cycle   284     in_data    1d7b7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23880 cycle   285                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23890 cycle   286                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23900 cycle   287                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23910 cycle   288     in_data    1952a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23920 cycle   289                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23930 cycle   290     in_data    0cc8a out_data    0077e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23940 cycle   291     in_data    1b897
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23950 cycle   292                      out_data    0d3e4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23960 cycle   293                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23970 cycle   294     in_data    0020a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23980 cycle   295     in_data    09be2 out_data    0b7dc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   23990 cycle   296     in_data    11c6c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24000 cycle   297     in_data    0d72d out_data    1d7b7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24010 cycle   298     in_data    12d0f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24020 cycle   299     in_data    16854
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24030 cycle   300     in_data    1a280
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24040 cycle   301     in_data    09f2f out_data    1952a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24050 cycle   302                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24060 cycle   303     in_data    182fb out_data    0cc8a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24070 cycle   304     in_data    12ee6 out_data    1b897
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24080 cycle   305                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24090 cycle   306     in_data    0db9c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24100 cycle   307                      out_data    0020a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24110 cycle   308     in_data    01afc out_data    09be2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24120 cycle   309     in_data    1ff60 out_data    11c6c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24130 cycle   310     in_data    01c6a out_data    0d72d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24140 cycle   311                      out_data    12d0f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24150 cycle   312     in_data    0cc25 out_data    16854
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24160 cycle   313     in_data    057ed out_data    1a280
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24170 cycle   314     in_data    0d3eb out_data    09f2f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24180 cycle   315                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24190 cycle   316                      out_data    182fb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24200 cycle   317                      out_data    12ee6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24210 cycle   318 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24220 cycle   319 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24230 cycle   320 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24240 cycle   321                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24250 cycle   322     in_data    1a0f5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24260 cycle   323     in_data    04a43
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24270 cycle   324                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24280 cycle   325     in_data    05331
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24290 cycle   326     in_data    0f6c9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24300 cycle   327                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24310 cycle   328     in_data    0199d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24320 cycle   329     in_data    182e8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24330 cycle   330                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24340 cycle   331                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24350 cycle   332                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24360 cycle   333                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24370 cycle   334                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24380 cycle   335                      out_data    1a0f5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24390 cycle   336                      out_data    04a43
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24400 cycle   337     in_data    1e424
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24410 cycle   338                      out_data    05331
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24420 cycle   339                      out_data    0f6c9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24430 cycle   340     in_data    13e86
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24440 cycle   341     in_data    1d583 out_data    0199d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24450 cycle   342                      out_data    182e8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24460 cycle   343                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24470 cycle   344     in_data    08785
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24480 cycle   345                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24490 cycle   346                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24500 cycle   347                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24510 cycle   348                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24520 cycle   349     in_data    017f7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24530 cycle   350     in_data    0bd30 out_data    1e424
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24540 cycle   351                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24550 cycle   352     in_data    1b1f1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24560 cycle   353                      out_data    13e86
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24570 cycle   354                      out_data    1d583
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24580 cycle   355                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24590 cycle   356                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24600 cycle   357                      out_data    08785
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24610 cycle   358                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24620 cycle   359     in_data    0f767
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24630 cycle   360                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24640 cycle   361                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24650 cycle   362                      out_data    017f7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24660 cycle   363 rst                  out_data    0bd30
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24670 cycle   364 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24680 cycle   365 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24690 cycle   366                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24700 cycle   367     in_data    00f5b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24710 cycle   368                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24720 cycle   369                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24730 cycle   370                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24740 cycle   371                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24750 cycle   372                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24760 cycle   373                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24770 cycle   374     in_data    0e741
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24780 cycle   375     in_data    11f4f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24790 cycle   376     in_data    0b5d3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24800 cycle   377     in_data    16c7f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24810 cycle   378                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24820 cycle   379                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24830 cycle   380     in_data    16fd8 out_data    00f5b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24840 cycle   381     in_data    15ff7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24850 cycle   382                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24860 cycle   383                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24870 cycle   384     in_data    18c1c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24880 cycle   385                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24890 cycle   386                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24900 cycle   387     in_data    1dba0 out_data    0e741
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24910 cycle   388     in_data    16c27 out_data    11f4f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24920 cycle   389                      out_data    0b5d3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24930 cycle   390                      out_data    16c7f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24940 cycle   391     in_data    1c40b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24950 cycle   392                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24960 cycle   393                      out_data    16fd8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24970 cycle   394                      out_data    15ff7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24980 cycle   395                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   24990 cycle   396     in_data    1f84b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25000 cycle   397     in_data    1743f out_data    18c1c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25010 cycle   398                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25020 cycle   399     in_data    158e6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25030 cycle   400     in_data    16119 out_data    1dba0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25040 cycle   401                      out_data    16c27
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25050 cycle   402                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25060 cycle   403                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25070 cycle   404     in_data    00f61 out_data    1c40b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25080 cycle   405                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25090 cycle   406                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25100 cycle   407                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25110 cycle   408 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25120 cycle   409 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25130 cycle   410 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25140 cycle   411     in_data    12386
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25150 cycle   412                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25160 cycle   413                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25170 cycle   414                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25180 cycle   415                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25190 cycle   416                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25200 cycle   417     in_data    0bbc3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25210 cycle   418     in_data    0b157
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25220 cycle   419     in_data    13d48
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25230 cycle   420                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25240 cycle   421                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25250 cycle   422                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25260 cycle   423                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25270 cycle   424     in_data    1abe2 out_data    12386
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25280 cycle   425                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25290 cycle   426     in_data    0df4c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25300 cycle   427                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25310 cycle   428                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25320 cycle   429                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25330 cycle   430     in_data    17b06 out_data    0bbc3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25340 cycle   431     in_data    1bebe out_data    0b157
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25350 cycle   432                      out_data    13d48
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25360 cycle   433                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25370 cycle   434                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25380 cycle   435                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25390 cycle   436                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25400 cycle   437     in_data    165fe out_data    1abe2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25410 cycle   438                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25420 cycle   439                      out_data    0df4c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25430 cycle   440     in_data    0173b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25440 cycle   441     in_data    1a603
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25450 cycle   442     in_data    1dfed
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25460 cycle   443                      out_data    17b06
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25470 cycle   444     in_data    1a0aa out_data    1bebe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25480 cycle   445     in_data    1d48e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25490 cycle   446     in_data    0c747
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25500 cycle   447                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25510 cycle   448     in_data    17c5b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25520 cycle   449     in_data    14d07
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25530 cycle   450                      out_data    165fe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25540 cycle   451                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25550 cycle   452                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25560 cycle   453 rst                  out_data    0173b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25570 cycle   454 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25580 cycle   455 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25590 cycle   456     in_data    0b030
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25600 cycle   457                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25610 cycle   458     in_data    00ccc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25620 cycle   459     in_data    17045
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25630 cycle   460                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25640 cycle   461                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25650 cycle   462     in_data    1b1aa
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25660 cycle   463                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25670 cycle   464                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25680 cycle   465                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25690 cycle   466     in_data    0c74e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25700 cycle   467     in_data    13aa6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25710 cycle   468                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25720 cycle   469                      out_data    0b030
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25730 cycle   470                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25740 cycle   471     in_data    19efd out_data    00ccc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25750 cycle   472     in_data    1f936 out_data    17045
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25760 cycle   473     in_data    0b3d7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25770 cycle   474                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25780 cycle   475     in_data    02e99 out_data    1b1aa
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25790 cycle   476                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25800 cycle   477                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25810 cycle   478     in_data    07ad9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25820 cycle   479     in_data    04819 out_data    0c74e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25830 cycle   480                      out_data    13aa6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25840 cycle   481                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25850 cycle   482                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25860 cycle   483                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25870 cycle   484                      out_data    19efd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25880 cycle   485     in_data    14085 out_data    1f936
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25890 cycle   486     in_data    11258 out_data    0b3d7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25900 cycle   487     in_data    0a094
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25910 cycle   488     in_data    17145 out_data    02e99
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25920 cycle   489                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25930 cycle   490                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25940 cycle   491                      out_data    07ad9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25950 cycle   492                      out_data    04819
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25960 cycle   493     in_data    111bc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25970 cycle   494     in_data    07408
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25980 cycle   495                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   25990 cycle   496                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26000 cycle   497                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26010 cycle   498 rst                  out_data    14085
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26020 cycle   499 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26030 cycle   500 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26040 cycle   501                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26050 cycle   502                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26060 cycle   503                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26070 cycle   504     in_data    0a230
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26080 cycle   505     in_data    014cb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26090 cycle   506                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26100 cycle   507     in_data    1ca5d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26110 cycle   508                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26120 cycle   509                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26130 cycle   510                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26140 cycle   511     in_data    172d2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26150 cycle   512                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26160 cycle   513                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26170 cycle   514                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26180 cycle   515     in_data    072e8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26190 cycle   516     in_data    19e10
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26200 cycle   517                      out_data    0a230
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26210 cycle   518                      out_data    014cb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26220 cycle   519                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26230 cycle   520     in_data    15816 out_data    1ca5d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26240 cycle   521     in_data    18abe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26250 cycle   522                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26260 cycle   523                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26270 cycle   524     in_data    167d6 out_data    172d2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26280 cycle   525     in_data    0b2f1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26290 cycle   526                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26300 cycle   527     in_data    1593d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26310 cycle   528                      out_data    072e8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26320 cycle   529     in_data    086a9 out_data    19e10
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26330 cycle   530     in_data    1702b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26340 cycle   531                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26350 cycle   532                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26360 cycle   533     in_data    065d5 out_data    15816
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26370 cycle   534                      out_data    18abe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26380 cycle   535     in_data    1eeff
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26390 cycle   536                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26400 cycle   537                      out_data    167d6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26410 cycle   538     in_data    015ac out_data    0b2f1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26420 cycle   539                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26430 cycle   540                      out_data    1593d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26440 cycle   541                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26450 cycle   542                      out_data    086a9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26460 cycle   543 rst                  out_data    1702b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26470 cycle   544 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26480 cycle   545 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26490 cycle   546                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26500 cycle   547                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26510 cycle   548                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26520 cycle   549                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26530 cycle   550                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26540 cycle   551                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26550 cycle   552                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26560 cycle   553                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26570 cycle   554     in_data    1840b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26580 cycle   555                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26590 cycle   556     in_data    1d157
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26600 cycle   557     in_data    15eb0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26610 cycle   558                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26620 cycle   559                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26630 cycle   560     in_data    08141
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26640 cycle   561     in_data    18e3c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26650 cycle   562     in_data    07a5d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26660 cycle   563     in_data    18423
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26670 cycle   564                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26680 cycle   565                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26690 cycle   566                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26700 cycle   567     in_data    031b5 out_data    1840b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26710 cycle   568     in_data    0487b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26720 cycle   569                      out_data    1d157
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26730 cycle   570                      out_data    15eb0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26740 cycle   571                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26750 cycle   572     in_data    02146
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26760 cycle   573     in_data    07e34 out_data    08141
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26770 cycle   574     in_data    09df4 out_data    18e3c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26780 cycle   575     in_data    00ab0 out_data    07a5d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26790 cycle   576                      out_data    18423
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26800 cycle   577     in_data    0d91e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26810 cycle   578     in_data    1cf58
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26820 cycle   579                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26830 cycle   580                      out_data    031b5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26840 cycle   581                      out_data    0487b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26850 cycle   582                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26860 cycle   583                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26870 cycle   584     in_data    1fdf2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26880 cycle   585                      out_data    02146
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26890 cycle   586                      out_data    07e34
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26900 cycle   587                      out_data    09df4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26910 cycle   588 rst                  out_data    00ab0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26920 cycle   589 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26930 cycle   590 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26940 cycle   591                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26950 cycle   592                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26960 cycle   593                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26970 cycle   594     in_data    0a36c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26980 cycle   595     in_data    14d16
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   26990 cycle   596     in_data    01250
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27000 cycle   597                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27010 cycle   598                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27020 cycle   599                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27030 cycle   600                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27040 cycle   601     in_data    119af
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27050 cycle   602                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27060 cycle   603                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27070 cycle   604                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27080 cycle   605     in_data    09c6f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27090 cycle   606                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27100 cycle   607                      out_data    0a36c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27110 cycle   608     in_data    1423e out_data    14d16
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27120 cycle   609     in_data    02ac6 out_data    01250
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27130 cycle   610                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27140 cycle   611                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27150 cycle   612     in_data    0b888
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27160 cycle   613                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27170 cycle   614                      out_data    119af
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27180 cycle   615     in_data    0814d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27190 cycle   616                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27200 cycle   617                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27210 cycle   618     in_data    0fd72 out_data    09c6f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27220 cycle   619                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27230 cycle   620     in_data    17f33
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27240 cycle   621                      out_data    1423e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27250 cycle   622     in_data    1f64c out_data    02ac6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27260 cycle   623                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27270 cycle   624                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27280 cycle   625                      out_data    0b888
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27290 cycle   626     in_data    032e6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27300 cycle   627                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27310 cycle   628     in_data    0904a out_data    0814d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27320 cycle   629     in_data    0ba91
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27330 cycle   630                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27340 cycle   631                      out_data    0fd72
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27350 cycle   632                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27360 cycle   633 rst                  out_data    17f33
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27370 cycle   634 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27380 cycle   635 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27390 cycle   636     in_data    01289
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27400 cycle   637     in_data    0da65
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27410 cycle   638     in_data    0e42f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27420 cycle   639     in_data    16a9b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27430 cycle   640     in_data    1f412
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27440 cycle   641     in_data    034e1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27450 cycle   642                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27460 cycle   643                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27470 cycle   644                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27480 cycle   645                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27490 cycle   646     in_data    1080f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27500 cycle   647     in_data    12d88
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27510 cycle   648     in_data    1433b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27520 cycle   649     in_data    1da0e out_data    01289
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27530 cycle   650                      out_data    0da65
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27540 cycle   651                      out_data    0e42f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27550 cycle   652     in_data    16f5e out_data    16a9b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27560 cycle   653     in_data    0e66d out_data    1f412
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27570 cycle   654                      out_data    034e1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27580 cycle   655     in_data    09d48
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27590 cycle   656     in_data    11d35
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27600 cycle   657                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27610 cycle   658                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27620 cycle   659                      out_data    1080f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27630 cycle   660     in_data    0aeb9 out_data    12d88
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27640 cycle   661                      out_data    1433b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27650 cycle   662     in_data    1b2b0 out_data    1da0e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27660 cycle   663                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27670 cycle   664     in_data    083c8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27680 cycle   665     in_data    16abe out_data    16f5e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27690 cycle   666                      out_data    0e66d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27700 cycle   667                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27710 cycle   668     in_data    0fbd8 out_data    09d48
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27720 cycle   669                      out_data    11d35
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27730 cycle   670     in_data    03a0d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27740 cycle   671                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27750 cycle   672     in_data    0740b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27760 cycle   673                      out_data    0aeb9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27770 cycle   674                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27780 cycle   675                      out_data    1b2b0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27790 cycle   676                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27800 cycle   677                      out_data    083c8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27810 cycle   678 rst                  out_data    16abe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27820 cycle   679 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27830 cycle   680 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27840 cycle   681                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27850 cycle   682     in_data    153a0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27860 cycle   683                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27870 cycle   684     in_data    18d85
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27880 cycle   685                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27890 cycle   686                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27900 cycle   687                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27910 cycle   688                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27920 cycle   689     in_data    19a4d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27930 cycle   690     in_data    0b7d9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27940 cycle   691     in_data    00d2b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27950 cycle   692     in_data    0ac76
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27960 cycle   693     in_data    10f36
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27970 cycle   694     in_data    1fedc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27980 cycle   695                      out_data    153a0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   27990 cycle   696                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28000 cycle   697                      out_data    18d85
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28010 cycle   698     in_data    02789
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28020 cycle   699     in_data    124b3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28030 cycle   700     in_data    09758
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28040 cycle   701                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28050 cycle   702                      out_data    19a4d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28060 cycle   703     in_data    199fb out_data    0b7d9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28070 cycle   704     in_data    1c939 out_data    00d2b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28080 cycle   705     in_data    1ef0a out_data    0ac76
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28090 cycle   706     in_data    0a35b out_data    10f36
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28100 cycle   707     in_data    1286d out_data    1fedc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28110 cycle   708                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28120 cycle   709     in_data    05029
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28130 cycle   710                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28140 cycle   711     in_data    132c8 out_data    02789
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28150 cycle   712     in_data    08713 out_data    124b3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28160 cycle   713     in_data    05d48 out_data    09758
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28170 cycle   714     in_data    12df9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28180 cycle   715                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28190 cycle   716                      out_data    199fb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28200 cycle   717     in_data    17319 out_data    1c939
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28210 cycle   718                      out_data    1ef0a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28220 cycle   719                      out_data    0a35b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28230 cycle   720                      out_data    1286d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28240 cycle   721                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28250 cycle   722                      out_data    05029
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28260 cycle   723 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28270 cycle   724 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28280 cycle   725 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28290 cycle   726     in_data    190be
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28300 cycle   727     in_data    0f5bf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28310 cycle   728     in_data    0c070
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28320 cycle   729     in_data    1f5b6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28330 cycle   730     in_data    120a8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28340 cycle   731     in_data    04322
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28350 cycle   732     in_data    19f09
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28360 cycle   733     in_data    1abc3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28370 cycle   734     in_data    1e53d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28380 cycle   735     in_data    0bab2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28390 cycle   736     in_data    0608e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28400 cycle   737     in_data    0bccd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28410 cycle   738                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28420 cycle   739     in_data    1bc7c out_data    190be
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28430 cycle   740     in_data    16547 out_data    0f5bf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28440 cycle   741     in_data    08950 out_data    0c070
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28450 cycle   742                      out_data    1f5b6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28460 cycle   743                      out_data    120a8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28470 cycle   744                      out_data    04322
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28480 cycle   745     in_data    06fe7 out_data    19f09
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28490 cycle   746     in_data    12362 out_data    1abc3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28500 cycle   747                      out_data    1e53d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28510 cycle   748     in_data    1b66d out_data    0bab2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28520 cycle   749                      out_data    0608e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28530 cycle   750     in_data    0731e out_data    0bccd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28540 cycle   751     in_data    1c6d1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28550 cycle   752     in_data    1c4ff out_data    1bc7c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28560 cycle   753     in_data    00fe2 out_data    16547
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28570 cycle   754     in_data    0d685 out_data    08950
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28580 cycle   755                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28590 cycle   756     in_data    19453
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28600 cycle   757     in_data    08748
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28610 cycle   758                      out_data    06fe7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28620 cycle   759                      out_data    12362
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28630 cycle   760     in_data    18816
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28640 cycle   761                      out_data    1b66d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28650 cycle   762                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28660 cycle   763     in_data    03551 out_data    0731e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28670 cycle   764     in_data    1ffde out_data    1c6d1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28680 cycle   765                      out_data    1c4ff
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28690 cycle   766                      out_data    00fe2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28700 cycle   767                      out_data    0d685
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28710 cycle   768 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28720 cycle   769 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28730 cycle   770 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28740 cycle   771     in_data    1a982
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28750 cycle   772                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28760 cycle   773     in_data    185e9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28770 cycle   774     in_data    1591a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28780 cycle   775                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28790 cycle   776     in_data    0a00a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28800 cycle   777                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28810 cycle   778     in_data    1f567
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28820 cycle   779                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28830 cycle   780                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28840 cycle   781     in_data    025cf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28850 cycle   782     in_data    03542
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28860 cycle   783                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28870 cycle   784                      out_data    1a982
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28880 cycle   785                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28890 cycle   786                      out_data    185e9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28900 cycle   787     in_data    1313c out_data    1591a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28910 cycle   788     in_data    12128
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28920 cycle   789     in_data    1f293 out_data    0a00a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28930 cycle   790                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28940 cycle   791                      out_data    1f567
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28950 cycle   792                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28960 cycle   793     in_data    0b8e2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28970 cycle   794     in_data    08752 out_data    025cf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28980 cycle   795                      out_data    03542
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   28990 cycle   796     in_data    0895c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29000 cycle   797                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29010 cycle   798     in_data    1113b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29020 cycle   799     in_data    00065
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29030 cycle   800     in_data    04b3e out_data    1313c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29040 cycle   801                      out_data    12128
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29050 cycle   802     in_data    120fb out_data    1f293
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29060 cycle   803     in_data    06840
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29070 cycle   804     in_data    13e60
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29080 cycle   805     in_data    10fc4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29090 cycle   806                      out_data    0b8e2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29100 cycle   807                      out_data    08752
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29110 cycle   808     in_data    1c5e8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29120 cycle   809                      out_data    0895c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29130 cycle   810                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29140 cycle   811                      out_data    1113b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29150 cycle   812                      out_data    00065
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29160 cycle   813 rst                  out_data    04b3e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29170 cycle   814 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29180 cycle   815 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29190 cycle   816     in_data    147f5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29200 cycle   817     in_data    0a4b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29210 cycle   818     in_data    03fce
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29220 cycle   819     in_data    06052
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29230 cycle   820     in_data    01e8a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29240 cycle   821     in_data    13de8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29250 cycle   822                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29260 cycle   823                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29270 cycle   824     in_data    1f971
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29280 cycle   825     in_data    14e25
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29290 cycle   826                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29300 cycle   827                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29310 cycle   828     in_data    136dc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29320 cycle   829                      out_data    147f5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29330 cycle   830     in_data    1208b out_data    0a4b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29340 cycle   831                      out_data    03fce
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29350 cycle   832     in_data    0364f out_data    06052
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29360 cycle   833     in_data    165f2 out_data    01e8a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29370 cycle   834     in_data    12783 out_data    13de8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29380 cycle   835     in_data    184fb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29390 cycle   836                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29400 cycle   837                      out_data    1f971
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29410 cycle   838     in_data    0ffb6 out_data    14e25
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29420 cycle   839                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29430 cycle   840                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29440 cycle   841     in_data    1e75b out_data    136dc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29450 cycle   842                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29460 cycle   843                      out_data    1208b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29470 cycle   844                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29480 cycle   845                      out_data    0364f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29490 cycle   846                      out_data    165f2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29500 cycle   847     in_data    1e521 out_data    12783
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29510 cycle   848                      out_data    184fb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29520 cycle   849     in_data    1d4c6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29530 cycle   850                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29540 cycle   851     in_data    15b89 out_data    0ffb6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29550 cycle   852     in_data    0c7cc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29560 cycle   853                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29570 cycle   854                      out_data    1e75b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29580 cycle   855                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29590 cycle   856                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29600 cycle   857                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29610 cycle   858 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29620 cycle   859 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29630 cycle   860 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29640 cycle   861                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29650 cycle   862     in_data    03952
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29660 cycle   863                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29670 cycle   864                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29680 cycle   865     in_data    0871b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29690 cycle   866                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29700 cycle   867     in_data    17247
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29710 cycle   868     in_data    164e7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29720 cycle   869                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29730 cycle   870                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29740 cycle   871     in_data    1f568
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29750 cycle   872                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29760 cycle   873     in_data    1e1a4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29770 cycle   874     in_data    0634b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29780 cycle   875                      out_data    03952
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29790 cycle   876     in_data    074d9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29800 cycle   877                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29810 cycle   878     in_data    1a017 out_data    0871b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29820 cycle   879                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29830 cycle   880     in_data    19898 out_data    17247
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29840 cycle   881     in_data    064be out_data    164e7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29850 cycle   882                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29860 cycle   883     in_data    09643
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29870 cycle   884     in_data    04e7a out_data    1f568
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29880 cycle   885     in_data    0c793
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29890 cycle   886                      out_data    1e1a4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29900 cycle   887     in_data    1c2e3 out_data    0634b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29910 cycle   888     in_data    0f93b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29920 cycle   889                      out_data    074d9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29930 cycle   890                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29940 cycle   891                      out_data    1a017
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29950 cycle   892     in_data    1f7fa
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29960 cycle   893     in_data    0ae59 out_data    19898
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29970 cycle   894     in_data    13a21 out_data    064be
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29980 cycle   895     in_data    1cde8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   29990 cycle   896     in_data    1a700 out_data    09643
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30000 cycle   897                      out_data    04e7a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30010 cycle   898                      out_data    0c793
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30020 cycle   899                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30030 cycle   900                      out_data    1c2e3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30040 cycle   901                      out_data    0f93b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30050 cycle   902                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30060 cycle   903 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30070 cycle   904 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30080 cycle   905 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30090 cycle   906     in_data    068e1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30100 cycle   907     in_data    140d5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30110 cycle   908                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30120 cycle   909     in_data    1431a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30130 cycle   910                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30140 cycle   911                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30150 cycle   912                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30160 cycle   913                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30170 cycle   914     in_data    0a870
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30180 cycle   915                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30190 cycle   916     in_data    102d8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30200 cycle   917     in_data    1259f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30210 cycle   918     in_data    0e43b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30220 cycle   919                      out_data    068e1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30230 cycle   920                      out_data    140d5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30240 cycle   921     in_data    1ede7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30250 cycle   922                      out_data    1431a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30260 cycle   923                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30270 cycle   924                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30280 cycle   925     in_data    072cb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30290 cycle   926     in_data    17601
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30300 cycle   927                      out_data    0a870
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30310 cycle   928                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30320 cycle   929     in_data    011f8 out_data    102d8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30330 cycle   930                      out_data    1259f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30340 cycle   931     in_data    1010a out_data    0e43b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30350 cycle   932                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30360 cycle   933                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30370 cycle   934     in_data    15245 out_data    1ede7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30380 cycle   935                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30390 cycle   936                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30400 cycle   937     in_data    02134
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30410 cycle   938     in_data    02f62 out_data    072cb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30420 cycle   939                      out_data    17601
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30430 cycle   940     in_data    1c94a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30440 cycle   941     in_data    15187
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30450 cycle   942     in_data    17d08 out_data    011f8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30460 cycle   943                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30470 cycle   944                      out_data    1010a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30480 cycle   945                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30490 cycle   946                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30500 cycle   947                      out_data    15245
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30510 cycle   948 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30520 cycle   949 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30530 cycle   950 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30540 cycle   951                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30550 cycle   952     in_data    19dc4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30560 cycle   953                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30570 cycle   954                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30580 cycle   955                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30590 cycle   956                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30600 cycle   957                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30610 cycle   958     in_data    175de
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30620 cycle   959     in_data    00451
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30630 cycle   960                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30640 cycle   961     in_data    0cc6f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30650 cycle   962                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30660 cycle   963                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30670 cycle   964                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30680 cycle   965     in_data    0cb38 out_data    19dc4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30690 cycle   966                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30700 cycle   967     in_data    1d89d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30710 cycle   968     in_data    1e1d5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30720 cycle   969     in_data    015cc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30730 cycle   970                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30740 cycle   971                      out_data    175de
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30750 cycle   972     in_data    1c1a9 out_data    00451
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30760 cycle   973                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30770 cycle   974     in_data    1183d out_data    0cc6f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30780 cycle   975                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30790 cycle   976     in_data    0b2d3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30800 cycle   977                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30810 cycle   978                      out_data    0cb38
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30820 cycle   979     in_data    020ac
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30830 cycle   980                      out_data    1d89d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30840 cycle   981     in_data    17088 out_data    1e1d5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30850 cycle   982                      out_data    015cc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30860 cycle   983                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30870 cycle   984     in_data    1539f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30880 cycle   985                      out_data    1c1a9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30890 cycle   986                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30900 cycle   987     in_data    1613a out_data    1183d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30910 cycle   988     in_data    1bff1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30920 cycle   989                      out_data    0b2d3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30930 cycle   990                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30940 cycle   991                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30950 cycle   992                      out_data    020ac
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30960 cycle   993 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30970 cycle   994 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30980 cycle   995 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   30990 cycle   996                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31000 cycle   997     in_data    0db8c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31010 cycle   998     in_data    0bde1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31020 cycle   999     in_data    1f0a5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31030 cycle  1000     in_data    11a57
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31040 cycle  1001                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31050 cycle  1002     in_data    0aeea
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31060 cycle  1003                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31070 cycle  1004                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31080 cycle  1005                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31090 cycle  1006     in_data    1f4b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31100 cycle  1007                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31110 cycle  1008                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31120 cycle  1009     in_data    12923
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31130 cycle  1010     in_data    0ece5 out_data    0db8c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31140 cycle  1011     in_data    0b28f out_data    0bde1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31150 cycle  1012     in_data    0f3ef out_data    1f0a5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31160 cycle  1013     in_data    1ce0d out_data    11a57
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31170 cycle  1014     in_data    1f71f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31180 cycle  1015                      out_data    0aeea
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31190 cycle  1016                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31200 cycle  1017     in_data    1ae05
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31210 cycle  1018                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31220 cycle  1019     in_data    0cbbf out_data    1f4b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31230 cycle  1020                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31240 cycle  1021                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31250 cycle  1022                      out_data    12923
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31260 cycle  1023                      out_data    0ece5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31270 cycle  1024     in_data    1a5fc out_data    0b28f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31280 cycle  1025     in_data    0a122 out_data    0f3ef
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31290 cycle  1026     in_data    14b77 out_data    1ce0d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31300 cycle  1027     in_data    01116 out_data    1f71f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31310 cycle  1028                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31320 cycle  1029                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31330 cycle  1030     in_data    06209 out_data    1ae05
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31340 cycle  1031     in_data    1d311
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31350 cycle  1032     in_data    0eb95 out_data    0cbbf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31360 cycle  1033                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31370 cycle  1034                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31380 cycle  1035                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31390 cycle  1036                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31400 cycle  1037                      out_data    1a5fc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31410 cycle  1038 rst                  out_data    0a122
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31420 cycle  1039 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31430 cycle  1040 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31440 cycle  1041     in_data    180cc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31450 cycle  1042                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31460 cycle  1043                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31470 cycle  1044                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31480 cycle  1045     in_data    0791a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31490 cycle  1046                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31500 cycle  1047                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31510 cycle  1048                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31520 cycle  1049     in_data    01dbe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31530 cycle  1050                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31540 cycle  1051     in_data    0c4a5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31550 cycle  1052                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31560 cycle  1053                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31570 cycle  1054     in_data    01b69 out_data    180cc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31580 cycle  1055                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31590 cycle  1056     in_data    092fd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31600 cycle  1057                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31610 cycle  1058                      out_data    0791a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31620 cycle  1059     in_data    0d143
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31630 cycle  1060     in_data    0fb92
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31640 cycle  1061     in_data    0cbca
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31650 cycle  1062                      out_data    01dbe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31660 cycle  1063     in_data    09f18
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31670 cycle  1064     in_data    1983a out_data    0c4a5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31680 cycle  1065                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31690 cycle  1066     in_data    01f9c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31700 cycle  1067     in_data    0c82e out_data    01b69
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31710 cycle  1068     in_data    0c6ba
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31720 cycle  1069     in_data    0755b out_data    092fd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31730 cycle  1070     in_data    17b4a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31740 cycle  1071     in_data    0adab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31750 cycle  1072                      out_data    0d143
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31760 cycle  1073                      out_data    0fb92
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31770 cycle  1074                      out_data    0cbca
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31780 cycle  1075     in_data    1ac6b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31790 cycle  1076                      out_data    09f18
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31800 cycle  1077     in_data    1cc31 out_data    1983a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31810 cycle  1078                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31820 cycle  1079                      out_data    01f9c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31830 cycle  1080                      out_data    0c82e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31840 cycle  1081                      out_data    0c6ba
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31850 cycle  1082                      out_data    0755b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31860 cycle  1083 rst                  out_data    17b4a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31870 cycle  1084 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31880 cycle  1085 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31890 cycle  1086                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31900 cycle  1087                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31910 cycle  1088     in_data    0e311
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31920 cycle  1089     in_data    07d3f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31930 cycle  1090     in_data    0c16c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31940 cycle  1091     in_data    1cf96
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31950 cycle  1092                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31960 cycle  1093     in_data    10ccf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31970 cycle  1094     in_data    06f42
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31980 cycle  1095     in_data    1c1cf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   31990 cycle  1096     in_data    05691
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32000 cycle  1097                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32010 cycle  1098     in_data    0f0bb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32020 cycle  1099                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32030 cycle  1100                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32040 cycle  1101                      out_data    0e311
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32050 cycle  1102     in_data    0a5b6 out_data    07d3f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32060 cycle  1103     in_data    065cd out_data    0c16c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32070 cycle  1104                      out_data    1cf96
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32080 cycle  1105     in_data    1df2f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32090 cycle  1106                      out_data    10ccf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32100 cycle  1107     in_data    1d8a6 out_data    06f42
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32110 cycle  1108     in_data    0cd78 out_data    1c1cf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32120 cycle  1109                      out_data    05691
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32130 cycle  1110                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32140 cycle  1111     in_data    136b0 out_data    0f0bb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32150 cycle  1112                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32160 cycle  1113                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32170 cycle  1114     in_data    0b226
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32180 cycle  1115                      out_data    0a5b6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32190 cycle  1116                      out_data    065cd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32200 cycle  1117                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32210 cycle  1118     in_data    0f368 out_data    1df2f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32220 cycle  1119                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32230 cycle  1120     in_data    0fc25 out_data    1d8a6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32240 cycle  1121                      out_data    0cd78
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32250 cycle  1122                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32260 cycle  1123     in_data    091c9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32270 cycle  1124                      out_data    136b0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32280 cycle  1125                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32290 cycle  1126                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32300 cycle  1127                      out_data    0b226
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32310 cycle  1128 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32320 cycle  1129 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32330 cycle  1130 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32340 cycle  1131     in_data    0dab9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32350 cycle  1132     in_data    10d16
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32360 cycle  1133                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32370 cycle  1134     in_data    0a0a8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32380 cycle  1135     in_data    05e95
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32390 cycle  1136     in_data    1a492
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32400 cycle  1137                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32410 cycle  1138                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32420 cycle  1139                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32430 cycle  1140                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32440 cycle  1141     in_data    0b097
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32450 cycle  1142     in_data    05108
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32460 cycle  1143                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32470 cycle  1144     in_data    1d1dc out_data    0dab9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32480 cycle  1145     in_data    1fb98 out_data    10d16
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32490 cycle  1146                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32500 cycle  1147                      out_data    0a0a8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32510 cycle  1148     in_data    0227e out_data    05e95
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32520 cycle  1149     in_data    03187 out_data    1a492
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32530 cycle  1150                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32540 cycle  1151     in_data    1fb89
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32550 cycle  1152     in_data    1c657
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32560 cycle  1153                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32570 cycle  1154     in_data    13ea7 out_data    0b097
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32580 cycle  1155                      out_data    05108
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32590 cycle  1156                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32600 cycle  1157                      out_data    1d1dc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32610 cycle  1158                      out_data    1fb98
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32620 cycle  1159                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32630 cycle  1160     in_data    08b94
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32640 cycle  1161                      out_data    0227e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32650 cycle  1162     in_data    12c16 out_data    03187
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32660 cycle  1163     in_data    16bcf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32670 cycle  1164     in_data    06892 out_data    1fb89
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32680 cycle  1165                      out_data    1c657
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32690 cycle  1166                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32700 cycle  1167                      out_data    13ea7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32710 cycle  1168                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32720 cycle  1169     in_data    123c3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32730 cycle  1170                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32740 cycle  1171                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32750 cycle  1172                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32760 cycle  1173 rst                  out_data    08b94
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32770 cycle  1174 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32780 cycle  1175 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32790 cycle  1176     in_data    1a718
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32800 cycle  1177                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32810 cycle  1178     in_data    0fe3a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32820 cycle  1179                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32830 cycle  1180                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32840 cycle  1181                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32850 cycle  1182     in_data    07420
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32860 cycle  1183                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32870 cycle  1184                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32880 cycle  1185     in_data    03993
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32890 cycle  1186                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32900 cycle  1187                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32910 cycle  1188                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32920 cycle  1189     in_data    040c1 out_data    1a718
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32930 cycle  1190     in_data    19d33
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32940 cycle  1191     in_data    045f8 out_data    0fe3a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32950 cycle  1192     in_data    04091
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32960 cycle  1193     in_data    1c2c3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32970 cycle  1194                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32980 cycle  1195     in_data    14909 out_data    07420
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   32990 cycle  1196     in_data    16ca9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33000 cycle  1197                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33010 cycle  1198     in_data    18f51 out_data    03993
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33020 cycle  1199                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33030 cycle  1200                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33040 cycle  1201                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33050 cycle  1202     in_data    08551 out_data    040c1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33060 cycle  1203     in_data    0d1be out_data    19d33
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33070 cycle  1204     in_data    17313 out_data    045f8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33080 cycle  1205     in_data    0ed1f out_data    04091
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33090 cycle  1206                      out_data    1c2c3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33100 cycle  1207     in_data    01444
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33110 cycle  1208     in_data    109fa out_data    14909
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33120 cycle  1209     in_data    01b4b out_data    16ca9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33130 cycle  1210     in_data    04bb6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33140 cycle  1211                      out_data    18f51
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33150 cycle  1212     in_data    18210
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33160 cycle  1213     in_data    1a21a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33170 cycle  1214                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33180 cycle  1215                      out_data    08551
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33190 cycle  1216                      out_data    0d1be
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33200 cycle  1217                      out_data    17313
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33210 cycle  1218 rst                  out_data    0ed1f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33220 cycle  1219 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33230 cycle  1220 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33240 cycle  1221     in_data    08089
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33250 cycle  1222                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33260 cycle  1223     in_data    0e87d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33270 cycle  1224                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33280 cycle  1225                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33290 cycle  1226                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33300 cycle  1227                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33310 cycle  1228     in_data    03144
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33320 cycle  1229     in_data    097cd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33330 cycle  1230     in_data    00155
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33340 cycle  1231     in_data    02136
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33350 cycle  1232                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33360 cycle  1233                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33370 cycle  1234                      out_data    08089
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33380 cycle  1235                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33390 cycle  1236                      out_data    0e87d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33400 cycle  1237                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33410 cycle  1238                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33420 cycle  1239                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33430 cycle  1240                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33440 cycle  1241                      out_data    03144
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33450 cycle  1242     in_data    1facb out_data    097cd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33460 cycle  1243     in_data    1537b out_data    00155
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33470 cycle  1244     in_data    04284 out_data    02136
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33480 cycle  1245     in_data    1c90f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33490 cycle  1246     in_data    129b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33500 cycle  1247     in_data    1d982
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33510 cycle  1248                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33520 cycle  1249     in_data    010ac
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33530 cycle  1250     in_data    03aeb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33540 cycle  1251                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33550 cycle  1252     in_data    1fedc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33560 cycle  1253     in_data    0e353
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33570 cycle  1254                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33580 cycle  1255     in_data    0565c out_data    1facb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33590 cycle  1256     in_data    1982b out_data    1537b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33600 cycle  1257     in_data    1a01b out_data    04284
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33610 cycle  1258     in_data    187e1 out_data    1c90f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33620 cycle  1259     in_data    10ea4 out_data    129b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33630 cycle  1260                      out_data    1d982
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33640 cycle  1261                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33650 cycle  1262                      out_data    010ac
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33660 cycle  1263 rst                  out_data    03aeb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33670 cycle  1264 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33680 cycle  1265 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33690 cycle  1266                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33700 cycle  1267     in_data    1abe0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33710 cycle  1268                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33720 cycle  1269                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33730 cycle  1270                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33740 cycle  1271     in_data    05c7e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33750 cycle  1272     in_data    0def3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33760 cycle  1273                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33770 cycle  1274                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33780 cycle  1275                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33790 cycle  1276     in_data    0fe38
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33800 cycle  1277     in_data    1977c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33810 cycle  1278     in_data    0fe79
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33820 cycle  1279                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33830 cycle  1280                      out_data    1abe0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33840 cycle  1281                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33850 cycle  1282                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33860 cycle  1283     in_data    03b6b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33870 cycle  1284                      out_data    05c7e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33880 cycle  1285                      out_data    0def3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33890 cycle  1286     in_data    12481
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33900 cycle  1287     in_data    15a24
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33910 cycle  1288                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33920 cycle  1289     in_data    0903c out_data    0fe38
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33930 cycle  1290     in_data    0e227 out_data    1977c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33940 cycle  1291                      out_data    0fe79
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33950 cycle  1292     in_data    0a0b1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33960 cycle  1293                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33970 cycle  1294                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33980 cycle  1295     in_data    19bc5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   33990 cycle  1296     in_data    12ef0 out_data    03b6b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34000 cycle  1297                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34010 cycle  1298     in_data    19aab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34020 cycle  1299     in_data    17c35 out_data    12481
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34030 cycle  1300     in_data    1c272 out_data    15a24
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34040 cycle  1301     in_data    11f5a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34050 cycle  1302                      out_data    0903c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34060 cycle  1303                      out_data    0e227
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34070 cycle  1304     in_data    0b85d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34080 cycle  1305                      out_data    0a0b1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34090 cycle  1306                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34100 cycle  1307                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34110 cycle  1308 rst                  out_data    19bc5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34120 cycle  1309 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34130 cycle  1310 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34140 cycle  1311                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34150 cycle  1312                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34160 cycle  1313     in_data    19fca
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34170 cycle  1314     in_data    07064
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34180 cycle  1315     in_data    12426
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34190 cycle  1316     in_data    15d96
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34200 cycle  1317     in_data    0a019
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34210 cycle  1318     in_data    14cf5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34220 cycle  1319     in_data    061c4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34230 cycle  1320     in_data    06c76
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34240 cycle  1321                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34250 cycle  1322                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34260 cycle  1323     in_data    1960c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34270 cycle  1324                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34280 cycle  1325     in_data    1662c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34290 cycle  1326     in_data    1ece5 out_data    19fca
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34300 cycle  1327     in_data    028b7 out_data    07064
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34310 cycle  1328                      out_data    12426
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34320 cycle  1329     in_data    1e8c5 out_data    15d96
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34330 cycle  1330     in_data    071d7 out_data    0a019
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34340 cycle  1331                      out_data    14cf5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34350 cycle  1332                      out_data    061c4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34360 cycle  1333                      out_data    06c76
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34370 cycle  1334     in_data    1997d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34380 cycle  1335                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34390 cycle  1336     in_data    06e94 out_data    1960c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34400 cycle  1337                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34410 cycle  1338                      out_data    1662c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34420 cycle  1339     in_data    1bec6 out_data    1ece5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34430 cycle  1340                      out_data    028b7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34440 cycle  1341     in_data    0720d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34450 cycle  1342     in_data    1518e out_data    1e8c5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34460 cycle  1343     in_data    17a4e out_data    071d7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34470 cycle  1344     in_data    12227
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34480 cycle  1345                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34490 cycle  1346                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34500 cycle  1347                      out_data    1997d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34510 cycle  1348                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34520 cycle  1349     in_data    0bcfb out_data    06e94
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34530 cycle  1350                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34540 cycle  1351                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34550 cycle  1352                      out_data    1bec6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34560 cycle  1353 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34570 cycle  1354 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34580 cycle  1355 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34590 cycle  1356     in_data    015ca
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34600 cycle  1357                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34610 cycle  1358     in_data    1a0e3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34620 cycle  1359                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34630 cycle  1360                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34640 cycle  1361                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34650 cycle  1362     in_data    0ff0f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34660 cycle  1363     in_data    030bc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34670 cycle  1364                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34680 cycle  1365     in_data    07f0c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34690 cycle  1366     in_data    0ede9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34700 cycle  1367     in_data    08b37
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34710 cycle  1368                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34720 cycle  1369     in_data    122a0 out_data    015ca
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34730 cycle  1370                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34740 cycle  1371                      out_data    1a0e3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34750 cycle  1372     in_data    0c138
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34760 cycle  1373     in_data    0e385
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34770 cycle  1374     in_data    004d7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34780 cycle  1375                      out_data    0ff0f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34790 cycle  1376     in_data    08309 out_data    030bc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34800 cycle  1377     in_data    11d6c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34810 cycle  1378     in_data    1ec8f out_data    07f0c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34820 cycle  1379     in_data    09fd4 out_data    0ede9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34830 cycle  1380     in_data    0a896 out_data    08b37
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34840 cycle  1381                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34850 cycle  1382     in_data    1e624 out_data    122a0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34860 cycle  1383                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34870 cycle  1384     in_data    19238
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34880 cycle  1385                      out_data    0c138
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34890 cycle  1386     in_data    054e2 out_data    0e385
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34900 cycle  1387                      out_data    004d7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34910 cycle  1388                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34920 cycle  1389     in_data    06cd2 out_data    08309
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34930 cycle  1390                      out_data    11d6c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34940 cycle  1391                      out_data    1ec8f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34950 cycle  1392     in_data    12c5b out_data    09fd4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34960 cycle  1393     in_data    055fe out_data    0a896
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34970 cycle  1394                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34980 cycle  1395                      out_data    1e624
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   34990 cycle  1396                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35000 cycle  1397                      out_data    19238
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35010 cycle  1398 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35020 cycle  1399 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35030 cycle  1400 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35040 cycle  1401     in_data    1bb48
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35050 cycle  1402                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35060 cycle  1403                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35070 cycle  1404                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35080 cycle  1405     in_data    1efd8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35090 cycle  1406                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35100 cycle  1407     in_data    190ba
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35110 cycle  1408     in_data    00bff
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35120 cycle  1409                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35130 cycle  1410                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35140 cycle  1411     in_data    1a8b5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35150 cycle  1412     in_data    0597f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35160 cycle  1413                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35170 cycle  1414                      out_data    1bb48
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35180 cycle  1415                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35190 cycle  1416                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35200 cycle  1417                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35210 cycle  1418     in_data    0c306 out_data    1efd8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35220 cycle  1419                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35230 cycle  1420     in_data    16d04 out_data    190ba
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35240 cycle  1421     in_data    1a716 out_data    00bff
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35250 cycle  1422     in_data    143e3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35260 cycle  1423                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35270 cycle  1424                      out_data    1a8b5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35280 cycle  1425     in_data    13025 out_data    0597f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35290 cycle  1426                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35300 cycle  1427                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35310 cycle  1428     in_data    04b15
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35320 cycle  1429     in_data    18667
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35330 cycle  1430                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35340 cycle  1431     in_data    1d298 out_data    0c306
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35350 cycle  1432                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35360 cycle  1433     in_data    006c5 out_data    16d04
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35370 cycle  1434                      out_data    1a716
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35380 cycle  1435                      out_data    143e3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35390 cycle  1436     in_data    1f722
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35400 cycle  1437     in_data    0114c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35410 cycle  1438     in_data    063e5 out_data    13025
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35420 cycle  1439                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35430 cycle  1440                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35440 cycle  1441                      out_data    04b15
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35450 cycle  1442                      out_data    18667
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35460 cycle  1443 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35470 cycle  1444 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35480 cycle  1445 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35490 cycle  1446                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35500 cycle  1447     in_data    106ad
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35510 cycle  1448                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35520 cycle  1449                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35530 cycle  1450     in_data    16c15
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35540 cycle  1451                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35550 cycle  1452     in_data    04428
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35560 cycle  1453                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35570 cycle  1454                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35580 cycle  1455                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35590 cycle  1456     in_data    19bf2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35600 cycle  1457     in_data    0df2d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35610 cycle  1458                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35620 cycle  1459                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35630 cycle  1460                      out_data    106ad
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35640 cycle  1461     in_data    0e06a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35650 cycle  1462                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35660 cycle  1463     in_data    18d18 out_data    16c15
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35670 cycle  1464                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35680 cycle  1465     in_data    17a13 out_data    04428
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35690 cycle  1466                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35700 cycle  1467     in_data    1b826
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35710 cycle  1468     in_data    1ac75
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35720 cycle  1469     in_data    01045 out_data    19bf2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35730 cycle  1470     in_data    064ef out_data    0df2d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35740 cycle  1471                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35750 cycle  1472     in_data    04f54
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35760 cycle  1473     in_data    00225
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35770 cycle  1474     in_data    09b64 out_data    0e06a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35780 cycle  1475     in_data    0f3b9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35790 cycle  1476     in_data    13524 out_data    18d18
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35800 cycle  1477     in_data    0ae26
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35810 cycle  1478                      out_data    17a13
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35820 cycle  1479                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35830 cycle  1480                      out_data    1b826
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35840 cycle  1481                      out_data    1ac75
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35850 cycle  1482                      out_data    01045
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35860 cycle  1483     in_data    1db8c out_data    064ef
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35870 cycle  1484     in_data    1478d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35880 cycle  1485                      out_data    04f54
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35890 cycle  1486                      out_data    00225
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35900 cycle  1487                      out_data    09b64
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35910 cycle  1488 rst                  out_data    0f3b9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35920 cycle  1489 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35930 cycle  1490 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35940 cycle  1491                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35950 cycle  1492     in_data    0736d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35960 cycle  1493     in_data    19e29
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35970 cycle  1494                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35980 cycle  1495                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   35990 cycle  1496                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36000 cycle  1497     in_data    16cda
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36010 cycle  1498                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36020 cycle  1499                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36030 cycle  1500                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36040 cycle  1501     in_data    0a7e6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36050 cycle  1502                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36060 cycle  1503                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36070 cycle  1504     in_data    1f5d1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36080 cycle  1505                      out_data    0736d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36090 cycle  1506     in_data    10fd9 out_data    19e29
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36100 cycle  1507     in_data    11162
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36110 cycle  1508                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36120 cycle  1509                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36130 cycle  1510     in_data    0493f out_data    16cda
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36140 cycle  1511     in_data    15863
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36150 cycle  1512                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36160 cycle  1513     in_data    096c5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36170 cycle  1514     in_data    0c5ec out_data    0a7e6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36180 cycle  1515                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36190 cycle  1516                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36200 cycle  1517                      out_data    1f5d1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36210 cycle  1518     in_data    0e45a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36220 cycle  1519     in_data    07cec out_data    10fd9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36230 cycle  1520     in_data    1d6b0 out_data    11162
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36240 cycle  1521                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36250 cycle  1522                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36260 cycle  1523                      out_data    0493f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36270 cycle  1524                      out_data    15863
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36280 cycle  1525                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36290 cycle  1526                      out_data    096c5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36300 cycle  1527     in_data    18d4d out_data    0c5ec
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36310 cycle  1528     in_data    07b91
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36320 cycle  1529     in_data    06e4b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36330 cycle  1530                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36340 cycle  1531                      out_data    0e45a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36350 cycle  1532                      out_data    07cec
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36360 cycle  1533 rst                  out_data    1d6b0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36370 cycle  1534 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36380 cycle  1535 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36390 cycle  1536                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36400 cycle  1537     in_data    03d53
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36410 cycle  1538                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36420 cycle  1539                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36430 cycle  1540                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36440 cycle  1541     in_data    188f1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36450 cycle  1542     in_data    0e80b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36460 cycle  1543                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36470 cycle  1544                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36480 cycle  1545                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36490 cycle  1546                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36500 cycle  1547                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36510 cycle  1548     in_data    100e1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36520 cycle  1549     in_data    1703e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36530 cycle  1550                      out_data    03d53
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36540 cycle  1551     in_data    0f994
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36550 cycle  1552     in_data    1143f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36560 cycle  1553                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36570 cycle  1554                      out_data    188f1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36580 cycle  1555     in_data    07647 out_data    0e80b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36590 cycle  1556                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36600 cycle  1557                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36610 cycle  1558                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36620 cycle  1559                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36630 cycle  1560                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36640 cycle  1561     in_data    13705 out_data    100e1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36650 cycle  1562     in_data    08d67 out_data    1703e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36660 cycle  1563                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36670 cycle  1564                      out_data    0f994
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36680 cycle  1565                      out_data    1143f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36690 cycle  1566                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36700 cycle  1567                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36710 cycle  1568     in_data    18506 out_data    07647
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36720 cycle  1569                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36730 cycle  1570                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36740 cycle  1571     in_data    11ceb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36750 cycle  1572     in_data    089c4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36760 cycle  1573     in_data    0afde
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36770 cycle  1574                      out_data    13705
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36780 cycle  1575                      out_data    08d67
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36790 cycle  1576                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36800 cycle  1577                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36810 cycle  1578 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36820 cycle  1579 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36830 cycle  1580 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36840 cycle  1581     in_data    0d01d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36850 cycle  1582                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36860 cycle  1583                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36870 cycle  1584                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36880 cycle  1585     in_data    0b1db
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36890 cycle  1586     in_data    0788a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36900 cycle  1587     in_data    047c3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36910 cycle  1588     in_data    1092d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36920 cycle  1589     in_data    01ccd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36930 cycle  1590     in_data    0279f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36940 cycle  1591     in_data    0fb6d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36950 cycle  1592     in_data    07aab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36960 cycle  1593     in_data    071a0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36970 cycle  1594     in_data    1744c out_data    0d01d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36980 cycle  1595     in_data    0ca50
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   36990 cycle  1596                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37000 cycle  1597                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37010 cycle  1598                      out_data    0b1db
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37020 cycle  1599                      out_data    0788a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37030 cycle  1600                      out_data    047c3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37040 cycle  1601                      out_data    1092d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37050 cycle  1602     in_data    07e44 out_data    01ccd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37060 cycle  1603     in_data    13abb out_data    0279f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37070 cycle  1604                      out_data    0fb6d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37080 cycle  1605                      out_data    07aab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37090 cycle  1606     in_data    0f6f5 out_data    071a0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37100 cycle  1607     in_data    09bfb out_data    1744c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37110 cycle  1608     in_data    1437a out_data    0ca50
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37120 cycle  1609     in_data    077cd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37130 cycle  1610                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37140 cycle  1611                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37150 cycle  1612                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37160 cycle  1613     in_data    00541
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37170 cycle  1614                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37180 cycle  1615     in_data    08d81 out_data    07e44
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37190 cycle  1616                      out_data    13abb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37200 cycle  1617                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37210 cycle  1618                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37220 cycle  1619                      out_data    0f6f5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37230 cycle  1620                      out_data    09bfb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37240 cycle  1621                      out_data    1437a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37250 cycle  1622                      out_data    077cd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37260 cycle  1623 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37270 cycle  1624 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37280 cycle  1625 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37290 cycle  1626                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37300 cycle  1627                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37310 cycle  1628     in_data    1f70d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37320 cycle  1629                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37330 cycle  1630                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37340 cycle  1631     in_data    12d30
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37350 cycle  1632     in_data    1dfba
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37360 cycle  1633     in_data    010dd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37370 cycle  1634                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37380 cycle  1635                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37390 cycle  1636                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37400 cycle  1637                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37410 cycle  1638                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37420 cycle  1639                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37430 cycle  1640     in_data    1161a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37440 cycle  1641     in_data    031e0 out_data    1f70d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37450 cycle  1642                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37460 cycle  1643     in_data    1f81c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37470 cycle  1644                      out_data    12d30
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37480 cycle  1645     in_data    0e860 out_data    1dfba
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37490 cycle  1646     in_data    05e15 out_data    010dd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37500 cycle  1647     in_data    093e0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37510 cycle  1648     in_data    15a0d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37520 cycle  1649     in_data    13d93
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37530 cycle  1650     in_data    0461a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37540 cycle  1651                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37550 cycle  1652     in_data    0113f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37560 cycle  1653                      out_data    1161a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37570 cycle  1654                      out_data    031e0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37580 cycle  1655     in_data    18640
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37590 cycle  1656                      out_data    1f81c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37600 cycle  1657                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37610 cycle  1658     in_data    11296 out_data    0e860
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37620 cycle  1659                      out_data    05e15
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37630 cycle  1660     in_data    0870c out_data    093e0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37640 cycle  1661     in_data    19857 out_data    15a0d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37650 cycle  1662     in_data    0b526 out_data    13d93
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37660 cycle  1663     in_data    0a64b out_data    0461a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37670 cycle  1664                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37680 cycle  1665                      out_data    0113f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37690 cycle  1666                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37700 cycle  1667                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37710 cycle  1668 rst                  out_data    18640
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37720 cycle  1669 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37730 cycle  1670 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37740 cycle  1671                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37750 cycle  1672                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37760 cycle  1673                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37770 cycle  1674     in_data    18923
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37780 cycle  1675                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37790 cycle  1676     in_data    053f6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37800 cycle  1677                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37810 cycle  1678                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37820 cycle  1679     in_data    1e9e1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37830 cycle  1680                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37840 cycle  1681                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37850 cycle  1682     in_data    01872
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37860 cycle  1683     in_data    1f84e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37870 cycle  1684     in_data    03b3d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37880 cycle  1685                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37890 cycle  1686                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37900 cycle  1687                      out_data    18923
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37910 cycle  1688                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37920 cycle  1689                      out_data    053f6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37930 cycle  1690     in_data    13275
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37940 cycle  1691                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37950 cycle  1692     in_data    17059 out_data    1e9e1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37960 cycle  1693     in_data    11134
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37970 cycle  1694     in_data    16363
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37980 cycle  1695     in_data    14b54 out_data    01872
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   37990 cycle  1696                      out_data    1f84e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38000 cycle  1697                      out_data    03b3d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38010 cycle  1698     in_data    1d99b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38020 cycle  1699                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38030 cycle  1700                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38040 cycle  1701     in_data    0e3c9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38050 cycle  1702     in_data    0f1fa
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38060 cycle  1703     in_data    0dfd2 out_data    13275
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38070 cycle  1704                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38080 cycle  1705     in_data    10ac2 out_data    17059
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38090 cycle  1706     in_data    10ba5 out_data    11134
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38100 cycle  1707                      out_data    16363
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38110 cycle  1708     in_data    1bee8 out_data    14b54
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38120 cycle  1709                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38130 cycle  1710                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38140 cycle  1711                      out_data    1d99b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38150 cycle  1712                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38160 cycle  1713 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38170 cycle  1714 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38180 cycle  1715 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38190 cycle  1716     in_data    08880
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38200 cycle  1717                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38210 cycle  1718                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38220 cycle  1719                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38230 cycle  1720     in_data    1c803
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38240 cycle  1721                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38250 cycle  1722     in_data    0d98b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38260 cycle  1723                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38270 cycle  1724     in_data    12c66
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38280 cycle  1725     in_data    0ca75
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38290 cycle  1726                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38300 cycle  1727     in_data    01ded
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38310 cycle  1728     in_data    1123a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38320 cycle  1729     in_data    0c9b8 out_data    08880
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38330 cycle  1730                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38340 cycle  1731                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38350 cycle  1732     in_data    1dc5a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38360 cycle  1733                      out_data    1c803
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38370 cycle  1734                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38380 cycle  1735     in_data    0273e out_data    0d98b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38390 cycle  1736     in_data    1e83e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38400 cycle  1737     in_data    1361d out_data    12c66
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38410 cycle  1738     in_data    1efca out_data    0ca75
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38420 cycle  1739                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38430 cycle  1740                      out_data    01ded
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38440 cycle  1741                      out_data    1123a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38450 cycle  1742     in_data    113aa out_data    0c9b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38460 cycle  1743                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38470 cycle  1744     in_data    14ad5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38480 cycle  1745                      out_data    1dc5a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38490 cycle  1746                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38500 cycle  1747     in_data    18857
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38510 cycle  1748     in_data    161b5 out_data    0273e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38520 cycle  1749                      out_data    1e83e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38530 cycle  1750                      out_data    1361d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38540 cycle  1751                      out_data    1efca
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38550 cycle  1752                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38560 cycle  1753     in_data    05638
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: time   38570 cycle  1754     in_data    0351a
--------------------------------------------------
Running tb.i_formula_2_pipe_tb.run
testbenches/formula_tb.sv formula 2 pipe 1: time   38580 cycle     0                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38590 cycle     1                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38600 cycle     2                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38610 cycle     3 rst                                     
testbenches/formula_tb.sv formula 2 pipe 1: time   38620 cycle     4 rst                                     
testbenches/formula_tb.sv formula 2 pipe 1: time   38630 cycle     5 rst                                     
testbenches/formula_tb.sv formula 2 pipe 1: time   38640 cycle     6     arg          1          4          9
testbenches/formula_tb.sv formula 2 pipe 1: time   38650 cycle     7                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38660 cycle     8                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38670 cycle     9                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38680 cycle    10                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38690 cycle    11                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38700 cycle    12                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38710 cycle    13                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38720 cycle    14                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38730 cycle    15                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38740 cycle    16                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38750 cycle    17                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38760 cycle    18                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38770 cycle    19                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38780 cycle    20                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38790 cycle    21                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38800 cycle    22                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38810 cycle    23                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38820 cycle    24                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38830 cycle    25                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38840 cycle    26                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38850 cycle    27                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38860 cycle    28                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38870 cycle    29                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38880 cycle    30                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38890 cycle    31                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38900 cycle    32                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38910 cycle    33                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38920 cycle    34                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38930 cycle    35                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38940 cycle    36                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38950 cycle    37                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38960 cycle    38                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38970 cycle    39                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38980 cycle    40                                         
testbenches/formula_tb.sv formula 2 pipe 1: time   38990 cycle    41                                          res          X
testbenches/formula_tb.sv formula 2 pipe 1: FAIL: res mismatch. Expected 1, actual X
testbenches/formula_tb.sv:303: $finish called at 38990 (1s)
testbenches/formula_tb.sv formula 1 pipe 1: PASS


number of transfers : arg 23 res 23 per 490 cycles
testbenches/formula_tb.sv formula 1 pipe 0: PASS


number of transfers : arg 23 res 23 per 880 cycles
testbenches/shift_register_with_valid_tb.sv width 8 depth 8: PASS
testbenches/shift_register_with_valid_tb.sv width 17 depth 13: PASS
testbenches/formula_tb.sv formula 2 pipe 1: FAIL: did not run or run was not completed


number of transfers : arg 1 res 1 per 36 cycles
