

================================================================
== Vivado HLS Report for 'subconv_1x1_16p_p'
================================================================
* Date:           Thu Dec 13 17:50:20 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  7202401|  7202401|  7202401|  7202401|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  7202400|  7202400|    150050|          -|          -|    48|    no    |
        | + Loop 1.1          |   150048|   150048|      9378|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |     9376|     9376|       586|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1  |      576|      576|        12|          -|          -|    48|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	17  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	5  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_25 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:387
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_11, %.loopexit.loopexit ]

ST_2: exitcond3 (8)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:387
.loopexit:1  %exitcond3 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_11 (10)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:387
.loopexit:3  %co_11 = add i6 %co, 1

ST_2: StgValue_30 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:387
.loopexit:4  br i1 %exitcond3, label %4, label %.preheader5.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:392
.preheader5.preheader:0  %tmp = zext i6 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:387
.preheader5.preheader:1  %tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %co, i6 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:387
.preheader5.preheader:2  %p_shl2_cast = zext i12 %tmp_s to i13

ST_2: tmp_156 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:387
.preheader5.preheader:3  %tmp_156 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl3_cast1 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:392
.preheader5.preheader:4  %p_shl3_cast1 = zext i10 %tmp_156 to i11

ST_2: p_shl3_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:392
.preheader5.preheader:5  %p_shl3_cast = zext i10 %tmp_156 to i13

ST_2: tmp_157 (19)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:392
.preheader5.preheader:6  %tmp_157 = sub i13 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_158 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:387
.preheader5.preheader:7  %tmp_158 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:395
.preheader5.preheader:8  %p_shl1_cast = zext i7 %tmp_158 to i11

ST_2: tmp_159 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:395
.preheader5.preheader:9  %tmp_159 = add i11 %p_shl1_cast, %p_shl3_cast1

ST_2: bias_addr (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:394
.preheader5.preheader:10  %bias_addr = getelementptr [48 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_42 (24)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:388
.preheader5.preheader:11  br label %.preheader5

ST_2: StgValue_43 (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:399
:0  ret void


 <State 3>: 4.68ns
ST_3: h (26)  [1/1] 0.00ns
.preheader5:0  %h = phi i5 [ %h_11, %3 ], [ 1, %.preheader5.preheader ]

ST_3: exitcond2 (27)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:388
.preheader5:1  %exitcond2 = icmp eq i5 %h, -15

ST_3: empty_51 (28)  [1/1] 0.00ns
.preheader5:2  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_47 (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:388
.preheader5:3  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader

ST_3: tmp_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:395
.preheader4.preheader:0  %tmp_cast = zext i5 %h to i11

ST_3: tmp_160 (32)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:395
.preheader4.preheader:1  %tmp_160 = add i11 %tmp_cast, %tmp_159

ST_3: p_shl4_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:395
.preheader4.preheader:2  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_160, i4 0)

ST_3: tmp_70 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:395
.preheader4.preheader:3  %tmp_70 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_160, i1 false)

ST_3: p_shl5_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:395
.preheader4.preheader:4  %p_shl5_cast = zext i12 %tmp_70 to i15

ST_3: tmp_161 (36)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:395
.preheader4.preheader:5  %tmp_161 = add i15 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_54 (37)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:389
.preheader4.preheader:6  br label %.preheader4

ST_3: StgValue_55 (98)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (39)  [1/1] 0.00ns
.preheader4:0  %w = phi i5 [ %w_11, %2 ], [ 1, %.preheader4.preheader ]

ST_4: exitcond1 (40)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:389
.preheader4:1  %exitcond1 = icmp eq i5 %w, -15

ST_4: empty_52 (41)  [1/1] 0.00ns
.preheader4:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_59 (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:389
.preheader4:3  br i1 %exitcond1, label %3, label %.preheader.preheader

ST_4: tmp_67_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:395
.preheader.preheader:0  %tmp_67_cast = zext i5 %w to i15

ST_4: tmp_162 (45)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:395
.preheader.preheader:1  %tmp_162 = add i15 %tmp_161, %tmp_67_cast

ST_4: tmp_224_cast (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:395
.preheader.preheader:2  %tmp_224_cast = zext i15 %tmp_162 to i64

ST_4: ShuffleConvs_1_Downs (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:395
.preheader.preheader:3  %ShuffleConvs_1_Downs = getelementptr [15552 x float]* @ShuffleConvs_1_Downs, i64 0, i64 %tmp_224_cast

ST_4: StgValue_64 (48)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:391
.preheader.preheader:4  br label %.preheader

ST_4: h_11 (95)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:388
:0  %h_11 = add i5 %h, 1

ST_4: StgValue_66 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:388
:1  br label %.preheader5


 <State 5>: 7.63ns
ST_5: sum (50)  [1/1] 0.00ns
.preheader:0  %sum = phi float [ %sum_12, %1 ], [ 0.000000e+00, %.preheader.preheader ]

ST_5: ci (51)  [1/1] 0.00ns
.preheader:1  %ci = phi i6 [ %ci_5, %1 ], [ 0, %.preheader.preheader ]

ST_5: exitcond (52)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:391
.preheader:2  %exitcond = icmp eq i6 %ci, -16

ST_5: empty_53 (53)  [1/1] 0.00ns
.preheader:3  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_5: ci_5 (54)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:391
.preheader:4  %ci_5 = add i6 %ci, 1

ST_5: StgValue_72 (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:391
.preheader:5  br i1 %exitcond, label %2, label %1

ST_5: tmp_68_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:392
:0  %tmp_68_cast = zext i6 %ci to i13

ST_5: tmp_163 (58)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:392
:1  %tmp_163 = add i13 %tmp_68_cast, %tmp_157

ST_5: tmp_164 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:391
:4  %tmp_164 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci, i4 0)

ST_5: p_shl8_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:391
:5  %p_shl8_cast = zext i10 %tmp_164 to i11

ST_5: tmp_165 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:391
:6  %tmp_165 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci, i1 false)

ST_5: p_shl9_cast (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:392
:7  %p_shl9_cast = zext i7 %tmp_165 to i11

ST_5: tmp_166 (65)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:392
:8  %tmp_166 = add i11 %p_shl8_cast, %p_shl9_cast

ST_5: tmp_167 (66)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:392
:9  %tmp_167 = add i11 %tmp_cast, %tmp_166

ST_5: p_shl6_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:392
:10  %p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_167, i4 0)

ST_5: tmp_72 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:392
:11  %tmp_72 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_167, i1 false)

ST_5: p_shl7_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:392
:12  %p_shl7_cast = zext i12 %tmp_72 to i15

ST_5: tmp_168 (70)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:392
:13  %tmp_168 = add i15 %p_shl6_cast, %p_shl7_cast

ST_5: tmp_169 (71)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:392
:14  %tmp_169 = add i15 %tmp_67_cast, %tmp_168

ST_5: bias_load (80)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:394
:0  %bias_load = load float* %bias_addr, align 4

ST_5: w_11 (92)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:389
:12  %w_11 = add i5 1, %w


 <State 6>: 3.25ns
ST_6: tmp_225_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:392
:2  %tmp_225_cast = sext i13 %tmp_163 to i64

ST_6: weight_addr (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:392
:3  %weight_addr = getelementptr [2304 x float]* %weight, i64 0, i64 %tmp_225_cast

ST_6: tmp_233_cast (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:392
:15  %tmp_233_cast = zext i15 %tmp_169 to i64

ST_6: shuffleunit0_2_outpu (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:392
:16  %shuffleunit0_2_outpu = getelementptr [15552 x float]* @shuffleunit0_2_outpu, i64 0, i64 %tmp_233_cast

ST_6: weight_load (74)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:392
:17  %weight_load = load float* %weight_addr, align 4

ST_6: shuffleunit0_2_outpu_1 (75)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:392
:18  %shuffleunit0_2_outpu_1 = load float* %shuffleunit0_2_outpu, align 4


 <State 7>: 3.25ns
ST_7: weight_load (74)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:392
:17  %weight_load = load float* %weight_addr, align 4

ST_7: shuffleunit0_2_outpu_1 (75)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:392
:18  %shuffleunit0_2_outpu_1 = load float* %shuffleunit0_2_outpu, align 4


 <State 8>: 5.70ns
ST_8: tmp_69 (76)  [4/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:392
:19  %tmp_69 = fmul float %weight_load, %shuffleunit0_2_outpu_1


 <State 9>: 5.70ns
ST_9: tmp_69 (76)  [3/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:392
:19  %tmp_69 = fmul float %weight_load, %shuffleunit0_2_outpu_1


 <State 10>: 5.70ns
ST_10: tmp_69 (76)  [2/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:392
:19  %tmp_69 = fmul float %weight_load, %shuffleunit0_2_outpu_1


 <State 11>: 5.70ns
ST_11: tmp_69 (76)  [1/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:392
:19  %tmp_69 = fmul float %weight_load, %shuffleunit0_2_outpu_1


 <State 12>: 7.26ns
ST_12: sum_12 (77)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:392
:20  %sum_12 = fadd float %sum, %tmp_69


 <State 13>: 7.26ns
ST_13: sum_12 (77)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:392
:20  %sum_12 = fadd float %sum, %tmp_69


 <State 14>: 7.26ns
ST_14: sum_12 (77)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:392
:20  %sum_12 = fadd float %sum, %tmp_69


 <State 15>: 7.26ns
ST_15: sum_12 (77)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:392
:20  %sum_12 = fadd float %sum, %tmp_69


 <State 16>: 7.26ns
ST_16: sum_12 (77)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:392
:20  %sum_12 = fadd float %sum, %tmp_69

ST_16: StgValue_105 (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:391
:21  br label %.preheader


 <State 17>: 3.25ns
ST_17: bias_load (80)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:394
:0  %bias_load = load float* %bias_addr, align 4


 <State 18>: 7.26ns
ST_18: result (81)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:394
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (81)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:394
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (81)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:394
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (81)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:394
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (81)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:394
:1  %result = fadd float %sum, %bias_load


 <State 23>: 6.79ns
ST_23: tmp_24 (88)  [1/1] 6.79ns  loc: acceleartor_hls_padding/components.cpp:395
:8  %tmp_24 = fcmp ogt float %result, 0.000000e+00


 <State 24>: 8.53ns
ST_24: result_to_int (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:394
:2  %result_to_int = bitcast float %result to i32

ST_24: tmp_21 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:394
:3  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

ST_24: tmp_71 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:394
:4  %tmp_71 = trunc i32 %result_to_int to i23

ST_24: notlhs (85)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:394
:5  %notlhs = icmp ne i8 %tmp_21, -1

ST_24: notrhs (86)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:394
:6  %notrhs = icmp eq i23 %tmp_71, 0

ST_24: tmp_23 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:394 (grouped into LUT with out node result_5)
:7  %tmp_23 = or i1 %notrhs, %notlhs

ST_24: tmp_25 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:395 (grouped into LUT with out node result_5)
:9  %tmp_25 = and i1 %tmp_23, %tmp_24

ST_24: result_5 (90)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:395 (out node of the LUT)
:10  %result_5 = select i1 %tmp_25, float %result, float 0.000000e+00

ST_24: StgValue_121 (91)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:395
:11  store float %result_5, float* %ShuffleConvs_1_Downs, align 4

ST_24: StgValue_122 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:389
:13  br label %.preheader4



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:387) [7]  (1.59 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:387) [7]  (0 ns)
	'icmp' operation ('exitcond3', acceleartor_hls_padding/components.cpp:387) [8]  (3.88 ns)

 <State 3>: 4.68ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:388) [26]  (0 ns)
	'add' operation ('tmp_160', acceleartor_hls_padding/components.cpp:395) [32]  (2.33 ns)
	'add' operation ('tmp_161', acceleartor_hls_padding/components.cpp:395) [36]  (2.35 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:389) [39]  (0 ns)
	'icmp' operation ('exitcond1', acceleartor_hls_padding/components.cpp:389) [40]  (3.31 ns)

 <State 5>: 7.63ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:391) [51]  (0 ns)
	'add' operation ('tmp_166', acceleartor_hls_padding/components.cpp:392) [65]  (1.88 ns)
	'add' operation ('tmp_167', acceleartor_hls_padding/components.cpp:392) [66]  (1.88 ns)
	'add' operation ('tmp_168', acceleartor_hls_padding/components.cpp:392) [70]  (1.94 ns)
	'add' operation ('tmp_169', acceleartor_hls_padding/components.cpp:392) [71]  (1.94 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('weight_addr', acceleartor_hls_padding/components.cpp:392) [60]  (0 ns)
	'load' operation ('weight_load', acceleartor_hls_padding/components.cpp:392) on array 'weight' [74]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight_load', acceleartor_hls_padding/components.cpp:392) on array 'weight' [74]  (3.25 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_69', acceleartor_hls_padding/components.cpp:392) [76]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_69', acceleartor_hls_padding/components.cpp:392) [76]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_69', acceleartor_hls_padding/components.cpp:392) [76]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_69', acceleartor_hls_padding/components.cpp:392) [76]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:392) [77]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:392) [77]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:392) [77]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:392) [77]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:392) [77]  (7.26 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('bias_load', acceleartor_hls_padding/components.cpp:394) on array 'bias' [80]  (3.25 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:394) [81]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:394) [81]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:394) [81]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:394) [81]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:394) [81]  (7.26 ns)

 <State 23>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_24', acceleartor_hls_padding/components.cpp:395) [88]  (6.79 ns)

 <State 24>: 8.53ns
The critical path consists of the following:
	'icmp' operation ('notrhs', acceleartor_hls_padding/components.cpp:394) [86]  (3.2 ns)
	'or' operation ('tmp_23', acceleartor_hls_padding/components.cpp:394) [87]  (0 ns)
	'and' operation ('tmp_25', acceleartor_hls_padding/components.cpp:395) [89]  (0 ns)
	'select' operation ('result', acceleartor_hls_padding/components.cpp:395) [90]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:395) of variable 'result', acceleartor_hls_padding/components.cpp:395 on array 'ShuffleConvs_1_Downs' [91]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
