"/home/tejas/Downloads/efinity/2023.2/bin/efx_map" --project "WS2812_Protocol" --root "ws2812_phy" --write-efx-verilog "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.map.v" --write-premap-module "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.elab.vdb" --binary-db "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.vdb" --device "T120F324" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_syn" --output-dir "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow" --project-xml "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/WS2812_Protocol.xml" --I "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing" --I "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo"