## å•å‘¨æœŸCPUè®¾è®¡

## å‚è€ƒå†…å®¹

> - The RISC-V Instruction Set Manual ([Volume I](https://github.com/riscv/riscv-isa-manual/releases/download/draft-20210813-7d0006e/riscv-spec.pdf)ï¼‰
> - ã€ŠCPUè®¾è®¡å®žæˆ˜ã€‹ç¬¬å››ç« P75-P92
> - ã€Šè®¡ç®—æœºç»„æˆä¸Žè®¾è®¡ ç¡¬ä»¶è½¯ä»¶æŽ¥å£ï¼ˆç¬¬äº”ç‰ˆï¼‰ã€‹ç¬¬å››ç« 4.1-4.4å°èŠ‚
> - [NutShellæºç ](https://github.com/OSCPU/NutShell)
> - [Triggerï¼šchiselå†™çš„4çº§æµæ°´çº¿é¡ºåºå•å‘å°„å¤„ç†å™¨æ ¸](https://github.com/yuhanzhu612/Trigger)

åœ¨æ¬¡ä¹‹å‰ï¼Œä½ éœ€è¦å¯¹RISC-VæŒ‡ä»¤é›†æœ‰ä¸ªç®€å•çš„äº†è§£ã€‚æœ¬æ–‡çš„å•å‘¨æœŸå¤„ç†å™¨æ”¯æŒ**RISCV64IM**æŒ‡ä»¤ã€‚

![image-20220722223959062](https://cdn.jsdelivr.net/gh/JiangFang03/images/img/202207222239163.png)

## 1ã€è¯‘ç æ¨¡å—

### æŒ‡ä»¤é›†

è¿™é‡Œä»¿ç…§æžœå£³Nutshellçš„è¯‘ç æ–¹å¼ã€‚é€šè¿‡BitPatåŒ¹é…æŒ‡ä»¤ï¼ŒåŒæ—¶æ¯ä¸€æ¡æŒ‡ä»¤éƒ½ç»‘å®šäº†å…·ä½“çš„æŒ‡ä»¤ç±»åž‹ã€æ“ä½œå•å…ƒä»¥åŠå…·ä½“çš„æ“ä½œã€‚

```scala
  //RV64MInstr
  def MULW    = BitPat("b0000001_?????_?????_000_?????_0111011")
  def DIVW    = BitPat("b0000001_?????_?????_100_?????_0111011")
  def DIVUW   = BitPat("b0000001_?????_?????_101_?????_0111011")
  def REMW    = BitPat("b0000001_?????_?????_110_?????_0111011")
  def REMUW   = BitPat("b0000001_?????_?????_111_?????_0111011")

  val RV64M_Table = Array(
    MULW           -> List(InstrR, FuType.mdu, MDUOpType.mulw),
    DIVW           -> List(InstrR, FuType.mdu, MDUOpType.divw),
    DIVUW          -> List(InstrR, FuType.mdu, MDUOpType.divuw),
    REMW           -> List(InstrR, FuType.mdu, MDUOpType.remw),
    REMUW          -> List(InstrR, FuType.mdu, MDUOpType.remuw)
  )
```

åœ¨è¯‘ç å•å…ƒï¼Œé€šè¿‡ä»¥ä¸‹å‘½ä»¤å°±å¯ä»¥èŽ·å–æŒ‡ä»¤çš„ç±»åž‹å’Œæ“ä½œç±»åž‹ã€‚

```scala
    val decodeList = ListLookup(instr, Instructions.DecodeDefault, Instructions.DecodeTable)
    val instrType = decodeList(0) 
    val fuType  = decodeList(1)
    val fuOpType = decodeList(2)
```

### æŽ§åˆ¶ä¿¡å·

è¯‘ç æ¨¡å—æ ¹æ®`instrType`ã€`fuType`ã€`fuOpType`ç”Ÿæˆä»¥ä¸‹æŽ§åˆ¶ä¿¡å·ï¼š

| æŽ§åˆ¶ä¿¡å·   | å«ä¹‰                                              |
| ---------- | ------------------------------------------------- |
| instrType  | æŒ‡ä»¤ç±»åž‹ï¼ˆIã€Rã€Sã€Bã€Uã€Jï¼‰                      |
| fuType     | æ“ä½œå•å…ƒï¼ˆALUã€LSUã€MDUç­‰ï¼‰                       |
| fuOpType   | å…·ä½“æ“ä½œï¼ˆå¦‚addã€subã€jalç­‰ï¼‰                     |
| alu1Type   | ALUæ“ä½œæ•°1ç±»åž‹ï¼Œ0ï¼šå¯„å­˜å™¨ï¼Œ1ï¼šPC                  |
| alu2Type   | ALUæ“ä½œæ•°2ç±»åž‹ï¼Œ0ï¼šå¯„å­˜å™¨ï¼Œ1ï¼šimm                 |
| rfSrc1     | æºå¯„å­˜å™¨rs                                        |
| rfSrc2     | æºå¯„å­˜å™¨rt                                        |
| rfWen      | å¯„å­˜å™¨å †å†™ä½¿èƒ½                                    |
| rfDest     | ç›®çš„å¯„å­˜å™¨                                        |
| imm        | ç«‹å³æ•°                                            |
| sel_rf_res | å†™å›žå¯„å­˜å™¨å †çš„æ¥æºã€‚0ï¼šALUè¿ç®—ç»“æžœï¼Œ1ï¼šå­˜å‚¨å™¨æ•°æ® |
| mem_write  | å­˜å‚¨å™¨å†™ä½¿èƒ½                                      |
| mem_read   | å­˜å‚¨å™¨è¯»ä½¿èƒ½                                      |

## 2ã€ALUå•å…ƒ

ALUå•å…ƒæ ¹æ®ä¼ å…¥çš„`aluopType`è¿›è¡Œä¸åŒçš„è®¡ç®—ã€‚åŒæ—¶è´Ÿè´£è®¡ç®—next_Pcå’Œè®¿å­˜çš„åœ°å€

```scala
    val res = LookupTreeDefault(aluOpType, adderRes, List(
        ALUOpType.sll   -> ((src1  << shamt)(XLEN-1, 0)), //é€»è¾‘å·¦ç§»
        ALUOpType.srl   -> (src1  >> shamt),
        ALUOpType.sra   -> ((src1.asSInt >> shamt).asUInt),

        ALUOpType.slt   -> ZeroExt(less, XLEN),
        ALUOpType.sltu  -> ZeroExt(less_u, XLEN),

        ALUOpType.xor   -> (src1 ^ src2),
        ALUOpType.or    -> (src1 | src2),
        ALUOpType.and   -> (src1 & src2),
        
        ALUOpType.addw  -> SignExt((adderRes)(31,0), 64),
        ALUOpType.subw  -> SignExt((adderRes)(31,0), 64),
        ALUOpType.sllw  -> SignExt((src1  << shamt)(31, 0),64),
        ALUOpType.srlw  -> SignExt((shsrc1  >> shamt)(31,0),64),
        ALUOpType.sraw  -> SignExt(((shsrc1.asSInt >> shamt).asUInt)(31,0) ,64),

        ALUOpType.beq   -> !(src1 ^ src2).orR,
        ALUOpType.bne   -> (src1 ^ src2).orR,
        ALUOpType.blt   -> less,
        ALUOpType.bltu  -> less_u,
        ALUOpType.bge   -> !less,
        ALUOpType.bgeu  -> !less_u,
    ))
```

### ç‰¹æ®ŠæŒ‡ä»¤çš„å¤„ç†

éœ€è¦ç‰¹åˆ«å…³æ³¨çš„æŒ‡ä»¤ï¼š

#### **`LUIï¼š`**

åŠ è½½é•¿ç«‹å³æ•°åˆ°rdä¸­ã€‚æ“ä½œæ•°1ï¼š0å·å¯„å­˜å™¨ã€‚æ“ä½œæ•°2ï¼šç«‹å³æ•°ã€‚é›¶å·å¯„å­˜å™¨åŠ ä¸Šç«‹å³æ•°å†™å…¥rdå¯„å­˜å™¨

ðŸ’¡ ALUåŠ æ³•æ“ä½œï¼šrd = reg(0)+imm

#### **`AUIPCï¼š`**

PCåŠ ä¸Šç«‹å³æ•°ã€‚æ“ä½œæ•°1ï¼špcï¼›æ“ä½œæ•°2ï¼šç«‹å³æ•°

 ðŸ’¡ ALUåŠ æ³•æ“ä½œï¼šrd = PC+imm

#### `JALï¼š`æ— æ¡ä»¶è·³è½¬ 

ï¼ˆJALã€JALRå¯ä»¥åœ¨è¯‘ç é˜¶æ®µå°±èƒ½èŽ·å¾—è·³è½¬åœ°å€ã€‚ï¼‰æ“ä½œæ•°1ï¼špcï¼›æ“ä½œæ•°2ï¼šç«‹å³æ•°(offset)

è®°å½•ä¸‹ä¸€æ¡pcå€¼(rd = pc+4), pc+4åº”è¯¥ä½œä¸ºALUçš„è¿ç®—ç»“æžœï¼Œæœ€ç»ˆå†™å›žå¯„å­˜å™¨ã€‚åŒæ—¶ï¼Œéœ€è¦è®¡ç®—ç›®æ ‡åœ°å€ï¼ˆnextPc)è®¾ä¸º pc + offsetï¼ˆimm)

ðŸ’¡ ALUåŠ æ³•æ“ä½œï¼šres = pc + 4;  target = pc+offset

#### **`JALRï¼š`**é“¾æŽ¥å¹¶è·³è½¬

æ“ä½œæ•°1ï¼šrs1ï¼ˆå¯„å­˜å™¨è¯»ç«¯å£1çš„å€¼ï¼‰æ“ä½œæ•°2ï¼šç«‹å³æ•°ï¼ˆoffset)ã€‚

è®°å½•ä¸‹ä¸€æ¡pcå€¼(rd = pc+4), pc+4åº”è¯¥ä½œä¸ºALUçš„è¿ç®—ç»“æžœï¼Œæœ€ç»ˆå†™å›žå¯„å­˜å™¨ã€‚åŒæ—¶ï¼Œéœ€è¦è®¡ç®—ç›®æ ‡åœ°å€ï¼ˆnextPc)è®¾ä¸º reg + offsetï¼ˆimm)

 ðŸ’¡ ALUåŠ æ³•æ“ä½œï¼šres = pc + 4;  target = reg+offset

#### **Bç±»**æŒ‡ä»¤

æ“ä½œæ•°1ï¼šrs1ï¼ˆå¯„å­˜å™¨è¯»ç«¯å£1çš„å€¼ï¼‰æ“ä½œæ•°2ï¼šrs2ï¼ˆå¯„å­˜å™¨è¯»ç«¯å£1çš„å€¼ï¼‰

ALUæ¯”è¾ƒrs1å’Œrs2ï¼ˆç›¸ç­‰ã€å°äºŽã€å¤§äºŽâ€¦â€¦ï¼‰ã€‚ALUå¾—å‡ºæ˜¯å¦è·³è½¬ï¼štakenã€‚å¦‚æžœtakenï¼Œ

è®¾ç½®target_pc = pc + offset

## 3ã€MDUä¹˜é™¤æ³•å•å…ƒ

ä¹˜é™¤æ³•è®¡ç®—ã€‚ç›®å‰ç›´æŽ¥ç”¨`*`ã€`/`å’Œ`%`

```scala
    val mulRes = src1 * src2
    val res = LookupTreeDefault(mduOpType, mulRes, List(
        MDUOpType.mul       -> (src1 * src2)(63, 0),
        MDUOpType.mulh      -> ((src1.asSInt * src2.asSInt).asUInt >> 32),

        MDUOpType.div        ->  (src1.asSInt / src2.asSInt).asUInt,
        MDUOpType.divu       -> (src1 / src2)(63,0),

        MDUOpType.rem        -> (src1.asSInt % src2.asSInt).asUInt,
        MDUOpType.remu       -> (src1 % src2),
		â€¦â€¦
    ))
```

## 4ã€å­˜å‚¨æ¨¡å—

â‘ ä½¿ç”¨Cè¯­è¨€ç”³è¯·ä¸€ä¸ªå¯è¯»å†™çš„å¤§æ•°ç»„ï¼Œæ¨¡æ‹Ÿå†…å­˜ã€‚

```c
uint8_t pmem[CONFIG_MSIZE];
extern "C" void pmem_read(long long raddr, long long *rdata) {
  // æ€»æ˜¯è¯»å–åœ°å€ä¸º`raddr & ~0x7ull`çš„8å­—èŠ‚è¿”å›žç»™`rdata`
}
extern "C" void pmem_write(long long waddr, long long wdata, char wmask) {
  // æ€»æ˜¯å¾€åœ°å€ä¸º`waddr & ~0x7ull`çš„8å­—èŠ‚æŒ‰å†™æŽ©ç `wmask`å†™å…¥`wdata`
  // `wmask`ä¸­æ¯æ¯”ç‰¹è¡¨ç¤º`wdata`ä¸­1ä¸ªå­—èŠ‚çš„æŽ©ç ,
  // å¦‚`wmask = 0x3`ä»£è¡¨åªå†™å…¥æœ€ä½Ž2ä¸ªå­—èŠ‚, å†…å­˜ä¸­çš„å…¶å®ƒå­—èŠ‚ä¿æŒä¸å˜
}
```

â‘¡ç”¨verilogå†™å­˜å‚¨å™¨éƒ¨åˆ†ï¼Œä½¿ç”¨DPI-Cæœºåˆ¶ï¼Œè°ƒç”¨è¯»å†™å­˜å‚¨å™¨å‡½æ•°

```verilog
import "DPI-C" function void pmem_read(
  input longint raddr, output longint rdata);
import "DPI-C" function void pmem_write(
  input longint waddr, input longint wdata, input byte wmask);

XXXX
always @(*) begin
      if(mem_read == 1'b1)
      begin
         pmem_read(address, read_data);
      end
      if(mem_write == 1'b1) 
      begin
         pmem_write(address, write_data, w_mask);
      end
end
```

â‘¢ä½¿ç”¨chiselçš„blackboxæœºåˆ¶åŒ…è£¹PmemHarness.v

```verilog
class PmemHarness extends BlackBox with HasBlackBoxResource {
    val io = IO(new Bundle{
        val clock = Input(Clock())
        val reset = Input(Bool())
        val mem_read = Input(UInt(1.W))//control signal
        val mem_write = Input(UInt(1.W))//control signal
     	â€¦â€¦
    })
  addResource("/vsrc/PmemHarness.v")
}
```

pmem_readå’Œpmem_writeä¸­æ¨¡æ‹Ÿäº†64ä½æ€»çº¿çš„è¡Œä¸º: å®ƒä»¬åªæ”¯æŒåœ°å€æŒ‰8å­—èŠ‚å¯¹é½çš„è¯»å†™, å…¶ä¸­è¯»æ“ä½œæ€»æ˜¯è¿”å›žæŒ‰8å­—èŠ‚å¯¹é½è¯»å‡ºçš„æ•°æ®, éœ€è¦ç”±RTLä»£ç æ ¹æ®è¯»åœ°å€é€‰æ‹©å‡ºéœ€è¦çš„éƒ¨åˆ†:

```scala
val mask = LookupTreeDefault(lsuOpType, "b1111_1111".U, List(
      LSUOpType.sb -> "b0000_0001".U,
      LSUOpType.sh -> "b0000_0011".U,
      LSUOpType.sw -> "b0000_1111".U,
      LSUOpType.sd -> "b1111_1111".U
  ))
  mem.io.w_mask := mask

  val rdataSel = mem.io.read_data
  val rdataPartialLoad = LookupTreeDefault(lsuOpType, "b0".U(64.W), List(
      LSUOpType.lb   -> SignExt(rdataSel(7, 0) , 64),
      LSUOpType.lh   -> SignExt(rdataSel(15, 0), 64),
      LSUOpType.lw   -> SignExt(rdataSel(31, 0), 64),
      LSUOpType.ld   -> SignExt(rdataSel(63, 0), 64),
      LSUOpType.lbu  -> ZeroExt(rdataSel(7, 0) , 64),
      LSUOpType.lhu  -> ZeroExt(rdataSel(15, 0), 64),
      LSUOpType.lwu  -> ZeroExt(rdataSel(31, 0), 64)
  ))
  io.read_data := rdataPartialLoad
```

