read -sv run_verilog_mid/adder_32b_13_82_fdc2409cf8899d59359813df1fffa536.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_13_82_fdc2409cf8899d59359813df1fffa536_yosys.v
