--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 18.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X4Y25.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X4Y26.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y25.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 
0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43029 paths analyzed, 15639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.407ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_6_inst/data_59 (SLICE_X69Y70.A2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_59 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.329ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.683 - 0.632)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y51.CQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<6>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6
    SLICE_X72Y65.A1      net (fanout=13)       5.981   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<6>
    SLICE_X72Y65.AMUX    Tilo                  0.261   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<49><7>11
    SLICE_X69Y70.A2      net (fanout=8)        1.318   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<49><7>1
    SLICE_X69Y70.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<62>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<59>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_59
    -------------------------------------------------  ---------------------------
    Total                                      8.329ns (1.030ns logic, 7.299ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_59 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.046ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.683 - 0.632)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y51.BQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5
    SLICE_X72Y65.A4      net (fanout=14)       2.754   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<5>
    SLICE_X72Y65.AMUX    Tilo                  0.261   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<49><7>11
    SLICE_X69Y70.A2      net (fanout=8)        1.318   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<49><7>1
    SLICE_X69Y70.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<62>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<59>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_59
    -------------------------------------------------  ---------------------------
    Total                                      5.046ns (0.974ns logic, 4.072ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_4 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_59 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.029ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.683 - 0.632)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_4 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y51.AQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_4
    SLICE_X72Y65.A3      net (fanout=14)       2.737   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<4>
    SLICE_X72Y65.AMUX    Tilo                  0.261   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<49><7>11
    SLICE_X69Y70.A2      net (fanout=8)        1.318   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<49><7>1
    SLICE_X69Y70.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<62>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<59>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_59
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (0.974ns logic, 4.055ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_6_inst/data_62 (SLICE_X69Y70.D1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_62 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.205ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.683 - 0.632)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y51.CQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<6>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6
    SLICE_X72Y65.A1      net (fanout=13)       5.981   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<6>
    SLICE_X72Y65.A       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>11
    SLICE_X69Y70.D1      net (fanout=8)        1.252   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
    SLICE_X69Y70.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<62>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<62>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_62
    -------------------------------------------------  ---------------------------
    Total                                      8.205ns (0.972ns logic, 7.233ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_62 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.922ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.683 - 0.632)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y51.BQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5
    SLICE_X72Y65.A4      net (fanout=14)       2.754   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<5>
    SLICE_X72Y65.A       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>11
    SLICE_X69Y70.D1      net (fanout=8)        1.252   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
    SLICE_X69Y70.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<62>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<62>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_62
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (0.916ns logic, 4.006ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_4 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_62 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.683 - 0.632)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_4 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y51.AQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_4
    SLICE_X72Y65.A3      net (fanout=14)       2.737   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<4>
    SLICE_X72Y65.A       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>11
    SLICE_X69Y70.D1      net (fanout=8)        1.252   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
    SLICE_X69Y70.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<62>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<62>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_62
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (0.916ns logic, 3.989ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60 (SLICE_X69Y70.B2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.181ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.683 - 0.632)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y51.CQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<6>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_6
    SLICE_X72Y65.A1      net (fanout=13)       5.981   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<6>
    SLICE_X72Y65.A       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>11
    SLICE_X69Y70.B2      net (fanout=8)        1.228   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
    SLICE_X69Y70.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<62>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<60>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60
    -------------------------------------------------  ---------------------------
    Total                                      8.181ns (0.972ns logic, 7.209ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.683 - 0.632)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y51.BQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_5
    SLICE_X72Y65.A4      net (fanout=14)       2.754   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<5>
    SLICE_X72Y65.A       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>11
    SLICE_X69Y70.B2      net (fanout=8)        1.228   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
    SLICE_X69Y70.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<62>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<60>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (0.916ns logic, 3.982ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_4 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.683 - 0.632)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_4 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y51.AQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<7>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt_4
    SLICE_X72Y65.A3      net (fanout=14)       2.737   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt<4>
    SLICE_X72Y65.A       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>11
    SLICE_X69Y70.B2      net (fanout=8)        1.228   link_tracking_1_inst/tracking_core_inst/track_6_inst/data_cnt[7]_Decoder_4_OUT<48><7>1
    SLICE_X69Y70.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<62>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0259<60>1
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_60
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (0.916ns logic, 3.965ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X4Y26.DIPBDIP1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_179 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_179 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y53.CQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/fifo_din<179>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_179
    RAMB8_X4Y26.DIPBDIP1 net (fanout=1)        0.123   link_tracking_1_inst/tracking_core_inst/fifo_din<179>
    RAMB8_X4Y26.CLKAWRCLKTrckd_DIPB  (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X4Y33.DIPBDIP0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_26 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_26 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y66.CQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/fifo_din<26>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_26
    RAMB8_X4Y33.DIPBDIP0 net (fanout=1)        0.150   link_tracking_1_inst/tracking_core_inst/fifo_din<26>
    RAMB8_X4Y33.CLKAWRCLKTrckd_DIPB  (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.147ns logic, 0.150ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X4Y33.DIBDI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_24 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (0.425 - 0.338)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_24 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y63.CQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/fifo_din<24>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_24
    RAMB8_X4Y33.DIBDI6   net (fanout=1)        0.261   link_tracking_1_inst/tracking_core_inst/fifo_din<24>
    RAMB8_X4Y33.CLKAWRCLKTrckd_DIB   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.147ns logic, 0.261ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X4Y25.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X4Y26.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y25.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpga_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpga_clk                    |     20.000ns|      5.000ns|      6.726ns|            0|            0|            0|        43029|
| TS_clk40MHz_0                 |     25.000ns|      8.407ns|          N/A|            0|            0|        43029|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    8.407|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 43029 paths, 0 nets, and 15172 connections

Design statistics:
   Minimum period:   8.407ns{1}   (Maximum frequency: 118.948MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 10 14:06:51 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



