// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_2_HH_
#define _depthwise_conv2d_fix_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_16s_16s_30_1_1.h"
#include "network_mac_muladd_6ns_9ns_5ns_14_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_2 : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<6> > output_height;
    sc_in< sc_lv<6> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<4> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<16> > bias_q0;
    sc_out< sc_lv<8> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<16> > kernel_q0;
    sc_out< sc_lv<8> > kernel_address1;
    sc_out< sc_logic > kernel_ce1;
    sc_in< sc_lv<16> > kernel_q1;


    // Module declarations
    depthwise_conv2d_fix_2(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_2);

    ~depthwise_conv2d_fix_2();

    sc_trace_file* mVcdFile;

    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U33;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U34;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U35;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U36;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U37;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U38;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U39;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U40;
    network_mac_muladd_6ns_9ns_5ns_14_1_1<1,1,6,9,5,14>* network_mac_muladd_6ns_9ns_5ns_14_1_1_U41;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U42;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > indvar_flatten48_reg_298;
    sc_signal< sc_lv<5> > out_d_0_reg_310;
    sc_signal< sc_lv<10> > indvar_flatten_reg_322;
    sc_signal< sc_lv<5> > out_h_0_reg_333;
    sc_signal< sc_lv<5> > out_w_0_reg_344;
    sc_signal< sc_lv<16> > reg_355;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1237;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<16> > reg_360;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<16> > reg_364;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > reg_368;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<16> > reg_373;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1237_pp0_iter1_reg;
    sc_signal< sc_lv<16> > reg_378;
    sc_signal< sc_lv<9> > zext_ln42_fu_387_p1;
    sc_signal< sc_lv<9> > zext_ln42_reg_1183;
    sc_signal< sc_lv<14> > zext_ln42_1_cast14_fu_391_p1;
    sc_signal< sc_lv<14> > zext_ln42_1_cast14_reg_1189;
    sc_signal< sc_lv<9> > zext_ln51_fu_395_p1;
    sc_signal< sc_lv<9> > zext_ln51_reg_1196;
    sc_signal< sc_lv<14> > zext_ln51_1_cast_fu_399_p1;
    sc_signal< sc_lv<14> > zext_ln51_1_cast_reg_1202;
    sc_signal< sc_lv<5> > empty_fu_403_p1;
    sc_signal< sc_lv<5> > empty_reg_1207;
    sc_signal< sc_lv<10> > mul_ln4_fu_419_p2;
    sc_signal< sc_lv<10> > mul_ln4_reg_1212;
    sc_signal< sc_lv<14> > tmp_s_fu_425_p3;
    sc_signal< sc_lv<14> > tmp_s_reg_1217;
    sc_signal< sc_lv<1> > icmp_ln33_fu_433_p2;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1222;
    sc_signal< sc_lv<9> > zext_ln51_1_fu_439_p1;
    sc_signal< sc_lv<9> > zext_ln51_1_reg_1227;
    sc_signal< sc_lv<9> > zext_ln51_1_reg_1227_pp0_iter1_reg;
    sc_signal< sc_lv<9> > zext_ln42_2_cast_fu_474_p1;
    sc_signal< sc_lv<9> > zext_ln42_2_cast_reg_1232;
    sc_signal< sc_lv<9> > zext_ln42_2_cast_reg_1232_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln23_fu_484_p2;
    sc_signal< sc_lv<5> > out_d_fu_489_p2;
    sc_signal< sc_lv<5> > out_d_reg_1241;
    sc_signal< sc_lv<1> > icmp_ln32_fu_495_p2;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1246;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1246_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln24_fu_500_p3;
    sc_signal< sc_lv<5> > select_ln24_reg_1254;
    sc_signal< sc_lv<9> > zext_ln51_2_fu_508_p1;
    sc_signal< sc_lv<9> > zext_ln51_2_reg_1259;
    sc_signal< sc_lv<8> > select_ln24_1_fu_538_p3;
    sc_signal< sc_lv<8> > select_ln24_1_reg_1264;
    sc_signal< sc_lv<1> > select_ln24_7_fu_577_p3;
    sc_signal< sc_lv<1> > select_ln24_7_reg_1281;
    sc_signal< sc_lv<1> > select_ln24_7_reg_1281_pp0_iter1_reg;
    sc_signal< sc_lv<5> > out_h_fu_584_p2;
    sc_signal< sc_lv<5> > out_h_reg_1287;
    sc_signal< sc_lv<5> > out_w_0_mid2_fu_596_p3;
    sc_signal< sc_lv<5> > out_w_0_mid2_reg_1292;
    sc_signal< sc_lv<9> > zext_ln42_2_cast_mid_fu_604_p1;
    sc_signal< sc_lv<9> > zext_ln42_2_cast_mid_reg_1299;
    sc_signal< sc_lv<9> > zext_ln42_2_cast_mid_reg_1299_pp0_iter1_reg;
    sc_signal< sc_lv<9> > tmp12_0_0_mid2_v_v_fu_614_p3;
    sc_signal< sc_lv<9> > tmp12_0_0_mid2_v_v_reg_1304;
    sc_signal< sc_lv<10> > add_ln32_1_fu_622_p2;
    sc_signal< sc_lv<10> > add_ln32_1_reg_1311;
    sc_signal< sc_lv<14> > tmp12_0_0_mid2_fu_651_p2;
    sc_signal< sc_lv<14> > tmp12_0_0_mid2_reg_1326;
    sc_signal< sc_lv<14> > tmp12_1_0_mid2_fu_665_p2;
    sc_signal< sc_lv<14> > tmp12_1_0_mid2_reg_1333;
    sc_signal< sc_lv<14> > tmp12_2_0_mid2_fu_699_p2;
    sc_signal< sc_lv<14> > tmp12_2_0_mid2_reg_1350;
    sc_signal< sc_lv<14> > zext_ln40_fu_704_p1;
    sc_signal< sc_lv<14> > zext_ln40_reg_1357;
    sc_signal< sc_lv<14> > zext_ln40_reg_1357_pp0_iter1_reg;
    sc_signal< sc_lv<5> > out_w_fu_717_p2;
    sc_signal< sc_lv<5> > out_w_reg_1369;
    sc_signal< sc_lv<14> > zext_ln42_2_fu_722_p1;
    sc_signal< sc_lv<14> > zext_ln42_2_reg_1374;
    sc_signal< sc_lv<16> > kernel_load_4_reg_1385;
    sc_signal< sc_lv<9> > mul_ln51_1_fu_756_p2;
    sc_signal< sc_lv<9> > mul_ln51_1_reg_1400;
    sc_signal< sc_lv<14> > zext_ln42_4_fu_765_p1;
    sc_signal< sc_lv<14> > zext_ln42_4_reg_1406;
    sc_signal< sc_lv<14> > add_ln23_fu_788_p2;
    sc_signal< sc_lv<14> > add_ln23_reg_1422;
    sc_signal< sc_lv<5> > select_ln24_2_fu_822_p3;
    sc_signal< sc_lv<5> > select_ln24_2_reg_1437;
    sc_signal< sc_lv<5> > select_ln32_fu_828_p3;
    sc_signal< sc_lv<5> > select_ln32_reg_1443;
    sc_signal< sc_lv<16> > trunc_ln_reg_1448;
    sc_signal< sc_lv<16> > trunc_ln51_s_reg_1453;
    sc_signal< sc_lv<10> > select_ln32_13_fu_877_p3;
    sc_signal< sc_lv<10> > select_ln32_13_reg_1468;
    sc_signal< sc_lv<16> > trunc_ln51_1_reg_1478;
    sc_signal< sc_lv<16> > trunc_ln51_2_reg_1483;
    sc_signal< sc_lv<14> > add_ln42_10_fu_939_p2;
    sc_signal< sc_lv<14> > add_ln42_10_reg_1498;
    sc_signal< sc_lv<16> > trunc_ln51_3_reg_1503;
    sc_signal< sc_lv<16> > trunc_ln51_4_reg_1508;
    sc_signal< sc_lv<16> > add_ln51_4_fu_994_p2;
    sc_signal< sc_lv<16> > add_ln51_4_reg_1518;
    sc_signal< sc_lv<9> > tmp14_mid2_v_v_fu_1034_p3;
    sc_signal< sc_lv<9> > tmp14_mid2_v_v_reg_1523;
    sc_signal< sc_lv<16> > trunc_ln51_5_reg_1528;
    sc_signal< sc_lv<16> > trunc_ln51_6_reg_1533;
    sc_signal< sc_lv<16> > add_ln51_5_fu_1067_p2;
    sc_signal< sc_lv<16> > add_ln51_5_reg_1538;
    sc_signal< sc_lv<16> > trunc_ln51_7_reg_1543;
    sc_signal< sc_lv<14> > grp_fu_1170_p3;
    sc_signal< sc_lv<14> > add_ln51_reg_1548;
    sc_signal< sc_lv<16> > add_ln51_9_fu_1105_p2;
    sc_signal< sc_lv<16> > add_ln51_9_reg_1553;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten48_phi_fu_302_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_out_d_0_phi_fu_314_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_326_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_337_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_348_p4;
    sc_signal< sc_lv<64> > zext_ln24_fu_546_p1;
    sc_signal< sc_lv<64> > zext_ln24_1_fu_633_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln24_2_fu_643_p1;
    sc_signal< sc_lv<64> > zext_ln24_3_fu_675_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln24_4_fu_685_p1;
    sc_signal< sc_lv<64> > zext_ln42_1_fu_712_p1;
    sc_signal< sc_lv<64> > zext_ln42_3_fu_731_p1;
    sc_signal< sc_lv<64> > zext_ln24_5_fu_741_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln24_6_fu_751_p1;
    sc_signal< sc_lv<64> > zext_ln42_5_fu_774_p1;
    sc_signal< sc_lv<64> > zext_ln42_6_fu_783_p1;
    sc_signal< sc_lv<64> > zext_ln24_7_fu_807_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln24_8_fu_817_p1;
    sc_signal< sc_lv<64> > zext_ln42_7_fu_863_p1;
    sc_signal< sc_lv<64> > zext_ln42_8_fu_872_p1;
    sc_signal< sc_lv<64> > zext_ln24_9_fu_891_p1;
    sc_signal< sc_lv<64> > zext_ln42_9_fu_925_p1;
    sc_signal< sc_lv<64> > zext_ln42_10_fu_934_p1;
    sc_signal< sc_lv<64> > zext_ln42_11_fu_976_p1;
    sc_signal< sc_lv<64> > zext_ln51_3_fu_1110_p1;
    sc_signal< sc_lv<7> > sext_ln4_fu_383_p1;
    sc_signal< sc_lv<5> > empty_57_fu_407_p1;
    sc_signal< sc_lv<5> > mul_ln4_fu_419_p0;
    sc_signal< sc_lv<5> > mul_ln4_fu_419_p1;
    sc_signal< sc_lv<4> > trunc_ln27_fu_447_p1;
    sc_signal< sc_lv<7> > shl_ln_fu_451_p3;
    sc_signal< sc_lv<8> > zext_ln27_fu_443_p1;
    sc_signal< sc_lv<8> > zext_ln27_1_fu_459_p1;
    sc_signal< sc_lv<5> > mul_ln42_fu_469_p0;
    sc_signal< sc_lv<7> > mul_ln42_fu_469_p1;
    sc_signal< sc_lv<9> > mul_ln42_fu_469_p2;
    sc_signal< sc_lv<4> > trunc_ln27_1_fu_516_p1;
    sc_signal< sc_lv<7> > shl_ln27_mid1_fu_520_p3;
    sc_signal< sc_lv<8> > zext_ln27_2_fu_512_p1;
    sc_signal< sc_lv<8> > zext_ln27_3_fu_528_p1;
    sc_signal< sc_lv<8> > add_ln27_1_fu_532_p2;
    sc_signal< sc_lv<8> > add_ln27_fu_463_p2;
    sc_signal< sc_lv<5> > mul_ln42_1_fu_551_p0;
    sc_signal< sc_lv<7> > mul_ln42_1_fu_551_p1;
    sc_signal< sc_lv<9> > mul_ln42_1_fu_551_p2;
    sc_signal< sc_lv<9> > tmp_0_0_fu_478_p2;
    sc_signal< sc_lv<1> > icmp_ln33_1_fu_572_p2;
    sc_signal< sc_lv<1> > empty_59_fu_590_p2;
    sc_signal< sc_lv<9> > select_ln24_3_fu_556_p3;
    sc_signal< sc_lv<9> > tmp_0_0_mid1_fu_608_p2;
    sc_signal< sc_lv<9> > select_ln24_5_fu_564_p3;
    sc_signal< sc_lv<8> > add_ln24_fu_628_p2;
    sc_signal< sc_lv<8> > add_ln24_1_fu_638_p2;
    sc_signal< sc_lv<7> > tmp12_0_0_mid2_fu_651_p0;
    sc_signal< sc_lv<9> > tmp12_0_0_mid2_fu_651_p1;
    sc_signal< sc_lv<9> > tmp12_1_0_mid2_v_v_fu_656_p2;
    sc_signal< sc_lv<7> > tmp12_1_0_mid2_fu_665_p0;
    sc_signal< sc_lv<9> > tmp12_1_0_mid2_fu_665_p1;
    sc_signal< sc_lv<8> > add_ln24_2_fu_670_p2;
    sc_signal< sc_lv<8> > add_ln24_3_fu_680_p2;
    sc_signal< sc_lv<9> > tmp12_2_0_mid2_v_v_fu_690_p2;
    sc_signal< sc_lv<7> > tmp12_2_0_mid2_fu_699_p0;
    sc_signal< sc_lv<9> > tmp12_2_0_mid2_fu_699_p1;
    sc_signal< sc_lv<14> > add_ln42_fu_707_p2;
    sc_signal< sc_lv<14> > add_ln42_2_fu_726_p2;
    sc_signal< sc_lv<8> > add_ln24_4_fu_736_p2;
    sc_signal< sc_lv<8> > add_ln24_5_fu_746_p2;
    sc_signal< sc_lv<5> > mul_ln51_1_fu_756_p0;
    sc_signal< sc_lv<6> > mul_ln51_1_fu_756_p1;
    sc_signal< sc_lv<5> > add_ln42_3_fu_760_p2;
    sc_signal< sc_lv<14> > add_ln42_4_fu_769_p2;
    sc_signal< sc_lv<14> > add_ln42_5_fu_779_p2;
    sc_signal< sc_lv<8> > add_ln24_6_fu_802_p2;
    sc_signal< sc_lv<8> > add_ln24_7_fu_812_p2;
    sc_signal< sc_lv<30> > mul_ln42_2_fu_1114_p2;
    sc_signal< sc_lv<30> > mul_ln42_3_fu_1121_p2;
    sc_signal< sc_lv<14> > add_ln42_6_fu_859_p2;
    sc_signal< sc_lv<14> > add_ln42_7_fu_868_p2;
    sc_signal< sc_lv<30> > mul_ln42_4_fu_1128_p2;
    sc_signal< sc_lv<30> > mul_ln42_5_fu_1135_p2;
    sc_signal< sc_lv<14> > add_ln42_8_fu_921_p2;
    sc_signal< sc_lv<14> > add_ln42_9_fu_930_p2;
    sc_signal< sc_lv<30> > mul_ln42_6_fu_1142_p2;
    sc_signal< sc_lv<30> > mul_ln42_7_fu_1149_p2;
    sc_signal< sc_lv<16> > add_ln51_2_fu_985_p2;
    sc_signal< sc_lv<16> > add_ln51_1_fu_980_p2;
    sc_signal< sc_lv<16> > add_ln51_3_fu_989_p2;
    sc_signal< sc_lv<5> > mul_ln51_fu_1000_p0;
    sc_signal< sc_lv<6> > mul_ln51_fu_1000_p1;
    sc_signal< sc_lv<9> > mul_ln51_fu_1000_p2;
    sc_signal< sc_lv<9> > tmp13_fu_1004_p2;
    sc_signal< sc_lv<9> > select_ln24_4_fu_1017_p3;
    sc_signal< sc_lv<9> > tmp13_mid1_fu_1029_p2;
    sc_signal< sc_lv<9> > select_ln24_6_fu_1023_p3;
    sc_signal< sc_lv<30> > mul_ln42_8_fu_1156_p2;
    sc_signal< sc_lv<30> > mul_ln42_9_fu_1163_p2;
    sc_signal< sc_lv<30> > mul_ln42_10_fu_1176_p2;
    sc_signal< sc_lv<16> > add_ln51_6_fu_1091_p2;
    sc_signal< sc_lv<16> > add_ln51_7_fu_1095_p2;
    sc_signal< sc_lv<16> > add_ln51_8_fu_1100_p2;
    sc_signal< sc_lv<6> > grp_fu_1170_p0;
    sc_signal< sc_lv<9> > grp_fu_1170_p1;
    sc_signal< sc_lv<5> > grp_fu_1170_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<14> > grp_fu_1170_p10;
    sc_signal< sc_lv<9> > mul_ln42_1_fu_551_p00;
    sc_signal< sc_lv<9> > mul_ln42_fu_469_p00;
    sc_signal< sc_lv<10> > mul_ln4_fu_419_p00;
    sc_signal< sc_lv<10> > mul_ln4_fu_419_p10;
    sc_signal< sc_lv<14> > tmp12_0_0_mid2_fu_651_p10;
    sc_signal< sc_lv<14> > tmp12_1_0_mid2_fu_665_p10;
    sc_signal< sc_lv<14> > tmp12_2_0_mid2_fu_699_p10;
    sc_signal< bool > ap_condition_150;
    sc_signal< bool > ap_condition_135;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln23_fu_788_p2();
    void thread_add_ln24_1_fu_638_p2();
    void thread_add_ln24_2_fu_670_p2();
    void thread_add_ln24_3_fu_680_p2();
    void thread_add_ln24_4_fu_736_p2();
    void thread_add_ln24_5_fu_746_p2();
    void thread_add_ln24_6_fu_802_p2();
    void thread_add_ln24_7_fu_812_p2();
    void thread_add_ln24_fu_628_p2();
    void thread_add_ln27_1_fu_532_p2();
    void thread_add_ln27_fu_463_p2();
    void thread_add_ln32_1_fu_622_p2();
    void thread_add_ln42_10_fu_939_p2();
    void thread_add_ln42_2_fu_726_p2();
    void thread_add_ln42_3_fu_760_p2();
    void thread_add_ln42_4_fu_769_p2();
    void thread_add_ln42_5_fu_779_p2();
    void thread_add_ln42_6_fu_859_p2();
    void thread_add_ln42_7_fu_868_p2();
    void thread_add_ln42_8_fu_921_p2();
    void thread_add_ln42_9_fu_930_p2();
    void thread_add_ln42_fu_707_p2();
    void thread_add_ln51_1_fu_980_p2();
    void thread_add_ln51_2_fu_985_p2();
    void thread_add_ln51_3_fu_989_p2();
    void thread_add_ln51_4_fu_994_p2();
    void thread_add_ln51_5_fu_1067_p2();
    void thread_add_ln51_6_fu_1091_p2();
    void thread_add_ln51_7_fu_1095_p2();
    void thread_add_ln51_8_fu_1100_p2();
    void thread_add_ln51_9_fu_1105_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_135();
    void thread_ap_condition_150();
    void thread_ap_condition_pp0_exit_iter1_state9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten48_phi_fu_302_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_326_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_314_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_337_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_348_p4();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_empty_57_fu_407_p1();
    void thread_empty_59_fu_590_p2();
    void thread_empty_fu_403_p1();
    void thread_grp_fu_1170_p0();
    void thread_grp_fu_1170_p1();
    void thread_grp_fu_1170_p10();
    void thread_grp_fu_1170_p2();
    void thread_icmp_ln23_fu_484_p2();
    void thread_icmp_ln32_fu_495_p2();
    void thread_icmp_ln33_1_fu_572_p2();
    void thread_icmp_ln33_fu_433_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_kernel_address0();
    void thread_kernel_address1();
    void thread_kernel_ce0();
    void thread_kernel_ce1();
    void thread_mul_ln42_1_fu_551_p0();
    void thread_mul_ln42_1_fu_551_p00();
    void thread_mul_ln42_1_fu_551_p1();
    void thread_mul_ln42_1_fu_551_p2();
    void thread_mul_ln42_fu_469_p0();
    void thread_mul_ln42_fu_469_p00();
    void thread_mul_ln42_fu_469_p1();
    void thread_mul_ln42_fu_469_p2();
    void thread_mul_ln4_fu_419_p0();
    void thread_mul_ln4_fu_419_p00();
    void thread_mul_ln4_fu_419_p1();
    void thread_mul_ln4_fu_419_p10();
    void thread_mul_ln4_fu_419_p2();
    void thread_mul_ln51_1_fu_756_p0();
    void thread_mul_ln51_1_fu_756_p1();
    void thread_mul_ln51_1_fu_756_p2();
    void thread_mul_ln51_fu_1000_p0();
    void thread_mul_ln51_fu_1000_p1();
    void thread_mul_ln51_fu_1000_p2();
    void thread_out_d_fu_489_p2();
    void thread_out_h_fu_584_p2();
    void thread_out_w_0_mid2_fu_596_p3();
    void thread_out_w_fu_717_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln24_1_fu_538_p3();
    void thread_select_ln24_2_fu_822_p3();
    void thread_select_ln24_3_fu_556_p3();
    void thread_select_ln24_4_fu_1017_p3();
    void thread_select_ln24_5_fu_564_p3();
    void thread_select_ln24_6_fu_1023_p3();
    void thread_select_ln24_7_fu_577_p3();
    void thread_select_ln24_fu_500_p3();
    void thread_select_ln32_13_fu_877_p3();
    void thread_select_ln32_fu_828_p3();
    void thread_sext_ln4_fu_383_p1();
    void thread_shl_ln27_mid1_fu_520_p3();
    void thread_shl_ln_fu_451_p3();
    void thread_tmp12_0_0_mid2_fu_651_p0();
    void thread_tmp12_0_0_mid2_fu_651_p1();
    void thread_tmp12_0_0_mid2_fu_651_p10();
    void thread_tmp12_0_0_mid2_fu_651_p2();
    void thread_tmp12_0_0_mid2_v_v_fu_614_p3();
    void thread_tmp12_1_0_mid2_fu_665_p0();
    void thread_tmp12_1_0_mid2_fu_665_p1();
    void thread_tmp12_1_0_mid2_fu_665_p10();
    void thread_tmp12_1_0_mid2_fu_665_p2();
    void thread_tmp12_1_0_mid2_v_v_fu_656_p2();
    void thread_tmp12_2_0_mid2_fu_699_p0();
    void thread_tmp12_2_0_mid2_fu_699_p1();
    void thread_tmp12_2_0_mid2_fu_699_p10();
    void thread_tmp12_2_0_mid2_fu_699_p2();
    void thread_tmp12_2_0_mid2_v_v_fu_690_p2();
    void thread_tmp13_fu_1004_p2();
    void thread_tmp13_mid1_fu_1029_p2();
    void thread_tmp14_mid2_v_v_fu_1034_p3();
    void thread_tmp_0_0_fu_478_p2();
    void thread_tmp_0_0_mid1_fu_608_p2();
    void thread_tmp_s_fu_425_p3();
    void thread_trunc_ln27_1_fu_516_p1();
    void thread_trunc_ln27_fu_447_p1();
    void thread_zext_ln24_1_fu_633_p1();
    void thread_zext_ln24_2_fu_643_p1();
    void thread_zext_ln24_3_fu_675_p1();
    void thread_zext_ln24_4_fu_685_p1();
    void thread_zext_ln24_5_fu_741_p1();
    void thread_zext_ln24_6_fu_751_p1();
    void thread_zext_ln24_7_fu_807_p1();
    void thread_zext_ln24_8_fu_817_p1();
    void thread_zext_ln24_9_fu_891_p1();
    void thread_zext_ln24_fu_546_p1();
    void thread_zext_ln27_1_fu_459_p1();
    void thread_zext_ln27_2_fu_512_p1();
    void thread_zext_ln27_3_fu_528_p1();
    void thread_zext_ln27_fu_443_p1();
    void thread_zext_ln40_fu_704_p1();
    void thread_zext_ln42_10_fu_934_p1();
    void thread_zext_ln42_11_fu_976_p1();
    void thread_zext_ln42_1_cast14_fu_391_p1();
    void thread_zext_ln42_1_fu_712_p1();
    void thread_zext_ln42_2_cast_fu_474_p1();
    void thread_zext_ln42_2_cast_mid_fu_604_p1();
    void thread_zext_ln42_2_fu_722_p1();
    void thread_zext_ln42_3_fu_731_p1();
    void thread_zext_ln42_4_fu_765_p1();
    void thread_zext_ln42_5_fu_774_p1();
    void thread_zext_ln42_6_fu_783_p1();
    void thread_zext_ln42_7_fu_863_p1();
    void thread_zext_ln42_8_fu_872_p1();
    void thread_zext_ln42_9_fu_925_p1();
    void thread_zext_ln42_fu_387_p1();
    void thread_zext_ln51_1_cast_fu_399_p1();
    void thread_zext_ln51_1_fu_439_p1();
    void thread_zext_ln51_2_fu_508_p1();
    void thread_zext_ln51_3_fu_1110_p1();
    void thread_zext_ln51_fu_395_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
