#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000026fbc1f8ba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026fbc1f8090 .scope module, "digital_downconverter_tb" "digital_downconverter_tb" 3 3;
 .timescale -9 -12;
P_0000026fbc1591a0 .param/l "CLK_PERIOD" 0 3 7, +C4<00000000000000000000000000001010>;
P_0000026fbc1591d8 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0000026fbc262cb0_0 .var "adc_data", 31 0;
v0000026fbc261c70_0 .var "clk", 0 0;
v0000026fbc261ef0_0 .var "data_valid", 0 0;
v0000026fbc2620d0_0 .net "ddc_valid", 0 0, L_0000026fbc1a2270;  1 drivers
v0000026fbc261a90_0 .var "gain_control", 7 0;
v0000026fbc2619f0_0 .net "i_component", 31 0, L_0000026fbc1a1a20;  1 drivers
v0000026fbc261f90_0 .var "nco_cosine", 15 0;
v0000026fbc262710_0 .var "nco_sine", 15 0;
v0000026fbc262170_0 .net "q_component", 31 0, L_0000026fbc1a10f0;  1 drivers
v0000026fbc261450_0 .var "rst_n", 0 0;
S_0000026fbc1f8220 .scope module, "dut" "digital_downconverter" 3 22, 4 10 0, S_0000026fbc1f8090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "adc_data";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /INPUT 16 "nco_sine";
    .port_info 5 /INPUT 16 "nco_cosine";
    .port_info 6 /INPUT 8 "gain_control";
    .port_info 7 /OUTPUT 32 "i_component";
    .port_info 8 /OUTPUT 32 "q_component";
    .port_info 9 /OUTPUT 1 "ddc_valid";
P_0000026fbc17e740 .param/l "WIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
L_0000026fbc1a1a20 .functor BUFZ 32, v0000026fbc1b5bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026fbc1a10f0 .functor BUFZ 32, v0000026fbc1b7730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026fbc1a2270 .functor BUFZ 1, v0000026fbc1b6ab0_0, C4<0>, C4<0>, C4<0>;
v0000026fbc260f20_0 .net *"_ivl_1", 0 0, L_0000026fbc262d50;  1 drivers
v0000026fbc260480_0 .net/s *"_ivl_12", 63 0, L_0000026fbc2616d0;  1 drivers
v0000026fbc25f120_0 .net/s *"_ivl_14", 63 0, L_0000026fbc261090;  1 drivers
v0000026fbc25f940_0 .net/s *"_ivl_18", 63 0, L_0000026fbc261db0;  1 drivers
v0000026fbc2602a0_0 .net *"_ivl_2", 15 0, L_0000026fbc261d10;  1 drivers
v0000026fbc260b60_0 .net/s *"_ivl_20", 63 0, L_0000026fbc262350;  1 drivers
v0000026fbc25f620_0 .net *"_ivl_7", 0 0, L_0000026fbc262e90;  1 drivers
v0000026fbc25f440_0 .net *"_ivl_8", 15 0, L_0000026fbc2618b0;  1 drivers
v0000026fbc25fb20_0 .net "adc_data", 31 0, v0000026fbc262cb0_0;  1 drivers
v0000026fbc25fbc0_0 .var "adc_data_reg", 31 0;
v0000026fbc260660_0 .net "clk", 0 0, v0000026fbc261c70_0;  1 drivers
v0000026fbc260ac0_0 .net "comp_valid", 0 0, v0000026fbc1b6ab0_0;  1 drivers
v0000026fbc260de0_0 .net "data_valid", 0 0, v0000026fbc261ef0_0;  1 drivers
v0000026fbc260840_0 .var "data_valid_reg", 0 0;
v0000026fbc25f260_0 .net "ddc_valid", 0 0, L_0000026fbc1a2270;  alias, 1 drivers
v0000026fbc25f300_0 .net "dec_valid", 0 0, L_0000026fbc1a16a0;  1 drivers
v0000026fbc2605c0_0 .net "gain_control", 7 0, v0000026fbc261a90_0;  1 drivers
v0000026fbc25f6c0_0 .net "gain_valid", 0 0, L_0000026fbc1a1940;  1 drivers
v0000026fbc25fc60_0 .net "i_compensated", 31 0, v0000026fbc1b5bb0_0;  1 drivers
v0000026fbc25fda0_0 .net "i_component", 31 0, L_0000026fbc1a1a20;  alias, 1 drivers
v0000026fbc25fe40_0 .net "i_decimated", 31 0, L_0000026fbc1a0de0;  1 drivers
v0000026fbc260020_0 .net "i_gain_scaled", 31 0, L_0000026fbc1a2430;  1 drivers
v0000026fbc260700_0 .var "i_mult_result", 31 0;
v0000026fbc2607a0_0 .net "mult_i", 63 0, L_0000026fbc261e50;  1 drivers
v0000026fbc261270_0 .net "mult_q", 63 0, L_0000026fbc261310;  1 drivers
v0000026fbc2613b0_0 .net "nco_cosine", 15 0, v0000026fbc261f90_0;  1 drivers
v0000026fbc262f30_0 .net "nco_cosine_ext", 31 0, L_0000026fbc261950;  1 drivers
v0000026fbc262530_0 .net "nco_sine", 15 0, v0000026fbc262710_0;  1 drivers
v0000026fbc262ad0_0 .net "nco_sine_ext", 31 0, L_0000026fbc262df0;  1 drivers
v0000026fbc261b30_0 .net "q_compensated", 31 0, v0000026fbc1b7730_0;  1 drivers
v0000026fbc262b70_0 .net "q_component", 31 0, L_0000026fbc1a10f0;  alias, 1 drivers
v0000026fbc262030_0 .net "q_decimated", 31 0, L_0000026fbc1a14e0;  1 drivers
v0000026fbc262490_0 .net "q_gain_scaled", 31 0, L_0000026fbc1a0ec0;  1 drivers
v0000026fbc262c10_0 .var "q_mult_result", 31 0;
v0000026fbc261bd0_0 .net "rst_n", 0 0, v0000026fbc261450_0;  1 drivers
E_0000026fbc17f040 .event posedge, v0000026fbc1d8780_0;
L_0000026fbc262d50 .part v0000026fbc262710_0, 15, 1;
LS_0000026fbc261d10_0_0 .concat [ 1 1 1 1], L_0000026fbc262d50, L_0000026fbc262d50, L_0000026fbc262d50, L_0000026fbc262d50;
LS_0000026fbc261d10_0_4 .concat [ 1 1 1 1], L_0000026fbc262d50, L_0000026fbc262d50, L_0000026fbc262d50, L_0000026fbc262d50;
LS_0000026fbc261d10_0_8 .concat [ 1 1 1 1], L_0000026fbc262d50, L_0000026fbc262d50, L_0000026fbc262d50, L_0000026fbc262d50;
LS_0000026fbc261d10_0_12 .concat [ 1 1 1 1], L_0000026fbc262d50, L_0000026fbc262d50, L_0000026fbc262d50, L_0000026fbc262d50;
L_0000026fbc261d10 .concat [ 4 4 4 4], LS_0000026fbc261d10_0_0, LS_0000026fbc261d10_0_4, LS_0000026fbc261d10_0_8, LS_0000026fbc261d10_0_12;
L_0000026fbc262df0 .concat [ 16 16 0 0], v0000026fbc262710_0, L_0000026fbc261d10;
L_0000026fbc262e90 .part v0000026fbc261f90_0, 15, 1;
LS_0000026fbc2618b0_0_0 .concat [ 1 1 1 1], L_0000026fbc262e90, L_0000026fbc262e90, L_0000026fbc262e90, L_0000026fbc262e90;
LS_0000026fbc2618b0_0_4 .concat [ 1 1 1 1], L_0000026fbc262e90, L_0000026fbc262e90, L_0000026fbc262e90, L_0000026fbc262e90;
LS_0000026fbc2618b0_0_8 .concat [ 1 1 1 1], L_0000026fbc262e90, L_0000026fbc262e90, L_0000026fbc262e90, L_0000026fbc262e90;
LS_0000026fbc2618b0_0_12 .concat [ 1 1 1 1], L_0000026fbc262e90, L_0000026fbc262e90, L_0000026fbc262e90, L_0000026fbc262e90;
L_0000026fbc2618b0 .concat [ 4 4 4 4], LS_0000026fbc2618b0_0_0, LS_0000026fbc2618b0_0_4, LS_0000026fbc2618b0_0_8, LS_0000026fbc2618b0_0_12;
L_0000026fbc261950 .concat [ 16 16 0 0], v0000026fbc261f90_0, L_0000026fbc2618b0;
L_0000026fbc2616d0 .extend/s 64, v0000026fbc25fbc0_0;
L_0000026fbc261090 .extend/s 64, L_0000026fbc261950;
L_0000026fbc261e50 .arith/mult 64, L_0000026fbc2616d0, L_0000026fbc261090;
L_0000026fbc261db0 .extend/s 64, v0000026fbc25fbc0_0;
L_0000026fbc262350 .extend/s 64, L_0000026fbc262df0;
L_0000026fbc261310 .arith/mult 64, L_0000026fbc261db0, L_0000026fbc262350;
S_0000026fbc066480 .scope module, "u_cic_decimator_i" "cic_decimator" 4 117, 5 9 0, S_0000026fbc1f8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_0000026fbc066610 .param/l "COMB_DELAY" 1 5 31, +C4<00000000000000000000000000000001>;
P_0000026fbc066648 .param/l "DECIMATION" 0 5 13, +C4<00000000000000000000000000001100>;
P_0000026fbc066680 .param/l "GAIN" 1 5 141, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000000>;
P_0000026fbc0666b8 .param/l "GAIN_SHIFT" 1 5 142, +C4<00000000000000000000000000001011>;
P_0000026fbc0666f0 .param/l "INPUT_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0000026fbc066728 .param/l "OUTPUT_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
P_0000026fbc066760 .param/l "STAGES" 0 5 12, +C4<00000000000000000000000000000011>;
P_0000026fbc066798 .param/l "STAGE_WIDTH" 1 5 30, +C4<00000000000000000000000000000000000000000000000000000000000101100>;
P_0000026fbc0667d0 .param/l "bit_growth" 1 5 29, +C4<0000000000000000000000000000000000000000000000000000000000001100>;
L_0000026fbc1a0de0 .functor BUFZ 32, v0000026fbc1d9400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026fbc1a16a0 .functor BUFZ 1, v0000026fbc1d8460_0, C4<0>, C4<0>, C4<0>;
L_0000026fbc2634d8 .functor BUFT 1, C4<00000000000000000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0000026fbc1d83c0_0 .net/2u *"_ivl_1", 43 0, L_0000026fbc2634d8;  1 drivers
v0000026fbc1d9ea0_0 .net *"_ivl_3", 43 0, L_0000026fbc2bcce0;  1 drivers
v0000026fbc1d8640_0 .net *"_ivl_7", 32 0, L_0000026fbc2bcf60;  1 drivers
L_0000026fbc263520 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000026fbc1d8c80_0 .net *"_ivl_9", 10 0, L_0000026fbc263520;  1 drivers
v0000026fbc1d8780_0 .net "clk", 0 0, v0000026fbc261c70_0;  alias, 1 drivers
v0000026fbc1d88c0 .array "comb", 2 0, 43 0;
v0000026fbc1d8140 .array "comb_delay", 5 0, 43 0;
v0000026fbc1d86e0_0 .var/i "comb_loop_j", 31 0;
v0000026fbc1d9f40_0 .net "data_in", 31 0, L_0000026fbc1a2430;  alias, 1 drivers
v0000026fbc1d8fa0_0 .net "data_out", 31 0, L_0000026fbc1a0de0;  alias, 1 drivers
v0000026fbc1d9360_0 .net "data_valid", 0 0, L_0000026fbc1a1940;  alias, 1 drivers
v0000026fbc1d8dc0_0 .var "decimate_counter", 4 0;
v0000026fbc1d8460_0 .var "decimate_enable", 0 0;
v0000026fbc1d8d20 .array "integrator", 2 0, 43 0;
v0000026fbc1d9a40_0 .var/i "integrator_loop_i", 31 0;
v0000026fbc1d95e0 .array "integrator_next", 2 0, 43 0;
v0000026fbc1d9400_0 .var "output_register", 31 0;
v0000026fbc1d80a0_0 .net "output_valid", 0 0, L_0000026fbc1a16a0;  alias, 1 drivers
v0000026fbc1d9720_0 .net "rst_n", 0 0, v0000026fbc261450_0;  alias, 1 drivers
v0000026fbc1d8960_0 .net "scaled_output", 43 0, L_0000026fbc2bc920;  1 drivers
v0000026fbc1d8d20_0 .array/port v0000026fbc1d8d20, 0;
v0000026fbc1d8d20_1 .array/port v0000026fbc1d8d20, 1;
v0000026fbc1d8d20_2 .array/port v0000026fbc1d8d20, 2;
E_0000026fbc17f100/0 .event anyedge, v0000026fbc1d9360_0, v0000026fbc1d8d20_0, v0000026fbc1d8d20_1, v0000026fbc1d8d20_2;
E_0000026fbc17f100/1 .event anyedge, v0000026fbc1d9f40_0;
E_0000026fbc17f100 .event/or E_0000026fbc17f100/0, E_0000026fbc17f100/1;
v0000026fbc1d88c0_2 .array/port v0000026fbc1d88c0, 2;
L_0000026fbc2bcce0 .arith/sum 44, v0000026fbc1d88c0_2, L_0000026fbc2634d8;
L_0000026fbc2bcf60 .part L_0000026fbc2bcce0, 11, 33;
L_0000026fbc2bc920 .concat [ 33 11 0 0], L_0000026fbc2bcf60, L_0000026fbc263520;
S_0000026fbc01b160 .scope generate, "comb_stages[0]" "comb_stages[0]" 5 107, 5 107 0, S_0000026fbc066480;
 .timescale -9 -12;
P_0000026fbc17f2c0 .param/l "i" 0 5 107, +C4<00>;
E_0000026fbc17e880/0 .event negedge, v0000026fbc1d9720_0;
E_0000026fbc17e880/1 .event posedge, v0000026fbc1d8780_0;
E_0000026fbc17e880 .event/or E_0000026fbc17e880/0, E_0000026fbc17e880/1;
S_0000026fbc01b2f0 .scope generate, "comb_stages[1]" "comb_stages[1]" 5 107, 5 107 0, S_0000026fbc066480;
 .timescale -9 -12;
P_0000026fbc17e900 .param/l "i" 0 5 107, +C4<01>;
S_0000026fbbfbdc60 .scope generate, "comb_stages[2]" "comb_stages[2]" 5 107, 5 107 0, S_0000026fbc066480;
 .timescale -9 -12;
P_0000026fbc17f4c0 .param/l "i" 0 5 107, +C4<010>;
S_0000026fbbfbddf0 .scope generate, "integrator_stages[0]" "integrator_stages[0]" 5 45, 5 45 0, S_0000026fbc066480;
 .timescale -9 -12;
P_0000026fbc17e680 .param/l "i" 0 5 45, +C4<00>;
S_0000026fbbfb3590 .scope generate, "integrator_stages[1]" "integrator_stages[1]" 5 45, 5 45 0, S_0000026fbc066480;
 .timescale -9 -12;
P_0000026fbc180440 .param/l "i" 0 5 45, +C4<01>;
S_0000026fbbfb3720 .scope generate, "integrator_stages[2]" "integrator_stages[2]" 5 45, 5 45 0, S_0000026fbc066480;
 .timescale -9 -12;
P_0000026fbc180180 .param/l "i" 0 5 45, +C4<010>;
S_0000026fbbfa4880 .scope module, "u_cic_decimator_q" "cic_decimator" 4 131, 5 9 0, S_0000026fbc1f8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_0000026fbbfa4a10 .param/l "COMB_DELAY" 1 5 31, +C4<00000000000000000000000000000001>;
P_0000026fbbfa4a48 .param/l "DECIMATION" 0 5 13, +C4<00000000000000000000000000001100>;
P_0000026fbbfa4a80 .param/l "GAIN" 1 5 141, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000000>;
P_0000026fbbfa4ab8 .param/l "GAIN_SHIFT" 1 5 142, +C4<00000000000000000000000000001011>;
P_0000026fbbfa4af0 .param/l "INPUT_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0000026fbbfa4b28 .param/l "OUTPUT_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
P_0000026fbbfa4b60 .param/l "STAGES" 0 5 12, +C4<00000000000000000000000000000011>;
P_0000026fbbfa4b98 .param/l "STAGE_WIDTH" 1 5 30, +C4<00000000000000000000000000000000000000000000000000000000000101100>;
P_0000026fbbfa4bd0 .param/l "bit_growth" 1 5 29, +C4<0000000000000000000000000000000000000000000000000000000000001100>;
L_0000026fbc1a14e0 .functor BUFZ 32, v0000026fbc1d92c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026fbc1a1240 .functor BUFZ 1, v0000026fbc1d9040_0, C4<0>, C4<0>, C4<0>;
L_0000026fbc263568 .functor BUFT 1, C4<00000000000000000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0000026fbc1d8280_0 .net/2u *"_ivl_1", 43 0, L_0000026fbc263568;  1 drivers
v0000026fbc1d8a00_0 .net *"_ivl_3", 43 0, L_0000026fbc2bbe80;  1 drivers
v0000026fbc1d97c0_0 .net *"_ivl_7", 32 0, L_0000026fbc2bb980;  1 drivers
L_0000026fbc2635b0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000026fbc1d8820_0 .net *"_ivl_9", 10 0, L_0000026fbc2635b0;  1 drivers
v0000026fbc1d8e60_0 .net "clk", 0 0, v0000026fbc261c70_0;  alias, 1 drivers
v0000026fbc1d9180 .array "comb", 2 0, 43 0;
v0000026fbc1d85a0 .array "comb_delay", 5 0, 43 0;
v0000026fbc1d9900_0 .var/i "comb_loop_j", 31 0;
v0000026fbc1d9ae0_0 .net "data_in", 31 0, L_0000026fbc1a0ec0;  alias, 1 drivers
v0000026fbc1d8aa0_0 .net "data_out", 31 0, L_0000026fbc1a14e0;  alias, 1 drivers
v0000026fbc1d8f00_0 .net "data_valid", 0 0, L_0000026fbc1a1940;  alias, 1 drivers
v0000026fbc1d9cc0_0 .var "decimate_counter", 4 0;
v0000026fbc1d9040_0 .var "decimate_enable", 0 0;
v0000026fbc1d8320 .array "integrator", 2 0, 43 0;
v0000026fbc1d90e0_0 .var/i "integrator_loop_i", 31 0;
v0000026fbc1d9220 .array "integrator_next", 2 0, 43 0;
v0000026fbc1d92c0_0 .var "output_register", 31 0;
v0000026fbc1d94a0_0 .net "output_valid", 0 0, L_0000026fbc1a1240;  1 drivers
v0000026fbc1d8500_0 .net "rst_n", 0 0, v0000026fbc261450_0;  alias, 1 drivers
v0000026fbc1b5c50_0 .net "scaled_output", 43 0, L_0000026fbc2bbfc0;  1 drivers
v0000026fbc1d8320_0 .array/port v0000026fbc1d8320, 0;
v0000026fbc1d8320_1 .array/port v0000026fbc1d8320, 1;
v0000026fbc1d8320_2 .array/port v0000026fbc1d8320, 2;
E_0000026fbc180540/0 .event anyedge, v0000026fbc1d9360_0, v0000026fbc1d8320_0, v0000026fbc1d8320_1, v0000026fbc1d8320_2;
E_0000026fbc180540/1 .event anyedge, v0000026fbc1d9ae0_0;
E_0000026fbc180540 .event/or E_0000026fbc180540/0, E_0000026fbc180540/1;
v0000026fbc1d9180_2 .array/port v0000026fbc1d9180, 2;
L_0000026fbc2bbe80 .arith/sum 44, v0000026fbc1d9180_2, L_0000026fbc263568;
L_0000026fbc2bb980 .part L_0000026fbc2bbe80, 11, 33;
L_0000026fbc2bbfc0 .concat [ 33 11 0 0], L_0000026fbc2bb980, L_0000026fbc2635b0;
S_0000026fbbf88b50 .scope generate, "comb_stages[0]" "comb_stages[0]" 5 107, 5 107 0, S_0000026fbbfa4880;
 .timescale -9 -12;
P_0000026fbc180240 .param/l "i" 0 5 107, +C4<00>;
S_0000026fbbf88ce0 .scope generate, "comb_stages[1]" "comb_stages[1]" 5 107, 5 107 0, S_0000026fbbfa4880;
 .timescale -9 -12;
P_0000026fbc17ffc0 .param/l "i" 0 5 107, +C4<01>;
S_0000026fbbf866c0 .scope generate, "comb_stages[2]" "comb_stages[2]" 5 107, 5 107 0, S_0000026fbbfa4880;
 .timescale -9 -12;
P_0000026fbc17f600 .param/l "i" 0 5 107, +C4<010>;
S_0000026fbbf86850 .scope generate, "integrator_stages[0]" "integrator_stages[0]" 5 45, 5 45 0, S_0000026fbbfa4880;
 .timescale -9 -12;
P_0000026fbc1801c0 .param/l "i" 0 5 45, +C4<00>;
S_0000026fbc1eca70 .scope generate, "integrator_stages[1]" "integrator_stages[1]" 5 45, 5 45 0, S_0000026fbbfa4880;
 .timescale -9 -12;
P_0000026fbc17fb00 .param/l "i" 0 5 45, +C4<01>;
S_0000026fbc1ed240 .scope generate, "integrator_stages[2]" "integrator_stages[2]" 5 45, 5 45 0, S_0000026fbbfa4880;
 .timescale -9 -12;
P_0000026fbc17f6c0 .param/l "i" 0 5 45, +C4<010>;
S_0000026fbc1ec8e0 .scope module, "u_compensation_filter_i" "compensation_filter" 4 153, 6 10 0, S_0000026fbc1f8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_0000026fbbfa4c10 .param/l "COEFF_WIDTH" 0 6 12, +C4<00000000000000000000000000010000>;
P_0000026fbbfa4c48 .param/l "DECIMATION" 0 6 14, +C4<00000000000000000000000000001100>;
P_0000026fbbfa4c80 .param/l "TAPS" 0 6 13, +C4<00000000000000000000000000001000>;
P_0000026fbbfa4cb8 .param/l "WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
v0000026fbc1b59d0_0 .net *"_ivl_0", 48 0, L_0000026fbc2bc240;  1 drivers
L_0000026fbc2635f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026fbc1b6a10_0 .net *"_ivl_3", 0 0, L_0000026fbc2635f8;  1 drivers
v0000026fbc1b5b10_0 .net *"_ivl_6", 33 0, L_0000026fbc2bb200;  1 drivers
L_0000026fbc263640 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026fbc1b6fb0_0 .net *"_ivl_8", 14 0, L_0000026fbc263640;  1 drivers
v0000026fbc1b75f0_0 .var "accumulator", 47 0;
v0000026fbc1b65b0_0 .var "accumulator_valid", 0 0;
v0000026fbc1b7230_0 .net "clk", 0 0, v0000026fbc261c70_0;  alias, 1 drivers
v0000026fbc1b7410 .array "coeff", 7 0, 15 0;
v0000026fbc1b7050_0 .net "data_in", 31 0, L_0000026fbc1a0de0;  alias, 1 drivers
v0000026fbc1b7690_0 .net "data_out", 31 0, v0000026fbc1b5bb0_0;  alias, 1 drivers
v0000026fbc1b5a70_0 .net "data_valid", 0 0, L_0000026fbc1a16a0;  alias, 1 drivers
v0000026fbc1b5890_0 .var "data_valid_shift", 7 0;
v0000026fbc1b61f0 .array "delay_line", 7 0, 31 0;
v0000026fbc1b5bb0_0 .var "output_register", 31 0;
v0000026fbc1b6290_0 .net "output_valid", 0 0, v0000026fbc1b6ab0_0;  alias, 1 drivers
v0000026fbc1b6ab0_0 .var "output_valid_reg", 0 0;
v0000026fbc1b6c90_0 .net "rst_n", 0 0, v0000026fbc261450_0;  alias, 1 drivers
v0000026fbc1b6dd0_0 .net "scaled_output", 48 0, L_0000026fbc2bb2a0;  1 drivers
L_0000026fbc2bc240 .concat [ 48 1 0 0], v0000026fbc1b75f0_0, L_0000026fbc2635f8;
L_0000026fbc2bb200 .part L_0000026fbc2bc240, 15, 34;
L_0000026fbc2bb2a0 .concat [ 34 15 0 0], L_0000026fbc2bb200, L_0000026fbc263640;
S_0000026fbc1ed0b0 .scope begin, "$unm_blk_130" "$unm_blk_130" 6 33, 6 33 0, S_0000026fbc1ec8e0;
 .timescale -9 -12;
v0000026fbc1b60b0_0 .var/i "i", 31 0;
S_0000026fbc1ecf20 .scope begin, "$unm_blk_135" "$unm_blk_135" 6 68, 6 68 0, S_0000026fbc1ec8e0;
 .timescale -9 -12;
v0000026fbc1b5e30_0 .var/i "i", 31 0;
S_0000026fbc1ecc00 .scope begin, "$unm_blk_141" "$unm_blk_141" 6 96, 6 96 0, S_0000026fbc1ec8e0;
 .timescale -9 -12;
v0000026fbc1b5f70_0 .var/i "i", 31 0;
S_0000026fbc1ec750 .scope module, "u_compensation_filter_q" "compensation_filter" 4 167, 6 10 0, S_0000026fbc1f8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_0000026fbc066810 .param/l "COEFF_WIDTH" 0 6 12, +C4<00000000000000000000000000010000>;
P_0000026fbc066848 .param/l "DECIMATION" 0 6 14, +C4<00000000000000000000000000001100>;
P_0000026fbc066880 .param/l "TAPS" 0 6 13, +C4<00000000000000000000000000001000>;
P_0000026fbc0668b8 .param/l "WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
L_0000026fbc1a0e50 .functor BUFZ 1, v0000026fbbf02fc0_0, C4<0>, C4<0>, C4<0>;
v0000026fbc1b6e70_0 .net *"_ivl_0", 48 0, L_0000026fbc2bb340;  1 drivers
L_0000026fbc263688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026fbc1b5ed0_0 .net *"_ivl_3", 0 0, L_0000026fbc263688;  1 drivers
v0000026fbc1b66f0_0 .net *"_ivl_6", 33 0, L_0000026fbc2bba20;  1 drivers
L_0000026fbc2636d0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026fbc1b6150_0 .net *"_ivl_8", 14 0, L_0000026fbc2636d0;  1 drivers
v0000026fbc1b6470_0 .var "accumulator", 47 0;
v0000026fbc1b6f10_0 .var "accumulator_valid", 0 0;
v0000026fbc1b6510_0 .net "clk", 0 0, v0000026fbc261c70_0;  alias, 1 drivers
v0000026fbc1b72d0 .array "coeff", 7 0, 15 0;
v0000026fbc1b6790_0 .net "data_in", 31 0, L_0000026fbc1a14e0;  alias, 1 drivers
v0000026fbc1b7370_0 .net "data_out", 31 0, v0000026fbc1b7730_0;  alias, 1 drivers
v0000026fbc1b74b0_0 .net "data_valid", 0 0, L_0000026fbc1a16a0;  alias, 1 drivers
v0000026fbc1b68d0_0 .var "data_valid_shift", 7 0;
v0000026fbc1b7550 .array "delay_line", 7 0, 31 0;
v0000026fbc1b7730_0 .var "output_register", 31 0;
v0000026fbbf02c00_0 .net "output_valid", 0 0, L_0000026fbc1a0e50;  1 drivers
v0000026fbbf02fc0_0 .var "output_valid_reg", 0 0;
v0000026fbc25bec0_0 .net "rst_n", 0 0, v0000026fbc261450_0;  alias, 1 drivers
v0000026fbc25b880_0 .net "scaled_output", 48 0, L_0000026fbc2bb480;  1 drivers
L_0000026fbc2bb340 .concat [ 48 1 0 0], v0000026fbc1b6470_0, L_0000026fbc263688;
L_0000026fbc2bba20 .part L_0000026fbc2bb340, 15, 34;
L_0000026fbc2bb480 .concat [ 34 15 0 0], L_0000026fbc2bba20, L_0000026fbc2636d0;
S_0000026fbc1ecd90 .scope begin, "$unm_blk_130" "$unm_blk_130" 6 33, 6 33 0, S_0000026fbc1ec750;
 .timescale -9 -12;
v0000026fbc1b6010_0 .var/i "i", 31 0;
S_0000026fbc1ec430 .scope begin, "$unm_blk_135" "$unm_blk_135" 6 68, 6 68 0, S_0000026fbc1ec750;
 .timescale -9 -12;
v0000026fbc1b5d90_0 .var/i "i", 31 0;
S_0000026fbc1ec5c0 .scope begin, "$unm_blk_141" "$unm_blk_141" 6 96, 6 96 0, S_0000026fbc1ec750;
 .timescale -9 -12;
v0000026fbc1b70f0_0 .var/i "i", 31 0;
S_0000026fbc25db60 .scope module, "u_i_gain_scaler" "adaptive_gain_scaler" 4 84, 7 10 0, S_0000026fbc1f8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "sample_in";
    .port_info 3 /INPUT 1 "sample_valid_in";
    .port_info 4 /INPUT 8 "gain_control";
    .port_info 5 /OUTPUT 32 "sample_out";
    .port_info 6 /OUTPUT 1 "sample_valid_out";
P_0000026fbc17ef80 .param/l "DATA_WIDTH" 0 7 11, +C4<00000000000000000000000000100000>;
L_0000026fbc1a2430 .functor BUFZ 32, L_0000026fbc2bc600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026fbc1a1940 .functor BUFZ 1, v0000026fbc25c460_0, C4<0>, C4<0>, C4<0>;
v0000026fbc25cf00_0 .net/s *"_ivl_12", 63 0, L_0000026fbc2622b0;  1 drivers
v0000026fbc25b380_0 .net/s *"_ivl_14", 63 0, L_0000026fbc262670;  1 drivers
L_0000026fbc2630e8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25c500_0 .net/2u *"_ivl_18", 3 0, L_0000026fbc2630e8;  1 drivers
v0000026fbc25c320_0 .net *"_ivl_20", 0 0, L_0000026fbc261590;  1 drivers
v0000026fbc25c3c0_0 .net *"_ivl_23", 31 0, L_0000026fbc262990;  1 drivers
v0000026fbc25b060_0 .net *"_ivl_24", 63 0, L_0000026fbc261630;  1 drivers
L_0000026fbc263130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25b600_0 .net *"_ivl_27", 31 0, L_0000026fbc263130;  1 drivers
L_0000026fbc263178 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25b100_0 .net/2u *"_ivl_28", 3 0, L_0000026fbc263178;  1 drivers
v0000026fbc25b6a0_0 .net *"_ivl_30", 0 0, L_0000026fbc2623f0;  1 drivers
v0000026fbc25cd20_0 .net *"_ivl_32", 63 0, L_0000026fbc2611d0;  1 drivers
L_0000026fbc2631c0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25cb40_0 .net/2u *"_ivl_34", 3 0, L_0000026fbc2631c0;  1 drivers
v0000026fbc25c960_0 .net *"_ivl_36", 0 0, L_0000026fbc2627b0;  1 drivers
L_0000026fbc263208 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25c780_0 .net/2u *"_ivl_38", 3 0, L_0000026fbc263208;  1 drivers
v0000026fbc25c5a0_0 .net *"_ivl_4", 31 0, L_0000026fbc262210;  1 drivers
v0000026fbc25c640_0 .net *"_ivl_40", 3 0, L_0000026fbc262850;  1 drivers
v0000026fbc25b420_0 .net *"_ivl_42", 63 0, L_0000026fbc2628f0;  1 drivers
v0000026fbc25c000_0 .net *"_ivl_45", 31 0, L_0000026fbc262a30;  1 drivers
v0000026fbc25cbe0_0 .net *"_ivl_46", 63 0, L_0000026fbc261810;  1 drivers
L_0000026fbc263250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25cc80_0 .net *"_ivl_49", 31 0, L_0000026fbc263250;  1 drivers
v0000026fbc25cdc0_0 .net *"_ivl_50", 63 0, L_0000026fbc2bc060;  1 drivers
v0000026fbc25be20_0 .net *"_ivl_52", 63 0, L_0000026fbc2bc2e0;  1 drivers
v0000026fbc25b560_0 .net *"_ivl_54", 63 0, L_0000026fbc2bb0c0;  1 drivers
L_0000026fbc263058 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25b920_0 .net *"_ivl_7", 27 0, L_0000026fbc263058;  1 drivers
L_0000026fbc2630a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026fbc25b9c0_0 .net/2u *"_ivl_8", 31 0, L_0000026fbc2630a0;  1 drivers
v0000026fbc25b2e0_0 .net "clk", 0 0, v0000026fbc261c70_0;  alias, 1 drivers
v0000026fbc25c6e0_0 .net "digital_gain_factor", 31 0, L_0000026fbc2614f0;  1 drivers
v0000026fbc25c0a0_0 .net "gain_control", 7 0, v0000026fbc261a90_0;  alias, 1 drivers
v0000026fbc25ce60_0 .net "gain_mult_code", 3 0, L_0000026fbc261770;  1 drivers
v0000026fbc25c8c0_0 .net "gained_sample", 63 0, L_0000026fbc261130;  1 drivers
v0000026fbc25ba60_0 .net "rst_n", 0 0, v0000026fbc261450_0;  alias, 1 drivers
v0000026fbc25b740_0 .net "sample_in", 31 0, v0000026fbc260700_0;  1 drivers
v0000026fbc25b1a0_0 .net "sample_out", 31 0, L_0000026fbc1a2430;  alias, 1 drivers
v0000026fbc25caa0_0 .net "sample_valid_in", 0 0, v0000026fbc260840_0;  1 drivers
v0000026fbc25b240_0 .net "sample_valid_out", 0 0, L_0000026fbc1a1940;  alias, 1 drivers
v0000026fbc25c460_0 .var "sample_valid_out_reg", 0 0;
v0000026fbc25c820_0 .net "shift_amount_code", 3 0, L_0000026fbc2625d0;  1 drivers
v0000026fbc25b4c0_0 .net "shifted_sample", 31 0, L_0000026fbc2bc600;  1 drivers
L_0000026fbc261770 .part v0000026fbc261a90_0, 4, 4;
L_0000026fbc2625d0 .part v0000026fbc261a90_0, 0, 4;
L_0000026fbc262210 .concat [ 4 28 0 0], L_0000026fbc261770, L_0000026fbc263058;
L_0000026fbc2614f0 .arith/sum 32, L_0000026fbc262210, L_0000026fbc2630a0;
L_0000026fbc2622b0 .extend/s 64, v0000026fbc260700_0;
L_0000026fbc262670 .extend/s 64, L_0000026fbc2614f0;
L_0000026fbc261130 .arith/mult 64, L_0000026fbc2622b0, L_0000026fbc262670;
L_0000026fbc261590 .cmp/eq 4, L_0000026fbc2625d0, L_0000026fbc2630e8;
L_0000026fbc262990 .part L_0000026fbc261130, 0, 32;
L_0000026fbc261630 .concat [ 32 32 0 0], L_0000026fbc262990, L_0000026fbc263130;
L_0000026fbc2623f0 .cmp/gt 4, L_0000026fbc263178, L_0000026fbc2625d0;
L_0000026fbc2611d0 .shift/r 64, L_0000026fbc261130, L_0000026fbc2625d0;
L_0000026fbc2627b0 .cmp/gt 4, L_0000026fbc2625d0, L_0000026fbc2631c0;
L_0000026fbc262850 .arith/sub 4, L_0000026fbc2625d0, L_0000026fbc263208;
L_0000026fbc2628f0 .shift/l 64, L_0000026fbc261130, L_0000026fbc262850;
L_0000026fbc262a30 .part L_0000026fbc261130, 0, 32;
L_0000026fbc261810 .concat [ 32 32 0 0], L_0000026fbc262a30, L_0000026fbc263250;
L_0000026fbc2bc060 .functor MUXZ 64, L_0000026fbc261810, L_0000026fbc2628f0, L_0000026fbc2627b0, C4<>;
L_0000026fbc2bc2e0 .functor MUXZ 64, L_0000026fbc2bc060, L_0000026fbc2611d0, L_0000026fbc2623f0, C4<>;
L_0000026fbc2bb0c0 .functor MUXZ 64, L_0000026fbc2bc2e0, L_0000026fbc261630, L_0000026fbc261590, C4<>;
L_0000026fbc2bc600 .part L_0000026fbc2bb0c0, 0, 32;
S_0000026fbc25e970 .scope module, "u_q_gain_scaler" "adaptive_gain_scaler" 4 94, 7 10 0, S_0000026fbc1f8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "sample_in";
    .port_info 3 /INPUT 1 "sample_valid_in";
    .port_info 4 /INPUT 8 "gain_control";
    .port_info 5 /OUTPUT 32 "sample_out";
    .port_info 6 /OUTPUT 1 "sample_valid_out";
P_0000026fbc182380 .param/l "DATA_WIDTH" 0 7 11, +C4<00000000000000000000000000100000>;
L_0000026fbc1a0ec0 .functor BUFZ 32, L_0000026fbc2bb840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026fbc1a12b0 .functor BUFZ 1, v0000026fbc260e80_0, C4<0>, C4<0>, C4<0>;
v0000026fbc25b7e0_0 .net/s *"_ivl_12", 63 0, L_0000026fbc2bbac0;  1 drivers
v0000026fbc25bb00_0 .net/s *"_ivl_14", 63 0, L_0000026fbc2bcb00;  1 drivers
L_0000026fbc263328 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25c280_0 .net/2u *"_ivl_18", 3 0, L_0000026fbc263328;  1 drivers
v0000026fbc25bba0_0 .net *"_ivl_20", 0 0, L_0000026fbc2bc9c0;  1 drivers
v0000026fbc25bd80_0 .net *"_ivl_23", 31 0, L_0000026fbc2bcec0;  1 drivers
v0000026fbc25bc40_0 .net *"_ivl_24", 63 0, L_0000026fbc2bbd40;  1 drivers
L_0000026fbc263370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25bce0_0 .net *"_ivl_27", 31 0, L_0000026fbc263370;  1 drivers
L_0000026fbc2633b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25bf60_0 .net/2u *"_ivl_28", 3 0, L_0000026fbc2633b8;  1 drivers
v0000026fbc25c140_0 .net *"_ivl_30", 0 0, L_0000026fbc2bcba0;  1 drivers
v0000026fbc25c1e0_0 .net *"_ivl_32", 63 0, L_0000026fbc2bc880;  1 drivers
L_0000026fbc263400 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25ca00_0 .net/2u *"_ivl_34", 3 0, L_0000026fbc263400;  1 drivers
v0000026fbc2608e0_0 .net *"_ivl_36", 0 0, L_0000026fbc2bb8e0;  1 drivers
L_0000026fbc263448 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25f4e0_0 .net/2u *"_ivl_38", 3 0, L_0000026fbc263448;  1 drivers
v0000026fbc25fee0_0 .net *"_ivl_4", 31 0, L_0000026fbc2bc420;  1 drivers
v0000026fbc2600c0_0 .net *"_ivl_40", 3 0, L_0000026fbc2bc1a0;  1 drivers
v0000026fbc260340_0 .net *"_ivl_42", 63 0, L_0000026fbc2bb3e0;  1 drivers
v0000026fbc25f9e0_0 .net *"_ivl_45", 31 0, L_0000026fbc2bb700;  1 drivers
v0000026fbc260160_0 .net *"_ivl_46", 63 0, L_0000026fbc2bb7a0;  1 drivers
L_0000026fbc263490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026fbc25fa80_0 .net *"_ivl_49", 31 0, L_0000026fbc263490;  1 drivers
v0000026fbc260520_0 .net *"_ivl_50", 63 0, L_0000026fbc2bb160;  1 drivers
v0000026fbc260c00_0 .net *"_ivl_52", 63 0, L_0000026fbc2bc100;  1 drivers
v0000026fbc25f8a0_0 .net *"_ivl_54", 63 0, L_0000026fbc2bca60;  1 drivers
L_0000026fbc263298 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026fbc260d40_0 .net *"_ivl_7", 27 0, L_0000026fbc263298;  1 drivers
L_0000026fbc2632e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026fbc260a20_0 .net/2u *"_ivl_8", 31 0, L_0000026fbc2632e0;  1 drivers
v0000026fbc25f080_0 .net "clk", 0 0, v0000026fbc261c70_0;  alias, 1 drivers
v0000026fbc25f800_0 .net "digital_gain_factor", 31 0, L_0000026fbc2bcd80;  1 drivers
v0000026fbc260ca0_0 .net "gain_control", 7 0, v0000026fbc261a90_0;  alias, 1 drivers
v0000026fbc25fd00_0 .net "gain_mult_code", 3 0, L_0000026fbc2bce20;  1 drivers
v0000026fbc25ff80_0 .net "gained_sample", 63 0, L_0000026fbc2bcc40;  1 drivers
v0000026fbc260200_0 .net "rst_n", 0 0, v0000026fbc261450_0;  alias, 1 drivers
v0000026fbc25f1c0_0 .net "sample_in", 31 0, v0000026fbc262c10_0;  1 drivers
v0000026fbc25f3a0_0 .net "sample_out", 31 0, L_0000026fbc1a0ec0;  alias, 1 drivers
v0000026fbc25f760_0 .net "sample_valid_in", 0 0, v0000026fbc260840_0;  alias, 1 drivers
v0000026fbc260980_0 .net "sample_valid_out", 0 0, L_0000026fbc1a12b0;  1 drivers
v0000026fbc260e80_0 .var "sample_valid_out_reg", 0 0;
v0000026fbc2603e0_0 .net "shift_amount_code", 3 0, L_0000026fbc2bb660;  1 drivers
v0000026fbc25f580_0 .net "shifted_sample", 31 0, L_0000026fbc2bb840;  1 drivers
L_0000026fbc2bce20 .part v0000026fbc261a90_0, 4, 4;
L_0000026fbc2bb660 .part v0000026fbc261a90_0, 0, 4;
L_0000026fbc2bc420 .concat [ 4 28 0 0], L_0000026fbc2bce20, L_0000026fbc263298;
L_0000026fbc2bcd80 .arith/sum 32, L_0000026fbc2bc420, L_0000026fbc2632e0;
L_0000026fbc2bbac0 .extend/s 64, v0000026fbc262c10_0;
L_0000026fbc2bcb00 .extend/s 64, L_0000026fbc2bcd80;
L_0000026fbc2bcc40 .arith/mult 64, L_0000026fbc2bbac0, L_0000026fbc2bcb00;
L_0000026fbc2bc9c0 .cmp/eq 4, L_0000026fbc2bb660, L_0000026fbc263328;
L_0000026fbc2bcec0 .part L_0000026fbc2bcc40, 0, 32;
L_0000026fbc2bbd40 .concat [ 32 32 0 0], L_0000026fbc2bcec0, L_0000026fbc263370;
L_0000026fbc2bcba0 .cmp/gt 4, L_0000026fbc2633b8, L_0000026fbc2bb660;
L_0000026fbc2bc880 .shift/r 64, L_0000026fbc2bcc40, L_0000026fbc2bb660;
L_0000026fbc2bb8e0 .cmp/gt 4, L_0000026fbc2bb660, L_0000026fbc263400;
L_0000026fbc2bc1a0 .arith/sub 4, L_0000026fbc2bb660, L_0000026fbc263448;
L_0000026fbc2bb3e0 .shift/l 64, L_0000026fbc2bcc40, L_0000026fbc2bc1a0;
L_0000026fbc2bb700 .part L_0000026fbc2bcc40, 0, 32;
L_0000026fbc2bb7a0 .concat [ 32 32 0 0], L_0000026fbc2bb700, L_0000026fbc263490;
L_0000026fbc2bb160 .functor MUXZ 64, L_0000026fbc2bb7a0, L_0000026fbc2bb3e0, L_0000026fbc2bb8e0, C4<>;
L_0000026fbc2bc100 .functor MUXZ 64, L_0000026fbc2bb160, L_0000026fbc2bc880, L_0000026fbc2bcba0, C4<>;
L_0000026fbc2bca60 .functor MUXZ 64, L_0000026fbc2bc100, L_0000026fbc2bbd40, L_0000026fbc2bc9c0, C4<>;
L_0000026fbc2bb840 .part L_0000026fbc2bca60, 0, 32;
    .scope S_0000026fbc25db60;
T_0 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc25ba60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc25c460_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026fbc25caa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026fbc25c460_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026fbc25e970;
T_1 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc260200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc260e80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026fbc25f760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026fbc260e80_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026fbbfbddf0;
T_2 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d9720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8d20, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d95e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8d20, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026fbbfb3590;
T_3 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d9720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8d20, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d95e0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8d20, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026fbbfb3720;
T_4 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d9720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8d20, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d95e0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8d20, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026fbc01b160;
T_5 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d9720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1d86e0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000026fbc1d86e0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 44;
    %ix/getv/s 3, v0000026fbc1d86e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8140, 0, 4;
    %load/vec4 v0000026fbc1d86e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d86e0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026fbc1d8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026fbc1d86e0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0000026fbc1d86e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0000026fbc1d86e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000026fbc1d8140, 4;
    %ix/getv/s 3, v0000026fbc1d86e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8140, 0, 4;
    %load/vec4 v0000026fbc1d86e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d86e0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d88c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8140, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026fbc01b160;
T_6 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d9720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d88c0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000026fbc1d8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d8140, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d8140, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d88c0, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000026fbc01b2f0;
T_7 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d9720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1d86e0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0000026fbc1d86e0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 44;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000026fbc1d86e0_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8140, 0, 4;
    %load/vec4 v0000026fbc1d86e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d86e0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026fbc1d8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026fbc1d86e0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0000026fbc1d86e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.7, 5;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000026fbc1d86e0_0;
    %subi 1, 0, 32;
    %pad/s 4;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000026fbc1d8140, 4;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000026fbc1d86e0_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8140, 0, 4;
    %load/vec4 v0000026fbc1d86e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d86e0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d88c0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8140, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026fbc01b2f0;
T_8 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d9720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d88c0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026fbc1d8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d8140, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d8140, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d88c0, 0, 4;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026fbbfbdc60;
T_9 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d9720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1d86e0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000026fbc1d86e0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 44;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000026fbc1d86e0_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8140, 0, 4;
    %load/vec4 v0000026fbc1d86e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d86e0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000026fbc1d8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026fbc1d86e0_0, 0, 32;
T_9.6 ;
    %load/vec4 v0000026fbc1d86e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.7, 5;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000026fbc1d86e0_0;
    %subi 1, 0, 32;
    %pad/s 5;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000026fbc1d8140, 4;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000026fbc1d86e0_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8140, 0, 4;
    %load/vec4 v0000026fbc1d86e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d86e0_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d88c0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8140, 0, 4;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026fbbfbdc60;
T_10 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d9720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d88c0, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026fbc1d8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d8140, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d8140, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d88c0, 0, 4;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026fbc066480;
T_11 ;
    %wait E_0000026fbc17f100;
    %load/vec4 v0000026fbc1d9360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d8d20, 4;
    %load/vec4 v0000026fbc1d9f40_0;
    %pad/u 44;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1d95e0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026fbc1d9a40_0, 0, 32;
T_11.2 ;
    %load/vec4 v0000026fbc1d9a40_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.3, 5;
    %ix/getv/s 4, v0000026fbc1d9a40_0;
    %load/vec4a v0000026fbc1d8d20, 4;
    %load/vec4 v0000026fbc1d9a40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000026fbc1d8d20, 4;
    %add;
    %ix/getv/s 4, v0000026fbc1d9a40_0;
    %store/vec4a v0000026fbc1d95e0, 4, 0;
    %load/vec4 v0000026fbc1d9a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d9a40_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1d9a40_0, 0, 32;
T_11.4 ;
    %load/vec4 v0000026fbc1d9a40_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.5, 5;
    %ix/getv/s 4, v0000026fbc1d9a40_0;
    %load/vec4a v0000026fbc1d8d20, 4;
    %ix/getv/s 4, v0000026fbc1d9a40_0;
    %store/vec4a v0000026fbc1d95e0, 4, 0;
    %load/vec4 v0000026fbc1d9a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d9a40_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000026fbc066480;
T_12 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d9720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fbc1d8dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc1d8460_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026fbc1d9360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000026fbc1d8dc0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fbc1d8dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026fbc1d8460_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000026fbc1d8dc0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000026fbc1d8dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc1d8460_0, 0;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc1d8460_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026fbc066480;
T_13 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d9720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026fbc1d9400_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000026fbc1d8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000026fbc1d8960_0;
    %parti/s 1, 43, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000026fbc1d9400_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0000026fbc1d8960_0;
    %parti/s 12, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0000026fbc1d9400_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0000026fbc1d8960_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000026fbc1d9400_0, 0;
T_13.7 ;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000026fbbf86850;
T_14 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d8500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8320, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d9220, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8320, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000026fbc1eca70;
T_15 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d8500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8320, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d9220, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8320, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026fbc1ed240;
T_16 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d8500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8320, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d9220, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d8320, 0, 4;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026fbbf88b50;
T_17 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d8500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1d9900_0, 0, 32;
T_17.2 ;
    %load/vec4 v0000026fbc1d9900_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 44;
    %ix/getv/s 3, v0000026fbc1d9900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d85a0, 0, 4;
    %load/vec4 v0000026fbc1d9900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d9900_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000026fbc1d9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026fbc1d9900_0, 0, 32;
T_17.6 ;
    %load/vec4 v0000026fbc1d9900_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.7, 5;
    %load/vec4 v0000026fbc1d9900_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000026fbc1d85a0, 4;
    %ix/getv/s 3, v0000026fbc1d9900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d85a0, 0, 4;
    %load/vec4 v0000026fbc1d9900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d9900_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d9180, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d85a0, 0, 4;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026fbbf88b50;
T_18 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d8500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d9180, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000026fbc1d9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d85a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d85a0, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d9180, 0, 4;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000026fbbf88ce0;
T_19 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d8500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1d9900_0, 0, 32;
T_19.2 ;
    %load/vec4 v0000026fbc1d9900_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 44;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000026fbc1d9900_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d85a0, 0, 4;
    %load/vec4 v0000026fbc1d9900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d9900_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000026fbc1d9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026fbc1d9900_0, 0, 32;
T_19.6 ;
    %load/vec4 v0000026fbc1d9900_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.7, 5;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000026fbc1d9900_0;
    %subi 1, 0, 32;
    %pad/s 4;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000026fbc1d85a0, 4;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000026fbc1d9900_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d85a0, 0, 4;
    %load/vec4 v0000026fbc1d9900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d9900_0, 0, 32;
    %jmp T_19.6;
T_19.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d9180, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d85a0, 0, 4;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000026fbbf88ce0;
T_20 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d8500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d9180, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000026fbc1d9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d85a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d85a0, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d9180, 0, 4;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000026fbbf866c0;
T_21 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d8500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1d9900_0, 0, 32;
T_21.2 ;
    %load/vec4 v0000026fbc1d9900_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 44;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000026fbc1d9900_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d85a0, 0, 4;
    %load/vec4 v0000026fbc1d9900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d9900_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000026fbc1d9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026fbc1d9900_0, 0, 32;
T_21.6 ;
    %load/vec4 v0000026fbc1d9900_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.7, 5;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000026fbc1d9900_0;
    %subi 1, 0, 32;
    %pad/s 5;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000026fbc1d85a0, 4;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000026fbc1d9900_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d85a0, 0, 4;
    %load/vec4 v0000026fbc1d9900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d9900_0, 0, 32;
    %jmp T_21.6;
T_21.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d9180, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d85a0, 0, 4;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000026fbbf866c0;
T_22 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d8500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d9180, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000026fbc1d9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d85a0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d85a0, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1d9180, 0, 4;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000026fbbfa4880;
T_23 ;
    %wait E_0000026fbc180540;
    %load/vec4 v0000026fbc1d8f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026fbc1d8320, 4;
    %load/vec4 v0000026fbc1d9ae0_0;
    %pad/u 44;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1d9220, 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026fbc1d90e0_0, 0, 32;
T_23.2 ;
    %load/vec4 v0000026fbc1d90e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_23.3, 5;
    %ix/getv/s 4, v0000026fbc1d90e0_0;
    %load/vec4a v0000026fbc1d8320, 4;
    %load/vec4 v0000026fbc1d90e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000026fbc1d8320, 4;
    %add;
    %ix/getv/s 4, v0000026fbc1d90e0_0;
    %store/vec4a v0000026fbc1d9220, 4, 0;
    %load/vec4 v0000026fbc1d90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d90e0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1d90e0_0, 0, 32;
T_23.4 ;
    %load/vec4 v0000026fbc1d90e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_23.5, 5;
    %ix/getv/s 4, v0000026fbc1d90e0_0;
    %load/vec4a v0000026fbc1d8320, 4;
    %ix/getv/s 4, v0000026fbc1d90e0_0;
    %store/vec4a v0000026fbc1d9220, 4, 0;
    %load/vec4 v0000026fbc1d90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1d90e0_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000026fbbfa4880;
T_24 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d8500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fbc1d9cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc1d9040_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000026fbc1d8f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000026fbc1d9cc0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fbc1d9cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026fbc1d9040_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0000026fbc1d9cc0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000026fbc1d9cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc1d9040_0, 0;
T_24.5 ;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc1d9040_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000026fbbfa4880;
T_25 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1d8500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026fbc1d92c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000026fbc1d9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000026fbc1b5c50_0;
    %parti/s 1, 43, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000026fbc1d92c0_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0000026fbc1b5c50_0;
    %parti/s 12, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0000026fbc1d92c0_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0000026fbc1b5c50_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000026fbc1d92c0_0, 0;
T_25.7 ;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000026fbc1ec8e0;
T_26 ;
    %fork t_1, S_0000026fbc1ed0b0;
    %jmp t_0;
    .scope S_0000026fbc1ed0b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1b60b0_0, 0, 32;
T_26.0 ;
    %load/vec4 v0000026fbc1b60b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 12, 0, 32;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %jmp T_26.5;
T_26.2 ;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %jmp T_26.5;
T_26.3 ;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b7410, 4, 0;
    %jmp T_26.5;
T_26.5 ;
    %pop/vec4 1;
    %load/vec4 v0000026fbc1b60b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1b60b0_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .scope S_0000026fbc1ec8e0;
t_0 %join;
    %end;
    .thread T_26;
    .scope S_0000026fbc1ec8e0;
T_27 ;
    %wait E_0000026fbc17e880;
    %fork t_3, S_0000026fbc1ecf20;
    %jmp t_2;
    .scope S_0000026fbc1ecf20;
t_3 ;
    %load/vec4 v0000026fbc1b6c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1b5e30_0, 0, 32;
T_27.2 ;
    %load/vec4 v0000026fbc1b5e30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026fbc1b5e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1b61f0, 0, 4;
    %load/vec4 v0000026fbc1b5e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1b5e30_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026fbc1b5890_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000026fbc1b5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000026fbc1b5e30_0, 0, 32;
T_27.6 ;
    %load/vec4 v0000026fbc1b5e30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.7, 5;
    %load/vec4 v0000026fbc1b5e30_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000026fbc1b61f0, 4;
    %ix/getv/s 3, v0000026fbc1b5e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1b61f0, 0, 4;
    %load/vec4 v0000026fbc1b5e30_0;
    %subi 1, 0, 32;
    %store/vec4 v0000026fbc1b5e30_0, 0, 32;
    %jmp T_27.6;
T_27.7 ;
    %load/vec4 v0000026fbc1b7050_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1b61f0, 0, 4;
    %load/vec4 v0000026fbc1b5890_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000026fbc1b5a70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026fbc1b5890_0, 0;
T_27.4 ;
T_27.1 ;
    %end;
    .scope S_0000026fbc1ec8e0;
t_2 %join;
    %jmp T_27;
    .thread T_27;
    .scope S_0000026fbc1ec8e0;
T_28 ;
    %wait E_0000026fbc17e880;
    %fork t_5, S_0000026fbc1ecc00;
    %jmp t_4;
    .scope S_0000026fbc1ecc00;
t_5 ;
    %load/vec4 v0000026fbc1b6c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0000026fbc1b75f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc1b65b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000026fbc1b5890_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0000026fbc1b75f0_0, 0, 48;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1b5f70_0, 0, 32;
T_28.4 ;
    %load/vec4 v0000026fbc1b5f70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_28.5, 5;
    %load/vec4 v0000026fbc1b75f0_0;
    %ix/getv/s 4, v0000026fbc1b5f70_0;
    %load/vec4a v0000026fbc1b61f0, 4;
    %pad/u 48;
    %ix/getv/s 4, v0000026fbc1b5f70_0;
    %load/vec4a v0000026fbc1b7410, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv/s 4, v0000026fbc1b5f70_0;
    %load/vec4a v0000026fbc1b7410, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 48;
    %mul;
    %add;
    %store/vec4 v0000026fbc1b75f0_0, 0, 48;
    %load/vec4 v0000026fbc1b5f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1b5f70_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026fbc1b65b0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc1b65b0_0, 0;
T_28.3 ;
T_28.1 ;
    %end;
    .scope S_0000026fbc1ec8e0;
t_4 %join;
    %jmp T_28;
    .thread T_28;
    .scope S_0000026fbc1ec8e0;
T_29 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc1b6c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026fbc1b5bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc1b6ab0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000026fbc1b65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000026fbc1b6dd0_0;
    %parti/s 1, 48, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000026fbc1b5bb0_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0000026fbc1b6dd0_0;
    %parti/s 16, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_29.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0000026fbc1b5bb0_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0000026fbc1b6dd0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000026fbc1b5bb0_0, 0;
T_29.7 ;
T_29.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026fbc1b6ab0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc1b6ab0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000026fbc1ec750;
T_30 ;
    %fork t_7, S_0000026fbc1ecd90;
    %jmp t_6;
    .scope S_0000026fbc1ecd90;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1b6010_0, 0, 32;
T_30.0 ;
    %load/vec4 v0000026fbc1b6010_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 12, 0, 32;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %jmp T_30.5;
T_30.2 ;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %jmp T_30.5;
T_30.3 ;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026fbc1b72d0, 4, 0;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
    %load/vec4 v0000026fbc1b6010_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1b6010_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %end;
    .scope S_0000026fbc1ec750;
t_6 %join;
    %end;
    .thread T_30;
    .scope S_0000026fbc1ec750;
T_31 ;
    %wait E_0000026fbc17e880;
    %fork t_9, S_0000026fbc1ec430;
    %jmp t_8;
    .scope S_0000026fbc1ec430;
t_9 ;
    %load/vec4 v0000026fbc25bec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1b5d90_0, 0, 32;
T_31.2 ;
    %load/vec4 v0000026fbc1b5d90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026fbc1b5d90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1b7550, 0, 4;
    %load/vec4 v0000026fbc1b5d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1b5d90_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026fbc1b68d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000026fbc1b74b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000026fbc1b5d90_0, 0, 32;
T_31.6 ;
    %load/vec4 v0000026fbc1b5d90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.7, 5;
    %load/vec4 v0000026fbc1b5d90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000026fbc1b7550, 4;
    %ix/getv/s 3, v0000026fbc1b5d90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1b7550, 0, 4;
    %load/vec4 v0000026fbc1b5d90_0;
    %subi 1, 0, 32;
    %store/vec4 v0000026fbc1b5d90_0, 0, 32;
    %jmp T_31.6;
T_31.7 ;
    %load/vec4 v0000026fbc1b6790_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fbc1b7550, 0, 4;
    %load/vec4 v0000026fbc1b68d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000026fbc1b74b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026fbc1b68d0_0, 0;
T_31.4 ;
T_31.1 ;
    %end;
    .scope S_0000026fbc1ec750;
t_8 %join;
    %jmp T_31;
    .thread T_31;
    .scope S_0000026fbc1ec750;
T_32 ;
    %wait E_0000026fbc17e880;
    %fork t_11, S_0000026fbc1ec5c0;
    %jmp t_10;
    .scope S_0000026fbc1ec5c0;
t_11 ;
    %load/vec4 v0000026fbc25bec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0000026fbc1b6470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc1b6f10_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000026fbc1b68d0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0000026fbc1b6470_0, 0, 48;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc1b70f0_0, 0, 32;
T_32.4 ;
    %load/vec4 v0000026fbc1b70f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.5, 5;
    %load/vec4 v0000026fbc1b6470_0;
    %ix/getv/s 4, v0000026fbc1b70f0_0;
    %load/vec4a v0000026fbc1b7550, 4;
    %pad/u 48;
    %ix/getv/s 4, v0000026fbc1b70f0_0;
    %load/vec4a v0000026fbc1b72d0, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv/s 4, v0000026fbc1b70f0_0;
    %load/vec4a v0000026fbc1b72d0, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 48;
    %mul;
    %add;
    %store/vec4 v0000026fbc1b6470_0, 0, 48;
    %load/vec4 v0000026fbc1b70f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fbc1b70f0_0, 0, 32;
    %jmp T_32.4;
T_32.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026fbc1b6f10_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc1b6f10_0, 0;
T_32.3 ;
T_32.1 ;
    %end;
    .scope S_0000026fbc1ec750;
t_10 %join;
    %jmp T_32;
    .thread T_32;
    .scope S_0000026fbc1ec750;
T_33 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc25bec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026fbc1b7730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbbf02fc0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000026fbc1b6f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000026fbc25b880_0;
    %parti/s 1, 48, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000026fbc1b7730_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0000026fbc25b880_0;
    %parti/s 16, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_33.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0000026fbc1b7730_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0000026fbc25b880_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000026fbc1b7730_0, 0;
T_33.7 ;
T_33.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026fbbf02fc0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbbf02fc0_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000026fbc1f8220;
T_34 ;
    %wait E_0000026fbc17e880;
    %load/vec4 v0000026fbc261bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026fbc25fbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fbc260840_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000026fbc25fb20_0;
    %assign/vec4 v0000026fbc25fbc0_0, 0;
    %load/vec4 v0000026fbc260de0_0;
    %assign/vec4 v0000026fbc260840_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000026fbc1f8220;
T_35 ;
    %wait E_0000026fbc17f040;
    %load/vec4 v0000026fbc2607a0_0;
    %parti/s 32, 24, 6;
    %assign/vec4 v0000026fbc260700_0, 0;
    %load/vec4 v0000026fbc261270_0;
    %parti/s 32, 24, 6;
    %assign/vec4 v0000026fbc262c10_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0000026fbc1f8090;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026fbc261c70_0, 0, 1;
T_36.0 ;
    %delay 5000, 0;
    %load/vec4 v0000026fbc261c70_0;
    %inv;
    %store/vec4 v0000026fbc261c70_0, 0, 1;
    %jmp T_36.0;
    %end;
    .thread T_36;
    .scope S_0000026fbc1f8090;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026fbc261450_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fbc262cb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026fbc261ef0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000026fbc262710_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000026fbc261f90_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026fbc261a90_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026fbc261450_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 58 "$display", "Testing Digital Downconverter..." {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000026fbc262710_0, 0, 16;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000026fbc261f90_0, 0, 16;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000026fbc262cb0_0, 0, 32;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0000026fbc261a90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026fbc261ef0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026fbc261ef0_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call/w 3 74 "$display", "Digital Downconverter test completed" {0 0 0};
    %load/vec4 v0000026fbc2620d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %vpi_call/w 3 77 "$display", "\342\234\223 DDC processing functional: I=0x%h, Q=0x%h", v0000026fbc2619f0_0, v0000026fbc262170_0 {0 0 0};
    %jmp T_37.1;
T_37.0 ;
    %vpi_call/w 3 79 "$display", "\342\232\240 No valid DDC output" {0 0 0};
T_37.1 ;
    %vpi_call/w 3 82 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "verilog\digital_downconverter_tb.v";
    "verilog\digital_downconverter.v";
    "verilog\cic_decimator.v";
    "verilog\compensation_filter.v";
    "verilog\adaptive_gain_scaler.v";
