// Seed: 3849382612
`define pp_1 0
module module_0 (
    input logic id_0
);
  logic id_1;
  logic id_2;
  logic id_3 = 1;
  type_7(
      1 * id_0 + id_1 - {1, id_2}, id_1
  );
  assign id_3 = id_1;
endmodule
