
ADC_Sequence.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002194  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002254  08002254  00012254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800228c  0800228c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800228c  0800228c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800228c  0800228c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800228c  0800228c  0001228c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002290  08002290  00012290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002294  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000980  2000000c  080022a0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000098c  080022a0  0002098c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000093e8  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001653  00000000  00000000  0002941c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  0002aa70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000668  00000000  00000000  0002b160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000014b6  00000000  00000000  0002b7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009082  00000000  00000000  0002cc7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005f8e7  00000000  00000000  00035d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000955e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000178c  00000000  00000000  0009563c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800223c 	.word	0x0800223c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800223c 	.word	0x0800223c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fac8 	bl	80007b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f807 	bl	800023a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f8e2 	bl	80003f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000230:	f000 f8b0 	bl	8000394 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8000234:	f000 f852 	bl	80002dc <MX_ADC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000238:	e7fe      	b.n	8000238 <main+0x18>

0800023a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800023a:	b590      	push	{r4, r7, lr}
 800023c:	b091      	sub	sp, #68	; 0x44
 800023e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000240:	2410      	movs	r4, #16
 8000242:	193b      	adds	r3, r7, r4
 8000244:	0018      	movs	r0, r3
 8000246:	2330      	movs	r3, #48	; 0x30
 8000248:	001a      	movs	r2, r3
 800024a:	2100      	movs	r1, #0
 800024c:	f001 ffee 	bl	800222c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000250:	003b      	movs	r3, r7
 8000252:	0018      	movs	r0, r3
 8000254:	2310      	movs	r3, #16
 8000256:	001a      	movs	r2, r3
 8000258:	2100      	movs	r1, #0
 800025a:	f001 ffe7 	bl	800222c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 800025e:	0021      	movs	r1, r4
 8000260:	187b      	adds	r3, r7, r1
 8000262:	2212      	movs	r2, #18
 8000264:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000266:	187b      	adds	r3, r7, r1
 8000268:	2201      	movs	r2, #1
 800026a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800026c:	187b      	adds	r3, r7, r1
 800026e:	2201      	movs	r2, #1
 8000270:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000272:	187b      	adds	r3, r7, r1
 8000274:	2210      	movs	r2, #16
 8000276:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000278:	187b      	adds	r3, r7, r1
 800027a:	2210      	movs	r2, #16
 800027c:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800027e:	187b      	adds	r3, r7, r1
 8000280:	2202      	movs	r2, #2
 8000282:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000284:	187b      	adds	r3, r7, r1
 8000286:	2280      	movs	r2, #128	; 0x80
 8000288:	0212      	lsls	r2, r2, #8
 800028a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800028c:	187b      	adds	r3, r7, r1
 800028e:	2280      	movs	r2, #128	; 0x80
 8000290:	0352      	lsls	r2, r2, #13
 8000292:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000294:	187b      	adds	r3, r7, r1
 8000296:	2200      	movs	r2, #0
 8000298:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029a:	187b      	adds	r3, r7, r1
 800029c:	0018      	movs	r0, r3
 800029e:	f000 ff67 	bl	8001170 <HAL_RCC_OscConfig>
 80002a2:	1e03      	subs	r3, r0, #0
 80002a4:	d001      	beq.n	80002aa <SystemClock_Config+0x70>
  {
    Error_Handler();
 80002a6:	f000 f90f 	bl	80004c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002aa:	003b      	movs	r3, r7
 80002ac:	2207      	movs	r2, #7
 80002ae:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002b0:	003b      	movs	r3, r7
 80002b2:	2202      	movs	r2, #2
 80002b4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b6:	003b      	movs	r3, r7
 80002b8:	2200      	movs	r2, #0
 80002ba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002bc:	003b      	movs	r3, r7
 80002be:	2200      	movs	r2, #0
 80002c0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002c2:	003b      	movs	r3, r7
 80002c4:	2101      	movs	r1, #1
 80002c6:	0018      	movs	r0, r3
 80002c8:	f001 fa70 	bl	80017ac <HAL_RCC_ClockConfig>
 80002cc:	1e03      	subs	r3, r0, #0
 80002ce:	d001      	beq.n	80002d4 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80002d0:	f000 f8fa 	bl	80004c8 <Error_Handler>
  }
}
 80002d4:	46c0      	nop			; (mov r8, r8)
 80002d6:	46bd      	mov	sp, r7
 80002d8:	b011      	add	sp, #68	; 0x44
 80002da:	bd90      	pop	{r4, r7, pc}

080002dc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b084      	sub	sp, #16
 80002e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002e2:	1d3b      	adds	r3, r7, #4
 80002e4:	0018      	movs	r0, r3
 80002e6:	230c      	movs	r3, #12
 80002e8:	001a      	movs	r2, r3
 80002ea:	2100      	movs	r1, #0
 80002ec:	f001 ff9e 	bl	800222c <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80002f0:	4b26      	ldr	r3, [pc, #152]	; (800038c <MX_ADC_Init+0xb0>)
 80002f2:	4a27      	ldr	r2, [pc, #156]	; (8000390 <MX_ADC_Init+0xb4>)
 80002f4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002f6:	4b25      	ldr	r3, [pc, #148]	; (800038c <MX_ADC_Init+0xb0>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80002fc:	4b23      	ldr	r3, [pc, #140]	; (800038c <MX_ADC_Init+0xb0>)
 80002fe:	2200      	movs	r2, #0
 8000300:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000302:	4b22      	ldr	r3, [pc, #136]	; (800038c <MX_ADC_Init+0xb0>)
 8000304:	2200      	movs	r2, #0
 8000306:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000308:	4b20      	ldr	r3, [pc, #128]	; (800038c <MX_ADC_Init+0xb0>)
 800030a:	2201      	movs	r2, #1
 800030c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800030e:	4b1f      	ldr	r3, [pc, #124]	; (800038c <MX_ADC_Init+0xb0>)
 8000310:	2204      	movs	r2, #4
 8000312:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000314:	4b1d      	ldr	r3, [pc, #116]	; (800038c <MX_ADC_Init+0xb0>)
 8000316:	2200      	movs	r2, #0
 8000318:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800031a:	4b1c      	ldr	r3, [pc, #112]	; (800038c <MX_ADC_Init+0xb0>)
 800031c:	2200      	movs	r2, #0
 800031e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000320:	4b1a      	ldr	r3, [pc, #104]	; (800038c <MX_ADC_Init+0xb0>)
 8000322:	2200      	movs	r2, #0
 8000324:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000326:	4b19      	ldr	r3, [pc, #100]	; (800038c <MX_ADC_Init+0xb0>)
 8000328:	2200      	movs	r2, #0
 800032a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800032c:	4b17      	ldr	r3, [pc, #92]	; (800038c <MX_ADC_Init+0xb0>)
 800032e:	22c2      	movs	r2, #194	; 0xc2
 8000330:	32ff      	adds	r2, #255	; 0xff
 8000332:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000334:	4b15      	ldr	r3, [pc, #84]	; (800038c <MX_ADC_Init+0xb0>)
 8000336:	2200      	movs	r2, #0
 8000338:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800033a:	4b14      	ldr	r3, [pc, #80]	; (800038c <MX_ADC_Init+0xb0>)
 800033c:	2224      	movs	r2, #36	; 0x24
 800033e:	2100      	movs	r1, #0
 8000340:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000342:	4b12      	ldr	r3, [pc, #72]	; (800038c <MX_ADC_Init+0xb0>)
 8000344:	2201      	movs	r2, #1
 8000346:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000348:	4b10      	ldr	r3, [pc, #64]	; (800038c <MX_ADC_Init+0xb0>)
 800034a:	0018      	movs	r0, r3
 800034c:	f000 fa98 	bl	8000880 <HAL_ADC_Init>
 8000350:	1e03      	subs	r3, r0, #0
 8000352:	d001      	beq.n	8000358 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000354:	f000 f8b8 	bl	80004c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000358:	1d3b      	adds	r3, r7, #4
 800035a:	2200      	movs	r2, #0
 800035c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800035e:	1d3b      	adds	r3, r7, #4
 8000360:	2280      	movs	r2, #128	; 0x80
 8000362:	0152      	lsls	r2, r2, #5
 8000364:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000366:	1d3b      	adds	r3, r7, #4
 8000368:	2280      	movs	r2, #128	; 0x80
 800036a:	0552      	lsls	r2, r2, #21
 800036c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800036e:	1d3a      	adds	r2, r7, #4
 8000370:	4b06      	ldr	r3, [pc, #24]	; (800038c <MX_ADC_Init+0xb0>)
 8000372:	0011      	movs	r1, r2
 8000374:	0018      	movs	r0, r3
 8000376:	f000 fbc3 	bl	8000b00 <HAL_ADC_ConfigChannel>
 800037a:	1e03      	subs	r3, r0, #0
 800037c:	d001      	beq.n	8000382 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800037e:	f000 f8a3 	bl	80004c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000382:	46c0      	nop			; (mov r8, r8)
 8000384:	46bd      	mov	sp, r7
 8000386:	b004      	add	sp, #16
 8000388:	bd80      	pop	{r7, pc}
 800038a:	46c0      	nop			; (mov r8, r8)
 800038c:	200000b0 	.word	0x200000b0
 8000390:	40012400 	.word	0x40012400

08000394 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000398:	4b14      	ldr	r3, [pc, #80]	; (80003ec <MX_USART2_UART_Init+0x58>)
 800039a:	4a15      	ldr	r2, [pc, #84]	; (80003f0 <MX_USART2_UART_Init+0x5c>)
 800039c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800039e:	4b13      	ldr	r3, [pc, #76]	; (80003ec <MX_USART2_UART_Init+0x58>)
 80003a0:	2296      	movs	r2, #150	; 0x96
 80003a2:	0212      	lsls	r2, r2, #8
 80003a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003a6:	4b11      	ldr	r3, [pc, #68]	; (80003ec <MX_USART2_UART_Init+0x58>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003ac:	4b0f      	ldr	r3, [pc, #60]	; (80003ec <MX_USART2_UART_Init+0x58>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003b2:	4b0e      	ldr	r3, [pc, #56]	; (80003ec <MX_USART2_UART_Init+0x58>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003b8:	4b0c      	ldr	r3, [pc, #48]	; (80003ec <MX_USART2_UART_Init+0x58>)
 80003ba:	220c      	movs	r2, #12
 80003bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003be:	4b0b      	ldr	r3, [pc, #44]	; (80003ec <MX_USART2_UART_Init+0x58>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003c4:	4b09      	ldr	r3, [pc, #36]	; (80003ec <MX_USART2_UART_Init+0x58>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003ca:	4b08      	ldr	r3, [pc, #32]	; (80003ec <MX_USART2_UART_Init+0x58>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003d0:	4b06      	ldr	r3, [pc, #24]	; (80003ec <MX_USART2_UART_Init+0x58>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003d6:	4b05      	ldr	r3, [pc, #20]	; (80003ec <MX_USART2_UART_Init+0x58>)
 80003d8:	0018      	movs	r0, r3
 80003da:	f001 fb2d 	bl	8001a38 <HAL_UART_Init>
 80003de:	1e03      	subs	r3, r0, #0
 80003e0:	d001      	beq.n	80003e6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80003e2:	f000 f871 	bl	80004c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003e6:	46c0      	nop			; (mov r8, r8)
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	20000028 	.word	0x20000028
 80003f0:	40004400 	.word	0x40004400

080003f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f4:	b590      	push	{r4, r7, lr}
 80003f6:	b089      	sub	sp, #36	; 0x24
 80003f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fa:	240c      	movs	r4, #12
 80003fc:	193b      	adds	r3, r7, r4
 80003fe:	0018      	movs	r0, r3
 8000400:	2314      	movs	r3, #20
 8000402:	001a      	movs	r2, r3
 8000404:	2100      	movs	r1, #0
 8000406:	f001 ff11 	bl	800222c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800040a:	4b2d      	ldr	r3, [pc, #180]	; (80004c0 <MX_GPIO_Init+0xcc>)
 800040c:	695a      	ldr	r2, [r3, #20]
 800040e:	4b2c      	ldr	r3, [pc, #176]	; (80004c0 <MX_GPIO_Init+0xcc>)
 8000410:	2180      	movs	r1, #128	; 0x80
 8000412:	0309      	lsls	r1, r1, #12
 8000414:	430a      	orrs	r2, r1
 8000416:	615a      	str	r2, [r3, #20]
 8000418:	4b29      	ldr	r3, [pc, #164]	; (80004c0 <MX_GPIO_Init+0xcc>)
 800041a:	695a      	ldr	r2, [r3, #20]
 800041c:	2380      	movs	r3, #128	; 0x80
 800041e:	031b      	lsls	r3, r3, #12
 8000420:	4013      	ands	r3, r2
 8000422:	60bb      	str	r3, [r7, #8]
 8000424:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000426:	4b26      	ldr	r3, [pc, #152]	; (80004c0 <MX_GPIO_Init+0xcc>)
 8000428:	695a      	ldr	r2, [r3, #20]
 800042a:	4b25      	ldr	r3, [pc, #148]	; (80004c0 <MX_GPIO_Init+0xcc>)
 800042c:	2180      	movs	r1, #128	; 0x80
 800042e:	03c9      	lsls	r1, r1, #15
 8000430:	430a      	orrs	r2, r1
 8000432:	615a      	str	r2, [r3, #20]
 8000434:	4b22      	ldr	r3, [pc, #136]	; (80004c0 <MX_GPIO_Init+0xcc>)
 8000436:	695a      	ldr	r2, [r3, #20]
 8000438:	2380      	movs	r3, #128	; 0x80
 800043a:	03db      	lsls	r3, r3, #15
 800043c:	4013      	ands	r3, r2
 800043e:	607b      	str	r3, [r7, #4]
 8000440:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000442:	4b1f      	ldr	r3, [pc, #124]	; (80004c0 <MX_GPIO_Init+0xcc>)
 8000444:	695a      	ldr	r2, [r3, #20]
 8000446:	4b1e      	ldr	r3, [pc, #120]	; (80004c0 <MX_GPIO_Init+0xcc>)
 8000448:	2180      	movs	r1, #128	; 0x80
 800044a:	0289      	lsls	r1, r1, #10
 800044c:	430a      	orrs	r2, r1
 800044e:	615a      	str	r2, [r3, #20]
 8000450:	4b1b      	ldr	r3, [pc, #108]	; (80004c0 <MX_GPIO_Init+0xcc>)
 8000452:	695a      	ldr	r2, [r3, #20]
 8000454:	2380      	movs	r3, #128	; 0x80
 8000456:	029b      	lsls	r3, r3, #10
 8000458:	4013      	ands	r3, r2
 800045a:	603b      	str	r3, [r7, #0]
 800045c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800045e:	2390      	movs	r3, #144	; 0x90
 8000460:	05db      	lsls	r3, r3, #23
 8000462:	2200      	movs	r2, #0
 8000464:	2120      	movs	r1, #32
 8000466:	0018      	movs	r0, r3
 8000468:	f000 fe64 	bl	8001134 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800046c:	193b      	adds	r3, r7, r4
 800046e:	2280      	movs	r2, #128	; 0x80
 8000470:	0192      	lsls	r2, r2, #6
 8000472:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000474:	193b      	adds	r3, r7, r4
 8000476:	2284      	movs	r2, #132	; 0x84
 8000478:	0392      	lsls	r2, r2, #14
 800047a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047c:	193b      	adds	r3, r7, r4
 800047e:	2200      	movs	r2, #0
 8000480:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000482:	193b      	adds	r3, r7, r4
 8000484:	4a0f      	ldr	r2, [pc, #60]	; (80004c4 <MX_GPIO_Init+0xd0>)
 8000486:	0019      	movs	r1, r3
 8000488:	0010      	movs	r0, r2
 800048a:	f000 fce3 	bl	8000e54 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800048e:	0021      	movs	r1, r4
 8000490:	187b      	adds	r3, r7, r1
 8000492:	2220      	movs	r2, #32
 8000494:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000496:	187b      	adds	r3, r7, r1
 8000498:	2201      	movs	r2, #1
 800049a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049c:	187b      	adds	r3, r7, r1
 800049e:	2200      	movs	r2, #0
 80004a0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	2200      	movs	r2, #0
 80004a6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80004a8:	187a      	adds	r2, r7, r1
 80004aa:	2390      	movs	r3, #144	; 0x90
 80004ac:	05db      	lsls	r3, r3, #23
 80004ae:	0011      	movs	r1, r2
 80004b0:	0018      	movs	r0, r3
 80004b2:	f000 fccf 	bl	8000e54 <HAL_GPIO_Init>

}
 80004b6:	46c0      	nop			; (mov r8, r8)
 80004b8:	46bd      	mov	sp, r7
 80004ba:	b009      	add	sp, #36	; 0x24
 80004bc:	bd90      	pop	{r4, r7, pc}
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	40021000 	.word	0x40021000
 80004c4:	48000800 	.word	0x48000800

080004c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004cc:	b672      	cpsid	i
}
 80004ce:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004d0:	e7fe      	b.n	80004d0 <Error_Handler+0x8>
	...

080004d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b082      	sub	sp, #8
 80004d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004da:	4b0f      	ldr	r3, [pc, #60]	; (8000518 <HAL_MspInit+0x44>)
 80004dc:	699a      	ldr	r2, [r3, #24]
 80004de:	4b0e      	ldr	r3, [pc, #56]	; (8000518 <HAL_MspInit+0x44>)
 80004e0:	2101      	movs	r1, #1
 80004e2:	430a      	orrs	r2, r1
 80004e4:	619a      	str	r2, [r3, #24]
 80004e6:	4b0c      	ldr	r3, [pc, #48]	; (8000518 <HAL_MspInit+0x44>)
 80004e8:	699b      	ldr	r3, [r3, #24]
 80004ea:	2201      	movs	r2, #1
 80004ec:	4013      	ands	r3, r2
 80004ee:	607b      	str	r3, [r7, #4]
 80004f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004f2:	4b09      	ldr	r3, [pc, #36]	; (8000518 <HAL_MspInit+0x44>)
 80004f4:	69da      	ldr	r2, [r3, #28]
 80004f6:	4b08      	ldr	r3, [pc, #32]	; (8000518 <HAL_MspInit+0x44>)
 80004f8:	2180      	movs	r1, #128	; 0x80
 80004fa:	0549      	lsls	r1, r1, #21
 80004fc:	430a      	orrs	r2, r1
 80004fe:	61da      	str	r2, [r3, #28]
 8000500:	4b05      	ldr	r3, [pc, #20]	; (8000518 <HAL_MspInit+0x44>)
 8000502:	69da      	ldr	r2, [r3, #28]
 8000504:	2380      	movs	r3, #128	; 0x80
 8000506:	055b      	lsls	r3, r3, #21
 8000508:	4013      	ands	r3, r2
 800050a:	603b      	str	r3, [r7, #0]
 800050c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800050e:	46c0      	nop			; (mov r8, r8)
 8000510:	46bd      	mov	sp, r7
 8000512:	b002      	add	sp, #8
 8000514:	bd80      	pop	{r7, pc}
 8000516:	46c0      	nop			; (mov r8, r8)
 8000518:	40021000 	.word	0x40021000

0800051c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800051c:	b590      	push	{r4, r7, lr}
 800051e:	b08b      	sub	sp, #44	; 0x2c
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000524:	2414      	movs	r4, #20
 8000526:	193b      	adds	r3, r7, r4
 8000528:	0018      	movs	r0, r3
 800052a:	2314      	movs	r3, #20
 800052c:	001a      	movs	r2, r3
 800052e:	2100      	movs	r1, #0
 8000530:	f001 fe7c 	bl	800222c <memset>
  if(hadc->Instance==ADC1)
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a19      	ldr	r2, [pc, #100]	; (80005a0 <HAL_ADC_MspInit+0x84>)
 800053a:	4293      	cmp	r3, r2
 800053c:	d12b      	bne.n	8000596 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800053e:	4b19      	ldr	r3, [pc, #100]	; (80005a4 <HAL_ADC_MspInit+0x88>)
 8000540:	699a      	ldr	r2, [r3, #24]
 8000542:	4b18      	ldr	r3, [pc, #96]	; (80005a4 <HAL_ADC_MspInit+0x88>)
 8000544:	2180      	movs	r1, #128	; 0x80
 8000546:	0089      	lsls	r1, r1, #2
 8000548:	430a      	orrs	r2, r1
 800054a:	619a      	str	r2, [r3, #24]
 800054c:	4b15      	ldr	r3, [pc, #84]	; (80005a4 <HAL_ADC_MspInit+0x88>)
 800054e:	699a      	ldr	r2, [r3, #24]
 8000550:	2380      	movs	r3, #128	; 0x80
 8000552:	009b      	lsls	r3, r3, #2
 8000554:	4013      	ands	r3, r2
 8000556:	613b      	str	r3, [r7, #16]
 8000558:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800055a:	4b12      	ldr	r3, [pc, #72]	; (80005a4 <HAL_ADC_MspInit+0x88>)
 800055c:	695a      	ldr	r2, [r3, #20]
 800055e:	4b11      	ldr	r3, [pc, #68]	; (80005a4 <HAL_ADC_MspInit+0x88>)
 8000560:	2180      	movs	r1, #128	; 0x80
 8000562:	0289      	lsls	r1, r1, #10
 8000564:	430a      	orrs	r2, r1
 8000566:	615a      	str	r2, [r3, #20]
 8000568:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <HAL_ADC_MspInit+0x88>)
 800056a:	695a      	ldr	r2, [r3, #20]
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	029b      	lsls	r3, r3, #10
 8000570:	4013      	ands	r3, r2
 8000572:	60fb      	str	r3, [r7, #12]
 8000574:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000576:	193b      	adds	r3, r7, r4
 8000578:	2201      	movs	r2, #1
 800057a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800057c:	193b      	adds	r3, r7, r4
 800057e:	2203      	movs	r2, #3
 8000580:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000582:	193b      	adds	r3, r7, r4
 8000584:	2200      	movs	r2, #0
 8000586:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000588:	193a      	adds	r2, r7, r4
 800058a:	2390      	movs	r3, #144	; 0x90
 800058c:	05db      	lsls	r3, r3, #23
 800058e:	0011      	movs	r1, r2
 8000590:	0018      	movs	r0, r3
 8000592:	f000 fc5f 	bl	8000e54 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000596:	46c0      	nop			; (mov r8, r8)
 8000598:	46bd      	mov	sp, r7
 800059a:	b00b      	add	sp, #44	; 0x2c
 800059c:	bd90      	pop	{r4, r7, pc}
 800059e:	46c0      	nop			; (mov r8, r8)
 80005a0:	40012400 	.word	0x40012400
 80005a4:	40021000 	.word	0x40021000

080005a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005a8:	b590      	push	{r4, r7, lr}
 80005aa:	b08b      	sub	sp, #44	; 0x2c
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b0:	2414      	movs	r4, #20
 80005b2:	193b      	adds	r3, r7, r4
 80005b4:	0018      	movs	r0, r3
 80005b6:	2314      	movs	r3, #20
 80005b8:	001a      	movs	r2, r3
 80005ba:	2100      	movs	r1, #0
 80005bc:	f001 fe36 	bl	800222c <memset>
  if(huart->Instance==USART2)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a1c      	ldr	r2, [pc, #112]	; (8000638 <HAL_UART_MspInit+0x90>)
 80005c6:	4293      	cmp	r3, r2
 80005c8:	d132      	bne.n	8000630 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005ca:	4b1c      	ldr	r3, [pc, #112]	; (800063c <HAL_UART_MspInit+0x94>)
 80005cc:	69da      	ldr	r2, [r3, #28]
 80005ce:	4b1b      	ldr	r3, [pc, #108]	; (800063c <HAL_UART_MspInit+0x94>)
 80005d0:	2180      	movs	r1, #128	; 0x80
 80005d2:	0289      	lsls	r1, r1, #10
 80005d4:	430a      	orrs	r2, r1
 80005d6:	61da      	str	r2, [r3, #28]
 80005d8:	4b18      	ldr	r3, [pc, #96]	; (800063c <HAL_UART_MspInit+0x94>)
 80005da:	69da      	ldr	r2, [r3, #28]
 80005dc:	2380      	movs	r3, #128	; 0x80
 80005de:	029b      	lsls	r3, r3, #10
 80005e0:	4013      	ands	r3, r2
 80005e2:	613b      	str	r3, [r7, #16]
 80005e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e6:	4b15      	ldr	r3, [pc, #84]	; (800063c <HAL_UART_MspInit+0x94>)
 80005e8:	695a      	ldr	r2, [r3, #20]
 80005ea:	4b14      	ldr	r3, [pc, #80]	; (800063c <HAL_UART_MspInit+0x94>)
 80005ec:	2180      	movs	r1, #128	; 0x80
 80005ee:	0289      	lsls	r1, r1, #10
 80005f0:	430a      	orrs	r2, r1
 80005f2:	615a      	str	r2, [r3, #20]
 80005f4:	4b11      	ldr	r3, [pc, #68]	; (800063c <HAL_UART_MspInit+0x94>)
 80005f6:	695a      	ldr	r2, [r3, #20]
 80005f8:	2380      	movs	r3, #128	; 0x80
 80005fa:	029b      	lsls	r3, r3, #10
 80005fc:	4013      	ands	r3, r2
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000602:	0021      	movs	r1, r4
 8000604:	187b      	adds	r3, r7, r1
 8000606:	220c      	movs	r2, #12
 8000608:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800060a:	187b      	adds	r3, r7, r1
 800060c:	2202      	movs	r2, #2
 800060e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000610:	187b      	adds	r3, r7, r1
 8000612:	2200      	movs	r2, #0
 8000614:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000616:	187b      	adds	r3, r7, r1
 8000618:	2203      	movs	r2, #3
 800061a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800061c:	187b      	adds	r3, r7, r1
 800061e:	2201      	movs	r2, #1
 8000620:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000622:	187a      	adds	r2, r7, r1
 8000624:	2390      	movs	r3, #144	; 0x90
 8000626:	05db      	lsls	r3, r3, #23
 8000628:	0011      	movs	r1, r2
 800062a:	0018      	movs	r0, r3
 800062c:	f000 fc12 	bl	8000e54 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000630:	46c0      	nop			; (mov r8, r8)
 8000632:	46bd      	mov	sp, r7
 8000634:	b00b      	add	sp, #44	; 0x2c
 8000636:	bd90      	pop	{r4, r7, pc}
 8000638:	40004400 	.word	0x40004400
 800063c:	40021000 	.word	0x40021000

08000640 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000644:	e7fe      	b.n	8000644 <NMI_Handler+0x4>

08000646 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000646:	b580      	push	{r7, lr}
 8000648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800064a:	e7fe      	b.n	800064a <HardFault_Handler+0x4>

0800064c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000650:	46c0      	nop			; (mov r8, r8)
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}

08000656 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000656:	b580      	push	{r7, lr}
 8000658:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800065a:	46c0      	nop			; (mov r8, r8)
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000664:	f000 f8f0 	bl	8000848 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000668:	46c0      	nop			; (mov r8, r8)
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}

0800066e <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800066e:	b580      	push	{r7, lr}
 8000670:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000672:	46c0      	nop			; (mov r8, r8)
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <USART2_IRQHandler>:
  * @retval None
  * @Note   This function is redefined in "main.h" and related to DMA 
  *         used for USART data transmission     
  */
void USART2_IRQHandler(void)
{  
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
  uint32_t isrflags = USART2->ISR;
 800067e:	4b35      	ldr	r3, [pc, #212]	; (8000754 <USART2_IRQHandler+0xdc>)
 8000680:	69db      	ldr	r3, [r3, #28]
 8000682:	60fb      	str	r3, [r7, #12]
  uint32_t control_reg1 = USART2->CR1;
 8000684:	4b33      	ldr	r3, [pc, #204]	; (8000754 <USART2_IRQHandler+0xdc>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	60bb      	str	r3, [r7, #8]
  uint32_t rx_data = 0;
 800068a:	2300      	movs	r3, #0
 800068c:	607b      	str	r3, [r7, #4]
	
	
    /* UART in mode Receiver */
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((control_reg1 & USART_CR1_RXNEIE) != RESET))
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	2220      	movs	r2, #32
 8000692:	4013      	ands	r3, r2
 8000694:	d026      	beq.n	80006e4 <USART2_IRQHandler+0x6c>
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	2220      	movs	r2, #32
 800069a:	4013      	ands	r3, r2
 800069c:	d022      	beq.n	80006e4 <USART2_IRQHandler+0x6c>
    {
			rx_data = (uint16_t) USART2->RDR;
 800069e:	4b2d      	ldr	r3, [pc, #180]	; (8000754 <USART2_IRQHandler+0xdc>)
 80006a0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	607b      	str	r3, [r7, #4]
			
			/* Read one byte from the receive data register */ 
			
			UART_BufferRX.buffer[UART_BufferRX.head_pointer] = rx_data;
 80006a6:	4a2c      	ldr	r2, [pc, #176]	; (8000758 <USART2_IRQHandler+0xe0>)
 80006a8:	2380      	movs	r3, #128	; 0x80
 80006aa:	00db      	lsls	r3, r3, #3
 80006ac:	58d2      	ldr	r2, [r2, r3]
 80006ae:	4b2a      	ldr	r3, [pc, #168]	; (8000758 <USART2_IRQHandler+0xe0>)
 80006b0:	0092      	lsls	r2, r2, #2
 80006b2:	6879      	ldr	r1, [r7, #4]
 80006b4:	50d1      	str	r1, [r2, r3]
			
			UART_BufferRX.head_pointer = UART_BufferRX.head_pointer + 1;
 80006b6:	4a28      	ldr	r2, [pc, #160]	; (8000758 <USART2_IRQHandler+0xe0>)
 80006b8:	2380      	movs	r3, #128	; 0x80
 80006ba:	00db      	lsls	r3, r3, #3
 80006bc:	58d3      	ldr	r3, [r2, r3]
 80006be:	1c59      	adds	r1, r3, #1
 80006c0:	4a25      	ldr	r2, [pc, #148]	; (8000758 <USART2_IRQHandler+0xe0>)
 80006c2:	2380      	movs	r3, #128	; 0x80
 80006c4:	00db      	lsls	r3, r3, #3
 80006c6:	50d1      	str	r1, [r2, r3]
			
			if(UART_BufferRX.head_pointer == BUFFER_SIZE)
 80006c8:	4a23      	ldr	r2, [pc, #140]	; (8000758 <USART2_IRQHandler+0xe0>)
 80006ca:	2380      	movs	r3, #128	; 0x80
 80006cc:	00db      	lsls	r3, r3, #3
 80006ce:	58d2      	ldr	r2, [r2, r3]
 80006d0:	2380      	movs	r3, #128	; 0x80
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d136      	bne.n	8000746 <USART2_IRQHandler+0xce>
			{
				UART_BufferRX.head_pointer = 0;
 80006d8:	4a1f      	ldr	r2, [pc, #124]	; (8000758 <USART2_IRQHandler+0xe0>)
 80006da:	2380      	movs	r3, #128	; 0x80
 80006dc:	00db      	lsls	r3, r3, #3
 80006de:	2100      	movs	r1, #0
 80006e0:	50d1      	str	r1, [r2, r3]
			}
			
      return;
 80006e2:	e030      	b.n	8000746 <USART2_IRQHandler+0xce>
    }  


  /* UART in mode Transmitter */
  if(((isrflags & USART_ISR_TXE) != RESET) && ((control_reg1 & USART_CR1_TXEIE) != RESET))
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	2280      	movs	r2, #128	; 0x80
 80006e8:	4013      	ands	r3, r2
 80006ea:	d02f      	beq.n	800074c <USART2_IRQHandler+0xd4>
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	2280      	movs	r2, #128	; 0x80
 80006f0:	4013      	ands	r3, r2
 80006f2:	d02b      	beq.n	800074c <USART2_IRQHandler+0xd4>
  {    
		if(UART_BufferTX.head_pointer != UART_BufferTX.tail_pointer)
 80006f4:	4a19      	ldr	r2, [pc, #100]	; (800075c <USART2_IRQHandler+0xe4>)
 80006f6:	2380      	movs	r3, #128	; 0x80
 80006f8:	00db      	lsls	r3, r3, #3
 80006fa:	58d2      	ldr	r2, [r2, r3]
 80006fc:	4b17      	ldr	r3, [pc, #92]	; (800075c <USART2_IRQHandler+0xe4>)
 80006fe:	4918      	ldr	r1, [pc, #96]	; (8000760 <USART2_IRQHandler+0xe8>)
 8000700:	585b      	ldr	r3, [r3, r1]
 8000702:	429a      	cmp	r2, r3
 8000704:	d018      	beq.n	8000738 <USART2_IRQHandler+0xc0>
		{
			// Send one byte from Transmit buffer
			USART2->TDR = UART_BufferTX.buffer[UART_BufferTX.tail_pointer++];
 8000706:	4b15      	ldr	r3, [pc, #84]	; (800075c <USART2_IRQHandler+0xe4>)
 8000708:	4a15      	ldr	r2, [pc, #84]	; (8000760 <USART2_IRQHandler+0xe8>)
 800070a:	589b      	ldr	r3, [r3, r2]
 800070c:	1c59      	adds	r1, r3, #1
 800070e:	4a13      	ldr	r2, [pc, #76]	; (800075c <USART2_IRQHandler+0xe4>)
 8000710:	4813      	ldr	r0, [pc, #76]	; (8000760 <USART2_IRQHandler+0xe8>)
 8000712:	5011      	str	r1, [r2, r0]
 8000714:	4a11      	ldr	r2, [pc, #68]	; (800075c <USART2_IRQHandler+0xe4>)
 8000716:	009b      	lsls	r3, r3, #2
 8000718:	589a      	ldr	r2, [r3, r2]
 800071a:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <USART2_IRQHandler+0xdc>)
 800071c:	b292      	uxth	r2, r2
 800071e:	851a      	strh	r2, [r3, #40]	; 0x28
			
			if(UART_BufferTX.tail_pointer == BUFFER_SIZE)
 8000720:	4b0e      	ldr	r3, [pc, #56]	; (800075c <USART2_IRQHandler+0xe4>)
 8000722:	4a0f      	ldr	r2, [pc, #60]	; (8000760 <USART2_IRQHandler+0xe8>)
 8000724:	589a      	ldr	r2, [r3, r2]
 8000726:	2380      	movs	r3, #128	; 0x80
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	429a      	cmp	r2, r3
 800072c:	d10d      	bne.n	800074a <USART2_IRQHandler+0xd2>
			{
				UART_BufferTX.tail_pointer = 0;
 800072e:	4b0b      	ldr	r3, [pc, #44]	; (800075c <USART2_IRQHandler+0xe4>)
 8000730:	4a0b      	ldr	r2, [pc, #44]	; (8000760 <USART2_IRQHandler+0xe8>)
 8000732:	2100      	movs	r1, #0
 8000734:	5099      	str	r1, [r3, r2]
		{
		/* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(USART2->CR1, USART_CR1_TXEIE);
		}			
		
    return;
 8000736:	e008      	b.n	800074a <USART2_IRQHandler+0xd2>
      CLEAR_BIT(USART2->CR1, USART_CR1_TXEIE);
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <USART2_IRQHandler+0xdc>)
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	4b05      	ldr	r3, [pc, #20]	; (8000754 <USART2_IRQHandler+0xdc>)
 800073e:	2180      	movs	r1, #128	; 0x80
 8000740:	438a      	bics	r2, r1
 8000742:	601a      	str	r2, [r3, #0]
    return;
 8000744:	e001      	b.n	800074a <USART2_IRQHandler+0xd2>
      return;
 8000746:	46c0      	nop			; (mov r8, r8)
 8000748:	e000      	b.n	800074c <USART2_IRQHandler+0xd4>
    return;
 800074a:	46c0      	nop			; (mov r8, r8)
  }
	
}
 800074c:	46bd      	mov	sp, r7
 800074e:	b004      	add	sp, #16
 8000750:	bd80      	pop	{r7, pc}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	40004400 	.word	0x40004400
 8000758:	20000178 	.word	0x20000178
 800075c:	20000580 	.word	0x20000580
 8000760:	00000404 	.word	0x00000404

08000764 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000764:	480d      	ldr	r0, [pc, #52]	; (800079c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000766:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000768:	f7ff ff81 	bl	800066e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800076c:	480c      	ldr	r0, [pc, #48]	; (80007a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800076e:	490d      	ldr	r1, [pc, #52]	; (80007a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000770:	4a0d      	ldr	r2, [pc, #52]	; (80007a8 <LoopForever+0xe>)
  movs r3, #0
 8000772:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000774:	e002      	b.n	800077c <LoopCopyDataInit>

08000776 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000776:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000778:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800077a:	3304      	adds	r3, #4

0800077c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800077c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800077e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000780:	d3f9      	bcc.n	8000776 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000782:	4a0a      	ldr	r2, [pc, #40]	; (80007ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000784:	4c0a      	ldr	r4, [pc, #40]	; (80007b0 <LoopForever+0x16>)
  movs r3, #0
 8000786:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000788:	e001      	b.n	800078e <LoopFillZerobss>

0800078a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800078a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800078c:	3204      	adds	r2, #4

0800078e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800078e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000790:	d3fb      	bcc.n	800078a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000792:	f001 fd27 	bl	80021e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000796:	f7ff fd43 	bl	8000220 <main>

0800079a <LoopForever>:

LoopForever:
    b LoopForever
 800079a:	e7fe      	b.n	800079a <LoopForever>
  ldr   r0, =_estack
 800079c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80007a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007a4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007a8:	08002294 	.word	0x08002294
  ldr r2, =_sbss
 80007ac:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007b0:	2000098c 	.word	0x2000098c

080007b4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007b4:	e7fe      	b.n	80007b4 <ADC1_IRQHandler>
	...

080007b8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007bc:	4b07      	ldr	r3, [pc, #28]	; (80007dc <HAL_Init+0x24>)
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <HAL_Init+0x24>)
 80007c2:	2110      	movs	r1, #16
 80007c4:	430a      	orrs	r2, r1
 80007c6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80007c8:	2000      	movs	r0, #0
 80007ca:	f000 f809 	bl	80007e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007ce:	f7ff fe81 	bl	80004d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007d2:	2300      	movs	r3, #0
}
 80007d4:	0018      	movs	r0, r3
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	40022000 	.word	0x40022000

080007e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007e0:	b590      	push	{r4, r7, lr}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007e8:	4b14      	ldr	r3, [pc, #80]	; (800083c <HAL_InitTick+0x5c>)
 80007ea:	681c      	ldr	r4, [r3, #0]
 80007ec:	4b14      	ldr	r3, [pc, #80]	; (8000840 <HAL_InitTick+0x60>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	0019      	movs	r1, r3
 80007f2:	23fa      	movs	r3, #250	; 0xfa
 80007f4:	0098      	lsls	r0, r3, #2
 80007f6:	f7ff fc87 	bl	8000108 <__udivsi3>
 80007fa:	0003      	movs	r3, r0
 80007fc:	0019      	movs	r1, r3
 80007fe:	0020      	movs	r0, r4
 8000800:	f7ff fc82 	bl	8000108 <__udivsi3>
 8000804:	0003      	movs	r3, r0
 8000806:	0018      	movs	r0, r3
 8000808:	f000 fb17 	bl	8000e3a <HAL_SYSTICK_Config>
 800080c:	1e03      	subs	r3, r0, #0
 800080e:	d001      	beq.n	8000814 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000810:	2301      	movs	r3, #1
 8000812:	e00f      	b.n	8000834 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	2b03      	cmp	r3, #3
 8000818:	d80b      	bhi.n	8000832 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800081a:	6879      	ldr	r1, [r7, #4]
 800081c:	2301      	movs	r3, #1
 800081e:	425b      	negs	r3, r3
 8000820:	2200      	movs	r2, #0
 8000822:	0018      	movs	r0, r3
 8000824:	f000 faf4 	bl	8000e10 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000828:	4b06      	ldr	r3, [pc, #24]	; (8000844 <HAL_InitTick+0x64>)
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800082e:	2300      	movs	r3, #0
 8000830:	e000      	b.n	8000834 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000832:	2301      	movs	r3, #1
}
 8000834:	0018      	movs	r0, r3
 8000836:	46bd      	mov	sp, r7
 8000838:	b003      	add	sp, #12
 800083a:	bd90      	pop	{r4, r7, pc}
 800083c:	20000000 	.word	0x20000000
 8000840:	20000008 	.word	0x20000008
 8000844:	20000004 	.word	0x20000004

08000848 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800084c:	4b05      	ldr	r3, [pc, #20]	; (8000864 <HAL_IncTick+0x1c>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	001a      	movs	r2, r3
 8000852:	4b05      	ldr	r3, [pc, #20]	; (8000868 <HAL_IncTick+0x20>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	18d2      	adds	r2, r2, r3
 8000858:	4b03      	ldr	r3, [pc, #12]	; (8000868 <HAL_IncTick+0x20>)
 800085a:	601a      	str	r2, [r3, #0]
}
 800085c:	46c0      	nop			; (mov r8, r8)
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	20000008 	.word	0x20000008
 8000868:	20000988 	.word	0x20000988

0800086c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  return uwTick;
 8000870:	4b02      	ldr	r3, [pc, #8]	; (800087c <HAL_GetTick+0x10>)
 8000872:	681b      	ldr	r3, [r3, #0]
}
 8000874:	0018      	movs	r0, r3
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	20000988 	.word	0x20000988

08000880 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000888:	230f      	movs	r3, #15
 800088a:	18fb      	adds	r3, r7, r3
 800088c:	2200      	movs	r2, #0
 800088e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000890:	2300      	movs	r3, #0
 8000892:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d101      	bne.n	800089e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800089a:	2301      	movs	r3, #1
 800089c:	e125      	b.n	8000aea <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d10a      	bne.n	80008bc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2200      	movs	r2, #0
 80008aa:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2234      	movs	r2, #52	; 0x34
 80008b0:	2100      	movs	r1, #0
 80008b2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	0018      	movs	r0, r3
 80008b8:	f7ff fe30 	bl	800051c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008c0:	2210      	movs	r2, #16
 80008c2:	4013      	ands	r3, r2
 80008c4:	d000      	beq.n	80008c8 <HAL_ADC_Init+0x48>
 80008c6:	e103      	b.n	8000ad0 <HAL_ADC_Init+0x250>
 80008c8:	230f      	movs	r3, #15
 80008ca:	18fb      	adds	r3, r7, r3
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d000      	beq.n	80008d4 <HAL_ADC_Init+0x54>
 80008d2:	e0fd      	b.n	8000ad0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	689b      	ldr	r3, [r3, #8]
 80008da:	2204      	movs	r2, #4
 80008dc:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80008de:	d000      	beq.n	80008e2 <HAL_ADC_Init+0x62>
 80008e0:	e0f6      	b.n	8000ad0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008e6:	4a83      	ldr	r2, [pc, #524]	; (8000af4 <HAL_ADC_Init+0x274>)
 80008e8:	4013      	ands	r3, r2
 80008ea:	2202      	movs	r2, #2
 80008ec:	431a      	orrs	r2, r3
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	689b      	ldr	r3, [r3, #8]
 80008f8:	2203      	movs	r2, #3
 80008fa:	4013      	ands	r3, r2
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	d112      	bne.n	8000926 <HAL_ADC_Init+0xa6>
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	2201      	movs	r2, #1
 8000908:	4013      	ands	r3, r2
 800090a:	2b01      	cmp	r3, #1
 800090c:	d009      	beq.n	8000922 <HAL_ADC_Init+0xa2>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	68da      	ldr	r2, [r3, #12]
 8000914:	2380      	movs	r3, #128	; 0x80
 8000916:	021b      	lsls	r3, r3, #8
 8000918:	401a      	ands	r2, r3
 800091a:	2380      	movs	r3, #128	; 0x80
 800091c:	021b      	lsls	r3, r3, #8
 800091e:	429a      	cmp	r2, r3
 8000920:	d101      	bne.n	8000926 <HAL_ADC_Init+0xa6>
 8000922:	2301      	movs	r3, #1
 8000924:	e000      	b.n	8000928 <HAL_ADC_Init+0xa8>
 8000926:	2300      	movs	r3, #0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d116      	bne.n	800095a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	68db      	ldr	r3, [r3, #12]
 8000932:	2218      	movs	r2, #24
 8000934:	4393      	bics	r3, r2
 8000936:	0019      	movs	r1, r3
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	689a      	ldr	r2, [r3, #8]
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	430a      	orrs	r2, r1
 8000942:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	691b      	ldr	r3, [r3, #16]
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	0899      	lsrs	r1, r3, #2
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	685a      	ldr	r2, [r3, #4]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	430a      	orrs	r2, r1
 8000958:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	68da      	ldr	r2, [r3, #12]
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4964      	ldr	r1, [pc, #400]	; (8000af8 <HAL_ADC_Init+0x278>)
 8000966:	400a      	ands	r2, r1
 8000968:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	7e1b      	ldrb	r3, [r3, #24]
 800096e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	7e5b      	ldrb	r3, [r3, #25]
 8000974:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000976:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	7e9b      	ldrb	r3, [r3, #26]
 800097c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800097e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000984:	2b01      	cmp	r3, #1
 8000986:	d002      	beq.n	800098e <HAL_ADC_Init+0x10e>
 8000988:	2380      	movs	r3, #128	; 0x80
 800098a:	015b      	lsls	r3, r3, #5
 800098c:	e000      	b.n	8000990 <HAL_ADC_Init+0x110>
 800098e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000990:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000996:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	691b      	ldr	r3, [r3, #16]
 800099c:	2b02      	cmp	r3, #2
 800099e:	d101      	bne.n	80009a4 <HAL_ADC_Init+0x124>
 80009a0:	2304      	movs	r3, #4
 80009a2:	e000      	b.n	80009a6 <HAL_ADC_Init+0x126>
 80009a4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80009a6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	2124      	movs	r1, #36	; 0x24
 80009ac:	5c5b      	ldrb	r3, [r3, r1]
 80009ae:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80009b0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80009b2:	68ba      	ldr	r2, [r7, #8]
 80009b4:	4313      	orrs	r3, r2
 80009b6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	7edb      	ldrb	r3, [r3, #27]
 80009bc:	2b01      	cmp	r3, #1
 80009be:	d115      	bne.n	80009ec <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	7e9b      	ldrb	r3, [r3, #26]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d105      	bne.n	80009d4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	2280      	movs	r2, #128	; 0x80
 80009cc:	0252      	lsls	r2, r2, #9
 80009ce:	4313      	orrs	r3, r2
 80009d0:	60bb      	str	r3, [r7, #8]
 80009d2:	e00b      	b.n	80009ec <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009d8:	2220      	movs	r2, #32
 80009da:	431a      	orrs	r2, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009e4:	2201      	movs	r2, #1
 80009e6:	431a      	orrs	r2, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	69da      	ldr	r2, [r3, #28]
 80009f0:	23c2      	movs	r3, #194	; 0xc2
 80009f2:	33ff      	adds	r3, #255	; 0xff
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d007      	beq.n	8000a08 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000a00:	4313      	orrs	r3, r2
 8000a02:	68ba      	ldr	r2, [r7, #8]
 8000a04:	4313      	orrs	r3, r2
 8000a06:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	68d9      	ldr	r1, [r3, #12]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	68ba      	ldr	r2, [r7, #8]
 8000a14:	430a      	orrs	r2, r1
 8000a16:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a1c:	2380      	movs	r3, #128	; 0x80
 8000a1e:	055b      	lsls	r3, r3, #21
 8000a20:	429a      	cmp	r2, r3
 8000a22:	d01b      	beq.n	8000a5c <HAL_ADC_Init+0x1dc>
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d017      	beq.n	8000a5c <HAL_ADC_Init+0x1dc>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a30:	2b02      	cmp	r3, #2
 8000a32:	d013      	beq.n	8000a5c <HAL_ADC_Init+0x1dc>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a38:	2b03      	cmp	r3, #3
 8000a3a:	d00f      	beq.n	8000a5c <HAL_ADC_Init+0x1dc>
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a40:	2b04      	cmp	r3, #4
 8000a42:	d00b      	beq.n	8000a5c <HAL_ADC_Init+0x1dc>
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a48:	2b05      	cmp	r3, #5
 8000a4a:	d007      	beq.n	8000a5c <HAL_ADC_Init+0x1dc>
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a50:	2b06      	cmp	r3, #6
 8000a52:	d003      	beq.n	8000a5c <HAL_ADC_Init+0x1dc>
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a58:	2b07      	cmp	r3, #7
 8000a5a:	d112      	bne.n	8000a82 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	695a      	ldr	r2, [r3, #20]
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2107      	movs	r1, #7
 8000a68:	438a      	bics	r2, r1
 8000a6a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	6959      	ldr	r1, [r3, #20]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a76:	2207      	movs	r2, #7
 8000a78:	401a      	ands	r2, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	430a      	orrs	r2, r1
 8000a80:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	4a1c      	ldr	r2, [pc, #112]	; (8000afc <HAL_ADC_Init+0x27c>)
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	68ba      	ldr	r2, [r7, #8]
 8000a8e:	429a      	cmp	r2, r3
 8000a90:	d10b      	bne.n	8000aaa <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2200      	movs	r2, #0
 8000a96:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a9c:	2203      	movs	r2, #3
 8000a9e:	4393      	bics	r3, r2
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	431a      	orrs	r2, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000aa8:	e01c      	b.n	8000ae4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000aae:	2212      	movs	r2, #18
 8000ab0:	4393      	bics	r3, r2
 8000ab2:	2210      	movs	r2, #16
 8000ab4:	431a      	orrs	r2, r3
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000abe:	2201      	movs	r2, #1
 8000ac0:	431a      	orrs	r2, r3
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000ac6:	230f      	movs	r3, #15
 8000ac8:	18fb      	adds	r3, r7, r3
 8000aca:	2201      	movs	r2, #1
 8000acc:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000ace:	e009      	b.n	8000ae4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ad4:	2210      	movs	r2, #16
 8000ad6:	431a      	orrs	r2, r3
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000adc:	230f      	movs	r3, #15
 8000ade:	18fb      	adds	r3, r7, r3
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000ae4:	230f      	movs	r3, #15
 8000ae6:	18fb      	adds	r3, r7, r3
 8000ae8:	781b      	ldrb	r3, [r3, #0]
}
 8000aea:	0018      	movs	r0, r3
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b004      	add	sp, #16
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	fffffefd 	.word	0xfffffefd
 8000af8:	fffe0219 	.word	0xfffe0219
 8000afc:	833fffe7 	.word	0x833fffe7

08000b00 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b084      	sub	sp, #16
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b0a:	230f      	movs	r3, #15
 8000b0c:	18fb      	adds	r3, r7, r3
 8000b0e:	2200      	movs	r2, #0
 8000b10:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000b12:	2300      	movs	r3, #0
 8000b14:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b1a:	2380      	movs	r3, #128	; 0x80
 8000b1c:	055b      	lsls	r3, r3, #21
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d011      	beq.n	8000b46 <HAL_ADC_ConfigChannel+0x46>
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b26:	2b01      	cmp	r3, #1
 8000b28:	d00d      	beq.n	8000b46 <HAL_ADC_ConfigChannel+0x46>
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b2e:	2b02      	cmp	r3, #2
 8000b30:	d009      	beq.n	8000b46 <HAL_ADC_ConfigChannel+0x46>
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b36:	2b03      	cmp	r3, #3
 8000b38:	d005      	beq.n	8000b46 <HAL_ADC_ConfigChannel+0x46>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b3e:	2b04      	cmp	r3, #4
 8000b40:	d001      	beq.n	8000b46 <HAL_ADC_ConfigChannel+0x46>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2234      	movs	r2, #52	; 0x34
 8000b4a:	5c9b      	ldrb	r3, [r3, r2]
 8000b4c:	2b01      	cmp	r3, #1
 8000b4e:	d101      	bne.n	8000b54 <HAL_ADC_ConfigChannel+0x54>
 8000b50:	2302      	movs	r3, #2
 8000b52:	e0bb      	b.n	8000ccc <HAL_ADC_ConfigChannel+0x1cc>
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2234      	movs	r2, #52	; 0x34
 8000b58:	2101      	movs	r1, #1
 8000b5a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	689b      	ldr	r3, [r3, #8]
 8000b62:	2204      	movs	r2, #4
 8000b64:	4013      	ands	r3, r2
 8000b66:	d000      	beq.n	8000b6a <HAL_ADC_ConfigChannel+0x6a>
 8000b68:	e09f      	b.n	8000caa <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	4a59      	ldr	r2, [pc, #356]	; (8000cd4 <HAL_ADC_ConfigChannel+0x1d4>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d100      	bne.n	8000b76 <HAL_ADC_ConfigChannel+0x76>
 8000b74:	e077      	b.n	8000c66 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2201      	movs	r2, #1
 8000b82:	409a      	lsls	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	430a      	orrs	r2, r1
 8000b8a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b90:	2380      	movs	r3, #128	; 0x80
 8000b92:	055b      	lsls	r3, r3, #21
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d037      	beq.n	8000c08 <HAL_ADC_ConfigChannel+0x108>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b9c:	2b01      	cmp	r3, #1
 8000b9e:	d033      	beq.n	8000c08 <HAL_ADC_ConfigChannel+0x108>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d02f      	beq.n	8000c08 <HAL_ADC_ConfigChannel+0x108>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bac:	2b03      	cmp	r3, #3
 8000bae:	d02b      	beq.n	8000c08 <HAL_ADC_ConfigChannel+0x108>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bb4:	2b04      	cmp	r3, #4
 8000bb6:	d027      	beq.n	8000c08 <HAL_ADC_ConfigChannel+0x108>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bbc:	2b05      	cmp	r3, #5
 8000bbe:	d023      	beq.n	8000c08 <HAL_ADC_ConfigChannel+0x108>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bc4:	2b06      	cmp	r3, #6
 8000bc6:	d01f      	beq.n	8000c08 <HAL_ADC_ConfigChannel+0x108>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bcc:	2b07      	cmp	r3, #7
 8000bce:	d01b      	beq.n	8000c08 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	689a      	ldr	r2, [r3, #8]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	695b      	ldr	r3, [r3, #20]
 8000bda:	2107      	movs	r1, #7
 8000bdc:	400b      	ands	r3, r1
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d012      	beq.n	8000c08 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	695a      	ldr	r2, [r3, #20]
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2107      	movs	r1, #7
 8000bee:	438a      	bics	r2, r1
 8000bf0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	6959      	ldr	r1, [r3, #20]
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	689b      	ldr	r3, [r3, #8]
 8000bfc:	2207      	movs	r2, #7
 8000bfe:	401a      	ands	r2, r3
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	430a      	orrs	r2, r1
 8000c06:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b10      	cmp	r3, #16
 8000c0e:	d003      	beq.n	8000c18 <HAL_ADC_ConfigChannel+0x118>
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b11      	cmp	r3, #17
 8000c16:	d152      	bne.n	8000cbe <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000c18:	4b2f      	ldr	r3, [pc, #188]	; (8000cd8 <HAL_ADC_ConfigChannel+0x1d8>)
 8000c1a:	6819      	ldr	r1, [r3, #0]
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2b10      	cmp	r3, #16
 8000c22:	d102      	bne.n	8000c2a <HAL_ADC_ConfigChannel+0x12a>
 8000c24:	2380      	movs	r3, #128	; 0x80
 8000c26:	041b      	lsls	r3, r3, #16
 8000c28:	e001      	b.n	8000c2e <HAL_ADC_ConfigChannel+0x12e>
 8000c2a:	2380      	movs	r3, #128	; 0x80
 8000c2c:	03db      	lsls	r3, r3, #15
 8000c2e:	4a2a      	ldr	r2, [pc, #168]	; (8000cd8 <HAL_ADC_ConfigChannel+0x1d8>)
 8000c30:	430b      	orrs	r3, r1
 8000c32:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	2b10      	cmp	r3, #16
 8000c3a:	d140      	bne.n	8000cbe <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000c3c:	4b27      	ldr	r3, [pc, #156]	; (8000cdc <HAL_ADC_ConfigChannel+0x1dc>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4927      	ldr	r1, [pc, #156]	; (8000ce0 <HAL_ADC_ConfigChannel+0x1e0>)
 8000c42:	0018      	movs	r0, r3
 8000c44:	f7ff fa60 	bl	8000108 <__udivsi3>
 8000c48:	0003      	movs	r3, r0
 8000c4a:	001a      	movs	r2, r3
 8000c4c:	0013      	movs	r3, r2
 8000c4e:	009b      	lsls	r3, r3, #2
 8000c50:	189b      	adds	r3, r3, r2
 8000c52:	005b      	lsls	r3, r3, #1
 8000c54:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c56:	e002      	b.n	8000c5e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	3b01      	subs	r3, #1
 8000c5c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d1f9      	bne.n	8000c58 <HAL_ADC_ConfigChannel+0x158>
 8000c64:	e02b      	b.n	8000cbe <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2101      	movs	r1, #1
 8000c72:	4099      	lsls	r1, r3
 8000c74:	000b      	movs	r3, r1
 8000c76:	43d9      	mvns	r1, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	400a      	ands	r2, r1
 8000c7e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2b10      	cmp	r3, #16
 8000c86:	d003      	beq.n	8000c90 <HAL_ADC_ConfigChannel+0x190>
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	2b11      	cmp	r3, #17
 8000c8e:	d116      	bne.n	8000cbe <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000c90:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <HAL_ADC_ConfigChannel+0x1d8>)
 8000c92:	6819      	ldr	r1, [r3, #0]
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2b10      	cmp	r3, #16
 8000c9a:	d101      	bne.n	8000ca0 <HAL_ADC_ConfigChannel+0x1a0>
 8000c9c:	4a11      	ldr	r2, [pc, #68]	; (8000ce4 <HAL_ADC_ConfigChannel+0x1e4>)
 8000c9e:	e000      	b.n	8000ca2 <HAL_ADC_ConfigChannel+0x1a2>
 8000ca0:	4a11      	ldr	r2, [pc, #68]	; (8000ce8 <HAL_ADC_ConfigChannel+0x1e8>)
 8000ca2:	4b0d      	ldr	r3, [pc, #52]	; (8000cd8 <HAL_ADC_ConfigChannel+0x1d8>)
 8000ca4:	400a      	ands	r2, r1
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	e009      	b.n	8000cbe <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cae:	2220      	movs	r2, #32
 8000cb0:	431a      	orrs	r2, r3
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8000cb6:	230f      	movs	r3, #15
 8000cb8:	18fb      	adds	r3, r7, r3
 8000cba:	2201      	movs	r2, #1
 8000cbc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2234      	movs	r2, #52	; 0x34
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000cc6:	230f      	movs	r3, #15
 8000cc8:	18fb      	adds	r3, r7, r3
 8000cca:	781b      	ldrb	r3, [r3, #0]
}
 8000ccc:	0018      	movs	r0, r3
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	b004      	add	sp, #16
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	00001001 	.word	0x00001001
 8000cd8:	40012708 	.word	0x40012708
 8000cdc:	20000000 	.word	0x20000000
 8000ce0:	000f4240 	.word	0x000f4240
 8000ce4:	ff7fffff 	.word	0xff7fffff
 8000ce8:	ffbfffff 	.word	0xffbfffff

08000cec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cec:	b590      	push	{r4, r7, lr}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	0002      	movs	r2, r0
 8000cf4:	6039      	str	r1, [r7, #0]
 8000cf6:	1dfb      	adds	r3, r7, #7
 8000cf8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cfa:	1dfb      	adds	r3, r7, #7
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	2b7f      	cmp	r3, #127	; 0x7f
 8000d00:	d828      	bhi.n	8000d54 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d02:	4a2f      	ldr	r2, [pc, #188]	; (8000dc0 <__NVIC_SetPriority+0xd4>)
 8000d04:	1dfb      	adds	r3, r7, #7
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	b25b      	sxtb	r3, r3
 8000d0a:	089b      	lsrs	r3, r3, #2
 8000d0c:	33c0      	adds	r3, #192	; 0xc0
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	589b      	ldr	r3, [r3, r2]
 8000d12:	1dfa      	adds	r2, r7, #7
 8000d14:	7812      	ldrb	r2, [r2, #0]
 8000d16:	0011      	movs	r1, r2
 8000d18:	2203      	movs	r2, #3
 8000d1a:	400a      	ands	r2, r1
 8000d1c:	00d2      	lsls	r2, r2, #3
 8000d1e:	21ff      	movs	r1, #255	; 0xff
 8000d20:	4091      	lsls	r1, r2
 8000d22:	000a      	movs	r2, r1
 8000d24:	43d2      	mvns	r2, r2
 8000d26:	401a      	ands	r2, r3
 8000d28:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	019b      	lsls	r3, r3, #6
 8000d2e:	22ff      	movs	r2, #255	; 0xff
 8000d30:	401a      	ands	r2, r3
 8000d32:	1dfb      	adds	r3, r7, #7
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	0018      	movs	r0, r3
 8000d38:	2303      	movs	r3, #3
 8000d3a:	4003      	ands	r3, r0
 8000d3c:	00db      	lsls	r3, r3, #3
 8000d3e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d40:	481f      	ldr	r0, [pc, #124]	; (8000dc0 <__NVIC_SetPriority+0xd4>)
 8000d42:	1dfb      	adds	r3, r7, #7
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	b25b      	sxtb	r3, r3
 8000d48:	089b      	lsrs	r3, r3, #2
 8000d4a:	430a      	orrs	r2, r1
 8000d4c:	33c0      	adds	r3, #192	; 0xc0
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d52:	e031      	b.n	8000db8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d54:	4a1b      	ldr	r2, [pc, #108]	; (8000dc4 <__NVIC_SetPriority+0xd8>)
 8000d56:	1dfb      	adds	r3, r7, #7
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	0019      	movs	r1, r3
 8000d5c:	230f      	movs	r3, #15
 8000d5e:	400b      	ands	r3, r1
 8000d60:	3b08      	subs	r3, #8
 8000d62:	089b      	lsrs	r3, r3, #2
 8000d64:	3306      	adds	r3, #6
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	18d3      	adds	r3, r2, r3
 8000d6a:	3304      	adds	r3, #4
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	1dfa      	adds	r2, r7, #7
 8000d70:	7812      	ldrb	r2, [r2, #0]
 8000d72:	0011      	movs	r1, r2
 8000d74:	2203      	movs	r2, #3
 8000d76:	400a      	ands	r2, r1
 8000d78:	00d2      	lsls	r2, r2, #3
 8000d7a:	21ff      	movs	r1, #255	; 0xff
 8000d7c:	4091      	lsls	r1, r2
 8000d7e:	000a      	movs	r2, r1
 8000d80:	43d2      	mvns	r2, r2
 8000d82:	401a      	ands	r2, r3
 8000d84:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	019b      	lsls	r3, r3, #6
 8000d8a:	22ff      	movs	r2, #255	; 0xff
 8000d8c:	401a      	ands	r2, r3
 8000d8e:	1dfb      	adds	r3, r7, #7
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	0018      	movs	r0, r3
 8000d94:	2303      	movs	r3, #3
 8000d96:	4003      	ands	r3, r0
 8000d98:	00db      	lsls	r3, r3, #3
 8000d9a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d9c:	4809      	ldr	r0, [pc, #36]	; (8000dc4 <__NVIC_SetPriority+0xd8>)
 8000d9e:	1dfb      	adds	r3, r7, #7
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	001c      	movs	r4, r3
 8000da4:	230f      	movs	r3, #15
 8000da6:	4023      	ands	r3, r4
 8000da8:	3b08      	subs	r3, #8
 8000daa:	089b      	lsrs	r3, r3, #2
 8000dac:	430a      	orrs	r2, r1
 8000dae:	3306      	adds	r3, #6
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	18c3      	adds	r3, r0, r3
 8000db4:	3304      	adds	r3, #4
 8000db6:	601a      	str	r2, [r3, #0]
}
 8000db8:	46c0      	nop			; (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	b003      	add	sp, #12
 8000dbe:	bd90      	pop	{r4, r7, pc}
 8000dc0:	e000e100 	.word	0xe000e100
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	1e5a      	subs	r2, r3, #1
 8000dd4:	2380      	movs	r3, #128	; 0x80
 8000dd6:	045b      	lsls	r3, r3, #17
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d301      	bcc.n	8000de0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ddc:	2301      	movs	r3, #1
 8000dde:	e010      	b.n	8000e02 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000de0:	4b0a      	ldr	r3, [pc, #40]	; (8000e0c <SysTick_Config+0x44>)
 8000de2:	687a      	ldr	r2, [r7, #4]
 8000de4:	3a01      	subs	r2, #1
 8000de6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000de8:	2301      	movs	r3, #1
 8000dea:	425b      	negs	r3, r3
 8000dec:	2103      	movs	r1, #3
 8000dee:	0018      	movs	r0, r3
 8000df0:	f7ff ff7c 	bl	8000cec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000df4:	4b05      	ldr	r3, [pc, #20]	; (8000e0c <SysTick_Config+0x44>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dfa:	4b04      	ldr	r3, [pc, #16]	; (8000e0c <SysTick_Config+0x44>)
 8000dfc:	2207      	movs	r2, #7
 8000dfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e00:	2300      	movs	r3, #0
}
 8000e02:	0018      	movs	r0, r3
 8000e04:	46bd      	mov	sp, r7
 8000e06:	b002      	add	sp, #8
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	46c0      	nop			; (mov r8, r8)
 8000e0c:	e000e010 	.word	0xe000e010

08000e10 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60b9      	str	r1, [r7, #8]
 8000e18:	607a      	str	r2, [r7, #4]
 8000e1a:	210f      	movs	r1, #15
 8000e1c:	187b      	adds	r3, r7, r1
 8000e1e:	1c02      	adds	r2, r0, #0
 8000e20:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e22:	68ba      	ldr	r2, [r7, #8]
 8000e24:	187b      	adds	r3, r7, r1
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	b25b      	sxtb	r3, r3
 8000e2a:	0011      	movs	r1, r2
 8000e2c:	0018      	movs	r0, r3
 8000e2e:	f7ff ff5d 	bl	8000cec <__NVIC_SetPriority>
}
 8000e32:	46c0      	nop			; (mov r8, r8)
 8000e34:	46bd      	mov	sp, r7
 8000e36:	b004      	add	sp, #16
 8000e38:	bd80      	pop	{r7, pc}

08000e3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	b082      	sub	sp, #8
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	0018      	movs	r0, r3
 8000e46:	f7ff ffbf 	bl	8000dc8 <SysTick_Config>
 8000e4a:	0003      	movs	r3, r0
}
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b002      	add	sp, #8
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e62:	e14f      	b.n	8001104 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2101      	movs	r1, #1
 8000e6a:	697a      	ldr	r2, [r7, #20]
 8000e6c:	4091      	lsls	r1, r2
 8000e6e:	000a      	movs	r2, r1
 8000e70:	4013      	ands	r3, r2
 8000e72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d100      	bne.n	8000e7c <HAL_GPIO_Init+0x28>
 8000e7a:	e140      	b.n	80010fe <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	2203      	movs	r2, #3
 8000e82:	4013      	ands	r3, r2
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d005      	beq.n	8000e94 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d130      	bne.n	8000ef6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	2203      	movs	r2, #3
 8000ea0:	409a      	lsls	r2, r3
 8000ea2:	0013      	movs	r3, r2
 8000ea4:	43da      	mvns	r2, r3
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	68da      	ldr	r2, [r3, #12]
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	409a      	lsls	r2, r3
 8000eb6:	0013      	movs	r3, r2
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000eca:	2201      	movs	r2, #1
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	409a      	lsls	r2, r3
 8000ed0:	0013      	movs	r3, r2
 8000ed2:	43da      	mvns	r2, r3
 8000ed4:	693b      	ldr	r3, [r7, #16]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	091b      	lsrs	r3, r3, #4
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	401a      	ands	r2, r3
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	409a      	lsls	r2, r3
 8000ee8:	0013      	movs	r3, r2
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	2203      	movs	r2, #3
 8000efc:	4013      	ands	r3, r2
 8000efe:	2b03      	cmp	r3, #3
 8000f00:	d017      	beq.n	8000f32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	2203      	movs	r2, #3
 8000f0e:	409a      	lsls	r2, r3
 8000f10:	0013      	movs	r3, r2
 8000f12:	43da      	mvns	r2, r3
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	4013      	ands	r3, r2
 8000f18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	689a      	ldr	r2, [r3, #8]
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	409a      	lsls	r2, r3
 8000f24:	0013      	movs	r3, r2
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	2203      	movs	r2, #3
 8000f38:	4013      	ands	r3, r2
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d123      	bne.n	8000f86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	08da      	lsrs	r2, r3, #3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	3208      	adds	r2, #8
 8000f46:	0092      	lsls	r2, r2, #2
 8000f48:	58d3      	ldr	r3, [r2, r3]
 8000f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	2207      	movs	r2, #7
 8000f50:	4013      	ands	r3, r2
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	220f      	movs	r2, #15
 8000f56:	409a      	lsls	r2, r3
 8000f58:	0013      	movs	r3, r2
 8000f5a:	43da      	mvns	r2, r3
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	4013      	ands	r3, r2
 8000f60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	691a      	ldr	r2, [r3, #16]
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	2107      	movs	r1, #7
 8000f6a:	400b      	ands	r3, r1
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	409a      	lsls	r2, r3
 8000f70:	0013      	movs	r3, r2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	08da      	lsrs	r2, r3, #3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	3208      	adds	r2, #8
 8000f80:	0092      	lsls	r2, r2, #2
 8000f82:	6939      	ldr	r1, [r7, #16]
 8000f84:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	2203      	movs	r2, #3
 8000f92:	409a      	lsls	r2, r3
 8000f94:	0013      	movs	r3, r2
 8000f96:	43da      	mvns	r2, r3
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	401a      	ands	r2, r3
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	409a      	lsls	r2, r3
 8000fac:	0013      	movs	r3, r2
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	685a      	ldr	r2, [r3, #4]
 8000fbe:	23c0      	movs	r3, #192	; 0xc0
 8000fc0:	029b      	lsls	r3, r3, #10
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	d100      	bne.n	8000fc8 <HAL_GPIO_Init+0x174>
 8000fc6:	e09a      	b.n	80010fe <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc8:	4b54      	ldr	r3, [pc, #336]	; (800111c <HAL_GPIO_Init+0x2c8>)
 8000fca:	699a      	ldr	r2, [r3, #24]
 8000fcc:	4b53      	ldr	r3, [pc, #332]	; (800111c <HAL_GPIO_Init+0x2c8>)
 8000fce:	2101      	movs	r1, #1
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	619a      	str	r2, [r3, #24]
 8000fd4:	4b51      	ldr	r3, [pc, #324]	; (800111c <HAL_GPIO_Init+0x2c8>)
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	2201      	movs	r2, #1
 8000fda:	4013      	ands	r3, r2
 8000fdc:	60bb      	str	r3, [r7, #8]
 8000fde:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fe0:	4a4f      	ldr	r2, [pc, #316]	; (8001120 <HAL_GPIO_Init+0x2cc>)
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	089b      	lsrs	r3, r3, #2
 8000fe6:	3302      	adds	r3, #2
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	589b      	ldr	r3, [r3, r2]
 8000fec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	2203      	movs	r2, #3
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	220f      	movs	r2, #15
 8000ff8:	409a      	lsls	r2, r3
 8000ffa:	0013      	movs	r3, r2
 8000ffc:	43da      	mvns	r2, r3
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	4013      	ands	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001004:	687a      	ldr	r2, [r7, #4]
 8001006:	2390      	movs	r3, #144	; 0x90
 8001008:	05db      	lsls	r3, r3, #23
 800100a:	429a      	cmp	r2, r3
 800100c:	d013      	beq.n	8001036 <HAL_GPIO_Init+0x1e2>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a44      	ldr	r2, [pc, #272]	; (8001124 <HAL_GPIO_Init+0x2d0>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d00d      	beq.n	8001032 <HAL_GPIO_Init+0x1de>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4a43      	ldr	r2, [pc, #268]	; (8001128 <HAL_GPIO_Init+0x2d4>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d007      	beq.n	800102e <HAL_GPIO_Init+0x1da>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4a42      	ldr	r2, [pc, #264]	; (800112c <HAL_GPIO_Init+0x2d8>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d101      	bne.n	800102a <HAL_GPIO_Init+0x1d6>
 8001026:	2303      	movs	r3, #3
 8001028:	e006      	b.n	8001038 <HAL_GPIO_Init+0x1e4>
 800102a:	2305      	movs	r3, #5
 800102c:	e004      	b.n	8001038 <HAL_GPIO_Init+0x1e4>
 800102e:	2302      	movs	r3, #2
 8001030:	e002      	b.n	8001038 <HAL_GPIO_Init+0x1e4>
 8001032:	2301      	movs	r3, #1
 8001034:	e000      	b.n	8001038 <HAL_GPIO_Init+0x1e4>
 8001036:	2300      	movs	r3, #0
 8001038:	697a      	ldr	r2, [r7, #20]
 800103a:	2103      	movs	r1, #3
 800103c:	400a      	ands	r2, r1
 800103e:	0092      	lsls	r2, r2, #2
 8001040:	4093      	lsls	r3, r2
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	4313      	orrs	r3, r2
 8001046:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001048:	4935      	ldr	r1, [pc, #212]	; (8001120 <HAL_GPIO_Init+0x2cc>)
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	089b      	lsrs	r3, r3, #2
 800104e:	3302      	adds	r3, #2
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001056:	4b36      	ldr	r3, [pc, #216]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 8001058:	689b      	ldr	r3, [r3, #8]
 800105a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	43da      	mvns	r2, r3
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	4013      	ands	r3, r2
 8001064:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685a      	ldr	r2, [r3, #4]
 800106a:	2380      	movs	r3, #128	; 0x80
 800106c:	035b      	lsls	r3, r3, #13
 800106e:	4013      	ands	r3, r2
 8001070:	d003      	beq.n	800107a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	4313      	orrs	r3, r2
 8001078:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800107a:	4b2d      	ldr	r3, [pc, #180]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001080:	4b2b      	ldr	r3, [pc, #172]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	43da      	mvns	r2, r3
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	4013      	ands	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	2380      	movs	r3, #128	; 0x80
 8001096:	039b      	lsls	r3, r3, #14
 8001098:	4013      	ands	r3, r2
 800109a:	d003      	beq.n	80010a4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010a4:	4b22      	ldr	r3, [pc, #136]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80010aa:	4b21      	ldr	r3, [pc, #132]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	43da      	mvns	r2, r3
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	4013      	ands	r3, r2
 80010b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685a      	ldr	r2, [r3, #4]
 80010be:	2380      	movs	r3, #128	; 0x80
 80010c0:	029b      	lsls	r3, r3, #10
 80010c2:	4013      	ands	r3, r2
 80010c4:	d003      	beq.n	80010ce <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010ce:	4b18      	ldr	r3, [pc, #96]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80010d4:	4b16      	ldr	r3, [pc, #88]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	43da      	mvns	r2, r3
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	4013      	ands	r3, r2
 80010e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685a      	ldr	r2, [r3, #4]
 80010e8:	2380      	movs	r3, #128	; 0x80
 80010ea:	025b      	lsls	r3, r3, #9
 80010ec:	4013      	ands	r3, r2
 80010ee:	d003      	beq.n	80010f8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80010f8:	4b0d      	ldr	r3, [pc, #52]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	3301      	adds	r3, #1
 8001102:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	40da      	lsrs	r2, r3
 800110c:	1e13      	subs	r3, r2, #0
 800110e:	d000      	beq.n	8001112 <HAL_GPIO_Init+0x2be>
 8001110:	e6a8      	b.n	8000e64 <HAL_GPIO_Init+0x10>
  } 
}
 8001112:	46c0      	nop			; (mov r8, r8)
 8001114:	46c0      	nop			; (mov r8, r8)
 8001116:	46bd      	mov	sp, r7
 8001118:	b006      	add	sp, #24
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40021000 	.word	0x40021000
 8001120:	40010000 	.word	0x40010000
 8001124:	48000400 	.word	0x48000400
 8001128:	48000800 	.word	0x48000800
 800112c:	48000c00 	.word	0x48000c00
 8001130:	40010400 	.word	0x40010400

08001134 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	0008      	movs	r0, r1
 800113e:	0011      	movs	r1, r2
 8001140:	1cbb      	adds	r3, r7, #2
 8001142:	1c02      	adds	r2, r0, #0
 8001144:	801a      	strh	r2, [r3, #0]
 8001146:	1c7b      	adds	r3, r7, #1
 8001148:	1c0a      	adds	r2, r1, #0
 800114a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800114c:	1c7b      	adds	r3, r7, #1
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d004      	beq.n	800115e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001154:	1cbb      	adds	r3, r7, #2
 8001156:	881a      	ldrh	r2, [r3, #0]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800115c:	e003      	b.n	8001166 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800115e:	1cbb      	adds	r3, r7, #2
 8001160:	881a      	ldrh	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001166:	46c0      	nop			; (mov r8, r8)
 8001168:	46bd      	mov	sp, r7
 800116a:	b002      	add	sp, #8
 800116c:	bd80      	pop	{r7, pc}
	...

08001170 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b088      	sub	sp, #32
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d101      	bne.n	8001182 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	e305      	b.n	800178e <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2201      	movs	r2, #1
 8001188:	4013      	ands	r3, r2
 800118a:	d100      	bne.n	800118e <HAL_RCC_OscConfig+0x1e>
 800118c:	e08d      	b.n	80012aa <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800118e:	4bc5      	ldr	r3, [pc, #788]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	220c      	movs	r2, #12
 8001194:	4013      	ands	r3, r2
 8001196:	2b04      	cmp	r3, #4
 8001198:	d00e      	beq.n	80011b8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800119a:	4bc2      	ldr	r3, [pc, #776]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	220c      	movs	r2, #12
 80011a0:	4013      	ands	r3, r2
 80011a2:	2b08      	cmp	r3, #8
 80011a4:	d116      	bne.n	80011d4 <HAL_RCC_OscConfig+0x64>
 80011a6:	4bbf      	ldr	r3, [pc, #764]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80011a8:	685a      	ldr	r2, [r3, #4]
 80011aa:	23c0      	movs	r3, #192	; 0xc0
 80011ac:	025b      	lsls	r3, r3, #9
 80011ae:	401a      	ands	r2, r3
 80011b0:	2380      	movs	r3, #128	; 0x80
 80011b2:	025b      	lsls	r3, r3, #9
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d10d      	bne.n	80011d4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011b8:	4bba      	ldr	r3, [pc, #744]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	2380      	movs	r3, #128	; 0x80
 80011be:	029b      	lsls	r3, r3, #10
 80011c0:	4013      	ands	r3, r2
 80011c2:	d100      	bne.n	80011c6 <HAL_RCC_OscConfig+0x56>
 80011c4:	e070      	b.n	80012a8 <HAL_RCC_OscConfig+0x138>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d000      	beq.n	80011d0 <HAL_RCC_OscConfig+0x60>
 80011ce:	e06b      	b.n	80012a8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80011d0:	2301      	movs	r3, #1
 80011d2:	e2dc      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d107      	bne.n	80011ec <HAL_RCC_OscConfig+0x7c>
 80011dc:	4bb1      	ldr	r3, [pc, #708]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	4bb0      	ldr	r3, [pc, #704]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80011e2:	2180      	movs	r1, #128	; 0x80
 80011e4:	0249      	lsls	r1, r1, #9
 80011e6:	430a      	orrs	r2, r1
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	e02f      	b.n	800124c <HAL_RCC_OscConfig+0xdc>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d10c      	bne.n	800120e <HAL_RCC_OscConfig+0x9e>
 80011f4:	4bab      	ldr	r3, [pc, #684]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	4baa      	ldr	r3, [pc, #680]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80011fa:	49ab      	ldr	r1, [pc, #684]	; (80014a8 <HAL_RCC_OscConfig+0x338>)
 80011fc:	400a      	ands	r2, r1
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	4ba8      	ldr	r3, [pc, #672]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	4ba7      	ldr	r3, [pc, #668]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001206:	49a9      	ldr	r1, [pc, #676]	; (80014ac <HAL_RCC_OscConfig+0x33c>)
 8001208:	400a      	ands	r2, r1
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	e01e      	b.n	800124c <HAL_RCC_OscConfig+0xdc>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	2b05      	cmp	r3, #5
 8001214:	d10e      	bne.n	8001234 <HAL_RCC_OscConfig+0xc4>
 8001216:	4ba3      	ldr	r3, [pc, #652]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	4ba2      	ldr	r3, [pc, #648]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 800121c:	2180      	movs	r1, #128	; 0x80
 800121e:	02c9      	lsls	r1, r1, #11
 8001220:	430a      	orrs	r2, r1
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	4b9f      	ldr	r3, [pc, #636]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	4b9e      	ldr	r3, [pc, #632]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 800122a:	2180      	movs	r1, #128	; 0x80
 800122c:	0249      	lsls	r1, r1, #9
 800122e:	430a      	orrs	r2, r1
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	e00b      	b.n	800124c <HAL_RCC_OscConfig+0xdc>
 8001234:	4b9b      	ldr	r3, [pc, #620]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4b9a      	ldr	r3, [pc, #616]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 800123a:	499b      	ldr	r1, [pc, #620]	; (80014a8 <HAL_RCC_OscConfig+0x338>)
 800123c:	400a      	ands	r2, r1
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	4b98      	ldr	r3, [pc, #608]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4b97      	ldr	r3, [pc, #604]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001246:	4999      	ldr	r1, [pc, #612]	; (80014ac <HAL_RCC_OscConfig+0x33c>)
 8001248:	400a      	ands	r2, r1
 800124a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d014      	beq.n	800127e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001254:	f7ff fb0a 	bl	800086c <HAL_GetTick>
 8001258:	0003      	movs	r3, r0
 800125a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800125c:	e008      	b.n	8001270 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800125e:	f7ff fb05 	bl	800086c <HAL_GetTick>
 8001262:	0002      	movs	r2, r0
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	2b64      	cmp	r3, #100	; 0x64
 800126a:	d901      	bls.n	8001270 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e28e      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001270:	4b8c      	ldr	r3, [pc, #560]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	2380      	movs	r3, #128	; 0x80
 8001276:	029b      	lsls	r3, r3, #10
 8001278:	4013      	ands	r3, r2
 800127a:	d0f0      	beq.n	800125e <HAL_RCC_OscConfig+0xee>
 800127c:	e015      	b.n	80012aa <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800127e:	f7ff faf5 	bl	800086c <HAL_GetTick>
 8001282:	0003      	movs	r3, r0
 8001284:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001286:	e008      	b.n	800129a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001288:	f7ff faf0 	bl	800086c <HAL_GetTick>
 800128c:	0002      	movs	r2, r0
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	2b64      	cmp	r3, #100	; 0x64
 8001294:	d901      	bls.n	800129a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001296:	2303      	movs	r3, #3
 8001298:	e279      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800129a:	4b82      	ldr	r3, [pc, #520]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	2380      	movs	r3, #128	; 0x80
 80012a0:	029b      	lsls	r3, r3, #10
 80012a2:	4013      	ands	r3, r2
 80012a4:	d1f0      	bne.n	8001288 <HAL_RCC_OscConfig+0x118>
 80012a6:	e000      	b.n	80012aa <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012a8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2202      	movs	r2, #2
 80012b0:	4013      	ands	r3, r2
 80012b2:	d100      	bne.n	80012b6 <HAL_RCC_OscConfig+0x146>
 80012b4:	e06c      	b.n	8001390 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80012b6:	4b7b      	ldr	r3, [pc, #492]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	220c      	movs	r2, #12
 80012bc:	4013      	ands	r3, r2
 80012be:	d00e      	beq.n	80012de <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80012c0:	4b78      	ldr	r3, [pc, #480]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	220c      	movs	r2, #12
 80012c6:	4013      	ands	r3, r2
 80012c8:	2b08      	cmp	r3, #8
 80012ca:	d11f      	bne.n	800130c <HAL_RCC_OscConfig+0x19c>
 80012cc:	4b75      	ldr	r3, [pc, #468]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80012ce:	685a      	ldr	r2, [r3, #4]
 80012d0:	23c0      	movs	r3, #192	; 0xc0
 80012d2:	025b      	lsls	r3, r3, #9
 80012d4:	401a      	ands	r2, r3
 80012d6:	2380      	movs	r3, #128	; 0x80
 80012d8:	021b      	lsls	r3, r3, #8
 80012da:	429a      	cmp	r2, r3
 80012dc:	d116      	bne.n	800130c <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012de:	4b71      	ldr	r3, [pc, #452]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2202      	movs	r2, #2
 80012e4:	4013      	ands	r3, r2
 80012e6:	d005      	beq.n	80012f4 <HAL_RCC_OscConfig+0x184>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d001      	beq.n	80012f4 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e24c      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012f4:	4b6b      	ldr	r3, [pc, #428]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	22f8      	movs	r2, #248	; 0xf8
 80012fa:	4393      	bics	r3, r2
 80012fc:	0019      	movs	r1, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	691b      	ldr	r3, [r3, #16]
 8001302:	00da      	lsls	r2, r3, #3
 8001304:	4b67      	ldr	r3, [pc, #412]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001306:	430a      	orrs	r2, r1
 8001308:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800130a:	e041      	b.n	8001390 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d024      	beq.n	800135e <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001314:	4b63      	ldr	r3, [pc, #396]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	4b62      	ldr	r3, [pc, #392]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 800131a:	2101      	movs	r1, #1
 800131c:	430a      	orrs	r2, r1
 800131e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001320:	f7ff faa4 	bl	800086c <HAL_GetTick>
 8001324:	0003      	movs	r3, r0
 8001326:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001328:	e008      	b.n	800133c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800132a:	f7ff fa9f 	bl	800086c <HAL_GetTick>
 800132e:	0002      	movs	r2, r0
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b02      	cmp	r3, #2
 8001336:	d901      	bls.n	800133c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	e228      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800133c:	4b59      	ldr	r3, [pc, #356]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2202      	movs	r2, #2
 8001342:	4013      	ands	r3, r2
 8001344:	d0f1      	beq.n	800132a <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001346:	4b57      	ldr	r3, [pc, #348]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	22f8      	movs	r2, #248	; 0xf8
 800134c:	4393      	bics	r3, r2
 800134e:	0019      	movs	r1, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	691b      	ldr	r3, [r3, #16]
 8001354:	00da      	lsls	r2, r3, #3
 8001356:	4b53      	ldr	r3, [pc, #332]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001358:	430a      	orrs	r2, r1
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	e018      	b.n	8001390 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800135e:	4b51      	ldr	r3, [pc, #324]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	4b50      	ldr	r3, [pc, #320]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001364:	2101      	movs	r1, #1
 8001366:	438a      	bics	r2, r1
 8001368:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136a:	f7ff fa7f 	bl	800086c <HAL_GetTick>
 800136e:	0003      	movs	r3, r0
 8001370:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001374:	f7ff fa7a 	bl	800086c <HAL_GetTick>
 8001378:	0002      	movs	r2, r0
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b02      	cmp	r3, #2
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e203      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001386:	4b47      	ldr	r3, [pc, #284]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2202      	movs	r2, #2
 800138c:	4013      	ands	r3, r2
 800138e:	d1f1      	bne.n	8001374 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2208      	movs	r2, #8
 8001396:	4013      	ands	r3, r2
 8001398:	d036      	beq.n	8001408 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d019      	beq.n	80013d6 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013a2:	4b40      	ldr	r3, [pc, #256]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80013a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013a6:	4b3f      	ldr	r3, [pc, #252]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80013a8:	2101      	movs	r1, #1
 80013aa:	430a      	orrs	r2, r1
 80013ac:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ae:	f7ff fa5d 	bl	800086c <HAL_GetTick>
 80013b2:	0003      	movs	r3, r0
 80013b4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013b6:	e008      	b.n	80013ca <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013b8:	f7ff fa58 	bl	800086c <HAL_GetTick>
 80013bc:	0002      	movs	r2, r0
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d901      	bls.n	80013ca <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 80013c6:	2303      	movs	r3, #3
 80013c8:	e1e1      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ca:	4b36      	ldr	r3, [pc, #216]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80013cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ce:	2202      	movs	r2, #2
 80013d0:	4013      	ands	r3, r2
 80013d2:	d0f1      	beq.n	80013b8 <HAL_RCC_OscConfig+0x248>
 80013d4:	e018      	b.n	8001408 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013d6:	4b33      	ldr	r3, [pc, #204]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80013d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013da:	4b32      	ldr	r3, [pc, #200]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 80013dc:	2101      	movs	r1, #1
 80013de:	438a      	bics	r2, r1
 80013e0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e2:	f7ff fa43 	bl	800086c <HAL_GetTick>
 80013e6:	0003      	movs	r3, r0
 80013e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013ec:	f7ff fa3e 	bl	800086c <HAL_GetTick>
 80013f0:	0002      	movs	r2, r0
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e1c7      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013fe:	4b29      	ldr	r3, [pc, #164]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001402:	2202      	movs	r2, #2
 8001404:	4013      	ands	r3, r2
 8001406:	d1f1      	bne.n	80013ec <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2204      	movs	r2, #4
 800140e:	4013      	ands	r3, r2
 8001410:	d100      	bne.n	8001414 <HAL_RCC_OscConfig+0x2a4>
 8001412:	e0b5      	b.n	8001580 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001414:	201f      	movs	r0, #31
 8001416:	183b      	adds	r3, r7, r0
 8001418:	2200      	movs	r2, #0
 800141a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800141c:	4b21      	ldr	r3, [pc, #132]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 800141e:	69da      	ldr	r2, [r3, #28]
 8001420:	2380      	movs	r3, #128	; 0x80
 8001422:	055b      	lsls	r3, r3, #21
 8001424:	4013      	ands	r3, r2
 8001426:	d110      	bne.n	800144a <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001428:	4b1e      	ldr	r3, [pc, #120]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 800142a:	69da      	ldr	r2, [r3, #28]
 800142c:	4b1d      	ldr	r3, [pc, #116]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 800142e:	2180      	movs	r1, #128	; 0x80
 8001430:	0549      	lsls	r1, r1, #21
 8001432:	430a      	orrs	r2, r1
 8001434:	61da      	str	r2, [r3, #28]
 8001436:	4b1b      	ldr	r3, [pc, #108]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001438:	69da      	ldr	r2, [r3, #28]
 800143a:	2380      	movs	r3, #128	; 0x80
 800143c:	055b      	lsls	r3, r3, #21
 800143e:	4013      	ands	r3, r2
 8001440:	60fb      	str	r3, [r7, #12]
 8001442:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001444:	183b      	adds	r3, r7, r0
 8001446:	2201      	movs	r2, #1
 8001448:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800144a:	4b19      	ldr	r3, [pc, #100]	; (80014b0 <HAL_RCC_OscConfig+0x340>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	2380      	movs	r3, #128	; 0x80
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	4013      	ands	r3, r2
 8001454:	d11a      	bne.n	800148c <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001456:	4b16      	ldr	r3, [pc, #88]	; (80014b0 <HAL_RCC_OscConfig+0x340>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <HAL_RCC_OscConfig+0x340>)
 800145c:	2180      	movs	r1, #128	; 0x80
 800145e:	0049      	lsls	r1, r1, #1
 8001460:	430a      	orrs	r2, r1
 8001462:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001464:	f7ff fa02 	bl	800086c <HAL_GetTick>
 8001468:	0003      	movs	r3, r0
 800146a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800146c:	e008      	b.n	8001480 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800146e:	f7ff f9fd 	bl	800086c <HAL_GetTick>
 8001472:	0002      	movs	r2, r0
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	2b64      	cmp	r3, #100	; 0x64
 800147a:	d901      	bls.n	8001480 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 800147c:	2303      	movs	r3, #3
 800147e:	e186      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001480:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <HAL_RCC_OscConfig+0x340>)
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	4013      	ands	r3, r2
 800148a:	d0f0      	beq.n	800146e <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d10f      	bne.n	80014b4 <HAL_RCC_OscConfig+0x344>
 8001494:	4b03      	ldr	r3, [pc, #12]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 8001496:	6a1a      	ldr	r2, [r3, #32]
 8001498:	4b02      	ldr	r3, [pc, #8]	; (80014a4 <HAL_RCC_OscConfig+0x334>)
 800149a:	2101      	movs	r1, #1
 800149c:	430a      	orrs	r2, r1
 800149e:	621a      	str	r2, [r3, #32]
 80014a0:	e036      	b.n	8001510 <HAL_RCC_OscConfig+0x3a0>
 80014a2:	46c0      	nop			; (mov r8, r8)
 80014a4:	40021000 	.word	0x40021000
 80014a8:	fffeffff 	.word	0xfffeffff
 80014ac:	fffbffff 	.word	0xfffbffff
 80014b0:	40007000 	.word	0x40007000
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d10c      	bne.n	80014d6 <HAL_RCC_OscConfig+0x366>
 80014bc:	4bb6      	ldr	r3, [pc, #728]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80014be:	6a1a      	ldr	r2, [r3, #32]
 80014c0:	4bb5      	ldr	r3, [pc, #724]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80014c2:	2101      	movs	r1, #1
 80014c4:	438a      	bics	r2, r1
 80014c6:	621a      	str	r2, [r3, #32]
 80014c8:	4bb3      	ldr	r3, [pc, #716]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80014ca:	6a1a      	ldr	r2, [r3, #32]
 80014cc:	4bb2      	ldr	r3, [pc, #712]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80014ce:	2104      	movs	r1, #4
 80014d0:	438a      	bics	r2, r1
 80014d2:	621a      	str	r2, [r3, #32]
 80014d4:	e01c      	b.n	8001510 <HAL_RCC_OscConfig+0x3a0>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	2b05      	cmp	r3, #5
 80014dc:	d10c      	bne.n	80014f8 <HAL_RCC_OscConfig+0x388>
 80014de:	4bae      	ldr	r3, [pc, #696]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80014e0:	6a1a      	ldr	r2, [r3, #32]
 80014e2:	4bad      	ldr	r3, [pc, #692]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80014e4:	2104      	movs	r1, #4
 80014e6:	430a      	orrs	r2, r1
 80014e8:	621a      	str	r2, [r3, #32]
 80014ea:	4bab      	ldr	r3, [pc, #684]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80014ec:	6a1a      	ldr	r2, [r3, #32]
 80014ee:	4baa      	ldr	r3, [pc, #680]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80014f0:	2101      	movs	r1, #1
 80014f2:	430a      	orrs	r2, r1
 80014f4:	621a      	str	r2, [r3, #32]
 80014f6:	e00b      	b.n	8001510 <HAL_RCC_OscConfig+0x3a0>
 80014f8:	4ba7      	ldr	r3, [pc, #668]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80014fa:	6a1a      	ldr	r2, [r3, #32]
 80014fc:	4ba6      	ldr	r3, [pc, #664]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80014fe:	2101      	movs	r1, #1
 8001500:	438a      	bics	r2, r1
 8001502:	621a      	str	r2, [r3, #32]
 8001504:	4ba4      	ldr	r3, [pc, #656]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001506:	6a1a      	ldr	r2, [r3, #32]
 8001508:	4ba3      	ldr	r3, [pc, #652]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 800150a:	2104      	movs	r1, #4
 800150c:	438a      	bics	r2, r1
 800150e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d014      	beq.n	8001542 <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001518:	f7ff f9a8 	bl	800086c <HAL_GetTick>
 800151c:	0003      	movs	r3, r0
 800151e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001520:	e009      	b.n	8001536 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001522:	f7ff f9a3 	bl	800086c <HAL_GetTick>
 8001526:	0002      	movs	r2, r0
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	4a9b      	ldr	r2, [pc, #620]	; (800179c <HAL_RCC_OscConfig+0x62c>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e12b      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001536:	4b98      	ldr	r3, [pc, #608]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001538:	6a1b      	ldr	r3, [r3, #32]
 800153a:	2202      	movs	r2, #2
 800153c:	4013      	ands	r3, r2
 800153e:	d0f0      	beq.n	8001522 <HAL_RCC_OscConfig+0x3b2>
 8001540:	e013      	b.n	800156a <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001542:	f7ff f993 	bl	800086c <HAL_GetTick>
 8001546:	0003      	movs	r3, r0
 8001548:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800154a:	e009      	b.n	8001560 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800154c:	f7ff f98e 	bl	800086c <HAL_GetTick>
 8001550:	0002      	movs	r2, r0
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	4a91      	ldr	r2, [pc, #580]	; (800179c <HAL_RCC_OscConfig+0x62c>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e116      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001560:	4b8d      	ldr	r3, [pc, #564]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001562:	6a1b      	ldr	r3, [r3, #32]
 8001564:	2202      	movs	r2, #2
 8001566:	4013      	ands	r3, r2
 8001568:	d1f0      	bne.n	800154c <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800156a:	231f      	movs	r3, #31
 800156c:	18fb      	adds	r3, r7, r3
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d105      	bne.n	8001580 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001574:	4b88      	ldr	r3, [pc, #544]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001576:	69da      	ldr	r2, [r3, #28]
 8001578:	4b87      	ldr	r3, [pc, #540]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 800157a:	4989      	ldr	r1, [pc, #548]	; (80017a0 <HAL_RCC_OscConfig+0x630>)
 800157c:	400a      	ands	r2, r1
 800157e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2210      	movs	r2, #16
 8001586:	4013      	ands	r3, r2
 8001588:	d063      	beq.n	8001652 <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	695b      	ldr	r3, [r3, #20]
 800158e:	2b01      	cmp	r3, #1
 8001590:	d12a      	bne.n	80015e8 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001592:	4b81      	ldr	r3, [pc, #516]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001594:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001596:	4b80      	ldr	r3, [pc, #512]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001598:	2104      	movs	r1, #4
 800159a:	430a      	orrs	r2, r1
 800159c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800159e:	4b7e      	ldr	r3, [pc, #504]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80015a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015a2:	4b7d      	ldr	r3, [pc, #500]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80015a4:	2101      	movs	r1, #1
 80015a6:	430a      	orrs	r2, r1
 80015a8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015aa:	f7ff f95f 	bl	800086c <HAL_GetTick>
 80015ae:	0003      	movs	r3, r0
 80015b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80015b2:	e008      	b.n	80015c6 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80015b4:	f7ff f95a 	bl	800086c <HAL_GetTick>
 80015b8:	0002      	movs	r2, r0
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e0e3      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80015c6:	4b74      	ldr	r3, [pc, #464]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80015c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015ca:	2202      	movs	r2, #2
 80015cc:	4013      	ands	r3, r2
 80015ce:	d0f1      	beq.n	80015b4 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80015d0:	4b71      	ldr	r3, [pc, #452]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80015d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015d4:	22f8      	movs	r2, #248	; 0xf8
 80015d6:	4393      	bics	r3, r2
 80015d8:	0019      	movs	r1, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	699b      	ldr	r3, [r3, #24]
 80015de:	00da      	lsls	r2, r3, #3
 80015e0:	4b6d      	ldr	r3, [pc, #436]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80015e2:	430a      	orrs	r2, r1
 80015e4:	635a      	str	r2, [r3, #52]	; 0x34
 80015e6:	e034      	b.n	8001652 <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	695b      	ldr	r3, [r3, #20]
 80015ec:	3305      	adds	r3, #5
 80015ee:	d111      	bne.n	8001614 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80015f0:	4b69      	ldr	r3, [pc, #420]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80015f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015f4:	4b68      	ldr	r3, [pc, #416]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80015f6:	2104      	movs	r1, #4
 80015f8:	438a      	bics	r2, r1
 80015fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80015fc:	4b66      	ldr	r3, [pc, #408]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80015fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001600:	22f8      	movs	r2, #248	; 0xf8
 8001602:	4393      	bics	r3, r2
 8001604:	0019      	movs	r1, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	699b      	ldr	r3, [r3, #24]
 800160a:	00da      	lsls	r2, r3, #3
 800160c:	4b62      	ldr	r3, [pc, #392]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 800160e:	430a      	orrs	r2, r1
 8001610:	635a      	str	r2, [r3, #52]	; 0x34
 8001612:	e01e      	b.n	8001652 <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001614:	4b60      	ldr	r3, [pc, #384]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001616:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001618:	4b5f      	ldr	r3, [pc, #380]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 800161a:	2104      	movs	r1, #4
 800161c:	430a      	orrs	r2, r1
 800161e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001620:	4b5d      	ldr	r3, [pc, #372]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001622:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001624:	4b5c      	ldr	r3, [pc, #368]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001626:	2101      	movs	r1, #1
 8001628:	438a      	bics	r2, r1
 800162a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800162c:	f7ff f91e 	bl	800086c <HAL_GetTick>
 8001630:	0003      	movs	r3, r0
 8001632:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001634:	e008      	b.n	8001648 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001636:	f7ff f919 	bl	800086c <HAL_GetTick>
 800163a:	0002      	movs	r2, r0
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d901      	bls.n	8001648 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e0a2      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001648:	4b53      	ldr	r3, [pc, #332]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 800164a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800164c:	2202      	movs	r2, #2
 800164e:	4013      	ands	r3, r2
 8001650:	d1f1      	bne.n	8001636 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6a1b      	ldr	r3, [r3, #32]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d100      	bne.n	800165c <HAL_RCC_OscConfig+0x4ec>
 800165a:	e097      	b.n	800178c <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800165c:	4b4e      	ldr	r3, [pc, #312]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	220c      	movs	r2, #12
 8001662:	4013      	ands	r3, r2
 8001664:	2b08      	cmp	r3, #8
 8001666:	d100      	bne.n	800166a <HAL_RCC_OscConfig+0x4fa>
 8001668:	e06b      	b.n	8001742 <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6a1b      	ldr	r3, [r3, #32]
 800166e:	2b02      	cmp	r3, #2
 8001670:	d14c      	bne.n	800170c <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001672:	4b49      	ldr	r3, [pc, #292]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	4b48      	ldr	r3, [pc, #288]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001678:	494a      	ldr	r1, [pc, #296]	; (80017a4 <HAL_RCC_OscConfig+0x634>)
 800167a:	400a      	ands	r2, r1
 800167c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167e:	f7ff f8f5 	bl	800086c <HAL_GetTick>
 8001682:	0003      	movs	r3, r0
 8001684:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001688:	f7ff f8f0 	bl	800086c <HAL_GetTick>
 800168c:	0002      	movs	r2, r0
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b02      	cmp	r3, #2
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e079      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800169a:	4b3f      	ldr	r3, [pc, #252]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	2380      	movs	r3, #128	; 0x80
 80016a0:	049b      	lsls	r3, r3, #18
 80016a2:	4013      	ands	r3, r2
 80016a4:	d1f0      	bne.n	8001688 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016a6:	4b3c      	ldr	r3, [pc, #240]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80016a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016aa:	220f      	movs	r2, #15
 80016ac:	4393      	bics	r3, r2
 80016ae:	0019      	movs	r1, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016b4:	4b38      	ldr	r3, [pc, #224]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80016b6:	430a      	orrs	r2, r1
 80016b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80016ba:	4b37      	ldr	r3, [pc, #220]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	4a3a      	ldr	r2, [pc, #232]	; (80017a8 <HAL_RCC_OscConfig+0x638>)
 80016c0:	4013      	ands	r3, r2
 80016c2:	0019      	movs	r1, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016cc:	431a      	orrs	r2, r3
 80016ce:	4b32      	ldr	r3, [pc, #200]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80016d0:	430a      	orrs	r2, r1
 80016d2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016d4:	4b30      	ldr	r3, [pc, #192]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	4b2f      	ldr	r3, [pc, #188]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 80016da:	2180      	movs	r1, #128	; 0x80
 80016dc:	0449      	lsls	r1, r1, #17
 80016de:	430a      	orrs	r2, r1
 80016e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e2:	f7ff f8c3 	bl	800086c <HAL_GetTick>
 80016e6:	0003      	movs	r3, r0
 80016e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ec:	f7ff f8be 	bl	800086c <HAL_GetTick>
 80016f0:	0002      	movs	r2, r0
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e047      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016fe:	4b26      	ldr	r3, [pc, #152]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	2380      	movs	r3, #128	; 0x80
 8001704:	049b      	lsls	r3, r3, #18
 8001706:	4013      	ands	r3, r2
 8001708:	d0f0      	beq.n	80016ec <HAL_RCC_OscConfig+0x57c>
 800170a:	e03f      	b.n	800178c <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800170c:	4b22      	ldr	r3, [pc, #136]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	4b21      	ldr	r3, [pc, #132]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001712:	4924      	ldr	r1, [pc, #144]	; (80017a4 <HAL_RCC_OscConfig+0x634>)
 8001714:	400a      	ands	r2, r1
 8001716:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001718:	f7ff f8a8 	bl	800086c <HAL_GetTick>
 800171c:	0003      	movs	r3, r0
 800171e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001720:	e008      	b.n	8001734 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001722:	f7ff f8a3 	bl	800086c <HAL_GetTick>
 8001726:	0002      	movs	r2, r0
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	2b02      	cmp	r3, #2
 800172e:	d901      	bls.n	8001734 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8001730:	2303      	movs	r3, #3
 8001732:	e02c      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001734:	4b18      	ldr	r3, [pc, #96]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	2380      	movs	r3, #128	; 0x80
 800173a:	049b      	lsls	r3, r3, #18
 800173c:	4013      	ands	r3, r2
 800173e:	d1f0      	bne.n	8001722 <HAL_RCC_OscConfig+0x5b2>
 8001740:	e024      	b.n	800178c <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a1b      	ldr	r3, [r3, #32]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d101      	bne.n	800174e <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e01f      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800174e:	4b12      	ldr	r3, [pc, #72]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001754:	4b10      	ldr	r3, [pc, #64]	; (8001798 <HAL_RCC_OscConfig+0x628>)
 8001756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001758:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800175a:	697a      	ldr	r2, [r7, #20]
 800175c:	23c0      	movs	r3, #192	; 0xc0
 800175e:	025b      	lsls	r3, r3, #9
 8001760:	401a      	ands	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001766:	429a      	cmp	r2, r3
 8001768:	d10e      	bne.n	8001788 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	220f      	movs	r2, #15
 800176e:	401a      	ands	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001774:	429a      	cmp	r2, r3
 8001776:	d107      	bne.n	8001788 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001778:	697a      	ldr	r2, [r7, #20]
 800177a:	23f0      	movs	r3, #240	; 0xf0
 800177c:	039b      	lsls	r3, r3, #14
 800177e:	401a      	ands	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001784:	429a      	cmp	r2, r3
 8001786:	d001      	beq.n	800178c <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e000      	b.n	800178e <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 800178c:	2300      	movs	r3, #0
}
 800178e:	0018      	movs	r0, r3
 8001790:	46bd      	mov	sp, r7
 8001792:	b008      	add	sp, #32
 8001794:	bd80      	pop	{r7, pc}
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	40021000 	.word	0x40021000
 800179c:	00001388 	.word	0x00001388
 80017a0:	efffffff 	.word	0xefffffff
 80017a4:	feffffff 	.word	0xfeffffff
 80017a8:	ffc27fff 	.word	0xffc27fff

080017ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d101      	bne.n	80017c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e0b3      	b.n	8001928 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017c0:	4b5b      	ldr	r3, [pc, #364]	; (8001930 <HAL_RCC_ClockConfig+0x184>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2201      	movs	r2, #1
 80017c6:	4013      	ands	r3, r2
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d911      	bls.n	80017f2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ce:	4b58      	ldr	r3, [pc, #352]	; (8001930 <HAL_RCC_ClockConfig+0x184>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2201      	movs	r2, #1
 80017d4:	4393      	bics	r3, r2
 80017d6:	0019      	movs	r1, r3
 80017d8:	4b55      	ldr	r3, [pc, #340]	; (8001930 <HAL_RCC_ClockConfig+0x184>)
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	430a      	orrs	r2, r1
 80017de:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017e0:	4b53      	ldr	r3, [pc, #332]	; (8001930 <HAL_RCC_ClockConfig+0x184>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2201      	movs	r2, #1
 80017e6:	4013      	ands	r3, r2
 80017e8:	683a      	ldr	r2, [r7, #0]
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d001      	beq.n	80017f2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e09a      	b.n	8001928 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2202      	movs	r2, #2
 80017f8:	4013      	ands	r3, r2
 80017fa:	d015      	beq.n	8001828 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2204      	movs	r2, #4
 8001802:	4013      	ands	r3, r2
 8001804:	d006      	beq.n	8001814 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001806:	4b4b      	ldr	r3, [pc, #300]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 8001808:	685a      	ldr	r2, [r3, #4]
 800180a:	4b4a      	ldr	r3, [pc, #296]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 800180c:	21e0      	movs	r1, #224	; 0xe0
 800180e:	00c9      	lsls	r1, r1, #3
 8001810:	430a      	orrs	r2, r1
 8001812:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001814:	4b47      	ldr	r3, [pc, #284]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	22f0      	movs	r2, #240	; 0xf0
 800181a:	4393      	bics	r3, r2
 800181c:	0019      	movs	r1, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	689a      	ldr	r2, [r3, #8]
 8001822:	4b44      	ldr	r3, [pc, #272]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 8001824:	430a      	orrs	r2, r1
 8001826:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2201      	movs	r2, #1
 800182e:	4013      	ands	r3, r2
 8001830:	d040      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	2b01      	cmp	r3, #1
 8001838:	d107      	bne.n	800184a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800183a:	4b3e      	ldr	r3, [pc, #248]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	2380      	movs	r3, #128	; 0x80
 8001840:	029b      	lsls	r3, r3, #10
 8001842:	4013      	ands	r3, r2
 8001844:	d114      	bne.n	8001870 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e06e      	b.n	8001928 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	2b02      	cmp	r3, #2
 8001850:	d107      	bne.n	8001862 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001852:	4b38      	ldr	r3, [pc, #224]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	2380      	movs	r3, #128	; 0x80
 8001858:	049b      	lsls	r3, r3, #18
 800185a:	4013      	ands	r3, r2
 800185c:	d108      	bne.n	8001870 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e062      	b.n	8001928 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001862:	4b34      	ldr	r3, [pc, #208]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2202      	movs	r2, #2
 8001868:	4013      	ands	r3, r2
 800186a:	d101      	bne.n	8001870 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800186c:	2301      	movs	r3, #1
 800186e:	e05b      	b.n	8001928 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001870:	4b30      	ldr	r3, [pc, #192]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	2203      	movs	r2, #3
 8001876:	4393      	bics	r3, r2
 8001878:	0019      	movs	r1, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685a      	ldr	r2, [r3, #4]
 800187e:	4b2d      	ldr	r3, [pc, #180]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 8001880:	430a      	orrs	r2, r1
 8001882:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001884:	f7fe fff2 	bl	800086c <HAL_GetTick>
 8001888:	0003      	movs	r3, r0
 800188a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800188c:	e009      	b.n	80018a2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800188e:	f7fe ffed 	bl	800086c <HAL_GetTick>
 8001892:	0002      	movs	r2, r0
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	4a27      	ldr	r2, [pc, #156]	; (8001938 <HAL_RCC_ClockConfig+0x18c>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e042      	b.n	8001928 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018a2:	4b24      	ldr	r3, [pc, #144]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	220c      	movs	r2, #12
 80018a8:	401a      	ands	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d1ec      	bne.n	800188e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018b4:	4b1e      	ldr	r3, [pc, #120]	; (8001930 <HAL_RCC_ClockConfig+0x184>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2201      	movs	r2, #1
 80018ba:	4013      	ands	r3, r2
 80018bc:	683a      	ldr	r2, [r7, #0]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d211      	bcs.n	80018e6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018c2:	4b1b      	ldr	r3, [pc, #108]	; (8001930 <HAL_RCC_ClockConfig+0x184>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2201      	movs	r2, #1
 80018c8:	4393      	bics	r3, r2
 80018ca:	0019      	movs	r1, r3
 80018cc:	4b18      	ldr	r3, [pc, #96]	; (8001930 <HAL_RCC_ClockConfig+0x184>)
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	430a      	orrs	r2, r1
 80018d2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018d4:	4b16      	ldr	r3, [pc, #88]	; (8001930 <HAL_RCC_ClockConfig+0x184>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2201      	movs	r2, #1
 80018da:	4013      	ands	r3, r2
 80018dc:	683a      	ldr	r2, [r7, #0]
 80018de:	429a      	cmp	r2, r3
 80018e0:	d001      	beq.n	80018e6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e020      	b.n	8001928 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2204      	movs	r2, #4
 80018ec:	4013      	ands	r3, r2
 80018ee:	d009      	beq.n	8001904 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80018f0:	4b10      	ldr	r3, [pc, #64]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	4a11      	ldr	r2, [pc, #68]	; (800193c <HAL_RCC_ClockConfig+0x190>)
 80018f6:	4013      	ands	r3, r2
 80018f8:	0019      	movs	r1, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	68da      	ldr	r2, [r3, #12]
 80018fe:	4b0d      	ldr	r3, [pc, #52]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 8001900:	430a      	orrs	r2, r1
 8001902:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001904:	f000 f820 	bl	8001948 <HAL_RCC_GetSysClockFreq>
 8001908:	0001      	movs	r1, r0
 800190a:	4b0a      	ldr	r3, [pc, #40]	; (8001934 <HAL_RCC_ClockConfig+0x188>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	091b      	lsrs	r3, r3, #4
 8001910:	220f      	movs	r2, #15
 8001912:	4013      	ands	r3, r2
 8001914:	4a0a      	ldr	r2, [pc, #40]	; (8001940 <HAL_RCC_ClockConfig+0x194>)
 8001916:	5cd3      	ldrb	r3, [r2, r3]
 8001918:	000a      	movs	r2, r1
 800191a:	40da      	lsrs	r2, r3
 800191c:	4b09      	ldr	r3, [pc, #36]	; (8001944 <HAL_RCC_ClockConfig+0x198>)
 800191e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001920:	2000      	movs	r0, #0
 8001922:	f7fe ff5d 	bl	80007e0 <HAL_InitTick>
  
  return HAL_OK;
 8001926:	2300      	movs	r3, #0
}
 8001928:	0018      	movs	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	b004      	add	sp, #16
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40022000 	.word	0x40022000
 8001934:	40021000 	.word	0x40021000
 8001938:	00001388 	.word	0x00001388
 800193c:	fffff8ff 	.word	0xfffff8ff
 8001940:	08002254 	.word	0x08002254
 8001944:	20000000 	.word	0x20000000

08001948 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	2300      	movs	r3, #0
 8001954:	60bb      	str	r3, [r7, #8]
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
 800195a:	2300      	movs	r3, #0
 800195c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001962:	4b21      	ldr	r3, [pc, #132]	; (80019e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	220c      	movs	r2, #12
 800196c:	4013      	ands	r3, r2
 800196e:	2b04      	cmp	r3, #4
 8001970:	d002      	beq.n	8001978 <HAL_RCC_GetSysClockFreq+0x30>
 8001972:	2b08      	cmp	r3, #8
 8001974:	d003      	beq.n	800197e <HAL_RCC_GetSysClockFreq+0x36>
 8001976:	e02e      	b.n	80019d6 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001978:	4b1c      	ldr	r3, [pc, #112]	; (80019ec <HAL_RCC_GetSysClockFreq+0xa4>)
 800197a:	613b      	str	r3, [r7, #16]
      break;
 800197c:	e02e      	b.n	80019dc <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	0c9b      	lsrs	r3, r3, #18
 8001982:	220f      	movs	r2, #15
 8001984:	4013      	ands	r3, r2
 8001986:	4a1a      	ldr	r2, [pc, #104]	; (80019f0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001988:	5cd3      	ldrb	r3, [r2, r3]
 800198a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800198c:	4b16      	ldr	r3, [pc, #88]	; (80019e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 800198e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001990:	220f      	movs	r2, #15
 8001992:	4013      	ands	r3, r2
 8001994:	4a17      	ldr	r2, [pc, #92]	; (80019f4 <HAL_RCC_GetSysClockFreq+0xac>)
 8001996:	5cd3      	ldrb	r3, [r2, r3]
 8001998:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800199a:	68fa      	ldr	r2, [r7, #12]
 800199c:	23c0      	movs	r3, #192	; 0xc0
 800199e:	025b      	lsls	r3, r3, #9
 80019a0:	401a      	ands	r2, r3
 80019a2:	2380      	movs	r3, #128	; 0x80
 80019a4:	025b      	lsls	r3, r3, #9
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d109      	bne.n	80019be <HAL_RCC_GetSysClockFreq+0x76>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80019aa:	68b9      	ldr	r1, [r7, #8]
 80019ac:	480f      	ldr	r0, [pc, #60]	; (80019ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80019ae:	f7fe fbab 	bl	8000108 <__udivsi3>
 80019b2:	0003      	movs	r3, r0
 80019b4:	001a      	movs	r2, r3
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4353      	muls	r3, r2
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	e008      	b.n	80019d0 <HAL_RCC_GetSysClockFreq+0x88>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80019be:	68b9      	ldr	r1, [r7, #8]
 80019c0:	480a      	ldr	r0, [pc, #40]	; (80019ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80019c2:	f7fe fba1 	bl	8000108 <__udivsi3>
 80019c6:	0003      	movs	r3, r0
 80019c8:	001a      	movs	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4353      	muls	r3, r2
 80019ce:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	613b      	str	r3, [r7, #16]
      break;
 80019d4:	e002      	b.n	80019dc <HAL_RCC_GetSysClockFreq+0x94>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019d6:	4b05      	ldr	r3, [pc, #20]	; (80019ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80019d8:	613b      	str	r3, [r7, #16]
      break;
 80019da:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80019dc:	693b      	ldr	r3, [r7, #16]
}
 80019de:	0018      	movs	r0, r3
 80019e0:	46bd      	mov	sp, r7
 80019e2:	b006      	add	sp, #24
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	46c0      	nop			; (mov r8, r8)
 80019e8:	40021000 	.word	0x40021000
 80019ec:	007a1200 	.word	0x007a1200
 80019f0:	0800226c 	.word	0x0800226c
 80019f4:	0800227c 	.word	0x0800227c

080019f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019fc:	4b02      	ldr	r3, [pc, #8]	; (8001a08 <HAL_RCC_GetHCLKFreq+0x10>)
 80019fe:	681b      	ldr	r3, [r3, #0]
}
 8001a00:	0018      	movs	r0, r3
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	46c0      	nop			; (mov r8, r8)
 8001a08:	20000000 	.word	0x20000000

08001a0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001a10:	f7ff fff2 	bl	80019f8 <HAL_RCC_GetHCLKFreq>
 8001a14:	0001      	movs	r1, r0
 8001a16:	4b06      	ldr	r3, [pc, #24]	; (8001a30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	0a1b      	lsrs	r3, r3, #8
 8001a1c:	2207      	movs	r2, #7
 8001a1e:	4013      	ands	r3, r2
 8001a20:	4a04      	ldr	r2, [pc, #16]	; (8001a34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a22:	5cd3      	ldrb	r3, [r2, r3]
 8001a24:	40d9      	lsrs	r1, r3
 8001a26:	000b      	movs	r3, r1
}    
 8001a28:	0018      	movs	r0, r3
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	40021000 	.word	0x40021000
 8001a34:	08002264 	.word	0x08002264

08001a38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e044      	b.n	8001ad4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d107      	bne.n	8001a62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2278      	movs	r2, #120	; 0x78
 8001a56:	2100      	movs	r1, #0
 8001a58:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	0018      	movs	r0, r3
 8001a5e:	f7fe fda3 	bl	80005a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2224      	movs	r2, #36	; 0x24
 8001a66:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2101      	movs	r1, #1
 8001a74:	438a      	bics	r2, r1
 8001a76:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	f000 f830 	bl	8001ae0 <UART_SetConfig>
 8001a80:	0003      	movs	r3, r0
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d101      	bne.n	8001a8a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e024      	b.n	8001ad4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	0018      	movs	r0, r3
 8001a96:	f000 f97b 	bl	8001d90 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	685a      	ldr	r2, [r3, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	490d      	ldr	r1, [pc, #52]	; (8001adc <HAL_UART_Init+0xa4>)
 8001aa6:	400a      	ands	r2, r1
 8001aa8:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	689a      	ldr	r2, [r3, #8]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2108      	movs	r1, #8
 8001ab6:	438a      	bics	r2, r1
 8001ab8:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	0018      	movs	r0, r3
 8001ace:	f000 fa13 	bl	8001ef8 <UART_CheckIdleState>
 8001ad2:	0003      	movs	r3, r0
}
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	b002      	add	sp, #8
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	fffff7ff 	.word	0xfffff7ff

08001ae0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b088      	sub	sp, #32
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001ae8:	231e      	movs	r3, #30
 8001aea:	18fb      	adds	r3, r7, r3
 8001aec:	2200      	movs	r2, #0
 8001aee:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689a      	ldr	r2, [r3, #8]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	691b      	ldr	r3, [r3, #16]
 8001af8:	431a      	orrs	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	695b      	ldr	r3, [r3, #20]
 8001afe:	431a      	orrs	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	69db      	ldr	r3, [r3, #28]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a97      	ldr	r2, [pc, #604]	; (8001d6c <UART_SetConfig+0x28c>)
 8001b10:	4013      	ands	r3, r2
 8001b12:	0019      	movs	r1, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	697a      	ldr	r2, [r7, #20]
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	4a92      	ldr	r2, [pc, #584]	; (8001d70 <UART_SetConfig+0x290>)
 8001b26:	4013      	ands	r3, r2
 8001b28:	0019      	movs	r1, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	68da      	ldr	r2, [r3, #12]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	430a      	orrs	r2, r1
 8001b34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	699b      	ldr	r3, [r3, #24]
 8001b3a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a1b      	ldr	r3, [r3, #32]
 8001b40:	697a      	ldr	r2, [r7, #20]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	4a89      	ldr	r2, [pc, #548]	; (8001d74 <UART_SetConfig+0x294>)
 8001b4e:	4013      	ands	r3, r2
 8001b50:	0019      	movs	r1, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	697a      	ldr	r2, [r7, #20]
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a85      	ldr	r2, [pc, #532]	; (8001d78 <UART_SetConfig+0x298>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d127      	bne.n	8001bb6 <UART_SetConfig+0xd6>
 8001b66:	4b85      	ldr	r3, [pc, #532]	; (8001d7c <UART_SetConfig+0x29c>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	2203      	movs	r2, #3
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	2b03      	cmp	r3, #3
 8001b70:	d00d      	beq.n	8001b8e <UART_SetConfig+0xae>
 8001b72:	d81b      	bhi.n	8001bac <UART_SetConfig+0xcc>
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d014      	beq.n	8001ba2 <UART_SetConfig+0xc2>
 8001b78:	d818      	bhi.n	8001bac <UART_SetConfig+0xcc>
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d002      	beq.n	8001b84 <UART_SetConfig+0xa4>
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d00a      	beq.n	8001b98 <UART_SetConfig+0xb8>
 8001b82:	e013      	b.n	8001bac <UART_SetConfig+0xcc>
 8001b84:	231f      	movs	r3, #31
 8001b86:	18fb      	adds	r3, r7, r3
 8001b88:	2200      	movs	r2, #0
 8001b8a:	701a      	strb	r2, [r3, #0]
 8001b8c:	e035      	b.n	8001bfa <UART_SetConfig+0x11a>
 8001b8e:	231f      	movs	r3, #31
 8001b90:	18fb      	adds	r3, r7, r3
 8001b92:	2202      	movs	r2, #2
 8001b94:	701a      	strb	r2, [r3, #0]
 8001b96:	e030      	b.n	8001bfa <UART_SetConfig+0x11a>
 8001b98:	231f      	movs	r3, #31
 8001b9a:	18fb      	adds	r3, r7, r3
 8001b9c:	2204      	movs	r2, #4
 8001b9e:	701a      	strb	r2, [r3, #0]
 8001ba0:	e02b      	b.n	8001bfa <UART_SetConfig+0x11a>
 8001ba2:	231f      	movs	r3, #31
 8001ba4:	18fb      	adds	r3, r7, r3
 8001ba6:	2208      	movs	r2, #8
 8001ba8:	701a      	strb	r2, [r3, #0]
 8001baa:	e026      	b.n	8001bfa <UART_SetConfig+0x11a>
 8001bac:	231f      	movs	r3, #31
 8001bae:	18fb      	adds	r3, r7, r3
 8001bb0:	2210      	movs	r2, #16
 8001bb2:	701a      	strb	r2, [r3, #0]
 8001bb4:	e021      	b.n	8001bfa <UART_SetConfig+0x11a>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a71      	ldr	r2, [pc, #452]	; (8001d80 <UART_SetConfig+0x2a0>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d104      	bne.n	8001bca <UART_SetConfig+0xea>
 8001bc0:	231f      	movs	r3, #31
 8001bc2:	18fb      	adds	r3, r7, r3
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	701a      	strb	r2, [r3, #0]
 8001bc8:	e017      	b.n	8001bfa <UART_SetConfig+0x11a>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a6d      	ldr	r2, [pc, #436]	; (8001d84 <UART_SetConfig+0x2a4>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d104      	bne.n	8001bde <UART_SetConfig+0xfe>
 8001bd4:	231f      	movs	r3, #31
 8001bd6:	18fb      	adds	r3, r7, r3
 8001bd8:	2200      	movs	r2, #0
 8001bda:	701a      	strb	r2, [r3, #0]
 8001bdc:	e00d      	b.n	8001bfa <UART_SetConfig+0x11a>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a69      	ldr	r2, [pc, #420]	; (8001d88 <UART_SetConfig+0x2a8>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d104      	bne.n	8001bf2 <UART_SetConfig+0x112>
 8001be8:	231f      	movs	r3, #31
 8001bea:	18fb      	adds	r3, r7, r3
 8001bec:	2200      	movs	r2, #0
 8001bee:	701a      	strb	r2, [r3, #0]
 8001bf0:	e003      	b.n	8001bfa <UART_SetConfig+0x11a>
 8001bf2:	231f      	movs	r3, #31
 8001bf4:	18fb      	adds	r3, r7, r3
 8001bf6:	2210      	movs	r2, #16
 8001bf8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69da      	ldr	r2, [r3, #28]
 8001bfe:	2380      	movs	r3, #128	; 0x80
 8001c00:	021b      	lsls	r3, r3, #8
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d15c      	bne.n	8001cc0 <UART_SetConfig+0x1e0>
  {
    switch (clocksource)
 8001c06:	231f      	movs	r3, #31
 8001c08:	18fb      	adds	r3, r7, r3
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	2b08      	cmp	r3, #8
 8001c0e:	d015      	beq.n	8001c3c <UART_SetConfig+0x15c>
 8001c10:	dc18      	bgt.n	8001c44 <UART_SetConfig+0x164>
 8001c12:	2b04      	cmp	r3, #4
 8001c14:	d00d      	beq.n	8001c32 <UART_SetConfig+0x152>
 8001c16:	dc15      	bgt.n	8001c44 <UART_SetConfig+0x164>
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d002      	beq.n	8001c22 <UART_SetConfig+0x142>
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d005      	beq.n	8001c2c <UART_SetConfig+0x14c>
 8001c20:	e010      	b.n	8001c44 <UART_SetConfig+0x164>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001c22:	f7ff fef3 	bl	8001a0c <HAL_RCC_GetPCLK1Freq>
 8001c26:	0003      	movs	r3, r0
 8001c28:	61bb      	str	r3, [r7, #24]
        break;
 8001c2a:	e012      	b.n	8001c52 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001c2c:	4b57      	ldr	r3, [pc, #348]	; (8001d8c <UART_SetConfig+0x2ac>)
 8001c2e:	61bb      	str	r3, [r7, #24]
        break;
 8001c30:	e00f      	b.n	8001c52 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001c32:	f7ff fe89 	bl	8001948 <HAL_RCC_GetSysClockFreq>
 8001c36:	0003      	movs	r3, r0
 8001c38:	61bb      	str	r3, [r7, #24]
        break;
 8001c3a:	e00a      	b.n	8001c52 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001c3c:	2380      	movs	r3, #128	; 0x80
 8001c3e:	021b      	lsls	r3, r3, #8
 8001c40:	61bb      	str	r3, [r7, #24]
        break;
 8001c42:	e006      	b.n	8001c52 <UART_SetConfig+0x172>
      default:
        pclk = 0U;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001c48:	231e      	movs	r3, #30
 8001c4a:	18fb      	adds	r3, r7, r3
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	701a      	strb	r2, [r3, #0]
        break;
 8001c50:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d100      	bne.n	8001c5a <UART_SetConfig+0x17a>
 8001c58:	e07a      	b.n	8001d50 <UART_SetConfig+0x270>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	005a      	lsls	r2, r3, #1
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	085b      	lsrs	r3, r3, #1
 8001c64:	18d2      	adds	r2, r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	0019      	movs	r1, r3
 8001c6c:	0010      	movs	r0, r2
 8001c6e:	f7fe fa4b 	bl	8000108 <__udivsi3>
 8001c72:	0003      	movs	r3, r0
 8001c74:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	2b0f      	cmp	r3, #15
 8001c7a:	d91c      	bls.n	8001cb6 <UART_SetConfig+0x1d6>
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	2380      	movs	r3, #128	; 0x80
 8001c80:	025b      	lsls	r3, r3, #9
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d217      	bcs.n	8001cb6 <UART_SetConfig+0x1d6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	200e      	movs	r0, #14
 8001c8c:	183b      	adds	r3, r7, r0
 8001c8e:	210f      	movs	r1, #15
 8001c90:	438a      	bics	r2, r1
 8001c92:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	085b      	lsrs	r3, r3, #1
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	2207      	movs	r2, #7
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	b299      	uxth	r1, r3
 8001ca0:	183b      	adds	r3, r7, r0
 8001ca2:	183a      	adds	r2, r7, r0
 8001ca4:	8812      	ldrh	r2, [r2, #0]
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	183a      	adds	r2, r7, r0
 8001cb0:	8812      	ldrh	r2, [r2, #0]
 8001cb2:	60da      	str	r2, [r3, #12]
 8001cb4:	e04c      	b.n	8001d50 <UART_SetConfig+0x270>
      }
      else
      {
        ret = HAL_ERROR;
 8001cb6:	231e      	movs	r3, #30
 8001cb8:	18fb      	adds	r3, r7, r3
 8001cba:	2201      	movs	r2, #1
 8001cbc:	701a      	strb	r2, [r3, #0]
 8001cbe:	e047      	b.n	8001d50 <UART_SetConfig+0x270>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001cc0:	231f      	movs	r3, #31
 8001cc2:	18fb      	adds	r3, r7, r3
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b08      	cmp	r3, #8
 8001cc8:	d015      	beq.n	8001cf6 <UART_SetConfig+0x216>
 8001cca:	dc18      	bgt.n	8001cfe <UART_SetConfig+0x21e>
 8001ccc:	2b04      	cmp	r3, #4
 8001cce:	d00d      	beq.n	8001cec <UART_SetConfig+0x20c>
 8001cd0:	dc15      	bgt.n	8001cfe <UART_SetConfig+0x21e>
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d002      	beq.n	8001cdc <UART_SetConfig+0x1fc>
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d005      	beq.n	8001ce6 <UART_SetConfig+0x206>
 8001cda:	e010      	b.n	8001cfe <UART_SetConfig+0x21e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001cdc:	f7ff fe96 	bl	8001a0c <HAL_RCC_GetPCLK1Freq>
 8001ce0:	0003      	movs	r3, r0
 8001ce2:	61bb      	str	r3, [r7, #24]
        break;
 8001ce4:	e012      	b.n	8001d0c <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001ce6:	4b29      	ldr	r3, [pc, #164]	; (8001d8c <UART_SetConfig+0x2ac>)
 8001ce8:	61bb      	str	r3, [r7, #24]
        break;
 8001cea:	e00f      	b.n	8001d0c <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001cec:	f7ff fe2c 	bl	8001948 <HAL_RCC_GetSysClockFreq>
 8001cf0:	0003      	movs	r3, r0
 8001cf2:	61bb      	str	r3, [r7, #24]
        break;
 8001cf4:	e00a      	b.n	8001d0c <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001cf6:	2380      	movs	r3, #128	; 0x80
 8001cf8:	021b      	lsls	r3, r3, #8
 8001cfa:	61bb      	str	r3, [r7, #24]
        break;
 8001cfc:	e006      	b.n	8001d0c <UART_SetConfig+0x22c>
      default:
        pclk = 0U;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001d02:	231e      	movs	r3, #30
 8001d04:	18fb      	adds	r3, r7, r3
 8001d06:	2201      	movs	r2, #1
 8001d08:	701a      	strb	r2, [r3, #0]
        break;
 8001d0a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d01e      	beq.n	8001d50 <UART_SetConfig+0x270>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	085a      	lsrs	r2, r3, #1
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	18d2      	adds	r2, r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	0019      	movs	r1, r3
 8001d22:	0010      	movs	r0, r2
 8001d24:	f7fe f9f0 	bl	8000108 <__udivsi3>
 8001d28:	0003      	movs	r3, r0
 8001d2a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	2b0f      	cmp	r3, #15
 8001d30:	d90a      	bls.n	8001d48 <UART_SetConfig+0x268>
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	2380      	movs	r3, #128	; 0x80
 8001d36:	025b      	lsls	r3, r3, #9
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d205      	bcs.n	8001d48 <UART_SetConfig+0x268>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	60da      	str	r2, [r3, #12]
 8001d46:	e003      	b.n	8001d50 <UART_SetConfig+0x270>
      }
      else
      {
        ret = HAL_ERROR;
 8001d48:	231e      	movs	r3, #30
 8001d4a:	18fb      	adds	r3, r7, r3
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8001d5c:	231e      	movs	r3, #30
 8001d5e:	18fb      	adds	r3, r7, r3
 8001d60:	781b      	ldrb	r3, [r3, #0]
}
 8001d62:	0018      	movs	r0, r3
 8001d64:	46bd      	mov	sp, r7
 8001d66:	b008      	add	sp, #32
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	46c0      	nop			; (mov r8, r8)
 8001d6c:	efff69f3 	.word	0xefff69f3
 8001d70:	ffffcfff 	.word	0xffffcfff
 8001d74:	fffff4ff 	.word	0xfffff4ff
 8001d78:	40013800 	.word	0x40013800
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	40004400 	.word	0x40004400
 8001d84:	40004800 	.word	0x40004800
 8001d88:	40004c00 	.word	0x40004c00
 8001d8c:	007a1200 	.word	0x007a1200

08001d90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	4013      	ands	r3, r2
 8001da0:	d00b      	beq.n	8001dba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	4a4a      	ldr	r2, [pc, #296]	; (8001ed4 <UART_AdvFeatureConfig+0x144>)
 8001daa:	4013      	ands	r3, r2
 8001dac:	0019      	movs	r1, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	430a      	orrs	r2, r1
 8001db8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dbe:	2202      	movs	r2, #2
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	d00b      	beq.n	8001ddc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	4a43      	ldr	r2, [pc, #268]	; (8001ed8 <UART_AdvFeatureConfig+0x148>)
 8001dcc:	4013      	ands	r3, r2
 8001dce:	0019      	movs	r1, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de0:	2204      	movs	r2, #4
 8001de2:	4013      	ands	r3, r2
 8001de4:	d00b      	beq.n	8001dfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	4a3b      	ldr	r2, [pc, #236]	; (8001edc <UART_AdvFeatureConfig+0x14c>)
 8001dee:	4013      	ands	r3, r2
 8001df0:	0019      	movs	r1, r3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e02:	2208      	movs	r2, #8
 8001e04:	4013      	ands	r3, r2
 8001e06:	d00b      	beq.n	8001e20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	4a34      	ldr	r2, [pc, #208]	; (8001ee0 <UART_AdvFeatureConfig+0x150>)
 8001e10:	4013      	ands	r3, r2
 8001e12:	0019      	movs	r1, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e24:	2210      	movs	r2, #16
 8001e26:	4013      	ands	r3, r2
 8001e28:	d00b      	beq.n	8001e42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	4a2c      	ldr	r2, [pc, #176]	; (8001ee4 <UART_AdvFeatureConfig+0x154>)
 8001e32:	4013      	ands	r3, r2
 8001e34:	0019      	movs	r1, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e46:	2220      	movs	r2, #32
 8001e48:	4013      	ands	r3, r2
 8001e4a:	d00b      	beq.n	8001e64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	4a25      	ldr	r2, [pc, #148]	; (8001ee8 <UART_AdvFeatureConfig+0x158>)
 8001e54:	4013      	ands	r3, r2
 8001e56:	0019      	movs	r1, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	430a      	orrs	r2, r1
 8001e62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e68:	2240      	movs	r2, #64	; 0x40
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	d01d      	beq.n	8001eaa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	4a1d      	ldr	r2, [pc, #116]	; (8001eec <UART_AdvFeatureConfig+0x15c>)
 8001e76:	4013      	ands	r3, r2
 8001e78:	0019      	movs	r1, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e8a:	2380      	movs	r3, #128	; 0x80
 8001e8c:	035b      	lsls	r3, r3, #13
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d10b      	bne.n	8001eaa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	4a15      	ldr	r2, [pc, #84]	; (8001ef0 <UART_AdvFeatureConfig+0x160>)
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	0019      	movs	r1, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	430a      	orrs	r2, r1
 8001ea8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eae:	2280      	movs	r2, #128	; 0x80
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	d00b      	beq.n	8001ecc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	4a0e      	ldr	r2, [pc, #56]	; (8001ef4 <UART_AdvFeatureConfig+0x164>)
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	0019      	movs	r1, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	605a      	str	r2, [r3, #4]
  }
}
 8001ecc:	46c0      	nop			; (mov r8, r8)
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	b002      	add	sp, #8
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	fffdffff 	.word	0xfffdffff
 8001ed8:	fffeffff 	.word	0xfffeffff
 8001edc:	fffbffff 	.word	0xfffbffff
 8001ee0:	ffff7fff 	.word	0xffff7fff
 8001ee4:	ffffefff 	.word	0xffffefff
 8001ee8:	ffffdfff 	.word	0xffffdfff
 8001eec:	ffefffff 	.word	0xffefffff
 8001ef0:	ff9fffff 	.word	0xff9fffff
 8001ef4:	fff7ffff 	.word	0xfff7ffff

08001ef8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b092      	sub	sp, #72	; 0x48
 8001efc:	af02      	add	r7, sp, #8
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2284      	movs	r2, #132	; 0x84
 8001f04:	2100      	movs	r1, #0
 8001f06:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001f08:	f7fe fcb0 	bl	800086c <HAL_GetTick>
 8001f0c:	0003      	movs	r3, r0
 8001f0e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2208      	movs	r2, #8
 8001f18:	4013      	ands	r3, r2
 8001f1a:	2b08      	cmp	r3, #8
 8001f1c:	d12c      	bne.n	8001f78 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f20:	2280      	movs	r2, #128	; 0x80
 8001f22:	0391      	lsls	r1, r2, #14
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	4a46      	ldr	r2, [pc, #280]	; (8002040 <UART_CheckIdleState+0x148>)
 8001f28:	9200      	str	r2, [sp, #0]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f000 f88c 	bl	8002048 <UART_WaitOnFlagUntilTimeout>
 8001f30:	1e03      	subs	r3, r0, #0
 8001f32:	d021      	beq.n	8001f78 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f34:	f3ef 8310 	mrs	r3, PRIMASK
 8001f38:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8001f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8001f3c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f3e:	2301      	movs	r3, #1
 8001f40:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f44:	f383 8810 	msr	PRIMASK, r3
}
 8001f48:	46c0      	nop			; (mov r8, r8)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2180      	movs	r1, #128	; 0x80
 8001f56:	438a      	bics	r2, r1
 8001f58:	601a      	str	r2, [r3, #0]
 8001f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f60:	f383 8810 	msr	PRIMASK, r3
}
 8001f64:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2220      	movs	r2, #32
 8001f6a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2278      	movs	r2, #120	; 0x78
 8001f70:	2100      	movs	r1, #0
 8001f72:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e05f      	b.n	8002038 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2204      	movs	r2, #4
 8001f80:	4013      	ands	r3, r2
 8001f82:	2b04      	cmp	r3, #4
 8001f84:	d146      	bne.n	8002014 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f88:	2280      	movs	r2, #128	; 0x80
 8001f8a:	03d1      	lsls	r1, r2, #15
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	4a2c      	ldr	r2, [pc, #176]	; (8002040 <UART_CheckIdleState+0x148>)
 8001f90:	9200      	str	r2, [sp, #0]
 8001f92:	2200      	movs	r2, #0
 8001f94:	f000 f858 	bl	8002048 <UART_WaitOnFlagUntilTimeout>
 8001f98:	1e03      	subs	r3, r0, #0
 8001f9a:	d03b      	beq.n	8002014 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f9c:	f3ef 8310 	mrs	r3, PRIMASK
 8001fa0:	60fb      	str	r3, [r7, #12]
  return(result);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001fa4:	637b      	str	r3, [r7, #52]	; 0x34
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	f383 8810 	msr	PRIMASK, r3
}
 8001fb0:	46c0      	nop			; (mov r8, r8)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4921      	ldr	r1, [pc, #132]	; (8002044 <UART_CheckIdleState+0x14c>)
 8001fbe:	400a      	ands	r2, r1
 8001fc0:	601a      	str	r2, [r3, #0]
 8001fc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fc4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	f383 8810 	msr	PRIMASK, r3
}
 8001fcc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fce:	f3ef 8310 	mrs	r3, PRIMASK
 8001fd2:	61bb      	str	r3, [r7, #24]
  return(result);
 8001fd4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fd6:	633b      	str	r3, [r7, #48]	; 0x30
 8001fd8:	2301      	movs	r3, #1
 8001fda:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	f383 8810 	msr	PRIMASK, r3
}
 8001fe2:	46c0      	nop			; (mov r8, r8)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	689a      	ldr	r2, [r3, #8]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2101      	movs	r1, #1
 8001ff0:	438a      	bics	r2, r1
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ff6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ff8:	6a3b      	ldr	r3, [r7, #32]
 8001ffa:	f383 8810 	msr	PRIMASK, r3
}
 8001ffe:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2280      	movs	r2, #128	; 0x80
 8002004:	2120      	movs	r1, #32
 8002006:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2278      	movs	r2, #120	; 0x78
 800200c:	2100      	movs	r1, #0
 800200e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	e011      	b.n	8002038 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2220      	movs	r2, #32
 8002018:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2280      	movs	r2, #128	; 0x80
 800201e:	2120      	movs	r1, #32
 8002020:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2278      	movs	r2, #120	; 0x78
 8002032:	2100      	movs	r1, #0
 8002034:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	0018      	movs	r0, r3
 800203a:	46bd      	mov	sp, r7
 800203c:	b010      	add	sp, #64	; 0x40
 800203e:	bd80      	pop	{r7, pc}
 8002040:	01ffffff 	.word	0x01ffffff
 8002044:	fffffedf 	.word	0xfffffedf

08002048 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	603b      	str	r3, [r7, #0]
 8002054:	1dfb      	adds	r3, r7, #7
 8002056:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002058:	e04b      	b.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	3301      	adds	r3, #1
 800205e:	d048      	beq.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002060:	f7fe fc04 	bl	800086c <HAL_GetTick>
 8002064:	0002      	movs	r2, r0
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	429a      	cmp	r2, r3
 800206e:	d302      	bcc.n	8002076 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e04b      	b.n	8002112 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2204      	movs	r2, #4
 8002082:	4013      	ands	r3, r2
 8002084:	d035      	beq.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	69db      	ldr	r3, [r3, #28]
 800208c:	2208      	movs	r2, #8
 800208e:	4013      	ands	r3, r2
 8002090:	2b08      	cmp	r3, #8
 8002092:	d111      	bne.n	80020b8 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2208      	movs	r2, #8
 800209a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	0018      	movs	r0, r3
 80020a0:	f000 f83c 	bl	800211c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2284      	movs	r2, #132	; 0x84
 80020a8:	2108      	movs	r1, #8
 80020aa:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2278      	movs	r2, #120	; 0x78
 80020b0:	2100      	movs	r1, #0
 80020b2:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e02c      	b.n	8002112 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	69da      	ldr	r2, [r3, #28]
 80020be:	2380      	movs	r3, #128	; 0x80
 80020c0:	011b      	lsls	r3, r3, #4
 80020c2:	401a      	ands	r2, r3
 80020c4:	2380      	movs	r3, #128	; 0x80
 80020c6:	011b      	lsls	r3, r3, #4
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d112      	bne.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2280      	movs	r2, #128	; 0x80
 80020d2:	0112      	lsls	r2, r2, #4
 80020d4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	0018      	movs	r0, r3
 80020da:	f000 f81f 	bl	800211c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2284      	movs	r2, #132	; 0x84
 80020e2:	2120      	movs	r1, #32
 80020e4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2278      	movs	r2, #120	; 0x78
 80020ea:	2100      	movs	r1, #0
 80020ec:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e00f      	b.n	8002112 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	69db      	ldr	r3, [r3, #28]
 80020f8:	68ba      	ldr	r2, [r7, #8]
 80020fa:	4013      	ands	r3, r2
 80020fc:	68ba      	ldr	r2, [r7, #8]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	425a      	negs	r2, r3
 8002102:	4153      	adcs	r3, r2
 8002104:	b2db      	uxtb	r3, r3
 8002106:	001a      	movs	r2, r3
 8002108:	1dfb      	adds	r3, r7, #7
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	429a      	cmp	r2, r3
 800210e:	d0a4      	beq.n	800205a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	0018      	movs	r0, r3
 8002114:	46bd      	mov	sp, r7
 8002116:	b004      	add	sp, #16
 8002118:	bd80      	pop	{r7, pc}
	...

0800211c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08e      	sub	sp, #56	; 0x38
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002124:	f3ef 8310 	mrs	r3, PRIMASK
 8002128:	617b      	str	r3, [r7, #20]
  return(result);
 800212a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800212c:	637b      	str	r3, [r7, #52]	; 0x34
 800212e:	2301      	movs	r3, #1
 8002130:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	f383 8810 	msr	PRIMASK, r3
}
 8002138:	46c0      	nop			; (mov r8, r8)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4926      	ldr	r1, [pc, #152]	; (80021e0 <UART_EndRxTransfer+0xc4>)
 8002146:	400a      	ands	r2, r1
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800214c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	f383 8810 	msr	PRIMASK, r3
}
 8002154:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002156:	f3ef 8310 	mrs	r3, PRIMASK
 800215a:	623b      	str	r3, [r7, #32]
  return(result);
 800215c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800215e:	633b      	str	r3, [r7, #48]	; 0x30
 8002160:	2301      	movs	r3, #1
 8002162:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002166:	f383 8810 	msr	PRIMASK, r3
}
 800216a:	46c0      	nop			; (mov r8, r8)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	689a      	ldr	r2, [r3, #8]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2101      	movs	r1, #1
 8002178:	438a      	bics	r2, r1
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800217e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002182:	f383 8810 	msr	PRIMASK, r3
}
 8002186:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800218c:	2b01      	cmp	r3, #1
 800218e:	d118      	bne.n	80021c2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002190:	f3ef 8310 	mrs	r3, PRIMASK
 8002194:	60bb      	str	r3, [r7, #8]
  return(result);
 8002196:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002198:	62fb      	str	r3, [r7, #44]	; 0x2c
 800219a:	2301      	movs	r3, #1
 800219c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f383 8810 	msr	PRIMASK, r3
}
 80021a4:	46c0      	nop			; (mov r8, r8)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2110      	movs	r1, #16
 80021b2:	438a      	bics	r2, r1
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	f383 8810 	msr	PRIMASK, r3
}
 80021c0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2280      	movs	r2, #128	; 0x80
 80021c6:	2120      	movs	r1, #32
 80021c8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80021d6:	46c0      	nop			; (mov r8, r8)
 80021d8:	46bd      	mov	sp, r7
 80021da:	b00e      	add	sp, #56	; 0x38
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	fffffedf 	.word	0xfffffedf

080021e4 <__libc_init_array>:
 80021e4:	b570      	push	{r4, r5, r6, lr}
 80021e6:	2600      	movs	r6, #0
 80021e8:	4d0c      	ldr	r5, [pc, #48]	; (800221c <__libc_init_array+0x38>)
 80021ea:	4c0d      	ldr	r4, [pc, #52]	; (8002220 <__libc_init_array+0x3c>)
 80021ec:	1b64      	subs	r4, r4, r5
 80021ee:	10a4      	asrs	r4, r4, #2
 80021f0:	42a6      	cmp	r6, r4
 80021f2:	d109      	bne.n	8002208 <__libc_init_array+0x24>
 80021f4:	2600      	movs	r6, #0
 80021f6:	f000 f821 	bl	800223c <_init>
 80021fa:	4d0a      	ldr	r5, [pc, #40]	; (8002224 <__libc_init_array+0x40>)
 80021fc:	4c0a      	ldr	r4, [pc, #40]	; (8002228 <__libc_init_array+0x44>)
 80021fe:	1b64      	subs	r4, r4, r5
 8002200:	10a4      	asrs	r4, r4, #2
 8002202:	42a6      	cmp	r6, r4
 8002204:	d105      	bne.n	8002212 <__libc_init_array+0x2e>
 8002206:	bd70      	pop	{r4, r5, r6, pc}
 8002208:	00b3      	lsls	r3, r6, #2
 800220a:	58eb      	ldr	r3, [r5, r3]
 800220c:	4798      	blx	r3
 800220e:	3601      	adds	r6, #1
 8002210:	e7ee      	b.n	80021f0 <__libc_init_array+0xc>
 8002212:	00b3      	lsls	r3, r6, #2
 8002214:	58eb      	ldr	r3, [r5, r3]
 8002216:	4798      	blx	r3
 8002218:	3601      	adds	r6, #1
 800221a:	e7f2      	b.n	8002202 <__libc_init_array+0x1e>
 800221c:	0800228c 	.word	0x0800228c
 8002220:	0800228c 	.word	0x0800228c
 8002224:	0800228c 	.word	0x0800228c
 8002228:	08002290 	.word	0x08002290

0800222c <memset>:
 800222c:	0003      	movs	r3, r0
 800222e:	1882      	adds	r2, r0, r2
 8002230:	4293      	cmp	r3, r2
 8002232:	d100      	bne.n	8002236 <memset+0xa>
 8002234:	4770      	bx	lr
 8002236:	7019      	strb	r1, [r3, #0]
 8002238:	3301      	adds	r3, #1
 800223a:	e7f9      	b.n	8002230 <memset+0x4>

0800223c <_init>:
 800223c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800223e:	46c0      	nop			; (mov r8, r8)
 8002240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002242:	bc08      	pop	{r3}
 8002244:	469e      	mov	lr, r3
 8002246:	4770      	bx	lr

08002248 <_fini>:
 8002248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800224a:	46c0      	nop			; (mov r8, r8)
 800224c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800224e:	bc08      	pop	{r3}
 8002250:	469e      	mov	lr, r3
 8002252:	4770      	bx	lr
