
robot_chat_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d8c4  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d0  0800da04  0800da04  0001da04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e0d4  0800e0d4  0001e0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e0dc  0800e0dc  0001e0dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e0e0  0800e0e0  0001e0e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000334  20000008  0800e0e4  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005570  2000033c  0800e418  0002033c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200058ac  0800e418  000258ac  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002033c  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0002036c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002d55d  00000000  00000000  000203af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00005d3f  00000000  00000000  0004d90c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002878  00000000  00000000  00053650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001f19  00000000  00000000  00055ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00009846  00000000  00000000  00057de1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002ce37  00000000  00000000  00061627  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000f4a3c  00000000  00000000  0008e45e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000b198  00000000  00000000  00182e9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000073  00000000  00000000  0018e034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000033c 	.word	0x2000033c
 800015c:	00000000 	.word	0x00000000
 8000160:	0800d9ec 	.word	0x0800d9ec

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000340 	.word	0x20000340
 800017c:	0800d9ec 	.word	0x0800d9ec

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b970 	b.w	8000518 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9e08      	ldr	r6, [sp, #32]
 8000256:	460d      	mov	r5, r1
 8000258:	4604      	mov	r4, r0
 800025a:	460f      	mov	r7, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4694      	mov	ip, r2
 8000264:	d965      	bls.n	8000332 <__udivmoddi4+0xe2>
 8000266:	fab2 f382 	clz	r3, r2
 800026a:	b143      	cbz	r3, 800027e <__udivmoddi4+0x2e>
 800026c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000270:	f1c3 0220 	rsb	r2, r3, #32
 8000274:	409f      	lsls	r7, r3
 8000276:	fa20 f202 	lsr.w	r2, r0, r2
 800027a:	4317      	orrs	r7, r2
 800027c:	409c      	lsls	r4, r3
 800027e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000282:	fa1f f58c 	uxth.w	r5, ip
 8000286:	fbb7 f1fe 	udiv	r1, r7, lr
 800028a:	0c22      	lsrs	r2, r4, #16
 800028c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000290:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000294:	fb01 f005 	mul.w	r0, r1, r5
 8000298:	4290      	cmp	r0, r2
 800029a:	d90a      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029c:	eb1c 0202 	adds.w	r2, ip, r2
 80002a0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002a4:	f080 811c 	bcs.w	80004e0 <__udivmoddi4+0x290>
 80002a8:	4290      	cmp	r0, r2
 80002aa:	f240 8119 	bls.w	80004e0 <__udivmoddi4+0x290>
 80002ae:	3902      	subs	r1, #2
 80002b0:	4462      	add	r2, ip
 80002b2:	1a12      	subs	r2, r2, r0
 80002b4:	b2a4      	uxth	r4, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002c2:	fb00 f505 	mul.w	r5, r0, r5
 80002c6:	42a5      	cmp	r5, r4
 80002c8:	d90a      	bls.n	80002e0 <__udivmoddi4+0x90>
 80002ca:	eb1c 0404 	adds.w	r4, ip, r4
 80002ce:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d2:	f080 8107 	bcs.w	80004e4 <__udivmoddi4+0x294>
 80002d6:	42a5      	cmp	r5, r4
 80002d8:	f240 8104 	bls.w	80004e4 <__udivmoddi4+0x294>
 80002dc:	4464      	add	r4, ip
 80002de:	3802      	subs	r0, #2
 80002e0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e4:	1b64      	subs	r4, r4, r5
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11e      	cbz	r6, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40dc      	lsrs	r4, r3
 80002ec:	2300      	movs	r3, #0
 80002ee:	e9c6 4300 	strd	r4, r3, [r6]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d908      	bls.n	800030c <__udivmoddi4+0xbc>
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	f000 80ed 	beq.w	80004da <__udivmoddi4+0x28a>
 8000300:	2100      	movs	r1, #0
 8000302:	e9c6 0500 	strd	r0, r5, [r6]
 8000306:	4608      	mov	r0, r1
 8000308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030c:	fab3 f183 	clz	r1, r3
 8000310:	2900      	cmp	r1, #0
 8000312:	d149      	bne.n	80003a8 <__udivmoddi4+0x158>
 8000314:	42ab      	cmp	r3, r5
 8000316:	d302      	bcc.n	800031e <__udivmoddi4+0xce>
 8000318:	4282      	cmp	r2, r0
 800031a:	f200 80f8 	bhi.w	800050e <__udivmoddi4+0x2be>
 800031e:	1a84      	subs	r4, r0, r2
 8000320:	eb65 0203 	sbc.w	r2, r5, r3
 8000324:	2001      	movs	r0, #1
 8000326:	4617      	mov	r7, r2
 8000328:	2e00      	cmp	r6, #0
 800032a:	d0e2      	beq.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	e9c6 4700 	strd	r4, r7, [r6]
 8000330:	e7df      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000332:	b902      	cbnz	r2, 8000336 <__udivmoddi4+0xe6>
 8000334:	deff      	udf	#255	; 0xff
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	2b00      	cmp	r3, #0
 800033c:	f040 8090 	bne.w	8000460 <__udivmoddi4+0x210>
 8000340:	1a8a      	subs	r2, r1, r2
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2101      	movs	r1, #1
 800034c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000350:	fb07 2015 	mls	r0, r7, r5, r2
 8000354:	0c22      	lsrs	r2, r4, #16
 8000356:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800035a:	fb0e f005 	mul.w	r0, lr, r5
 800035e:	4290      	cmp	r0, r2
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x124>
 8000362:	eb1c 0202 	adds.w	r2, ip, r2
 8000366:	f105 38ff 	add.w	r8, r5, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x122>
 800036c:	4290      	cmp	r0, r2
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2b8>
 8000372:	4645      	mov	r5, r8
 8000374:	1a12      	subs	r2, r2, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb2 f0f7 	udiv	r0, r2, r7
 800037c:	fb07 2210 	mls	r2, r7, r0, r2
 8000380:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x14e>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 32ff 	add.w	r2, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x14c>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2c2>
 800039c:	4610      	mov	r0, r2
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003a6:	e79f      	b.n	80002e8 <__udivmoddi4+0x98>
 80003a8:	f1c1 0720 	rsb	r7, r1, #32
 80003ac:	408b      	lsls	r3, r1
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa05 f401 	lsl.w	r4, r5, r1
 80003ba:	fa20 f307 	lsr.w	r3, r0, r7
 80003be:	40fd      	lsrs	r5, r7
 80003c0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c4:	4323      	orrs	r3, r4
 80003c6:	fbb5 f8f9 	udiv	r8, r5, r9
 80003ca:	fa1f fe8c 	uxth.w	lr, ip
 80003ce:	fb09 5518 	mls	r5, r9, r8, r5
 80003d2:	0c1c      	lsrs	r4, r3, #16
 80003d4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d8:	fb08 f50e 	mul.w	r5, r8, lr
 80003dc:	42a5      	cmp	r5, r4
 80003de:	fa02 f201 	lsl.w	r2, r2, r1
 80003e2:	fa00 f001 	lsl.w	r0, r0, r1
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b0>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2b4>
 80003f4:	42a5      	cmp	r5, r4
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2b4>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4464      	add	r4, ip
 8000400:	1b64      	subs	r4, r4, r5
 8000402:	b29d      	uxth	r5, r3
 8000404:	fbb4 f3f9 	udiv	r3, r4, r9
 8000408:	fb09 4413 	mls	r4, r9, r3, r4
 800040c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000410:	fb03 fe0e 	mul.w	lr, r3, lr
 8000414:	45a6      	cmp	lr, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1da>
 8000418:	eb1c 0404 	adds.w	r4, ip, r4
 800041c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2ac>
 8000422:	45a6      	cmp	lr, r4
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2ac>
 8000426:	3b02      	subs	r3, #2
 8000428:	4464      	add	r4, ip
 800042a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800042e:	fba3 9502 	umull	r9, r5, r3, r2
 8000432:	eba4 040e 	sub.w	r4, r4, lr
 8000436:	42ac      	cmp	r4, r5
 8000438:	46c8      	mov	r8, r9
 800043a:	46ae      	mov	lr, r5
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x29c>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x298>
 8000440:	b156      	cbz	r6, 8000458 <__udivmoddi4+0x208>
 8000442:	ebb0 0208 	subs.w	r2, r0, r8
 8000446:	eb64 040e 	sbc.w	r4, r4, lr
 800044a:	fa04 f707 	lsl.w	r7, r4, r7
 800044e:	40ca      	lsrs	r2, r1
 8000450:	40cc      	lsrs	r4, r1
 8000452:	4317      	orrs	r7, r2
 8000454:	e9c6 7400 	strd	r7, r4, [r6]
 8000458:	4618      	mov	r0, r3
 800045a:	2100      	movs	r1, #0
 800045c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000460:	f1c3 0120 	rsb	r1, r3, #32
 8000464:	fa02 fc03 	lsl.w	ip, r2, r3
 8000468:	fa20 f201 	lsr.w	r2, r0, r1
 800046c:	fa25 f101 	lsr.w	r1, r5, r1
 8000470:	409d      	lsls	r5, r3
 8000472:	432a      	orrs	r2, r5
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000480:	fb07 1510 	mls	r5, r7, r0, r1
 8000484:	0c11      	lsrs	r1, r2, #16
 8000486:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800048a:	fb00 f50e 	mul.w	r5, r0, lr
 800048e:	428d      	cmp	r5, r1
 8000490:	fa04 f403 	lsl.w	r4, r4, r3
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x258>
 8000496:	eb1c 0101 	adds.w	r1, ip, r1
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b0>
 80004a0:	428d      	cmp	r5, r1
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b0>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1b49      	subs	r1, r1, r5
 80004aa:	b292      	uxth	r2, r2
 80004ac:	fbb1 f5f7 	udiv	r5, r1, r7
 80004b0:	fb07 1115 	mls	r1, r7, r5, r1
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	fb05 f10e 	mul.w	r1, r5, lr
 80004bc:	4291      	cmp	r1, r2
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x282>
 80004c0:	eb1c 0202 	adds.w	r2, ip, r2
 80004c4:	f105 38ff 	add.w	r8, r5, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2a8>
 80004ca:	4291      	cmp	r1, r2
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2a8>
 80004ce:	3d02      	subs	r5, #2
 80004d0:	4462      	add	r2, ip
 80004d2:	1a52      	subs	r2, r2, r1
 80004d4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0xfc>
 80004da:	4631      	mov	r1, r6
 80004dc:	4630      	mov	r0, r6
 80004de:	e708      	b.n	80002f2 <__udivmoddi4+0xa2>
 80004e0:	4639      	mov	r1, r7
 80004e2:	e6e6      	b.n	80002b2 <__udivmoddi4+0x62>
 80004e4:	4610      	mov	r0, r2
 80004e6:	e6fb      	b.n	80002e0 <__udivmoddi4+0x90>
 80004e8:	4548      	cmp	r0, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f0>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004f4:	3b01      	subs	r3, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f0>
 80004f8:	4645      	mov	r5, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x282>
 80004fc:	462b      	mov	r3, r5
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1da>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x258>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b0>
 8000508:	3d02      	subs	r5, #2
 800050a:	4462      	add	r2, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x124>
 800050e:	4608      	mov	r0, r1
 8000510:	e70a      	b.n	8000328 <__udivmoddi4+0xd8>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x14e>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <configure_TOF>:
	.rst_port = NULL,
	.rst_pin = 0,
	.addr_offset = 0
};

void configure_TOF(uint8_t addr){
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	4603      	mov	r3, r0
 8000524:	71fb      	strb	r3, [r7, #7]

	VL53L0X_DataInit(&dev);                  // Initialize device
 8000526:	4817      	ldr	r0, [pc, #92]	; (8000584 <configure_TOF+0x68>)
 8000528:	f007 fc46 	bl	8007db8 <VL53L0X_DataInit>
	VL53L0X_StaticInit(&dev);                // Static initialization
 800052c:	4815      	ldr	r0, [pc, #84]	; (8000584 <configure_TOF+0x68>)
 800052e:	f007 fda7 	bl	8008080 <VL53L0X_StaticInit>
	VL53L0X_SetDeviceMode(&dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 8000532:	2101      	movs	r1, #1
 8000534:	4813      	ldr	r0, [pc, #76]	; (8000584 <configure_TOF+0x68>)
 8000536:	f007 ffb5 	bl	80084a4 <VL53L0X_SetDeviceMode>
	VL53L0X_SetMeasurementTimingBudgetMicroSeconds(&dev, 200);  // 50 ms
 800053a:	21c8      	movs	r1, #200	; 0xc8
 800053c:	4811      	ldr	r0, [pc, #68]	; (8000584 <configure_TOF+0x68>)
 800053e:	f008 f80f 	bl	8008560 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	VL53L0X_SetInterMeasurementPeriodMilliSeconds(&dev,200);
 8000542:	21c8      	movs	r1, #200	; 0xc8
 8000544:	480f      	ldr	r0, [pc, #60]	; (8000584 <configure_TOF+0x68>)
 8000546:	f008 f993 	bl	8008870 <VL53L0X_SetInterMeasurementPeriodMilliSeconds>
	VL53L0X_SetLimitCheckEnable(&dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 800054a:	2201      	movs	r2, #1
 800054c:	2100      	movs	r1, #0
 800054e:	480d      	ldr	r0, [pc, #52]	; (8000584 <configure_TOF+0x68>)
 8000550:	f008 fa3e 	bl	80089d0 <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckEnable(&dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8000554:	2201      	movs	r2, #1
 8000556:	2101      	movs	r1, #1
 8000558:	480a      	ldr	r0, [pc, #40]	; (8000584 <configure_TOF+0x68>)
 800055a:	f008 fa39 	bl	80089d0 <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckValue(&dev,
 800055e:	f641 1299 	movw	r2, #6553	; 0x1999
 8000562:	2101      	movs	r1, #1
 8000564:	4807      	ldr	r0, [pc, #28]	; (8000584 <configure_TOF+0x68>)
 8000566:	f008 fae3 	bl	8008b30 <VL53L0X_SetLimitCheckValue>
	    VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
	    (FixPoint1616_t)(0.1 * 65536)); // 0.1 Mcps
	VL53L0X_SetLimitCheckValue(&dev,
 800056a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800056e:	2100      	movs	r1, #0
 8000570:	4804      	ldr	r0, [pc, #16]	; (8000584 <configure_TOF+0x68>)
 8000572:	f008 fadd 	bl	8008b30 <VL53L0X_SetLimitCheckValue>
	    VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
	    (FixPoint1616_t)(60 * 65536)); // sigma 60 mm
	VL53L0X_StartMeasurement(&dev);          // Start ranging
 8000576:	4803      	ldr	r0, [pc, #12]	; (8000584 <configure_TOF+0x68>)
 8000578:	f008 fc96 	bl	8008ea8 <VL53L0X_StartMeasurement>

}
 800057c:	bf00      	nop
 800057e:	3708      	adds	r7, #8
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	20000358 	.word	0x20000358

08000588 <TOF_Init>:


int TOF_Init(){
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
    VL53L0X_Error status;
	dev.I2cHandle = &hi2c3;                       // ton handle I2C
 800058e:	4b4a      	ldr	r3, [pc, #296]	; (80006b8 <TOF_Init+0x130>)
 8000590:	4a4a      	ldr	r2, [pc, #296]	; (80006bc <TOF_Init+0x134>)
 8000592:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	dev.I2cDevAddr = (uint8_t)(VL53L0X_DEFAULT_ADDRESS << 1); // HAL wants 8-bit addr
 8000596:	4b48      	ldr	r3, [pc, #288]	; (80006b8 <TOF_Init+0x130>)
 8000598:	2252      	movs	r2, #82	; 0x52
 800059a:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	dev.comms_type = 1;
 800059e:	4b46      	ldr	r3, [pc, #280]	; (80006b8 <TOF_Init+0x130>)
 80005a0:	2201      	movs	r2, #1
 80005a2:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
	dev.comms_speed_khz = 400;
 80005a6:	4b44      	ldr	r3, [pc, #272]	; (80006b8 <TOF_Init+0x130>)
 80005a8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80005ac:	f8a3 2176 	strh.w	r2, [r3, #374]	; 0x176

	i2c_mux_select_multi(&mux,CHANNEL_0);
 80005b0:	2101      	movs	r1, #1
 80005b2:	4843      	ldr	r0, [pc, #268]	; (80006c0 <TOF_Init+0x138>)
 80005b4:	f000 f958 	bl	8000868 <i2c_mux_select_multi>
	status = VL53L0X_GetDeviceInfo(&dev, &DeviceInfo);
 80005b8:	4942      	ldr	r1, [pc, #264]	; (80006c4 <TOF_Init+0x13c>)
 80005ba:	483f      	ldr	r0, [pc, #252]	; (80006b8 <TOF_Init+0x130>)
 80005bc:	f007 fbd6 	bl	8007d6c <VL53L0X_GetDeviceInfo>
 80005c0:	4603      	mov	r3, r0
 80005c2:	71fb      	strb	r3, [r7, #7]
	if (status != VL53L0X_ERROR_NONE) {
 80005c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d00b      	beq.n	80005e4 <TOF_Init+0x5c>
	    printf("VL53L0X_GetDeviceInfo failed: %d\r\n", status);
 80005cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005d0:	4619      	mov	r1, r3
 80005d2:	483d      	ldr	r0, [pc, #244]	; (80006c8 <TOF_Init+0x140>)
 80005d4:	f00c face 	bl	800cb74 <iprintf>
	    i2c_mux_select_multi(&mux, 0);
 80005d8:	2100      	movs	r1, #0
 80005da:	4839      	ldr	r0, [pc, #228]	; (80006c0 <TOF_Init+0x138>)
 80005dc:	f000 f944 	bl	8000868 <i2c_mux_select_multi>
	    return 0;
 80005e0:	2300      	movs	r3, #0
 80005e2:	e064      	b.n	80006ae <TOF_Init+0x126>
	}
	configure_TOF(VL53L0X_DEFAULT_ADDRESS);
 80005e4:	2029      	movs	r0, #41	; 0x29
 80005e6:	f7ff ff99 	bl	800051c <configure_TOF>

	i2c_mux_select_multi(&mux,CHANNEL_1);
 80005ea:	2102      	movs	r1, #2
 80005ec:	4834      	ldr	r0, [pc, #208]	; (80006c0 <TOF_Init+0x138>)
 80005ee:	f000 f93b 	bl	8000868 <i2c_mux_select_multi>
		status = VL53L0X_GetDeviceInfo(&dev, &DeviceInfo);
 80005f2:	4934      	ldr	r1, [pc, #208]	; (80006c4 <TOF_Init+0x13c>)
 80005f4:	4830      	ldr	r0, [pc, #192]	; (80006b8 <TOF_Init+0x130>)
 80005f6:	f007 fbb9 	bl	8007d6c <VL53L0X_GetDeviceInfo>
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
		if (status != VL53L0X_ERROR_NONE) {
 80005fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d00b      	beq.n	800061e <TOF_Init+0x96>
		    printf("VL53L0X_GetDeviceInfo failed: %d\r\n", status);
 8000606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060a:	4619      	mov	r1, r3
 800060c:	482e      	ldr	r0, [pc, #184]	; (80006c8 <TOF_Init+0x140>)
 800060e:	f00c fab1 	bl	800cb74 <iprintf>
		    i2c_mux_select_multi(&mux, 0);
 8000612:	2100      	movs	r1, #0
 8000614:	482a      	ldr	r0, [pc, #168]	; (80006c0 <TOF_Init+0x138>)
 8000616:	f000 f927 	bl	8000868 <i2c_mux_select_multi>
		    return 0;
 800061a:	2300      	movs	r3, #0
 800061c:	e047      	b.n	80006ae <TOF_Init+0x126>
	}
	configure_TOF(VL53L0X_DEFAULT_ADDRESS);
 800061e:	2029      	movs	r0, #41	; 0x29
 8000620:	f7ff ff7c 	bl	800051c <configure_TOF>

	i2c_mux_select_multi(&mux,CHANNEL_2);
 8000624:	2104      	movs	r1, #4
 8000626:	4826      	ldr	r0, [pc, #152]	; (80006c0 <TOF_Init+0x138>)
 8000628:	f000 f91e 	bl	8000868 <i2c_mux_select_multi>
		status = VL53L0X_GetDeviceInfo(&dev, &DeviceInfo);
 800062c:	4925      	ldr	r1, [pc, #148]	; (80006c4 <TOF_Init+0x13c>)
 800062e:	4822      	ldr	r0, [pc, #136]	; (80006b8 <TOF_Init+0x130>)
 8000630:	f007 fb9c 	bl	8007d6c <VL53L0X_GetDeviceInfo>
 8000634:	4603      	mov	r3, r0
 8000636:	71fb      	strb	r3, [r7, #7]
		if (status != VL53L0X_ERROR_NONE) {
 8000638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d00b      	beq.n	8000658 <TOF_Init+0xd0>
			printf("VL53L0X_GetDeviceInfo failed: %d\r\n", status);
 8000640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000644:	4619      	mov	r1, r3
 8000646:	4820      	ldr	r0, [pc, #128]	; (80006c8 <TOF_Init+0x140>)
 8000648:	f00c fa94 	bl	800cb74 <iprintf>
			i2c_mux_select_multi(&mux, 0);
 800064c:	2100      	movs	r1, #0
 800064e:	481c      	ldr	r0, [pc, #112]	; (80006c0 <TOF_Init+0x138>)
 8000650:	f000 f90a 	bl	8000868 <i2c_mux_select_multi>
			return 0;
 8000654:	2300      	movs	r3, #0
 8000656:	e02a      	b.n	80006ae <TOF_Init+0x126>
	}
	configure_TOF(VL53L0X_DEFAULT_ADDRESS);
 8000658:	2029      	movs	r0, #41	; 0x29
 800065a:	f7ff ff5f 	bl	800051c <configure_TOF>

	i2c_mux_select_multi(&mux,CHANNEL_3);
 800065e:	2108      	movs	r1, #8
 8000660:	4817      	ldr	r0, [pc, #92]	; (80006c0 <TOF_Init+0x138>)
 8000662:	f000 f901 	bl	8000868 <i2c_mux_select_multi>
		status = VL53L0X_GetDeviceInfo(&dev, &DeviceInfo);
 8000666:	4917      	ldr	r1, [pc, #92]	; (80006c4 <TOF_Init+0x13c>)
 8000668:	4813      	ldr	r0, [pc, #76]	; (80006b8 <TOF_Init+0x130>)
 800066a:	f007 fb7f 	bl	8007d6c <VL53L0X_GetDeviceInfo>
 800066e:	4603      	mov	r3, r0
 8000670:	71fb      	strb	r3, [r7, #7]
		if (status != VL53L0X_ERROR_NONE) {
 8000672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d00b      	beq.n	8000692 <TOF_Init+0x10a>
		    printf("VL53L0X_GetDeviceInfo failed: %d\r\n", status);
 800067a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067e:	4619      	mov	r1, r3
 8000680:	4811      	ldr	r0, [pc, #68]	; (80006c8 <TOF_Init+0x140>)
 8000682:	f00c fa77 	bl	800cb74 <iprintf>
		    i2c_mux_select_multi(&mux, 0);
 8000686:	2100      	movs	r1, #0
 8000688:	480d      	ldr	r0, [pc, #52]	; (80006c0 <TOF_Init+0x138>)
 800068a:	f000 f8ed 	bl	8000868 <i2c_mux_select_multi>
		    return 0;
 800068e:	2300      	movs	r3, #0
 8000690:	e00d      	b.n	80006ae <TOF_Init+0x126>
	}
	configure_TOF(VL53L0X_DEFAULT_ADDRESS);
 8000692:	2029      	movs	r0, #41	; 0x29
 8000694:	f7ff ff42 	bl	800051c <configure_TOF>


	printf("ModelID: %s, Name: %s, Type: %s\r\n",
 8000698:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <TOF_Init+0x144>)
 800069a:	4a0a      	ldr	r2, [pc, #40]	; (80006c4 <TOF_Init+0x13c>)
 800069c:	490c      	ldr	r1, [pc, #48]	; (80006d0 <TOF_Init+0x148>)
 800069e:	480d      	ldr	r0, [pc, #52]	; (80006d4 <TOF_Init+0x14c>)
 80006a0:	f00c fa68 	bl	800cb74 <iprintf>
	       DeviceInfo.ProductId, DeviceInfo.Name, DeviceInfo.Type);



	i2c_mux_select_multi(&mux, 0);
 80006a4:	2100      	movs	r1, #0
 80006a6:	4806      	ldr	r0, [pc, #24]	; (80006c0 <TOF_Init+0x138>)
 80006a8:	f000 f8de 	bl	8000868 <i2c_mux_select_multi>
	return 1;
 80006ac:	2301      	movs	r3, #1
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	3708      	adds	r7, #8
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	20000358 	.word	0x20000358
 80006bc:	200005c0 	.word	0x200005c0
 80006c0:	20000008 	.word	0x20000008
 80006c4:	200004e8 	.word	0x200004e8
 80006c8:	0800da04 	.word	0x0800da04
 80006cc:	20000508 	.word	0x20000508
 80006d0:	20000528 	.word	0x20000528
 80006d4:	0800da28 	.word	0x0800da28

080006d8 <data_read_TOF>:



int data_read_TOF(uint8_t addr,int ch){
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	4603      	mov	r3, r0
 80006e0:	6039      	str	r1, [r7, #0]
 80006e2:	71fb      	strb	r3, [r7, #7]

	i2c_mux_select_multi(&mux, ch);
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	4619      	mov	r1, r3
 80006ea:	4816      	ldr	r0, [pc, #88]	; (8000744 <data_read_TOF+0x6c>)
 80006ec:	f000 f8bc 	bl	8000868 <i2c_mux_select_multi>
	HAL_Delay(2);
 80006f0:	2002      	movs	r0, #2
 80006f2:	f000 ff09 	bl	8001508 <HAL_Delay>

	VL53L0X_GetRangingMeasurementData(&dev, &RangingData);
 80006f6:	4914      	ldr	r1, [pc, #80]	; (8000748 <data_read_TOF+0x70>)
 80006f8:	4814      	ldr	r0, [pc, #80]	; (800074c <data_read_TOF+0x74>)
 80006fa:	f008 fcd7 	bl	80090ac <VL53L0X_GetRangingMeasurementData>
	printf("Distance = %u mm on channel %d\r\n", RangingData.RangeMilliMeter,ch);
 80006fe:	4b12      	ldr	r3, [pc, #72]	; (8000748 <data_read_TOF+0x70>)
 8000700:	891b      	ldrh	r3, [r3, #8]
 8000702:	683a      	ldr	r2, [r7, #0]
 8000704:	4619      	mov	r1, r3
 8000706:	4812      	ldr	r0, [pc, #72]	; (8000750 <data_read_TOF+0x78>)
 8000708:	f00c fa34 	bl	800cb74 <iprintf>
	if (RangingData.RangeMilliMeter > 300 || RangingData.RangeStatus != 0 || RangingData.SignalRateRtnMegaCps < (0.5 * 65536)){
 800070c:	4b0e      	ldr	r3, [pc, #56]	; (8000748 <data_read_TOF+0x70>)
 800070e:	891b      	ldrh	r3, [r3, #8]
 8000710:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000714:	d808      	bhi.n	8000728 <data_read_TOF+0x50>
 8000716:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <data_read_TOF+0x70>)
 8000718:	7e1b      	ldrb	r3, [r3, #24]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d104      	bne.n	8000728 <data_read_TOF+0x50>
 800071e:	4b0a      	ldr	r3, [pc, #40]	; (8000748 <data_read_TOF+0x70>)
 8000720:	68db      	ldr	r3, [r3, #12]
 8000722:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000726:	d203      	bcs.n	8000730 <data_read_TOF+0x58>
		printf("Void detected on channel %d\r\n",ch);
 8000728:	6839      	ldr	r1, [r7, #0]
 800072a:	480a      	ldr	r0, [pc, #40]	; (8000754 <data_read_TOF+0x7c>)
 800072c:	f00c fa22 	bl	800cb74 <iprintf>
	}
	i2c_mux_select_multi(&mux, 0);
 8000730:	2100      	movs	r1, #0
 8000732:	4804      	ldr	r0, [pc, #16]	; (8000744 <data_read_TOF+0x6c>)
 8000734:	f000 f898 	bl	8000868 <i2c_mux_select_multi>
	return 1;
 8000738:	2301      	movs	r3, #1
}
 800073a:	4618      	mov	r0, r3
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	20000008 	.word	0x20000008
 8000748:	2000054c 	.word	0x2000054c
 800074c:	20000358 	.word	0x20000358
 8000750:	0800da4c 	.word	0x0800da4c
 8000754:	0800da70 	.word	0x0800da70

08000758 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000758:	b5b0      	push	{r4, r5, r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800075e:	4b09      	ldr	r3, [pc, #36]	; (8000784 <MX_FREERTOS_Init+0x2c>)
 8000760:	1d3c      	adds	r4, r7, #4
 8000762:	461d      	mov	r5, r3
 8000764:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000766:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000768:	682b      	ldr	r3, [r5, #0]
 800076a:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800076c:	1d3b      	adds	r3, r7, #4
 800076e:	2100      	movs	r1, #0
 8000770:	4618      	mov	r0, r3
 8000772:	f005 fc08 	bl	8005f86 <osThreadCreate>
 8000776:	4603      	mov	r3, r0
 8000778:	4a03      	ldr	r2, [pc, #12]	; (8000788 <MX_FREERTOS_Init+0x30>)
 800077a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800077c:	bf00      	nop
 800077e:	3718      	adds	r7, #24
 8000780:	46bd      	mov	sp, r7
 8000782:	bdb0      	pop	{r4, r5, r7, pc}
 8000784:	0800da9c 	.word	0x0800da9c
 8000788:	20000568 	.word	0x20000568

0800078c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000794:	2001      	movs	r0, #1
 8000796:	f005 fc1d 	bl	8005fd4 <osDelay>
 800079a:	e7fb      	b.n	8000794 <StartDefaultTask+0x8>

0800079c <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800079c:	b480      	push	{r7}
 800079e:	b085      	sub	sp, #20
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80007a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80007a8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80007aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	4313      	orrs	r3, r2
 80007b2:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80007b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80007b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4013      	ands	r3, r2
 80007be:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007c0:	68fb      	ldr	r3, [r7, #12]
}
 80007c2:	bf00      	nop
 80007c4:	3714      	adds	r7, #20
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr

080007ce <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007ce:	b580      	push	{r7, lr}
 80007d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80007d2:	2004      	movs	r0, #4
 80007d4:	f7ff ffe2 	bl	800079c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007d8:	2001      	movs	r0, #1
 80007da:	f7ff ffdf 	bl	800079c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80007de:	2200      	movs	r2, #0
 80007e0:	2105      	movs	r1, #5
 80007e2:	200b      	movs	r0, #11
 80007e4:	f000 ff6c 	bl	80016c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007e8:	200b      	movs	r0, #11
 80007ea:	f000 ff83 	bl	80016f4 <HAL_NVIC_EnableIRQ>

}
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80007f2:	b480      	push	{r7}
 80007f4:	b085      	sub	sp, #20
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80007fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80007fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000800:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	4313      	orrs	r3, r2
 8000808:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800080a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800080e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	4013      	ands	r3, r2
 8000814:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000816:	68fb      	ldr	r3, [r7, #12]
}
 8000818:	bf00      	nop
 800081a:	3714      	adds	r7, #20
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr

08000824 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b086      	sub	sp, #24
 8000828:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082a:	1d3b      	adds	r3, r7, #4
 800082c:	2200      	movs	r2, #0
 800082e:	601a      	str	r2, [r3, #0]
 8000830:	605a      	str	r2, [r3, #4]
 8000832:	609a      	str	r2, [r3, #8]
 8000834:	60da      	str	r2, [r3, #12]
 8000836:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000838:	2002      	movs	r0, #2
 800083a:	f7ff ffda 	bl	80007f2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083e:	2001      	movs	r0, #1
 8000840:	f7ff ffd7 	bl	80007f2 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000844:	2303      	movs	r3, #3
 8000846:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000848:	2300      	movs	r3, #0
 800084a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	2300      	movs	r3, #0
 800084e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	4619      	mov	r1, r3
 8000854:	4803      	ldr	r0, [pc, #12]	; (8000864 <MX_GPIO_Init+0x40>)
 8000856:	f001 f9d5 	bl	8001c04 <HAL_GPIO_Init>

}
 800085a:	bf00      	nop
 800085c:	3718      	adds	r7, #24
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	48000400 	.word	0x48000400

08000868 <i2c_mux_select_multi>:
	// If ch is in range 0-7 then one channel is enabled, else all are disabled
	uint8_t mask = 1 << ch;
	return i2c_mux_select_multi(mux, mask);
}

int i2c_mux_select_multi(i2c_mux_t* mux, uint8_t mask) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af02      	add	r7, sp, #8
 800086e:	6078      	str	r0, [r7, #4]
 8000870:	460b      	mov	r3, r1
 8000872:	70fb      	strb	r3, [r7, #3]
	if (mux->hi2c == NULL) return 1;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d101      	bne.n	8000880 <i2c_mux_select_multi+0x18>
 800087c:	2301      	movs	r3, #1
 800087e:	e02f      	b.n	80008e0 <i2c_mux_select_multi+0x78>

	// Transmit bitmask to multiplexer
	uint8_t addr = (I2C_MUX_BASE_ADDR + mux->addr_offset) << 1;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	7a9b      	ldrb	r3, [r3, #10]
 8000884:	3370      	adds	r3, #112	; 0x70
 8000886:	b2db      	uxtb	r3, r3
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef res;
	res = HAL_I2C_Master_Transmit(mux->hi2c, addr, &mask, 1, I2C_MUX_TIMEOUT);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	6818      	ldr	r0, [r3, #0]
 8000890:	7bfb      	ldrb	r3, [r7, #15]
 8000892:	b299      	uxth	r1, r3
 8000894:	1cfa      	adds	r2, r7, #3
 8000896:	2301      	movs	r3, #1
 8000898:	9300      	str	r3, [sp, #0]
 800089a:	2301      	movs	r3, #1
 800089c:	f001 fbbe 	bl	800201c <HAL_I2C_Master_Transmit>
 80008a0:	4603      	mov	r3, r0
 80008a2:	73bb      	strb	r3, [r7, #14]
	if (res != HAL_OK) return 1;
 80008a4:	7bbb      	ldrb	r3, [r7, #14]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <i2c_mux_select_multi+0x46>
 80008aa:	2301      	movs	r3, #1
 80008ac:	e018      	b.n	80008e0 <i2c_mux_select_multi+0x78>

	// Read back bitmask from multiplexer to verify
	uint8_t mask_check = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	737b      	strb	r3, [r7, #13]
	res = HAL_I2C_Master_Receive(mux->hi2c, addr, &mask_check, 1, I2C_MUX_TIMEOUT);
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	6818      	ldr	r0, [r3, #0]
 80008b6:	7bfb      	ldrb	r3, [r7, #15]
 80008b8:	b299      	uxth	r1, r3
 80008ba:	f107 020d 	add.w	r2, r7, #13
 80008be:	2301      	movs	r3, #1
 80008c0:	9300      	str	r3, [sp, #0]
 80008c2:	2301      	movs	r3, #1
 80008c4:	f001 fcc2 	bl	800224c <HAL_I2C_Master_Receive>
 80008c8:	4603      	mov	r3, r0
 80008ca:	73bb      	strb	r3, [r7, #14]
	if (res != HAL_OK || mask_check != mask) return 1;
 80008cc:	7bbb      	ldrb	r3, [r7, #14]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d103      	bne.n	80008da <i2c_mux_select_multi+0x72>
 80008d2:	7b7a      	ldrb	r2, [r7, #13]
 80008d4:	78fb      	ldrb	r3, [r7, #3]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d001      	beq.n	80008de <i2c_mux_select_multi+0x76>
 80008da:	2301      	movs	r3, #1
 80008dc:	e000      	b.n	80008e0 <i2c_mux_select_multi+0x78>
	return 0;
 80008de:	2300      	movs	r3, #0
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3710      	adds	r7, #16
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <LL_AHB2_GRP1_EnableClock>:
{
 80008e8:	b480      	push	{r7}
 80008ea:	b085      	sub	sp, #20
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80008f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000900:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000904:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4013      	ands	r3, r2
 800090a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800090c:	68fb      	ldr	r3, [r7, #12]
}
 800090e:	bf00      	nop
 8000910:	3714      	adds	r7, #20
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800091a:	b480      	push	{r7}
 800091c:	b085      	sub	sp, #20
 800091e:	af00      	add	r7, sp, #0
 8000920:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000922:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000926:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000928:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4313      	orrs	r3, r2
 8000930:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000932:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000936:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4013      	ands	r3, r2
 800093c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800093e:	68fb      	ldr	r3, [r7, #12]
}
 8000940:	bf00      	nop
 8000942:	3714      	adds	r7, #20
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c3;
DMA_HandleTypeDef hdma_i2c3_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000950:	4b1b      	ldr	r3, [pc, #108]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000952:	4a1c      	ldr	r2, [pc, #112]	; (80009c4 <MX_I2C1_Init+0x78>)
 8000954:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8000956:	4b1a      	ldr	r3, [pc, #104]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000958:	f640 6214 	movw	r2, #3604	; 0xe14
 800095c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800095e:	4b18      	ldr	r3, [pc, #96]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000960:	2200      	movs	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000964:	4b16      	ldr	r3, [pc, #88]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000966:	2201      	movs	r2, #1
 8000968:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800096a:	4b15      	ldr	r3, [pc, #84]	; (80009c0 <MX_I2C1_Init+0x74>)
 800096c:	2200      	movs	r2, #0
 800096e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000970:	4b13      	ldr	r3, [pc, #76]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000972:	2200      	movs	r2, #0
 8000974:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000976:	4b12      	ldr	r3, [pc, #72]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000978:	2200      	movs	r2, #0
 800097a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800097c:	4b10      	ldr	r3, [pc, #64]	; (80009c0 <MX_I2C1_Init+0x74>)
 800097e:	2200      	movs	r2, #0
 8000980:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000982:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000984:	2200      	movs	r2, #0
 8000986:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000988:	480d      	ldr	r0, [pc, #52]	; (80009c0 <MX_I2C1_Init+0x74>)
 800098a:	f001 faab 	bl	8001ee4 <HAL_I2C_Init>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000994:	f000 fa50 	bl	8000e38 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000998:	2100      	movs	r1, #0
 800099a:	4809      	ldr	r0, [pc, #36]	; (80009c0 <MX_I2C1_Init+0x74>)
 800099c:	f001 fff8 	bl	8002990 <HAL_I2CEx_ConfigAnalogFilter>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80009a6:	f000 fa47 	bl	8000e38 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009aa:	2100      	movs	r1, #0
 80009ac:	4804      	ldr	r0, [pc, #16]	; (80009c0 <MX_I2C1_Init+0x74>)
 80009ae:	f002 f83a 	bl	8002a26 <HAL_I2CEx_ConfigDigitalFilter>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80009b8:	f000 fa3e 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	2000056c 	.word	0x2000056c
 80009c4:	40005400 	.word	0x40005400

080009c8 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80009cc:	4b1b      	ldr	r3, [pc, #108]	; (8000a3c <MX_I2C3_Init+0x74>)
 80009ce:	4a1c      	ldr	r2, [pc, #112]	; (8000a40 <MX_I2C3_Init+0x78>)
 80009d0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00000E14;
 80009d2:	4b1a      	ldr	r3, [pc, #104]	; (8000a3c <MX_I2C3_Init+0x74>)
 80009d4:	f640 6214 	movw	r2, #3604	; 0xe14
 80009d8:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80009da:	4b18      	ldr	r3, [pc, #96]	; (8000a3c <MX_I2C3_Init+0x74>)
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009e0:	4b16      	ldr	r3, [pc, #88]	; (8000a3c <MX_I2C3_Init+0x74>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009e6:	4b15      	ldr	r3, [pc, #84]	; (8000a3c <MX_I2C3_Init+0x74>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80009ec:	4b13      	ldr	r3, [pc, #76]	; (8000a3c <MX_I2C3_Init+0x74>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009f2:	4b12      	ldr	r3, [pc, #72]	; (8000a3c <MX_I2C3_Init+0x74>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009f8:	4b10      	ldr	r3, [pc, #64]	; (8000a3c <MX_I2C3_Init+0x74>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009fe:	4b0f      	ldr	r3, [pc, #60]	; (8000a3c <MX_I2C3_Init+0x74>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000a04:	480d      	ldr	r0, [pc, #52]	; (8000a3c <MX_I2C3_Init+0x74>)
 8000a06:	f001 fa6d 	bl	8001ee4 <HAL_I2C_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000a10:	f000 fa12 	bl	8000e38 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a14:	2100      	movs	r1, #0
 8000a16:	4809      	ldr	r0, [pc, #36]	; (8000a3c <MX_I2C3_Init+0x74>)
 8000a18:	f001 ffba 	bl	8002990 <HAL_I2CEx_ConfigAnalogFilter>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000a22:	f000 fa09 	bl	8000e38 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000a26:	2100      	movs	r1, #0
 8000a28:	4804      	ldr	r0, [pc, #16]	; (8000a3c <MX_I2C3_Init+0x74>)
 8000a2a:	f001 fffc 	bl	8002a26 <HAL_I2CEx_ConfigDigitalFilter>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000a34:	f000 fa00 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	200005c0 	.word	0x200005c0
 8000a40:	40005c00 	.word	0x40005c00

08000a44 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b09c      	sub	sp, #112	; 0x70
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]
 8000a5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a5c:	f107 030c 	add.w	r3, r7, #12
 8000a60:	2250      	movs	r2, #80	; 0x50
 8000a62:	2100      	movs	r1, #0
 8000a64:	4618      	mov	r0, r3
 8000a66:	f00c f9cb 	bl	800ce00 <memset>
  if(i2cHandle->Instance==I2C1)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4a4f      	ldr	r2, [pc, #316]	; (8000bac <HAL_I2C_MspInit+0x168>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d127      	bne.n	8000ac4 <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a74:	2304      	movs	r3, #4
 8000a76:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a78:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8000a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a7e:	f107 030c 	add.w	r3, r7, #12
 8000a82:	4618      	mov	r0, r3
 8000a84:	f003 fba1 	bl	80041ca <HAL_RCCEx_PeriphCLKConfig>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000a8e:	f000 f9d3 	bl	8000e38 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a92:	2002      	movs	r0, #2
 8000a94:	f7ff ff28 	bl	80008e8 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a98:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a9c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a9e:	2312      	movs	r3, #18
 8000aa0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000aaa:	2304      	movs	r3, #4
 8000aac:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aae:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	483e      	ldr	r0, [pc, #248]	; (8000bb0 <HAL_I2C_MspInit+0x16c>)
 8000ab6:	f001 f8a5 	bl	8001c04 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000aba:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000abe:	f7ff ff2c 	bl	800091a <LL_APB1_GRP1_EnableClock>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000ac2:	e06f      	b.n	8000ba4 <HAL_I2C_MspInit+0x160>
  else if(i2cHandle->Instance==I2C3)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a3a      	ldr	r2, [pc, #232]	; (8000bb4 <HAL_I2C_MspInit+0x170>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d16a      	bne.n	8000ba4 <HAL_I2C_MspInit+0x160>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8000ace:	2308      	movs	r3, #8
 8000ad0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000ad2:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8000ad6:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ad8:	f107 030c 	add.w	r3, r7, #12
 8000adc:	4618      	mov	r0, r3
 8000ade:	f003 fb74 	bl	80041ca <HAL_RCCEx_PeriphCLKConfig>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 8000ae8:	f000 f9a6 	bl	8000e38 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aec:	2001      	movs	r0, #1
 8000aee:	f7ff fefb 	bl	80008e8 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000af2:	2002      	movs	r0, #2
 8000af4:	f7ff fef8 	bl	80008e8 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000af8:	2380      	movs	r3, #128	; 0x80
 8000afa:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000afc:	2312      	movs	r3, #18
 8000afe:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b04:	2300      	movs	r3, #0
 8000b06:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000b08:	2304      	movs	r3, #4
 8000b0a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b0c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000b10:	4619      	mov	r1, r3
 8000b12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b16:	f001 f875 	bl	8001c04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b1a:	2310      	movs	r3, #16
 8000b1c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b1e:	2312      	movs	r3, #18
 8000b20:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b26:	2300      	movs	r3, #0
 8000b28:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000b2a:	2304      	movs	r3, #4
 8000b2c:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b2e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000b32:	4619      	mov	r1, r3
 8000b34:	481e      	ldr	r0, [pc, #120]	; (8000bb0 <HAL_I2C_MspInit+0x16c>)
 8000b36:	f001 f865 	bl	8001c04 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000b3a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000b3e:	f7ff feec 	bl	800091a <LL_APB1_GRP1_EnableClock>
    hdma_i2c3_tx.Instance = DMA1_Channel1;
 8000b42:	4b1d      	ldr	r3, [pc, #116]	; (8000bb8 <HAL_I2C_MspInit+0x174>)
 8000b44:	4a1d      	ldr	r2, [pc, #116]	; (8000bbc <HAL_I2C_MspInit+0x178>)
 8000b46:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Request = DMA_REQUEST_I2C3_TX;
 8000b48:	4b1b      	ldr	r3, [pc, #108]	; (8000bb8 <HAL_I2C_MspInit+0x174>)
 8000b4a:	220d      	movs	r2, #13
 8000b4c:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b4e:	4b1a      	ldr	r3, [pc, #104]	; (8000bb8 <HAL_I2C_MspInit+0x174>)
 8000b50:	2210      	movs	r2, #16
 8000b52:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b54:	4b18      	ldr	r3, [pc, #96]	; (8000bb8 <HAL_I2C_MspInit+0x174>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b5a:	4b17      	ldr	r3, [pc, #92]	; (8000bb8 <HAL_I2C_MspInit+0x174>)
 8000b5c:	2280      	movs	r2, #128	; 0x80
 8000b5e:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b60:	4b15      	ldr	r3, [pc, #84]	; (8000bb8 <HAL_I2C_MspInit+0x174>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b66:	4b14      	ldr	r3, [pc, #80]	; (8000bb8 <HAL_I2C_MspInit+0x174>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 8000b6c:	4b12      	ldr	r3, [pc, #72]	; (8000bb8 <HAL_I2C_MspInit+0x174>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b72:	4b11      	ldr	r3, [pc, #68]	; (8000bb8 <HAL_I2C_MspInit+0x174>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 8000b78:	480f      	ldr	r0, [pc, #60]	; (8000bb8 <HAL_I2C_MspInit+0x174>)
 8000b7a:	f000 fdc9 	bl	8001710 <HAL_DMA_Init>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <HAL_I2C_MspInit+0x144>
      Error_Handler();
 8000b84:	f000 f958 	bl	8000e38 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c3_tx);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4a0b      	ldr	r2, [pc, #44]	; (8000bb8 <HAL_I2C_MspInit+0x174>)
 8000b8c:	639a      	str	r2, [r3, #56]	; 0x38
 8000b8e:	4a0a      	ldr	r2, [pc, #40]	; (8000bb8 <HAL_I2C_MspInit+0x174>)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 5, 0);
 8000b94:	2200      	movs	r2, #0
 8000b96:	2105      	movs	r1, #5
 8000b98:	2020      	movs	r0, #32
 8000b9a:	f000 fd91 	bl	80016c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8000b9e:	2020      	movs	r0, #32
 8000ba0:	f000 fda8 	bl	80016f4 <HAL_NVIC_EnableIRQ>
}
 8000ba4:	bf00      	nop
 8000ba6:	3770      	adds	r7, #112	; 0x70
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40005400 	.word	0x40005400
 8000bb0:	48000400 	.word	0x48000400
 8000bb4:	40005c00 	.word	0x40005c00
 8000bb8:	20000614 	.word	0x20000614
 8000bbc:	40020008 	.word	0x40020008

08000bc0 <__io_putchar>:
		.LinkMode = LINKMODEOFF
};



int __io_putchar(int chr){
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000bc8:	1d39      	adds	r1, r7, #4
 8000bca:	f04f 33ff 	mov.w	r3, #4294967295
 8000bce:	2201      	movs	r2, #1
 8000bd0:	4803      	ldr	r0, [pc, #12]	; (8000be0 <__io_putchar+0x20>)
 8000bd2:	f004 f843 	bl	8004c5c <HAL_UART_Transmit>
	return chr;
 8000bd6:	687b      	ldr	r3, [r7, #4]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	20000714 	.word	0x20000714

08000be4 <taskTOFDetection>:


void taskTOFDetection(void * unused){
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
	printf("AHHAHAHAHuuuuuuuuu\r\n");
 8000bec:	481e      	ldr	r0, [pc, #120]	; (8000c68 <taskTOFDetection+0x84>)
 8000bee:	f00c f827 	bl	800cc40 <puts>
	TOF_Init();
 8000bf2:	f7ff fcc9 	bl	8000588 <TOF_Init>
	sem_TOF = xSemaphoreCreateBinary();
 8000bf6:	2203      	movs	r2, #3
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	f005 fb1a 	bl	8006234 <xQueueGenericCreate>
 8000c00:	4603      	mov	r3, r0
 8000c02:	4a1a      	ldr	r2, [pc, #104]	; (8000c6c <taskTOFDetection+0x88>)
 8000c04:	6013      	str	r3, [r2, #0]
	if(HAL_TIM_Base_Start_IT(&htim17) != HAL_OK){
 8000c06:	481a      	ldr	r0, [pc, #104]	; (8000c70 <taskTOFDetection+0x8c>)
 8000c08:	f003 fdbe 	bl	8004788 <HAL_TIM_Base_Start_IT>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d002      	beq.n	8000c18 <taskTOFDetection+0x34>
		printf("ca marche pas\r\n");
 8000c12:	4818      	ldr	r0, [pc, #96]	; (8000c74 <taskTOFDetection+0x90>)
 8000c14:	f00c f814 	bl	800cc40 <puts>
	}
	for(;;){
		//printf("glapitou\r\n");
		__HAL_TIM_GetCounter(&htim17);
 8000c18:	4b15      	ldr	r3, [pc, #84]	; (8000c70 <taskTOFDetection+0x8c>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		xSemaphoreTake(sem_TOF,portMAX_DELAY);
 8000c1e:	4b13      	ldr	r3, [pc, #76]	; (8000c6c <taskTOFDetection+0x88>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f04f 31ff 	mov.w	r1, #4294967295
 8000c26:	4618      	mov	r0, r3
 8000c28:	f005 fbe6 	bl	80063f8 <xQueueSemaphoreTake>
		//printf("glapitou1\r\n");
		data_read_TOF(VL53L0X_DEFAULT_ADDRESS,CHANNEL_0);
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	2029      	movs	r0, #41	; 0x29
 8000c30:	f7ff fd52 	bl	80006d8 <data_read_TOF>
		vTaskDelay(100);
 8000c34:	2064      	movs	r0, #100	; 0x64
 8000c36:	f005 feb5 	bl	80069a4 <vTaskDelay>
		data_read_TOF(VL53L0X_DEFAULT_ADDRESS,CHANNEL_1);
 8000c3a:	2102      	movs	r1, #2
 8000c3c:	2029      	movs	r0, #41	; 0x29
 8000c3e:	f7ff fd4b 	bl	80006d8 <data_read_TOF>
		vTaskDelay(100);
 8000c42:	2064      	movs	r0, #100	; 0x64
 8000c44:	f005 feae 	bl	80069a4 <vTaskDelay>
		data_read_TOF(VL53L0X_DEFAULT_ADDRESS,CHANNEL_2);
 8000c48:	2104      	movs	r1, #4
 8000c4a:	2029      	movs	r0, #41	; 0x29
 8000c4c:	f7ff fd44 	bl	80006d8 <data_read_TOF>
		vTaskDelay(100);
 8000c50:	2064      	movs	r0, #100	; 0x64
 8000c52:	f005 fea7 	bl	80069a4 <vTaskDelay>
		data_read_TOF(VL53L0X_DEFAULT_ADDRESS,CHANNEL_3);
 8000c56:	2108      	movs	r1, #8
 8000c58:	2029      	movs	r0, #41	; 0x29
 8000c5a:	f7ff fd3d 	bl	80006d8 <data_read_TOF>
		vTaskDelay(100);
 8000c5e:	2064      	movs	r0, #100	; 0x64
 8000c60:	f005 fea0 	bl	80069a4 <vTaskDelay>
		__HAL_TIM_GetCounter(&htim17);
 8000c64:	e7d8      	b.n	8000c18 <taskTOFDetection+0x34>
 8000c66:	bf00      	nop
 8000c68:	0800dab0 	.word	0x0800dab0
 8000c6c:	20000674 	.word	0x20000674
 8000c70:	200006c8 	.word	0x200006c8
 8000c74:	0800dac4 	.word	0x0800dac4

08000c78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c7e:	f000 fbf7 	bl	8001470 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c82:	f000 f831 	bl	8000ce8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000c86:	f000 f887 	bl	8000d98 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c8a:	f7ff fdcb 	bl	8000824 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c8e:	f7ff fd9e 	bl	80007ce <MX_DMA_Init>
  MX_I2C1_Init();
 8000c92:	f7ff fe5b 	bl	800094c <MX_I2C1_Init>
  MX_I2C3_Init();
 8000c96:	f7ff fe97 	bl	80009c8 <MX_I2C3_Init>
  MX_MEMORYMAP_Init();
 8000c9a:	f000 f8d2 	bl	8000e42 <MX_MEMORYMAP_Init>
  MX_LPUART1_UART_Init();
 8000c9e:	f000 fb13 	bl	80012c8 <MX_LPUART1_UART_Init>
  MX_TIM17_Init();
 8000ca2:	f000 fa9d 	bl	80011e0 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  if(xTaskCreate(taskTOFDetection,"Detection",512,NULL,1,NULL) != pdPASS){
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	9301      	str	r3, [sp, #4]
 8000caa:	2301      	movs	r3, #1
 8000cac:	9300      	str	r3, [sp, #0]
 8000cae:	2300      	movs	r3, #0
 8000cb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000cb4:	4909      	ldr	r1, [pc, #36]	; (8000cdc <main+0x64>)
 8000cb6:	480a      	ldr	r0, [pc, #40]	; (8000ce0 <main+0x68>)
 8000cb8:	f005 fd2a 	bl	8006710 <xTaskCreate>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d004      	beq.n	8000ccc <main+0x54>
	  printf("Error creating task detection\r\n");
 8000cc2:	4808      	ldr	r0, [pc, #32]	; (8000ce4 <main+0x6c>)
 8000cc4:	f00b ffbc 	bl	800cc40 <puts>
	  Error_Handler();
 8000cc8:	f000 f8b6 	bl	8000e38 <Error_Handler>
  }

  vTaskStartScheduler();
 8000ccc:	f005 fe9e 	bl	8006a0c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8000cd0:	f7ff fd42 	bl	8000758 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000cd4:	f005 f950 	bl	8005f78 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cd8:	e7fe      	b.n	8000cd8 <main+0x60>
 8000cda:	bf00      	nop
 8000cdc:	0800dad4 	.word	0x0800dad4
 8000ce0:	08000be5 	.word	0x08000be5
 8000ce4:	0800dae0 	.word	0x0800dae0

08000ce8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b09a      	sub	sp, #104	; 0x68
 8000cec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cee:	f107 0320 	add.w	r3, r7, #32
 8000cf2:	2248      	movs	r2, #72	; 0x48
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f00c f882 	bl	800ce00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cfc:	1d3b      	adds	r3, r7, #4
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]
 8000d06:	60da      	str	r2, [r3, #12]
 8000d08:	611a      	str	r2, [r3, #16]
 8000d0a:	615a      	str	r2, [r3, #20]
 8000d0c:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d0e:	4b21      	ldr	r3, [pc, #132]	; (8000d94 <SystemClock_Config+0xac>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000d16:	4a1f      	ldr	r2, [pc, #124]	; (8000d94 <SystemClock_Config+0xac>)
 8000d18:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d1c:	6013      	str	r3, [r2, #0]
 8000d1e:	4b1d      	ldr	r3, [pc, #116]	; (8000d94 <SystemClock_Config+0xac>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000d26:	603b      	str	r3, [r7, #0]
 8000d28:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8000d2a:	2322      	movs	r3, #34	; 0x22
 8000d2c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000d34:	2301      	movs	r3, #1
 8000d36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d38:	2340      	movs	r3, #64	; 0x40
 8000d3a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000d40:	2360      	movs	r3, #96	; 0x60
 8000d42:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d44:	2300      	movs	r3, #0
 8000d46:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d48:	f107 0320 	add.w	r3, r7, #32
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f002 fa57 	bl	8003200 <HAL_RCC_OscConfig>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000d58:	f000 f86e 	bl	8000e38 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000d5c:	236f      	movs	r3, #111	; 0x6f
 8000d5e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000d60:	2300      	movs	r3, #0
 8000d62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d64:	2300      	movs	r3, #0
 8000d66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000d70:	2300      	movs	r3, #0
 8000d72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d78:	1d3b      	adds	r3, r7, #4
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f002 fdb3 	bl	80038e8 <HAL_RCC_ClockConfig>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000d88:	f000 f856 	bl	8000e38 <Error_Handler>
  }
}
 8000d8c:	bf00      	nop
 8000d8e:	3768      	adds	r7, #104	; 0x68
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	58000400 	.word	0x58000400

08000d98 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b094      	sub	sp, #80	; 0x50
 8000d9c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d9e:	463b      	mov	r3, r7
 8000da0:	2250      	movs	r2, #80	; 0x50
 8000da2:	2100      	movs	r1, #0
 8000da4:	4618      	mov	r0, r3
 8000da6:	f00c f82b 	bl	800ce00 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000daa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dae:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000db0:	2300      	movs	r3, #0
 8000db2:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8000db4:	2310      	movs	r3, #16
 8000db6:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000db8:	463b      	mov	r3, r7
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f003 fa05 	bl	80041ca <HAL_RCCEx_PeriphCLKConfig>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8000dc6:	f000 f837 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8000dca:	bf00      	nop
 8000dcc:	3750      	adds	r7, #80	; 0x50
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
	...

08000dd4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a11      	ldr	r2, [pc, #68]	; (8000e28 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d101      	bne.n	8000dea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000de6:	f000 fb63 	bl	80014b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM17){
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a0f      	ldr	r2, [pc, #60]	; (8000e2c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d114      	bne.n	8000e1e <HAL_TIM_PeriodElapsedCallback+0x4a>
	  	//printf("glapitousem\r\n");
  		BaseType_t higher_priority_task_woken = pdFALSE;
 8000df4:	2300      	movs	r3, #0
 8000df6:	60fb      	str	r3, [r7, #12]

  		xSemaphoreGiveFromISR(sem_TOF, &higher_priority_task_woken);
 8000df8:	4b0d      	ldr	r3, [pc, #52]	; (8000e30 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f107 020c 	add.w	r2, r7, #12
 8000e00:	4611      	mov	r1, r2
 8000e02:	4618      	mov	r0, r3
 8000e04:	f005 fa6b 	bl	80062de <xQueueGiveFromISR>

  		portYIELD_FROM_ISR(higher_priority_task_woken);
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d007      	beq.n	8000e1e <HAL_TIM_PeriodElapsedCallback+0x4a>
 8000e0e:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000e10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	f3bf 8f4f 	dsb	sy
 8000e1a:	f3bf 8f6f 	isb	sy
  	}
  /* USER CODE END Callback 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	3710      	adds	r7, #16
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40014400 	.word	0x40014400
 8000e2c:	40014800 	.word	0x40014800
 8000e30:	20000674 	.word	0x20000674
 8000e34:	e000ed04 	.word	0xe000ed04

08000e38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e3c:	b672      	cpsid	i
}
 8000e3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e40:	e7fe      	b.n	8000e40 <Error_Handler+0x8>

08000e42 <MX_MEMORYMAP_Init>:

/* USER CODE END 0 */

/* MEMORYMAP init function */
void MX_MEMORYMAP_Init(void)
{
 8000e42:	b480      	push	{r7}
 8000e44:	af00      	add	r7, sp, #0
  /* USER CODE END MEMORYMAP_Init 1 */
  /* USER CODE BEGIN MEMORYMAP_Init 2 */

  /* USER CODE END MEMORYMAP_Init 2 */

}
 8000e46:	bf00      	nop
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e54:	2200      	movs	r2, #0
 8000e56:	210f      	movs	r1, #15
 8000e58:	f06f 0001 	mvn.w	r0, #1
 8000e5c:	f000 fc30 	bl	80016c0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e60:	bf00      	nop
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000e6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e70:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000e7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e80:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4013      	ands	r3, r2
 8000e86:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e88:	68fb      	ldr	r3, [r7, #12]
}
 8000e8a:	bf00      	nop
 8000e8c:	3714      	adds	r7, #20
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
	...

08000e98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08c      	sub	sp, #48	; 0x30
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	6879      	ldr	r1, [r7, #4]
 8000eac:	2019      	movs	r0, #25
 8000eae:	f000 fc07 	bl	80016c0 <HAL_NVIC_SetPriority>

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000eb2:	2019      	movs	r0, #25
 8000eb4:	f000 fc1e 	bl	80016f4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8000eb8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000ebc:	f7ff ffd2 	bl	8000e64 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ec0:	f107 0208 	add.w	r2, r7, #8
 8000ec4:	f107 030c 	add.w	r3, r7, #12
 8000ec8:	4611      	mov	r1, r2
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f002 fefa 	bl	8003cc4 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000ed0:	f002 fee2 	bl	8003c98 <HAL_RCC_GetPCLK2Freq>
 8000ed4:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ed8:	4a12      	ldr	r2, [pc, #72]	; (8000f24 <HAL_InitTick+0x8c>)
 8000eda:	fba2 2303 	umull	r2, r3, r2, r3
 8000ede:	0c9b      	lsrs	r3, r3, #18
 8000ee0:	3b01      	subs	r3, #1
 8000ee2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8000ee4:	4b10      	ldr	r3, [pc, #64]	; (8000f28 <HAL_InitTick+0x90>)
 8000ee6:	4a11      	ldr	r2, [pc, #68]	; (8000f2c <HAL_InitTick+0x94>)
 8000ee8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8000eea:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <HAL_InitTick+0x90>)
 8000eec:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ef0:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8000ef2:	4a0d      	ldr	r2, [pc, #52]	; (8000f28 <HAL_InitTick+0x90>)
 8000ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ef6:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8000ef8:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <HAL_InitTick+0x90>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000efe:	4b0a      	ldr	r3, [pc, #40]	; (8000f28 <HAL_InitTick+0x90>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 8000f04:	4808      	ldr	r0, [pc, #32]	; (8000f28 <HAL_InitTick+0x90>)
 8000f06:	f003 fbe7 	bl	80046d8 <HAL_TIM_Base_Init>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d104      	bne.n	8000f1a <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 8000f10:	4805      	ldr	r0, [pc, #20]	; (8000f28 <HAL_InitTick+0x90>)
 8000f12:	f003 fc39 	bl	8004788 <HAL_TIM_Base_Start_IT>
 8000f16:	4603      	mov	r3, r0
 8000f18:	e000      	b.n	8000f1c <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3730      	adds	r7, #48	; 0x30
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	431bde83 	.word	0x431bde83
 8000f28:	20000678 	.word	0x20000678
 8000f2c:	40014400 	.word	0x40014400

08000f30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f34:	e7fe      	b.n	8000f34 <NMI_Handler+0x4>

08000f36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f36:	b480      	push	{r7}
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f3a:	e7fe      	b.n	8000f3a <HardFault_Handler+0x4>

08000f3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f40:	e7fe      	b.n	8000f40 <MemManage_Handler+0x4>

08000f42 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f42:	b480      	push	{r7}
 8000f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f46:	e7fe      	b.n	8000f46 <BusFault_Handler+0x4>

08000f48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f4c:	e7fe      	b.n	8000f4c <UsageFault_Handler+0x4>

08000f4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f52:	bf00      	nop
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr

08000f5c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 8000f60:	4802      	ldr	r0, [pc, #8]	; (8000f6c <DMA1_Channel1_IRQHandler+0x10>)
 8000f62:	f000 fd3b 	bl	80019dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000614 	.word	0x20000614

08000f70 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000f74:	4802      	ldr	r0, [pc, #8]	; (8000f80 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000f76:	f003 fc55 	bl	8004824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000678 	.word	0x20000678

08000f84 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
  //printf("glapitousem1\r\n");
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8000f88:	4802      	ldr	r0, [pc, #8]	; (8000f94 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8000f8a:	f003 fc4b 	bl	8004824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200006c8 	.word	0x200006c8

08000f98 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8000f9c:	4802      	ldr	r0, [pc, #8]	; (8000fa8 <I2C3_EV_IRQHandler+0x10>)
 8000f9e:	f001 fa4b 	bl	8002438 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200005c0 	.word	0x200005c0

08000fac <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000fb0:	4802      	ldr	r0, [pc, #8]	; (8000fbc <LPUART1_IRQHandler+0x10>)
 8000fb2:	f003 fee1 	bl	8004d78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20000714 	.word	0x20000714

08000fc0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fcc:	2300      	movs	r3, #0
 8000fce:	617b      	str	r3, [r7, #20]
 8000fd0:	e00a      	b.n	8000fe8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fd2:	f3af 8000 	nop.w
 8000fd6:	4601      	mov	r1, r0
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	1c5a      	adds	r2, r3, #1
 8000fdc:	60ba      	str	r2, [r7, #8]
 8000fde:	b2ca      	uxtb	r2, r1
 8000fe0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	617b      	str	r3, [r7, #20]
 8000fe8:	697a      	ldr	r2, [r7, #20]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	dbf0      	blt.n	8000fd2 <_read+0x12>
  }

  return len;
 8000ff0:	687b      	ldr	r3, [r7, #4]
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3718      	adds	r7, #24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b086      	sub	sp, #24
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	60f8      	str	r0, [r7, #12]
 8001002:	60b9      	str	r1, [r7, #8]
 8001004:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]
 800100a:	e009      	b.n	8001020 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	1c5a      	adds	r2, r3, #1
 8001010:	60ba      	str	r2, [r7, #8]
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff fdd3 	bl	8000bc0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	3301      	adds	r3, #1
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	697a      	ldr	r2, [r7, #20]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	429a      	cmp	r2, r3
 8001026:	dbf1      	blt.n	800100c <_write+0x12>
  }
  return len;
 8001028:	687b      	ldr	r3, [r7, #4]
}
 800102a:	4618      	mov	r0, r3
 800102c:	3718      	adds	r7, #24
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <_close>:

int _close(int file)
{
 8001032:	b480      	push	{r7}
 8001034:	b083      	sub	sp, #12
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800103a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800103e:	4618      	mov	r0, r3
 8001040:	370c      	adds	r7, #12
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr

0800104a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800104a:	b480      	push	{r7}
 800104c:	b083      	sub	sp, #12
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
 8001052:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800105a:	605a      	str	r2, [r3, #4]
  return 0;
 800105c:	2300      	movs	r3, #0
}
 800105e:	4618      	mov	r0, r3
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr

0800106a <_isatty>:

int _isatty(int file)
{
 800106a:	b480      	push	{r7}
 800106c:	b083      	sub	sp, #12
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001072:	2301      	movs	r3, #1
}
 8001074:	4618      	mov	r0, r3
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800108c:	2300      	movs	r3, #0
}
 800108e:	4618      	mov	r0, r3
 8001090:	3714      	adds	r7, #20
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
	...

0800109c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010a4:	4a14      	ldr	r2, [pc, #80]	; (80010f8 <_sbrk+0x5c>)
 80010a6:	4b15      	ldr	r3, [pc, #84]	; (80010fc <_sbrk+0x60>)
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010b0:	4b13      	ldr	r3, [pc, #76]	; (8001100 <_sbrk+0x64>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d102      	bne.n	80010be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010b8:	4b11      	ldr	r3, [pc, #68]	; (8001100 <_sbrk+0x64>)
 80010ba:	4a12      	ldr	r2, [pc, #72]	; (8001104 <_sbrk+0x68>)
 80010bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010be:	4b10      	ldr	r3, [pc, #64]	; (8001100 <_sbrk+0x64>)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4413      	add	r3, r2
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d207      	bcs.n	80010dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010cc:	f00b ff3c 	bl	800cf48 <__errno>
 80010d0:	4603      	mov	r3, r0
 80010d2:	220c      	movs	r2, #12
 80010d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295
 80010da:	e009      	b.n	80010f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <_sbrk+0x64>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010e2:	4b07      	ldr	r3, [pc, #28]	; (8001100 <_sbrk+0x64>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4413      	add	r3, r2
 80010ea:	4a05      	ldr	r2, [pc, #20]	; (8001100 <_sbrk+0x64>)
 80010ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ee:	68fb      	ldr	r3, [r7, #12]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3718      	adds	r7, #24
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20010000 	.word	0x20010000
 80010fc:	00000400 	.word	0x00000400
 8001100:	200006c4 	.word	0x200006c4
 8001104:	200058b0 	.word	0x200058b0

08001108 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 800110c:	4b24      	ldr	r3, [pc, #144]	; (80011a0 <SystemInit+0x98>)
 800110e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001112:	4a23      	ldr	r2, [pc, #140]	; (80011a0 <SystemInit+0x98>)
 8001114:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001118:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800111c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001126:	f043 0301 	orr.w	r3, r3, #1
 800112a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 800112c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001130:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001134:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001136:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001140:	4b18      	ldr	r3, [pc, #96]	; (80011a4 <SystemInit+0x9c>)
 8001142:	4013      	ands	r3, r2
 8001144:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001146:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800114a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800114e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001152:	f023 0305 	bic.w	r3, r3, #5
 8001156:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800115a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800115e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001162:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001166:	f023 0301 	bic.w	r3, r3, #1
 800116a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800116e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001172:	4a0d      	ldr	r2, [pc, #52]	; (80011a8 <SystemInit+0xa0>)
 8001174:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8001176:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800117a:	4a0b      	ldr	r2, [pc, #44]	; (80011a8 <SystemInit+0xa0>)
 800117c:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800117e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001188:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800118c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800118e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001192:	2200      	movs	r2, #0
 8001194:	619a      	str	r2, [r3, #24]
}
 8001196:	bf00      	nop
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	e000ed00 	.word	0xe000ed00
 80011a4:	faf6fefb 	.word	0xfaf6fefb
 80011a8:	22041000 	.word	0x22041000

080011ac <LL_APB2_GRP1_EnableClock>:
{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80011b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011b8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80011c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4013      	ands	r3, r2
 80011ce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011d0:	68fb      	ldr	r3, [r7, #12]
}
 80011d2:	bf00      	nop
 80011d4:	3714      	adds	r7, #20
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
	...

080011e0 <MX_TIM17_Init>:

TIM_HandleTypeDef htim17;

/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80011e4:	4b0f      	ldr	r3, [pc, #60]	; (8001224 <MX_TIM17_Init+0x44>)
 80011e6:	4a10      	ldr	r2, [pc, #64]	; (8001228 <MX_TIM17_Init+0x48>)
 80011e8:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 79;
 80011ea:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <MX_TIM17_Init+0x44>)
 80011ec:	224f      	movs	r2, #79	; 0x4f
 80011ee:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f0:	4b0c      	ldr	r3, [pc, #48]	; (8001224 <MX_TIM17_Init+0x44>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 999;
 80011f6:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <MX_TIM17_Init+0x44>)
 80011f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80011fc:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011fe:	4b09      	ldr	r3, [pc, #36]	; (8001224 <MX_TIM17_Init+0x44>)
 8001200:	2200      	movs	r2, #0
 8001202:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001204:	4b07      	ldr	r3, [pc, #28]	; (8001224 <MX_TIM17_Init+0x44>)
 8001206:	2200      	movs	r2, #0
 8001208:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800120a:	4b06      	ldr	r3, [pc, #24]	; (8001224 <MX_TIM17_Init+0x44>)
 800120c:	2200      	movs	r2, #0
 800120e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001210:	4804      	ldr	r0, [pc, #16]	; (8001224 <MX_TIM17_Init+0x44>)
 8001212:	f003 fa61 	bl	80046d8 <HAL_TIM_Base_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 800121c:	f7ff fe0c 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}
 8001224:	200006c8 	.word	0x200006c8
 8001228:	40014800 	.word	0x40014800

0800122c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM17)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a09      	ldr	r2, [pc, #36]	; (8001260 <HAL_TIM_Base_MspInit+0x34>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d10b      	bne.n	8001256 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* TIM17 clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 800123e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001242:	f7ff ffb3 	bl	80011ac <LL_APB2_GRP1_EnableClock>

    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 8001246:	2200      	movs	r2, #0
 8001248:	2105      	movs	r1, #5
 800124a:	201a      	movs	r0, #26
 800124c:	f000 fa38 	bl	80016c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001250:	201a      	movs	r0, #26
 8001252:	f000 fa4f 	bl	80016f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40014800 	.word	0x40014800

08001264 <LL_AHB2_GRP1_EnableClock>:
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800126c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001270:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001272:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4313      	orrs	r3, r2
 800127a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800127c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001280:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4013      	ands	r3, r2
 8001286:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001288:	68fb      	ldr	r3, [r7, #12]
}
 800128a:	bf00      	nop
 800128c:	3714      	adds	r7, #20
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <LL_APB1_GRP2_EnableClock>:
{
 8001296:	b480      	push	{r7}
 8001298:	b085      	sub	sp, #20
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 800129e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012a4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	65cb      	str	r3, [r1, #92]	; 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80012ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4013      	ands	r3, r2
 80012b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012ba:	68fb      	ldr	r3, [r7, #12]
}
 80012bc:	bf00      	nop
 80012be:	3714      	adds	r7, #20
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80012cc:	4b22      	ldr	r3, [pc, #136]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 80012ce:	4a23      	ldr	r2, [pc, #140]	; (800135c <MX_LPUART1_UART_Init+0x94>)
 80012d0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 80012d2:	4b21      	ldr	r3, [pc, #132]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 80012d4:	4a22      	ldr	r2, [pc, #136]	; (8001360 <MX_LPUART1_UART_Init+0x98>)
 80012d6:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012d8:	4b1f      	ldr	r3, [pc, #124]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80012de:	4b1e      	ldr	r3, [pc, #120]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80012e4:	4b1c      	ldr	r3, [pc, #112]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80012ea:	4b1b      	ldr	r3, [pc, #108]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 80012ec:	220c      	movs	r2, #12
 80012ee:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f0:	4b19      	ldr	r3, [pc, #100]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012f6:	4b18      	ldr	r3, [pc, #96]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012fc:	4b16      	ldr	r3, [pc, #88]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 80012fe:	2200      	movs	r2, #0
 8001300:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001302:	4b15      	ldr	r3, [pc, #84]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 8001304:	2200      	movs	r2, #0
 8001306:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001308:	4b13      	ldr	r3, [pc, #76]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 800130a:	2200      	movs	r2, #0
 800130c:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800130e:	4812      	ldr	r0, [pc, #72]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 8001310:	f003 fc54 	bl	8004bbc <HAL_UART_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 800131a:	f7ff fd8d 	bl	8000e38 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800131e:	2100      	movs	r1, #0
 8001320:	480d      	ldr	r0, [pc, #52]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 8001322:	f004 fd46 	bl	8005db2 <HAL_UARTEx_SetTxFifoThreshold>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 800132c:	f7ff fd84 	bl	8000e38 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001330:	2100      	movs	r1, #0
 8001332:	4809      	ldr	r0, [pc, #36]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 8001334:	f004 fd7b 	bl	8005e2e <HAL_UARTEx_SetRxFifoThreshold>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 800133e:	f7ff fd7b 	bl	8000e38 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001342:	4805      	ldr	r0, [pc, #20]	; (8001358 <MX_LPUART1_UART_Init+0x90>)
 8001344:	f004 fcfc 	bl	8005d40 <HAL_UARTEx_DisableFifoMode>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 800134e:	f7ff fd73 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000714 	.word	0x20000714
 800135c:	40008000 	.word	0x40008000
 8001360:	00033324 	.word	0x00033324

08001364 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b09c      	sub	sp, #112	; 0x70
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800137c:	f107 030c 	add.w	r3, r7, #12
 8001380:	2250      	movs	r2, #80	; 0x50
 8001382:	2100      	movs	r1, #0
 8001384:	4618      	mov	r0, r3
 8001386:	f00b fd3b 	bl	800ce00 <memset>
  if(uartHandle->Instance==LPUART1)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a1a      	ldr	r2, [pc, #104]	; (80013f8 <HAL_UART_MspInit+0x94>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d12c      	bne.n	80013ee <HAL_UART_MspInit+0x8a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001394:	2302      	movs	r3, #2
 8001396:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001398:	2300      	movs	r3, #0
 800139a:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800139c:	f107 030c 	add.w	r3, r7, #12
 80013a0:	4618      	mov	r0, r3
 80013a2:	f002 ff12 	bl	80041ca <HAL_RCCEx_PeriphCLKConfig>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013ac:	f7ff fd44 	bl	8000e38 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80013b0:	2001      	movs	r0, #1
 80013b2:	f7ff ff70 	bl	8001296 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b6:	2001      	movs	r0, #1
 80013b8:	f7ff ff54 	bl	8001264 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013bc:	230c      	movs	r3, #12
 80013be:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c0:	2302      	movs	r3, #2
 80013c2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c8:	2300      	movs	r3, #0
 80013ca:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80013cc:	2308      	movs	r3, #8
 80013ce:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013d4:	4619      	mov	r1, r3
 80013d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013da:	f000 fc13 	bl	8001c04 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 80013de:	2200      	movs	r2, #0
 80013e0:	2105      	movs	r1, #5
 80013e2:	2025      	movs	r0, #37	; 0x25
 80013e4:	f000 f96c 	bl	80016c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80013e8:	2025      	movs	r0, #37	; 0x25
 80013ea:	f000 f983 	bl	80016f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80013ee:	bf00      	nop
 80013f0:	3770      	adds	r7, #112	; 0x70
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40008000 	.word	0x40008000

080013fc <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80013fc:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013fe:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001400:	3304      	adds	r3, #4

08001402 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001402:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001404:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001406:	d3f9      	bcc.n	80013fc <CopyDataInit>
  bx lr
 8001408:	4770      	bx	lr

0800140a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800140a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800140c:	3004      	adds	r0, #4

0800140e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800140e:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001410:	d3fb      	bcc.n	800140a <FillZerobss>
  bx lr
 8001412:	4770      	bx	lr

08001414 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001414:	480c      	ldr	r0, [pc, #48]	; (8001448 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001416:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001418:	f7ff fe76 	bl	8001108 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800141c:	480b      	ldr	r0, [pc, #44]	; (800144c <LoopForever+0x6>)
 800141e:	490c      	ldr	r1, [pc, #48]	; (8001450 <LoopForever+0xa>)
 8001420:	4a0c      	ldr	r2, [pc, #48]	; (8001454 <LoopForever+0xe>)
 8001422:	2300      	movs	r3, #0
 8001424:	f7ff ffed 	bl	8001402 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001428:	480b      	ldr	r0, [pc, #44]	; (8001458 <LoopForever+0x12>)
 800142a:	490c      	ldr	r1, [pc, #48]	; (800145c <LoopForever+0x16>)
 800142c:	4a0c      	ldr	r2, [pc, #48]	; (8001460 <LoopForever+0x1a>)
 800142e:	2300      	movs	r3, #0
 8001430:	f7ff ffe7 	bl	8001402 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001434:	480b      	ldr	r0, [pc, #44]	; (8001464 <LoopForever+0x1e>)
 8001436:	490c      	ldr	r1, [pc, #48]	; (8001468 <LoopForever+0x22>)
 8001438:	2300      	movs	r3, #0
 800143a:	f7ff ffe8 	bl	800140e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800143e:	f00b fd89 	bl	800cf54 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001442:	f7ff fc19 	bl	8000c78 <main>

08001446 <LoopForever>:

LoopForever:
  b LoopForever
 8001446:	e7fe      	b.n	8001446 <LoopForever>
  ldr   r0, =_estack
 8001448:	20010000 	.word	0x20010000
  INIT_DATA _sdata, _edata, _sidata
 800144c:	20000008 	.word	0x20000008
 8001450:	2000033c 	.word	0x2000033c
 8001454:	0800e0e4 	.word	0x0800e0e4
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001458:	20030000 	.word	0x20030000
 800145c:	20030000 	.word	0x20030000
 8001460:	0800e418 	.word	0x0800e418
  INIT_BSS _sbss, _ebss
 8001464:	2000033c 	.word	0x2000033c
 8001468:	200058ac 	.word	0x200058ac

0800146c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800146c:	e7fe      	b.n	800146c <ADC1_IRQHandler>
	...

08001470 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001476:	2300      	movs	r3, #0
 8001478:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800147a:	4b0c      	ldr	r3, [pc, #48]	; (80014ac <HAL_Init+0x3c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a0b      	ldr	r2, [pc, #44]	; (80014ac <HAL_Init+0x3c>)
 8001480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001484:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001486:	2003      	movs	r0, #3
 8001488:	f000 f90f 	bl	80016aa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800148c:	200f      	movs	r0, #15
 800148e:	f7ff fd03 	bl	8000e98 <HAL_InitTick>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d002      	beq.n	800149e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	71fb      	strb	r3, [r7, #7]
 800149c:	e001      	b.n	80014a2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800149e:	f7ff fcd7 	bl	8000e50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014a2:	79fb      	ldrb	r3, [r7, #7]
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	58004000 	.word	0x58004000

080014b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014b4:	4b06      	ldr	r3, [pc, #24]	; (80014d0 <HAL_IncTick+0x20>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	461a      	mov	r2, r3
 80014ba:	4b06      	ldr	r3, [pc, #24]	; (80014d4 <HAL_IncTick+0x24>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4413      	add	r3, r2
 80014c0:	4a04      	ldr	r2, [pc, #16]	; (80014d4 <HAL_IncTick+0x24>)
 80014c2:	6013      	str	r3, [r2, #0]
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	2000001c 	.word	0x2000001c
 80014d4:	200007a8 	.word	0x200007a8

080014d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  return uwTick;
 80014dc:	4b03      	ldr	r3, [pc, #12]	; (80014ec <HAL_GetTick+0x14>)
 80014de:	681b      	ldr	r3, [r3, #0]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	200007a8 	.word	0x200007a8

080014f0 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80014f4:	4b03      	ldr	r3, [pc, #12]	; (8001504 <HAL_GetTickPrio+0x14>)
 80014f6:	681b      	ldr	r3, [r3, #0]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	20000018 	.word	0x20000018

08001508 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001510:	f7ff ffe2 	bl	80014d8 <HAL_GetTick>
 8001514:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001520:	d005      	beq.n	800152e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001522:	4b0a      	ldr	r3, [pc, #40]	; (800154c <HAL_Delay+0x44>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	461a      	mov	r2, r3
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	4413      	add	r3, r2
 800152c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800152e:	bf00      	nop
 8001530:	f7ff ffd2 	bl	80014d8 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	68fa      	ldr	r2, [r7, #12]
 800153c:	429a      	cmp	r2, r3
 800153e:	d8f7      	bhi.n	8001530 <HAL_Delay+0x28>
  {
  }
}
 8001540:	bf00      	nop
 8001542:	bf00      	nop
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	2000001c 	.word	0x2000001c

08001550 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f003 0307 	and.w	r3, r3, #7
 800155e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <__NVIC_SetPriorityGrouping+0x44>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800156c:	4013      	ands	r3, r2
 800156e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001578:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800157c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001582:	4a04      	ldr	r2, [pc, #16]	; (8001594 <__NVIC_SetPriorityGrouping+0x44>)
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	60d3      	str	r3, [r2, #12]
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800159c:	4b04      	ldr	r3, [pc, #16]	; (80015b0 <__NVIC_GetPriorityGrouping+0x18>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	0a1b      	lsrs	r3, r3, #8
 80015a2:	f003 0307 	and.w	r3, r3, #7
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	e000ed00 	.word	0xe000ed00

080015b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	db0b      	blt.n	80015de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	f003 021f 	and.w	r2, r3, #31
 80015cc:	4907      	ldr	r1, [pc, #28]	; (80015ec <__NVIC_EnableIRQ+0x38>)
 80015ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d2:	095b      	lsrs	r3, r3, #5
 80015d4:	2001      	movs	r0, #1
 80015d6:	fa00 f202 	lsl.w	r2, r0, r2
 80015da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	e000e100 	.word	0xe000e100

080015f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	6039      	str	r1, [r7, #0]
 80015fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001600:	2b00      	cmp	r3, #0
 8001602:	db0a      	blt.n	800161a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	b2da      	uxtb	r2, r3
 8001608:	490c      	ldr	r1, [pc, #48]	; (800163c <__NVIC_SetPriority+0x4c>)
 800160a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160e:	0112      	lsls	r2, r2, #4
 8001610:	b2d2      	uxtb	r2, r2
 8001612:	440b      	add	r3, r1
 8001614:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001618:	e00a      	b.n	8001630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	b2da      	uxtb	r2, r3
 800161e:	4908      	ldr	r1, [pc, #32]	; (8001640 <__NVIC_SetPriority+0x50>)
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	f003 030f 	and.w	r3, r3, #15
 8001626:	3b04      	subs	r3, #4
 8001628:	0112      	lsls	r2, r2, #4
 800162a:	b2d2      	uxtb	r2, r2
 800162c:	440b      	add	r3, r1
 800162e:	761a      	strb	r2, [r3, #24]
}
 8001630:	bf00      	nop
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	e000e100 	.word	0xe000e100
 8001640:	e000ed00 	.word	0xe000ed00

08001644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001644:	b480      	push	{r7}
 8001646:	b089      	sub	sp, #36	; 0x24
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	f1c3 0307 	rsb	r3, r3, #7
 800165e:	2b04      	cmp	r3, #4
 8001660:	bf28      	it	cs
 8001662:	2304      	movcs	r3, #4
 8001664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	3304      	adds	r3, #4
 800166a:	2b06      	cmp	r3, #6
 800166c:	d902      	bls.n	8001674 <NVIC_EncodePriority+0x30>
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	3b03      	subs	r3, #3
 8001672:	e000      	b.n	8001676 <NVIC_EncodePriority+0x32>
 8001674:	2300      	movs	r3, #0
 8001676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001678:	f04f 32ff 	mov.w	r2, #4294967295
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	43da      	mvns	r2, r3
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	401a      	ands	r2, r3
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800168c:	f04f 31ff 	mov.w	r1, #4294967295
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	fa01 f303 	lsl.w	r3, r1, r3
 8001696:	43d9      	mvns	r1, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800169c:	4313      	orrs	r3, r2
         );
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3724      	adds	r7, #36	; 0x24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b082      	sub	sp, #8
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f7ff ff4c 	bl	8001550 <__NVIC_SetPriorityGrouping>
}
 80016b8:	bf00      	nop
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
 80016cc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016ce:	f7ff ff63 	bl	8001598 <__NVIC_GetPriorityGrouping>
 80016d2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	68b9      	ldr	r1, [r7, #8]
 80016d8:	6978      	ldr	r0, [r7, #20]
 80016da:	f7ff ffb3 	bl	8001644 <NVIC_EncodePriority>
 80016de:	4602      	mov	r2, r0
 80016e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016e4:	4611      	mov	r1, r2
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff ff82 	bl	80015f0 <__NVIC_SetPriority>
}
 80016ec:	bf00      	nop
 80016ee:	3718      	adds	r7, #24
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff ff56 	bl	80015b4 <__NVIC_EnableIRQ>
}
 8001708:	bf00      	nop
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}

08001710 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d101      	bne.n	8001722 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e08e      	b.n	8001840 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	461a      	mov	r2, r3
 8001728:	4b47      	ldr	r3, [pc, #284]	; (8001848 <HAL_DMA_Init+0x138>)
 800172a:	429a      	cmp	r2, r3
 800172c:	d80f      	bhi.n	800174e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	461a      	mov	r2, r3
 8001734:	4b45      	ldr	r3, [pc, #276]	; (800184c <HAL_DMA_Init+0x13c>)
 8001736:	4413      	add	r3, r2
 8001738:	4a45      	ldr	r2, [pc, #276]	; (8001850 <HAL_DMA_Init+0x140>)
 800173a:	fba2 2303 	umull	r2, r3, r2, r3
 800173e:	091b      	lsrs	r3, r3, #4
 8001740:	009a      	lsls	r2, r3, #2
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a42      	ldr	r2, [pc, #264]	; (8001854 <HAL_DMA_Init+0x144>)
 800174a:	641a      	str	r2, [r3, #64]	; 0x40
 800174c:	e00e      	b.n	800176c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	461a      	mov	r2, r3
 8001754:	4b40      	ldr	r3, [pc, #256]	; (8001858 <HAL_DMA_Init+0x148>)
 8001756:	4413      	add	r3, r2
 8001758:	4a3d      	ldr	r2, [pc, #244]	; (8001850 <HAL_DMA_Init+0x140>)
 800175a:	fba2 2303 	umull	r2, r3, r2, r3
 800175e:	091b      	lsrs	r3, r3, #4
 8001760:	009a      	lsls	r2, r3, #2
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4a3c      	ldr	r2, [pc, #240]	; (800185c <HAL_DMA_Init+0x14c>)
 800176a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2202      	movs	r2, #2
 8001770:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001786:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001790:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	691b      	ldr	r3, [r3, #16]
 8001796:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800179c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	699b      	ldr	r3, [r3, #24]
 80017a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a1b      	ldr	r3, [r3, #32]
 80017ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80017b0:	68fa      	ldr	r2, [r7, #12]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	68fa      	ldr	r2, [r7, #12]
 80017bc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f000 f9bc 	bl	8001b3c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80017cc:	d102      	bne.n	80017d4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685a      	ldr	r2, [r3, #4]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017dc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80017e0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80017ea:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d010      	beq.n	8001816 <HAL_DMA_Init+0x106>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b04      	cmp	r3, #4
 80017fa:	d80c      	bhi.n	8001816 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f000 f9db 	bl	8001bb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001812:	605a      	str	r2, [r3, #4]
 8001814:	e008      	b.n	8001828 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2200      	movs	r2, #0
 800182c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2201      	movs	r2, #1
 8001832:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2200      	movs	r2, #0
 800183a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800183e:	2300      	movs	r3, #0
}
 8001840:	4618      	mov	r0, r3
 8001842:	3710      	adds	r7, #16
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40020407 	.word	0x40020407
 800184c:	bffdfff8 	.word	0xbffdfff8
 8001850:	cccccccd 	.word	0xcccccccd
 8001854:	40020000 	.word	0x40020000
 8001858:	bffdfbf8 	.word	0xbffdfbf8
 800185c:	40020400 	.word	0x40020400

08001860 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d101      	bne.n	8001872 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e04f      	b.n	8001912 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001878:	b2db      	uxtb	r3, r3
 800187a:	2b02      	cmp	r3, #2
 800187c:	d008      	beq.n	8001890 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2204      	movs	r2, #4
 8001882:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e040      	b.n	8001912 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f022 020e 	bic.w	r2, r2, #14
 800189e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80018ae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f022 0201 	bic.w	r2, r2, #1
 80018be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c4:	f003 021c 	and.w	r2, r3, #28
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018cc:	2101      	movs	r1, #1
 80018ce:	fa01 f202 	lsl.w	r2, r1, r2
 80018d2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80018dc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d00c      	beq.n	8001900 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80018f4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80018fe:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2201      	movs	r2, #1
 8001904:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b084      	sub	sp, #16
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001926:	2300      	movs	r3, #0
 8001928:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001930:	b2db      	uxtb	r3, r3
 8001932:	2b02      	cmp	r3, #2
 8001934:	d005      	beq.n	8001942 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2204      	movs	r2, #4
 800193a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	73fb      	strb	r3, [r7, #15]
 8001940:	e047      	b.n	80019d2 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f022 020e 	bic.w	r2, r2, #14
 8001950:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f022 0201 	bic.w	r2, r2, #1
 8001960:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800196c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001970:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001976:	f003 021c 	and.w	r2, r3, #28
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197e:	2101      	movs	r1, #1
 8001980:	fa01 f202 	lsl.w	r2, r1, r2
 8001984:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800198e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001994:	2b00      	cmp	r3, #0
 8001996:	d00c      	beq.n	80019b2 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80019a6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80019b0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2201      	movs	r2, #1
 80019b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d003      	beq.n	80019d2 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	4798      	blx	r3
    }
  }
  return status;
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f8:	f003 031c 	and.w	r3, r3, #28
 80019fc:	2204      	movs	r2, #4
 80019fe:	409a      	lsls	r2, r3
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4013      	ands	r3, r2
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d026      	beq.n	8001a56 <HAL_DMA_IRQHandler+0x7a>
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	f003 0304 	and.w	r3, r3, #4
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d021      	beq.n	8001a56 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 0320 	and.w	r3, r3, #32
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d107      	bne.n	8001a30 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f022 0204 	bic.w	r2, r2, #4
 8001a2e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a34:	f003 021c 	and.w	r2, r3, #28
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3c:	2104      	movs	r1, #4
 8001a3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a42:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d071      	beq.n	8001b30 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001a54:	e06c      	b.n	8001b30 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5a:	f003 031c 	and.w	r3, r3, #28
 8001a5e:	2202      	movs	r2, #2
 8001a60:	409a      	lsls	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	4013      	ands	r3, r2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d02e      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0xec>
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	f003 0302 	and.w	r3, r3, #2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d029      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0320 	and.w	r3, r3, #32
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d10b      	bne.n	8001a9a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f022 020a 	bic.w	r2, r2, #10
 8001a90:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2201      	movs	r2, #1
 8001a96:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9e:	f003 021c 	and.w	r2, r3, #28
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa6:	2102      	movs	r1, #2
 8001aa8:	fa01 f202 	lsl.w	r2, r1, r2
 8001aac:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d038      	beq.n	8001b30 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001ac6:	e033      	b.n	8001b30 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001acc:	f003 031c 	and.w	r3, r3, #28
 8001ad0:	2208      	movs	r2, #8
 8001ad2:	409a      	lsls	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d02a      	beq.n	8001b32 <HAL_DMA_IRQHandler+0x156>
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	f003 0308 	and.w	r3, r3, #8
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d025      	beq.n	8001b32 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f022 020e 	bic.w	r2, r2, #14
 8001af4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001afa:	f003 021c 	and.w	r2, r3, #28
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b02:	2101      	movs	r1, #1
 8001b04:	fa01 f202 	lsl.w	r2, r1, r2
 8001b08:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d004      	beq.n	8001b32 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001b30:	bf00      	nop
 8001b32:	bf00      	nop
}
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
	...

08001b3c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	461a      	mov	r2, r3
 8001b4a:	4b17      	ldr	r3, [pc, #92]	; (8001ba8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d80a      	bhi.n	8001b66 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b54:	089b      	lsrs	r3, r3, #2
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b5c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	6493      	str	r3, [r2, #72]	; 0x48
 8001b64:	e007      	b.n	8001b76 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6a:	089b      	lsrs	r3, r3, #2
 8001b6c:	009a      	lsls	r2, r3, #2
 8001b6e:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001b70:	4413      	add	r3, r2
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	6493      	str	r3, [r2, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	3b08      	subs	r3, #8
 8001b7e:	4a0c      	ldr	r2, [pc, #48]	; (8001bb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001b80:	fba2 2303 	umull	r2, r3, r2, r3
 8001b84:	091b      	lsrs	r3, r3, #4
 8001b86:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a0a      	ldr	r2, [pc, #40]	; (8001bb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001b8c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f003 031f 	and.w	r3, r3, #31
 8001b94:	2201      	movs	r2, #1
 8001b96:	409a      	lsls	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001b9c:	bf00      	nop
 8001b9e:	3714      	adds	r7, #20
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	40020407 	.word	0x40020407
 8001bac:	4002081c 	.word	0x4002081c
 8001bb0:	cccccccd 	.word	0xcccccccd
 8001bb4:	40020880 	.word	0x40020880

08001bb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bc8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001bce:	4413      	add	r3, r2
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4a09      	ldr	r2, [pc, #36]	; (8001c00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8001bdc:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	3b01      	subs	r3, #1
 8001be2:	f003 0303 	and.w	r3, r3, #3
 8001be6:	2201      	movs	r2, #1
 8001be8:	409a      	lsls	r2, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001bee:	bf00      	nop
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	1000823f 	.word	0x1000823f
 8001c00:	40020940 	.word	0x40020940

08001c04 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b087      	sub	sp, #28
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c12:	e14c      	b.n	8001eae <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	2101      	movs	r1, #1
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c20:	4013      	ands	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	f000 813e 	beq.w	8001ea8 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f003 0303 	and.w	r3, r3, #3
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d005      	beq.n	8001c44 <HAL_GPIO_Init+0x40>
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f003 0303 	and.w	r3, r3, #3
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d130      	bne.n	8001ca6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	2203      	movs	r2, #3
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	43db      	mvns	r3, r3
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	68da      	ldr	r2, [r3, #12]
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	693a      	ldr	r2, [r7, #16]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	4013      	ands	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	091b      	lsrs	r3, r3, #4
 8001c90:	f003 0201 	and.w	r2, r3, #1
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f003 0303 	and.w	r3, r3, #3
 8001cae:	2b03      	cmp	r3, #3
 8001cb0:	d017      	beq.n	8001ce2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	68db      	ldr	r3, [r3, #12]
 8001cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	2203      	movs	r2, #3
 8001cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc2:	43db      	mvns	r3, r3
 8001cc4:	693a      	ldr	r2, [r7, #16]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	689a      	ldr	r2, [r3, #8]
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f003 0303 	and.w	r3, r3, #3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d123      	bne.n	8001d36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	08da      	lsrs	r2, r3, #3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	3208      	adds	r2, #8
 8001cf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cfa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	f003 0307 	and.w	r3, r3, #7
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	220f      	movs	r2, #15
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	691a      	ldr	r2, [r3, #16]
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	f003 0307 	and.w	r3, r3, #7
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	08da      	lsrs	r2, r3, #3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	3208      	adds	r2, #8
 8001d30:	6939      	ldr	r1, [r7, #16]
 8001d32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	2203      	movs	r2, #3
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	43db      	mvns	r3, r3
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 0203 	and.w	r2, r3, #3
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	693a      	ldr	r2, [r7, #16]
 8001d68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 8098 	beq.w	8001ea8 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001d78:	4a54      	ldr	r2, [pc, #336]	; (8001ecc <HAL_GPIO_Init+0x2c8>)
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	089b      	lsrs	r3, r3, #2
 8001d7e:	3302      	adds	r3, #2
 8001d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d84:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	f003 0303 	and.w	r3, r3, #3
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	220f      	movs	r2, #15
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	43db      	mvns	r3, r3
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001da2:	d019      	beq.n	8001dd8 <HAL_GPIO_Init+0x1d4>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4a4a      	ldr	r2, [pc, #296]	; (8001ed0 <HAL_GPIO_Init+0x2cc>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d013      	beq.n	8001dd4 <HAL_GPIO_Init+0x1d0>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4a49      	ldr	r2, [pc, #292]	; (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d00d      	beq.n	8001dd0 <HAL_GPIO_Init+0x1cc>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4a48      	ldr	r2, [pc, #288]	; (8001ed8 <HAL_GPIO_Init+0x2d4>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d007      	beq.n	8001dcc <HAL_GPIO_Init+0x1c8>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4a47      	ldr	r2, [pc, #284]	; (8001edc <HAL_GPIO_Init+0x2d8>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d101      	bne.n	8001dc8 <HAL_GPIO_Init+0x1c4>
 8001dc4:	2304      	movs	r3, #4
 8001dc6:	e008      	b.n	8001dda <HAL_GPIO_Init+0x1d6>
 8001dc8:	2307      	movs	r3, #7
 8001dca:	e006      	b.n	8001dda <HAL_GPIO_Init+0x1d6>
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e004      	b.n	8001dda <HAL_GPIO_Init+0x1d6>
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	e002      	b.n	8001dda <HAL_GPIO_Init+0x1d6>
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e000      	b.n	8001dda <HAL_GPIO_Init+0x1d6>
 8001dd8:	2300      	movs	r3, #0
 8001dda:	697a      	ldr	r2, [r7, #20]
 8001ddc:	f002 0203 	and.w	r2, r2, #3
 8001de0:	0092      	lsls	r2, r2, #2
 8001de2:	4093      	lsls	r3, r2
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dea:	4938      	ldr	r1, [pc, #224]	; (8001ecc <HAL_GPIO_Init+0x2c8>)
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	089b      	lsrs	r3, r3, #2
 8001df0:	3302      	adds	r3, #2
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001df8:	4b39      	ldr	r3, [pc, #228]	; (8001ee0 <HAL_GPIO_Init+0x2dc>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	43db      	mvns	r3, r3
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	4013      	ands	r3, r2
 8001e06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d003      	beq.n	8001e1c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001e14:	693a      	ldr	r2, [r7, #16]
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e1c:	4a30      	ldr	r2, [pc, #192]	; (8001ee0 <HAL_GPIO_Init+0x2dc>)
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001e22:	4b2f      	ldr	r3, [pc, #188]	; (8001ee0 <HAL_GPIO_Init+0x2dc>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e46:	4a26      	ldr	r2, [pc, #152]	; (8001ee0 <HAL_GPIO_Init+0x2dc>)
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001e4c:	4b24      	ldr	r3, [pc, #144]	; (8001ee0 <HAL_GPIO_Init+0x2dc>)
 8001e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	43db      	mvns	r3, r3
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e72:	4a1b      	ldr	r2, [pc, #108]	; (8001ee0 <HAL_GPIO_Init+0x2dc>)
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8001e7a:	4b19      	ldr	r3, [pc, #100]	; (8001ee0 <HAL_GPIO_Init+0x2dc>)
 8001e7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d003      	beq.n	8001ea0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ea0:	4a0f      	ldr	r2, [pc, #60]	; (8001ee0 <HAL_GPIO_Init+0x2dc>)
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	f47f aeab 	bne.w	8001c14 <HAL_GPIO_Init+0x10>
  }
}
 8001ebe:	bf00      	nop
 8001ec0:	bf00      	nop
 8001ec2:	371c      	adds	r7, #28
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	40010000 	.word	0x40010000
 8001ed0:	48000400 	.word	0x48000400
 8001ed4:	48000800 	.word	0x48000800
 8001ed8:	48000c00 	.word	0x48000c00
 8001edc:	48001000 	.word	0x48001000
 8001ee0:	58000800 	.word	0x58000800

08001ee4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e08d      	b.n	8002012 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d106      	bne.n	8001f10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7fe fd9a 	bl	8000a44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2224      	movs	r2, #36	; 0x24
 8001f14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 0201 	bic.w	r2, r2, #1
 8001f26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685a      	ldr	r2, [r3, #4]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f34:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	689a      	ldr	r2, [r3, #8]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f44:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d107      	bne.n	8001f5e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	689a      	ldr	r2, [r3, #8]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	e006      	b.n	8001f6c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689a      	ldr	r2, [r3, #8]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001f6a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d108      	bne.n	8001f86 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f82:	605a      	str	r2, [r3, #4]
 8001f84:	e007      	b.n	8001f96 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	685a      	ldr	r2, [r3, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f94:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	6812      	ldr	r2, [r2, #0]
 8001fa0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fa4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fa8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68da      	ldr	r2, [r3, #12]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001fb8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691a      	ldr	r2, [r3, #16]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	695b      	ldr	r3, [r3, #20]
 8001fc2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	430a      	orrs	r2, r1
 8001fd2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	69d9      	ldr	r1, [r3, #28]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a1a      	ldr	r2, [r3, #32]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f042 0201 	orr.w	r2, r2, #1
 8001ff2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2220      	movs	r2, #32
 8001ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
	...

0800201c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b088      	sub	sp, #32
 8002020:	af02      	add	r7, sp, #8
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	607a      	str	r2, [r7, #4]
 8002026:	461a      	mov	r2, r3
 8002028:	460b      	mov	r3, r1
 800202a:	817b      	strh	r3, [r7, #10]
 800202c:	4613      	mov	r3, r2
 800202e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002036:	b2db      	uxtb	r3, r3
 8002038:	2b20      	cmp	r3, #32
 800203a:	f040 80fd 	bne.w	8002238 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002044:	2b01      	cmp	r3, #1
 8002046:	d101      	bne.n	800204c <HAL_I2C_Master_Transmit+0x30>
 8002048:	2302      	movs	r3, #2
 800204a:	e0f6      	b.n	800223a <HAL_I2C_Master_Transmit+0x21e>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002054:	f7ff fa40 	bl	80014d8 <HAL_GetTick>
 8002058:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	2319      	movs	r3, #25
 8002060:	2201      	movs	r2, #1
 8002062:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002066:	68f8      	ldr	r0, [r7, #12]
 8002068:	f000 fa24 	bl	80024b4 <I2C_WaitOnFlagUntilTimeout>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e0e1      	b.n	800223a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2221      	movs	r2, #33	; 0x21
 800207a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2210      	movs	r2, #16
 8002082:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	893a      	ldrh	r2, [r7, #8]
 8002096:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2200      	movs	r2, #0
 800209c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	2bff      	cmp	r3, #255	; 0xff
 80020a6:	d906      	bls.n	80020b6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	22ff      	movs	r2, #255	; 0xff
 80020ac:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80020ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020b2:	617b      	str	r3, [r7, #20]
 80020b4:	e007      	b.n	80020c6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80020c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020c4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d024      	beq.n	8002118 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d2:	781a      	ldrb	r2, [r3, #0]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020de:	1c5a      	adds	r2, r3, #1
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	3b01      	subs	r3, #1
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020f6:	3b01      	subs	r3, #1
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002102:	b2db      	uxtb	r3, r3
 8002104:	3301      	adds	r3, #1
 8002106:	b2da      	uxtb	r2, r3
 8002108:	8979      	ldrh	r1, [r7, #10]
 800210a:	4b4e      	ldr	r3, [pc, #312]	; (8002244 <HAL_I2C_Master_Transmit+0x228>)
 800210c:	9300      	str	r3, [sp, #0]
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	68f8      	ldr	r0, [r7, #12]
 8002112:	f000 fc0b 	bl	800292c <I2C_TransferConfig>
 8002116:	e066      	b.n	80021e6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800211c:	b2da      	uxtb	r2, r3
 800211e:	8979      	ldrh	r1, [r7, #10]
 8002120:	4b48      	ldr	r3, [pc, #288]	; (8002244 <HAL_I2C_Master_Transmit+0x228>)
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	68f8      	ldr	r0, [r7, #12]
 8002128:	f000 fc00 	bl	800292c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800212c:	e05b      	b.n	80021e6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	6a39      	ldr	r1, [r7, #32]
 8002132:	68f8      	ldr	r0, [r7, #12]
 8002134:	f000 fa0d 	bl	8002552 <I2C_WaitOnTXISFlagUntilTimeout>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e07b      	b.n	800223a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002146:	781a      	ldrb	r2, [r3, #0]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002152:	1c5a      	adds	r2, r3, #1
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800215c:	b29b      	uxth	r3, r3
 800215e:	3b01      	subs	r3, #1
 8002160:	b29a      	uxth	r2, r3
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800216a:	3b01      	subs	r3, #1
 800216c:	b29a      	uxth	r2, r3
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002176:	b29b      	uxth	r3, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	d034      	beq.n	80021e6 <HAL_I2C_Master_Transmit+0x1ca>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002180:	2b00      	cmp	r3, #0
 8002182:	d130      	bne.n	80021e6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	6a3b      	ldr	r3, [r7, #32]
 800218a:	2200      	movs	r2, #0
 800218c:	2180      	movs	r1, #128	; 0x80
 800218e:	68f8      	ldr	r0, [r7, #12]
 8002190:	f000 f990 	bl	80024b4 <I2C_WaitOnFlagUntilTimeout>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e04d      	b.n	800223a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	2bff      	cmp	r3, #255	; 0xff
 80021a6:	d90e      	bls.n	80021c6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	22ff      	movs	r2, #255	; 0xff
 80021ac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021b2:	b2da      	uxtb	r2, r3
 80021b4:	8979      	ldrh	r1, [r7, #10]
 80021b6:	2300      	movs	r3, #0
 80021b8:	9300      	str	r3, [sp, #0]
 80021ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021be:	68f8      	ldr	r0, [r7, #12]
 80021c0:	f000 fbb4 	bl	800292c <I2C_TransferConfig>
 80021c4:	e00f      	b.n	80021e6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021d4:	b2da      	uxtb	r2, r3
 80021d6:	8979      	ldrh	r1, [r7, #10]
 80021d8:	2300      	movs	r3, #0
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021e0:	68f8      	ldr	r0, [r7, #12]
 80021e2:	f000 fba3 	bl	800292c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d19e      	bne.n	800212e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	6a39      	ldr	r1, [r7, #32]
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f000 f9f3 	bl	80025e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e01a      	b.n	800223a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2220      	movs	r2, #32
 800220a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	6859      	ldr	r1, [r3, #4]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	4b0c      	ldr	r3, [pc, #48]	; (8002248 <HAL_I2C_Master_Transmit+0x22c>)
 8002218:	400b      	ands	r3, r1
 800221a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2220      	movs	r2, #32
 8002220:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2200      	movs	r2, #0
 8002230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002234:	2300      	movs	r3, #0
 8002236:	e000      	b.n	800223a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002238:	2302      	movs	r3, #2
  }
}
 800223a:	4618      	mov	r0, r3
 800223c:	3718      	adds	r7, #24
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	80002000 	.word	0x80002000
 8002248:	fe00e800 	.word	0xfe00e800

0800224c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b088      	sub	sp, #32
 8002250:	af02      	add	r7, sp, #8
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	607a      	str	r2, [r7, #4]
 8002256:	461a      	mov	r2, r3
 8002258:	460b      	mov	r3, r1
 800225a:	817b      	strh	r3, [r7, #10]
 800225c:	4613      	mov	r3, r2
 800225e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2b20      	cmp	r3, #32
 800226a:	f040 80db 	bne.w	8002424 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002274:	2b01      	cmp	r3, #1
 8002276:	d101      	bne.n	800227c <HAL_I2C_Master_Receive+0x30>
 8002278:	2302      	movs	r3, #2
 800227a:	e0d4      	b.n	8002426 <HAL_I2C_Master_Receive+0x1da>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2201      	movs	r2, #1
 8002280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002284:	f7ff f928 	bl	80014d8 <HAL_GetTick>
 8002288:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	2319      	movs	r3, #25
 8002290:	2201      	movs	r2, #1
 8002292:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002296:	68f8      	ldr	r0, [r7, #12]
 8002298:	f000 f90c 	bl	80024b4 <I2C_WaitOnFlagUntilTimeout>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e0bf      	b.n	8002426 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2222      	movs	r2, #34	; 0x22
 80022aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2210      	movs	r2, #16
 80022b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2200      	movs	r2, #0
 80022ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	893a      	ldrh	r2, [r7, #8]
 80022c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2200      	movs	r2, #0
 80022cc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	2bff      	cmp	r3, #255	; 0xff
 80022d6:	d90e      	bls.n	80022f6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	22ff      	movs	r2, #255	; 0xff
 80022dc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022e2:	b2da      	uxtb	r2, r3
 80022e4:	8979      	ldrh	r1, [r7, #10]
 80022e6:	4b52      	ldr	r3, [pc, #328]	; (8002430 <HAL_I2C_Master_Receive+0x1e4>)
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022ee:	68f8      	ldr	r0, [r7, #12]
 80022f0:	f000 fb1c 	bl	800292c <I2C_TransferConfig>
 80022f4:	e06d      	b.n	80023d2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002304:	b2da      	uxtb	r2, r3
 8002306:	8979      	ldrh	r1, [r7, #10]
 8002308:	4b49      	ldr	r3, [pc, #292]	; (8002430 <HAL_I2C_Master_Receive+0x1e4>)
 800230a:	9300      	str	r3, [sp, #0]
 800230c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f000 fb0b 	bl	800292c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002316:	e05c      	b.n	80023d2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	6a39      	ldr	r1, [r7, #32]
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f000 f9a3 	bl	8002668 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e07c      	b.n	8002426 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002336:	b2d2      	uxtb	r2, r2
 8002338:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233e:	1c5a      	adds	r2, r3, #1
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002348:	3b01      	subs	r3, #1
 800234a:	b29a      	uxth	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002354:	b29b      	uxth	r3, r3
 8002356:	3b01      	subs	r3, #1
 8002358:	b29a      	uxth	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002362:	b29b      	uxth	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	d034      	beq.n	80023d2 <HAL_I2C_Master_Receive+0x186>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800236c:	2b00      	cmp	r3, #0
 800236e:	d130      	bne.n	80023d2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	6a3b      	ldr	r3, [r7, #32]
 8002376:	2200      	movs	r2, #0
 8002378:	2180      	movs	r1, #128	; 0x80
 800237a:	68f8      	ldr	r0, [r7, #12]
 800237c:	f000 f89a 	bl	80024b4 <I2C_WaitOnFlagUntilTimeout>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e04d      	b.n	8002426 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800238e:	b29b      	uxth	r3, r3
 8002390:	2bff      	cmp	r3, #255	; 0xff
 8002392:	d90e      	bls.n	80023b2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	22ff      	movs	r2, #255	; 0xff
 8002398:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800239e:	b2da      	uxtb	r2, r3
 80023a0:	8979      	ldrh	r1, [r7, #10]
 80023a2:	2300      	movs	r3, #0
 80023a4:	9300      	str	r3, [sp, #0]
 80023a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023aa:	68f8      	ldr	r0, [r7, #12]
 80023ac:	f000 fabe 	bl	800292c <I2C_TransferConfig>
 80023b0:	e00f      	b.n	80023d2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	8979      	ldrh	r1, [r7, #10]
 80023c4:	2300      	movs	r3, #0
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023cc:	68f8      	ldr	r0, [r7, #12]
 80023ce:	f000 faad 	bl	800292c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d19d      	bne.n	8002318 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023dc:	697a      	ldr	r2, [r7, #20]
 80023de:	6a39      	ldr	r1, [r7, #32]
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f000 f8fd 	bl	80025e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e01a      	b.n	8002426 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2220      	movs	r2, #32
 80023f6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6859      	ldr	r1, [r3, #4]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <HAL_I2C_Master_Receive+0x1e8>)
 8002404:	400b      	ands	r3, r1
 8002406:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2220      	movs	r2, #32
 800240c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002420:	2300      	movs	r3, #0
 8002422:	e000      	b.n	8002426 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002424:	2302      	movs	r3, #2
  }
}
 8002426:	4618      	mov	r0, r3
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	80002400 	.word	0x80002400
 8002434:	fe00e800 	.word	0xfe00e800

08002438 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	699b      	ldr	r3, [r3, #24]
 8002446:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002454:	2b00      	cmp	r3, #0
 8002456:	d005      	beq.n	8002464 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800245c:	68ba      	ldr	r2, [r7, #8]
 800245e:	68f9      	ldr	r1, [r7, #12]
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	4798      	blx	r3
  }
}
 8002464:	bf00      	nop
 8002466:	3710      	adds	r7, #16
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	2b02      	cmp	r3, #2
 8002480:	d103      	bne.n	800248a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	2200      	movs	r2, #0
 8002488:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b01      	cmp	r3, #1
 8002496:	d007      	beq.n	80024a8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	699a      	ldr	r2, [r3, #24]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f042 0201 	orr.w	r2, r2, #1
 80024a6:	619a      	str	r2, [r3, #24]
  }
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	603b      	str	r3, [r7, #0]
 80024c0:	4613      	mov	r3, r2
 80024c2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024c4:	e031      	b.n	800252a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024cc:	d02d      	beq.n	800252a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024ce:	f7ff f803 	bl	80014d8 <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	683a      	ldr	r2, [r7, #0]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d302      	bcc.n	80024e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d122      	bne.n	800252a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	699a      	ldr	r2, [r3, #24]
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	4013      	ands	r3, r2
 80024ee:	68ba      	ldr	r2, [r7, #8]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	bf0c      	ite	eq
 80024f4:	2301      	moveq	r3, #1
 80024f6:	2300      	movne	r3, #0
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	461a      	mov	r2, r3
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	429a      	cmp	r2, r3
 8002500:	d113      	bne.n	800252a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002506:	f043 0220 	orr.w	r2, r3, #32
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2220      	movs	r2, #32
 8002512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2200      	movs	r2, #0
 800251a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e00f      	b.n	800254a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	699a      	ldr	r2, [r3, #24]
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	4013      	ands	r3, r2
 8002534:	68ba      	ldr	r2, [r7, #8]
 8002536:	429a      	cmp	r2, r3
 8002538:	bf0c      	ite	eq
 800253a:	2301      	moveq	r3, #1
 800253c:	2300      	movne	r3, #0
 800253e:	b2db      	uxtb	r3, r3
 8002540:	461a      	mov	r2, r3
 8002542:	79fb      	ldrb	r3, [r7, #7]
 8002544:	429a      	cmp	r2, r3
 8002546:	d0be      	beq.n	80024c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b084      	sub	sp, #16
 8002556:	af00      	add	r7, sp, #0
 8002558:	60f8      	str	r0, [r7, #12]
 800255a:	60b9      	str	r1, [r7, #8]
 800255c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800255e:	e033      	b.n	80025c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	68b9      	ldr	r1, [r7, #8]
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 f901 	bl	800276c <I2C_IsErrorOccurred>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e031      	b.n	80025d8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800257a:	d025      	beq.n	80025c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800257c:	f7fe ffac 	bl	80014d8 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	68ba      	ldr	r2, [r7, #8]
 8002588:	429a      	cmp	r2, r3
 800258a:	d302      	bcc.n	8002592 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d11a      	bne.n	80025c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b02      	cmp	r3, #2
 800259e:	d013      	beq.n	80025c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a4:	f043 0220 	orr.w	r2, r3, #32
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2220      	movs	r2, #32
 80025b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e007      	b.n	80025d8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d1c4      	bne.n	8002560 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	60b9      	str	r1, [r7, #8]
 80025ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025ec:	e02f      	b.n	800264e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	68b9      	ldr	r1, [r7, #8]
 80025f2:	68f8      	ldr	r0, [r7, #12]
 80025f4:	f000 f8ba 	bl	800276c <I2C_IsErrorOccurred>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e02d      	b.n	800265e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002602:	f7fe ff69 	bl	80014d8 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	429a      	cmp	r2, r3
 8002610:	d302      	bcc.n	8002618 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d11a      	bne.n	800264e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	f003 0320 	and.w	r3, r3, #32
 8002622:	2b20      	cmp	r3, #32
 8002624:	d013      	beq.n	800264e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800262a:	f043 0220 	orr.w	r2, r3, #32
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2220      	movs	r2, #32
 8002636:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2200      	movs	r2, #0
 800263e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e007      	b.n	800265e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	f003 0320 	and.w	r3, r3, #32
 8002658:	2b20      	cmp	r3, #32
 800265a:	d1c8      	bne.n	80025ee <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002674:	e06b      	b.n	800274e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	68b9      	ldr	r1, [r7, #8]
 800267a:	68f8      	ldr	r0, [r7, #12]
 800267c:	f000 f876 	bl	800276c <I2C_IsErrorOccurred>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e069      	b.n	800275e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	f003 0320 	and.w	r3, r3, #32
 8002694:	2b20      	cmp	r3, #32
 8002696:	d138      	bne.n	800270a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	699b      	ldr	r3, [r3, #24]
 800269e:	f003 0304 	and.w	r3, r3, #4
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	d105      	bne.n	80026b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80026ae:	2300      	movs	r3, #0
 80026b0:	e055      	b.n	800275e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	f003 0310 	and.w	r3, r3, #16
 80026bc:	2b10      	cmp	r3, #16
 80026be:	d107      	bne.n	80026d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2210      	movs	r2, #16
 80026c6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2204      	movs	r2, #4
 80026cc:	645a      	str	r2, [r3, #68]	; 0x44
 80026ce:	e002      	b.n	80026d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2200      	movs	r2, #0
 80026d4:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2220      	movs	r2, #32
 80026dc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	6859      	ldr	r1, [r3, #4]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	4b1f      	ldr	r3, [pc, #124]	; (8002768 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 80026ea:	400b      	ands	r3, r1
 80026ec:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2220      	movs	r2, #32
 80026f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e029      	b.n	800275e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800270a:	f7fe fee5 	bl	80014d8 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	429a      	cmp	r2, r3
 8002718:	d302      	bcc.n	8002720 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d116      	bne.n	800274e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	f003 0304 	and.w	r3, r3, #4
 800272a:	2b04      	cmp	r3, #4
 800272c:	d00f      	beq.n	800274e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002732:	f043 0220 	orr.w	r2, r3, #32
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2220      	movs	r2, #32
 800273e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2200      	movs	r2, #0
 8002746:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e007      	b.n	800275e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	699b      	ldr	r3, [r3, #24]
 8002754:	f003 0304 	and.w	r3, r3, #4
 8002758:	2b04      	cmp	r3, #4
 800275a:	d18c      	bne.n	8002676 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	fe00e800 	.word	0xfe00e800

0800276c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b08a      	sub	sp, #40	; 0x28
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002778:	2300      	movs	r3, #0
 800277a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002786:	2300      	movs	r3, #0
 8002788:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	f003 0310 	and.w	r3, r3, #16
 8002794:	2b00      	cmp	r3, #0
 8002796:	d068      	beq.n	800286a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2210      	movs	r2, #16
 800279e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80027a0:	e049      	b.n	8002836 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a8:	d045      	beq.n	8002836 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80027aa:	f7fe fe95 	bl	80014d8 <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	68ba      	ldr	r2, [r7, #8]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d302      	bcc.n	80027c0 <I2C_IsErrorOccurred+0x54>
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d13a      	bne.n	8002836 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80027d2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	699b      	ldr	r3, [r3, #24]
 80027da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80027de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027e2:	d121      	bne.n	8002828 <I2C_IsErrorOccurred+0xbc>
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027ea:	d01d      	beq.n	8002828 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80027ec:	7cfb      	ldrb	r3, [r7, #19]
 80027ee:	2b20      	cmp	r3, #32
 80027f0:	d01a      	beq.n	8002828 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002800:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002802:	f7fe fe69 	bl	80014d8 <HAL_GetTick>
 8002806:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002808:	e00e      	b.n	8002828 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800280a:	f7fe fe65 	bl	80014d8 <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b19      	cmp	r3, #25
 8002816:	d907      	bls.n	8002828 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002818:	6a3b      	ldr	r3, [r7, #32]
 800281a:	f043 0320 	orr.w	r3, r3, #32
 800281e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002826:	e006      	b.n	8002836 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	f003 0320 	and.w	r3, r3, #32
 8002832:	2b20      	cmp	r3, #32
 8002834:	d1e9      	bne.n	800280a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	699b      	ldr	r3, [r3, #24]
 800283c:	f003 0320 	and.w	r3, r3, #32
 8002840:	2b20      	cmp	r3, #32
 8002842:	d003      	beq.n	800284c <I2C_IsErrorOccurred+0xe0>
 8002844:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002848:	2b00      	cmp	r3, #0
 800284a:	d0aa      	beq.n	80027a2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800284c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002850:	2b00      	cmp	r3, #0
 8002852:	d103      	bne.n	800285c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2220      	movs	r2, #32
 800285a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800285c:	6a3b      	ldr	r3, [r7, #32]
 800285e:	f043 0304 	orr.w	r3, r3, #4
 8002862:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	699b      	ldr	r3, [r3, #24]
 8002870:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d00b      	beq.n	8002894 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800287c:	6a3b      	ldr	r3, [r7, #32]
 800287e:	f043 0301 	orr.w	r3, r3, #1
 8002882:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f44f 7280 	mov.w	r2, #256	; 0x100
 800288c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00b      	beq.n	80028b6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800289e:	6a3b      	ldr	r3, [r7, #32]
 80028a0:	f043 0308 	orr.w	r3, r3, #8
 80028a4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028ae:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d00b      	beq.n	80028d8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80028c0:	6a3b      	ldr	r3, [r7, #32]
 80028c2:	f043 0302 	orr.w	r3, r3, #2
 80028c6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80028d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d01c      	beq.n	800291a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80028e0:	68f8      	ldr	r0, [r7, #12]
 80028e2:	f7ff fdc3 	bl	800246c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	6859      	ldr	r1, [r3, #4]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	4b0d      	ldr	r3, [pc, #52]	; (8002928 <I2C_IsErrorOccurred+0x1bc>)
 80028f2:	400b      	ands	r3, r1
 80028f4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028fa:	6a3b      	ldr	r3, [r7, #32]
 80028fc:	431a      	orrs	r2, r3
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2220      	movs	r2, #32
 8002906:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2200      	movs	r2, #0
 8002916:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800291a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800291e:	4618      	mov	r0, r3
 8002920:	3728      	adds	r7, #40	; 0x28
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	fe00e800 	.word	0xfe00e800

0800292c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800292c:	b480      	push	{r7}
 800292e:	b087      	sub	sp, #28
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	607b      	str	r3, [r7, #4]
 8002936:	460b      	mov	r3, r1
 8002938:	817b      	strh	r3, [r7, #10]
 800293a:	4613      	mov	r3, r2
 800293c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800293e:	897b      	ldrh	r3, [r7, #10]
 8002940:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002944:	7a7b      	ldrb	r3, [r7, #9]
 8002946:	041b      	lsls	r3, r3, #16
 8002948:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800294c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002952:	6a3b      	ldr	r3, [r7, #32]
 8002954:	4313      	orrs	r3, r2
 8002956:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800295a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	6a3b      	ldr	r3, [r7, #32]
 8002964:	0d5b      	lsrs	r3, r3, #21
 8002966:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800296a:	4b08      	ldr	r3, [pc, #32]	; (800298c <I2C_TransferConfig+0x60>)
 800296c:	430b      	orrs	r3, r1
 800296e:	43db      	mvns	r3, r3
 8002970:	ea02 0103 	and.w	r1, r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	430a      	orrs	r2, r1
 800297c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800297e:	bf00      	nop
 8002980:	371c      	adds	r7, #28
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	03ff63ff 	.word	0x03ff63ff

08002990 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b20      	cmp	r3, #32
 80029a4:	d138      	bne.n	8002a18 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d101      	bne.n	80029b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80029b0:	2302      	movs	r3, #2
 80029b2:	e032      	b.n	8002a1a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2224      	movs	r2, #36	; 0x24
 80029c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0201 	bic.w	r2, r2, #1
 80029d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80029e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	6819      	ldr	r1, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	683a      	ldr	r2, [r7, #0]
 80029f0:	430a      	orrs	r2, r1
 80029f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f042 0201 	orr.w	r2, r2, #1
 8002a02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2220      	movs	r2, #32
 8002a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002a14:	2300      	movs	r3, #0
 8002a16:	e000      	b.n	8002a1a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002a18:	2302      	movs	r3, #2
  }
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	370c      	adds	r7, #12
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr

08002a26 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a26:	b480      	push	{r7}
 8002a28:	b085      	sub	sp, #20
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
 8002a2e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	2b20      	cmp	r3, #32
 8002a3a:	d139      	bne.n	8002ab0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d101      	bne.n	8002a4a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002a46:	2302      	movs	r3, #2
 8002a48:	e033      	b.n	8002ab2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2224      	movs	r2, #36	; 0x24
 8002a56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0201 	bic.w	r2, r2, #1
 8002a68:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002a78:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	021b      	lsls	r3, r3, #8
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68fa      	ldr	r2, [r7, #12]
 8002a8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f042 0201 	orr.w	r2, r2, #1
 8002a9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002aac:	2300      	movs	r3, #0
 8002aae:	e000      	b.n	8002ab2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ab0:	2302      	movs	r3, #2
  }
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3714      	adds	r7, #20
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr
	...

08002ac0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ac4:	4b05      	ldr	r3, [pc, #20]	; (8002adc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a04      	ldr	r2, [pc, #16]	; (8002adc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002aca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ace:	6013      	str	r3, [r2, #0]
}
 8002ad0:	bf00      	nop
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	58000400 	.word	0x58000400

08002ae0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002ae4:	4b04      	ldr	r3, [pc, #16]	; (8002af8 <HAL_PWREx_GetVoltageRange+0x18>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	58000400 	.word	0x58000400

08002afc <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002b00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b0e:	d101      	bne.n	8002b14 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002b10:	2301      	movs	r3, #1
 8002b12:	e000      	b.n	8002b16 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002b24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002b2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b32:	6013      	str	r3, [r2, #0]
}
 8002b34:	bf00      	nop
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr

08002b3e <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002b42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002b4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b50:	6013      	str	r3, [r2, #0]
}
 8002b52:	bf00      	nop
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002b60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002b6e:	d101      	bne.n	8002b74 <LL_RCC_HSE_IsReady+0x18>
 8002b70:	2301      	movs	r3, #1
 8002b72:	e000      	b.n	8002b76 <LL_RCC_HSE_IsReady+0x1a>
 8002b74:	2300      	movs	r3, #0
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002b84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002b8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b92:	6013      	str	r3, [r2, #0]
}
 8002b94:	bf00      	nop
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002ba2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002bac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bb0:	6013      	str	r3, [r2, #0]
}
 8002bb2:	bf00      	nop
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002bc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bce:	d101      	bne.n	8002bd4 <LL_RCC_HSI_IsReady+0x18>
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e000      	b.n	8002bd6 <LL_RCC_HSI_IsReady+0x1a>
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002be8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	061b      	lsls	r3, r3, #24
 8002bf6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	604b      	str	r3, [r1, #4]
}
 8002bfe:	bf00      	nop
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr

08002c0a <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8002c0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c12:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c16:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c1a:	f043 0301 	orr.w	r3, r3, #1
 8002c1e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8002c22:	bf00      	nop
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8002c30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c3c:	f023 0301 	bic.w	r3, r3, #1
 8002c40:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8002c44:	bf00      	nop
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8002c4e:	b480      	push	{r7}
 8002c50:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8002c52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c56:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d101      	bne.n	8002c66 <LL_RCC_HSI48_IsReady+0x18>
 8002c62:	2301      	movs	r3, #1
 8002c64:	e000      	b.n	8002c68 <LL_RCC_HSI48_IsReady+0x1a>
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8002c72:	b480      	push	{r7}
 8002c74:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002c76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c82:	f043 0301 	orr.w	r3, r3, #1
 8002c86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002c8a:	bf00      	nop
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002c98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ca4:	f023 0301 	bic.w	r3, r3, #1
 8002ca8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002cac:	bf00      	nop
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr

08002cb6 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002cba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cc2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002cc6:	f043 0304 	orr.w	r3, r3, #4
 8002cca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002cce:	bf00      	nop
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002cdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ce8:	f023 0304 	bic.w	r3, r3, #4
 8002cec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002cf0:	bf00      	nop
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002cfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d101      	bne.n	8002d12 <LL_RCC_LSE_IsReady+0x18>
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e000      	b.n	8002d14 <LL_RCC_LSE_IsReady+0x1a>
 8002d12:	2300      	movs	r3, #0
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002d22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d2e:	f043 0301 	orr.w	r3, r3, #1
 8002d32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002d36:	bf00      	nop
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr

08002d40 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002d44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d4c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d50:	f023 0301 	bic.w	r3, r3, #1
 8002d54:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002d58:	bf00      	nop
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8002d62:	b480      	push	{r7}
 8002d64:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8002d66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d101      	bne.n	8002d7a <LL_RCC_LSI1_IsReady+0x18>
 8002d76:	2301      	movs	r3, #1
 8002d78:	e000      	b.n	8002d7c <LL_RCC_LSI1_IsReady+0x1a>
 8002d7a:	2300      	movs	r3, #0
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr

08002d86 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8002d86:	b480      	push	{r7}
 8002d88:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002d8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d92:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d96:	f043 0304 	orr.w	r3, r3, #4
 8002d9a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002d9e:	bf00      	nop
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002dac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002db0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002db4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002db8:	f023 0304 	bic.w	r3, r3, #4
 8002dbc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002dc0:	bf00      	nop
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr

08002dca <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8002dca:	b480      	push	{r7}
 8002dcc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8002dce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dd6:	f003 0308 	and.w	r3, r3, #8
 8002dda:	2b08      	cmp	r3, #8
 8002ddc:	d101      	bne.n	8002de2 <LL_RCC_LSI2_IsReady+0x18>
 8002dde:	2301      	movs	r3, #1
 8002de0:	e000      	b.n	8002de4 <LL_RCC_LSI2_IsReady+0x1a>
 8002de2:	2300      	movs	r3, #0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b083      	sub	sp, #12
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8002df6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dfe:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	021b      	lsls	r3, r3, #8
 8002e06:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002e20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e2a:	f043 0301 	orr.w	r3, r3, #1
 8002e2e:	6013      	str	r3, [r2, #0]
}
 8002e30:	bf00      	nop
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr

08002e3a <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002e3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e48:	f023 0301 	bic.w	r3, r3, #1
 8002e4c:	6013      	str	r3, [r2, #0]
}
 8002e4e:	bf00      	nop
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d101      	bne.n	8002e6e <LL_RCC_MSI_IsReady+0x16>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e000      	b.n	8002e70 <LL_RCC_MSI_IsReady+0x18>
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b083      	sub	sp, #12
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8002e82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e8c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	600b      	str	r3, [r1, #0]
}
 8002e96:	bf00      	nop
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8002ea8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002eb2:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2bb0      	cmp	r3, #176	; 0xb0
 8002eb8:	d901      	bls.n	8002ebe <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8002eba:	23b0      	movs	r3, #176	; 0xb0
 8002ebc:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8002ebe:	687b      	ldr	r3, [r7, #4]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002ed4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	021b      	lsls	r3, r3, #8
 8002ee2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	604b      	str	r3, [r1, #4]
}
 8002eea:	bf00      	nop
 8002eec:	370c      	adds	r7, #12
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	b083      	sub	sp, #12
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002efe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f023 0203 	bic.w	r2, r3, #3
 8002f08:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	608b      	str	r3, [r1, #8]
}
 8002f12:	bf00      	nop
 8002f14:	370c      	adds	r7, #12
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr

08002f1e <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002f22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f003 030c 	and.w	r3, r3, #12
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b083      	sub	sp, #12
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002f3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f48:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	608b      	str	r3, [r1, #8]
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr

08002f5e <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002f66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f6a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002f6e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b083      	sub	sp, #12
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002f92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f96:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002f9a:	f023 020f 	bic.w	r2, r3, #15
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	091b      	lsrs	r3, r3, #4
 8002fa2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002fc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002fca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	608b      	str	r3, [r1, #8]
}
 8002fd4:	bf00      	nop
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002fe8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ff2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	608b      	str	r3, [r1, #8]
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800300c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003016:	4618      	mov	r0, r3
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8003024:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003028:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800302c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003030:	4618      	mov	r0, r3
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr

0800303a <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 800303a:	b480      	push	{r7}
 800303c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800303e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003042:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003046:	011b      	lsls	r3, r3, #4
 8003048:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800304c:	4618      	mov	r0, r3
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003056:	b480      	push	{r7}
 8003058:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800305a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003064:	4618      	mov	r0, r3
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr

0800306e <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800306e:	b480      	push	{r7}
 8003070:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003072:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800307c:	4618      	mov	r0, r3
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr

08003086 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8003086:	b480      	push	{r7}
 8003088:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800308a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003094:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003098:	6013      	str	r3, [r2, #0]
}
 800309a:	bf00      	nop
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80030a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030b6:	6013      	str	r3, [r2, #0]
}
 80030b8:	bf00      	nop
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr

080030c2 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80030c2:	b480      	push	{r7}
 80030c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80030c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80030d4:	d101      	bne.n	80030da <LL_RCC_PLL_IsReady+0x18>
 80030d6:	2301      	movs	r3, #1
 80030d8:	e000      	b.n	80030dc <LL_RCC_PLL_IsReady+0x1a>
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr

080030e6 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80030e6:	b480      	push	{r7}
 80030e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80030ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	0a1b      	lsrs	r3, r3, #8
 80030f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003104:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800310e:	4618      	mov	r0, r3
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800311c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8003126:	4618      	mov	r0, r3
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003134:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	f003 0303 	and.w	r3, r3, #3
}
 800313e:	4618      	mov	r0, r3
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800314c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003156:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800315a:	d101      	bne.n	8003160 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8003170:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003174:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003178:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800317c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003180:	d101      	bne.n	8003186 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8003182:	2301      	movs	r3, #1
 8003184:	e000      	b.n	8003188 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr

08003192 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8003192:	b480      	push	{r7}
 8003194:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8003196:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800319a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800319e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031a6:	d101      	bne.n	80031ac <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80031a8:	2301      	movs	r3, #1
 80031aa:	e000      	b.n	80031ae <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80031bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80031ca:	d101      	bne.n	80031d0 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80031cc:	2301      	movs	r3, #1
 80031ce:	e000      	b.n	80031d2 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80031e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031ee:	d101      	bne.n	80031f4 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80031f0:	2301      	movs	r3, #1
 80031f2:	e000      	b.n	80031f6 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003200:	b590      	push	{r4, r7, lr}
 8003202:	b08d      	sub	sp, #52	; 0x34
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e363      	b.n	80038da <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0320 	and.w	r3, r3, #32
 800321a:	2b00      	cmp	r3, #0
 800321c:	f000 808d 	beq.w	800333a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003220:	f7ff fe7d 	bl	8002f1e <LL_RCC_GetSysClkSource>
 8003224:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003226:	f7ff ff83 	bl	8003130 <LL_RCC_PLL_GetMainSource>
 800322a:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800322c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800322e:	2b00      	cmp	r3, #0
 8003230:	d005      	beq.n	800323e <HAL_RCC_OscConfig+0x3e>
 8003232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003234:	2b0c      	cmp	r3, #12
 8003236:	d147      	bne.n	80032c8 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8003238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800323a:	2b01      	cmp	r3, #1
 800323c:	d144      	bne.n	80032c8 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e347      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800324e:	f7ff fe28 	bl	8002ea2 <LL_RCC_MSI_GetRange>
 8003252:	4603      	mov	r3, r0
 8003254:	429c      	cmp	r4, r3
 8003256:	d914      	bls.n	8003282 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325c:	4618      	mov	r0, r3
 800325e:	f000 fd63 	bl	8003d28 <RCC_SetFlashLatencyFromMSIRange>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d001      	beq.n	800326c <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e336      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff fe02 	bl	8002e7a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a1b      	ldr	r3, [r3, #32]
 800327a:	4618      	mov	r0, r3
 800327c:	f7ff fe26 	bl	8002ecc <LL_RCC_MSI_SetCalibTrimming>
 8003280:	e013      	b.n	80032aa <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff fdf7 	bl	8002e7a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff fe1b 	bl	8002ecc <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329a:	4618      	mov	r0, r3
 800329c:	f000 fd44 	bl	8003d28 <RCC_SetFlashLatencyFromMSIRange>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e317      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80032aa:	f000 fccb 	bl	8003c44 <HAL_RCC_GetHCLKFreq>
 80032ae:	4603      	mov	r3, r0
 80032b0:	4aa4      	ldr	r2, [pc, #656]	; (8003544 <HAL_RCC_OscConfig+0x344>)
 80032b2:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80032b4:	4ba4      	ldr	r3, [pc, #656]	; (8003548 <HAL_RCC_OscConfig+0x348>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7fd fded 	bl	8000e98 <HAL_InitTick>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d039      	beq.n	8003338 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e308      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	69db      	ldr	r3, [r3, #28]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d01e      	beq.n	800330e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80032d0:	f7ff fda4 	bl	8002e1c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032d4:	f7fe f900 	bl	80014d8 <HAL_GetTick>
 80032d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80032da:	e008      	b.n	80032ee <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032dc:	f7fe f8fc 	bl	80014d8 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d901      	bls.n	80032ee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e2f5      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80032ee:	f7ff fdb3 	bl	8002e58 <LL_RCC_MSI_IsReady>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0f1      	beq.n	80032dc <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7ff fdbc 	bl	8002e7a <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a1b      	ldr	r3, [r3, #32]
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff fde0 	bl	8002ecc <LL_RCC_MSI_SetCalibTrimming>
 800330c:	e015      	b.n	800333a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800330e:	f7ff fd94 	bl	8002e3a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003312:	f7fe f8e1 	bl	80014d8 <HAL_GetTick>
 8003316:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8003318:	e008      	b.n	800332c <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800331a:	f7fe f8dd 	bl	80014d8 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e2d6      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800332c:	f7ff fd94 	bl	8002e58 <LL_RCC_MSI_IsReady>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1f1      	bne.n	800331a <HAL_RCC_OscConfig+0x11a>
 8003336:	e000      	b.n	800333a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003338:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0301 	and.w	r3, r3, #1
 8003342:	2b00      	cmp	r3, #0
 8003344:	d047      	beq.n	80033d6 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003346:	f7ff fdea 	bl	8002f1e <LL_RCC_GetSysClkSource>
 800334a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800334c:	f7ff fef0 	bl	8003130 <LL_RCC_PLL_GetMainSource>
 8003350:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003352:	6a3b      	ldr	r3, [r7, #32]
 8003354:	2b08      	cmp	r3, #8
 8003356:	d005      	beq.n	8003364 <HAL_RCC_OscConfig+0x164>
 8003358:	6a3b      	ldr	r3, [r7, #32]
 800335a:	2b0c      	cmp	r3, #12
 800335c:	d108      	bne.n	8003370 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	2b03      	cmp	r3, #3
 8003362:	d105      	bne.n	8003370 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d134      	bne.n	80033d6 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e2b4      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003378:	d102      	bne.n	8003380 <HAL_RCC_OscConfig+0x180>
 800337a:	f7ff fbd1 	bl	8002b20 <LL_RCC_HSE_Enable>
 800337e:	e001      	b.n	8003384 <HAL_RCC_OscConfig+0x184>
 8003380:	f7ff fbdd 	bl	8002b3e <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d012      	beq.n	80033b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800338c:	f7fe f8a4 	bl	80014d8 <HAL_GetTick>
 8003390:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003394:	f7fe f8a0 	bl	80014d8 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b64      	cmp	r3, #100	; 0x64
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e299      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80033a6:	f7ff fbd9 	bl	8002b5c <LL_RCC_HSE_IsReady>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d0f1      	beq.n	8003394 <HAL_RCC_OscConfig+0x194>
 80033b0:	e011      	b.n	80033d6 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b2:	f7fe f891 	bl	80014d8 <HAL_GetTick>
 80033b6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80033b8:	e008      	b.n	80033cc <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033ba:	f7fe f88d 	bl	80014d8 <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b64      	cmp	r3, #100	; 0x64
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e286      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80033cc:	f7ff fbc6 	bl	8002b5c <LL_RCC_HSE_IsReady>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1f1      	bne.n	80033ba <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d04c      	beq.n	800347c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033e2:	f7ff fd9c 	bl	8002f1e <LL_RCC_GetSysClkSource>
 80033e6:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033e8:	f7ff fea2 	bl	8003130 <LL_RCC_PLL_GetMainSource>
 80033ec:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	2b04      	cmp	r3, #4
 80033f2:	d005      	beq.n	8003400 <HAL_RCC_OscConfig+0x200>
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	2b0c      	cmp	r3, #12
 80033f8:	d10e      	bne.n	8003418 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d10b      	bne.n	8003418 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e266      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	4618      	mov	r0, r3
 8003412:	f7ff fbe5 	bl	8002be0 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003416:	e031      	b.n	800347c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d019      	beq.n	8003454 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003420:	f7ff fbae 	bl	8002b80 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003424:	f7fe f858 	bl	80014d8 <HAL_GetTick>
 8003428:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800342a:	e008      	b.n	800343e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800342c:	f7fe f854 	bl	80014d8 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d901      	bls.n	800343e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e24d      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800343e:	f7ff fbbd 	bl	8002bbc <LL_RCC_HSI_IsReady>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d0f1      	beq.n	800342c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	4618      	mov	r0, r3
 800344e:	f7ff fbc7 	bl	8002be0 <LL_RCC_HSI_SetCalibTrimming>
 8003452:	e013      	b.n	800347c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003454:	f7ff fba3 	bl	8002b9e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003458:	f7fe f83e 	bl	80014d8 <HAL_GetTick>
 800345c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800345e:	e008      	b.n	8003472 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003460:	f7fe f83a 	bl	80014d8 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	2b02      	cmp	r3, #2
 800346c:	d901      	bls.n	8003472 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e233      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8003472:	f7ff fba3 	bl	8002bbc <LL_RCC_HSI_IsReady>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1f1      	bne.n	8003460 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0308 	and.w	r3, r3, #8
 8003484:	2b00      	cmp	r3, #0
 8003486:	d106      	bne.n	8003496 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8003490:	2b00      	cmp	r3, #0
 8003492:	f000 80a3 	beq.w	80035dc <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d076      	beq.n	800358c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0310 	and.w	r3, r3, #16
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d046      	beq.n	8003538 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80034aa:	f7ff fc5a 	bl	8002d62 <LL_RCC_LSI1_IsReady>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d113      	bne.n	80034dc <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80034b4:	f7ff fc33 	bl	8002d1e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034b8:	f7fe f80e 	bl	80014d8 <HAL_GetTick>
 80034bc:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80034be:	e008      	b.n	80034d2 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80034c0:	f7fe f80a 	bl	80014d8 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e203      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80034d2:	f7ff fc46 	bl	8002d62 <LL_RCC_LSI1_IsReady>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d0f1      	beq.n	80034c0 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80034dc:	f7ff fc53 	bl	8002d86 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e0:	f7fd fffa 	bl	80014d8 <HAL_GetTick>
 80034e4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80034e6:	e008      	b.n	80034fa <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80034e8:	f7fd fff6 	bl	80014d8 <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	2b03      	cmp	r3, #3
 80034f4:	d901      	bls.n	80034fa <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e1ef      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80034fa:	f7ff fc66 	bl	8002dca <LL_RCC_LSI2_IsReady>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0f1      	beq.n	80034e8 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	4618      	mov	r0, r3
 800350a:	f7ff fc70 	bl	8002dee <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800350e:	f7ff fc17 	bl	8002d40 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003512:	f7fd ffe1 	bl	80014d8 <HAL_GetTick>
 8003516:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8003518:	e008      	b.n	800352c <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800351a:	f7fd ffdd 	bl	80014d8 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	2b02      	cmp	r3, #2
 8003526:	d901      	bls.n	800352c <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e1d6      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800352c:	f7ff fc19 	bl	8002d62 <LL_RCC_LSI1_IsReady>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1f1      	bne.n	800351a <HAL_RCC_OscConfig+0x31a>
 8003536:	e051      	b.n	80035dc <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8003538:	f7ff fbf1 	bl	8002d1e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800353c:	f7fd ffcc 	bl	80014d8 <HAL_GetTick>
 8003540:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8003542:	e00c      	b.n	800355e <HAL_RCC_OscConfig+0x35e>
 8003544:	20000014 	.word	0x20000014
 8003548:	20000018 	.word	0x20000018
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800354c:	f7fd ffc4 	bl	80014d8 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	2b02      	cmp	r3, #2
 8003558:	d901      	bls.n	800355e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e1bd      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800355e:	f7ff fc00 	bl	8002d62 <LL_RCC_LSI1_IsReady>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d0f1      	beq.n	800354c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8003568:	f7ff fc1e 	bl	8002da8 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800356c:	e008      	b.n	8003580 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800356e:	f7fd ffb3 	bl	80014d8 <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	2b03      	cmp	r3, #3
 800357a:	d901      	bls.n	8003580 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e1ac      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8003580:	f7ff fc23 	bl	8002dca <LL_RCC_LSI2_IsReady>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d1f1      	bne.n	800356e <HAL_RCC_OscConfig+0x36e>
 800358a:	e027      	b.n	80035dc <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800358c:	f7ff fc0c 	bl	8002da8 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003590:	f7fd ffa2 	bl	80014d8 <HAL_GetTick>
 8003594:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8003596:	e008      	b.n	80035aa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003598:	f7fd ff9e 	bl	80014d8 <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	2b03      	cmp	r3, #3
 80035a4:	d901      	bls.n	80035aa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e197      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80035aa:	f7ff fc0e 	bl	8002dca <LL_RCC_LSI2_IsReady>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d1f1      	bne.n	8003598 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80035b4:	f7ff fbc4 	bl	8002d40 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035b8:	f7fd ff8e 	bl	80014d8 <HAL_GetTick>
 80035bc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80035c0:	f7fd ff8a 	bl	80014d8 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e183      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80035d2:	f7ff fbc6 	bl	8002d62 <LL_RCC_LSI1_IsReady>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1f1      	bne.n	80035c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0304 	and.w	r3, r3, #4
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d05b      	beq.n	80036a0 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035e8:	4ba7      	ldr	r3, [pc, #668]	; (8003888 <HAL_RCC_OscConfig+0x688>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d114      	bne.n	800361e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80035f4:	f7ff fa64 	bl	8002ac0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035f8:	f7fd ff6e 	bl	80014d8 <HAL_GetTick>
 80035fc:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035fe:	e008      	b.n	8003612 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003600:	f7fd ff6a 	bl	80014d8 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b02      	cmp	r3, #2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e163      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003612:	4b9d      	ldr	r3, [pc, #628]	; (8003888 <HAL_RCC_OscConfig+0x688>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800361a:	2b00      	cmp	r3, #0
 800361c:	d0f0      	beq.n	8003600 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d102      	bne.n	800362c <HAL_RCC_OscConfig+0x42c>
 8003626:	f7ff fb24 	bl	8002c72 <LL_RCC_LSE_Enable>
 800362a:	e00c      	b.n	8003646 <HAL_RCC_OscConfig+0x446>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	2b05      	cmp	r3, #5
 8003632:	d104      	bne.n	800363e <HAL_RCC_OscConfig+0x43e>
 8003634:	f7ff fb3f 	bl	8002cb6 <LL_RCC_LSE_EnableBypass>
 8003638:	f7ff fb1b 	bl	8002c72 <LL_RCC_LSE_Enable>
 800363c:	e003      	b.n	8003646 <HAL_RCC_OscConfig+0x446>
 800363e:	f7ff fb29 	bl	8002c94 <LL_RCC_LSE_Disable>
 8003642:	f7ff fb49 	bl	8002cd8 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d014      	beq.n	8003678 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800364e:	f7fd ff43 	bl	80014d8 <HAL_GetTick>
 8003652:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8003654:	e00a      	b.n	800366c <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003656:	f7fd ff3f 	bl	80014d8 <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	f241 3288 	movw	r2, #5000	; 0x1388
 8003664:	4293      	cmp	r3, r2
 8003666:	d901      	bls.n	800366c <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e136      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800366c:	f7ff fb45 	bl	8002cfa <LL_RCC_LSE_IsReady>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d0ef      	beq.n	8003656 <HAL_RCC_OscConfig+0x456>
 8003676:	e013      	b.n	80036a0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003678:	f7fd ff2e 	bl	80014d8 <HAL_GetTick>
 800367c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800367e:	e00a      	b.n	8003696 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003680:	f7fd ff2a 	bl	80014d8 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	f241 3288 	movw	r2, #5000	; 0x1388
 800368e:	4293      	cmp	r3, r2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e121      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8003696:	f7ff fb30 	bl	8002cfa <LL_RCC_LSE_IsReady>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d1ef      	bne.n	8003680 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d02c      	beq.n	8003706 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d014      	beq.n	80036de <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80036b4:	f7ff faa9 	bl	8002c0a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036b8:	f7fd ff0e 	bl	80014d8 <HAL_GetTick>
 80036bc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036c0:	f7fd ff0a 	bl	80014d8 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e103      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80036d2:	f7ff fabc 	bl	8002c4e <LL_RCC_HSI48_IsReady>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d0f1      	beq.n	80036c0 <HAL_RCC_OscConfig+0x4c0>
 80036dc:	e013      	b.n	8003706 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036de:	f7ff faa5 	bl	8002c2c <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e2:	f7fd fef9 	bl	80014d8 <HAL_GetTick>
 80036e6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80036e8:	e008      	b.n	80036fc <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036ea:	f7fd fef5 	bl	80014d8 <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d901      	bls.n	80036fc <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e0ee      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80036fc:	f7ff faa7 	bl	8002c4e <LL_RCC_HSI48_IsReady>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d1f1      	bne.n	80036ea <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370a:	2b00      	cmp	r3, #0
 800370c:	f000 80e4 	beq.w	80038d8 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003710:	f7ff fc05 	bl	8002f1e <LL_RCC_GetSysClkSource>
 8003714:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8003716:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003722:	2b02      	cmp	r3, #2
 8003724:	f040 80b4 	bne.w	8003890 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f003 0203 	and.w	r2, r3, #3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003732:	429a      	cmp	r2, r3
 8003734:	d123      	bne.n	800377e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003740:	429a      	cmp	r2, r3
 8003742:	d11c      	bne.n	800377e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	0a1b      	lsrs	r3, r3, #8
 8003748:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003750:	429a      	cmp	r2, r3
 8003752:	d114      	bne.n	800377e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800375e:	429a      	cmp	r2, r3
 8003760:	d10d      	bne.n	800377e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800376c:	429a      	cmp	r2, r3
 800376e:	d106      	bne.n	800377e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800377a:	429a      	cmp	r2, r3
 800377c:	d05d      	beq.n	800383a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	2b0c      	cmp	r3, #12
 8003782:	d058      	beq.n	8003836 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003784:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e0a1      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003796:	f7ff fc85 	bl	80030a4 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800379a:	f7fd fe9d 	bl	80014d8 <HAL_GetTick>
 800379e:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037a0:	e008      	b.n	80037b4 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a2:	f7fd fe99 	bl	80014d8 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e092      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d1ef      	bne.n	80037a2 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037c6:	68da      	ldr	r2, [r3, #12]
 80037c8:	4b30      	ldr	r3, [pc, #192]	; (800388c <HAL_RCC_OscConfig+0x68c>)
 80037ca:	4013      	ands	r3, r2
 80037cc:	687a      	ldr	r2, [r7, #4]
 80037ce:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80037d4:	4311      	orrs	r1, r2
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037da:	0212      	lsls	r2, r2, #8
 80037dc:	4311      	orrs	r1, r2
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80037e2:	4311      	orrs	r1, r2
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80037e8:	4311      	orrs	r1, r2
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80037ee:	430a      	orrs	r2, r1
 80037f0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80037f4:	4313      	orrs	r3, r2
 80037f6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80037f8:	f7ff fc45 	bl	8003086 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003806:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800380a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800380c:	f7fd fe64 	bl	80014d8 <HAL_GetTick>
 8003810:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003812:	e008      	b.n	8003826 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003814:	f7fd fe60 	bl	80014d8 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b02      	cmp	r3, #2
 8003820:	d901      	bls.n	8003826 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e059      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003826:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d0ef      	beq.n	8003814 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003834:	e050      	b.n	80038d8 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e04f      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800383a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d147      	bne.n	80038d8 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003848:	f7ff fc1d 	bl	8003086 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800384c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003856:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800385a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800385c:	f7fd fe3c 	bl	80014d8 <HAL_GetTick>
 8003860:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003862:	e008      	b.n	8003876 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003864:	f7fd fe38 	bl	80014d8 <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e031      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003876:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0ef      	beq.n	8003864 <HAL_RCC_OscConfig+0x664>
 8003884:	e028      	b.n	80038d8 <HAL_RCC_OscConfig+0x6d8>
 8003886:	bf00      	nop
 8003888:	58000400 	.word	0x58000400
 800388c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	2b0c      	cmp	r3, #12
 8003894:	d01e      	beq.n	80038d4 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003896:	f7ff fc05 	bl	80030a4 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389a:	f7fd fe1d 	bl	80014d8 <HAL_GetTick>
 800389e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038a0:	e008      	b.n	80038b4 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038a2:	f7fd fe19 	bl	80014d8 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d901      	bls.n	80038b4 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e012      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1ef      	bne.n	80038a2 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80038c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038cc:	4b05      	ldr	r3, [pc, #20]	; (80038e4 <HAL_RCC_OscConfig+0x6e4>)
 80038ce:	4013      	ands	r3, r2
 80038d0:	60cb      	str	r3, [r1, #12]
 80038d2:	e001      	b.n	80038d8 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e000      	b.n	80038da <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3734      	adds	r7, #52	; 0x34
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd90      	pop	{r4, r7, pc}
 80038e2:	bf00      	nop
 80038e4:	eefefffc 	.word	0xeefefffc

080038e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d101      	bne.n	80038fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e12d      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038fc:	4b98      	ldr	r3, [pc, #608]	; (8003b60 <HAL_RCC_ClockConfig+0x278>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0307 	and.w	r3, r3, #7
 8003904:	683a      	ldr	r2, [r7, #0]
 8003906:	429a      	cmp	r2, r3
 8003908:	d91b      	bls.n	8003942 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800390a:	4b95      	ldr	r3, [pc, #596]	; (8003b60 <HAL_RCC_ClockConfig+0x278>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f023 0207 	bic.w	r2, r3, #7
 8003912:	4993      	ldr	r1, [pc, #588]	; (8003b60 <HAL_RCC_ClockConfig+0x278>)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	4313      	orrs	r3, r2
 8003918:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800391a:	f7fd fddd 	bl	80014d8 <HAL_GetTick>
 800391e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003920:	e008      	b.n	8003934 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003922:	f7fd fdd9 	bl	80014d8 <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	2b02      	cmp	r3, #2
 800392e:	d901      	bls.n	8003934 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003930:	2303      	movs	r3, #3
 8003932:	e111      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003934:	4b8a      	ldr	r3, [pc, #552]	; (8003b60 <HAL_RCC_ClockConfig+0x278>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	683a      	ldr	r2, [r7, #0]
 800393e:	429a      	cmp	r2, r3
 8003940:	d1ef      	bne.n	8003922 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d016      	beq.n	800397c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff faef 	bl	8002f36 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003958:	f7fd fdbe 	bl	80014d8 <HAL_GetTick>
 800395c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800395e:	e008      	b.n	8003972 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003960:	f7fd fdba 	bl	80014d8 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b02      	cmp	r3, #2
 800396c:	d901      	bls.n	8003972 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e0f2      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003972:	f7ff fbe9 	bl	8003148 <LL_RCC_IsActiveFlag_HPRE>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d0f1      	beq.n	8003960 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0320 	and.w	r3, r3, #32
 8003984:	2b00      	cmp	r3, #0
 8003986:	d016      	beq.n	80039b6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	695b      	ldr	r3, [r3, #20]
 800398c:	4618      	mov	r0, r3
 800398e:	f7ff fae6 	bl	8002f5e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003992:	f7fd fda1 	bl	80014d8 <HAL_GetTick>
 8003996:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003998:	e008      	b.n	80039ac <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800399a:	f7fd fd9d 	bl	80014d8 <HAL_GetTick>
 800399e:	4602      	mov	r2, r0
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d901      	bls.n	80039ac <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e0d5      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80039ac:	f7ff fbde 	bl	800316c <LL_RCC_IsActiveFlag_C2HPRE>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d0f1      	beq.n	800399a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d016      	beq.n	80039f0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7ff fadf 	bl	8002f8a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80039cc:	f7fd fd84 	bl	80014d8 <HAL_GetTick>
 80039d0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80039d2:	e008      	b.n	80039e6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80039d4:	f7fd fd80 	bl	80014d8 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e0b8      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80039e6:	f7ff fbd4 	bl	8003192 <LL_RCC_IsActiveFlag_SHDHPRE>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d0f1      	beq.n	80039d4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0304 	and.w	r3, r3, #4
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d016      	beq.n	8003a2a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7ff fad9 	bl	8002fb8 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003a06:	f7fd fd67 	bl	80014d8 <HAL_GetTick>
 8003a0a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003a0c:	e008      	b.n	8003a20 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003a0e:	f7fd fd63 	bl	80014d8 <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d901      	bls.n	8003a20 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e09b      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003a20:	f7ff fbca 	bl	80031b8 <LL_RCC_IsActiveFlag_PPRE1>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d0f1      	beq.n	8003a0e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0308 	and.w	r3, r3, #8
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d017      	beq.n	8003a66 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff facf 	bl	8002fe0 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003a42:	f7fd fd49 	bl	80014d8 <HAL_GetTick>
 8003a46:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003a48:	e008      	b.n	8003a5c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003a4a:	f7fd fd45 	bl	80014d8 <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d901      	bls.n	8003a5c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e07d      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003a5c:	f7ff fbbe 	bl	80031dc <LL_RCC_IsActiveFlag_PPRE2>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d0f1      	beq.n	8003a4a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0301 	and.w	r3, r3, #1
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d043      	beq.n	8003afa <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d106      	bne.n	8003a88 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8003a7a:	f7ff f86f 	bl	8002b5c <LL_RCC_HSE_IsReady>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d11e      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e067      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	2b03      	cmp	r3, #3
 8003a8e:	d106      	bne.n	8003a9e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003a90:	f7ff fb17 	bl	80030c2 <LL_RCC_PLL_IsReady>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d113      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e05c      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d106      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003aa6:	f7ff f9d7 	bl	8002e58 <LL_RCC_MSI_IsReady>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d108      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e051      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003ab4:	f7ff f882 	bl	8002bbc <LL_RCC_HSI_IsReady>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e04a      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7ff fa15 	bl	8002ef6 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003acc:	f7fd fd04 	bl	80014d8 <HAL_GetTick>
 8003ad0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ad2:	e00a      	b.n	8003aea <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ad4:	f7fd fd00 	bl	80014d8 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e036      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aea:	f7ff fa18 	bl	8002f1e <LL_RCC_GetSysClkSource>
 8003aee:	4602      	mov	r2, r0
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d1ec      	bne.n	8003ad4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003afa:	4b19      	ldr	r3, [pc, #100]	; (8003b60 <HAL_RCC_ClockConfig+0x278>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0307 	and.w	r3, r3, #7
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d21b      	bcs.n	8003b40 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b08:	4b15      	ldr	r3, [pc, #84]	; (8003b60 <HAL_RCC_ClockConfig+0x278>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f023 0207 	bic.w	r2, r3, #7
 8003b10:	4913      	ldr	r1, [pc, #76]	; (8003b60 <HAL_RCC_ClockConfig+0x278>)
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b18:	f7fd fcde 	bl	80014d8 <HAL_GetTick>
 8003b1c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b1e:	e008      	b.n	8003b32 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003b20:	f7fd fcda 	bl	80014d8 <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e012      	b.n	8003b58 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b32:	4b0b      	ldr	r3, [pc, #44]	; (8003b60 <HAL_RCC_ClockConfig+0x278>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0307 	and.w	r3, r3, #7
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d1ef      	bne.n	8003b20 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003b40:	f000 f880 	bl	8003c44 <HAL_RCC_GetHCLKFreq>
 8003b44:	4603      	mov	r3, r0
 8003b46:	4a07      	ldr	r2, [pc, #28]	; (8003b64 <HAL_RCC_ClockConfig+0x27c>)
 8003b48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8003b4a:	f7fd fcd1 	bl	80014f0 <HAL_GetTickPrio>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	4618      	mov	r0, r3
 8003b52:	f7fd f9a1 	bl	8000e98 <HAL_InitTick>
 8003b56:	4603      	mov	r3, r0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	58004000 	.word	0x58004000
 8003b64:	20000014 	.word	0x20000014

08003b68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b68:	b590      	push	{r4, r7, lr}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b6e:	f7ff f9d6 	bl	8002f1e <LL_RCC_GetSysClkSource>
 8003b72:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d10a      	bne.n	8003b90 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003b7a:	f7ff f992 	bl	8002ea2 <LL_RCC_MSI_GetRange>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	091b      	lsrs	r3, r3, #4
 8003b82:	f003 030f 	and.w	r3, r3, #15
 8003b86:	4a2b      	ldr	r2, [pc, #172]	; (8003c34 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	e04b      	b.n	8003c28 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	d102      	bne.n	8003b9c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b96:	4b28      	ldr	r3, [pc, #160]	; (8003c38 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003b98:	60fb      	str	r3, [r7, #12]
 8003b9a:	e045      	b.n	8003c28 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b08      	cmp	r3, #8
 8003ba0:	d10a      	bne.n	8003bb8 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003ba2:	f7fe ffab 	bl	8002afc <LL_RCC_HSE_IsEnabledDiv2>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d102      	bne.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003bac:	4b23      	ldr	r3, [pc, #140]	; (8003c3c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003bae:	60fb      	str	r3, [r7, #12]
 8003bb0:	e03a      	b.n	8003c28 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003bb2:	4b23      	ldr	r3, [pc, #140]	; (8003c40 <HAL_RCC_GetSysClockFreq+0xd8>)
 8003bb4:	60fb      	str	r3, [r7, #12]
 8003bb6:	e037      	b.n	8003c28 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003bb8:	f7ff faba 	bl	8003130 <LL_RCC_PLL_GetMainSource>
 8003bbc:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d003      	beq.n	8003bcc <HAL_RCC_GetSysClockFreq+0x64>
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	2b03      	cmp	r3, #3
 8003bc8:	d003      	beq.n	8003bd2 <HAL_RCC_GetSysClockFreq+0x6a>
 8003bca:	e00d      	b.n	8003be8 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8003bcc:	4b1a      	ldr	r3, [pc, #104]	; (8003c38 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003bce:	60bb      	str	r3, [r7, #8]
        break;
 8003bd0:	e015      	b.n	8003bfe <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003bd2:	f7fe ff93 	bl	8002afc <LL_RCC_HSE_IsEnabledDiv2>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d102      	bne.n	8003be2 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8003bdc:	4b17      	ldr	r3, [pc, #92]	; (8003c3c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003bde:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003be0:	e00d      	b.n	8003bfe <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8003be2:	4b17      	ldr	r3, [pc, #92]	; (8003c40 <HAL_RCC_GetSysClockFreq+0xd8>)
 8003be4:	60bb      	str	r3, [r7, #8]
        break;
 8003be6:	e00a      	b.n	8003bfe <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003be8:	f7ff f95b 	bl	8002ea2 <LL_RCC_MSI_GetRange>
 8003bec:	4603      	mov	r3, r0
 8003bee:	091b      	lsrs	r3, r3, #4
 8003bf0:	f003 030f 	and.w	r3, r3, #15
 8003bf4:	4a0f      	ldr	r2, [pc, #60]	; (8003c34 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bfa:	60bb      	str	r3, [r7, #8]
        break;
 8003bfc:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8003bfe:	f7ff fa72 	bl	80030e6 <LL_RCC_PLL_GetN>
 8003c02:	4602      	mov	r2, r0
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	fb03 f402 	mul.w	r4, r3, r2
 8003c0a:	f7ff fa85 	bl	8003118 <LL_RCC_PLL_GetDivider>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	091b      	lsrs	r3, r3, #4
 8003c12:	3301      	adds	r3, #1
 8003c14:	fbb4 f4f3 	udiv	r4, r4, r3
 8003c18:	f7ff fa72 	bl	8003100 <LL_RCC_PLL_GetR>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	0f5b      	lsrs	r3, r3, #29
 8003c20:	3301      	adds	r3, #1
 8003c22:	fbb4 f3f3 	udiv	r3, r4, r3
 8003c26:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003c28:	68fb      	ldr	r3, [r7, #12]
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3714      	adds	r7, #20
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd90      	pop	{r4, r7, pc}
 8003c32:	bf00      	nop
 8003c34:	0800e038 	.word	0x0800e038
 8003c38:	00f42400 	.word	0x00f42400
 8003c3c:	003d0900 	.word	0x003d0900
 8003c40:	007a1200 	.word	0x007a1200

08003c44 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c44:	b598      	push	{r3, r4, r7, lr}
 8003c46:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003c48:	f7ff ff8e 	bl	8003b68 <HAL_RCC_GetSysClockFreq>
 8003c4c:	4604      	mov	r4, r0
 8003c4e:	f7ff f9db 	bl	8003008 <LL_RCC_GetAHBPrescaler>
 8003c52:	4603      	mov	r3, r0
 8003c54:	091b      	lsrs	r3, r3, #4
 8003c56:	f003 030f 	and.w	r3, r3, #15
 8003c5a:	4a03      	ldr	r2, [pc, #12]	; (8003c68 <HAL_RCC_GetHCLKFreq+0x24>)
 8003c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c60:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	bd98      	pop	{r3, r4, r7, pc}
 8003c68:	0800dfd8 	.word	0x0800dfd8

08003c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c6c:	b598      	push	{r3, r4, r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003c70:	f7ff ffe8 	bl	8003c44 <HAL_RCC_GetHCLKFreq>
 8003c74:	4604      	mov	r4, r0
 8003c76:	f7ff f9ee 	bl	8003056 <LL_RCC_GetAPB1Prescaler>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	0a1b      	lsrs	r3, r3, #8
 8003c7e:	f003 0307 	and.w	r3, r3, #7
 8003c82:	4a04      	ldr	r2, [pc, #16]	; (8003c94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c88:	f003 031f 	and.w	r3, r3, #31
 8003c8c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	bd98      	pop	{r3, r4, r7, pc}
 8003c94:	0800e018 	.word	0x0800e018

08003c98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c98:	b598      	push	{r3, r4, r7, lr}
 8003c9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003c9c:	f7ff ffd2 	bl	8003c44 <HAL_RCC_GetHCLKFreq>
 8003ca0:	4604      	mov	r4, r0
 8003ca2:	f7ff f9e4 	bl	800306e <LL_RCC_GetAPB2Prescaler>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	0adb      	lsrs	r3, r3, #11
 8003caa:	f003 0307 	and.w	r3, r3, #7
 8003cae:	4a04      	ldr	r2, [pc, #16]	; (8003cc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003cb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cb4:	f003 031f 	and.w	r3, r3, #31
 8003cb8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	bd98      	pop	{r3, r4, r7, pc}
 8003cc0:	0800e018 	.word	0x0800e018

08003cc4 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	226f      	movs	r2, #111	; 0x6f
 8003cd2:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8003cd4:	f7ff f923 	bl	8002f1e <LL_RCC_GetSysClkSource>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8003cde:	f7ff f993 	bl	8003008 <LL_RCC_GetAHBPrescaler>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8003ce8:	f7ff f9b5 	bl	8003056 <LL_RCC_GetAPB1Prescaler>
 8003cec:	4602      	mov	r2, r0
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8003cf2:	f7ff f9bc 	bl	800306e <LL_RCC_GetAPB2Prescaler>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8003cfc:	f7ff f990 	bl	8003020 <LL_C2_RCC_GetAHBPrescaler>
 8003d00:	4602      	mov	r2, r0
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8003d06:	f7ff f998 	bl	800303a <LL_RCC_GetAHB4Prescaler>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003d10:	4b04      	ldr	r3, [pc, #16]	; (8003d24 <HAL_RCC_GetClockConfig+0x60>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0207 	and.w	r2, r3, #7
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	601a      	str	r2, [r3, #0]
}
 8003d1c:	bf00      	nop
 8003d1e:	3708      	adds	r7, #8
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	58004000 	.word	0x58004000

08003d28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003d28:	b590      	push	{r4, r7, lr}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2bb0      	cmp	r3, #176	; 0xb0
 8003d34:	d903      	bls.n	8003d3e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8003d36:	4b15      	ldr	r3, [pc, #84]	; (8003d8c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8003d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3a:	60fb      	str	r3, [r7, #12]
 8003d3c:	e007      	b.n	8003d4e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	091b      	lsrs	r3, r3, #4
 8003d42:	f003 030f 	and.w	r3, r3, #15
 8003d46:	4a11      	ldr	r2, [pc, #68]	; (8003d8c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8003d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d4c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8003d4e:	f7ff f974 	bl	800303a <LL_RCC_GetAHB4Prescaler>
 8003d52:	4603      	mov	r3, r0
 8003d54:	091b      	lsrs	r3, r3, #4
 8003d56:	f003 030f 	and.w	r3, r3, #15
 8003d5a:	4a0d      	ldr	r2, [pc, #52]	; (8003d90 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8003d5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d66:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4a0a      	ldr	r2, [pc, #40]	; (8003d94 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8003d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d70:	0c9c      	lsrs	r4, r3, #18
 8003d72:	f7fe feb5 	bl	8002ae0 <HAL_PWREx_GetVoltageRange>
 8003d76:	4603      	mov	r3, r0
 8003d78:	4619      	mov	r1, r3
 8003d7a:	4620      	mov	r0, r4
 8003d7c:	f000 f80c 	bl	8003d98 <RCC_SetFlashLatency>
 8003d80:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3714      	adds	r7, #20
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd90      	pop	{r4, r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	0800e038 	.word	0x0800e038
 8003d90:	0800dfd8 	.word	0x0800dfd8
 8003d94:	431bde83 	.word	0x431bde83

08003d98 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003d98:	b590      	push	{r4, r7, lr}
 8003d9a:	b093      	sub	sp, #76	; 0x4c
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8003da2:	4b37      	ldr	r3, [pc, #220]	; (8003e80 <RCC_SetFlashLatency+0xe8>)
 8003da4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8003da8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003daa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8003dae:	4a35      	ldr	r2, [pc, #212]	; (8003e84 <RCC_SetFlashLatency+0xec>)
 8003db0:	f107 031c 	add.w	r3, r7, #28
 8003db4:	ca07      	ldmia	r2, {r0, r1, r2}
 8003db6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8003dba:	4b33      	ldr	r3, [pc, #204]	; (8003e88 <RCC_SetFlashLatency+0xf0>)
 8003dbc:	f107 040c 	add.w	r4, r7, #12
 8003dc0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003dc2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003dd0:	d11a      	bne.n	8003e08 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	643b      	str	r3, [r7, #64]	; 0x40
 8003dd6:	e013      	b.n	8003e00 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003dd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	3348      	adds	r3, #72	; 0x48
 8003dde:	443b      	add	r3, r7
 8003de0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d807      	bhi.n	8003dfa <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003dea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	3348      	adds	r3, #72	; 0x48
 8003df0:	443b      	add	r3, r7
 8003df2:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003df6:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8003df8:	e020      	b.n	8003e3c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003dfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	643b      	str	r3, [r7, #64]	; 0x40
 8003e00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e02:	2b03      	cmp	r3, #3
 8003e04:	d9e8      	bls.n	8003dd8 <RCC_SetFlashLatency+0x40>
 8003e06:	e019      	b.n	8003e3c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003e08:	2300      	movs	r3, #0
 8003e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e0c:	e013      	b.n	8003e36 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003e0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	3348      	adds	r3, #72	; 0x48
 8003e14:	443b      	add	r3, r7
 8003e16:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d807      	bhi.n	8003e30 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003e20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	3348      	adds	r3, #72	; 0x48
 8003e26:	443b      	add	r3, r7
 8003e28:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003e2c:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8003e2e:	e005      	b.n	8003e3c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003e30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e32:	3301      	adds	r3, #1
 8003e34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d9e8      	bls.n	8003e0e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8003e3c:	4b13      	ldr	r3, [pc, #76]	; (8003e8c <RCC_SetFlashLatency+0xf4>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f023 0207 	bic.w	r2, r3, #7
 8003e44:	4911      	ldr	r1, [pc, #68]	; (8003e8c <RCC_SetFlashLatency+0xf4>)
 8003e46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003e4c:	f7fd fb44 	bl	80014d8 <HAL_GetTick>
 8003e50:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003e52:	e008      	b.n	8003e66 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003e54:	f7fd fb40 	bl	80014d8 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d901      	bls.n	8003e66 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e007      	b.n	8003e76 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003e66:	4b09      	ldr	r3, [pc, #36]	; (8003e8c <RCC_SetFlashLatency+0xf4>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0307 	and.w	r3, r3, #7
 8003e6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d1ef      	bne.n	8003e54 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	374c      	adds	r7, #76	; 0x4c
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd90      	pop	{r4, r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	0800db00 	.word	0x0800db00
 8003e84:	0800db10 	.word	0x0800db10
 8003e88:	0800db1c 	.word	0x0800db1c
 8003e8c:	58004000 	.word	0x58004000

08003e90 <LL_RCC_LSE_IsEnabled>:
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8003e94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e9c:	f003 0301 	and.w	r3, r3, #1
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d101      	bne.n	8003ea8 <LL_RCC_LSE_IsEnabled+0x18>
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e000      	b.n	8003eaa <LL_RCC_LSE_IsEnabled+0x1a>
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <LL_RCC_LSE_IsReady>:
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003eb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d101      	bne.n	8003ecc <LL_RCC_LSE_IsReady+0x18>
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e000      	b.n	8003ece <LL_RCC_LSE_IsReady+0x1a>
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <LL_RCC_SetRFWKPClockSource>:
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8003ee0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ee4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ee8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003eec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <LL_RCC_SetSMPSClockSource>:
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003f0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f12:	f023 0203 	bic.w	r2, r3, #3
 8003f16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <LL_RCC_SetSMPSPrescaler>:
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8003f34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003f3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <LL_RCC_SetUSARTClockSource>:
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8003f5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f64:	f023 0203 	bic.w	r2, r3, #3
 8003f68:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <LL_RCC_SetLPUARTClockSource>:
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003f88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f90:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003f94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <LL_RCC_SetI2CClockSource>:
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003fb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fb8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	091b      	lsrs	r3, r3, #4
 8003fc0:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8003fc4:	43db      	mvns	r3, r3
 8003fc6:	401a      	ands	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	011b      	lsls	r3, r3, #4
 8003fcc:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8003fd0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003fda:	bf00      	nop
 8003fdc:	370c      	adds	r7, #12
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr

08003fe6 <LL_RCC_SetLPTIMClockSource>:
{
 8003fe6:	b480      	push	{r7}
 8003fe8:	b083      	sub	sp, #12
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003fee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ff2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	0c1b      	lsrs	r3, r3, #16
 8003ffa:	041b      	lsls	r3, r3, #16
 8003ffc:	43db      	mvns	r3, r3
 8003ffe:	401a      	ands	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	041b      	lsls	r3, r3, #16
 8004004:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004008:	4313      	orrs	r3, r2
 800400a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <LL_RCC_SetSAIClockSource>:
{
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8004022:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800402a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800402e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4313      	orrs	r3, r2
 8004036:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800403a:	bf00      	nop
 800403c:	370c      	adds	r7, #12
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr

08004046 <LL_RCC_SetRNGClockSource>:
{
 8004046:	b480      	push	{r7}
 8004048:	b083      	sub	sp, #12
 800404a:	af00      	add	r7, sp, #0
 800404c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800404e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004056:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800405a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4313      	orrs	r3, r2
 8004062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004066:	bf00      	nop
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <LL_RCC_SetCLK48ClockSource>:
{
 8004072:	b480      	push	{r7}
 8004074:	b083      	sub	sp, #12
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800407a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800407e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004082:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004086:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4313      	orrs	r3, r2
 800408e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004092:	bf00      	nop
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr

0800409e <LL_RCC_SetUSBClockSource>:
{
 800409e:	b580      	push	{r7, lr}
 80040a0:	b082      	sub	sp, #8
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f7ff ffe3 	bl	8004072 <LL_RCC_SetCLK48ClockSource>
}
 80040ac:	bf00      	nop
 80040ae:	3708      	adds	r7, #8
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <LL_RCC_SetADCClockSource>:
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80040bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040c4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80040c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <LL_RCC_SetRTCClockSource>:
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80040e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <LL_RCC_GetRTCClockSource>:
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8004110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004118:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800411c:	4618      	mov	r0, r3
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr

08004126 <LL_RCC_ForceBackupDomainReset>:
{
 8004126:	b480      	push	{r7}
 8004128:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800412a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800412e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004132:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004136:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800413a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800413e:	bf00      	nop
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <LL_RCC_ReleaseBackupDomainReset>:
{
 8004148:	b480      	push	{r7}
 800414a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800414c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004154:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004158:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800415c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004160:	bf00      	nop
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr

0800416a <LL_RCC_PLLSAI1_Enable>:
{
 800416a:	b480      	push	{r7}
 800416c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800416e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004178:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800417c:	6013      	str	r3, [r2, #0]
}
 800417e:	bf00      	nop
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <LL_RCC_PLLSAI1_Disable>:
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800418c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004196:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800419a:	6013      	str	r3, [r2, #0]
}
 800419c:	bf00      	nop
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr

080041a6 <LL_RCC_PLLSAI1_IsReady>:
{
 80041a6:	b480      	push	{r7}
 80041a8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80041aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041b8:	d101      	bne.n	80041be <LL_RCC_PLLSAI1_IsReady+0x18>
 80041ba:	2301      	movs	r3, #1
 80041bc:	e000      	b.n	80041c0 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr

080041ca <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b088      	sub	sp, #32
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80041d2:	2300      	movs	r3, #0
 80041d4:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80041d6:	2300      	movs	r3, #0
 80041d8:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d034      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ea:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80041ee:	d021      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80041f0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80041f4:	d81b      	bhi.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x64>
 80041f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80041fa:	d01d      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80041fc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004200:	d815      	bhi.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00b      	beq.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004206:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800420a:	d110      	bne.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800420c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004216:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800421a:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800421c:	e00d      	b.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	3304      	adds	r3, #4
 8004222:	4618      	mov	r0, r3
 8004224:	f000 f947 	bl	80044b6 <RCCEx_PLLSAI1_ConfigNP>
 8004228:	4603      	mov	r3, r0
 800422a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800422c:	e005      	b.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	77fb      	strb	r3, [r7, #31]
        break;
 8004232:	e002      	b.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8004234:	bf00      	nop
 8004236:	e000      	b.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8004238:	bf00      	nop
    }

    if (ret == HAL_OK)
 800423a:	7ffb      	ldrb	r3, [r7, #31]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d105      	bne.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004244:	4618      	mov	r0, r3
 8004246:	f7ff fee8 	bl	800401a <LL_RCC_SetSAIClockSource>
 800424a:	e001      	b.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800424c:	7ffb      	ldrb	r3, [r7, #31]
 800424e:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004258:	2b00      	cmp	r3, #0
 800425a:	d046      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800425c:	f7ff ff56 	bl	800410c <LL_RCC_GetRTCClockSource>
 8004260:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004266:	69ba      	ldr	r2, [r7, #24]
 8004268:	429a      	cmp	r2, r3
 800426a:	d03c      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800426c:	f7fe fc28 	bl	8002ac0 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d105      	bne.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427a:	4618      	mov	r0, r3
 800427c:	f7ff ff30 	bl	80040e0 <LL_RCC_SetRTCClockSource>
 8004280:	e02e      	b.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8004282:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004286:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800428a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800428c:	f7ff ff4b 	bl	8004126 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8004290:	f7ff ff5a 	bl	8004148 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	4313      	orrs	r3, r2
 80042a0:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 80042a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80042ac:	f7ff fdf0 	bl	8003e90 <LL_RCC_LSE_IsEnabled>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d114      	bne.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80042b6:	f7fd f90f 	bl	80014d8 <HAL_GetTick>
 80042ba:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80042bc:	e00b      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042be:	f7fd f90b 	bl	80014d8 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d902      	bls.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	77fb      	strb	r3, [r7, #31]
              break;
 80042d4:	e004      	b.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80042d6:	f7ff fded 	bl	8003eb4 <LL_RCC_LSE_IsReady>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d1ee      	bne.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80042e0:	7ffb      	ldrb	r3, [r7, #31]
 80042e2:	77bb      	strb	r3, [r7, #30]
 80042e4:	e001      	b.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e6:	7ffb      	ldrb	r3, [r7, #31]
 80042e8:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0301 	and.w	r3, r3, #1
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d004      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	4618      	mov	r0, r3
 80042fc:	f7ff fe2a 	bl	8003f54 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0302 	and.w	r3, r3, #2
 8004308:	2b00      	cmp	r3, #0
 800430a:	d004      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	69db      	ldr	r3, [r3, #28]
 8004310:	4618      	mov	r0, r3
 8004312:	f7ff fe35 	bl	8003f80 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0310 	and.w	r3, r3, #16
 800431e:	2b00      	cmp	r3, #0
 8004320:	d004      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004326:	4618      	mov	r0, r3
 8004328:	f7ff fe5d 	bl	8003fe6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0320 	and.w	r3, r3, #32
 8004334:	2b00      	cmp	r3, #0
 8004336:	d004      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433c:	4618      	mov	r0, r3
 800433e:	f7ff fe52 	bl	8003fe6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0304 	and.w	r3, r3, #4
 800434a:	2b00      	cmp	r3, #0
 800434c:	d004      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a1b      	ldr	r3, [r3, #32]
 8004352:	4618      	mov	r0, r3
 8004354:	f7ff fe2a 	bl	8003fac <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0308 	and.w	r3, r3, #8
 8004360:	2b00      	cmp	r3, #0
 8004362:	d004      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004368:	4618      	mov	r0, r3
 800436a:	f7ff fe1f 	bl	8003fac <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004376:	2b00      	cmp	r3, #0
 8004378:	d022      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800437e:	4618      	mov	r0, r3
 8004380:	f7ff fe8d 	bl	800409e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004388:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800438c:	d107      	bne.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800438e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004398:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800439c:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80043a6:	d10b      	bne.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	3304      	adds	r3, #4
 80043ac:	4618      	mov	r0, r3
 80043ae:	f000 f8dd 	bl	800456c <RCCEx_PLLSAI1_ConfigNQ>
 80043b2:	4603      	mov	r3, r0
 80043b4:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80043b6:	7ffb      	ldrb	r3, [r7, #31]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d001      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80043bc:	7ffb      	ldrb	r3, [r7, #31]
 80043be:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d02b      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043d4:	d008      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80043de:	d003      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d105      	bne.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7ff fe2a 	bl	8004046 <LL_RCC_SetRNGClockSource>
 80043f2:	e00a      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x240>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043fc:	60fb      	str	r3, [r7, #12]
 80043fe:	2000      	movs	r0, #0
 8004400:	f7ff fe21 	bl	8004046 <LL_RCC_SetRNGClockSource>
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f7ff fe34 	bl	8004072 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800440e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8004412:	d107      	bne.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8004414:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800441e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004422:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800442c:	2b00      	cmp	r3, #0
 800442e:	d022      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004434:	4618      	mov	r0, r3
 8004436:	f7ff fe3d 	bl	80040b4 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004442:	d107      	bne.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004444:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800444e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004452:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004458:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800445c:	d10b      	bne.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	3304      	adds	r3, #4
 8004462:	4618      	mov	r0, r3
 8004464:	f000 f8dd 	bl	8004622 <RCCEx_PLLSAI1_ConfigNR>
 8004468:	4603      	mov	r3, r0
 800446a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800446c:	7ffb      	ldrb	r3, [r7, #31]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d001      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8004472:	7ffb      	ldrb	r3, [r7, #31]
 8004474:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d004      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004486:	4618      	mov	r0, r3
 8004488:	f7ff fd26 	bl	8003ed8 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d009      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800449c:	4618      	mov	r0, r3
 800449e:	f7ff fd45 	bl	8003f2c <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7ff fd2c 	bl	8003f04 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 80044ac:	7fbb      	ldrb	r3, [r7, #30]
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3720      	adds	r7, #32
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}

080044b6 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80044b6:	b580      	push	{r7, lr}
 80044b8:	b084      	sub	sp, #16
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044be:	2300      	movs	r3, #0
 80044c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80044c2:	f7ff fe61 	bl	8004188 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80044c6:	f7fd f807 	bl	80014d8 <HAL_GetTick>
 80044ca:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80044cc:	e009      	b.n	80044e2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044ce:	f7fd f803 	bl	80014d8 <HAL_GetTick>
 80044d2:	4602      	mov	r2, r0
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d902      	bls.n	80044e2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	73fb      	strb	r3, [r7, #15]
      break;
 80044e0:	e004      	b.n	80044ec <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80044e2:	f7ff fe60 	bl	80041a6 <LL_RCC_PLLSAI1_IsReady>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1f0      	bne.n	80044ce <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80044ec:	7bfb      	ldrb	r3, [r7, #15]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d137      	bne.n	8004562 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80044f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	021b      	lsls	r3, r3, #8
 8004502:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004506:	4313      	orrs	r3, r2
 8004508:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800450a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800451c:	4313      	orrs	r3, r2
 800451e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004520:	f7ff fe23 	bl	800416a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004524:	f7fc ffd8 	bl	80014d8 <HAL_GetTick>
 8004528:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800452a:	e009      	b.n	8004540 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800452c:	f7fc ffd4 	bl	80014d8 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b02      	cmp	r3, #2
 8004538:	d902      	bls.n	8004540 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	73fb      	strb	r3, [r7, #15]
        break;
 800453e:	e004      	b.n	800454a <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004540:	f7ff fe31 	bl	80041a6 <LL_RCC_PLLSAI1_IsReady>
 8004544:	4603      	mov	r3, r0
 8004546:	2b01      	cmp	r3, #1
 8004548:	d1f0      	bne.n	800452c <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800454a:	7bfb      	ldrb	r3, [r7, #15]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d108      	bne.n	8004562 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004550:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004554:	691a      	ldr	r2, [r3, #16]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800455e:	4313      	orrs	r3, r2
 8004560:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004562:	7bfb      	ldrb	r3, [r7, #15]
}
 8004564:	4618      	mov	r0, r3
 8004566:	3710      	adds	r7, #16
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004574:	2300      	movs	r3, #0
 8004576:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004578:	f7ff fe06 	bl	8004188 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800457c:	f7fc ffac 	bl	80014d8 <HAL_GetTick>
 8004580:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004582:	e009      	b.n	8004598 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004584:	f7fc ffa8 	bl	80014d8 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d902      	bls.n	8004598 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	73fb      	strb	r3, [r7, #15]
      break;
 8004596:	e004      	b.n	80045a2 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004598:	f7ff fe05 	bl	80041a6 <LL_RCC_PLLSAI1_IsReady>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1f0      	bne.n	8004584 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 80045a2:	7bfb      	ldrb	r3, [r7, #15]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d137      	bne.n	8004618 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80045a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	021b      	lsls	r3, r3, #8
 80045b8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80045bc:	4313      	orrs	r3, r2
 80045be:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80045c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80045d2:	4313      	orrs	r3, r2
 80045d4:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80045d6:	f7ff fdc8 	bl	800416a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045da:	f7fc ff7d 	bl	80014d8 <HAL_GetTick>
 80045de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80045e0:	e009      	b.n	80045f6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045e2:	f7fc ff79 	bl	80014d8 <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d902      	bls.n	80045f6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	73fb      	strb	r3, [r7, #15]
        break;
 80045f4:	e004      	b.n	8004600 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80045f6:	f7ff fdd6 	bl	80041a6 <LL_RCC_PLLSAI1_IsReady>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d1f0      	bne.n	80045e2 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8004600:	7bfb      	ldrb	r3, [r7, #15]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d108      	bne.n	8004618 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004606:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800460a:	691a      	ldr	r2, [r3, #16]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	691b      	ldr	r3, [r3, #16]
 8004610:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004614:	4313      	orrs	r3, r2
 8004616:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004618:	7bfb      	ldrb	r3, [r7, #15]
}
 800461a:	4618      	mov	r0, r3
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}

08004622 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b084      	sub	sp, #16
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800462a:	2300      	movs	r3, #0
 800462c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800462e:	f7ff fdab 	bl	8004188 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004632:	f7fc ff51 	bl	80014d8 <HAL_GetTick>
 8004636:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004638:	e009      	b.n	800464e <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800463a:	f7fc ff4d 	bl	80014d8 <HAL_GetTick>
 800463e:	4602      	mov	r2, r0
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	2b02      	cmp	r3, #2
 8004646:	d902      	bls.n	800464e <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	73fb      	strb	r3, [r7, #15]
      break;
 800464c:	e004      	b.n	8004658 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800464e:	f7ff fdaa 	bl	80041a6 <LL_RCC_PLLSAI1_IsReady>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d1f0      	bne.n	800463a <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8004658:	7bfb      	ldrb	r3, [r7, #15]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d137      	bne.n	80046ce <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800465e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004662:	691b      	ldr	r3, [r3, #16]
 8004664:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	021b      	lsls	r3, r3, #8
 800466e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004672:	4313      	orrs	r3, r2
 8004674:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8004676:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004688:	4313      	orrs	r3, r2
 800468a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800468c:	f7ff fd6d 	bl	800416a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004690:	f7fc ff22 	bl	80014d8 <HAL_GetTick>
 8004694:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004696:	e009      	b.n	80046ac <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004698:	f7fc ff1e 	bl	80014d8 <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d902      	bls.n	80046ac <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	73fb      	strb	r3, [r7, #15]
        break;
 80046aa:	e004      	b.n	80046b6 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80046ac:	f7ff fd7b 	bl	80041a6 <LL_RCC_PLLSAI1_IsReady>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	d1f0      	bne.n	8004698 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80046b6:	7bfb      	ldrb	r3, [r7, #15]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d108      	bne.n	80046ce <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80046bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046c0:	691a      	ldr	r2, [r3, #16]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80046ca:	4313      	orrs	r3, r2
 80046cc:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80046ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3710      	adds	r7, #16
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b082      	sub	sp, #8
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e049      	b.n	800477e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d106      	bne.n	8004704 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7fc fd94 	bl	800122c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2202      	movs	r2, #2
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	3304      	adds	r3, #4
 8004714:	4619      	mov	r1, r3
 8004716:	4610      	mov	r0, r2
 8004718:	f000 f9ae 	bl	8004a78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3708      	adds	r7, #8
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
	...

08004788 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004796:	b2db      	uxtb	r3, r3
 8004798:	2b01      	cmp	r3, #1
 800479a:	d001      	beq.n	80047a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e036      	b.n	800480e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2202      	movs	r2, #2
 80047a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f042 0201 	orr.w	r2, r2, #1
 80047b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a17      	ldr	r2, [pc, #92]	; (800481c <HAL_TIM_Base_Start_IT+0x94>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d004      	beq.n	80047cc <HAL_TIM_Base_Start_IT+0x44>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047ca:	d115      	bne.n	80047f8 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689a      	ldr	r2, [r3, #8]
 80047d2:	4b13      	ldr	r3, [pc, #76]	; (8004820 <HAL_TIM_Base_Start_IT+0x98>)
 80047d4:	4013      	ands	r3, r2
 80047d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2b06      	cmp	r3, #6
 80047dc:	d015      	beq.n	800480a <HAL_TIM_Base_Start_IT+0x82>
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047e4:	d011      	beq.n	800480a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f042 0201 	orr.w	r2, r2, #1
 80047f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047f6:	e008      	b.n	800480a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f042 0201 	orr.w	r2, r2, #1
 8004806:	601a      	str	r2, [r3, #0]
 8004808:	e000      	b.n	800480c <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800480a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	40012c00 	.word	0x40012c00
 8004820:	00010007 	.word	0x00010007

08004824 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d020      	beq.n	8004888 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f003 0302 	and.w	r3, r3, #2
 800484c:	2b00      	cmp	r3, #0
 800484e:	d01b      	beq.n	8004888 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f06f 0202 	mvn.w	r2, #2
 8004858:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	699b      	ldr	r3, [r3, #24]
 8004866:	f003 0303 	and.w	r3, r3, #3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f000 f8e4 	bl	8004a3c <HAL_TIM_IC_CaptureCallback>
 8004874:	e005      	b.n	8004882 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f000 f8d6 	bl	8004a28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 f8e7 	bl	8004a50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	f003 0304 	and.w	r3, r3, #4
 800488e:	2b00      	cmp	r3, #0
 8004890:	d020      	beq.n	80048d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f003 0304 	and.w	r3, r3, #4
 8004898:	2b00      	cmp	r3, #0
 800489a:	d01b      	beq.n	80048d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f06f 0204 	mvn.w	r2, #4
 80048a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2202      	movs	r2, #2
 80048aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d003      	beq.n	80048c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f000 f8be 	bl	8004a3c <HAL_TIM_IC_CaptureCallback>
 80048c0:	e005      	b.n	80048ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f000 f8b0 	bl	8004a28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f000 f8c1 	bl	8004a50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d020      	beq.n	8004920 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f003 0308 	and.w	r3, r3, #8
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d01b      	beq.n	8004920 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f06f 0208 	mvn.w	r2, #8
 80048f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2204      	movs	r2, #4
 80048f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	f003 0303 	and.w	r3, r3, #3
 8004902:	2b00      	cmp	r3, #0
 8004904:	d003      	beq.n	800490e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f000 f898 	bl	8004a3c <HAL_TIM_IC_CaptureCallback>
 800490c:	e005      	b.n	800491a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 f88a 	bl	8004a28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f000 f89b 	bl	8004a50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	f003 0310 	and.w	r3, r3, #16
 8004926:	2b00      	cmp	r3, #0
 8004928:	d020      	beq.n	800496c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f003 0310 	and.w	r3, r3, #16
 8004930:	2b00      	cmp	r3, #0
 8004932:	d01b      	beq.n	800496c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f06f 0210 	mvn.w	r2, #16
 800493c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2208      	movs	r2, #8
 8004942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	69db      	ldr	r3, [r3, #28]
 800494a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800494e:	2b00      	cmp	r3, #0
 8004950:	d003      	beq.n	800495a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f872 	bl	8004a3c <HAL_TIM_IC_CaptureCallback>
 8004958:	e005      	b.n	8004966 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 f864 	bl	8004a28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	f000 f875 	bl	8004a50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00c      	beq.n	8004990 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f003 0301 	and.w	r3, r3, #1
 800497c:	2b00      	cmp	r3, #0
 800497e:	d007      	beq.n	8004990 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f06f 0201 	mvn.w	r2, #1
 8004988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f7fc fa22 	bl	8000dd4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004996:	2b00      	cmp	r3, #0
 8004998:	d00c      	beq.n	80049b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d007      	beq.n	80049b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 f8d0 	bl	8004b54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00c      	beq.n	80049d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d007      	beq.n	80049d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80049d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f8c8 	bl	8004b68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00c      	beq.n	80049fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d007      	beq.n	80049fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 f834 	bl	8004a64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	f003 0320 	and.w	r3, r3, #32
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00c      	beq.n	8004a20 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f003 0320 	and.w	r3, r3, #32
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d007      	beq.n	8004a20 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f06f 0220 	mvn.w	r2, #32
 8004a18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 f890 	bl	8004b40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a20:	bf00      	nop
 8004a22:	3710      	adds	r7, #16
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a44:	bf00      	nop
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a2a      	ldr	r2, [pc, #168]	; (8004b34 <TIM_Base_SetConfig+0xbc>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d003      	beq.n	8004a98 <TIM_Base_SetConfig+0x20>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a96:	d108      	bne.n	8004aaa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a21      	ldr	r2, [pc, #132]	; (8004b34 <TIM_Base_SetConfig+0xbc>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d00b      	beq.n	8004aca <TIM_Base_SetConfig+0x52>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ab8:	d007      	beq.n	8004aca <TIM_Base_SetConfig+0x52>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a1e      	ldr	r2, [pc, #120]	; (8004b38 <TIM_Base_SetConfig+0xc0>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d003      	beq.n	8004aca <TIM_Base_SetConfig+0x52>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a1d      	ldr	r2, [pc, #116]	; (8004b3c <TIM_Base_SetConfig+0xc4>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d108      	bne.n	8004adc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ad0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	689a      	ldr	r2, [r3, #8]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a0c      	ldr	r2, [pc, #48]	; (8004b34 <TIM_Base_SetConfig+0xbc>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d007      	beq.n	8004b18 <TIM_Base_SetConfig+0xa0>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a0b      	ldr	r2, [pc, #44]	; (8004b38 <TIM_Base_SetConfig+0xc0>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d003      	beq.n	8004b18 <TIM_Base_SetConfig+0xa0>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a0a      	ldr	r2, [pc, #40]	; (8004b3c <TIM_Base_SetConfig+0xc4>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d103      	bne.n	8004b20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	691a      	ldr	r2, [r3, #16]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	615a      	str	r2, [r3, #20]
}
 8004b26:	bf00      	nop
 8004b28:	3714      	adds	r7, #20
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	40012c00 	.word	0x40012c00
 8004b38:	40014400 	.word	0x40014400
 8004b3c:	40014800 	.word	0x40014800

08004b40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b48:	bf00      	nop
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <LL_RCC_GetUSARTClockSource>:
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8004b84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b88:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4013      	ands	r3, r2
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	370c      	adds	r7, #12
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <LL_RCC_GetLPUARTClockSource>:
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004ba4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ba8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4013      	ands	r3, r2
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d101      	bne.n	8004bce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e042      	b.n	8004c54 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d106      	bne.n	8004be6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f7fc fbbf 	bl	8001364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2224      	movs	r2, #36	; 0x24
 8004bea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f022 0201 	bic.w	r2, r2, #1
 8004bfc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d002      	beq.n	8004c0c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 fe22 	bl	8005850 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f000 fbf7 	bl	8005400 <UART_SetConfig>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d101      	bne.n	8004c1c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e01b      	b.n	8004c54 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	685a      	ldr	r2, [r3, #4]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	689a      	ldr	r2, [r3, #8]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c3a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f042 0201 	orr.w	r2, r2, #1
 8004c4a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f000 fea1 	bl	8005994 <UART_CheckIdleState>
 8004c52:	4603      	mov	r3, r0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3708      	adds	r7, #8
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b08a      	sub	sp, #40	; 0x28
 8004c60:	af02      	add	r7, sp, #8
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	603b      	str	r3, [r7, #0]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c72:	2b20      	cmp	r3, #32
 8004c74:	d17b      	bne.n	8004d6e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d002      	beq.n	8004c82 <HAL_UART_Transmit+0x26>
 8004c7c:	88fb      	ldrh	r3, [r7, #6]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e074      	b.n	8004d70 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2221      	movs	r2, #33	; 0x21
 8004c92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c96:	f7fc fc1f 	bl	80014d8 <HAL_GetTick>
 8004c9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	88fa      	ldrh	r2, [r7, #6]
 8004ca0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	88fa      	ldrh	r2, [r7, #6]
 8004ca8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cb4:	d108      	bne.n	8004cc8 <HAL_UART_Transmit+0x6c>
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d104      	bne.n	8004cc8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	61bb      	str	r3, [r7, #24]
 8004cc6:	e003      	b.n	8004cd0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004cd0:	e030      	b.n	8004d34 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	9300      	str	r3, [sp, #0]
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	2180      	movs	r1, #128	; 0x80
 8004cdc:	68f8      	ldr	r0, [r7, #12]
 8004cde:	f000 ff03 	bl	8005ae8 <UART_WaitOnFlagUntilTimeout>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d005      	beq.n	8004cf4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2220      	movs	r2, #32
 8004cec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	e03d      	b.n	8004d70 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d10b      	bne.n	8004d12 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	881b      	ldrh	r3, [r3, #0]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d08:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	3302      	adds	r3, #2
 8004d0e:	61bb      	str	r3, [r7, #24]
 8004d10:	e007      	b.n	8004d22 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	781a      	ldrb	r2, [r3, #0]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	3301      	adds	r3, #1
 8004d20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	b29a      	uxth	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1c8      	bne.n	8004cd2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	9300      	str	r3, [sp, #0]
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	2200      	movs	r2, #0
 8004d48:	2140      	movs	r1, #64	; 0x40
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f000 fecc 	bl	8005ae8 <UART_WaitOnFlagUntilTimeout>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d005      	beq.n	8004d62 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2220      	movs	r2, #32
 8004d5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e006      	b.n	8004d70 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2220      	movs	r2, #32
 8004d66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	e000      	b.n	8004d70 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004d6e:	2302      	movs	r3, #2
  }
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3720      	adds	r7, #32
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b0ba      	sub	sp, #232	; 0xe8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	69db      	ldr	r3, [r3, #28]
 8004d86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004d9e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004da2:	f640 030f 	movw	r3, #2063	; 0x80f
 8004da6:	4013      	ands	r3, r2
 8004da8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004dac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d11b      	bne.n	8004dec <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004db4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004db8:	f003 0320 	and.w	r3, r3, #32
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d015      	beq.n	8004dec <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004dc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004dc4:	f003 0320 	and.w	r3, r3, #32
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d105      	bne.n	8004dd8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004dcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004dd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d009      	beq.n	8004dec <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f000 82e3 	beq.w	80053a8 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	4798      	blx	r3
      }
      return;
 8004dea:	e2dd      	b.n	80053a8 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004dec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	f000 8123 	beq.w	800503c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004df6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004dfa:	4b8d      	ldr	r3, [pc, #564]	; (8005030 <HAL_UART_IRQHandler+0x2b8>)
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d106      	bne.n	8004e10 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004e02:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004e06:	4b8b      	ldr	r3, [pc, #556]	; (8005034 <HAL_UART_IRQHandler+0x2bc>)
 8004e08:	4013      	ands	r3, r2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	f000 8116 	beq.w	800503c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004e10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d011      	beq.n	8004e40 <HAL_UART_IRQHandler+0xc8>
 8004e1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d00b      	beq.n	8004e40 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e36:	f043 0201 	orr.w	r2, r3, #1
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e44:	f003 0302 	and.w	r3, r3, #2
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d011      	beq.n	8004e70 <HAL_UART_IRQHandler+0xf8>
 8004e4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e50:	f003 0301 	and.w	r3, r3, #1
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d00b      	beq.n	8004e70 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2202      	movs	r2, #2
 8004e5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e66:	f043 0204 	orr.w	r2, r3, #4
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e74:	f003 0304 	and.w	r3, r3, #4
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d011      	beq.n	8004ea0 <HAL_UART_IRQHandler+0x128>
 8004e7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e80:	f003 0301 	and.w	r3, r3, #1
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d00b      	beq.n	8004ea0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2204      	movs	r2, #4
 8004e8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e96:	f043 0202 	orr.w	r2, r3, #2
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004ea0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ea4:	f003 0308 	and.w	r3, r3, #8
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d017      	beq.n	8004edc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004eac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eb0:	f003 0320 	and.w	r3, r3, #32
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d105      	bne.n	8004ec4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004eb8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004ebc:	4b5c      	ldr	r3, [pc, #368]	; (8005030 <HAL_UART_IRQHandler+0x2b8>)
 8004ebe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d00b      	beq.n	8004edc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2208      	movs	r2, #8
 8004eca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ed2:	f043 0208 	orr.w	r2, r3, #8
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004edc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ee0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d012      	beq.n	8004f0e <HAL_UART_IRQHandler+0x196>
 8004ee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00c      	beq.n	8004f0e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004efc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f04:	f043 0220 	orr.w	r2, r3, #32
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	f000 8249 	beq.w	80053ac <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f1e:	f003 0320 	and.w	r3, r3, #32
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d013      	beq.n	8004f4e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f2a:	f003 0320 	and.w	r3, r3, #32
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d105      	bne.n	8004f3e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004f32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d007      	beq.n	8004f4e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d003      	beq.n	8004f4e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f54:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f62:	2b40      	cmp	r3, #64	; 0x40
 8004f64:	d005      	beq.n	8004f72 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004f66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f6a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d054      	beq.n	800501c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 fe1f 	bl	8005bb6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f82:	2b40      	cmp	r3, #64	; 0x40
 8004f84:	d146      	bne.n	8005014 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	3308      	adds	r3, #8
 8004f8c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f94:	e853 3f00 	ldrex	r3, [r3]
 8004f98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004f9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004fa0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fa4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	3308      	adds	r3, #8
 8004fae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004fb2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004fbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004fc2:	e841 2300 	strex	r3, r2, [r1]
 8004fc6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004fca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1d9      	bne.n	8004f86 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d017      	beq.n	800500c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fe2:	4a15      	ldr	r2, [pc, #84]	; (8005038 <HAL_UART_IRQHandler+0x2c0>)
 8004fe4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7fc fc96 	bl	800191e <HAL_DMA_Abort_IT>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d019      	beq.n	800502c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8005006:	4610      	mov	r0, r2
 8005008:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800500a:	e00f      	b.n	800502c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 f9e1 	bl	80053d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005012:	e00b      	b.n	800502c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f000 f9dd 	bl	80053d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800501a:	e007      	b.n	800502c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 f9d9 	bl	80053d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800502a:	e1bf      	b.n	80053ac <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800502c:	bf00      	nop
    return;
 800502e:	e1bd      	b.n	80053ac <HAL_UART_IRQHandler+0x634>
 8005030:	10000001 	.word	0x10000001
 8005034:	04000120 	.word	0x04000120
 8005038:	08005c83 	.word	0x08005c83

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005040:	2b01      	cmp	r3, #1
 8005042:	f040 8153 	bne.w	80052ec <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800504a:	f003 0310 	and.w	r3, r3, #16
 800504e:	2b00      	cmp	r3, #0
 8005050:	f000 814c 	beq.w	80052ec <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005054:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005058:	f003 0310 	and.w	r3, r3, #16
 800505c:	2b00      	cmp	r3, #0
 800505e:	f000 8145 	beq.w	80052ec <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2210      	movs	r2, #16
 8005068:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005074:	2b40      	cmp	r3, #64	; 0x40
 8005076:	f040 80bb 	bne.w	80051f0 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005088:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800508c:	2b00      	cmp	r3, #0
 800508e:	f000 818f 	beq.w	80053b0 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005098:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800509c:	429a      	cmp	r2, r3
 800509e:	f080 8187 	bcs.w	80053b0 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80050a8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0320 	and.w	r3, r3, #32
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	f040 8087 	bne.w	80051ce <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050cc:	e853 3f00 	ldrex	r3, [r3]
 80050d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80050d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80050d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	461a      	mov	r2, r3
 80050e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80050ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80050ee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80050f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80050fa:	e841 2300 	strex	r3, r2, [r1]
 80050fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005102:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1da      	bne.n	80050c0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	3308      	adds	r3, #8
 8005110:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005112:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005114:	e853 3f00 	ldrex	r3, [r3]
 8005118:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800511a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800511c:	f023 0301 	bic.w	r3, r3, #1
 8005120:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	3308      	adds	r3, #8
 800512a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800512e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005132:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005134:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005136:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800513a:	e841 2300 	strex	r3, r2, [r1]
 800513e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005140:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005142:	2b00      	cmp	r3, #0
 8005144:	d1e1      	bne.n	800510a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	3308      	adds	r3, #8
 800514c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800514e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005150:	e853 3f00 	ldrex	r3, [r3]
 8005154:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005156:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005158:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800515c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	3308      	adds	r3, #8
 8005166:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800516a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800516c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800516e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005170:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005172:	e841 2300 	strex	r3, r2, [r1]
 8005176:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005178:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1e3      	bne.n	8005146 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2220      	movs	r2, #32
 8005182:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005192:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005194:	e853 3f00 	ldrex	r3, [r3]
 8005198:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800519a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800519c:	f023 0310 	bic.w	r3, r3, #16
 80051a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	461a      	mov	r2, r3
 80051aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80051ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80051b0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80051b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80051b6:	e841 2300 	strex	r3, r2, [r1]
 80051ba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80051bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d1e4      	bne.n	800518c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7fc fb49 	bl	8001860 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2202      	movs	r2, #2
 80051d2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	4619      	mov	r1, r3
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 f8fd 	bl	80053e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80051ee:	e0df      	b.n	80053b0 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800520a:	b29b      	uxth	r3, r3
 800520c:	2b00      	cmp	r3, #0
 800520e:	f000 80d1 	beq.w	80053b4 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8005212:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005216:	2b00      	cmp	r3, #0
 8005218:	f000 80cc 	beq.w	80053b4 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005224:	e853 3f00 	ldrex	r3, [r3]
 8005228:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800522a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800522c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005230:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	461a      	mov	r2, r3
 800523a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800523e:	647b      	str	r3, [r7, #68]	; 0x44
 8005240:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005242:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005244:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005246:	e841 2300 	strex	r3, r2, [r1]
 800524a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800524c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1e4      	bne.n	800521c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	3308      	adds	r3, #8
 8005258:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800525a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525c:	e853 3f00 	ldrex	r3, [r3]
 8005260:	623b      	str	r3, [r7, #32]
   return(result);
 8005262:	6a3b      	ldr	r3, [r7, #32]
 8005264:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005268:	f023 0301 	bic.w	r3, r3, #1
 800526c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	3308      	adds	r3, #8
 8005276:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800527a:	633a      	str	r2, [r7, #48]	; 0x30
 800527c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800527e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005280:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005282:	e841 2300 	strex	r3, r2, [r1]
 8005286:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800528a:	2b00      	cmp	r3, #0
 800528c:	d1e1      	bne.n	8005252 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2220      	movs	r2, #32
 8005292:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	e853 3f00 	ldrex	r3, [r3]
 80052ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f023 0310 	bic.w	r3, r3, #16
 80052b6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	461a      	mov	r2, r3
 80052c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80052c4:	61fb      	str	r3, [r7, #28]
 80052c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c8:	69b9      	ldr	r1, [r7, #24]
 80052ca:	69fa      	ldr	r2, [r7, #28]
 80052cc:	e841 2300 	strex	r3, r2, [r1]
 80052d0:	617b      	str	r3, [r7, #20]
   return(result);
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d1e4      	bne.n	80052a2 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2202      	movs	r2, #2
 80052dc:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052de:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80052e2:	4619      	mov	r1, r3
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f87f 	bl	80053e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80052ea:	e063      	b.n	80053b4 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80052ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d00e      	beq.n	8005316 <HAL_UART_IRQHandler+0x59e>
 80052f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005300:	2b00      	cmp	r3, #0
 8005302:	d008      	beq.n	8005316 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800530c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 fcf8 	bl	8005d04 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005314:	e051      	b.n	80053ba <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800531a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800531e:	2b00      	cmp	r3, #0
 8005320:	d014      	beq.n	800534c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005322:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005326:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800532a:	2b00      	cmp	r3, #0
 800532c:	d105      	bne.n	800533a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800532e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005332:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005336:	2b00      	cmp	r3, #0
 8005338:	d008      	beq.n	800534c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800533e:	2b00      	cmp	r3, #0
 8005340:	d03a      	beq.n	80053b8 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	4798      	blx	r3
    }
    return;
 800534a:	e035      	b.n	80053b8 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800534c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005354:	2b00      	cmp	r3, #0
 8005356:	d009      	beq.n	800536c <HAL_UART_IRQHandler+0x5f4>
 8005358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800535c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005360:	2b00      	cmp	r3, #0
 8005362:	d003      	beq.n	800536c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f000 fca2 	bl	8005cae <UART_EndTransmit_IT>
    return;
 800536a:	e026      	b.n	80053ba <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800536c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005370:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d009      	beq.n	800538c <HAL_UART_IRQHandler+0x614>
 8005378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800537c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d003      	beq.n	800538c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 fcd1 	bl	8005d2c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800538a:	e016      	b.n	80053ba <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800538c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005390:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d010      	beq.n	80053ba <HAL_UART_IRQHandler+0x642>
 8005398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800539c:	2b00      	cmp	r3, #0
 800539e:	da0c      	bge.n	80053ba <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 fcb9 	bl	8005d18 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80053a6:	e008      	b.n	80053ba <HAL_UART_IRQHandler+0x642>
      return;
 80053a8:	bf00      	nop
 80053aa:	e006      	b.n	80053ba <HAL_UART_IRQHandler+0x642>
    return;
 80053ac:	bf00      	nop
 80053ae:	e004      	b.n	80053ba <HAL_UART_IRQHandler+0x642>
      return;
 80053b0:	bf00      	nop
 80053b2:	e002      	b.n	80053ba <HAL_UART_IRQHandler+0x642>
      return;
 80053b4:	bf00      	nop
 80053b6:	e000      	b.n	80053ba <HAL_UART_IRQHandler+0x642>
    return;
 80053b8:	bf00      	nop
  }
}
 80053ba:	37e8      	adds	r7, #232	; 0xe8
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}

080053c0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	460b      	mov	r3, r1
 80053f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005400:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005404:	b08c      	sub	sp, #48	; 0x30
 8005406:	af00      	add	r7, sp, #0
 8005408:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800540a:	2300      	movs	r3, #0
 800540c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	689a      	ldr	r2, [r3, #8]
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	691b      	ldr	r3, [r3, #16]
 8005418:	431a      	orrs	r2, r3
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	431a      	orrs	r2, r3
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	69db      	ldr	r3, [r3, #28]
 8005424:	4313      	orrs	r3, r2
 8005426:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	4baf      	ldr	r3, [pc, #700]	; (80056ec <UART_SetConfig+0x2ec>)
 8005430:	4013      	ands	r3, r2
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	6812      	ldr	r2, [r2, #0]
 8005436:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005438:	430b      	orrs	r3, r1
 800543a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	68da      	ldr	r2, [r3, #12]
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	430a      	orrs	r2, r1
 8005450:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4aa4      	ldr	r2, [pc, #656]	; (80056f0 <UART_SetConfig+0x2f0>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d004      	beq.n	800546c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005468:	4313      	orrs	r3, r2
 800546a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005476:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800547a:	697a      	ldr	r2, [r7, #20]
 800547c:	6812      	ldr	r2, [r2, #0]
 800547e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005480:	430b      	orrs	r3, r1
 8005482:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800548a:	f023 010f 	bic.w	r1, r3, #15
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	430a      	orrs	r2, r1
 8005498:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a95      	ldr	r2, [pc, #596]	; (80056f4 <UART_SetConfig+0x2f4>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d125      	bne.n	80054f0 <UART_SetConfig+0xf0>
 80054a4:	2003      	movs	r0, #3
 80054a6:	f7ff fb69 	bl	8004b7c <LL_RCC_GetUSARTClockSource>
 80054aa:	4603      	mov	r3, r0
 80054ac:	2b03      	cmp	r3, #3
 80054ae:	d81b      	bhi.n	80054e8 <UART_SetConfig+0xe8>
 80054b0:	a201      	add	r2, pc, #4	; (adr r2, 80054b8 <UART_SetConfig+0xb8>)
 80054b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b6:	bf00      	nop
 80054b8:	080054c9 	.word	0x080054c9
 80054bc:	080054d9 	.word	0x080054d9
 80054c0:	080054d1 	.word	0x080054d1
 80054c4:	080054e1 	.word	0x080054e1
 80054c8:	2301      	movs	r3, #1
 80054ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054ce:	e042      	b.n	8005556 <UART_SetConfig+0x156>
 80054d0:	2302      	movs	r3, #2
 80054d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054d6:	e03e      	b.n	8005556 <UART_SetConfig+0x156>
 80054d8:	2304      	movs	r3, #4
 80054da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054de:	e03a      	b.n	8005556 <UART_SetConfig+0x156>
 80054e0:	2308      	movs	r3, #8
 80054e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054e6:	e036      	b.n	8005556 <UART_SetConfig+0x156>
 80054e8:	2310      	movs	r3, #16
 80054ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054ee:	e032      	b.n	8005556 <UART_SetConfig+0x156>
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a7e      	ldr	r2, [pc, #504]	; (80056f0 <UART_SetConfig+0x2f0>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d12a      	bne.n	8005550 <UART_SetConfig+0x150>
 80054fa:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80054fe:	f7ff fb4d 	bl	8004b9c <LL_RCC_GetLPUARTClockSource>
 8005502:	4603      	mov	r3, r0
 8005504:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005508:	d01a      	beq.n	8005540 <UART_SetConfig+0x140>
 800550a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800550e:	d81b      	bhi.n	8005548 <UART_SetConfig+0x148>
 8005510:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005514:	d00c      	beq.n	8005530 <UART_SetConfig+0x130>
 8005516:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800551a:	d815      	bhi.n	8005548 <UART_SetConfig+0x148>
 800551c:	2b00      	cmp	r3, #0
 800551e:	d003      	beq.n	8005528 <UART_SetConfig+0x128>
 8005520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005524:	d008      	beq.n	8005538 <UART_SetConfig+0x138>
 8005526:	e00f      	b.n	8005548 <UART_SetConfig+0x148>
 8005528:	2300      	movs	r3, #0
 800552a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800552e:	e012      	b.n	8005556 <UART_SetConfig+0x156>
 8005530:	2302      	movs	r3, #2
 8005532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005536:	e00e      	b.n	8005556 <UART_SetConfig+0x156>
 8005538:	2304      	movs	r3, #4
 800553a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800553e:	e00a      	b.n	8005556 <UART_SetConfig+0x156>
 8005540:	2308      	movs	r3, #8
 8005542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005546:	e006      	b.n	8005556 <UART_SetConfig+0x156>
 8005548:	2310      	movs	r3, #16
 800554a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800554e:	e002      	b.n	8005556 <UART_SetConfig+0x156>
 8005550:	2310      	movs	r3, #16
 8005552:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a65      	ldr	r2, [pc, #404]	; (80056f0 <UART_SetConfig+0x2f0>)
 800555c:	4293      	cmp	r3, r2
 800555e:	f040 8097 	bne.w	8005690 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005562:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005566:	2b08      	cmp	r3, #8
 8005568:	d823      	bhi.n	80055b2 <UART_SetConfig+0x1b2>
 800556a:	a201      	add	r2, pc, #4	; (adr r2, 8005570 <UART_SetConfig+0x170>)
 800556c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005570:	08005595 	.word	0x08005595
 8005574:	080055b3 	.word	0x080055b3
 8005578:	0800559d 	.word	0x0800559d
 800557c:	080055b3 	.word	0x080055b3
 8005580:	080055a3 	.word	0x080055a3
 8005584:	080055b3 	.word	0x080055b3
 8005588:	080055b3 	.word	0x080055b3
 800558c:	080055b3 	.word	0x080055b3
 8005590:	080055ab 	.word	0x080055ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005594:	f7fe fb6a 	bl	8003c6c <HAL_RCC_GetPCLK1Freq>
 8005598:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800559a:	e010      	b.n	80055be <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800559c:	4b56      	ldr	r3, [pc, #344]	; (80056f8 <UART_SetConfig+0x2f8>)
 800559e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80055a0:	e00d      	b.n	80055be <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055a2:	f7fe fae1 	bl	8003b68 <HAL_RCC_GetSysClockFreq>
 80055a6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80055a8:	e009      	b.n	80055be <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80055b0:	e005      	b.n	80055be <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80055b2:	2300      	movs	r3, #0
 80055b4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80055bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80055be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	f000 812b 	beq.w	800581c <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ca:	4a4c      	ldr	r2, [pc, #304]	; (80056fc <UART_SetConfig+0x2fc>)
 80055cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055d0:	461a      	mov	r2, r3
 80055d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80055d8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	685a      	ldr	r2, [r3, #4]
 80055de:	4613      	mov	r3, r2
 80055e0:	005b      	lsls	r3, r3, #1
 80055e2:	4413      	add	r3, r2
 80055e4:	69ba      	ldr	r2, [r7, #24]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d305      	bcc.n	80055f6 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80055f0:	69ba      	ldr	r2, [r7, #24]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d903      	bls.n	80055fe <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80055fc:	e10e      	b.n	800581c <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005600:	2200      	movs	r2, #0
 8005602:	60bb      	str	r3, [r7, #8]
 8005604:	60fa      	str	r2, [r7, #12]
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560a:	4a3c      	ldr	r2, [pc, #240]	; (80056fc <UART_SetConfig+0x2fc>)
 800560c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005610:	b29b      	uxth	r3, r3
 8005612:	2200      	movs	r2, #0
 8005614:	603b      	str	r3, [r7, #0]
 8005616:	607a      	str	r2, [r7, #4]
 8005618:	e9d7 2300 	ldrd	r2, r3, [r7]
 800561c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005620:	f7fa fdfe 	bl	8000220 <__aeabi_uldivmod>
 8005624:	4602      	mov	r2, r0
 8005626:	460b      	mov	r3, r1
 8005628:	4610      	mov	r0, r2
 800562a:	4619      	mov	r1, r3
 800562c:	f04f 0200 	mov.w	r2, #0
 8005630:	f04f 0300 	mov.w	r3, #0
 8005634:	020b      	lsls	r3, r1, #8
 8005636:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800563a:	0202      	lsls	r2, r0, #8
 800563c:	6979      	ldr	r1, [r7, #20]
 800563e:	6849      	ldr	r1, [r1, #4]
 8005640:	0849      	lsrs	r1, r1, #1
 8005642:	2000      	movs	r0, #0
 8005644:	460c      	mov	r4, r1
 8005646:	4605      	mov	r5, r0
 8005648:	eb12 0804 	adds.w	r8, r2, r4
 800564c:	eb43 0905 	adc.w	r9, r3, r5
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	469a      	mov	sl, r3
 8005658:	4693      	mov	fp, r2
 800565a:	4652      	mov	r2, sl
 800565c:	465b      	mov	r3, fp
 800565e:	4640      	mov	r0, r8
 8005660:	4649      	mov	r1, r9
 8005662:	f7fa fddd 	bl	8000220 <__aeabi_uldivmod>
 8005666:	4602      	mov	r2, r0
 8005668:	460b      	mov	r3, r1
 800566a:	4613      	mov	r3, r2
 800566c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800566e:	6a3b      	ldr	r3, [r7, #32]
 8005670:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005674:	d308      	bcc.n	8005688 <UART_SetConfig+0x288>
 8005676:	6a3b      	ldr	r3, [r7, #32]
 8005678:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800567c:	d204      	bcs.n	8005688 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	6a3a      	ldr	r2, [r7, #32]
 8005684:	60da      	str	r2, [r3, #12]
 8005686:	e0c9      	b.n	800581c <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800568e:	e0c5      	b.n	800581c <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	69db      	ldr	r3, [r3, #28]
 8005694:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005698:	d16d      	bne.n	8005776 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800569a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800569e:	3b01      	subs	r3, #1
 80056a0:	2b07      	cmp	r3, #7
 80056a2:	d82d      	bhi.n	8005700 <UART_SetConfig+0x300>
 80056a4:	a201      	add	r2, pc, #4	; (adr r2, 80056ac <UART_SetConfig+0x2ac>)
 80056a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056aa:	bf00      	nop
 80056ac:	080056cd 	.word	0x080056cd
 80056b0:	080056d5 	.word	0x080056d5
 80056b4:	08005701 	.word	0x08005701
 80056b8:	080056db 	.word	0x080056db
 80056bc:	08005701 	.word	0x08005701
 80056c0:	08005701 	.word	0x08005701
 80056c4:	08005701 	.word	0x08005701
 80056c8:	080056e3 	.word	0x080056e3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056cc:	f7fe fae4 	bl	8003c98 <HAL_RCC_GetPCLK2Freq>
 80056d0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80056d2:	e01b      	b.n	800570c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056d4:	4b08      	ldr	r3, [pc, #32]	; (80056f8 <UART_SetConfig+0x2f8>)
 80056d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80056d8:	e018      	b.n	800570c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056da:	f7fe fa45 	bl	8003b68 <HAL_RCC_GetSysClockFreq>
 80056de:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80056e0:	e014      	b.n	800570c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80056e8:	e010      	b.n	800570c <UART_SetConfig+0x30c>
 80056ea:	bf00      	nop
 80056ec:	cfff69f3 	.word	0xcfff69f3
 80056f0:	40008000 	.word	0x40008000
 80056f4:	40013800 	.word	0x40013800
 80056f8:	00f42400 	.word	0x00f42400
 80056fc:	0800e078 	.word	0x0800e078
      default:
        pclk = 0U;
 8005700:	2300      	movs	r3, #0
 8005702:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800570a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800570c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800570e:	2b00      	cmp	r3, #0
 8005710:	f000 8084 	beq.w	800581c <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005718:	4a4b      	ldr	r2, [pc, #300]	; (8005848 <UART_SetConfig+0x448>)
 800571a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800571e:	461a      	mov	r2, r3
 8005720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005722:	fbb3 f3f2 	udiv	r3, r3, r2
 8005726:	005a      	lsls	r2, r3, #1
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	085b      	lsrs	r3, r3, #1
 800572e:	441a      	add	r2, r3
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	fbb2 f3f3 	udiv	r3, r2, r3
 8005738:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800573a:	6a3b      	ldr	r3, [r7, #32]
 800573c:	2b0f      	cmp	r3, #15
 800573e:	d916      	bls.n	800576e <UART_SetConfig+0x36e>
 8005740:	6a3b      	ldr	r3, [r7, #32]
 8005742:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005746:	d212      	bcs.n	800576e <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005748:	6a3b      	ldr	r3, [r7, #32]
 800574a:	b29b      	uxth	r3, r3
 800574c:	f023 030f 	bic.w	r3, r3, #15
 8005750:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	085b      	lsrs	r3, r3, #1
 8005756:	b29b      	uxth	r3, r3
 8005758:	f003 0307 	and.w	r3, r3, #7
 800575c:	b29a      	uxth	r2, r3
 800575e:	8bfb      	ldrh	r3, [r7, #30]
 8005760:	4313      	orrs	r3, r2
 8005762:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	8bfa      	ldrh	r2, [r7, #30]
 800576a:	60da      	str	r2, [r3, #12]
 800576c:	e056      	b.n	800581c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005774:	e052      	b.n	800581c <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005776:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800577a:	3b01      	subs	r3, #1
 800577c:	2b07      	cmp	r3, #7
 800577e:	d822      	bhi.n	80057c6 <UART_SetConfig+0x3c6>
 8005780:	a201      	add	r2, pc, #4	; (adr r2, 8005788 <UART_SetConfig+0x388>)
 8005782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005786:	bf00      	nop
 8005788:	080057a9 	.word	0x080057a9
 800578c:	080057b1 	.word	0x080057b1
 8005790:	080057c7 	.word	0x080057c7
 8005794:	080057b7 	.word	0x080057b7
 8005798:	080057c7 	.word	0x080057c7
 800579c:	080057c7 	.word	0x080057c7
 80057a0:	080057c7 	.word	0x080057c7
 80057a4:	080057bf 	.word	0x080057bf
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80057a8:	f7fe fa76 	bl	8003c98 <HAL_RCC_GetPCLK2Freq>
 80057ac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80057ae:	e010      	b.n	80057d2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057b0:	4b26      	ldr	r3, [pc, #152]	; (800584c <UART_SetConfig+0x44c>)
 80057b2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80057b4:	e00d      	b.n	80057d2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057b6:	f7fe f9d7 	bl	8003b68 <HAL_RCC_GetSysClockFreq>
 80057ba:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80057bc:	e009      	b.n	80057d2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80057c4:	e005      	b.n	80057d2 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80057c6:	2300      	movs	r3, #0
 80057c8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80057d0:	bf00      	nop
    }

    if (pclk != 0U)
 80057d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d021      	beq.n	800581c <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057dc:	4a1a      	ldr	r2, [pc, #104]	; (8005848 <UART_SetConfig+0x448>)
 80057de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057e2:	461a      	mov	r2, r3
 80057e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e6:	fbb3 f2f2 	udiv	r2, r3, r2
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	085b      	lsrs	r3, r3, #1
 80057f0:	441a      	add	r2, r3
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057fa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057fc:	6a3b      	ldr	r3, [r7, #32]
 80057fe:	2b0f      	cmp	r3, #15
 8005800:	d909      	bls.n	8005816 <UART_SetConfig+0x416>
 8005802:	6a3b      	ldr	r3, [r7, #32]
 8005804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005808:	d205      	bcs.n	8005816 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800580a:	6a3b      	ldr	r3, [r7, #32]
 800580c:	b29a      	uxth	r2, r3
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	60da      	str	r2, [r3, #12]
 8005814:	e002      	b.n	800581c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	2201      	movs	r2, #1
 8005820:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	2201      	movs	r2, #1
 8005828:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	2200      	movs	r2, #0
 8005830:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	2200      	movs	r2, #0
 8005836:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005838:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800583c:	4618      	mov	r0, r3
 800583e:	3730      	adds	r7, #48	; 0x30
 8005840:	46bd      	mov	sp, r7
 8005842:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005846:	bf00      	nop
 8005848:	0800e078 	.word	0x0800e078
 800584c:	00f42400 	.word	0x00f42400

08005850 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800585c:	f003 0308 	and.w	r3, r3, #8
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00a      	beq.n	800587a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	430a      	orrs	r2, r1
 8005878:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00a      	beq.n	800589c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	430a      	orrs	r2, r1
 800589a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a0:	f003 0302 	and.w	r3, r3, #2
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d00a      	beq.n	80058be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	430a      	orrs	r2, r1
 80058bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c2:	f003 0304 	and.w	r3, r3, #4
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00a      	beq.n	80058e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e4:	f003 0310 	and.w	r3, r3, #16
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d00a      	beq.n	8005902 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005906:	f003 0320 	and.w	r3, r3, #32
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00a      	beq.n	8005924 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	430a      	orrs	r2, r1
 8005922:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800592c:	2b00      	cmp	r3, #0
 800592e:	d01a      	beq.n	8005966 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	430a      	orrs	r2, r1
 8005944:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800594a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800594e:	d10a      	bne.n	8005966 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	430a      	orrs	r2, r1
 8005964:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800596a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00a      	beq.n	8005988 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	430a      	orrs	r2, r1
 8005986:	605a      	str	r2, [r3, #4]
  }
}
 8005988:	bf00      	nop
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b098      	sub	sp, #96	; 0x60
 8005998:	af02      	add	r7, sp, #8
 800599a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80059a4:	f7fb fd98 	bl	80014d8 <HAL_GetTick>
 80059a8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0308 	and.w	r3, r3, #8
 80059b4:	2b08      	cmp	r3, #8
 80059b6:	d12f      	bne.n	8005a18 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80059bc:	9300      	str	r3, [sp, #0]
 80059be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80059c0:	2200      	movs	r2, #0
 80059c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f88e 	bl	8005ae8 <UART_WaitOnFlagUntilTimeout>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d022      	beq.n	8005a18 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059da:	e853 3f00 	ldrex	r3, [r3]
 80059de:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80059e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059e6:	653b      	str	r3, [r7, #80]	; 0x50
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	461a      	mov	r2, r3
 80059ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059f0:	647b      	str	r3, [r7, #68]	; 0x44
 80059f2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80059f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059f8:	e841 2300 	strex	r3, r2, [r1]
 80059fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80059fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1e6      	bne.n	80059d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2220      	movs	r2, #32
 8005a08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	e063      	b.n	8005ae0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 0304 	and.w	r3, r3, #4
 8005a22:	2b04      	cmp	r3, #4
 8005a24:	d149      	bne.n	8005aba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005a2a:	9300      	str	r3, [sp, #0]
 8005a2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 f857 	bl	8005ae8 <UART_WaitOnFlagUntilTimeout>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d03c      	beq.n	8005aba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a48:	e853 3f00 	ldrex	r3, [r3]
 8005a4c:	623b      	str	r3, [r7, #32]
   return(result);
 8005a4e:	6a3b      	ldr	r3, [r7, #32]
 8005a50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005a54:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a5e:	633b      	str	r3, [r7, #48]	; 0x30
 8005a60:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005a64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a66:	e841 2300 	strex	r3, r2, [r1]
 8005a6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1e6      	bne.n	8005a40 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	3308      	adds	r3, #8
 8005a78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	e853 3f00 	ldrex	r3, [r3]
 8005a80:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f023 0301 	bic.w	r3, r3, #1
 8005a88:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	3308      	adds	r3, #8
 8005a90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a92:	61fa      	str	r2, [r7, #28]
 8005a94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a96:	69b9      	ldr	r1, [r7, #24]
 8005a98:	69fa      	ldr	r2, [r7, #28]
 8005a9a:	e841 2300 	strex	r3, r2, [r1]
 8005a9e:	617b      	str	r3, [r7, #20]
   return(result);
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1e5      	bne.n	8005a72 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	e012      	b.n	8005ae0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2220      	movs	r2, #32
 8005abe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2220      	movs	r2, #32
 8005ac6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3758      	adds	r7, #88	; 0x58
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	603b      	str	r3, [r7, #0]
 8005af4:	4613      	mov	r3, r2
 8005af6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005af8:	e049      	b.n	8005b8e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b00:	d045      	beq.n	8005b8e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b02:	f7fb fce9 	bl	80014d8 <HAL_GetTick>
 8005b06:	4602      	mov	r2, r0
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	69ba      	ldr	r2, [r7, #24]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d302      	bcc.n	8005b18 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d101      	bne.n	8005b1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	e048      	b.n	8005bae <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0304 	and.w	r3, r3, #4
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d031      	beq.n	8005b8e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	69db      	ldr	r3, [r3, #28]
 8005b30:	f003 0308 	and.w	r3, r3, #8
 8005b34:	2b08      	cmp	r3, #8
 8005b36:	d110      	bne.n	8005b5a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2208      	movs	r2, #8
 8005b3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b40:	68f8      	ldr	r0, [r7, #12]
 8005b42:	f000 f838 	bl	8005bb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2208      	movs	r2, #8
 8005b4a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e029      	b.n	8005bae <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	69db      	ldr	r3, [r3, #28]
 8005b60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b68:	d111      	bne.n	8005b8e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b74:	68f8      	ldr	r0, [r7, #12]
 8005b76:	f000 f81e 	bl	8005bb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2220      	movs	r2, #32
 8005b7e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005b8a:	2303      	movs	r3, #3
 8005b8c:	e00f      	b.n	8005bae <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	69da      	ldr	r2, [r3, #28]
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	4013      	ands	r3, r2
 8005b98:	68ba      	ldr	r2, [r7, #8]
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	bf0c      	ite	eq
 8005b9e:	2301      	moveq	r3, #1
 8005ba0:	2300      	movne	r3, #0
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	461a      	mov	r2, r3
 8005ba6:	79fb      	ldrb	r3, [r7, #7]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d0a6      	beq.n	8005afa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005bac:	2300      	movs	r3, #0
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3710      	adds	r7, #16
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}

08005bb6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005bb6:	b480      	push	{r7}
 8005bb8:	b095      	sub	sp, #84	; 0x54
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bc6:	e853 3f00 	ldrex	r3, [r3]
 8005bca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005bd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	461a      	mov	r2, r3
 8005bda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bdc:	643b      	str	r3, [r7, #64]	; 0x40
 8005bde:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005be2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005be4:	e841 2300 	strex	r3, r2, [r1]
 8005be8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d1e6      	bne.n	8005bbe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	3308      	adds	r3, #8
 8005bf6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf8:	6a3b      	ldr	r3, [r7, #32]
 8005bfa:	e853 3f00 	ldrex	r3, [r3]
 8005bfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c06:	f023 0301 	bic.w	r3, r3, #1
 8005c0a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	3308      	adds	r3, #8
 8005c12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c14:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c1c:	e841 2300 	strex	r3, r2, [r1]
 8005c20:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d1e3      	bne.n	8005bf0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d118      	bne.n	8005c62 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	e853 3f00 	ldrex	r3, [r3]
 8005c3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	f023 0310 	bic.w	r3, r3, #16
 8005c44:	647b      	str	r3, [r7, #68]	; 0x44
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c4e:	61bb      	str	r3, [r7, #24]
 8005c50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c52:	6979      	ldr	r1, [r7, #20]
 8005c54:	69ba      	ldr	r2, [r7, #24]
 8005c56:	e841 2300 	strex	r3, r2, [r1]
 8005c5a:	613b      	str	r3, [r7, #16]
   return(result);
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d1e6      	bne.n	8005c30 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2220      	movs	r2, #32
 8005c66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005c76:	bf00      	nop
 8005c78:	3754      	adds	r7, #84	; 0x54
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c82:	b580      	push	{r7, lr}
 8005c84:	b084      	sub	sp, #16
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c8e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f7ff fb97 	bl	80053d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ca6:	bf00      	nop
 8005ca8:	3710      	adds	r7, #16
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}

08005cae <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005cae:	b580      	push	{r7, lr}
 8005cb0:	b088      	sub	sp, #32
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	e853 3f00 	ldrex	r3, [r3]
 8005cc2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cca:	61fb      	str	r3, [r7, #28]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	61bb      	str	r3, [r7, #24]
 8005cd6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd8:	6979      	ldr	r1, [r7, #20]
 8005cda:	69ba      	ldr	r2, [r7, #24]
 8005cdc:	e841 2300 	strex	r3, r2, [r1]
 8005ce0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1e6      	bne.n	8005cb6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2220      	movs	r2, #32
 8005cec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7ff fb62 	bl	80053c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cfc:	bf00      	nop
 8005cfe:	3720      	adds	r7, #32
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005d0c:	bf00      	nop
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b085      	sub	sp, #20
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d101      	bne.n	8005d56 <HAL_UARTEx_DisableFifoMode+0x16>
 8005d52:	2302      	movs	r3, #2
 8005d54:	e027      	b.n	8005da6 <HAL_UARTEx_DisableFifoMode+0x66>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2201      	movs	r2, #1
 8005d5a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2224      	movs	r2, #36	; 0x24
 8005d62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f022 0201 	bic.w	r2, r2, #1
 8005d7c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005d84:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	68fa      	ldr	r2, [r7, #12]
 8005d92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2220      	movs	r2, #32
 8005d98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3714      	adds	r7, #20
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr

08005db2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005db2:	b580      	push	{r7, lr}
 8005db4:	b084      	sub	sp, #16
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
 8005dba:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d101      	bne.n	8005dca <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	e02d      	b.n	8005e26 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2224      	movs	r2, #36	; 0x24
 8005dd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f022 0201 	bic.w	r2, r2, #1
 8005df0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	683a      	ldr	r2, [r7, #0]
 8005e02:	430a      	orrs	r2, r1
 8005e04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 f850 	bl	8005eac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	68fa      	ldr	r2, [r7, #12]
 8005e12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2220      	movs	r2, #32
 8005e18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b084      	sub	sp, #16
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
 8005e36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d101      	bne.n	8005e46 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005e42:	2302      	movs	r3, #2
 8005e44:	e02d      	b.n	8005ea2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2224      	movs	r2, #36	; 0x24
 8005e52:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f022 0201 	bic.w	r2, r2, #1
 8005e6c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	683a      	ldr	r2, [r7, #0]
 8005e7e:	430a      	orrs	r2, r1
 8005e80:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 f812 	bl	8005eac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2220      	movs	r2, #32
 8005e94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
	...

08005eac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b085      	sub	sp, #20
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d108      	bne.n	8005ece <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005ecc:	e031      	b.n	8005f32 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005ece:	2308      	movs	r3, #8
 8005ed0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005ed2:	2308      	movs	r3, #8
 8005ed4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	0e5b      	lsrs	r3, r3, #25
 8005ede:	b2db      	uxtb	r3, r3
 8005ee0:	f003 0307 	and.w	r3, r3, #7
 8005ee4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	0f5b      	lsrs	r3, r3, #29
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	f003 0307 	and.w	r3, r3, #7
 8005ef4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005ef6:	7bbb      	ldrb	r3, [r7, #14]
 8005ef8:	7b3a      	ldrb	r2, [r7, #12]
 8005efa:	4911      	ldr	r1, [pc, #68]	; (8005f40 <UARTEx_SetNbDataToProcess+0x94>)
 8005efc:	5c8a      	ldrb	r2, [r1, r2]
 8005efe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005f02:	7b3a      	ldrb	r2, [r7, #12]
 8005f04:	490f      	ldr	r1, [pc, #60]	; (8005f44 <UARTEx_SetNbDataToProcess+0x98>)
 8005f06:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f08:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f0c:	b29a      	uxth	r2, r3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f14:	7bfb      	ldrb	r3, [r7, #15]
 8005f16:	7b7a      	ldrb	r2, [r7, #13]
 8005f18:	4909      	ldr	r1, [pc, #36]	; (8005f40 <UARTEx_SetNbDataToProcess+0x94>)
 8005f1a:	5c8a      	ldrb	r2, [r1, r2]
 8005f1c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005f20:	7b7a      	ldrb	r2, [r7, #13]
 8005f22:	4908      	ldr	r1, [pc, #32]	; (8005f44 <UARTEx_SetNbDataToProcess+0x98>)
 8005f24:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f26:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005f32:	bf00      	nop
 8005f34:	3714      	adds	r7, #20
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	0800e090 	.word	0x0800e090
 8005f44:	0800e098 	.word	0x0800e098

08005f48 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	4603      	mov	r3, r0
 8005f50:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005f52:	2300      	movs	r3, #0
 8005f54:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005f56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f5a:	2b84      	cmp	r3, #132	; 0x84
 8005f5c:	d005      	beq.n	8005f6a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005f5e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	4413      	add	r3, r2
 8005f66:	3303      	adds	r3, #3
 8005f68:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3714      	adds	r7, #20
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005f7c:	f000 fd46 	bl	8006a0c <vTaskStartScheduler>
  
  return osOK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	bd80      	pop	{r7, pc}

08005f86 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005f86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f88:	b087      	sub	sp, #28
 8005f8a:	af02      	add	r7, sp, #8
 8005f8c:	6078      	str	r0, [r7, #4]
 8005f8e:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	685c      	ldr	r4, [r3, #4]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005f9c:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f7ff ffcf 	bl	8005f48 <makeFreeRtosPriority>
 8005faa:	4602      	mov	r2, r0
 8005fac:	f107 030c 	add.w	r3, r7, #12
 8005fb0:	9301      	str	r3, [sp, #4]
 8005fb2:	9200      	str	r2, [sp, #0]
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	4632      	mov	r2, r6
 8005fb8:	4629      	mov	r1, r5
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f000 fba8 	bl	8006710 <xTaskCreate>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d001      	beq.n	8005fca <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	e000      	b.n	8005fcc <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8005fca:	68fb      	ldr	r3, [r7, #12]
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3714      	adds	r7, #20
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005fd4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b084      	sub	sp, #16
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d001      	beq.n	8005fea <osDelay+0x16>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	e000      	b.n	8005fec <osDelay+0x18>
 8005fea:	2301      	movs	r3, #1
 8005fec:	4618      	mov	r0, r3
 8005fee:	f000 fcd9 	bl	80069a4 <vTaskDelay>
  
  return osOK;
 8005ff2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3710      	adds	r7, #16
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f103 0208 	add.w	r2, r3, #8
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f04f 32ff 	mov.w	r2, #4294967295
 8006014:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f103 0208 	add.w	r2, r3, #8
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f103 0208 	add.w	r2, r3, #8
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006030:	bf00      	nop
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800604a:	bf00      	nop
 800604c:	370c      	adds	r7, #12
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr

08006056 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006056:	b480      	push	{r7}
 8006058:	b085      	sub	sp, #20
 800605a:	af00      	add	r7, sp, #0
 800605c:	6078      	str	r0, [r7, #4]
 800605e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	689a      	ldr	r2, [r3, #8]
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	683a      	ldr	r2, [r7, #0]
 800607a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	683a      	ldr	r2, [r7, #0]
 8006080:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	1c5a      	adds	r2, r3, #1
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	601a      	str	r2, [r3, #0]
}
 8006092:	bf00      	nop
 8006094:	3714      	adds	r7, #20
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr

0800609e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800609e:	b480      	push	{r7}
 80060a0:	b085      	sub	sp, #20
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	6078      	str	r0, [r7, #4]
 80060a6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b4:	d103      	bne.n	80060be <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	60fb      	str	r3, [r7, #12]
 80060bc:	e00c      	b.n	80060d8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	3308      	adds	r3, #8
 80060c2:	60fb      	str	r3, [r7, #12]
 80060c4:	e002      	b.n	80060cc <vListInsert+0x2e>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	60fb      	str	r3, [r7, #12]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68ba      	ldr	r2, [r7, #8]
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d2f6      	bcs.n	80060c6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	685a      	ldr	r2, [r3, #4]
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	683a      	ldr	r2, [r7, #0]
 80060e6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	683a      	ldr	r2, [r7, #0]
 80060f2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	1c5a      	adds	r2, r3, #1
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	601a      	str	r2, [r3, #0]
}
 8006104:	bf00      	nop
 8006106:	3714      	adds	r7, #20
 8006108:	46bd      	mov	sp, r7
 800610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610e:	4770      	bx	lr

08006110 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006110:	b480      	push	{r7}
 8006112:	b085      	sub	sp, #20
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	691b      	ldr	r3, [r3, #16]
 800611c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	6892      	ldr	r2, [r2, #8]
 8006126:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	6852      	ldr	r2, [r2, #4]
 8006130:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	429a      	cmp	r2, r3
 800613a:	d103      	bne.n	8006144 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	689a      	ldr	r2, [r3, #8]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	1e5a      	subs	r2, r3, #1
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
}
 8006158:	4618      	mov	r0, r3
 800615a:	3714      	adds	r7, #20
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b084      	sub	sp, #16
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d10a      	bne.n	800618e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800617c:	f383 8811 	msr	BASEPRI, r3
 8006180:	f3bf 8f6f 	isb	sy
 8006184:	f3bf 8f4f 	dsb	sy
 8006188:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800618a:	bf00      	nop
 800618c:	e7fe      	b.n	800618c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800618e:	f001 fae1 	bl	8007754 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800619a:	68f9      	ldr	r1, [r7, #12]
 800619c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800619e:	fb01 f303 	mul.w	r3, r1, r3
 80061a2:	441a      	add	r2, r3
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061be:	3b01      	subs	r3, #1
 80061c0:	68f9      	ldr	r1, [r7, #12]
 80061c2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80061c4:	fb01 f303 	mul.w	r3, r1, r3
 80061c8:	441a      	add	r2, r3
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	22ff      	movs	r2, #255	; 0xff
 80061d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	22ff      	movs	r2, #255	; 0xff
 80061da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d114      	bne.n	800620e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d01a      	beq.n	8006222 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	3310      	adds	r3, #16
 80061f0:	4618      	mov	r0, r3
 80061f2:	f000 fe43 	bl	8006e7c <xTaskRemoveFromEventList>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d012      	beq.n	8006222 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80061fc:	4b0c      	ldr	r3, [pc, #48]	; (8006230 <xQueueGenericReset+0xcc>)
 80061fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006202:	601a      	str	r2, [r3, #0]
 8006204:	f3bf 8f4f 	dsb	sy
 8006208:	f3bf 8f6f 	isb	sy
 800620c:	e009      	b.n	8006222 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	3310      	adds	r3, #16
 8006212:	4618      	mov	r0, r3
 8006214:	f7ff fef2 	bl	8005ffc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	3324      	adds	r3, #36	; 0x24
 800621c:	4618      	mov	r0, r3
 800621e:	f7ff feed 	bl	8005ffc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006222:	f001 fac7 	bl	80077b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006226:	2301      	movs	r3, #1
}
 8006228:	4618      	mov	r0, r3
 800622a:	3710      	adds	r7, #16
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}
 8006230:	e000ed04 	.word	0xe000ed04

08006234 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006234:	b580      	push	{r7, lr}
 8006236:	b08a      	sub	sp, #40	; 0x28
 8006238:	af02      	add	r7, sp, #8
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	4613      	mov	r3, r2
 8006240:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d10a      	bne.n	800625e <xQueueGenericCreate+0x2a>
	__asm volatile
 8006248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800624c:	f383 8811 	msr	BASEPRI, r3
 8006250:	f3bf 8f6f 	isb	sy
 8006254:	f3bf 8f4f 	dsb	sy
 8006258:	613b      	str	r3, [r7, #16]
}
 800625a:	bf00      	nop
 800625c:	e7fe      	b.n	800625c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	68ba      	ldr	r2, [r7, #8]
 8006262:	fb02 f303 	mul.w	r3, r2, r3
 8006266:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	3348      	adds	r3, #72	; 0x48
 800626c:	4618      	mov	r0, r3
 800626e:	f001 fb93 	bl	8007998 <pvPortMalloc>
 8006272:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006274:	69bb      	ldr	r3, [r7, #24]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00d      	beq.n	8006296 <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800627a:	69bb      	ldr	r3, [r7, #24]
 800627c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	3348      	adds	r3, #72	; 0x48
 8006282:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006284:	79fa      	ldrb	r2, [r7, #7]
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	9300      	str	r3, [sp, #0]
 800628a:	4613      	mov	r3, r2
 800628c:	697a      	ldr	r2, [r7, #20]
 800628e:	68b9      	ldr	r1, [r7, #8]
 8006290:	68f8      	ldr	r0, [r7, #12]
 8006292:	f000 f805 	bl	80062a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006296:	69bb      	ldr	r3, [r7, #24]
	}
 8006298:	4618      	mov	r0, r3
 800629a:	3720      	adds	r7, #32
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	60b9      	str	r1, [r7, #8]
 80062aa:	607a      	str	r2, [r7, #4]
 80062ac:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d103      	bne.n	80062bc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80062b4:	69bb      	ldr	r3, [r7, #24]
 80062b6:	69ba      	ldr	r2, [r7, #24]
 80062b8:	601a      	str	r2, [r3, #0]
 80062ba:	e002      	b.n	80062c2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80062bc:	69bb      	ldr	r3, [r7, #24]
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	68fa      	ldr	r2, [r7, #12]
 80062c6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	68ba      	ldr	r2, [r7, #8]
 80062cc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80062ce:	2101      	movs	r1, #1
 80062d0:	69b8      	ldr	r0, [r7, #24]
 80062d2:	f7ff ff47 	bl	8006164 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80062d6:	bf00      	nop
 80062d8:	3710      	adds	r7, #16
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}

080062de <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80062de:	b580      	push	{r7, lr}
 80062e0:	b08e      	sub	sp, #56	; 0x38
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
 80062e6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80062ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10a      	bne.n	8006308 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80062f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f6:	f383 8811 	msr	BASEPRI, r3
 80062fa:	f3bf 8f6f 	isb	sy
 80062fe:	f3bf 8f4f 	dsb	sy
 8006302:	623b      	str	r3, [r7, #32]
}
 8006304:	bf00      	nop
 8006306:	e7fe      	b.n	8006306 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800630a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800630c:	2b00      	cmp	r3, #0
 800630e:	d00a      	beq.n	8006326 <xQueueGiveFromISR+0x48>
	__asm volatile
 8006310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006314:	f383 8811 	msr	BASEPRI, r3
 8006318:	f3bf 8f6f 	isb	sy
 800631c:	f3bf 8f4f 	dsb	sy
 8006320:	61fb      	str	r3, [r7, #28]
}
 8006322:	bf00      	nop
 8006324:	e7fe      	b.n	8006324 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d103      	bne.n	8006336 <xQueueGiveFromISR+0x58>
 800632e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d101      	bne.n	800633a <xQueueGiveFromISR+0x5c>
 8006336:	2301      	movs	r3, #1
 8006338:	e000      	b.n	800633c <xQueueGiveFromISR+0x5e>
 800633a:	2300      	movs	r3, #0
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10a      	bne.n	8006356 <xQueueGiveFromISR+0x78>
	__asm volatile
 8006340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006344:	f383 8811 	msr	BASEPRI, r3
 8006348:	f3bf 8f6f 	isb	sy
 800634c:	f3bf 8f4f 	dsb	sy
 8006350:	61bb      	str	r3, [r7, #24]
}
 8006352:	bf00      	nop
 8006354:	e7fe      	b.n	8006354 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006356:	f001 fadf 	bl	8007918 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800635a:	f3ef 8211 	mrs	r2, BASEPRI
 800635e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006362:	f383 8811 	msr	BASEPRI, r3
 8006366:	f3bf 8f6f 	isb	sy
 800636a:	f3bf 8f4f 	dsb	sy
 800636e:	617a      	str	r2, [r7, #20]
 8006370:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006372:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006374:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800637a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800637c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800637e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006380:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006382:	429a      	cmp	r2, r3
 8006384:	d22b      	bcs.n	80063de <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006388:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800638c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006392:	1c5a      	adds	r2, r3, #1
 8006394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006396:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006398:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800639c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a0:	d112      	bne.n	80063c8 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d016      	beq.n	80063d8 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ac:	3324      	adds	r3, #36	; 0x24
 80063ae:	4618      	mov	r0, r3
 80063b0:	f000 fd64 	bl	8006e7c <xTaskRemoveFromEventList>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d00e      	beq.n	80063d8 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d00b      	beq.n	80063d8 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	2201      	movs	r2, #1
 80063c4:	601a      	str	r2, [r3, #0]
 80063c6:	e007      	b.n	80063d8 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80063c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80063cc:	3301      	adds	r3, #1
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	b25a      	sxtb	r2, r3
 80063d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80063d8:	2301      	movs	r3, #1
 80063da:	637b      	str	r3, [r7, #52]	; 0x34
 80063dc:	e001      	b.n	80063e2 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80063de:	2300      	movs	r3, #0
 80063e0:	637b      	str	r3, [r7, #52]	; 0x34
 80063e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063e4:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80063ec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80063ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3738      	adds	r7, #56	; 0x38
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b08e      	sub	sp, #56	; 0x38
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006402:	2300      	movs	r3, #0
 8006404:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800640a:	2300      	movs	r3, #0
 800640c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800640e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10a      	bne.n	800642a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006418:	f383 8811 	msr	BASEPRI, r3
 800641c:	f3bf 8f6f 	isb	sy
 8006420:	f3bf 8f4f 	dsb	sy
 8006424:	623b      	str	r3, [r7, #32]
}
 8006426:	bf00      	nop
 8006428:	e7fe      	b.n	8006428 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800642a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800642c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00a      	beq.n	8006448 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8006432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006436:	f383 8811 	msr	BASEPRI, r3
 800643a:	f3bf 8f6f 	isb	sy
 800643e:	f3bf 8f4f 	dsb	sy
 8006442:	61fb      	str	r3, [r7, #28]
}
 8006444:	bf00      	nop
 8006446:	e7fe      	b.n	8006446 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006448:	f000 feba 	bl	80071c0 <xTaskGetSchedulerState>
 800644c:	4603      	mov	r3, r0
 800644e:	2b00      	cmp	r3, #0
 8006450:	d102      	bne.n	8006458 <xQueueSemaphoreTake+0x60>
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d101      	bne.n	800645c <xQueueSemaphoreTake+0x64>
 8006458:	2301      	movs	r3, #1
 800645a:	e000      	b.n	800645e <xQueueSemaphoreTake+0x66>
 800645c:	2300      	movs	r3, #0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d10a      	bne.n	8006478 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	61bb      	str	r3, [r7, #24]
}
 8006474:	bf00      	nop
 8006476:	e7fe      	b.n	8006476 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006478:	f001 f96c 	bl	8007754 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800647c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800647e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006480:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006484:	2b00      	cmp	r3, #0
 8006486:	d024      	beq.n	80064d2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800648a:	1e5a      	subs	r2, r3, #1
 800648c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800648e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d104      	bne.n	80064a2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006498:	f000 ffb4 	bl	8007404 <pvTaskIncrementMutexHeldCount>
 800649c:	4602      	mov	r2, r0
 800649e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00f      	beq.n	80064ca <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ac:	3310      	adds	r3, #16
 80064ae:	4618      	mov	r0, r3
 80064b0:	f000 fce4 	bl	8006e7c <xTaskRemoveFromEventList>
 80064b4:	4603      	mov	r3, r0
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d007      	beq.n	80064ca <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80064ba:	4b54      	ldr	r3, [pc, #336]	; (800660c <xQueueSemaphoreTake+0x214>)
 80064bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064c0:	601a      	str	r2, [r3, #0]
 80064c2:	f3bf 8f4f 	dsb	sy
 80064c6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80064ca:	f001 f973 	bl	80077b4 <vPortExitCritical>
				return pdPASS;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e097      	b.n	8006602 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d111      	bne.n	80064fc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80064d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00a      	beq.n	80064f4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80064de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e2:	f383 8811 	msr	BASEPRI, r3
 80064e6:	f3bf 8f6f 	isb	sy
 80064ea:	f3bf 8f4f 	dsb	sy
 80064ee:	617b      	str	r3, [r7, #20]
}
 80064f0:	bf00      	nop
 80064f2:	e7fe      	b.n	80064f2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80064f4:	f001 f95e 	bl	80077b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80064f8:	2300      	movs	r3, #0
 80064fa:	e082      	b.n	8006602 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80064fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d106      	bne.n	8006510 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006502:	f107 030c 	add.w	r3, r7, #12
 8006506:	4618      	mov	r0, r3
 8006508:	f000 fd1a 	bl	8006f40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800650c:	2301      	movs	r3, #1
 800650e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006510:	f001 f950 	bl	80077b4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006514:	f000 faca 	bl	8006aac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006518:	f001 f91c 	bl	8007754 <vPortEnterCritical>
 800651c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800651e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006522:	b25b      	sxtb	r3, r3
 8006524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006528:	d103      	bne.n	8006532 <xQueueSemaphoreTake+0x13a>
 800652a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800652c:	2200      	movs	r2, #0
 800652e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006534:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006538:	b25b      	sxtb	r3, r3
 800653a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800653e:	d103      	bne.n	8006548 <xQueueSemaphoreTake+0x150>
 8006540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006542:	2200      	movs	r2, #0
 8006544:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006548:	f001 f934 	bl	80077b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800654c:	463a      	mov	r2, r7
 800654e:	f107 030c 	add.w	r3, r7, #12
 8006552:	4611      	mov	r1, r2
 8006554:	4618      	mov	r0, r3
 8006556:	f000 fd09 	bl	8006f6c <xTaskCheckForTimeOut>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d132      	bne.n	80065c6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006560:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006562:	f000 f8bf 	bl	80066e4 <prvIsQueueEmpty>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d026      	beq.n	80065ba <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800656c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d109      	bne.n	8006588 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006574:	f001 f8ee 	bl	8007754 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	4618      	mov	r0, r3
 800657e:	f000 fe3d 	bl	80071fc <xTaskPriorityInherit>
 8006582:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006584:	f001 f916 	bl	80077b4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800658a:	3324      	adds	r3, #36	; 0x24
 800658c:	683a      	ldr	r2, [r7, #0]
 800658e:	4611      	mov	r1, r2
 8006590:	4618      	mov	r0, r3
 8006592:	f000 fc4f 	bl	8006e34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006596:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006598:	f000 f852 	bl	8006640 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800659c:	f000 fa94 	bl	8006ac8 <xTaskResumeAll>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f47f af68 	bne.w	8006478 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80065a8:	4b18      	ldr	r3, [pc, #96]	; (800660c <xQueueSemaphoreTake+0x214>)
 80065aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065ae:	601a      	str	r2, [r3, #0]
 80065b0:	f3bf 8f4f 	dsb	sy
 80065b4:	f3bf 8f6f 	isb	sy
 80065b8:	e75e      	b.n	8006478 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80065ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065bc:	f000 f840 	bl	8006640 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80065c0:	f000 fa82 	bl	8006ac8 <xTaskResumeAll>
 80065c4:	e758      	b.n	8006478 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80065c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065c8:	f000 f83a 	bl	8006640 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065cc:	f000 fa7c 	bl	8006ac8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065d2:	f000 f887 	bl	80066e4 <prvIsQueueEmpty>
 80065d6:	4603      	mov	r3, r0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	f43f af4d 	beq.w	8006478 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80065de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d00d      	beq.n	8006600 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80065e4:	f001 f8b6 	bl	8007754 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80065e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065ea:	f000 f811 	bl	8006610 <prvGetDisinheritPriorityAfterTimeout>
 80065ee:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80065f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80065f6:	4618      	mov	r0, r3
 80065f8:	f000 fe76 	bl	80072e8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80065fc:	f001 f8da 	bl	80077b4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006600:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006602:	4618      	mov	r0, r3
 8006604:	3738      	adds	r7, #56	; 0x38
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	e000ed04 	.word	0xe000ed04

08006610 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006610:	b480      	push	{r7}
 8006612:	b085      	sub	sp, #20
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800661c:	2b00      	cmp	r3, #0
 800661e:	d006      	beq.n	800662e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f1c3 0307 	rsb	r3, r3, #7
 800662a:	60fb      	str	r3, [r7, #12]
 800662c:	e001      	b.n	8006632 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800662e:	2300      	movs	r3, #0
 8006630:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006632:	68fb      	ldr	r3, [r7, #12]
	}
 8006634:	4618      	mov	r0, r3
 8006636:	3714      	adds	r7, #20
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr

08006640 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b084      	sub	sp, #16
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006648:	f001 f884 	bl	8007754 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006652:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006654:	e011      	b.n	800667a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665a:	2b00      	cmp	r3, #0
 800665c:	d012      	beq.n	8006684 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	3324      	adds	r3, #36	; 0x24
 8006662:	4618      	mov	r0, r3
 8006664:	f000 fc0a 	bl	8006e7c <xTaskRemoveFromEventList>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800666e:	f000 fcdf 	bl	8007030 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006672:	7bfb      	ldrb	r3, [r7, #15]
 8006674:	3b01      	subs	r3, #1
 8006676:	b2db      	uxtb	r3, r3
 8006678:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800667a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800667e:	2b00      	cmp	r3, #0
 8006680:	dce9      	bgt.n	8006656 <prvUnlockQueue+0x16>
 8006682:	e000      	b.n	8006686 <prvUnlockQueue+0x46>
					break;
 8006684:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	22ff      	movs	r2, #255	; 0xff
 800668a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800668e:	f001 f891 	bl	80077b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006692:	f001 f85f 	bl	8007754 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800669c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800669e:	e011      	b.n	80066c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	691b      	ldr	r3, [r3, #16]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d012      	beq.n	80066ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	3310      	adds	r3, #16
 80066ac:	4618      	mov	r0, r3
 80066ae:	f000 fbe5 	bl	8006e7c <xTaskRemoveFromEventList>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d001      	beq.n	80066bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80066b8:	f000 fcba 	bl	8007030 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80066bc:	7bbb      	ldrb	r3, [r7, #14]
 80066be:	3b01      	subs	r3, #1
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	dce9      	bgt.n	80066a0 <prvUnlockQueue+0x60>
 80066cc:	e000      	b.n	80066d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80066ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	22ff      	movs	r2, #255	; 0xff
 80066d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80066d8:	f001 f86c 	bl	80077b4 <vPortExitCritical>
}
 80066dc:	bf00      	nop
 80066de:	3710      	adds	r7, #16
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066ec:	f001 f832 	bl	8007754 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d102      	bne.n	80066fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80066f8:	2301      	movs	r3, #1
 80066fa:	60fb      	str	r3, [r7, #12]
 80066fc:	e001      	b.n	8006702 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80066fe:	2300      	movs	r3, #0
 8006700:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006702:	f001 f857 	bl	80077b4 <vPortExitCritical>

	return xReturn;
 8006706:	68fb      	ldr	r3, [r7, #12]
}
 8006708:	4618      	mov	r0, r3
 800670a:	3710      	adds	r7, #16
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}

08006710 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006710:	b580      	push	{r7, lr}
 8006712:	b08c      	sub	sp, #48	; 0x30
 8006714:	af04      	add	r7, sp, #16
 8006716:	60f8      	str	r0, [r7, #12]
 8006718:	60b9      	str	r1, [r7, #8]
 800671a:	603b      	str	r3, [r7, #0]
 800671c:	4613      	mov	r3, r2
 800671e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006720:	88fb      	ldrh	r3, [r7, #6]
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4618      	mov	r0, r3
 8006726:	f001 f937 	bl	8007998 <pvPortMalloc>
 800672a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00e      	beq.n	8006750 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006732:	20a0      	movs	r0, #160	; 0xa0
 8006734:	f001 f930 	bl	8007998 <pvPortMalloc>
 8006738:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800673a:	69fb      	ldr	r3, [r7, #28]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d003      	beq.n	8006748 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	631a      	str	r2, [r3, #48]	; 0x30
 8006746:	e005      	b.n	8006754 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006748:	6978      	ldr	r0, [r7, #20]
 800674a:	f001 f9f1 	bl	8007b30 <vPortFree>
 800674e:	e001      	b.n	8006754 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006750:	2300      	movs	r3, #0
 8006752:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d013      	beq.n	8006782 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800675a:	88fa      	ldrh	r2, [r7, #6]
 800675c:	2300      	movs	r3, #0
 800675e:	9303      	str	r3, [sp, #12]
 8006760:	69fb      	ldr	r3, [r7, #28]
 8006762:	9302      	str	r3, [sp, #8]
 8006764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006766:	9301      	str	r3, [sp, #4]
 8006768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	68b9      	ldr	r1, [r7, #8]
 8006770:	68f8      	ldr	r0, [r7, #12]
 8006772:	f000 f80f 	bl	8006794 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006776:	69f8      	ldr	r0, [r7, #28]
 8006778:	f000 f8aa 	bl	80068d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800677c:	2301      	movs	r3, #1
 800677e:	61bb      	str	r3, [r7, #24]
 8006780:	e002      	b.n	8006788 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006782:	f04f 33ff 	mov.w	r3, #4294967295
 8006786:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006788:	69bb      	ldr	r3, [r7, #24]
	}
 800678a:	4618      	mov	r0, r3
 800678c:	3720      	adds	r7, #32
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
	...

08006794 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b088      	sub	sp, #32
 8006798:	af00      	add	r7, sp, #0
 800679a:	60f8      	str	r0, [r7, #12]
 800679c:	60b9      	str	r1, [r7, #8]
 800679e:	607a      	str	r2, [r7, #4]
 80067a0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80067a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80067ac:	3b01      	subs	r3, #1
 80067ae:	009b      	lsls	r3, r3, #2
 80067b0:	4413      	add	r3, r2
 80067b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80067b4:	69bb      	ldr	r3, [r7, #24]
 80067b6:	f023 0307 	bic.w	r3, r3, #7
 80067ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80067bc:	69bb      	ldr	r3, [r7, #24]
 80067be:	f003 0307 	and.w	r3, r3, #7
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d00a      	beq.n	80067dc <prvInitialiseNewTask+0x48>
	__asm volatile
 80067c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ca:	f383 8811 	msr	BASEPRI, r3
 80067ce:	f3bf 8f6f 	isb	sy
 80067d2:	f3bf 8f4f 	dsb	sy
 80067d6:	617b      	str	r3, [r7, #20]
}
 80067d8:	bf00      	nop
 80067da:	e7fe      	b.n	80067da <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d01f      	beq.n	8006822 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80067e2:	2300      	movs	r3, #0
 80067e4:	61fb      	str	r3, [r7, #28]
 80067e6:	e012      	b.n	800680e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80067e8:	68ba      	ldr	r2, [r7, #8]
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	4413      	add	r3, r2
 80067ee:	7819      	ldrb	r1, [r3, #0]
 80067f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067f2:	69fb      	ldr	r3, [r7, #28]
 80067f4:	4413      	add	r3, r2
 80067f6:	3334      	adds	r3, #52	; 0x34
 80067f8:	460a      	mov	r2, r1
 80067fa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80067fc:	68ba      	ldr	r2, [r7, #8]
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	4413      	add	r3, r2
 8006802:	781b      	ldrb	r3, [r3, #0]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d006      	beq.n	8006816 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006808:	69fb      	ldr	r3, [r7, #28]
 800680a:	3301      	adds	r3, #1
 800680c:	61fb      	str	r3, [r7, #28]
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	2b0f      	cmp	r3, #15
 8006812:	d9e9      	bls.n	80067e8 <prvInitialiseNewTask+0x54>
 8006814:	e000      	b.n	8006818 <prvInitialiseNewTask+0x84>
			{
				break;
 8006816:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800681a:	2200      	movs	r2, #0
 800681c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006820:	e003      	b.n	800682a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006824:	2200      	movs	r2, #0
 8006826:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800682a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800682c:	2b06      	cmp	r3, #6
 800682e:	d901      	bls.n	8006834 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006830:	2306      	movs	r3, #6
 8006832:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006836:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006838:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800683a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800683c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800683e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006842:	2200      	movs	r2, #0
 8006844:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006848:	3304      	adds	r3, #4
 800684a:	4618      	mov	r0, r3
 800684c:	f7ff fbf6 	bl	800603c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006852:	3318      	adds	r3, #24
 8006854:	4618      	mov	r0, r3
 8006856:	f7ff fbf1 	bl	800603c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800685a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800685c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800685e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006862:	f1c3 0207 	rsb	r2, r3, #7
 8006866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006868:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800686a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800686c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800686e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006872:	2200      	movs	r2, #0
 8006874:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800687a:	2200      	movs	r2, #0
 800687c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006882:	334c      	adds	r3, #76	; 0x4c
 8006884:	224c      	movs	r2, #76	; 0x4c
 8006886:	2100      	movs	r1, #0
 8006888:	4618      	mov	r0, r3
 800688a:	f006 fab9 	bl	800ce00 <memset>
 800688e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006890:	4a0c      	ldr	r2, [pc, #48]	; (80068c4 <prvInitialiseNewTask+0x130>)
 8006892:	651a      	str	r2, [r3, #80]	; 0x50
 8006894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006896:	4a0c      	ldr	r2, [pc, #48]	; (80068c8 <prvInitialiseNewTask+0x134>)
 8006898:	655a      	str	r2, [r3, #84]	; 0x54
 800689a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800689c:	4a0b      	ldr	r2, [pc, #44]	; (80068cc <prvInitialiseNewTask+0x138>)
 800689e:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	68f9      	ldr	r1, [r7, #12]
 80068a4:	69b8      	ldr	r0, [r7, #24]
 80068a6:	f000 fe27 	bl	80074f8 <pxPortInitialiseStack>
 80068aa:	4602      	mov	r2, r0
 80068ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ae:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80068b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d002      	beq.n	80068bc <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80068b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068ba:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068bc:	bf00      	nop
 80068be:	3720      	adds	r7, #32
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	20005760 	.word	0x20005760
 80068c8:	200057c8 	.word	0x200057c8
 80068cc:	20005830 	.word	0x20005830

080068d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80068d8:	f000 ff3c 	bl	8007754 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80068dc:	4b2a      	ldr	r3, [pc, #168]	; (8006988 <prvAddNewTaskToReadyList+0xb8>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	3301      	adds	r3, #1
 80068e2:	4a29      	ldr	r2, [pc, #164]	; (8006988 <prvAddNewTaskToReadyList+0xb8>)
 80068e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80068e6:	4b29      	ldr	r3, [pc, #164]	; (800698c <prvAddNewTaskToReadyList+0xbc>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d109      	bne.n	8006902 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80068ee:	4a27      	ldr	r2, [pc, #156]	; (800698c <prvAddNewTaskToReadyList+0xbc>)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80068f4:	4b24      	ldr	r3, [pc, #144]	; (8006988 <prvAddNewTaskToReadyList+0xb8>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d110      	bne.n	800691e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80068fc:	f000 fbbc 	bl	8007078 <prvInitialiseTaskLists>
 8006900:	e00d      	b.n	800691e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006902:	4b23      	ldr	r3, [pc, #140]	; (8006990 <prvAddNewTaskToReadyList+0xc0>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d109      	bne.n	800691e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800690a:	4b20      	ldr	r3, [pc, #128]	; (800698c <prvAddNewTaskToReadyList+0xbc>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006914:	429a      	cmp	r2, r3
 8006916:	d802      	bhi.n	800691e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006918:	4a1c      	ldr	r2, [pc, #112]	; (800698c <prvAddNewTaskToReadyList+0xbc>)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800691e:	4b1d      	ldr	r3, [pc, #116]	; (8006994 <prvAddNewTaskToReadyList+0xc4>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	3301      	adds	r3, #1
 8006924:	4a1b      	ldr	r2, [pc, #108]	; (8006994 <prvAddNewTaskToReadyList+0xc4>)
 8006926:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692c:	2201      	movs	r2, #1
 800692e:	409a      	lsls	r2, r3
 8006930:	4b19      	ldr	r3, [pc, #100]	; (8006998 <prvAddNewTaskToReadyList+0xc8>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4313      	orrs	r3, r2
 8006936:	4a18      	ldr	r2, [pc, #96]	; (8006998 <prvAddNewTaskToReadyList+0xc8>)
 8006938:	6013      	str	r3, [r2, #0]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800693e:	4613      	mov	r3, r2
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	4413      	add	r3, r2
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	4a15      	ldr	r2, [pc, #84]	; (800699c <prvAddNewTaskToReadyList+0xcc>)
 8006948:	441a      	add	r2, r3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	3304      	adds	r3, #4
 800694e:	4619      	mov	r1, r3
 8006950:	4610      	mov	r0, r2
 8006952:	f7ff fb80 	bl	8006056 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006956:	f000 ff2d 	bl	80077b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800695a:	4b0d      	ldr	r3, [pc, #52]	; (8006990 <prvAddNewTaskToReadyList+0xc0>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00e      	beq.n	8006980 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006962:	4b0a      	ldr	r3, [pc, #40]	; (800698c <prvAddNewTaskToReadyList+0xbc>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800696c:	429a      	cmp	r2, r3
 800696e:	d207      	bcs.n	8006980 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006970:	4b0b      	ldr	r3, [pc, #44]	; (80069a0 <prvAddNewTaskToReadyList+0xd0>)
 8006972:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006976:	601a      	str	r2, [r3, #0]
 8006978:	f3bf 8f4f 	dsb	sy
 800697c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006980:	bf00      	nop
 8006982:	3708      	adds	r7, #8
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}
 8006988:	200008ac 	.word	0x200008ac
 800698c:	200007ac 	.word	0x200007ac
 8006990:	200008b8 	.word	0x200008b8
 8006994:	200008c8 	.word	0x200008c8
 8006998:	200008b4 	.word	0x200008b4
 800699c:	200007b0 	.word	0x200007b0
 80069a0:	e000ed04 	.word	0xe000ed04

080069a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b084      	sub	sp, #16
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80069ac:	2300      	movs	r3, #0
 80069ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d017      	beq.n	80069e6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80069b6:	4b13      	ldr	r3, [pc, #76]	; (8006a04 <vTaskDelay+0x60>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d00a      	beq.n	80069d4 <vTaskDelay+0x30>
	__asm volatile
 80069be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c2:	f383 8811 	msr	BASEPRI, r3
 80069c6:	f3bf 8f6f 	isb	sy
 80069ca:	f3bf 8f4f 	dsb	sy
 80069ce:	60bb      	str	r3, [r7, #8]
}
 80069d0:	bf00      	nop
 80069d2:	e7fe      	b.n	80069d2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80069d4:	f000 f86a 	bl	8006aac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80069d8:	2100      	movs	r1, #0
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 fd26 	bl	800742c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80069e0:	f000 f872 	bl	8006ac8 <xTaskResumeAll>
 80069e4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d107      	bne.n	80069fc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80069ec:	4b06      	ldr	r3, [pc, #24]	; (8006a08 <vTaskDelay+0x64>)
 80069ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069f2:	601a      	str	r2, [r3, #0]
 80069f4:	f3bf 8f4f 	dsb	sy
 80069f8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80069fc:	bf00      	nop
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	200008d4 	.word	0x200008d4
 8006a08:	e000ed04 	.word	0xe000ed04

08006a0c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b086      	sub	sp, #24
 8006a10:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8006a12:	4b1e      	ldr	r3, [pc, #120]	; (8006a8c <vTaskStartScheduler+0x80>)
 8006a14:	9301      	str	r3, [sp, #4]
 8006a16:	2300      	movs	r3, #0
 8006a18:	9300      	str	r3, [sp, #0]
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	2280      	movs	r2, #128	; 0x80
 8006a1e:	491c      	ldr	r1, [pc, #112]	; (8006a90 <vTaskStartScheduler+0x84>)
 8006a20:	481c      	ldr	r0, [pc, #112]	; (8006a94 <vTaskStartScheduler+0x88>)
 8006a22:	f7ff fe75 	bl	8006710 <xTaskCreate>
 8006a26:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d11b      	bne.n	8006a66 <vTaskStartScheduler+0x5a>
	__asm volatile
 8006a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a32:	f383 8811 	msr	BASEPRI, r3
 8006a36:	f3bf 8f6f 	isb	sy
 8006a3a:	f3bf 8f4f 	dsb	sy
 8006a3e:	60bb      	str	r3, [r7, #8]
}
 8006a40:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006a42:	4b15      	ldr	r3, [pc, #84]	; (8006a98 <vTaskStartScheduler+0x8c>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	334c      	adds	r3, #76	; 0x4c
 8006a48:	4a14      	ldr	r2, [pc, #80]	; (8006a9c <vTaskStartScheduler+0x90>)
 8006a4a:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006a4c:	4b14      	ldr	r3, [pc, #80]	; (8006aa0 <vTaskStartScheduler+0x94>)
 8006a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a52:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006a54:	4b13      	ldr	r3, [pc, #76]	; (8006aa4 <vTaskStartScheduler+0x98>)
 8006a56:	2201      	movs	r2, #1
 8006a58:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006a5a:	4b13      	ldr	r3, [pc, #76]	; (8006aa8 <vTaskStartScheduler+0x9c>)
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006a60:	f000 fdd6 	bl	8007610 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006a64:	e00e      	b.n	8006a84 <vTaskStartScheduler+0x78>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a6c:	d10a      	bne.n	8006a84 <vTaskStartScheduler+0x78>
	__asm volatile
 8006a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a72:	f383 8811 	msr	BASEPRI, r3
 8006a76:	f3bf 8f6f 	isb	sy
 8006a7a:	f3bf 8f4f 	dsb	sy
 8006a7e:	607b      	str	r3, [r7, #4]
}
 8006a80:	bf00      	nop
 8006a82:	e7fe      	b.n	8006a82 <vTaskStartScheduler+0x76>
}
 8006a84:	bf00      	nop
 8006a86:	3710      	adds	r7, #16
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}
 8006a8c:	200008d0 	.word	0x200008d0
 8006a90:	0800db2c 	.word	0x0800db2c
 8006a94:	08007049 	.word	0x08007049
 8006a98:	200007ac 	.word	0x200007ac
 8006a9c:	20000338 	.word	0x20000338
 8006aa0:	200008cc 	.word	0x200008cc
 8006aa4:	200008b8 	.word	0x200008b8
 8006aa8:	200008b0 	.word	0x200008b0

08006aac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006aac:	b480      	push	{r7}
 8006aae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006ab0:	4b04      	ldr	r3, [pc, #16]	; (8006ac4 <vTaskSuspendAll+0x18>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	3301      	adds	r3, #1
 8006ab6:	4a03      	ldr	r2, [pc, #12]	; (8006ac4 <vTaskSuspendAll+0x18>)
 8006ab8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006aba:	bf00      	nop
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr
 8006ac4:	200008d4 	.word	0x200008d4

08006ac8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006ad6:	4b41      	ldr	r3, [pc, #260]	; (8006bdc <xTaskResumeAll+0x114>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10a      	bne.n	8006af4 <xTaskResumeAll+0x2c>
	__asm volatile
 8006ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ae2:	f383 8811 	msr	BASEPRI, r3
 8006ae6:	f3bf 8f6f 	isb	sy
 8006aea:	f3bf 8f4f 	dsb	sy
 8006aee:	603b      	str	r3, [r7, #0]
}
 8006af0:	bf00      	nop
 8006af2:	e7fe      	b.n	8006af2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006af4:	f000 fe2e 	bl	8007754 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006af8:	4b38      	ldr	r3, [pc, #224]	; (8006bdc <xTaskResumeAll+0x114>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	3b01      	subs	r3, #1
 8006afe:	4a37      	ldr	r2, [pc, #220]	; (8006bdc <xTaskResumeAll+0x114>)
 8006b00:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b02:	4b36      	ldr	r3, [pc, #216]	; (8006bdc <xTaskResumeAll+0x114>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d161      	bne.n	8006bce <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006b0a:	4b35      	ldr	r3, [pc, #212]	; (8006be0 <xTaskResumeAll+0x118>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d05d      	beq.n	8006bce <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b12:	e02e      	b.n	8006b72 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b14:	4b33      	ldr	r3, [pc, #204]	; (8006be4 <xTaskResumeAll+0x11c>)
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	3318      	adds	r3, #24
 8006b20:	4618      	mov	r0, r3
 8006b22:	f7ff faf5 	bl	8006110 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	3304      	adds	r3, #4
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f7ff faf0 	bl	8006110 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b34:	2201      	movs	r2, #1
 8006b36:	409a      	lsls	r2, r3
 8006b38:	4b2b      	ldr	r3, [pc, #172]	; (8006be8 <xTaskResumeAll+0x120>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	4a2a      	ldr	r2, [pc, #168]	; (8006be8 <xTaskResumeAll+0x120>)
 8006b40:	6013      	str	r3, [r2, #0]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b46:	4613      	mov	r3, r2
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	4413      	add	r3, r2
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	4a27      	ldr	r2, [pc, #156]	; (8006bec <xTaskResumeAll+0x124>)
 8006b50:	441a      	add	r2, r3
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	3304      	adds	r3, #4
 8006b56:	4619      	mov	r1, r3
 8006b58:	4610      	mov	r0, r2
 8006b5a:	f7ff fa7c 	bl	8006056 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b62:	4b23      	ldr	r3, [pc, #140]	; (8006bf0 <xTaskResumeAll+0x128>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d302      	bcc.n	8006b72 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006b6c:	4b21      	ldr	r3, [pc, #132]	; (8006bf4 <xTaskResumeAll+0x12c>)
 8006b6e:	2201      	movs	r2, #1
 8006b70:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b72:	4b1c      	ldr	r3, [pc, #112]	; (8006be4 <xTaskResumeAll+0x11c>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d1cc      	bne.n	8006b14 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d001      	beq.n	8006b84 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006b80:	f000 fafe 	bl	8007180 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006b84:	4b1c      	ldr	r3, [pc, #112]	; (8006bf8 <xTaskResumeAll+0x130>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d010      	beq.n	8006bb2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006b90:	f000 f836 	bl	8006c00 <xTaskIncrementTick>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d002      	beq.n	8006ba0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006b9a:	4b16      	ldr	r3, [pc, #88]	; (8006bf4 <xTaskResumeAll+0x12c>)
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	3b01      	subs	r3, #1
 8006ba4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1f1      	bne.n	8006b90 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006bac:	4b12      	ldr	r3, [pc, #72]	; (8006bf8 <xTaskResumeAll+0x130>)
 8006bae:	2200      	movs	r2, #0
 8006bb0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006bb2:	4b10      	ldr	r3, [pc, #64]	; (8006bf4 <xTaskResumeAll+0x12c>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d009      	beq.n	8006bce <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006bbe:	4b0f      	ldr	r3, [pc, #60]	; (8006bfc <xTaskResumeAll+0x134>)
 8006bc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bc4:	601a      	str	r2, [r3, #0]
 8006bc6:	f3bf 8f4f 	dsb	sy
 8006bca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006bce:	f000 fdf1 	bl	80077b4 <vPortExitCritical>

	return xAlreadyYielded;
 8006bd2:	68bb      	ldr	r3, [r7, #8]
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3710      	adds	r7, #16
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}
 8006bdc:	200008d4 	.word	0x200008d4
 8006be0:	200008ac 	.word	0x200008ac
 8006be4:	2000086c 	.word	0x2000086c
 8006be8:	200008b4 	.word	0x200008b4
 8006bec:	200007b0 	.word	0x200007b0
 8006bf0:	200007ac 	.word	0x200007ac
 8006bf4:	200008c0 	.word	0x200008c0
 8006bf8:	200008bc 	.word	0x200008bc
 8006bfc:	e000ed04 	.word	0xe000ed04

08006c00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b086      	sub	sp, #24
 8006c04:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006c06:	2300      	movs	r3, #0
 8006c08:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c0a:	4b4e      	ldr	r3, [pc, #312]	; (8006d44 <xTaskIncrementTick+0x144>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f040 808e 	bne.w	8006d30 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006c14:	4b4c      	ldr	r3, [pc, #304]	; (8006d48 <xTaskIncrementTick+0x148>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	3301      	adds	r3, #1
 8006c1a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006c1c:	4a4a      	ldr	r2, [pc, #296]	; (8006d48 <xTaskIncrementTick+0x148>)
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d120      	bne.n	8006c6a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006c28:	4b48      	ldr	r3, [pc, #288]	; (8006d4c <xTaskIncrementTick+0x14c>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d00a      	beq.n	8006c48 <xTaskIncrementTick+0x48>
	__asm volatile
 8006c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c36:	f383 8811 	msr	BASEPRI, r3
 8006c3a:	f3bf 8f6f 	isb	sy
 8006c3e:	f3bf 8f4f 	dsb	sy
 8006c42:	603b      	str	r3, [r7, #0]
}
 8006c44:	bf00      	nop
 8006c46:	e7fe      	b.n	8006c46 <xTaskIncrementTick+0x46>
 8006c48:	4b40      	ldr	r3, [pc, #256]	; (8006d4c <xTaskIncrementTick+0x14c>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	60fb      	str	r3, [r7, #12]
 8006c4e:	4b40      	ldr	r3, [pc, #256]	; (8006d50 <xTaskIncrementTick+0x150>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a3e      	ldr	r2, [pc, #248]	; (8006d4c <xTaskIncrementTick+0x14c>)
 8006c54:	6013      	str	r3, [r2, #0]
 8006c56:	4a3e      	ldr	r2, [pc, #248]	; (8006d50 <xTaskIncrementTick+0x150>)
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6013      	str	r3, [r2, #0]
 8006c5c:	4b3d      	ldr	r3, [pc, #244]	; (8006d54 <xTaskIncrementTick+0x154>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	3301      	adds	r3, #1
 8006c62:	4a3c      	ldr	r2, [pc, #240]	; (8006d54 <xTaskIncrementTick+0x154>)
 8006c64:	6013      	str	r3, [r2, #0]
 8006c66:	f000 fa8b 	bl	8007180 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006c6a:	4b3b      	ldr	r3, [pc, #236]	; (8006d58 <xTaskIncrementTick+0x158>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	693a      	ldr	r2, [r7, #16]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d348      	bcc.n	8006d06 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c74:	4b35      	ldr	r3, [pc, #212]	; (8006d4c <xTaskIncrementTick+0x14c>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d104      	bne.n	8006c88 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c7e:	4b36      	ldr	r3, [pc, #216]	; (8006d58 <xTaskIncrementTick+0x158>)
 8006c80:	f04f 32ff 	mov.w	r2, #4294967295
 8006c84:	601a      	str	r2, [r3, #0]
					break;
 8006c86:	e03e      	b.n	8006d06 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c88:	4b30      	ldr	r3, [pc, #192]	; (8006d4c <xTaskIncrementTick+0x14c>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68db      	ldr	r3, [r3, #12]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006c98:	693a      	ldr	r2, [r7, #16]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d203      	bcs.n	8006ca8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006ca0:	4a2d      	ldr	r2, [pc, #180]	; (8006d58 <xTaskIncrementTick+0x158>)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006ca6:	e02e      	b.n	8006d06 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	3304      	adds	r3, #4
 8006cac:	4618      	mov	r0, r3
 8006cae:	f7ff fa2f 	bl	8006110 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d004      	beq.n	8006cc4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	3318      	adds	r3, #24
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f7ff fa26 	bl	8006110 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc8:	2201      	movs	r2, #1
 8006cca:	409a      	lsls	r2, r3
 8006ccc:	4b23      	ldr	r3, [pc, #140]	; (8006d5c <xTaskIncrementTick+0x15c>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	4a22      	ldr	r2, [pc, #136]	; (8006d5c <xTaskIncrementTick+0x15c>)
 8006cd4:	6013      	str	r3, [r2, #0]
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cda:	4613      	mov	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	4413      	add	r3, r2
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	4a1f      	ldr	r2, [pc, #124]	; (8006d60 <xTaskIncrementTick+0x160>)
 8006ce4:	441a      	add	r2, r3
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	3304      	adds	r3, #4
 8006cea:	4619      	mov	r1, r3
 8006cec:	4610      	mov	r0, r2
 8006cee:	f7ff f9b2 	bl	8006056 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cf6:	4b1b      	ldr	r3, [pc, #108]	; (8006d64 <xTaskIncrementTick+0x164>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d3b9      	bcc.n	8006c74 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006d00:	2301      	movs	r3, #1
 8006d02:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d04:	e7b6      	b.n	8006c74 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006d06:	4b17      	ldr	r3, [pc, #92]	; (8006d64 <xTaskIncrementTick+0x164>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d0c:	4914      	ldr	r1, [pc, #80]	; (8006d60 <xTaskIncrementTick+0x160>)
 8006d0e:	4613      	mov	r3, r2
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	4413      	add	r3, r2
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	440b      	add	r3, r1
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d901      	bls.n	8006d22 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006d22:	4b11      	ldr	r3, [pc, #68]	; (8006d68 <xTaskIncrementTick+0x168>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d007      	beq.n	8006d3a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	617b      	str	r3, [r7, #20]
 8006d2e:	e004      	b.n	8006d3a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006d30:	4b0e      	ldr	r3, [pc, #56]	; (8006d6c <xTaskIncrementTick+0x16c>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	3301      	adds	r3, #1
 8006d36:	4a0d      	ldr	r2, [pc, #52]	; (8006d6c <xTaskIncrementTick+0x16c>)
 8006d38:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006d3a:	697b      	ldr	r3, [r7, #20]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3718      	adds	r7, #24
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	200008d4 	.word	0x200008d4
 8006d48:	200008b0 	.word	0x200008b0
 8006d4c:	20000864 	.word	0x20000864
 8006d50:	20000868 	.word	0x20000868
 8006d54:	200008c4 	.word	0x200008c4
 8006d58:	200008cc 	.word	0x200008cc
 8006d5c:	200008b4 	.word	0x200008b4
 8006d60:	200007b0 	.word	0x200007b0
 8006d64:	200007ac 	.word	0x200007ac
 8006d68:	200008c0 	.word	0x200008c0
 8006d6c:	200008bc 	.word	0x200008bc

08006d70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006d70:	b480      	push	{r7}
 8006d72:	b087      	sub	sp, #28
 8006d74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006d76:	4b29      	ldr	r3, [pc, #164]	; (8006e1c <vTaskSwitchContext+0xac>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d003      	beq.n	8006d86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006d7e:	4b28      	ldr	r3, [pc, #160]	; (8006e20 <vTaskSwitchContext+0xb0>)
 8006d80:	2201      	movs	r2, #1
 8006d82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006d84:	e044      	b.n	8006e10 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8006d86:	4b26      	ldr	r3, [pc, #152]	; (8006e20 <vTaskSwitchContext+0xb0>)
 8006d88:	2200      	movs	r2, #0
 8006d8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d8c:	4b25      	ldr	r3, [pc, #148]	; (8006e24 <vTaskSwitchContext+0xb4>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	fab3 f383 	clz	r3, r3
 8006d98:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006d9a:	7afb      	ldrb	r3, [r7, #11]
 8006d9c:	f1c3 031f 	rsb	r3, r3, #31
 8006da0:	617b      	str	r3, [r7, #20]
 8006da2:	4921      	ldr	r1, [pc, #132]	; (8006e28 <vTaskSwitchContext+0xb8>)
 8006da4:	697a      	ldr	r2, [r7, #20]
 8006da6:	4613      	mov	r3, r2
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	4413      	add	r3, r2
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	440b      	add	r3, r1
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10a      	bne.n	8006dcc <vTaskSwitchContext+0x5c>
	__asm volatile
 8006db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dba:	f383 8811 	msr	BASEPRI, r3
 8006dbe:	f3bf 8f6f 	isb	sy
 8006dc2:	f3bf 8f4f 	dsb	sy
 8006dc6:	607b      	str	r3, [r7, #4]
}
 8006dc8:	bf00      	nop
 8006dca:	e7fe      	b.n	8006dca <vTaskSwitchContext+0x5a>
 8006dcc:	697a      	ldr	r2, [r7, #20]
 8006dce:	4613      	mov	r3, r2
 8006dd0:	009b      	lsls	r3, r3, #2
 8006dd2:	4413      	add	r3, r2
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	4a14      	ldr	r2, [pc, #80]	; (8006e28 <vTaskSwitchContext+0xb8>)
 8006dd8:	4413      	add	r3, r2
 8006dda:	613b      	str	r3, [r7, #16]
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	685a      	ldr	r2, [r3, #4]
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	605a      	str	r2, [r3, #4]
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	685a      	ldr	r2, [r3, #4]
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	3308      	adds	r3, #8
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d104      	bne.n	8006dfc <vTaskSwitchContext+0x8c>
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	685a      	ldr	r2, [r3, #4]
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	605a      	str	r2, [r3, #4]
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	68db      	ldr	r3, [r3, #12]
 8006e02:	4a0a      	ldr	r2, [pc, #40]	; (8006e2c <vTaskSwitchContext+0xbc>)
 8006e04:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006e06:	4b09      	ldr	r3, [pc, #36]	; (8006e2c <vTaskSwitchContext+0xbc>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	334c      	adds	r3, #76	; 0x4c
 8006e0c:	4a08      	ldr	r2, [pc, #32]	; (8006e30 <vTaskSwitchContext+0xc0>)
 8006e0e:	6013      	str	r3, [r2, #0]
}
 8006e10:	bf00      	nop
 8006e12:	371c      	adds	r7, #28
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr
 8006e1c:	200008d4 	.word	0x200008d4
 8006e20:	200008c0 	.word	0x200008c0
 8006e24:	200008b4 	.word	0x200008b4
 8006e28:	200007b0 	.word	0x200007b0
 8006e2c:	200007ac 	.word	0x200007ac
 8006e30:	20000338 	.word	0x20000338

08006e34 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b084      	sub	sp, #16
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d10a      	bne.n	8006e5a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e48:	f383 8811 	msr	BASEPRI, r3
 8006e4c:	f3bf 8f6f 	isb	sy
 8006e50:	f3bf 8f4f 	dsb	sy
 8006e54:	60fb      	str	r3, [r7, #12]
}
 8006e56:	bf00      	nop
 8006e58:	e7fe      	b.n	8006e58 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e5a:	4b07      	ldr	r3, [pc, #28]	; (8006e78 <vTaskPlaceOnEventList+0x44>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	3318      	adds	r3, #24
 8006e60:	4619      	mov	r1, r3
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f7ff f91b 	bl	800609e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006e68:	2101      	movs	r1, #1
 8006e6a:	6838      	ldr	r0, [r7, #0]
 8006e6c:	f000 fade 	bl	800742c <prvAddCurrentTaskToDelayedList>
}
 8006e70:	bf00      	nop
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	200007ac 	.word	0x200007ac

08006e7c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b086      	sub	sp, #24
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	68db      	ldr	r3, [r3, #12]
 8006e8a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d10a      	bne.n	8006ea8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e96:	f383 8811 	msr	BASEPRI, r3
 8006e9a:	f3bf 8f6f 	isb	sy
 8006e9e:	f3bf 8f4f 	dsb	sy
 8006ea2:	60fb      	str	r3, [r7, #12]
}
 8006ea4:	bf00      	nop
 8006ea6:	e7fe      	b.n	8006ea6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	3318      	adds	r3, #24
 8006eac:	4618      	mov	r0, r3
 8006eae:	f7ff f92f 	bl	8006110 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006eb2:	4b1d      	ldr	r3, [pc, #116]	; (8006f28 <xTaskRemoveFromEventList+0xac>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d11c      	bne.n	8006ef4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	3304      	adds	r3, #4
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f7ff f926 	bl	8006110 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec8:	2201      	movs	r2, #1
 8006eca:	409a      	lsls	r2, r3
 8006ecc:	4b17      	ldr	r3, [pc, #92]	; (8006f2c <xTaskRemoveFromEventList+0xb0>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	4a16      	ldr	r2, [pc, #88]	; (8006f2c <xTaskRemoveFromEventList+0xb0>)
 8006ed4:	6013      	str	r3, [r2, #0]
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eda:	4613      	mov	r3, r2
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	4413      	add	r3, r2
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	4a13      	ldr	r2, [pc, #76]	; (8006f30 <xTaskRemoveFromEventList+0xb4>)
 8006ee4:	441a      	add	r2, r3
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	3304      	adds	r3, #4
 8006eea:	4619      	mov	r1, r3
 8006eec:	4610      	mov	r0, r2
 8006eee:	f7ff f8b2 	bl	8006056 <vListInsertEnd>
 8006ef2:	e005      	b.n	8006f00 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	3318      	adds	r3, #24
 8006ef8:	4619      	mov	r1, r3
 8006efa:	480e      	ldr	r0, [pc, #56]	; (8006f34 <xTaskRemoveFromEventList+0xb8>)
 8006efc:	f7ff f8ab 	bl	8006056 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006f00:	693b      	ldr	r3, [r7, #16]
 8006f02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f04:	4b0c      	ldr	r3, [pc, #48]	; (8006f38 <xTaskRemoveFromEventList+0xbc>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d905      	bls.n	8006f1a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006f12:	4b0a      	ldr	r3, [pc, #40]	; (8006f3c <xTaskRemoveFromEventList+0xc0>)
 8006f14:	2201      	movs	r2, #1
 8006f16:	601a      	str	r2, [r3, #0]
 8006f18:	e001      	b.n	8006f1e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006f1e:	697b      	ldr	r3, [r7, #20]
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	3718      	adds	r7, #24
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}
 8006f28:	200008d4 	.word	0x200008d4
 8006f2c:	200008b4 	.word	0x200008b4
 8006f30:	200007b0 	.word	0x200007b0
 8006f34:	2000086c 	.word	0x2000086c
 8006f38:	200007ac 	.word	0x200007ac
 8006f3c:	200008c0 	.word	0x200008c0

08006f40 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006f40:	b480      	push	{r7}
 8006f42:	b083      	sub	sp, #12
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006f48:	4b06      	ldr	r3, [pc, #24]	; (8006f64 <vTaskInternalSetTimeOutState+0x24>)
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006f50:	4b05      	ldr	r3, [pc, #20]	; (8006f68 <vTaskInternalSetTimeOutState+0x28>)
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	605a      	str	r2, [r3, #4]
}
 8006f58:	bf00      	nop
 8006f5a:	370c      	adds	r7, #12
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr
 8006f64:	200008c4 	.word	0x200008c4
 8006f68:	200008b0 	.word	0x200008b0

08006f6c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b088      	sub	sp, #32
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d10a      	bne.n	8006f92 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f80:	f383 8811 	msr	BASEPRI, r3
 8006f84:	f3bf 8f6f 	isb	sy
 8006f88:	f3bf 8f4f 	dsb	sy
 8006f8c:	613b      	str	r3, [r7, #16]
}
 8006f8e:	bf00      	nop
 8006f90:	e7fe      	b.n	8006f90 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d10a      	bne.n	8006fae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f9c:	f383 8811 	msr	BASEPRI, r3
 8006fa0:	f3bf 8f6f 	isb	sy
 8006fa4:	f3bf 8f4f 	dsb	sy
 8006fa8:	60fb      	str	r3, [r7, #12]
}
 8006faa:	bf00      	nop
 8006fac:	e7fe      	b.n	8006fac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006fae:	f000 fbd1 	bl	8007754 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006fb2:	4b1d      	ldr	r3, [pc, #116]	; (8007028 <xTaskCheckForTimeOut+0xbc>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	69ba      	ldr	r2, [r7, #24]
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fca:	d102      	bne.n	8006fd2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	61fb      	str	r3, [r7, #28]
 8006fd0:	e023      	b.n	800701a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	4b15      	ldr	r3, [pc, #84]	; (800702c <xTaskCheckForTimeOut+0xc0>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d007      	beq.n	8006fee <xTaskCheckForTimeOut+0x82>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	69ba      	ldr	r2, [r7, #24]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d302      	bcc.n	8006fee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	61fb      	str	r3, [r7, #28]
 8006fec:	e015      	b.n	800701a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	697a      	ldr	r2, [r7, #20]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d20b      	bcs.n	8007010 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	1ad2      	subs	r2, r2, r3
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f7ff ff9b 	bl	8006f40 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800700a:	2300      	movs	r3, #0
 800700c:	61fb      	str	r3, [r7, #28]
 800700e:	e004      	b.n	800701a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	2200      	movs	r2, #0
 8007014:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007016:	2301      	movs	r3, #1
 8007018:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800701a:	f000 fbcb 	bl	80077b4 <vPortExitCritical>

	return xReturn;
 800701e:	69fb      	ldr	r3, [r7, #28]
}
 8007020:	4618      	mov	r0, r3
 8007022:	3720      	adds	r7, #32
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	200008b0 	.word	0x200008b0
 800702c:	200008c4 	.word	0x200008c4

08007030 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007030:	b480      	push	{r7}
 8007032:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007034:	4b03      	ldr	r3, [pc, #12]	; (8007044 <vTaskMissedYield+0x14>)
 8007036:	2201      	movs	r2, #1
 8007038:	601a      	str	r2, [r3, #0]
}
 800703a:	bf00      	nop
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr
 8007044:	200008c0 	.word	0x200008c0

08007048 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b082      	sub	sp, #8
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007050:	f000 f852 	bl	80070f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007054:	4b06      	ldr	r3, [pc, #24]	; (8007070 <prvIdleTask+0x28>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	2b01      	cmp	r3, #1
 800705a:	d9f9      	bls.n	8007050 <prvIdleTask+0x8>
			{
				taskYIELD();
 800705c:	4b05      	ldr	r3, [pc, #20]	; (8007074 <prvIdleTask+0x2c>)
 800705e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007062:	601a      	str	r2, [r3, #0]
 8007064:	f3bf 8f4f 	dsb	sy
 8007068:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800706c:	e7f0      	b.n	8007050 <prvIdleTask+0x8>
 800706e:	bf00      	nop
 8007070:	200007b0 	.word	0x200007b0
 8007074:	e000ed04 	.word	0xe000ed04

08007078 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b082      	sub	sp, #8
 800707c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800707e:	2300      	movs	r3, #0
 8007080:	607b      	str	r3, [r7, #4]
 8007082:	e00c      	b.n	800709e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	4613      	mov	r3, r2
 8007088:	009b      	lsls	r3, r3, #2
 800708a:	4413      	add	r3, r2
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	4a12      	ldr	r2, [pc, #72]	; (80070d8 <prvInitialiseTaskLists+0x60>)
 8007090:	4413      	add	r3, r2
 8007092:	4618      	mov	r0, r3
 8007094:	f7fe ffb2 	bl	8005ffc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	3301      	adds	r3, #1
 800709c:	607b      	str	r3, [r7, #4]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2b06      	cmp	r3, #6
 80070a2:	d9ef      	bls.n	8007084 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80070a4:	480d      	ldr	r0, [pc, #52]	; (80070dc <prvInitialiseTaskLists+0x64>)
 80070a6:	f7fe ffa9 	bl	8005ffc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80070aa:	480d      	ldr	r0, [pc, #52]	; (80070e0 <prvInitialiseTaskLists+0x68>)
 80070ac:	f7fe ffa6 	bl	8005ffc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80070b0:	480c      	ldr	r0, [pc, #48]	; (80070e4 <prvInitialiseTaskLists+0x6c>)
 80070b2:	f7fe ffa3 	bl	8005ffc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80070b6:	480c      	ldr	r0, [pc, #48]	; (80070e8 <prvInitialiseTaskLists+0x70>)
 80070b8:	f7fe ffa0 	bl	8005ffc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80070bc:	480b      	ldr	r0, [pc, #44]	; (80070ec <prvInitialiseTaskLists+0x74>)
 80070be:	f7fe ff9d 	bl	8005ffc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80070c2:	4b0b      	ldr	r3, [pc, #44]	; (80070f0 <prvInitialiseTaskLists+0x78>)
 80070c4:	4a05      	ldr	r2, [pc, #20]	; (80070dc <prvInitialiseTaskLists+0x64>)
 80070c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80070c8:	4b0a      	ldr	r3, [pc, #40]	; (80070f4 <prvInitialiseTaskLists+0x7c>)
 80070ca:	4a05      	ldr	r2, [pc, #20]	; (80070e0 <prvInitialiseTaskLists+0x68>)
 80070cc:	601a      	str	r2, [r3, #0]
}
 80070ce:	bf00      	nop
 80070d0:	3708      	adds	r7, #8
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	200007b0 	.word	0x200007b0
 80070dc:	2000083c 	.word	0x2000083c
 80070e0:	20000850 	.word	0x20000850
 80070e4:	2000086c 	.word	0x2000086c
 80070e8:	20000880 	.word	0x20000880
 80070ec:	20000898 	.word	0x20000898
 80070f0:	20000864 	.word	0x20000864
 80070f4:	20000868 	.word	0x20000868

080070f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b082      	sub	sp, #8
 80070fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80070fe:	e019      	b.n	8007134 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007100:	f000 fb28 	bl	8007754 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007104:	4b10      	ldr	r3, [pc, #64]	; (8007148 <prvCheckTasksWaitingTermination+0x50>)
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	3304      	adds	r3, #4
 8007110:	4618      	mov	r0, r3
 8007112:	f7fe fffd 	bl	8006110 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007116:	4b0d      	ldr	r3, [pc, #52]	; (800714c <prvCheckTasksWaitingTermination+0x54>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	3b01      	subs	r3, #1
 800711c:	4a0b      	ldr	r2, [pc, #44]	; (800714c <prvCheckTasksWaitingTermination+0x54>)
 800711e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007120:	4b0b      	ldr	r3, [pc, #44]	; (8007150 <prvCheckTasksWaitingTermination+0x58>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	3b01      	subs	r3, #1
 8007126:	4a0a      	ldr	r2, [pc, #40]	; (8007150 <prvCheckTasksWaitingTermination+0x58>)
 8007128:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800712a:	f000 fb43 	bl	80077b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 f810 	bl	8007154 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007134:	4b06      	ldr	r3, [pc, #24]	; (8007150 <prvCheckTasksWaitingTermination+0x58>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d1e1      	bne.n	8007100 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800713c:	bf00      	nop
 800713e:	bf00      	nop
 8007140:	3708      	adds	r7, #8
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	20000880 	.word	0x20000880
 800714c:	200008ac 	.word	0x200008ac
 8007150:	20000894 	.word	0x20000894

08007154 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007154:	b580      	push	{r7, lr}
 8007156:	b082      	sub	sp, #8
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	334c      	adds	r3, #76	; 0x4c
 8007160:	4618      	mov	r0, r3
 8007162:	f005 fe65 	bl	800ce30 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800716a:	4618      	mov	r0, r3
 800716c:	f000 fce0 	bl	8007b30 <vPortFree>
			vPortFree( pxTCB );
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f000 fcdd 	bl	8007b30 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007176:	bf00      	nop
 8007178:	3708      	adds	r7, #8
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
	...

08007180 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007186:	4b0c      	ldr	r3, [pc, #48]	; (80071b8 <prvResetNextTaskUnblockTime+0x38>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d104      	bne.n	800719a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007190:	4b0a      	ldr	r3, [pc, #40]	; (80071bc <prvResetNextTaskUnblockTime+0x3c>)
 8007192:	f04f 32ff 	mov.w	r2, #4294967295
 8007196:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007198:	e008      	b.n	80071ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800719a:	4b07      	ldr	r3, [pc, #28]	; (80071b8 <prvResetNextTaskUnblockTime+0x38>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	68db      	ldr	r3, [r3, #12]
 80071a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	4a04      	ldr	r2, [pc, #16]	; (80071bc <prvResetNextTaskUnblockTime+0x3c>)
 80071aa:	6013      	str	r3, [r2, #0]
}
 80071ac:	bf00      	nop
 80071ae:	370c      	adds	r7, #12
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr
 80071b8:	20000864 	.word	0x20000864
 80071bc:	200008cc 	.word	0x200008cc

080071c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80071c6:	4b0b      	ldr	r3, [pc, #44]	; (80071f4 <xTaskGetSchedulerState+0x34>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d102      	bne.n	80071d4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80071ce:	2301      	movs	r3, #1
 80071d0:	607b      	str	r3, [r7, #4]
 80071d2:	e008      	b.n	80071e6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071d4:	4b08      	ldr	r3, [pc, #32]	; (80071f8 <xTaskGetSchedulerState+0x38>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d102      	bne.n	80071e2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80071dc:	2302      	movs	r3, #2
 80071de:	607b      	str	r3, [r7, #4]
 80071e0:	e001      	b.n	80071e6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80071e2:	2300      	movs	r3, #0
 80071e4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80071e6:	687b      	ldr	r3, [r7, #4]
	}
 80071e8:	4618      	mov	r0, r3
 80071ea:	370c      	adds	r7, #12
 80071ec:	46bd      	mov	sp, r7
 80071ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f2:	4770      	bx	lr
 80071f4:	200008b8 	.word	0x200008b8
 80071f8:	200008d4 	.word	0x200008d4

080071fc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b084      	sub	sp, #16
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007208:	2300      	movs	r3, #0
 800720a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d05e      	beq.n	80072d0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007216:	4b31      	ldr	r3, [pc, #196]	; (80072dc <xTaskPriorityInherit+0xe0>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800721c:	429a      	cmp	r2, r3
 800721e:	d24e      	bcs.n	80072be <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	699b      	ldr	r3, [r3, #24]
 8007224:	2b00      	cmp	r3, #0
 8007226:	db06      	blt.n	8007236 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007228:	4b2c      	ldr	r3, [pc, #176]	; (80072dc <xTaskPriorityInherit+0xe0>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800722e:	f1c3 0207 	rsb	r2, r3, #7
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	6959      	ldr	r1, [r3, #20]
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800723e:	4613      	mov	r3, r2
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	4413      	add	r3, r2
 8007244:	009b      	lsls	r3, r3, #2
 8007246:	4a26      	ldr	r2, [pc, #152]	; (80072e0 <xTaskPriorityInherit+0xe4>)
 8007248:	4413      	add	r3, r2
 800724a:	4299      	cmp	r1, r3
 800724c:	d12f      	bne.n	80072ae <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	3304      	adds	r3, #4
 8007252:	4618      	mov	r0, r3
 8007254:	f7fe ff5c 	bl	8006110 <uxListRemove>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	d10a      	bne.n	8007274 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007262:	2201      	movs	r2, #1
 8007264:	fa02 f303 	lsl.w	r3, r2, r3
 8007268:	43da      	mvns	r2, r3
 800726a:	4b1e      	ldr	r3, [pc, #120]	; (80072e4 <xTaskPriorityInherit+0xe8>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4013      	ands	r3, r2
 8007270:	4a1c      	ldr	r2, [pc, #112]	; (80072e4 <xTaskPriorityInherit+0xe8>)
 8007272:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007274:	4b19      	ldr	r3, [pc, #100]	; (80072dc <xTaskPriorityInherit+0xe0>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007282:	2201      	movs	r2, #1
 8007284:	409a      	lsls	r2, r3
 8007286:	4b17      	ldr	r3, [pc, #92]	; (80072e4 <xTaskPriorityInherit+0xe8>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4313      	orrs	r3, r2
 800728c:	4a15      	ldr	r2, [pc, #84]	; (80072e4 <xTaskPriorityInherit+0xe8>)
 800728e:	6013      	str	r3, [r2, #0]
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007294:	4613      	mov	r3, r2
 8007296:	009b      	lsls	r3, r3, #2
 8007298:	4413      	add	r3, r2
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	4a10      	ldr	r2, [pc, #64]	; (80072e0 <xTaskPriorityInherit+0xe4>)
 800729e:	441a      	add	r2, r3
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	3304      	adds	r3, #4
 80072a4:	4619      	mov	r1, r3
 80072a6:	4610      	mov	r0, r2
 80072a8:	f7fe fed5 	bl	8006056 <vListInsertEnd>
 80072ac:	e004      	b.n	80072b8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80072ae:	4b0b      	ldr	r3, [pc, #44]	; (80072dc <xTaskPriorityInherit+0xe0>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80072b8:	2301      	movs	r3, #1
 80072ba:	60fb      	str	r3, [r7, #12]
 80072bc:	e008      	b.n	80072d0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80072c2:	4b06      	ldr	r3, [pc, #24]	; (80072dc <xTaskPriorityInherit+0xe0>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d201      	bcs.n	80072d0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80072cc:	2301      	movs	r3, #1
 80072ce:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80072d0:	68fb      	ldr	r3, [r7, #12]
	}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3710      	adds	r7, #16
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
 80072da:	bf00      	nop
 80072dc:	200007ac 	.word	0x200007ac
 80072e0:	200007b0 	.word	0x200007b0
 80072e4:	200008b4 	.word	0x200008b4

080072e8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b088      	sub	sp, #32
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80072f6:	2301      	movs	r3, #1
 80072f8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d077      	beq.n	80073f0 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007300:	69bb      	ldr	r3, [r7, #24]
 8007302:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007304:	2b00      	cmp	r3, #0
 8007306:	d10a      	bne.n	800731e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800730c:	f383 8811 	msr	BASEPRI, r3
 8007310:	f3bf 8f6f 	isb	sy
 8007314:	f3bf 8f4f 	dsb	sy
 8007318:	60fb      	str	r3, [r7, #12]
}
 800731a:	bf00      	nop
 800731c:	e7fe      	b.n	800731c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800731e:	69bb      	ldr	r3, [r7, #24]
 8007320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007322:	683a      	ldr	r2, [r7, #0]
 8007324:	429a      	cmp	r2, r3
 8007326:	d902      	bls.n	800732e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	61fb      	str	r3, [r7, #28]
 800732c:	e002      	b.n	8007334 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007332:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007338:	69fa      	ldr	r2, [r7, #28]
 800733a:	429a      	cmp	r2, r3
 800733c:	d058      	beq.n	80073f0 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	429a      	cmp	r2, r3
 8007346:	d153      	bne.n	80073f0 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007348:	4b2b      	ldr	r3, [pc, #172]	; (80073f8 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	69ba      	ldr	r2, [r7, #24]
 800734e:	429a      	cmp	r2, r3
 8007350:	d10a      	bne.n	8007368 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007352:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007356:	f383 8811 	msr	BASEPRI, r3
 800735a:	f3bf 8f6f 	isb	sy
 800735e:	f3bf 8f4f 	dsb	sy
 8007362:	60bb      	str	r3, [r7, #8]
}
 8007364:	bf00      	nop
 8007366:	e7fe      	b.n	8007366 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007368:	69bb      	ldr	r3, [r7, #24]
 800736a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800736c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800736e:	69bb      	ldr	r3, [r7, #24]
 8007370:	69fa      	ldr	r2, [r7, #28]
 8007372:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	699b      	ldr	r3, [r3, #24]
 8007378:	2b00      	cmp	r3, #0
 800737a:	db04      	blt.n	8007386 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800737c:	69fb      	ldr	r3, [r7, #28]
 800737e:	f1c3 0207 	rsb	r2, r3, #7
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	6959      	ldr	r1, [r3, #20]
 800738a:	693a      	ldr	r2, [r7, #16]
 800738c:	4613      	mov	r3, r2
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	4413      	add	r3, r2
 8007392:	009b      	lsls	r3, r3, #2
 8007394:	4a19      	ldr	r2, [pc, #100]	; (80073fc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007396:	4413      	add	r3, r2
 8007398:	4299      	cmp	r1, r3
 800739a:	d129      	bne.n	80073f0 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800739c:	69bb      	ldr	r3, [r7, #24]
 800739e:	3304      	adds	r3, #4
 80073a0:	4618      	mov	r0, r3
 80073a2:	f7fe feb5 	bl	8006110 <uxListRemove>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d10a      	bne.n	80073c2 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073b0:	2201      	movs	r2, #1
 80073b2:	fa02 f303 	lsl.w	r3, r2, r3
 80073b6:	43da      	mvns	r2, r3
 80073b8:	4b11      	ldr	r3, [pc, #68]	; (8007400 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4013      	ands	r3, r2
 80073be:	4a10      	ldr	r2, [pc, #64]	; (8007400 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80073c0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c6:	2201      	movs	r2, #1
 80073c8:	409a      	lsls	r2, r3
 80073ca:	4b0d      	ldr	r3, [pc, #52]	; (8007400 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	4a0b      	ldr	r2, [pc, #44]	; (8007400 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80073d2:	6013      	str	r3, [r2, #0]
 80073d4:	69bb      	ldr	r3, [r7, #24]
 80073d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073d8:	4613      	mov	r3, r2
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	4413      	add	r3, r2
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	4a06      	ldr	r2, [pc, #24]	; (80073fc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80073e2:	441a      	add	r2, r3
 80073e4:	69bb      	ldr	r3, [r7, #24]
 80073e6:	3304      	adds	r3, #4
 80073e8:	4619      	mov	r1, r3
 80073ea:	4610      	mov	r0, r2
 80073ec:	f7fe fe33 	bl	8006056 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80073f0:	bf00      	nop
 80073f2:	3720      	adds	r7, #32
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	200007ac 	.word	0x200007ac
 80073fc:	200007b0 	.word	0x200007b0
 8007400:	200008b4 	.word	0x200008b4

08007404 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007404:	b480      	push	{r7}
 8007406:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007408:	4b07      	ldr	r3, [pc, #28]	; (8007428 <pvTaskIncrementMutexHeldCount+0x24>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d004      	beq.n	800741a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007410:	4b05      	ldr	r3, [pc, #20]	; (8007428 <pvTaskIncrementMutexHeldCount+0x24>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007416:	3201      	adds	r2, #1
 8007418:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800741a:	4b03      	ldr	r3, [pc, #12]	; (8007428 <pvTaskIncrementMutexHeldCount+0x24>)
 800741c:	681b      	ldr	r3, [r3, #0]
	}
 800741e:	4618      	mov	r0, r3
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr
 8007428:	200007ac 	.word	0x200007ac

0800742c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b084      	sub	sp, #16
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007436:	4b29      	ldr	r3, [pc, #164]	; (80074dc <prvAddCurrentTaskToDelayedList+0xb0>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800743c:	4b28      	ldr	r3, [pc, #160]	; (80074e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	3304      	adds	r3, #4
 8007442:	4618      	mov	r0, r3
 8007444:	f7fe fe64 	bl	8006110 <uxListRemove>
 8007448:	4603      	mov	r3, r0
 800744a:	2b00      	cmp	r3, #0
 800744c:	d10b      	bne.n	8007466 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800744e:	4b24      	ldr	r3, [pc, #144]	; (80074e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007454:	2201      	movs	r2, #1
 8007456:	fa02 f303 	lsl.w	r3, r2, r3
 800745a:	43da      	mvns	r2, r3
 800745c:	4b21      	ldr	r3, [pc, #132]	; (80074e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4013      	ands	r3, r2
 8007462:	4a20      	ldr	r2, [pc, #128]	; (80074e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007464:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800746c:	d10a      	bne.n	8007484 <prvAddCurrentTaskToDelayedList+0x58>
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d007      	beq.n	8007484 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007474:	4b1a      	ldr	r3, [pc, #104]	; (80074e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	3304      	adds	r3, #4
 800747a:	4619      	mov	r1, r3
 800747c:	481a      	ldr	r0, [pc, #104]	; (80074e8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800747e:	f7fe fdea 	bl	8006056 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007482:	e026      	b.n	80074d2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007484:	68fa      	ldr	r2, [r7, #12]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	4413      	add	r3, r2
 800748a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800748c:	4b14      	ldr	r3, [pc, #80]	; (80074e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68ba      	ldr	r2, [r7, #8]
 8007492:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007494:	68ba      	ldr	r2, [r7, #8]
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	429a      	cmp	r2, r3
 800749a:	d209      	bcs.n	80074b0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800749c:	4b13      	ldr	r3, [pc, #76]	; (80074ec <prvAddCurrentTaskToDelayedList+0xc0>)
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	4b0f      	ldr	r3, [pc, #60]	; (80074e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	3304      	adds	r3, #4
 80074a6:	4619      	mov	r1, r3
 80074a8:	4610      	mov	r0, r2
 80074aa:	f7fe fdf8 	bl	800609e <vListInsert>
}
 80074ae:	e010      	b.n	80074d2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074b0:	4b0f      	ldr	r3, [pc, #60]	; (80074f0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	4b0a      	ldr	r3, [pc, #40]	; (80074e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	3304      	adds	r3, #4
 80074ba:	4619      	mov	r1, r3
 80074bc:	4610      	mov	r0, r2
 80074be:	f7fe fdee 	bl	800609e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80074c2:	4b0c      	ldr	r3, [pc, #48]	; (80074f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68ba      	ldr	r2, [r7, #8]
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d202      	bcs.n	80074d2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80074cc:	4a09      	ldr	r2, [pc, #36]	; (80074f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	6013      	str	r3, [r2, #0]
}
 80074d2:	bf00      	nop
 80074d4:	3710      	adds	r7, #16
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
 80074da:	bf00      	nop
 80074dc:	200008b0 	.word	0x200008b0
 80074e0:	200007ac 	.word	0x200007ac
 80074e4:	200008b4 	.word	0x200008b4
 80074e8:	20000898 	.word	0x20000898
 80074ec:	20000868 	.word	0x20000868
 80074f0:	20000864 	.word	0x20000864
 80074f4:	200008cc 	.word	0x200008cc

080074f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80074f8:	b480      	push	{r7}
 80074fa:	b085      	sub	sp, #20
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	60f8      	str	r0, [r7, #12]
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	3b04      	subs	r3, #4
 8007508:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007510:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	3b04      	subs	r3, #4
 8007516:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	f023 0201 	bic.w	r2, r3, #1
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	3b04      	subs	r3, #4
 8007526:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007528:	4a0c      	ldr	r2, [pc, #48]	; (800755c <pxPortInitialiseStack+0x64>)
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	3b14      	subs	r3, #20
 8007532:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007534:	687a      	ldr	r2, [r7, #4]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	3b04      	subs	r3, #4
 800753e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f06f 0202 	mvn.w	r2, #2
 8007546:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	3b20      	subs	r3, #32
 800754c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800754e:	68fb      	ldr	r3, [r7, #12]
}
 8007550:	4618      	mov	r0, r3
 8007552:	3714      	adds	r7, #20
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr
 800755c:	08007561 	.word	0x08007561

08007560 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007560:	b480      	push	{r7}
 8007562:	b085      	sub	sp, #20
 8007564:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007566:	2300      	movs	r3, #0
 8007568:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800756a:	4b12      	ldr	r3, [pc, #72]	; (80075b4 <prvTaskExitError+0x54>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007572:	d00a      	beq.n	800758a <prvTaskExitError+0x2a>
	__asm volatile
 8007574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007578:	f383 8811 	msr	BASEPRI, r3
 800757c:	f3bf 8f6f 	isb	sy
 8007580:	f3bf 8f4f 	dsb	sy
 8007584:	60fb      	str	r3, [r7, #12]
}
 8007586:	bf00      	nop
 8007588:	e7fe      	b.n	8007588 <prvTaskExitError+0x28>
	__asm volatile
 800758a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800758e:	f383 8811 	msr	BASEPRI, r3
 8007592:	f3bf 8f6f 	isb	sy
 8007596:	f3bf 8f4f 	dsb	sy
 800759a:	60bb      	str	r3, [r7, #8]
}
 800759c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800759e:	bf00      	nop
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d0fc      	beq.n	80075a0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80075a6:	bf00      	nop
 80075a8:	bf00      	nop
 80075aa:	3714      	adds	r7, #20
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr
 80075b4:	20000020 	.word	0x20000020
	...

080075c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80075c0:	4b07      	ldr	r3, [pc, #28]	; (80075e0 <pxCurrentTCBConst2>)
 80075c2:	6819      	ldr	r1, [r3, #0]
 80075c4:	6808      	ldr	r0, [r1, #0]
 80075c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ca:	f380 8809 	msr	PSP, r0
 80075ce:	f3bf 8f6f 	isb	sy
 80075d2:	f04f 0000 	mov.w	r0, #0
 80075d6:	f380 8811 	msr	BASEPRI, r0
 80075da:	4770      	bx	lr
 80075dc:	f3af 8000 	nop.w

080075e0 <pxCurrentTCBConst2>:
 80075e0:	200007ac 	.word	0x200007ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80075e4:	bf00      	nop
 80075e6:	bf00      	nop

080075e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80075e8:	4808      	ldr	r0, [pc, #32]	; (800760c <prvPortStartFirstTask+0x24>)
 80075ea:	6800      	ldr	r0, [r0, #0]
 80075ec:	6800      	ldr	r0, [r0, #0]
 80075ee:	f380 8808 	msr	MSP, r0
 80075f2:	f04f 0000 	mov.w	r0, #0
 80075f6:	f380 8814 	msr	CONTROL, r0
 80075fa:	b662      	cpsie	i
 80075fc:	b661      	cpsie	f
 80075fe:	f3bf 8f4f 	dsb	sy
 8007602:	f3bf 8f6f 	isb	sy
 8007606:	df00      	svc	0
 8007608:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800760a:	bf00      	nop
 800760c:	e000ed08 	.word	0xe000ed08

08007610 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007616:	4b46      	ldr	r3, [pc, #280]	; (8007730 <xPortStartScheduler+0x120>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a46      	ldr	r2, [pc, #280]	; (8007734 <xPortStartScheduler+0x124>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d10a      	bne.n	8007636 <xPortStartScheduler+0x26>
	__asm volatile
 8007620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007624:	f383 8811 	msr	BASEPRI, r3
 8007628:	f3bf 8f6f 	isb	sy
 800762c:	f3bf 8f4f 	dsb	sy
 8007630:	613b      	str	r3, [r7, #16]
}
 8007632:	bf00      	nop
 8007634:	e7fe      	b.n	8007634 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007636:	4b3e      	ldr	r3, [pc, #248]	; (8007730 <xPortStartScheduler+0x120>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a3f      	ldr	r2, [pc, #252]	; (8007738 <xPortStartScheduler+0x128>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d10a      	bne.n	8007656 <xPortStartScheduler+0x46>
	__asm volatile
 8007640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007644:	f383 8811 	msr	BASEPRI, r3
 8007648:	f3bf 8f6f 	isb	sy
 800764c:	f3bf 8f4f 	dsb	sy
 8007650:	60fb      	str	r3, [r7, #12]
}
 8007652:	bf00      	nop
 8007654:	e7fe      	b.n	8007654 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007656:	4b39      	ldr	r3, [pc, #228]	; (800773c <xPortStartScheduler+0x12c>)
 8007658:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	b2db      	uxtb	r3, r3
 8007660:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	22ff      	movs	r2, #255	; 0xff
 8007666:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	b2db      	uxtb	r3, r3
 800766e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007670:	78fb      	ldrb	r3, [r7, #3]
 8007672:	b2db      	uxtb	r3, r3
 8007674:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007678:	b2da      	uxtb	r2, r3
 800767a:	4b31      	ldr	r3, [pc, #196]	; (8007740 <xPortStartScheduler+0x130>)
 800767c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800767e:	4b31      	ldr	r3, [pc, #196]	; (8007744 <xPortStartScheduler+0x134>)
 8007680:	2207      	movs	r2, #7
 8007682:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007684:	e009      	b.n	800769a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007686:	4b2f      	ldr	r3, [pc, #188]	; (8007744 <xPortStartScheduler+0x134>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	3b01      	subs	r3, #1
 800768c:	4a2d      	ldr	r2, [pc, #180]	; (8007744 <xPortStartScheduler+0x134>)
 800768e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007690:	78fb      	ldrb	r3, [r7, #3]
 8007692:	b2db      	uxtb	r3, r3
 8007694:	005b      	lsls	r3, r3, #1
 8007696:	b2db      	uxtb	r3, r3
 8007698:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800769a:	78fb      	ldrb	r3, [r7, #3]
 800769c:	b2db      	uxtb	r3, r3
 800769e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076a2:	2b80      	cmp	r3, #128	; 0x80
 80076a4:	d0ef      	beq.n	8007686 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80076a6:	4b27      	ldr	r3, [pc, #156]	; (8007744 <xPortStartScheduler+0x134>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f1c3 0307 	rsb	r3, r3, #7
 80076ae:	2b04      	cmp	r3, #4
 80076b0:	d00a      	beq.n	80076c8 <xPortStartScheduler+0xb8>
	__asm volatile
 80076b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b6:	f383 8811 	msr	BASEPRI, r3
 80076ba:	f3bf 8f6f 	isb	sy
 80076be:	f3bf 8f4f 	dsb	sy
 80076c2:	60bb      	str	r3, [r7, #8]
}
 80076c4:	bf00      	nop
 80076c6:	e7fe      	b.n	80076c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80076c8:	4b1e      	ldr	r3, [pc, #120]	; (8007744 <xPortStartScheduler+0x134>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	021b      	lsls	r3, r3, #8
 80076ce:	4a1d      	ldr	r2, [pc, #116]	; (8007744 <xPortStartScheduler+0x134>)
 80076d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80076d2:	4b1c      	ldr	r3, [pc, #112]	; (8007744 <xPortStartScheduler+0x134>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80076da:	4a1a      	ldr	r2, [pc, #104]	; (8007744 <xPortStartScheduler+0x134>)
 80076dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	b2da      	uxtb	r2, r3
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80076e6:	4b18      	ldr	r3, [pc, #96]	; (8007748 <xPortStartScheduler+0x138>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a17      	ldr	r2, [pc, #92]	; (8007748 <xPortStartScheduler+0x138>)
 80076ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80076f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80076f2:	4b15      	ldr	r3, [pc, #84]	; (8007748 <xPortStartScheduler+0x138>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a14      	ldr	r2, [pc, #80]	; (8007748 <xPortStartScheduler+0x138>)
 80076f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80076fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80076fe:	f000 f8dd 	bl	80078bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007702:	4b12      	ldr	r3, [pc, #72]	; (800774c <xPortStartScheduler+0x13c>)
 8007704:	2200      	movs	r2, #0
 8007706:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007708:	f000 f8fc 	bl	8007904 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800770c:	4b10      	ldr	r3, [pc, #64]	; (8007750 <xPortStartScheduler+0x140>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a0f      	ldr	r2, [pc, #60]	; (8007750 <xPortStartScheduler+0x140>)
 8007712:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007716:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007718:	f7ff ff66 	bl	80075e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800771c:	f7ff fb28 	bl	8006d70 <vTaskSwitchContext>
	prvTaskExitError();
 8007720:	f7ff ff1e 	bl	8007560 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007724:	2300      	movs	r3, #0
}
 8007726:	4618      	mov	r0, r3
 8007728:	3718      	adds	r7, #24
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
 800772e:	bf00      	nop
 8007730:	e000ed00 	.word	0xe000ed00
 8007734:	410fc271 	.word	0x410fc271
 8007738:	410fc270 	.word	0x410fc270
 800773c:	e000e400 	.word	0xe000e400
 8007740:	200008d8 	.word	0x200008d8
 8007744:	200008dc 	.word	0x200008dc
 8007748:	e000ed20 	.word	0xe000ed20
 800774c:	20000020 	.word	0x20000020
 8007750:	e000ef34 	.word	0xe000ef34

08007754 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
	__asm volatile
 800775a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800775e:	f383 8811 	msr	BASEPRI, r3
 8007762:	f3bf 8f6f 	isb	sy
 8007766:	f3bf 8f4f 	dsb	sy
 800776a:	607b      	str	r3, [r7, #4]
}
 800776c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800776e:	4b0f      	ldr	r3, [pc, #60]	; (80077ac <vPortEnterCritical+0x58>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	3301      	adds	r3, #1
 8007774:	4a0d      	ldr	r2, [pc, #52]	; (80077ac <vPortEnterCritical+0x58>)
 8007776:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007778:	4b0c      	ldr	r3, [pc, #48]	; (80077ac <vPortEnterCritical+0x58>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	2b01      	cmp	r3, #1
 800777e:	d10f      	bne.n	80077a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007780:	4b0b      	ldr	r3, [pc, #44]	; (80077b0 <vPortEnterCritical+0x5c>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	b2db      	uxtb	r3, r3
 8007786:	2b00      	cmp	r3, #0
 8007788:	d00a      	beq.n	80077a0 <vPortEnterCritical+0x4c>
	__asm volatile
 800778a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800778e:	f383 8811 	msr	BASEPRI, r3
 8007792:	f3bf 8f6f 	isb	sy
 8007796:	f3bf 8f4f 	dsb	sy
 800779a:	603b      	str	r3, [r7, #0]
}
 800779c:	bf00      	nop
 800779e:	e7fe      	b.n	800779e <vPortEnterCritical+0x4a>
	}
}
 80077a0:	bf00      	nop
 80077a2:	370c      	adds	r7, #12
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr
 80077ac:	20000020 	.word	0x20000020
 80077b0:	e000ed04 	.word	0xe000ed04

080077b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80077ba:	4b12      	ldr	r3, [pc, #72]	; (8007804 <vPortExitCritical+0x50>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d10a      	bne.n	80077d8 <vPortExitCritical+0x24>
	__asm volatile
 80077c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077c6:	f383 8811 	msr	BASEPRI, r3
 80077ca:	f3bf 8f6f 	isb	sy
 80077ce:	f3bf 8f4f 	dsb	sy
 80077d2:	607b      	str	r3, [r7, #4]
}
 80077d4:	bf00      	nop
 80077d6:	e7fe      	b.n	80077d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80077d8:	4b0a      	ldr	r3, [pc, #40]	; (8007804 <vPortExitCritical+0x50>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	3b01      	subs	r3, #1
 80077de:	4a09      	ldr	r2, [pc, #36]	; (8007804 <vPortExitCritical+0x50>)
 80077e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80077e2:	4b08      	ldr	r3, [pc, #32]	; (8007804 <vPortExitCritical+0x50>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d105      	bne.n	80077f6 <vPortExitCritical+0x42>
 80077ea:	2300      	movs	r3, #0
 80077ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	f383 8811 	msr	BASEPRI, r3
}
 80077f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80077f6:	bf00      	nop
 80077f8:	370c      	adds	r7, #12
 80077fa:	46bd      	mov	sp, r7
 80077fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007800:	4770      	bx	lr
 8007802:	bf00      	nop
 8007804:	20000020 	.word	0x20000020
	...

08007810 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007810:	f3ef 8009 	mrs	r0, PSP
 8007814:	f3bf 8f6f 	isb	sy
 8007818:	4b15      	ldr	r3, [pc, #84]	; (8007870 <pxCurrentTCBConst>)
 800781a:	681a      	ldr	r2, [r3, #0]
 800781c:	f01e 0f10 	tst.w	lr, #16
 8007820:	bf08      	it	eq
 8007822:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007826:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800782a:	6010      	str	r0, [r2, #0]
 800782c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007830:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007834:	f380 8811 	msr	BASEPRI, r0
 8007838:	f3bf 8f4f 	dsb	sy
 800783c:	f3bf 8f6f 	isb	sy
 8007840:	f7ff fa96 	bl	8006d70 <vTaskSwitchContext>
 8007844:	f04f 0000 	mov.w	r0, #0
 8007848:	f380 8811 	msr	BASEPRI, r0
 800784c:	bc09      	pop	{r0, r3}
 800784e:	6819      	ldr	r1, [r3, #0]
 8007850:	6808      	ldr	r0, [r1, #0]
 8007852:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007856:	f01e 0f10 	tst.w	lr, #16
 800785a:	bf08      	it	eq
 800785c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007860:	f380 8809 	msr	PSP, r0
 8007864:	f3bf 8f6f 	isb	sy
 8007868:	4770      	bx	lr
 800786a:	bf00      	nop
 800786c:	f3af 8000 	nop.w

08007870 <pxCurrentTCBConst>:
 8007870:	200007ac 	.word	0x200007ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007874:	bf00      	nop
 8007876:	bf00      	nop

08007878 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b082      	sub	sp, #8
 800787c:	af00      	add	r7, sp, #0
	__asm volatile
 800787e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007882:	f383 8811 	msr	BASEPRI, r3
 8007886:	f3bf 8f6f 	isb	sy
 800788a:	f3bf 8f4f 	dsb	sy
 800788e:	607b      	str	r3, [r7, #4]
}
 8007890:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007892:	f7ff f9b5 	bl	8006c00 <xTaskIncrementTick>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d003      	beq.n	80078a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800789c:	4b06      	ldr	r3, [pc, #24]	; (80078b8 <SysTick_Handler+0x40>)
 800789e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078a2:	601a      	str	r2, [r3, #0]
 80078a4:	2300      	movs	r3, #0
 80078a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	f383 8811 	msr	BASEPRI, r3
}
 80078ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80078b0:	bf00      	nop
 80078b2:	3708      	adds	r7, #8
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}
 80078b8:	e000ed04 	.word	0xe000ed04

080078bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80078bc:	b480      	push	{r7}
 80078be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80078c0:	4b0b      	ldr	r3, [pc, #44]	; (80078f0 <vPortSetupTimerInterrupt+0x34>)
 80078c2:	2200      	movs	r2, #0
 80078c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80078c6:	4b0b      	ldr	r3, [pc, #44]	; (80078f4 <vPortSetupTimerInterrupt+0x38>)
 80078c8:	2200      	movs	r2, #0
 80078ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80078cc:	4b0a      	ldr	r3, [pc, #40]	; (80078f8 <vPortSetupTimerInterrupt+0x3c>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a0a      	ldr	r2, [pc, #40]	; (80078fc <vPortSetupTimerInterrupt+0x40>)
 80078d2:	fba2 2303 	umull	r2, r3, r2, r3
 80078d6:	099b      	lsrs	r3, r3, #6
 80078d8:	4a09      	ldr	r2, [pc, #36]	; (8007900 <vPortSetupTimerInterrupt+0x44>)
 80078da:	3b01      	subs	r3, #1
 80078dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80078de:	4b04      	ldr	r3, [pc, #16]	; (80078f0 <vPortSetupTimerInterrupt+0x34>)
 80078e0:	2207      	movs	r2, #7
 80078e2:	601a      	str	r2, [r3, #0]
}
 80078e4:	bf00      	nop
 80078e6:	46bd      	mov	sp, r7
 80078e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ec:	4770      	bx	lr
 80078ee:	bf00      	nop
 80078f0:	e000e010 	.word	0xe000e010
 80078f4:	e000e018 	.word	0xe000e018
 80078f8:	20000014 	.word	0x20000014
 80078fc:	10624dd3 	.word	0x10624dd3
 8007900:	e000e014 	.word	0xe000e014

08007904 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007904:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007914 <vPortEnableVFP+0x10>
 8007908:	6801      	ldr	r1, [r0, #0]
 800790a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800790e:	6001      	str	r1, [r0, #0]
 8007910:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007912:	bf00      	nop
 8007914:	e000ed88 	.word	0xe000ed88

08007918 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007918:	b480      	push	{r7}
 800791a:	b085      	sub	sp, #20
 800791c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800791e:	f3ef 8305 	mrs	r3, IPSR
 8007922:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2b0f      	cmp	r3, #15
 8007928:	d914      	bls.n	8007954 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800792a:	4a17      	ldr	r2, [pc, #92]	; (8007988 <vPortValidateInterruptPriority+0x70>)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	4413      	add	r3, r2
 8007930:	781b      	ldrb	r3, [r3, #0]
 8007932:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007934:	4b15      	ldr	r3, [pc, #84]	; (800798c <vPortValidateInterruptPriority+0x74>)
 8007936:	781b      	ldrb	r3, [r3, #0]
 8007938:	7afa      	ldrb	r2, [r7, #11]
 800793a:	429a      	cmp	r2, r3
 800793c:	d20a      	bcs.n	8007954 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800793e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007942:	f383 8811 	msr	BASEPRI, r3
 8007946:	f3bf 8f6f 	isb	sy
 800794a:	f3bf 8f4f 	dsb	sy
 800794e:	607b      	str	r3, [r7, #4]
}
 8007950:	bf00      	nop
 8007952:	e7fe      	b.n	8007952 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007954:	4b0e      	ldr	r3, [pc, #56]	; (8007990 <vPortValidateInterruptPriority+0x78>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800795c:	4b0d      	ldr	r3, [pc, #52]	; (8007994 <vPortValidateInterruptPriority+0x7c>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	429a      	cmp	r2, r3
 8007962:	d90a      	bls.n	800797a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007968:	f383 8811 	msr	BASEPRI, r3
 800796c:	f3bf 8f6f 	isb	sy
 8007970:	f3bf 8f4f 	dsb	sy
 8007974:	603b      	str	r3, [r7, #0]
}
 8007976:	bf00      	nop
 8007978:	e7fe      	b.n	8007978 <vPortValidateInterruptPriority+0x60>
	}
 800797a:	bf00      	nop
 800797c:	3714      	adds	r7, #20
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop
 8007988:	e000e3f0 	.word	0xe000e3f0
 800798c:	200008d8 	.word	0x200008d8
 8007990:	e000ed0c 	.word	0xe000ed0c
 8007994:	200008dc 	.word	0x200008dc

08007998 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b08a      	sub	sp, #40	; 0x28
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80079a0:	2300      	movs	r3, #0
 80079a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80079a4:	f7ff f882 	bl	8006aac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80079a8:	4b5b      	ldr	r3, [pc, #364]	; (8007b18 <pvPortMalloc+0x180>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d101      	bne.n	80079b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80079b0:	f000 f920 	bl	8007bf4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80079b4:	4b59      	ldr	r3, [pc, #356]	; (8007b1c <pvPortMalloc+0x184>)
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	4013      	ands	r3, r2
 80079bc:	2b00      	cmp	r3, #0
 80079be:	f040 8093 	bne.w	8007ae8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d01d      	beq.n	8007a04 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80079c8:	2208      	movs	r2, #8
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	4413      	add	r3, r2
 80079ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f003 0307 	and.w	r3, r3, #7
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d014      	beq.n	8007a04 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f023 0307 	bic.w	r3, r3, #7
 80079e0:	3308      	adds	r3, #8
 80079e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f003 0307 	and.w	r3, r3, #7
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d00a      	beq.n	8007a04 <pvPortMalloc+0x6c>
	__asm volatile
 80079ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079f2:	f383 8811 	msr	BASEPRI, r3
 80079f6:	f3bf 8f6f 	isb	sy
 80079fa:	f3bf 8f4f 	dsb	sy
 80079fe:	617b      	str	r3, [r7, #20]
}
 8007a00:	bf00      	nop
 8007a02:	e7fe      	b.n	8007a02 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d06e      	beq.n	8007ae8 <pvPortMalloc+0x150>
 8007a0a:	4b45      	ldr	r3, [pc, #276]	; (8007b20 <pvPortMalloc+0x188>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d869      	bhi.n	8007ae8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007a14:	4b43      	ldr	r3, [pc, #268]	; (8007b24 <pvPortMalloc+0x18c>)
 8007a16:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007a18:	4b42      	ldr	r3, [pc, #264]	; (8007b24 <pvPortMalloc+0x18c>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a1e:	e004      	b.n	8007a2a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a22:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d903      	bls.n	8007a3c <pvPortMalloc+0xa4>
 8007a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d1f1      	bne.n	8007a20 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007a3c:	4b36      	ldr	r3, [pc, #216]	; (8007b18 <pvPortMalloc+0x180>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d050      	beq.n	8007ae8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007a46:	6a3b      	ldr	r3, [r7, #32]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2208      	movs	r2, #8
 8007a4c:	4413      	add	r3, r2
 8007a4e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	6a3b      	ldr	r3, [r7, #32]
 8007a56:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5a:	685a      	ldr	r2, [r3, #4]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	1ad2      	subs	r2, r2, r3
 8007a60:	2308      	movs	r3, #8
 8007a62:	005b      	lsls	r3, r3, #1
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d91f      	bls.n	8007aa8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007a68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4413      	add	r3, r2
 8007a6e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	f003 0307 	and.w	r3, r3, #7
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d00a      	beq.n	8007a90 <pvPortMalloc+0xf8>
	__asm volatile
 8007a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a7e:	f383 8811 	msr	BASEPRI, r3
 8007a82:	f3bf 8f6f 	isb	sy
 8007a86:	f3bf 8f4f 	dsb	sy
 8007a8a:	613b      	str	r3, [r7, #16]
}
 8007a8c:	bf00      	nop
 8007a8e:	e7fe      	b.n	8007a8e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a92:	685a      	ldr	r2, [r3, #4]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	1ad2      	subs	r2, r2, r3
 8007a98:	69bb      	ldr	r3, [r7, #24]
 8007a9a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007aa2:	69b8      	ldr	r0, [r7, #24]
 8007aa4:	f000 f908 	bl	8007cb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007aa8:	4b1d      	ldr	r3, [pc, #116]	; (8007b20 <pvPortMalloc+0x188>)
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	1ad3      	subs	r3, r2, r3
 8007ab2:	4a1b      	ldr	r2, [pc, #108]	; (8007b20 <pvPortMalloc+0x188>)
 8007ab4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007ab6:	4b1a      	ldr	r3, [pc, #104]	; (8007b20 <pvPortMalloc+0x188>)
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	4b1b      	ldr	r3, [pc, #108]	; (8007b28 <pvPortMalloc+0x190>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d203      	bcs.n	8007aca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007ac2:	4b17      	ldr	r3, [pc, #92]	; (8007b20 <pvPortMalloc+0x188>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a18      	ldr	r2, [pc, #96]	; (8007b28 <pvPortMalloc+0x190>)
 8007ac8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007acc:	685a      	ldr	r2, [r3, #4]
 8007ace:	4b13      	ldr	r3, [pc, #76]	; (8007b1c <pvPortMalloc+0x184>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	431a      	orrs	r2, r3
 8007ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ada:	2200      	movs	r2, #0
 8007adc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007ade:	4b13      	ldr	r3, [pc, #76]	; (8007b2c <pvPortMalloc+0x194>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	3301      	adds	r3, #1
 8007ae4:	4a11      	ldr	r2, [pc, #68]	; (8007b2c <pvPortMalloc+0x194>)
 8007ae6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007ae8:	f7fe ffee 	bl	8006ac8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	f003 0307 	and.w	r3, r3, #7
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d00a      	beq.n	8007b0c <pvPortMalloc+0x174>
	__asm volatile
 8007af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007afa:	f383 8811 	msr	BASEPRI, r3
 8007afe:	f3bf 8f6f 	isb	sy
 8007b02:	f3bf 8f4f 	dsb	sy
 8007b06:	60fb      	str	r3, [r7, #12]
}
 8007b08:	bf00      	nop
 8007b0a:	e7fe      	b.n	8007b0a <pvPortMalloc+0x172>
	return pvReturn;
 8007b0c:	69fb      	ldr	r3, [r7, #28]
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3728      	adds	r7, #40	; 0x28
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}
 8007b16:	bf00      	nop
 8007b18:	20005708 	.word	0x20005708
 8007b1c:	2000571c 	.word	0x2000571c
 8007b20:	2000570c 	.word	0x2000570c
 8007b24:	20005700 	.word	0x20005700
 8007b28:	20005710 	.word	0x20005710
 8007b2c:	20005714 	.word	0x20005714

08007b30 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b086      	sub	sp, #24
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d04d      	beq.n	8007bde <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007b42:	2308      	movs	r3, #8
 8007b44:	425b      	negs	r3, r3
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	4413      	add	r3, r2
 8007b4a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	685a      	ldr	r2, [r3, #4]
 8007b54:	4b24      	ldr	r3, [pc, #144]	; (8007be8 <vPortFree+0xb8>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4013      	ands	r3, r2
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d10a      	bne.n	8007b74 <vPortFree+0x44>
	__asm volatile
 8007b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b62:	f383 8811 	msr	BASEPRI, r3
 8007b66:	f3bf 8f6f 	isb	sy
 8007b6a:	f3bf 8f4f 	dsb	sy
 8007b6e:	60fb      	str	r3, [r7, #12]
}
 8007b70:	bf00      	nop
 8007b72:	e7fe      	b.n	8007b72 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d00a      	beq.n	8007b92 <vPortFree+0x62>
	__asm volatile
 8007b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b80:	f383 8811 	msr	BASEPRI, r3
 8007b84:	f3bf 8f6f 	isb	sy
 8007b88:	f3bf 8f4f 	dsb	sy
 8007b8c:	60bb      	str	r3, [r7, #8]
}
 8007b8e:	bf00      	nop
 8007b90:	e7fe      	b.n	8007b90 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	685a      	ldr	r2, [r3, #4]
 8007b96:	4b14      	ldr	r3, [pc, #80]	; (8007be8 <vPortFree+0xb8>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4013      	ands	r3, r2
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d01e      	beq.n	8007bde <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d11a      	bne.n	8007bde <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	685a      	ldr	r2, [r3, #4]
 8007bac:	4b0e      	ldr	r3, [pc, #56]	; (8007be8 <vPortFree+0xb8>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	43db      	mvns	r3, r3
 8007bb2:	401a      	ands	r2, r3
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007bb8:	f7fe ff78 	bl	8006aac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	685a      	ldr	r2, [r3, #4]
 8007bc0:	4b0a      	ldr	r3, [pc, #40]	; (8007bec <vPortFree+0xbc>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4413      	add	r3, r2
 8007bc6:	4a09      	ldr	r2, [pc, #36]	; (8007bec <vPortFree+0xbc>)
 8007bc8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007bca:	6938      	ldr	r0, [r7, #16]
 8007bcc:	f000 f874 	bl	8007cb8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007bd0:	4b07      	ldr	r3, [pc, #28]	; (8007bf0 <vPortFree+0xc0>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	4a06      	ldr	r2, [pc, #24]	; (8007bf0 <vPortFree+0xc0>)
 8007bd8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007bda:	f7fe ff75 	bl	8006ac8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007bde:	bf00      	nop
 8007be0:	3718      	adds	r7, #24
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	2000571c 	.word	0x2000571c
 8007bec:	2000570c 	.word	0x2000570c
 8007bf0:	20005718 	.word	0x20005718

08007bf4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007bfa:	f644 6320 	movw	r3, #20000	; 0x4e20
 8007bfe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007c00:	4b27      	ldr	r3, [pc, #156]	; (8007ca0 <prvHeapInit+0xac>)
 8007c02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f003 0307 	and.w	r3, r3, #7
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00c      	beq.n	8007c28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	3307      	adds	r3, #7
 8007c12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	f023 0307 	bic.w	r3, r3, #7
 8007c1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007c1c:	68ba      	ldr	r2, [r7, #8]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	1ad3      	subs	r3, r2, r3
 8007c22:	4a1f      	ldr	r2, [pc, #124]	; (8007ca0 <prvHeapInit+0xac>)
 8007c24:	4413      	add	r3, r2
 8007c26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007c2c:	4a1d      	ldr	r2, [pc, #116]	; (8007ca4 <prvHeapInit+0xb0>)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007c32:	4b1c      	ldr	r3, [pc, #112]	; (8007ca4 <prvHeapInit+0xb0>)
 8007c34:	2200      	movs	r2, #0
 8007c36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	68ba      	ldr	r2, [r7, #8]
 8007c3c:	4413      	add	r3, r2
 8007c3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007c40:	2208      	movs	r2, #8
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	1a9b      	subs	r3, r3, r2
 8007c46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f023 0307 	bic.w	r3, r3, #7
 8007c4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	4a15      	ldr	r2, [pc, #84]	; (8007ca8 <prvHeapInit+0xb4>)
 8007c54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007c56:	4b14      	ldr	r3, [pc, #80]	; (8007ca8 <prvHeapInit+0xb4>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007c5e:	4b12      	ldr	r3, [pc, #72]	; (8007ca8 <prvHeapInit+0xb4>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	2200      	movs	r2, #0
 8007c64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	68fa      	ldr	r2, [r7, #12]
 8007c6e:	1ad2      	subs	r2, r2, r3
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007c74:	4b0c      	ldr	r3, [pc, #48]	; (8007ca8 <prvHeapInit+0xb4>)
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	4a0a      	ldr	r2, [pc, #40]	; (8007cac <prvHeapInit+0xb8>)
 8007c82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	4a09      	ldr	r2, [pc, #36]	; (8007cb0 <prvHeapInit+0xbc>)
 8007c8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007c8c:	4b09      	ldr	r3, [pc, #36]	; (8007cb4 <prvHeapInit+0xc0>)
 8007c8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007c92:	601a      	str	r2, [r3, #0]
}
 8007c94:	bf00      	nop
 8007c96:	3714      	adds	r7, #20
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr
 8007ca0:	200008e0 	.word	0x200008e0
 8007ca4:	20005700 	.word	0x20005700
 8007ca8:	20005708 	.word	0x20005708
 8007cac:	20005710 	.word	0x20005710
 8007cb0:	2000570c 	.word	0x2000570c
 8007cb4:	2000571c 	.word	0x2000571c

08007cb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b085      	sub	sp, #20
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007cc0:	4b28      	ldr	r3, [pc, #160]	; (8007d64 <prvInsertBlockIntoFreeList+0xac>)
 8007cc2:	60fb      	str	r3, [r7, #12]
 8007cc4:	e002      	b.n	8007ccc <prvInsertBlockIntoFreeList+0x14>
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	60fb      	str	r3, [r7, #12]
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	429a      	cmp	r2, r3
 8007cd4:	d8f7      	bhi.n	8007cc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	68ba      	ldr	r2, [r7, #8]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	d108      	bne.n	8007cfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	685a      	ldr	r2, [r3, #4]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	441a      	add	r2, r3
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	68ba      	ldr	r2, [r7, #8]
 8007d04:	441a      	add	r2, r3
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	d118      	bne.n	8007d40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	4b15      	ldr	r3, [pc, #84]	; (8007d68 <prvInsertBlockIntoFreeList+0xb0>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d00d      	beq.n	8007d36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	685a      	ldr	r2, [r3, #4]
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	441a      	add	r2, r3
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	601a      	str	r2, [r3, #0]
 8007d34:	e008      	b.n	8007d48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007d36:	4b0c      	ldr	r3, [pc, #48]	; (8007d68 <prvInsertBlockIntoFreeList+0xb0>)
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	601a      	str	r2, [r3, #0]
 8007d3e:	e003      	b.n	8007d48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681a      	ldr	r2, [r3, #0]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007d48:	68fa      	ldr	r2, [r7, #12]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d002      	beq.n	8007d56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	687a      	ldr	r2, [r7, #4]
 8007d54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d56:	bf00      	nop
 8007d58:	3714      	adds	r7, #20
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop
 8007d64:	20005700 	.word	0x20005700
 8007d68:	20005708 	.word	0x20005708

08007d6c <VL53L0X_GetDeviceInfo>:

}

VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b084      	sub	sp, #16
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d76:	2300      	movs	r3, #0
 8007d78:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 8007d7a:	6839      	ldr	r1, [r7, #0]
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f004 fbb3 	bl	800c4e8 <VL53L0X_get_device_info>
 8007d82:	4603      	mov	r3, r0
 8007d84:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8007d86:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3710      	adds	r7, #16
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}

08007d92 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8007d92:	b580      	push	{r7, lr}
 8007d94:	b084      	sub	sp, #16
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	6078      	str	r0, [r7, #4]
 8007d9a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8007da0:	6839      	ldr	r1, [r7, #0]
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f001 fc90 	bl	80096c8 <VL53L0X_get_offset_calibration_data_micro_meter>
 8007da8:	4603      	mov	r3, r0
 8007daa:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8007dac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3710      	adds	r7, #16
 8007db4:	46bd      	mov	sp, r7
 8007db6:	bd80      	pop	{r7, pc}

08007db8 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8007db8:	b5b0      	push	{r4, r5, r7, lr}
 8007dba:	b096      	sub	sp, #88	; 0x58
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8007dc6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d107      	bne.n	8007dde <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8007dce:	2200      	movs	r2, #0
 8007dd0:	2188      	movs	r1, #136	; 0x88
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f004 fcaa 	bl	800c72c <VL53L0X_WrByte>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007dec:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007df6:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4a9e      	ldr	r2, [pc, #632]	; (8008078 <VL53L0X_DataInit+0x2c0>)
 8007dfe:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	4a9d      	ldr	r2, [pc, #628]	; (800807c <VL53L0X_DataInit+0x2c4>)
 8007e06:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8007e10:	f107 0310 	add.w	r3, r7, #16
 8007e14:	4619      	mov	r1, r3
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f000 fab4 	bl	8008384 <VL53L0X_GetDeviceParameters>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8007e22:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d112      	bne.n	8007e50 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f103 0410 	add.w	r4, r3, #16
 8007e38:	f107 0510 	add.w	r5, r7, #16
 8007e3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007e3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007e40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007e42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007e44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007e46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007e48:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007e4c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2264      	movs	r2, #100	; 0x64
 8007e54:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f44f 7261 	mov.w	r2, #900	; 0x384
 8007e5e:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8007e68:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8007e72:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2201      	movs	r2, #1
 8007e7a:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007e7e:	2201      	movs	r2, #1
 8007e80:	2180      	movs	r1, #128	; 0x80
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f004 fc52 	bl	800c72c <VL53L0X_WrByte>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007e90:	4313      	orrs	r3, r2
 8007e92:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007e96:	2201      	movs	r2, #1
 8007e98:	21ff      	movs	r1, #255	; 0xff
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f004 fc46 	bl	800c72c <VL53L0X_WrByte>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007eae:	2200      	movs	r2, #0
 8007eb0:	2100      	movs	r1, #0
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f004 fc3a 	bl	800c72c <VL53L0X_WrByte>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	461a      	mov	r2, r3
 8007ebc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8007ec6:	f107 030f 	add.w	r3, r7, #15
 8007eca:	461a      	mov	r2, r3
 8007ecc:	2191      	movs	r1, #145	; 0x91
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f004 fce0 	bl	800c894 <VL53L0X_RdByte>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007edc:	4313      	orrs	r3, r2
 8007ede:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8007ee2:	7bfa      	ldrb	r2, [r7, #15]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007eea:	2201      	movs	r2, #1
 8007eec:	2100      	movs	r1, #0
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f004 fc1c 	bl	800c72c <VL53L0X_WrByte>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007efc:	4313      	orrs	r3, r2
 8007efe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007f02:	2200      	movs	r2, #0
 8007f04:	21ff      	movs	r1, #255	; 0xff
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f004 fc10 	bl	800c72c <VL53L0X_WrByte>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	461a      	mov	r2, r3
 8007f10:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f14:	4313      	orrs	r3, r2
 8007f16:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	2180      	movs	r1, #128	; 0x80
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f004 fc04 	bl	800c72c <VL53L0X_WrByte>
 8007f24:	4603      	mov	r3, r0
 8007f26:	461a      	mov	r2, r3
 8007f28:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007f32:	2300      	movs	r3, #0
 8007f34:	653b      	str	r3, [r7, #80]	; 0x50
 8007f36:	e014      	b.n	8007f62 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8007f38:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d114      	bne.n	8007f6a <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8007f40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	2201      	movs	r2, #1
 8007f46:	4619      	mov	r1, r3
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f000 fd41 	bl	80089d0 <VL53L0X_SetLimitCheckEnable>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	461a      	mov	r2, r3
 8007f52:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f56:	4313      	orrs	r3, r2
 8007f58:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007f5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f5e:	3301      	adds	r3, #1
 8007f60:	653b      	str	r3, [r7, #80]	; 0x50
 8007f62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f64:	2b05      	cmp	r3, #5
 8007f66:	dde7      	ble.n	8007f38 <VL53L0X_DataInit+0x180>
 8007f68:	e000      	b.n	8007f6c <VL53L0X_DataInit+0x1b4>
		else
			break;
 8007f6a:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8007f6c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d107      	bne.n	8007f84 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8007f74:	2200      	movs	r2, #0
 8007f76:	2102      	movs	r1, #2
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f000 fd29 	bl	80089d0 <VL53L0X_SetLimitCheckEnable>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8007f84:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d107      	bne.n	8007f9c <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	2103      	movs	r1, #3
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f000 fd1d 	bl	80089d0 <VL53L0X_SetLimitCheckEnable>
 8007f96:	4603      	mov	r3, r0
 8007f98:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8007f9c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d107      	bne.n	8007fb4 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	2104      	movs	r1, #4
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f000 fd11 	bl	80089d0 <VL53L0X_SetLimitCheckEnable>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8007fb4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d107      	bne.n	8007fcc <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	2105      	movs	r1, #5
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 fd05 	bl	80089d0 <VL53L0X_SetLimitCheckEnable>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8007fcc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d108      	bne.n	8007fe6 <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8007fd4:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8007fd8:	2100      	movs	r1, #0
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f000 fda8 	bl	8008b30 <VL53L0X_SetLimitCheckValue>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007fe6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d108      	bne.n	8008000 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8007fee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007ff2:	2101      	movs	r1, #1
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f000 fd9b 	bl	8008b30 <VL53L0X_SetLimitCheckValue>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008000:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008004:	2b00      	cmp	r3, #0
 8008006:	d108      	bne.n	800801a <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8008008:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 800800c:	2102      	movs	r1, #2
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f000 fd8e 	bl	8008b30 <VL53L0X_SetLimitCheckValue>
 8008014:	4603      	mov	r3, r0
 8008016:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800801a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800801e:	2b00      	cmp	r3, #0
 8008020:	d107      	bne.n	8008032 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8008022:	2200      	movs	r2, #0
 8008024:	2103      	movs	r1, #3
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 fd82 	bl	8008b30 <VL53L0X_SetLimitCheckValue>
 800802c:	4603      	mov	r3, r0
 800802e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008032:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008036:	2b00      	cmp	r3, #0
 8008038:	d10f      	bne.n	800805a <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	22ff      	movs	r2, #255	; 0xff
 800803e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008042:	22ff      	movs	r2, #255	; 0xff
 8008044:	2101      	movs	r1, #1
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f004 fb70 	bl	800c72c <VL53L0X_WrByte>
 800804c:	4603      	mov	r3, r0
 800804e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2201      	movs	r2, #1
 8008056:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800805a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800805e:	2b00      	cmp	r3, #0
 8008060:	d103      	bne.n	800806a <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2200      	movs	r2, #0
 8008066:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800806a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800806e:	4618      	mov	r0, r3
 8008070:	3758      	adds	r7, #88	; 0x58
 8008072:	46bd      	mov	sp, r7
 8008074:	bdb0      	pop	{r4, r5, r7, pc}
 8008076:	bf00      	nop
 8008078:	00016b85 	.word	0x00016b85
 800807c:	000970a4 	.word	0x000970a4

08008080 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8008080:	b5b0      	push	{r4, r5, r7, lr}
 8008082:	b09e      	sub	sp, #120	; 0x78
 8008084:	af02      	add	r7, sp, #8
 8008086:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008088:	2300      	movs	r3, #0
 800808a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800808e:	f107 031c 	add.w	r3, r7, #28
 8008092:	2240      	movs	r2, #64	; 0x40
 8008094:	2100      	movs	r1, #0
 8008096:	4618      	mov	r0, r3
 8008098:	f004 feb2 	bl	800ce00 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 800809c:	2300      	movs	r3, #0
 800809e:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 80080a0:	2300      	movs	r3, #0
 80080a2:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 80080a4:	2300      	movs	r3, #0
 80080a6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 80080aa:	2300      	movs	r3, #0
 80080ac:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 80080ae:	2300      	movs	r3, #0
 80080b0:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 80080b2:	2300      	movs	r3, #0
 80080b4:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 80080b6:	2300      	movs	r3, #0
 80080b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 80080bc:	2101      	movs	r1, #1
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f002 fa46 	bl	800a550 <VL53L0X_get_info_from_device>
 80080c4:	4603      	mov	r3, r0
 80080c6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 80080d0:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 80080d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 80080dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d80d      	bhi.n	8008100 <VL53L0X_StaticInit+0x80>
 80080e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80080e8:	2b01      	cmp	r3, #1
 80080ea:	d102      	bne.n	80080f2 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 80080ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80080ee:	2b20      	cmp	r3, #32
 80080f0:	d806      	bhi.n	8008100 <VL53L0X_StaticInit+0x80>
 80080f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d10e      	bne.n	8008118 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 80080fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80080fc:	2b0c      	cmp	r3, #12
 80080fe:	d90b      	bls.n	8008118 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8008100:	f107 0218 	add.w	r2, r7, #24
 8008104:	f107 0314 	add.w	r3, r7, #20
 8008108:	4619      	mov	r1, r3
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f001 fcd8 	bl	8009ac0 <VL53L0X_perform_ref_spad_management>
 8008110:	4603      	mov	r3, r0
 8008112:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8008116:	e009      	b.n	800812c <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8008118:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800811c:	461a      	mov	r2, r3
 800811e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f001 fed9 	bl	8009ed8 <VL53L0X_set_reference_spads>
 8008126:	4603      	mov	r3, r0
 8008128:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 800812c:	4b94      	ldr	r3, [pc, #592]	; (8008380 <VL53L0X_StaticInit+0x300>)
 800812e:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8008130:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008134:	2b00      	cmp	r3, #0
 8008136:	d10f      	bne.n	8008158 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 800813e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8008142:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008146:	2b00      	cmp	r3, #0
 8008148:	d104      	bne.n	8008154 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8008150:	66bb      	str	r3, [r7, #104]	; 0x68
 8008152:	e001      	b.n	8008158 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8008154:	4b8a      	ldr	r3, [pc, #552]	; (8008380 <VL53L0X_StaticInit+0x300>)
 8008156:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8008158:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800815c:	2b00      	cmp	r3, #0
 800815e:	d106      	bne.n	800816e <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8008160:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f003 fb12 	bl	800b78c <VL53L0X_load_tuning_settings>
 8008168:	4603      	mov	r3, r0
 800816a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800816e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008172:	2b00      	cmp	r3, #0
 8008174:	d10a      	bne.n	800818c <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8008176:	2300      	movs	r3, #0
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	2304      	movs	r3, #4
 800817c:	2200      	movs	r2, #0
 800817e:	2100      	movs	r1, #0
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f001 f8e7 	bl	8009354 <VL53L0X_SetGpioConfig>
 8008186:	4603      	mov	r3, r0
 8008188:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800818c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008190:	2b00      	cmp	r3, #0
 8008192:	d121      	bne.n	80081d8 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008194:	2201      	movs	r2, #1
 8008196:	21ff      	movs	r1, #255	; 0xff
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f004 fac7 	bl	800c72c <VL53L0X_WrByte>
 800819e:	4603      	mov	r3, r0
 80081a0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 80081a4:	f107 031a 	add.w	r3, r7, #26
 80081a8:	461a      	mov	r2, r3
 80081aa:	2184      	movs	r1, #132	; 0x84
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f004 fb9b 	bl	800c8e8 <VL53L0X_RdWord>
 80081b2:	4603      	mov	r3, r0
 80081b4:	461a      	mov	r2, r3
 80081b6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80081ba:	4313      	orrs	r3, r2
 80081bc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80081c0:	2200      	movs	r2, #0
 80081c2:	21ff      	movs	r1, #255	; 0xff
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f004 fab1 	bl	800c72c <VL53L0X_WrByte>
 80081ca:	4603      	mov	r3, r0
 80081cc:	461a      	mov	r2, r3
 80081ce:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80081d2:	4313      	orrs	r3, r2
 80081d4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80081d8:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d105      	bne.n	80081ec <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 80081e0:	8b7b      	ldrh	r3, [r7, #26]
 80081e2:	011b      	lsls	r3, r3, #4
 80081e4:	461a      	mov	r2, r3
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 80081ec:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d108      	bne.n	8008206 <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80081f4:	f107 031c 	add.w	r3, r7, #28
 80081f8:	4619      	mov	r1, r3
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 f8c2 	bl	8008384 <VL53L0X_GetDeviceParameters>
 8008200:	4603      	mov	r3, r0
 8008202:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8008206:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800820a:	2b00      	cmp	r3, #0
 800820c:	d110      	bne.n	8008230 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800820e:	f107 0319 	add.w	r3, r7, #25
 8008212:	4619      	mov	r1, r3
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 f984 	bl	8008522 <VL53L0X_GetFractionEnable>
 800821a:	4603      	mov	r3, r0
 800821c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8008220:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008224:	2b00      	cmp	r3, #0
 8008226:	d103      	bne.n	8008230 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8008228:	7e7a      	ldrb	r2, [r7, #25]
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8008230:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008234:	2b00      	cmp	r3, #0
 8008236:	d10e      	bne.n	8008256 <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f103 0410 	add.w	r4, r3, #16
 800823e:	f107 051c 	add.w	r5, r7, #28
 8008242:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008244:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008246:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008248:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800824a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800824c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800824e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8008252:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8008256:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800825a:	2b00      	cmp	r3, #0
 800825c:	d111      	bne.n	8008282 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 800825e:	f107 0319 	add.w	r3, r7, #25
 8008262:	461a      	mov	r2, r3
 8008264:	2101      	movs	r1, #1
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f004 fb14 	bl	800c894 <VL53L0X_RdByte>
 800826c:	4603      	mov	r3, r0
 800826e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8008272:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008276:	2b00      	cmp	r3, #0
 8008278:	d103      	bne.n	8008282 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800827a:	7e7a      	ldrb	r2, [r7, #25]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8008282:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008286:	2b00      	cmp	r3, #0
 8008288:	d107      	bne.n	800829a <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800828a:	2200      	movs	r2, #0
 800828c:	2100      	movs	r1, #0
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 f9a4 	bl	80085dc <VL53L0X_SetSequenceStepEnable>
 8008294:	4603      	mov	r3, r0
 8008296:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800829a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d107      	bne.n	80082b2 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80082a2:	2200      	movs	r2, #0
 80082a4:	2102      	movs	r1, #2
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f000 f998 	bl	80085dc <VL53L0X_SetSequenceStepEnable>
 80082ac:	4603      	mov	r3, r0
 80082ae:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 80082b2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d103      	bne.n	80082c2 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2203      	movs	r2, #3
 80082be:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80082c2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d109      	bne.n	80082de <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 80082ca:	f107 0313 	add.w	r3, r7, #19
 80082ce:	461a      	mov	r2, r3
 80082d0:	2100      	movs	r1, #0
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 f96a 	bl	80085ac <VL53L0X_GetVcselPulsePeriod>
 80082d8:	4603      	mov	r3, r0
 80082da:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80082de:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d103      	bne.n	80082ee <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80082e6:	7cfa      	ldrb	r2, [r7, #19]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80082ee:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d109      	bne.n	800830a <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 80082f6:	f107 0313 	add.w	r3, r7, #19
 80082fa:	461a      	mov	r2, r3
 80082fc:	2101      	movs	r1, #1
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 f954 	bl	80085ac <VL53L0X_GetVcselPulsePeriod>
 8008304:	4603      	mov	r3, r0
 8008306:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800830a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800830e:	2b00      	cmp	r3, #0
 8008310:	d103      	bne.n	800831a <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8008312:	7cfa      	ldrb	r2, [r7, #19]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800831a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800831e:	2b00      	cmp	r3, #0
 8008320:	d109      	bne.n	8008336 <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 8008322:	f107 030c 	add.w	r3, r7, #12
 8008326:	461a      	mov	r2, r3
 8008328:	2103      	movs	r1, #3
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f002 fe92 	bl	800b054 <get_sequence_step_timeout>
 8008330:	4603      	mov	r3, r0
 8008332:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008336:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800833a:	2b00      	cmp	r3, #0
 800833c:	d103      	bne.n	8008346 <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800833e:	68fa      	ldr	r2, [r7, #12]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8008346:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800834a:	2b00      	cmp	r3, #0
 800834c:	d109      	bne.n	8008362 <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 800834e:	f107 030c 	add.w	r3, r7, #12
 8008352:	461a      	mov	r2, r3
 8008354:	2104      	movs	r1, #4
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f002 fe7c 	bl	800b054 <get_sequence_step_timeout>
 800835c:	4603      	mov	r3, r0
 800835e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008362:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008366:	2b00      	cmp	r3, #0
 8008368:	d103      	bne.n	8008372 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800836a:	68fa      	ldr	r2, [r7, #12]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008372:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8008376:	4618      	mov	r0, r3
 8008378:	3770      	adds	r7, #112	; 0x70
 800837a:	46bd      	mov	sp, r7
 800837c:	bdb0      	pop	{r4, r5, r7, pc}
 800837e:	bf00      	nop
 8008380:	20000024 	.word	0x20000024

08008384 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b084      	sub	sp, #16
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800838e:	2300      	movs	r3, #0
 8008390:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	4619      	mov	r1, r3
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f000 f8b0 	bl	80084fc <VL53L0X_GetDeviceMode>
 800839c:	4603      	mov	r3, r0
 800839e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80083a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d107      	bne.n	80083b8 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	3308      	adds	r3, #8
 80083ac:	4619      	mov	r1, r3
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 fa92 	bl	80088d8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80083b4:	4603      	mov	r3, r0
 80083b6:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 80083b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d102      	bne.n	80083c6 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	2200      	movs	r2, #0
 80083c4:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 80083c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d107      	bne.n	80083de <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	3310      	adds	r3, #16
 80083d2:	4619      	mov	r1, r3
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f000 fac8 	bl	800896a <VL53L0X_GetXTalkCompensationRateMegaCps>
 80083da:	4603      	mov	r3, r0
 80083dc:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 80083de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d107      	bne.n	80083f6 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	3314      	adds	r3, #20
 80083ea:	4619      	mov	r1, r3
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f7ff fcd0 	bl	8007d92 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 80083f2:	4603      	mov	r3, r0
 80083f4:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 80083f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d134      	bne.n	8008468 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80083fe:	2300      	movs	r3, #0
 8008400:	60bb      	str	r3, [r7, #8]
 8008402:	e02a      	b.n	800845a <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8008404:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d12a      	bne.n	8008462 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	b299      	uxth	r1, r3
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	3308      	adds	r3, #8
 8008414:	009b      	lsls	r3, r3, #2
 8008416:	683a      	ldr	r2, [r7, #0]
 8008418:	4413      	add	r3, r2
 800841a:	3304      	adds	r3, #4
 800841c:	461a      	mov	r2, r3
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f000 fbe8 	bl	8008bf4 <VL53L0X_GetLimitCheckValue>
 8008424:	4603      	mov	r3, r0
 8008426:	461a      	mov	r2, r3
 8008428:	7bfb      	ldrb	r3, [r7, #15]
 800842a:	4313      	orrs	r3, r2
 800842c:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800842e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d117      	bne.n	8008466 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	b299      	uxth	r1, r3
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	3318      	adds	r3, #24
 800843e:	683a      	ldr	r2, [r7, #0]
 8008440:	4413      	add	r3, r2
 8008442:	461a      	mov	r2, r3
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f000 fb4f 	bl	8008ae8 <VL53L0X_GetLimitCheckEnable>
 800844a:	4603      	mov	r3, r0
 800844c:	461a      	mov	r2, r3
 800844e:	7bfb      	ldrb	r3, [r7, #15]
 8008450:	4313      	orrs	r3, r2
 8008452:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	3301      	adds	r3, #1
 8008458:	60bb      	str	r3, [r7, #8]
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	2b05      	cmp	r3, #5
 800845e:	ddd1      	ble.n	8008404 <VL53L0X_GetDeviceParameters+0x80>
 8008460:	e002      	b.n	8008468 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8008462:	bf00      	nop
 8008464:	e000      	b.n	8008468 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8008466:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008468:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d107      	bne.n	8008480 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	333c      	adds	r3, #60	; 0x3c
 8008474:	4619      	mov	r1, r3
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 fc4a 	bl	8008d10 <VL53L0X_GetWrapAroundCheckEnable>
 800847c:	4603      	mov	r3, r0
 800847e:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8008480:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d107      	bne.n	8008498 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	3304      	adds	r3, #4
 800848c:	4619      	mov	r1, r3
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f000 f879 	bl	8008586 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8008494:	4603      	mov	r3, r0
 8008496:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008498:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800849c:	4618      	mov	r0, r3
 800849e:	3710      	adds	r7, #16
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b085      	sub	sp, #20
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
 80084ac:	460b      	mov	r3, r1
 80084ae:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80084b0:	2300      	movs	r3, #0
 80084b2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80084b4:	78fb      	ldrb	r3, [r7, #3]
 80084b6:	2b15      	cmp	r3, #21
 80084b8:	bf8c      	ite	hi
 80084ba:	2201      	movhi	r2, #1
 80084bc:	2200      	movls	r2, #0
 80084be:	b2d2      	uxtb	r2, r2
 80084c0:	2a00      	cmp	r2, #0
 80084c2:	d10f      	bne.n	80084e4 <VL53L0X_SetDeviceMode+0x40>
 80084c4:	4a0c      	ldr	r2, [pc, #48]	; (80084f8 <VL53L0X_SetDeviceMode+0x54>)
 80084c6:	fa22 f303 	lsr.w	r3, r2, r3
 80084ca:	f003 0301 	and.w	r3, r3, #1
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	bf14      	ite	ne
 80084d2:	2301      	movne	r3, #1
 80084d4:	2300      	moveq	r3, #0
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d003      	beq.n	80084e4 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	78fa      	ldrb	r2, [r7, #3]
 80084e0:	741a      	strb	r2, [r3, #16]
		break;
 80084e2:	e001      	b.n	80084e8 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80084e4:	23f8      	movs	r3, #248	; 0xf8
 80084e6:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80084e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3714      	adds	r7, #20
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr
 80084f8:	0030000b 	.word	0x0030000b

080084fc <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b085      	sub	sp, #20
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008506:	2300      	movs	r3, #0
 8008508:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	7c1a      	ldrb	r2, [r3, #16]
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8008512:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008516:	4618      	mov	r0, r3
 8008518:	3714      	adds	r7, #20
 800851a:	46bd      	mov	sp, r7
 800851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008520:	4770      	bx	lr

08008522 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8008522:	b580      	push	{r7, lr}
 8008524:	b084      	sub	sp, #16
 8008526:	af00      	add	r7, sp, #0
 8008528:	6078      	str	r0, [r7, #4]
 800852a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800852c:	2300      	movs	r3, #0
 800852e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8008530:	683a      	ldr	r2, [r7, #0]
 8008532:	2109      	movs	r1, #9
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f004 f9ad 	bl	800c894 <VL53L0X_RdByte>
 800853a:	4603      	mov	r3, r0
 800853c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800853e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d106      	bne.n	8008554 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	781b      	ldrb	r3, [r3, #0]
 800854a:	f003 0301 	and.w	r3, r3, #1
 800854e:	b2da      	uxtb	r2, r3
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8008554:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008558:	4618      	mov	r0, r3
 800855a:	3710      	adds	r7, #16
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b084      	sub	sp, #16
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
 8008568:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800856a:	2300      	movs	r3, #0
 800856c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800856e:	6839      	ldr	r1, [r7, #0]
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f002 ff79 	bl	800b468 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8008576:	4603      	mov	r3, r0
 8008578:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800857a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800857e:	4618      	mov	r0, r3
 8008580:	3710      	adds	r7, #16
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}

08008586 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8008586:	b580      	push	{r7, lr}
 8008588:	b084      	sub	sp, #16
 800858a:	af00      	add	r7, sp, #0
 800858c:	6078      	str	r0, [r7, #4]
 800858e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008590:	2300      	movs	r3, #0
 8008592:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8008594:	6839      	ldr	r1, [r7, #0]
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f003 f846 	bl	800b628 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800859c:	4603      	mov	r3, r0
 800859e:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80085a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3710      	adds	r7, #16
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <VL53L0X_GetVcselPulsePeriod>:
	return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	60f8      	str	r0, [r7, #12]
 80085b4:	460b      	mov	r3, r1
 80085b6:	607a      	str	r2, [r7, #4]
 80085b8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085ba:	2300      	movs	r3, #0
 80085bc:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80085be:	7afb      	ldrb	r3, [r7, #11]
 80085c0:	687a      	ldr	r2, [r7, #4]
 80085c2:	4619      	mov	r1, r3
 80085c4:	68f8      	ldr	r0, [r7, #12]
 80085c6:	f002 ff18 	bl	800b3fa <VL53L0X_get_vcsel_pulse_period>
 80085ca:	4603      	mov	r3, r0
 80085cc:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80085ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3718      	adds	r7, #24
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
	...

080085dc <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b086      	sub	sp, #24
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	460b      	mov	r3, r1
 80085e6:	70fb      	strb	r3, [r7, #3]
 80085e8:	4613      	mov	r3, r2
 80085ea:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085ec:	2300      	movs	r3, #0
 80085ee:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80085f0:	2300      	movs	r3, #0
 80085f2:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 80085f4:	2300      	movs	r3, #0
 80085f6:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80085f8:	f107 030f 	add.w	r3, r7, #15
 80085fc:	461a      	mov	r2, r3
 80085fe:	2101      	movs	r1, #1
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f004 f947 	bl	800c894 <VL53L0X_RdByte>
 8008606:	4603      	mov	r3, r0
 8008608:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800860a:	7bfb      	ldrb	r3, [r7, #15]
 800860c:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800860e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d159      	bne.n	80086ca <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 8008616:	78bb      	ldrb	r3, [r7, #2]
 8008618:	2b01      	cmp	r3, #1
 800861a:	d12b      	bne.n	8008674 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800861c:	78fb      	ldrb	r3, [r7, #3]
 800861e:	2b04      	cmp	r3, #4
 8008620:	d825      	bhi.n	800866e <VL53L0X_SetSequenceStepEnable+0x92>
 8008622:	a201      	add	r2, pc, #4	; (adr r2, 8008628 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8008624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008628:	0800863d 	.word	0x0800863d
 800862c:	08008647 	.word	0x08008647
 8008630:	08008651 	.word	0x08008651
 8008634:	0800865b 	.word	0x0800865b
 8008638:	08008665 	.word	0x08008665
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800863c:	7dbb      	ldrb	r3, [r7, #22]
 800863e:	f043 0310 	orr.w	r3, r3, #16
 8008642:	75bb      	strb	r3, [r7, #22]
				break;
 8008644:	e041      	b.n	80086ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8008646:	7dbb      	ldrb	r3, [r7, #22]
 8008648:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800864c:	75bb      	strb	r3, [r7, #22]
				break;
 800864e:	e03c      	b.n	80086ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8008650:	7dbb      	ldrb	r3, [r7, #22]
 8008652:	f043 0304 	orr.w	r3, r3, #4
 8008656:	75bb      	strb	r3, [r7, #22]
				break;
 8008658:	e037      	b.n	80086ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800865a:	7dbb      	ldrb	r3, [r7, #22]
 800865c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008660:	75bb      	strb	r3, [r7, #22]
				break;
 8008662:	e032      	b.n	80086ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8008664:	7dbb      	ldrb	r3, [r7, #22]
 8008666:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800866a:	75bb      	strb	r3, [r7, #22]
				break;
 800866c:	e02d      	b.n	80086ca <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800866e:	23fc      	movs	r3, #252	; 0xfc
 8008670:	75fb      	strb	r3, [r7, #23]
 8008672:	e02a      	b.n	80086ca <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8008674:	78fb      	ldrb	r3, [r7, #3]
 8008676:	2b04      	cmp	r3, #4
 8008678:	d825      	bhi.n	80086c6 <VL53L0X_SetSequenceStepEnable+0xea>
 800867a:	a201      	add	r2, pc, #4	; (adr r2, 8008680 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800867c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008680:	08008695 	.word	0x08008695
 8008684:	0800869f 	.word	0x0800869f
 8008688:	080086a9 	.word	0x080086a9
 800868c:	080086b3 	.word	0x080086b3
 8008690:	080086bd 	.word	0x080086bd
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8008694:	7dbb      	ldrb	r3, [r7, #22]
 8008696:	f023 0310 	bic.w	r3, r3, #16
 800869a:	75bb      	strb	r3, [r7, #22]
				break;
 800869c:	e015      	b.n	80086ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800869e:	7dbb      	ldrb	r3, [r7, #22]
 80086a0:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80086a4:	75bb      	strb	r3, [r7, #22]
				break;
 80086a6:	e010      	b.n	80086ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80086a8:	7dbb      	ldrb	r3, [r7, #22]
 80086aa:	f023 0304 	bic.w	r3, r3, #4
 80086ae:	75bb      	strb	r3, [r7, #22]
				break;
 80086b0:	e00b      	b.n	80086ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80086b2:	7dbb      	ldrb	r3, [r7, #22]
 80086b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80086b8:	75bb      	strb	r3, [r7, #22]
				break;
 80086ba:	e006      	b.n	80086ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80086bc:	7dbb      	ldrb	r3, [r7, #22]
 80086be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086c2:	75bb      	strb	r3, [r7, #22]
				break;
 80086c4:	e001      	b.n	80086ca <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80086c6:	23fc      	movs	r3, #252	; 0xfc
 80086c8:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 80086ca:	7bfb      	ldrb	r3, [r7, #15]
 80086cc:	7dba      	ldrb	r2, [r7, #22]
 80086ce:	429a      	cmp	r2, r3
 80086d0:	d01e      	beq.n	8008710 <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80086d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d107      	bne.n	80086ea <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 80086da:	7dbb      	ldrb	r3, [r7, #22]
 80086dc:	461a      	mov	r2, r3
 80086de:	2101      	movs	r1, #1
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f004 f823 	bl	800c72c <VL53L0X_WrByte>
 80086e6:	4603      	mov	r3, r0
 80086e8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80086ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d103      	bne.n	80086fa <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	7dba      	ldrb	r2, [r7, #22]
 80086f6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80086fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d106      	bne.n	8008710 <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	695b      	ldr	r3, [r3, #20]
 8008706:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8008708:	6939      	ldr	r1, [r7, #16]
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f7ff ff28 	bl	8008560 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8008710:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008714:	4618      	mov	r0, r3
 8008716:	3718      	adds	r7, #24
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800871c:	b480      	push	{r7}
 800871e:	b087      	sub	sp, #28
 8008720:	af00      	add	r7, sp, #0
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	607b      	str	r3, [r7, #4]
 8008726:	460b      	mov	r3, r1
 8008728:	72fb      	strb	r3, [r7, #11]
 800872a:	4613      	mov	r3, r2
 800872c:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800872e:	2300      	movs	r3, #0
 8008730:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2200      	movs	r2, #0
 8008736:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8008738:	7afb      	ldrb	r3, [r7, #11]
 800873a:	2b04      	cmp	r3, #4
 800873c:	d836      	bhi.n	80087ac <sequence_step_enabled+0x90>
 800873e:	a201      	add	r2, pc, #4	; (adr r2, 8008744 <sequence_step_enabled+0x28>)
 8008740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008744:	08008759 	.word	0x08008759
 8008748:	0800876b 	.word	0x0800876b
 800874c:	0800877d 	.word	0x0800877d
 8008750:	0800878f 	.word	0x0800878f
 8008754:	080087a1 	.word	0x080087a1
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8008758:	7abb      	ldrb	r3, [r7, #10]
 800875a:	111b      	asrs	r3, r3, #4
 800875c:	b2db      	uxtb	r3, r3
 800875e:	f003 0301 	and.w	r3, r3, #1
 8008762:	b2da      	uxtb	r2, r3
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	701a      	strb	r2, [r3, #0]
		break;
 8008768:	e022      	b.n	80087b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800876a:	7abb      	ldrb	r3, [r7, #10]
 800876c:	10db      	asrs	r3, r3, #3
 800876e:	b2db      	uxtb	r3, r3
 8008770:	f003 0301 	and.w	r3, r3, #1
 8008774:	b2da      	uxtb	r2, r3
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	701a      	strb	r2, [r3, #0]
		break;
 800877a:	e019      	b.n	80087b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800877c:	7abb      	ldrb	r3, [r7, #10]
 800877e:	109b      	asrs	r3, r3, #2
 8008780:	b2db      	uxtb	r3, r3
 8008782:	f003 0301 	and.w	r3, r3, #1
 8008786:	b2da      	uxtb	r2, r3
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	701a      	strb	r2, [r3, #0]
		break;
 800878c:	e010      	b.n	80087b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800878e:	7abb      	ldrb	r3, [r7, #10]
 8008790:	119b      	asrs	r3, r3, #6
 8008792:	b2db      	uxtb	r3, r3
 8008794:	f003 0301 	and.w	r3, r3, #1
 8008798:	b2da      	uxtb	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	701a      	strb	r2, [r3, #0]
		break;
 800879e:	e007      	b.n	80087b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80087a0:	7abb      	ldrb	r3, [r7, #10]
 80087a2:	09db      	lsrs	r3, r3, #7
 80087a4:	b2da      	uxtb	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	701a      	strb	r2, [r3, #0]
		break;
 80087aa:	e001      	b.n	80087b0 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80087ac:	23fc      	movs	r3, #252	; 0xfc
 80087ae:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80087b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	371c      	adds	r7, #28
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr

080087c0 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b084      	sub	sp, #16
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80087ca:	2300      	movs	r3, #0
 80087cc:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 80087ce:	2300      	movs	r3, #0
 80087d0:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80087d2:	f107 030e 	add.w	r3, r7, #14
 80087d6:	461a      	mov	r2, r3
 80087d8:	2101      	movs	r1, #1
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f004 f85a 	bl	800c894 <VL53L0X_RdByte>
 80087e0:	4603      	mov	r3, r0
 80087e2:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80087e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d107      	bne.n	80087fc <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 80087ec:	7bba      	ldrb	r2, [r7, #14]
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	2100      	movs	r1, #0
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f7ff ff92 	bl	800871c <sequence_step_enabled>
 80087f8:	4603      	mov	r3, r0
 80087fa:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80087fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d108      	bne.n	8008816 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8008804:	7bba      	ldrb	r2, [r7, #14]
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	3302      	adds	r3, #2
 800880a:	2101      	movs	r1, #1
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f7ff ff85 	bl	800871c <sequence_step_enabled>
 8008812:	4603      	mov	r3, r0
 8008814:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8008816:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d108      	bne.n	8008830 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800881e:	7bba      	ldrb	r2, [r7, #14]
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	3301      	adds	r3, #1
 8008824:	2102      	movs	r1, #2
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f7ff ff78 	bl	800871c <sequence_step_enabled>
 800882c:	4603      	mov	r3, r0
 800882e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8008830:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d108      	bne.n	800884a <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8008838:	7bba      	ldrb	r2, [r7, #14]
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	3303      	adds	r3, #3
 800883e:	2103      	movs	r1, #3
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f7ff ff6b 	bl	800871c <sequence_step_enabled>
 8008846:	4603      	mov	r3, r0
 8008848:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800884a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d108      	bne.n	8008864 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8008852:	7bba      	ldrb	r2, [r7, #14]
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	3304      	adds	r3, #4
 8008858:	2104      	movs	r1, #4
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f7ff ff5e 	bl	800871c <sequence_step_enabled>
 8008860:	4603      	mov	r3, r0
 8008862:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008864:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008868:	4618      	mov	r0, r3
 800886a:	3710      	adds	r7, #16
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}

08008870 <VL53L0X_SetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b086      	sub	sp, #24
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
 8008878:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800887a:	2300      	movs	r3, #0
 800887c:	75fb      	strb	r3, [r7, #23]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800887e:	f107 030e 	add.w	r3, r7, #14
 8008882:	461a      	mov	r2, r3
 8008884:	21f8      	movs	r1, #248	; 0xf8
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f004 f82e 	bl	800c8e8 <VL53L0X_RdWord>
 800888c:	4603      	mov	r3, r0
 800888e:	75fb      	strb	r3, [r7, #23]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8008890:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d112      	bne.n	80088be <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x4e>
		if (osc_calibrate_val != 0) {
 8008898:	89fb      	ldrh	r3, [r7, #14]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d006      	beq.n	80088ac <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x3c>
			IMPeriodMilliSeconds =
				InterMeasurementPeriodMilliSeconds
					* osc_calibrate_val;
 800889e:	89fb      	ldrh	r3, [r7, #14]
 80088a0:	461a      	mov	r2, r3
			IMPeriodMilliSeconds =
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	fb02 f303 	mul.w	r3, r2, r3
 80088a8:	613b      	str	r3, [r7, #16]
 80088aa:	e001      	b.n	80088b0 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x40>
		} else {
			IMPeriodMilliSeconds =
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	613b      	str	r3, [r7, #16]
				InterMeasurementPeriodMilliSeconds;
		}
		Status = VL53L0X_WrDWord(Dev,
 80088b0:	693a      	ldr	r2, [r7, #16]
 80088b2:	2104      	movs	r1, #4
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f003 ff87 	bl	800c7c8 <VL53L0X_WrDWord>
 80088ba:	4603      	mov	r3, r0
 80088bc:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80088be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d102      	bne.n	80088cc <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x5c>
		VL53L0X_SETPARAMETERFIELD(Dev,
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	683a      	ldr	r2, [r7, #0]
 80088ca:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			InterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80088cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3718      	adds	r7, #24
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b084      	sub	sp, #16
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
 80088e0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80088e2:	2300      	movs	r3, #0
 80088e4:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80088e6:	f107 030c 	add.w	r3, r7, #12
 80088ea:	461a      	mov	r2, r3
 80088ec:	21f8      	movs	r1, #248	; 0xf8
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f003 fffa 	bl	800c8e8 <VL53L0X_RdWord>
 80088f4:	4603      	mov	r3, r0
 80088f6:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80088f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d108      	bne.n	8008912 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8008900:	f107 0308 	add.w	r3, r7, #8
 8008904:	461a      	mov	r2, r3
 8008906:	2104      	movs	r1, #4
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f004 f825 	bl	800c958 <VL53L0X_RdDWord>
 800890e:	4603      	mov	r3, r0
 8008910:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008912:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d10c      	bne.n	8008934 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800891a:	89bb      	ldrh	r3, [r7, #12]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d005      	beq.n	800892c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	89ba      	ldrh	r2, [r7, #12]
 8008924:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008934:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008938:	4618      	mov	r0, r3
 800893a:	3710      	adds	r7, #16
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8008940:	b480      	push	{r7}
 8008942:	b085      	sub	sp, #20
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
 8008948:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800894a:	2300      	movs	r3, #0
 800894c:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	7f1b      	ldrb	r3, [r3, #28]
 8008952:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	7bba      	ldrb	r2, [r7, #14]
 8008958:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800895a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800895e:	4618      	mov	r0, r3
 8008960:	3714      	adds	r7, #20
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr

0800896a <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800896a:	b580      	push	{r7, lr}
 800896c:	b086      	sub	sp, #24
 800896e:	af00      	add	r7, sp, #0
 8008970:	6078      	str	r0, [r7, #4]
 8008972:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008974:	2300      	movs	r3, #0
 8008976:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8008978:	f107 030e 	add.w	r3, r7, #14
 800897c:	461a      	mov	r2, r3
 800897e:	2120      	movs	r1, #32
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f003 ffb1 	bl	800c8e8 <VL53L0X_RdWord>
 8008986:	4603      	mov	r3, r0
 8008988:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800898a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d118      	bne.n	80089c4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8008992:	89fb      	ldrh	r3, [r7, #14]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d109      	bne.n	80089ac <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6a1b      	ldr	r3, [r3, #32]
 800899c:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	693a      	ldr	r2, [r7, #16]
 80089a2:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2200      	movs	r2, #0
 80089a8:	771a      	strb	r2, [r3, #28]
 80089aa:	e00b      	b.n	80089c4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 80089ac:	89fb      	ldrh	r3, [r7, #14]
 80089ae:	00db      	lsls	r3, r3, #3
 80089b0:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	693a      	ldr	r2, [r7, #16]
 80089b6:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	693a      	ldr	r2, [r7, #16]
 80089bc:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2201      	movs	r2, #1
 80089c2:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80089c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3718      	adds	r7, #24
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b086      	sub	sp, #24
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
 80089d8:	460b      	mov	r3, r1
 80089da:	807b      	strh	r3, [r7, #2]
 80089dc:	4613      	mov	r3, r2
 80089de:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80089e0:	2300      	movs	r3, #0
 80089e2:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 80089e4:	2300      	movs	r3, #0
 80089e6:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 80089e8:	2300      	movs	r3, #0
 80089ea:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 80089ec:	2300      	movs	r3, #0
 80089ee:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80089f0:	887b      	ldrh	r3, [r7, #2]
 80089f2:	2b05      	cmp	r3, #5
 80089f4:	d902      	bls.n	80089fc <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80089f6:	23fc      	movs	r3, #252	; 0xfc
 80089f8:	75fb      	strb	r3, [r7, #23]
 80089fa:	e05b      	b.n	8008ab4 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 80089fc:	787b      	ldrb	r3, [r7, #1]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d106      	bne.n	8008a10 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8008a02:	2300      	movs	r3, #0
 8008a04:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8008a06:	2300      	movs	r3, #0
 8008a08:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	73bb      	strb	r3, [r7, #14]
 8008a0e:	e00a      	b.n	8008a26 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008a10:	887b      	ldrh	r3, [r7, #2]
 8008a12:	687a      	ldr	r2, [r7, #4]
 8008a14:	330c      	adds	r3, #12
 8008a16:	009b      	lsls	r3, r3, #2
 8008a18:	4413      	add	r3, r2
 8008a1a:	685b      	ldr	r3, [r3, #4]
 8008a1c:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8008a22:	2301      	movs	r3, #1
 8008a24:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8008a26:	887b      	ldrh	r3, [r7, #2]
 8008a28:	2b05      	cmp	r3, #5
 8008a2a:	d841      	bhi.n	8008ab0 <VL53L0X_SetLimitCheckEnable+0xe0>
 8008a2c:	a201      	add	r2, pc, #4	; (adr r2, 8008a34 <VL53L0X_SetLimitCheckEnable+0x64>)
 8008a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a32:	bf00      	nop
 8008a34:	08008a4d 	.word	0x08008a4d
 8008a38:	08008a57 	.word	0x08008a57
 8008a3c:	08008a6d 	.word	0x08008a6d
 8008a40:	08008a77 	.word	0x08008a77
 8008a44:	08008a81 	.word	0x08008a81
 8008a48:	08008a99 	.word	0x08008a99

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	7bfa      	ldrb	r2, [r7, #15]
 8008a50:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8008a54:	e02e      	b.n	8008ab4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8008a5a:	b29b      	uxth	r3, r3
 8008a5c:	461a      	mov	r2, r3
 8008a5e:	2144      	movs	r1, #68	; 0x44
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f003 fe87 	bl	800c774 <VL53L0X_WrWord>
 8008a66:	4603      	mov	r3, r0
 8008a68:	75fb      	strb	r3, [r7, #23]

			break;
 8008a6a:	e023      	b.n	8008ab4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	7bfa      	ldrb	r2, [r7, #15]
 8008a70:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8008a74:	e01e      	b.n	8008ab4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	7bfa      	ldrb	r2, [r7, #15]
 8008a7a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8008a7e:	e019      	b.n	8008ab4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8008a80:	7bbb      	ldrb	r3, [r7, #14]
 8008a82:	005b      	lsls	r3, r3, #1
 8008a84:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8008a86:	7b7b      	ldrb	r3, [r7, #13]
 8008a88:	22fe      	movs	r2, #254	; 0xfe
 8008a8a:	2160      	movs	r1, #96	; 0x60
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f003 fecd 	bl	800c82c <VL53L0X_UpdateByte>
 8008a92:	4603      	mov	r3, r0
 8008a94:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8008a96:	e00d      	b.n	8008ab4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8008a98:	7bbb      	ldrb	r3, [r7, #14]
 8008a9a:	011b      	lsls	r3, r3, #4
 8008a9c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8008a9e:	7b7b      	ldrb	r3, [r7, #13]
 8008aa0:	22ef      	movs	r2, #239	; 0xef
 8008aa2:	2160      	movs	r1, #96	; 0x60
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f003 fec1 	bl	800c82c <VL53L0X_UpdateByte>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8008aae:	e001      	b.n	8008ab4 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008ab0:	23fc      	movs	r3, #252	; 0xfc
 8008ab2:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008ab4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d10f      	bne.n	8008adc <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8008abc:	787b      	ldrb	r3, [r7, #1]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d106      	bne.n	8008ad0 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008ac2:	887b      	ldrh	r3, [r7, #2]
 8008ac4:	687a      	ldr	r2, [r7, #4]
 8008ac6:	4413      	add	r3, r2
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8008ace:	e005      	b.n	8008adc <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008ad0:	887b      	ldrh	r3, [r7, #2]
 8008ad2:	687a      	ldr	r2, [r7, #4]
 8008ad4:	4413      	add	r3, r2
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008adc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	3718      	adds	r7, #24
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b087      	sub	sp, #28
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	60f8      	str	r0, [r7, #12]
 8008af0:	460b      	mov	r3, r1
 8008af2:	607a      	str	r2, [r7, #4]
 8008af4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008af6:	2300      	movs	r3, #0
 8008af8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8008afa:	897b      	ldrh	r3, [r7, #10]
 8008afc:	2b05      	cmp	r3, #5
 8008afe:	d905      	bls.n	8008b0c <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008b00:	23fc      	movs	r3, #252	; 0xfc
 8008b02:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	701a      	strb	r2, [r3, #0]
 8008b0a:	e008      	b.n	8008b1e <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008b0c:	897b      	ldrh	r3, [r7, #10]
 8008b0e:	68fa      	ldr	r2, [r7, #12]
 8008b10:	4413      	add	r3, r2
 8008b12:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008b16:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	7dba      	ldrb	r2, [r7, #22]
 8008b1c:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008b1e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	371c      	adds	r7, #28
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr
	...

08008b30 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b086      	sub	sp, #24
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	60f8      	str	r0, [r7, #12]
 8008b38:	460b      	mov	r3, r1
 8008b3a:	607a      	str	r2, [r7, #4]
 8008b3c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8008b42:	897b      	ldrh	r3, [r7, #10]
 8008b44:	68fa      	ldr	r2, [r7, #12]
 8008b46:	4413      	add	r3, r2
 8008b48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008b4c:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8008b4e:	7dbb      	ldrb	r3, [r7, #22]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d107      	bne.n	8008b64 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008b54:	897b      	ldrh	r3, [r7, #10]
 8008b56:	68fa      	ldr	r2, [r7, #12]
 8008b58:	330c      	adds	r3, #12
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	4413      	add	r3, r2
 8008b5e:	687a      	ldr	r2, [r7, #4]
 8008b60:	605a      	str	r2, [r3, #4]
 8008b62:	e040      	b.n	8008be6 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8008b64:	897b      	ldrh	r3, [r7, #10]
 8008b66:	2b05      	cmp	r3, #5
 8008b68:	d830      	bhi.n	8008bcc <VL53L0X_SetLimitCheckValue+0x9c>
 8008b6a:	a201      	add	r2, pc, #4	; (adr r2, 8008b70 <VL53L0X_SetLimitCheckValue+0x40>)
 8008b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b70:	08008b89 	.word	0x08008b89
 8008b74:	08008b91 	.word	0x08008b91
 8008b78:	08008ba7 	.word	0x08008ba7
 8008b7c:	08008baf 	.word	0x08008baf
 8008b80:	08008bb7 	.word	0x08008bb7
 8008b84:	08008bb7 	.word	0x08008bb7

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	687a      	ldr	r2, [r7, #4]
 8008b8c:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8008b8e:	e01f      	b.n	8008bd0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	461a      	mov	r2, r3
 8008b98:	2144      	movs	r1, #68	; 0x44
 8008b9a:	68f8      	ldr	r0, [r7, #12]
 8008b9c:	f003 fdea 	bl	800c774 <VL53L0X_WrWord>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8008ba4:	e014      	b.n	8008bd0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	687a      	ldr	r2, [r7, #4]
 8008baa:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8008bac:	e010      	b.n	8008bd0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8008bb4:	e00c      	b.n	8008bd0 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8008bba:	b29b      	uxth	r3, r3
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	2164      	movs	r1, #100	; 0x64
 8008bc0:	68f8      	ldr	r0, [r7, #12]
 8008bc2:	f003 fdd7 	bl	800c774 <VL53L0X_WrWord>
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8008bca:	e001      	b.n	8008bd0 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008bcc:	23fc      	movs	r3, #252	; 0xfc
 8008bce:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8008bd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d106      	bne.n	8008be6 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008bd8:	897b      	ldrh	r3, [r7, #10]
 8008bda:	68fa      	ldr	r2, [r7, #12]
 8008bdc:	330c      	adds	r3, #12
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	4413      	add	r3, r2
 8008be2:	687a      	ldr	r2, [r7, #4]
 8008be4:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008be6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	3718      	adds	r7, #24
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}
 8008bf2:	bf00      	nop

08008bf4 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b088      	sub	sp, #32
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	460b      	mov	r3, r1
 8008bfe:	607a      	str	r2, [r7, #4]
 8008c00:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008c02:	2300      	movs	r3, #0
 8008c04:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8008c06:	2300      	movs	r3, #0
 8008c08:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8008c0a:	897b      	ldrh	r3, [r7, #10]
 8008c0c:	2b05      	cmp	r3, #5
 8008c0e:	d847      	bhi.n	8008ca0 <VL53L0X_GetLimitCheckValue+0xac>
 8008c10:	a201      	add	r2, pc, #4	; (adr r2, 8008c18 <VL53L0X_GetLimitCheckValue+0x24>)
 8008c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c16:	bf00      	nop
 8008c18:	08008c31 	.word	0x08008c31
 8008c1c:	08008c3d 	.word	0x08008c3d
 8008c20:	08008c63 	.word	0x08008c63
 8008c24:	08008c6f 	.word	0x08008c6f
 8008c28:	08008c7b 	.word	0x08008c7b
 8008c2c:	08008c7b 	.word	0x08008c7b

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c34:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8008c36:	2300      	movs	r3, #0
 8008c38:	77bb      	strb	r3, [r7, #30]
		break;
 8008c3a:	e033      	b.n	8008ca4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8008c3c:	f107 0316 	add.w	r3, r7, #22
 8008c40:	461a      	mov	r2, r3
 8008c42:	2144      	movs	r1, #68	; 0x44
 8008c44:	68f8      	ldr	r0, [r7, #12]
 8008c46:	f003 fe4f 	bl	800c8e8 <VL53L0X_RdWord>
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8008c4e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d102      	bne.n	8008c5c <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8008c56:	8afb      	ldrh	r3, [r7, #22]
 8008c58:	025b      	lsls	r3, r3, #9
 8008c5a:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	77bb      	strb	r3, [r7, #30]
		break;
 8008c60:	e020      	b.n	8008ca4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c66:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	77bb      	strb	r3, [r7, #30]
		break;
 8008c6c:	e01a      	b.n	8008ca4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c72:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8008c74:	2300      	movs	r3, #0
 8008c76:	77bb      	strb	r3, [r7, #30]
		break;
 8008c78:	e014      	b.n	8008ca4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8008c7a:	f107 0316 	add.w	r3, r7, #22
 8008c7e:	461a      	mov	r2, r3
 8008c80:	2164      	movs	r1, #100	; 0x64
 8008c82:	68f8      	ldr	r0, [r7, #12]
 8008c84:	f003 fe30 	bl	800c8e8 <VL53L0X_RdWord>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8008c8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d102      	bne.n	8008c9a <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8008c94:	8afb      	ldrh	r3, [r7, #22]
 8008c96:	025b      	lsls	r3, r3, #9
 8008c98:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	77bb      	strb	r3, [r7, #30]
		break;
 8008c9e:	e001      	b.n	8008ca4 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008ca0:	23fc      	movs	r3, #252	; 0xfc
 8008ca2:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008ca4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d12a      	bne.n	8008d02 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8008cac:	7fbb      	ldrb	r3, [r7, #30]
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d124      	bne.n	8008cfc <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8008cb2:	69bb      	ldr	r3, [r7, #24]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d110      	bne.n	8008cda <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8008cb8:	897b      	ldrh	r3, [r7, #10]
 8008cba:	68fa      	ldr	r2, [r7, #12]
 8008cbc:	330c      	adds	r3, #12
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	4413      	add	r3, r2
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	69ba      	ldr	r2, [r7, #24]
 8008cca:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8008ccc:	897b      	ldrh	r3, [r7, #10]
 8008cce:	68fa      	ldr	r2, [r7, #12]
 8008cd0:	4413      	add	r3, r2
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8008cd8:	e013      	b.n	8008d02 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	69ba      	ldr	r2, [r7, #24]
 8008cde:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8008ce0:	897b      	ldrh	r3, [r7, #10]
 8008ce2:	68fa      	ldr	r2, [r7, #12]
 8008ce4:	330c      	adds	r3, #12
 8008ce6:	009b      	lsls	r3, r3, #2
 8008ce8:	4413      	add	r3, r2
 8008cea:	69ba      	ldr	r2, [r7, #24]
 8008cec:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8008cee:	897b      	ldrh	r3, [r7, #10]
 8008cf0:	68fa      	ldr	r2, [r7, #12]
 8008cf2:	4413      	add	r3, r2
 8008cf4:	2201      	movs	r2, #1
 8008cf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8008cfa:	e002      	b.n	8008d02 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	69ba      	ldr	r2, [r7, #24]
 8008d00:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008d02:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3720      	adds	r7, #32
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
 8008d0e:	bf00      	nop

08008d10 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b084      	sub	sp, #16
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8008d1e:	f107 030e 	add.w	r3, r7, #14
 8008d22:	461a      	mov	r2, r3
 8008d24:	2101      	movs	r1, #1
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f003 fdb4 	bl	800c894 <VL53L0X_RdByte>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8008d30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d10e      	bne.n	8008d56 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8008d38:	7bba      	ldrb	r2, [r7, #14]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 8008d40:	7bbb      	ldrb	r3, [r7, #14]
 8008d42:	b25b      	sxtb	r3, r3
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	da03      	bge.n	8008d50 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	701a      	strb	r2, [r3, #0]
 8008d4e:	e002      	b.n	8008d56 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	2200      	movs	r2, #0
 8008d54:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8008d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d104      	bne.n	8008d68 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	781a      	ldrb	r2, [r3, #0]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008d68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	3710      	adds	r7, #16
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}

08008d74 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b084      	sub	sp, #16
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8008d80:	f107 030e 	add.w	r3, r7, #14
 8008d84:	4619      	mov	r1, r3
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f7ff fbb8 	bl	80084fc <VL53L0X_GetDeviceMode>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8008d90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d107      	bne.n	8008da8 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8008d98:	7bbb      	ldrb	r3, [r7, #14]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d104      	bne.n	8008da8 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 f882 	bl	8008ea8 <VL53L0X_StartMeasurement>
 8008da4:	4603      	mov	r3, r0
 8008da6:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8008da8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d104      	bne.n	8008dba <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f001 fb13 	bl	800a3dc <VL53L0X_measurement_poll_for_completion>
 8008db6:	4603      	mov	r3, r0
 8008db8:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8008dba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d106      	bne.n	8008dd0 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8008dc2:	7bbb      	ldrb	r3, [r7, #14]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d103      	bne.n	8008dd0 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2203      	movs	r2, #3
 8008dcc:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8008dd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	3710      	adds	r7, #16
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bd80      	pop	{r7, pc}

08008ddc <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b086      	sub	sp, #24
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
 8008de4:	460b      	mov	r3, r1
 8008de6:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008de8:	2300      	movs	r3, #0
 8008dea:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8008df2:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8008df4:	7dbb      	ldrb	r3, [r7, #22]
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d005      	beq.n	8008e06 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8008dfa:	7dbb      	ldrb	r3, [r7, #22]
 8008dfc:	2b02      	cmp	r3, #2
 8008dfe:	d002      	beq.n	8008e06 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8008e00:	7dbb      	ldrb	r3, [r7, #22]
 8008e02:	2b03      	cmp	r3, #3
 8008e04:	d147      	bne.n	8008e96 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8008e06:	f107 030c 	add.w	r3, r7, #12
 8008e0a:	f107 0210 	add.w	r2, r7, #16
 8008e0e:	2101      	movs	r1, #1
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f000 fbc1 	bl	8009598 <VL53L0X_GetInterruptThresholds>
 8008e16:	4603      	mov	r3, r0
 8008e18:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8008e20:	d803      	bhi.n	8008e2a <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8008e22:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8008e24:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8008e28:	d935      	bls.n	8008e96 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8008e2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d131      	bne.n	8008e96 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8008e32:	78fb      	ldrb	r3, [r7, #3]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d006      	beq.n	8008e46 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8008e38:	491a      	ldr	r1, [pc, #104]	; (8008ea4 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f002 fca6 	bl	800b78c <VL53L0X_load_tuning_settings>
 8008e40:	4603      	mov	r3, r0
 8008e42:	75fb      	strb	r3, [r7, #23]
 8008e44:	e027      	b.n	8008e96 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8008e46:	2204      	movs	r2, #4
 8008e48:	21ff      	movs	r1, #255	; 0xff
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f003 fc6e 	bl	800c72c <VL53L0X_WrByte>
 8008e50:	4603      	mov	r3, r0
 8008e52:	461a      	mov	r2, r3
 8008e54:	7dfb      	ldrb	r3, [r7, #23]
 8008e56:	4313      	orrs	r3, r2
 8008e58:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	2170      	movs	r1, #112	; 0x70
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f003 fc64 	bl	800c72c <VL53L0X_WrByte>
 8008e64:	4603      	mov	r3, r0
 8008e66:	461a      	mov	r2, r3
 8008e68:	7dfb      	ldrb	r3, [r7, #23]
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008e6e:	2200      	movs	r2, #0
 8008e70:	21ff      	movs	r1, #255	; 0xff
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f003 fc5a 	bl	800c72c <VL53L0X_WrByte>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	7dfb      	ldrb	r3, [r7, #23]
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8008e82:	2200      	movs	r2, #0
 8008e84:	2180      	movs	r1, #128	; 0x80
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f003 fc50 	bl	800c72c <VL53L0X_WrByte>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	461a      	mov	r2, r3
 8008e90:	7dfb      	ldrb	r3, [r7, #23]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8008e96:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3718      	adds	r7, #24
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop
 8008ea4:	20000118 	.word	0x20000118

08008ea8 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b086      	sub	sp, #24
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8008eb8:	f107 030e 	add.w	r3, r7, #14
 8008ebc:	4619      	mov	r1, r3
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f7ff fb1c 	bl	80084fc <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8008ec4:	2201      	movs	r2, #1
 8008ec6:	2180      	movs	r1, #128	; 0x80
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f003 fc2f 	bl	800c72c <VL53L0X_WrByte>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	21ff      	movs	r1, #255	; 0xff
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f003 fc28 	bl	800c72c <VL53L0X_WrByte>
 8008edc:	4603      	mov	r3, r0
 8008ede:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	2100      	movs	r1, #0
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f003 fc21 	bl	800c72c <VL53L0X_WrByte>
 8008eea:	4603      	mov	r3, r0
 8008eec:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	2191      	movs	r1, #145	; 0x91
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f003 fc17 	bl	800c72c <VL53L0X_WrByte>
 8008efe:	4603      	mov	r3, r0
 8008f00:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8008f02:	2201      	movs	r2, #1
 8008f04:	2100      	movs	r1, #0
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f003 fc10 	bl	800c72c <VL53L0X_WrByte>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008f10:	2200      	movs	r2, #0
 8008f12:	21ff      	movs	r1, #255	; 0xff
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f003 fc09 	bl	800c72c <VL53L0X_WrByte>
 8008f1a:	4603      	mov	r3, r0
 8008f1c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8008f1e:	2200      	movs	r2, #0
 8008f20:	2180      	movs	r1, #128	; 0x80
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f003 fc02 	bl	800c72c <VL53L0X_WrByte>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8008f2c:	7bbb      	ldrb	r3, [r7, #14]
 8008f2e:	2b03      	cmp	r3, #3
 8008f30:	d054      	beq.n	8008fdc <VL53L0X_StartMeasurement+0x134>
 8008f32:	2b03      	cmp	r3, #3
 8008f34:	dc6c      	bgt.n	8009010 <VL53L0X_StartMeasurement+0x168>
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d002      	beq.n	8008f40 <VL53L0X_StartMeasurement+0x98>
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d034      	beq.n	8008fa8 <VL53L0X_StartMeasurement+0x100>
 8008f3e:	e067      	b.n	8009010 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8008f40:	2201      	movs	r2, #1
 8008f42:	2100      	movs	r1, #0
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f003 fbf1 	bl	800c72c <VL53L0X_WrByte>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8008f4e:	7bfb      	ldrb	r3, [r7, #15]
 8008f50:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8008f52:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d15d      	bne.n	8009016 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d008      	beq.n	8008f76 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8008f64:	f107 030d 	add.w	r3, r7, #13
 8008f68:	461a      	mov	r2, r3
 8008f6a:	2100      	movs	r1, #0
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f003 fc91 	bl	800c894 <VL53L0X_RdByte>
 8008f72:	4603      	mov	r3, r0
 8008f74:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	3301      	adds	r3, #1
 8008f7a:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8008f7c:	7b7a      	ldrb	r2, [r7, #13]
 8008f7e:	7bfb      	ldrb	r3, [r7, #15]
 8008f80:	4013      	ands	r3, r2
 8008f82:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8008f84:	7bfa      	ldrb	r2, [r7, #15]
 8008f86:	429a      	cmp	r2, r3
 8008f88:	d107      	bne.n	8008f9a <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8008f8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d103      	bne.n	8008f9a <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8008f98:	d3e1      	bcc.n	8008f5e <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8008fa0:	d339      	bcc.n	8009016 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8008fa2:	23f9      	movs	r3, #249	; 0xf9
 8008fa4:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8008fa6:	e036      	b.n	8009016 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8008fa8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d105      	bne.n	8008fbc <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8008fb0:	2101      	movs	r1, #1
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f7ff ff12 	bl	8008ddc <VL53L0X_CheckAndLoadInterruptSettings>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8008fbc:	2202      	movs	r2, #2
 8008fbe:	2100      	movs	r1, #0
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f003 fbb3 	bl	800c72c <VL53L0X_WrByte>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8008fca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d123      	bne.n	800901a <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2204      	movs	r2, #4
 8008fd6:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8008fda:	e01e      	b.n	800901a <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8008fdc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d105      	bne.n	8008ff0 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8008fe4:	2101      	movs	r1, #1
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f7ff fef8 	bl	8008ddc <VL53L0X_CheckAndLoadInterruptSettings>
 8008fec:	4603      	mov	r3, r0
 8008fee:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8008ff0:	2204      	movs	r2, #4
 8008ff2:	2100      	movs	r1, #0
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f003 fb99 	bl	800c72c <VL53L0X_WrByte>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8008ffe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d10b      	bne.n	800901e <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2204      	movs	r2, #4
 800900a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800900e:	e006      	b.n	800901e <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8009010:	23f8      	movs	r3, #248	; 0xf8
 8009012:	75fb      	strb	r3, [r7, #23]
 8009014:	e004      	b.n	8009020 <VL53L0X_StartMeasurement+0x178>
		break;
 8009016:	bf00      	nop
 8009018:	e002      	b.n	8009020 <VL53L0X_StartMeasurement+0x178>
		break;
 800901a:	bf00      	nop
 800901c:	e000      	b.n	8009020 <VL53L0X_StartMeasurement+0x178>
		break;
 800901e:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8009020:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009024:	4618      	mov	r0, r3
 8009026:	3718      	adds	r7, #24
 8009028:	46bd      	mov	sp, r7
 800902a:	bd80      	pop	{r7, pc}

0800902c <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009036:	2300      	movs	r3, #0
 8009038:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8009040:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8009042:	7bbb      	ldrb	r3, [r7, #14]
 8009044:	2b04      	cmp	r3, #4
 8009046:	d112      	bne.n	800906e <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8009048:	f107 0308 	add.w	r3, r7, #8
 800904c:	4619      	mov	r1, r3
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 fb18 	bl	8009684 <VL53L0X_GetInterruptMaskStatus>
 8009054:	4603      	mov	r3, r0
 8009056:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	2b04      	cmp	r3, #4
 800905c:	d103      	bne.n	8009066 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	2201      	movs	r2, #1
 8009062:	701a      	strb	r2, [r3, #0]
 8009064:	e01c      	b.n	80090a0 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	2200      	movs	r2, #0
 800906a:	701a      	strb	r2, [r3, #0]
 800906c:	e018      	b.n	80090a0 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800906e:	f107 030d 	add.w	r3, r7, #13
 8009072:	461a      	mov	r2, r3
 8009074:	2114      	movs	r1, #20
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	f003 fc0c 	bl	800c894 <VL53L0X_RdByte>
 800907c:	4603      	mov	r3, r0
 800907e:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8009080:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d10b      	bne.n	80090a0 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8009088:	7b7b      	ldrb	r3, [r7, #13]
 800908a:	f003 0301 	and.w	r3, r3, #1
 800908e:	2b00      	cmp	r3, #0
 8009090:	d003      	beq.n	800909a <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	2201      	movs	r2, #1
 8009096:	701a      	strb	r2, [r3, #0]
 8009098:	e002      	b.n	80090a0 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	2200      	movs	r2, #0
 800909e:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80090a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3710      	adds	r7, #16
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}

080090ac <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80090ac:	b5b0      	push	{r4, r5, r7, lr}
 80090ae:	b096      	sub	sp, #88	; 0x58
 80090b0:	af02      	add	r7, sp, #8
 80090b2:	6078      	str	r0, [r7, #4]
 80090b4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80090b6:	2300      	movs	r3, #0
 80090b8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 80090bc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80090c0:	230c      	movs	r3, #12
 80090c2:	2114      	movs	r1, #20
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f003 fb05 	bl	800c6d4 <VL53L0X_ReadMulti>
 80090ca:	4603      	mov	r3, r0
 80090cc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 80090d0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	f040 80d1 	bne.w	800927c <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	2200      	movs	r2, #0
 80090de:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	2200      	movs	r2, #0
 80090e4:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 80090e6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80090ea:	b29b      	uxth	r3, r3
 80090ec:	021b      	lsls	r3, r3, #8
 80090ee:	b29a      	uxth	r2, r3
 80090f0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80090f4:	b29b      	uxth	r3, r3
 80090f6:	4413      	add	r3, r2
 80090f8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	2200      	movs	r2, #0
 8009100:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8009102:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009106:	b29b      	uxth	r3, r3
 8009108:	021b      	lsls	r3, r3, #8
 800910a:	b29a      	uxth	r2, r3
 800910c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009110:	b29b      	uxth	r3, r3
 8009112:	4413      	add	r3, r2
 8009114:	b29b      	uxth	r3, r3
 8009116:	025b      	lsls	r3, r3, #9
 8009118:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800911e:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8009120:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8009124:	b29b      	uxth	r3, r3
 8009126:	021b      	lsls	r3, r3, #8
 8009128:	b29a      	uxth	r2, r3
 800912a:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800912e:	b29b      	uxth	r3, r3
 8009130:	4413      	add	r3, r2
 8009132:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8009136:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800913a:	025b      	lsls	r3, r3, #9
 800913c:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8009142:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8009146:	b29b      	uxth	r3, r3
 8009148:	021b      	lsls	r3, r3, #8
 800914a:	b29a      	uxth	r2, r3
 800914c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009150:	b29b      	uxth	r3, r3
 8009152:	4413      	add	r3, r2
 8009154:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800915e:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8009160:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009164:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 800916e:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8009176:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800917a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800917c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009180:	d046      	beq.n	8009210 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8009182:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009184:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8009188:	fb02 f303 	mul.w	r3, r2, r3
 800918c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009190:	4a57      	ldr	r2, [pc, #348]	; (80092f0 <VL53L0X_GetRangingMeasurementData+0x244>)
 8009192:	fb82 1203 	smull	r1, r2, r2, r3
 8009196:	1192      	asrs	r2, r2, #6
 8009198:	17db      	asrs	r3, r3, #31
 800919a:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800919c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6a1b      	ldr	r3, [r3, #32]
 80091a4:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	7f1b      	ldrb	r3, [r3, #28]
 80091aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 80091ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d02c      	beq.n	8009210 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 80091b6:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80091b8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80091bc:	fb02 f303 	mul.w	r3, r2, r3
 80091c0:	121a      	asrs	r2, r3, #8
					<= 0) {
 80091c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d10d      	bne.n	80091e4 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 80091c8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d004      	beq.n	80091da <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 80091d0:	f242 23b8 	movw	r3, #8888	; 0x22b8
 80091d4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80091d8:	e016      	b.n	8009208 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 80091da:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 80091de:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80091e2:	e011      	b.n	8009208 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 80091e4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80091e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80091ea:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 80091ee:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80091f0:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 80091f4:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 80091f8:	121b      	asrs	r3, r3, #8
 80091fa:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 80091fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091fe:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8009200:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8009204:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8009208:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800920c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8009210:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8009214:	2b00      	cmp	r3, #0
 8009216:	d00d      	beq.n	8009234 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8009218:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800921c:	089b      	lsrs	r3, r3, #2
 800921e:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8009224:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009228:	b2db      	uxtb	r3, r3
 800922a:	019b      	lsls	r3, r3, #6
 800922c:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	75da      	strb	r2, [r3, #23]
 8009232:	e006      	b.n	8009242 <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800923a:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	2200      	movs	r2, #0
 8009240:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8009242:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8009246:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800924a:	f107 0336 	add.w	r3, r7, #54	; 0x36
 800924e:	9301      	str	r3, [sp, #4]
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	9300      	str	r3, [sp, #0]
 8009254:	4613      	mov	r3, r2
 8009256:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f002 ff35 	bl	800c0c8 <VL53L0X_get_pal_range_status>
 800925e:	4603      	mov	r3, r0
 8009260:	461a      	mov	r2, r3
 8009262:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009266:	4313      	orrs	r3, r2
 8009268:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800926c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8009270:	2b00      	cmp	r3, #0
 8009272:	d103      	bne.n	800927c <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8009274:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800927c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8009280:	2b00      	cmp	r3, #0
 8009282:	d12f      	bne.n	80092e4 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f107 040c 	add.w	r4, r7, #12
 800928a:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800928e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009290:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009292:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009296:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800929e:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 80092a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 80092ac:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 80092b2:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 80092b8:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 80092be:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 80092c4:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 80092ca:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f103 0450 	add.w	r4, r3, #80	; 0x50
 80092d4:	f107 050c 	add.w	r5, r7, #12
 80092d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80092da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80092dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80092e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80092e4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	3750      	adds	r7, #80	; 0x50
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bdb0      	pop	{r4, r5, r7, pc}
 80092f0:	10624dd3 	.word	0x10624dd3

080092f4 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b084      	sub	sp, #16
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
 80092fc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80092fe:	2300      	movs	r3, #0
 8009300:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8009302:	2100      	movs	r1, #0
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f7ff f8cd 	bl	80084a4 <VL53L0X_SetDeviceMode>
 800930a:	4603      	mov	r3, r0
 800930c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800930e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d104      	bne.n	8009320 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f7ff fd2c 	bl	8008d74 <VL53L0X_PerformSingleMeasurement>
 800931c:	4603      	mov	r3, r0
 800931e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8009320:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d105      	bne.n	8009334 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8009328:	6839      	ldr	r1, [r7, #0]
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f7ff febe 	bl	80090ac <VL53L0X_GetRangingMeasurementData>
 8009330:	4603      	mov	r3, r0
 8009332:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8009334:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d105      	bne.n	8009348 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800933c:	2100      	movs	r1, #0
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f000 f960 	bl	8009604 <VL53L0X_ClearInterruptMask>
 8009344:	4603      	mov	r3, r0
 8009346:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8009348:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800934c:	4618      	mov	r0, r3
 800934e:	3710      	adds	r7, #16
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}

08009354 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b084      	sub	sp, #16
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	4608      	mov	r0, r1
 800935e:	4611      	mov	r1, r2
 8009360:	461a      	mov	r2, r3
 8009362:	4603      	mov	r3, r0
 8009364:	70fb      	strb	r3, [r7, #3]
 8009366:	460b      	mov	r3, r1
 8009368:	70bb      	strb	r3, [r7, #2]
 800936a:	4613      	mov	r3, r2
 800936c:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800936e:	2300      	movs	r3, #0
 8009370:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8009372:	78fb      	ldrb	r3, [r7, #3]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d002      	beq.n	800937e <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8009378:	23f6      	movs	r3, #246	; 0xf6
 800937a:	73fb      	strb	r3, [r7, #15]
 800937c:	e105      	b.n	800958a <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800937e:	78bb      	ldrb	r3, [r7, #2]
 8009380:	2b14      	cmp	r3, #20
 8009382:	d110      	bne.n	80093a6 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8009384:	7e3b      	ldrb	r3, [r7, #24]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d102      	bne.n	8009390 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800938a:	2310      	movs	r3, #16
 800938c:	73bb      	strb	r3, [r7, #14]
 800938e:	e001      	b.n	8009394 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8009390:	2301      	movs	r3, #1
 8009392:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8009394:	7bbb      	ldrb	r3, [r7, #14]
 8009396:	461a      	mov	r2, r3
 8009398:	2184      	movs	r1, #132	; 0x84
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f003 f9c6 	bl	800c72c <VL53L0X_WrByte>
 80093a0:	4603      	mov	r3, r0
 80093a2:	73fb      	strb	r3, [r7, #15]
 80093a4:	e0f1      	b.n	800958a <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 80093a6:	78bb      	ldrb	r3, [r7, #2]
 80093a8:	2b15      	cmp	r3, #21
 80093aa:	f040 8097 	bne.w	80094dc <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80093ae:	2201      	movs	r2, #1
 80093b0:	21ff      	movs	r1, #255	; 0xff
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f003 f9ba 	bl	800c72c <VL53L0X_WrByte>
 80093b8:	4603      	mov	r3, r0
 80093ba:	461a      	mov	r2, r3
 80093bc:	7bfb      	ldrb	r3, [r7, #15]
 80093be:	4313      	orrs	r3, r2
 80093c0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80093c2:	2200      	movs	r2, #0
 80093c4:	2100      	movs	r1, #0
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f003 f9b0 	bl	800c72c <VL53L0X_WrByte>
 80093cc:	4603      	mov	r3, r0
 80093ce:	461a      	mov	r2, r3
 80093d0:	7bfb      	ldrb	r3, [r7, #15]
 80093d2:	4313      	orrs	r3, r2
 80093d4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80093d6:	2200      	movs	r2, #0
 80093d8:	21ff      	movs	r1, #255	; 0xff
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f003 f9a6 	bl	800c72c <VL53L0X_WrByte>
 80093e0:	4603      	mov	r3, r0
 80093e2:	461a      	mov	r2, r3
 80093e4:	7bfb      	ldrb	r3, [r7, #15]
 80093e6:	4313      	orrs	r3, r2
 80093e8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80093ea:	2201      	movs	r2, #1
 80093ec:	2180      	movs	r1, #128	; 0x80
 80093ee:	6878      	ldr	r0, [r7, #4]
 80093f0:	f003 f99c 	bl	800c72c <VL53L0X_WrByte>
 80093f4:	4603      	mov	r3, r0
 80093f6:	461a      	mov	r2, r3
 80093f8:	7bfb      	ldrb	r3, [r7, #15]
 80093fa:	4313      	orrs	r3, r2
 80093fc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80093fe:	2202      	movs	r2, #2
 8009400:	2185      	movs	r1, #133	; 0x85
 8009402:	6878      	ldr	r0, [r7, #4]
 8009404:	f003 f992 	bl	800c72c <VL53L0X_WrByte>
 8009408:	4603      	mov	r3, r0
 800940a:	461a      	mov	r2, r3
 800940c:	7bfb      	ldrb	r3, [r7, #15]
 800940e:	4313      	orrs	r3, r2
 8009410:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8009412:	2204      	movs	r2, #4
 8009414:	21ff      	movs	r1, #255	; 0xff
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f003 f988 	bl	800c72c <VL53L0X_WrByte>
 800941c:	4603      	mov	r3, r0
 800941e:	461a      	mov	r2, r3
 8009420:	7bfb      	ldrb	r3, [r7, #15]
 8009422:	4313      	orrs	r3, r2
 8009424:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8009426:	2200      	movs	r2, #0
 8009428:	21cd      	movs	r1, #205	; 0xcd
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	f003 f97e 	bl	800c72c <VL53L0X_WrByte>
 8009430:	4603      	mov	r3, r0
 8009432:	461a      	mov	r2, r3
 8009434:	7bfb      	ldrb	r3, [r7, #15]
 8009436:	4313      	orrs	r3, r2
 8009438:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800943a:	2211      	movs	r2, #17
 800943c:	21cc      	movs	r1, #204	; 0xcc
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f003 f974 	bl	800c72c <VL53L0X_WrByte>
 8009444:	4603      	mov	r3, r0
 8009446:	461a      	mov	r2, r3
 8009448:	7bfb      	ldrb	r3, [r7, #15]
 800944a:	4313      	orrs	r3, r2
 800944c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800944e:	2207      	movs	r2, #7
 8009450:	21ff      	movs	r1, #255	; 0xff
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f003 f96a 	bl	800c72c <VL53L0X_WrByte>
 8009458:	4603      	mov	r3, r0
 800945a:	461a      	mov	r2, r3
 800945c:	7bfb      	ldrb	r3, [r7, #15]
 800945e:	4313      	orrs	r3, r2
 8009460:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8009462:	2200      	movs	r2, #0
 8009464:	21be      	movs	r1, #190	; 0xbe
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f003 f960 	bl	800c72c <VL53L0X_WrByte>
 800946c:	4603      	mov	r3, r0
 800946e:	461a      	mov	r2, r3
 8009470:	7bfb      	ldrb	r3, [r7, #15]
 8009472:	4313      	orrs	r3, r2
 8009474:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8009476:	2206      	movs	r2, #6
 8009478:	21ff      	movs	r1, #255	; 0xff
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f003 f956 	bl	800c72c <VL53L0X_WrByte>
 8009480:	4603      	mov	r3, r0
 8009482:	461a      	mov	r2, r3
 8009484:	7bfb      	ldrb	r3, [r7, #15]
 8009486:	4313      	orrs	r3, r2
 8009488:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800948a:	2209      	movs	r2, #9
 800948c:	21cc      	movs	r1, #204	; 0xcc
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f003 f94c 	bl	800c72c <VL53L0X_WrByte>
 8009494:	4603      	mov	r3, r0
 8009496:	461a      	mov	r2, r3
 8009498:	7bfb      	ldrb	r3, [r7, #15]
 800949a:	4313      	orrs	r3, r2
 800949c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800949e:	2200      	movs	r2, #0
 80094a0:	21ff      	movs	r1, #255	; 0xff
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f003 f942 	bl	800c72c <VL53L0X_WrByte>
 80094a8:	4603      	mov	r3, r0
 80094aa:	461a      	mov	r2, r3
 80094ac:	7bfb      	ldrb	r3, [r7, #15]
 80094ae:	4313      	orrs	r3, r2
 80094b0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80094b2:	2201      	movs	r2, #1
 80094b4:	21ff      	movs	r1, #255	; 0xff
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f003 f938 	bl	800c72c <VL53L0X_WrByte>
 80094bc:	4603      	mov	r3, r0
 80094be:	461a      	mov	r2, r3
 80094c0:	7bfb      	ldrb	r3, [r7, #15]
 80094c2:	4313      	orrs	r3, r2
 80094c4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80094c6:	2200      	movs	r2, #0
 80094c8:	2100      	movs	r1, #0
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f003 f92e 	bl	800c72c <VL53L0X_WrByte>
 80094d0:	4603      	mov	r3, r0
 80094d2:	461a      	mov	r2, r3
 80094d4:	7bfb      	ldrb	r3, [r7, #15]
 80094d6:	4313      	orrs	r3, r2
 80094d8:	73fb      	strb	r3, [r7, #15]
 80094da:	e056      	b.n	800958a <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 80094dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d120      	bne.n	8009526 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 80094e4:	787b      	ldrb	r3, [r7, #1]
 80094e6:	2b04      	cmp	r3, #4
 80094e8:	d81b      	bhi.n	8009522 <VL53L0X_SetGpioConfig+0x1ce>
 80094ea:	a201      	add	r2, pc, #4	; (adr r2, 80094f0 <VL53L0X_SetGpioConfig+0x19c>)
 80094ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094f0:	08009505 	.word	0x08009505
 80094f4:	0800950b 	.word	0x0800950b
 80094f8:	08009511 	.word	0x08009511
 80094fc:	08009517 	.word	0x08009517
 8009500:	0800951d 	.word	0x0800951d
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8009504:	2300      	movs	r3, #0
 8009506:	73bb      	strb	r3, [r7, #14]
				break;
 8009508:	e00d      	b.n	8009526 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800950a:	2301      	movs	r3, #1
 800950c:	73bb      	strb	r3, [r7, #14]
				break;
 800950e:	e00a      	b.n	8009526 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8009510:	2302      	movs	r3, #2
 8009512:	73bb      	strb	r3, [r7, #14]
				break;
 8009514:	e007      	b.n	8009526 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8009516:	2303      	movs	r3, #3
 8009518:	73bb      	strb	r3, [r7, #14]
				break;
 800951a:	e004      	b.n	8009526 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800951c:	2304      	movs	r3, #4
 800951e:	73bb      	strb	r3, [r7, #14]
				break;
 8009520:	e001      	b.n	8009526 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 8009522:	23f5      	movs	r3, #245	; 0xf5
 8009524:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 8009526:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d107      	bne.n	800953e <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 800952e:	7bbb      	ldrb	r3, [r7, #14]
 8009530:	461a      	mov	r2, r3
 8009532:	210a      	movs	r1, #10
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f003 f8f9 	bl	800c72c <VL53L0X_WrByte>
 800953a:	4603      	mov	r3, r0
 800953c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800953e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d10f      	bne.n	8009566 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8009546:	7e3b      	ldrb	r3, [r7, #24]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d102      	bne.n	8009552 <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 800954c:	2300      	movs	r3, #0
 800954e:	73bb      	strb	r3, [r7, #14]
 8009550:	e001      	b.n	8009556 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 8009552:	2310      	movs	r3, #16
 8009554:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8009556:	7bbb      	ldrb	r3, [r7, #14]
 8009558:	22ef      	movs	r2, #239	; 0xef
 800955a:	2184      	movs	r1, #132	; 0x84
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f003 f965 	bl	800c82c <VL53L0X_UpdateByte>
 8009562:	4603      	mov	r3, r0
 8009564:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8009566:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d103      	bne.n	8009576 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	787a      	ldrb	r2, [r7, #1]
 8009572:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8009576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d105      	bne.n	800958a <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800957e:	2100      	movs	r1, #0
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f000 f83f 	bl	8009604 <VL53L0X_ClearInterruptMask>
 8009586:	4603      	mov	r3, r0
 8009588:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800958a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800958e:	4618      	mov	r0, r3
 8009590:	3710      	adds	r7, #16
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}
 8009596:	bf00      	nop

08009598 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b086      	sub	sp, #24
 800959c:	af00      	add	r7, sp, #0
 800959e:	60f8      	str	r0, [r7, #12]
 80095a0:	607a      	str	r2, [r7, #4]
 80095a2:	603b      	str	r3, [r7, #0]
 80095a4:	460b      	mov	r3, r1
 80095a6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80095a8:	2300      	movs	r3, #0
 80095aa:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 80095ac:	f107 0314 	add.w	r3, r7, #20
 80095b0:	461a      	mov	r2, r3
 80095b2:	210e      	movs	r1, #14
 80095b4:	68f8      	ldr	r0, [r7, #12]
 80095b6:	f003 f997 	bl	800c8e8 <VL53L0X_RdWord>
 80095ba:	4603      	mov	r3, r0
 80095bc:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80095be:	8abb      	ldrh	r3, [r7, #20]
 80095c0:	045b      	lsls	r3, r3, #17
 80095c2:	461a      	mov	r2, r3
 80095c4:	4b0e      	ldr	r3, [pc, #56]	; (8009600 <VL53L0X_GetInterruptThresholds+0x68>)
 80095c6:	4013      	ands	r3, r2
 80095c8:	687a      	ldr	r2, [r7, #4]
 80095ca:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 80095cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d10f      	bne.n	80095f4 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 80095d4:	f107 0314 	add.w	r3, r7, #20
 80095d8:	461a      	mov	r2, r3
 80095da:	210c      	movs	r1, #12
 80095dc:	68f8      	ldr	r0, [r7, #12]
 80095de:	f003 f983 	bl	800c8e8 <VL53L0X_RdWord>
 80095e2:	4603      	mov	r3, r0
 80095e4:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80095e6:	8abb      	ldrh	r3, [r7, #20]
 80095e8:	045b      	lsls	r3, r3, #17
 80095ea:	461a      	mov	r2, r3
 80095ec:	4b04      	ldr	r3, [pc, #16]	; (8009600 <VL53L0X_GetInterruptThresholds+0x68>)
 80095ee:	4013      	ands	r3, r2
		*pThresholdHigh =
 80095f0:	683a      	ldr	r2, [r7, #0]
 80095f2:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80095f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3718      	adds	r7, #24
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}
 8009600:	1ffe0000 	.word	0x1ffe0000

08009604 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b084      	sub	sp, #16
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800960e:	2300      	movs	r3, #0
 8009610:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8009612:	2300      	movs	r3, #0
 8009614:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8009616:	2201      	movs	r2, #1
 8009618:	210b      	movs	r1, #11
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	f003 f886 	bl	800c72c <VL53L0X_WrByte>
 8009620:	4603      	mov	r3, r0
 8009622:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8009624:	2200      	movs	r2, #0
 8009626:	210b      	movs	r1, #11
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f003 f87f 	bl	800c72c <VL53L0X_WrByte>
 800962e:	4603      	mov	r3, r0
 8009630:	461a      	mov	r2, r3
 8009632:	7bfb      	ldrb	r3, [r7, #15]
 8009634:	4313      	orrs	r3, r2
 8009636:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8009638:	f107 030d 	add.w	r3, r7, #13
 800963c:	461a      	mov	r2, r3
 800963e:	2113      	movs	r1, #19
 8009640:	6878      	ldr	r0, [r7, #4]
 8009642:	f003 f927 	bl	800c894 <VL53L0X_RdByte>
 8009646:	4603      	mov	r3, r0
 8009648:	461a      	mov	r2, r3
 800964a:	7bfb      	ldrb	r3, [r7, #15]
 800964c:	4313      	orrs	r3, r2
 800964e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8009650:	7bbb      	ldrb	r3, [r7, #14]
 8009652:	3301      	adds	r3, #1
 8009654:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8009656:	7b7b      	ldrb	r3, [r7, #13]
 8009658:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800965c:	2b00      	cmp	r3, #0
 800965e:	d006      	beq.n	800966e <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8009660:	7bbb      	ldrb	r3, [r7, #14]
 8009662:	2b02      	cmp	r3, #2
 8009664:	d803      	bhi.n	800966e <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8009666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d0d3      	beq.n	8009616 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800966e:	7bbb      	ldrb	r3, [r7, #14]
 8009670:	2b02      	cmp	r3, #2
 8009672:	d901      	bls.n	8009678 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8009674:	23f4      	movs	r3, #244	; 0xf4
 8009676:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8009678:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800967c:	4618      	mov	r0, r3
 800967e:	3710      	adds	r7, #16
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}

08009684 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b084      	sub	sp, #16
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800968e:	2300      	movs	r3, #0
 8009690:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8009692:	f107 030e 	add.w	r3, r7, #14
 8009696:	461a      	mov	r2, r3
 8009698:	2113      	movs	r1, #19
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f003 f8fa 	bl	800c894 <VL53L0X_RdByte>
 80096a0:	4603      	mov	r3, r0
 80096a2:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 80096a4:	7bbb      	ldrb	r3, [r7, #14]
 80096a6:	f003 0207 	and.w	r2, r3, #7
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 80096ae:	7bbb      	ldrb	r3, [r7, #14]
 80096b0:	f003 0318 	and.w	r3, r3, #24
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d001      	beq.n	80096bc <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 80096b8:	23fa      	movs	r3, #250	; 0xfa
 80096ba:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80096bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3710      	adds	r7, #16
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b084      	sub	sp, #16
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
 80096d0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80096d2:	2300      	movs	r3, #0
 80096d4:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 80096d6:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80096da:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 80096dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80096e0:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 80096e2:	f107 0308 	add.w	r3, r7, #8
 80096e6:	461a      	mov	r2, r3
 80096e8:	2128      	movs	r1, #40	; 0x28
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f003 f8fc 	bl	800c8e8 <VL53L0X_RdWord>
 80096f0:	4603      	mov	r3, r0
 80096f2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 80096f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d11e      	bne.n	800973a <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 80096fc:	893b      	ldrh	r3, [r7, #8]
 80096fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009702:	b29b      	uxth	r3, r3
 8009704:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8009706:	893b      	ldrh	r3, [r7, #8]
 8009708:	461a      	mov	r2, r3
 800970a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800970e:	429a      	cmp	r2, r3
 8009710:	dd0b      	ble.n	800972a <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8009712:	893a      	ldrh	r2, [r7, #8]
 8009714:	897b      	ldrh	r3, [r7, #10]
 8009716:	1ad3      	subs	r3, r2, r3
 8009718:	b29b      	uxth	r3, r3
 800971a:	b21b      	sxth	r3, r3
 800971c:	461a      	mov	r2, r3
					* 250;
 800971e:	23fa      	movs	r3, #250	; 0xfa
 8009720:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	601a      	str	r2, [r3, #0]
 8009728:	e007      	b.n	800973a <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800972a:	893b      	ldrh	r3, [r7, #8]
 800972c:	b21b      	sxth	r3, r3
 800972e:	461a      	mov	r2, r3
 8009730:	23fa      	movs	r3, #250	; 0xfa
 8009732:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800973a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800973e:	4618      	mov	r0, r3
 8009740:	3710      	adds	r7, #16
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}

08009746 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8009746:	b480      	push	{r7}
 8009748:	b08b      	sub	sp, #44	; 0x2c
 800974a:	af00      	add	r7, sp, #0
 800974c:	60f8      	str	r0, [r7, #12]
 800974e:	60b9      	str	r1, [r7, #8]
 8009750:	607a      	str	r2, [r7, #4]
 8009752:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8009754:	2308      	movs	r3, #8
 8009756:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8009758:	2300      	movs	r3, #0
 800975a:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	f04f 32ff 	mov.w	r2, #4294967295
 8009762:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8009764:	687a      	ldr	r2, [r7, #4]
 8009766:	69bb      	ldr	r3, [r7, #24]
 8009768:	fbb2 f3f3 	udiv	r3, r2, r3
 800976c:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	69ba      	ldr	r2, [r7, #24]
 8009772:	fbb3 f2f2 	udiv	r2, r3, r2
 8009776:	69b9      	ldr	r1, [r7, #24]
 8009778:	fb01 f202 	mul.w	r2, r1, r2
 800977c:	1a9b      	subs	r3, r3, r2
 800977e:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8009780:	697b      	ldr	r3, [r7, #20]
 8009782:	627b      	str	r3, [r7, #36]	; 0x24
 8009784:	e030      	b.n	80097e8 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8009786:	2300      	movs	r3, #0
 8009788:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800978a:	68fa      	ldr	r2, [r7, #12]
 800978c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800978e:	4413      	add	r3, r2
 8009790:	781b      	ldrb	r3, [r3, #0]
 8009792:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8009794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	429a      	cmp	r2, r3
 800979a:	d11e      	bne.n	80097da <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800979c:	7ffa      	ldrb	r2, [r7, #31]
 800979e:	693b      	ldr	r3, [r7, #16]
 80097a0:	fa42 f303 	asr.w	r3, r2, r3
 80097a4:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 80097aa:	e016      	b.n	80097da <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 80097ac:	7ffb      	ldrb	r3, [r7, #31]
 80097ae:	f003 0301 	and.w	r3, r3, #1
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d00b      	beq.n	80097ce <get_next_good_spad+0x88>
				success = 1;
 80097b6:	2301      	movs	r3, #1
 80097b8:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 80097ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097bc:	69ba      	ldr	r2, [r7, #24]
 80097be:	fb03 f202 	mul.w	r2, r3, r2
 80097c2:	6a3b      	ldr	r3, [r7, #32]
 80097c4:	4413      	add	r3, r2
 80097c6:	461a      	mov	r2, r3
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	601a      	str	r2, [r3, #0]
				break;
 80097cc:	e009      	b.n	80097e2 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 80097ce:	7ffb      	ldrb	r3, [r7, #31]
 80097d0:	085b      	lsrs	r3, r3, #1
 80097d2:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 80097d4:	6a3b      	ldr	r3, [r7, #32]
 80097d6:	3301      	adds	r3, #1
 80097d8:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 80097da:	6a3a      	ldr	r2, [r7, #32]
 80097dc:	69bb      	ldr	r3, [r7, #24]
 80097de:	429a      	cmp	r2, r3
 80097e0:	d3e4      	bcc.n	80097ac <get_next_good_spad+0x66>
				coarseIndex++) {
 80097e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e4:	3301      	adds	r3, #1
 80097e6:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80097e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	429a      	cmp	r2, r3
 80097ee:	d202      	bcs.n	80097f6 <get_next_good_spad+0xb0>
 80097f0:	7fbb      	ldrb	r3, [r7, #30]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d0c7      	beq.n	8009786 <get_next_good_spad+0x40>
		}
	}
}
 80097f6:	bf00      	nop
 80097f8:	372c      	adds	r7, #44	; 0x2c
 80097fa:	46bd      	mov	sp, r7
 80097fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009800:	4770      	bx	lr
	...

08009804 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8009804:	b480      	push	{r7}
 8009806:	b085      	sub	sp, #20
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800980c:	2301      	movs	r3, #1
 800980e:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	099b      	lsrs	r3, r3, #6
 8009814:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8009816:	4a07      	ldr	r2, [pc, #28]	; (8009834 <is_aperture+0x30>)
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d101      	bne.n	8009826 <is_aperture+0x22>
		isAperture = 0;
 8009822:	2300      	movs	r3, #0
 8009824:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8009826:	7bfb      	ldrb	r3, [r7, #15]
}
 8009828:	4618      	mov	r0, r3
 800982a:	3714      	adds	r7, #20
 800982c:	46bd      	mov	sp, r7
 800982e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009832:	4770      	bx	lr
 8009834:	200002d0 	.word	0x200002d0

08009838 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8009838:	b480      	push	{r7}
 800983a:	b089      	sub	sp, #36	; 0x24
 800983c:	af00      	add	r7, sp, #0
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	60b9      	str	r1, [r7, #8]
 8009842:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8009844:	2300      	movs	r3, #0
 8009846:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8009848:	2308      	movs	r3, #8
 800984a:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	69bb      	ldr	r3, [r7, #24]
 8009850:	fbb2 f3f3 	udiv	r3, r2, r3
 8009854:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	69ba      	ldr	r2, [r7, #24]
 800985a:	fbb3 f2f2 	udiv	r2, r3, r2
 800985e:	69b9      	ldr	r1, [r7, #24]
 8009860:	fb01 f202 	mul.w	r2, r1, r2
 8009864:	1a9b      	subs	r3, r3, r2
 8009866:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8009868:	697a      	ldr	r2, [r7, #20]
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	429a      	cmp	r2, r3
 800986e:	d302      	bcc.n	8009876 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009870:	23ce      	movs	r3, #206	; 0xce
 8009872:	77fb      	strb	r3, [r7, #31]
 8009874:	e010      	b.n	8009898 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8009876:	68fa      	ldr	r2, [r7, #12]
 8009878:	697b      	ldr	r3, [r7, #20]
 800987a:	4413      	add	r3, r2
 800987c:	781b      	ldrb	r3, [r3, #0]
 800987e:	b25a      	sxtb	r2, r3
 8009880:	2101      	movs	r1, #1
 8009882:	693b      	ldr	r3, [r7, #16]
 8009884:	fa01 f303 	lsl.w	r3, r1, r3
 8009888:	b25b      	sxtb	r3, r3
 800988a:	4313      	orrs	r3, r2
 800988c:	b259      	sxtb	r1, r3
 800988e:	68fa      	ldr	r2, [r7, #12]
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	4413      	add	r3, r2
 8009894:	b2ca      	uxtb	r2, r1
 8009896:	701a      	strb	r2, [r3, #0]

	return status;
 8009898:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800989c:	4618      	mov	r0, r3
 800989e:	3724      	adds	r7, #36	; 0x24
 80098a0:	46bd      	mov	sp, r7
 80098a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a6:	4770      	bx	lr

080098a8 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b084      	sub	sp, #16
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
 80098b0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 80098b2:	2306      	movs	r3, #6
 80098b4:	683a      	ldr	r2, [r7, #0]
 80098b6:	21b0      	movs	r1, #176	; 0xb0
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f002 fedb 	bl	800c674 <VL53L0X_WriteMulti>
 80098be:	4603      	mov	r3, r0
 80098c0:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 80098c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	3710      	adds	r7, #16
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bd80      	pop	{r7, pc}

080098ce <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80098ce:	b580      	push	{r7, lr}
 80098d0:	b084      	sub	sp, #16
 80098d2:	af00      	add	r7, sp, #0
 80098d4:	6078      	str	r0, [r7, #4]
 80098d6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 80098d8:	2306      	movs	r3, #6
 80098da:	683a      	ldr	r2, [r7, #0]
 80098dc:	21b0      	movs	r1, #176	; 0xb0
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f002 fef8 	bl	800c6d4 <VL53L0X_ReadMulti>
 80098e4:	4603      	mov	r3, r0
 80098e6:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 80098e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	3710      	adds	r7, #16
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}

080098f4 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b08c      	sub	sp, #48	; 0x30
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	60f8      	str	r0, [r7, #12]
 80098fc:	607a      	str	r2, [r7, #4]
 80098fe:	603b      	str	r3, [r7, #0]
 8009900:	460b      	mov	r3, r1
 8009902:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8009904:	2300      	movs	r3, #0
 8009906:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800990a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800990c:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800990e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009910:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8009912:	2300      	movs	r3, #0
 8009914:	62bb      	str	r3, [r7, #40]	; 0x28
 8009916:	e02b      	b.n	8009970 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8009918:	f107 031c 	add.w	r3, r7, #28
 800991c:	6a3a      	ldr	r2, [r7, #32]
 800991e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009920:	6878      	ldr	r0, [r7, #4]
 8009922:	f7ff ff10 	bl	8009746 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8009926:	69fb      	ldr	r3, [r7, #28]
 8009928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800992c:	d103      	bne.n	8009936 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800992e:	23ce      	movs	r3, #206	; 0xce
 8009930:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8009934:	e020      	b.n	8009978 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8009936:	69fb      	ldr	r3, [r7, #28]
 8009938:	461a      	mov	r2, r3
 800993a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800993c:	4413      	add	r3, r2
 800993e:	4618      	mov	r0, r3
 8009940:	f7ff ff60 	bl	8009804 <is_aperture>
 8009944:	4603      	mov	r3, r0
 8009946:	461a      	mov	r2, r3
 8009948:	7afb      	ldrb	r3, [r7, #11]
 800994a:	4293      	cmp	r3, r2
 800994c:	d003      	beq.n	8009956 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800994e:	23ce      	movs	r3, #206	; 0xce
 8009950:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8009954:	e010      	b.n	8009978 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8009956:	69fb      	ldr	r3, [r7, #28]
 8009958:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800995a:	6a3a      	ldr	r2, [r7, #32]
 800995c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800995e:	6838      	ldr	r0, [r7, #0]
 8009960:	f7ff ff6a 	bl	8009838 <enable_spad_bit>
		currentSpad++;
 8009964:	6a3b      	ldr	r3, [r7, #32]
 8009966:	3301      	adds	r3, #1
 8009968:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800996a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800996c:	3301      	adds	r3, #1
 800996e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009970:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009972:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009974:	429a      	cmp	r2, r3
 8009976:	d3cf      	bcc.n	8009918 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8009978:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800997a:	6a3a      	ldr	r2, [r7, #32]
 800997c:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800997e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009982:	2b00      	cmp	r3, #0
 8009984:	d106      	bne.n	8009994 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8009986:	6839      	ldr	r1, [r7, #0]
 8009988:	68f8      	ldr	r0, [r7, #12]
 800998a:	f7ff ff8d 	bl	80098a8 <set_ref_spad_map>
 800998e:	4603      	mov	r3, r0
 8009990:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8009994:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009998:	2b00      	cmp	r3, #0
 800999a:	d121      	bne.n	80099e0 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800999c:	f107 0314 	add.w	r3, r7, #20
 80099a0:	4619      	mov	r1, r3
 80099a2:	68f8      	ldr	r0, [r7, #12]
 80099a4:	f7ff ff93 	bl	80098ce <get_ref_spad_map>
 80099a8:	4603      	mov	r3, r0
 80099aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 80099ae:	2300      	movs	r3, #0
 80099b0:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 80099b2:	e011      	b.n	80099d8 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 80099b4:	683a      	ldr	r2, [r7, #0]
 80099b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b8:	4413      	add	r3, r2
 80099ba:	781a      	ldrb	r2, [r3, #0]
 80099bc:	f107 0114 	add.w	r1, r7, #20
 80099c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099c2:	440b      	add	r3, r1
 80099c4:	781b      	ldrb	r3, [r3, #0]
 80099c6:	429a      	cmp	r2, r3
 80099c8:	d003      	beq.n	80099d2 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 80099ca:	23ce      	movs	r3, #206	; 0xce
 80099cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 80099d0:	e006      	b.n	80099e0 <enable_ref_spads+0xec>
			}
			i++;
 80099d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099d4:	3301      	adds	r3, #1
 80099d6:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 80099d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099dc:	429a      	cmp	r2, r3
 80099de:	d3e9      	bcc.n	80099b4 <enable_ref_spads+0xc0>
		}
	}
	return status;
 80099e0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	3730      	adds	r7, #48	; 0x30
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}

080099ec <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b08a      	sub	sp, #40	; 0x28
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80099f6:	2300      	movs	r3, #0
 80099f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 80099fc:	2300      	movs	r3, #0
 80099fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8009a08:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8009a0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d107      	bne.n	8009a24 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8009a14:	22c0      	movs	r2, #192	; 0xc0
 8009a16:	2101      	movs	r1, #1
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f002 fe87 	bl	800c72c <VL53L0X_WrByte>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8009a24:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d108      	bne.n	8009a3e <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8009a2c:	f107 0308 	add.w	r3, r7, #8
 8009a30:	4619      	mov	r1, r3
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f7ff fc5e 	bl	80092f4 <VL53L0X_PerformSingleRangingMeasurement>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8009a3e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d107      	bne.n	8009a56 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009a46:	2201      	movs	r2, #1
 8009a48:	21ff      	movs	r1, #255	; 0xff
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f002 fe6e 	bl	800c72c <VL53L0X_WrByte>
 8009a50:	4603      	mov	r3, r0
 8009a52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 8009a56:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d107      	bne.n	8009a6e <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8009a5e:	683a      	ldr	r2, [r7, #0]
 8009a60:	21b6      	movs	r1, #182	; 0xb6
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f002 ff40 	bl	800c8e8 <VL53L0X_RdWord>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8009a6e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d107      	bne.n	8009a86 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009a76:	2200      	movs	r2, #0
 8009a78:	21ff      	movs	r1, #255	; 0xff
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f002 fe56 	bl	800c72c <VL53L0X_WrByte>
 8009a80:	4603      	mov	r3, r0
 8009a82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8009a86:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d112      	bne.n	8009ab4 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009a8e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009a92:	461a      	mov	r2, r3
 8009a94:	2101      	movs	r1, #1
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f002 fe48 	bl	800c72c <VL53L0X_WrByte>
 8009a9c:	4603      	mov	r3, r0
 8009a9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8009aa2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d104      	bne.n	8009ab4 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009ab0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8009ab4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3728      	adds	r7, #40	; 0x28
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8009ac0:	b590      	push	{r4, r7, lr}
 8009ac2:	b09d      	sub	sp, #116	; 0x74
 8009ac4:	af06      	add	r7, sp, #24
 8009ac6:	60f8      	str	r0, [r7, #12]
 8009ac8:	60b9      	str	r1, [r7, #8]
 8009aca:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009acc:	2300      	movs	r3, #0
 8009ace:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8009ad2:	23b4      	movs	r3, #180	; 0xb4
 8009ad4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 8009ad8:	2303      	movs	r3, #3
 8009ada:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8009adc:	232c      	movs	r3, #44	; 0x2c
 8009ade:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8009aec:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8009af0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8009af2:	2300      	movs	r3, #0
 8009af4:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 8009af6:	2300      	movs	r3, #0
 8009af8:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 8009afa:	2306      	movs	r3, #6
 8009afc:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8009afe:	2300      	movs	r3, #0
 8009b00:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8009b02:	2300      	movs	r3, #0
 8009b04:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 8009b06:	2300      	movs	r3, #0
 8009b08:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8009b10:	2300      	movs	r3, #0
 8009b12:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8009b14:	2300      	movs	r3, #0
 8009b16:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 8009b24:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8009b26:	2300      	movs	r3, #0
 8009b28:	64bb      	str	r3, [r7, #72]	; 0x48
 8009b2a:	e009      	b.n	8009b40 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8009b2c:	68fa      	ldr	r2, [r7, #12]
 8009b2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b30:	4413      	add	r3, r2
 8009b32:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8009b36:	2200      	movs	r2, #0
 8009b38:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8009b3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b3c:	3301      	adds	r3, #1
 8009b3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009b40:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d3f1      	bcc.n	8009b2c <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009b48:	2201      	movs	r2, #1
 8009b4a:	21ff      	movs	r1, #255	; 0xff
 8009b4c:	68f8      	ldr	r0, [r7, #12]
 8009b4e:	f002 fded 	bl	800c72c <VL53L0X_WrByte>
 8009b52:	4603      	mov	r3, r0
 8009b54:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8009b58:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d107      	bne.n	8009b70 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8009b60:	2200      	movs	r2, #0
 8009b62:	214f      	movs	r1, #79	; 0x4f
 8009b64:	68f8      	ldr	r0, [r7, #12]
 8009b66:	f002 fde1 	bl	800c72c <VL53L0X_WrByte>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8009b70:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d107      	bne.n	8009b88 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8009b78:	222c      	movs	r2, #44	; 0x2c
 8009b7a:	214e      	movs	r1, #78	; 0x4e
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f002 fdd5 	bl	800c72c <VL53L0X_WrByte>
 8009b82:	4603      	mov	r3, r0
 8009b84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8009b88:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d107      	bne.n	8009ba0 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009b90:	2200      	movs	r2, #0
 8009b92:	21ff      	movs	r1, #255	; 0xff
 8009b94:	68f8      	ldr	r0, [r7, #12]
 8009b96:	f002 fdc9 	bl	800c72c <VL53L0X_WrByte>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8009ba0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d109      	bne.n	8009bbc <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8009ba8:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009bac:	461a      	mov	r2, r3
 8009bae:	21b6      	movs	r1, #182	; 0xb6
 8009bb0:	68f8      	ldr	r0, [r7, #12]
 8009bb2:	f002 fdbb 	bl	800c72c <VL53L0X_WrByte>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8009bbc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d107      	bne.n	8009bd4 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	2180      	movs	r1, #128	; 0x80
 8009bc8:	68f8      	ldr	r0, [r7, #12]
 8009bca:	f002 fdaf 	bl	800c72c <VL53L0X_WrByte>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8009bd4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d10a      	bne.n	8009bf2 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8009bdc:	f107 0210 	add.w	r2, r7, #16
 8009be0:	f107 0111 	add.w	r1, r7, #17
 8009be4:	2300      	movs	r3, #0
 8009be6:	68f8      	ldr	r0, [r7, #12]
 8009be8:	f000 fbbb 	bl	800a362 <VL53L0X_perform_ref_calibration>
 8009bec:	4603      	mov	r3, r0
 8009bee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8009bf2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d121      	bne.n	8009c3e <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8009bfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c00:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8009c02:	2300      	movs	r3, #0
 8009c04:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 8009c06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009c08:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 8009c16:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009c1a:	f107 0218 	add.w	r2, r7, #24
 8009c1e:	9204      	str	r2, [sp, #16]
 8009c20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c22:	9203      	str	r2, [sp, #12]
 8009c24:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009c26:	9202      	str	r2, [sp, #8]
 8009c28:	9301      	str	r3, [sp, #4]
 8009c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c2c:	9300      	str	r3, [sp, #0]
 8009c2e:	4623      	mov	r3, r4
 8009c30:	4602      	mov	r2, r0
 8009c32:	68f8      	ldr	r0, [r7, #12]
 8009c34:	f7ff fe5e 	bl	80098f4 <enable_ref_spads>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009c3e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d174      	bne.n	8009d30 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8009c46:	69bb      	ldr	r3, [r7, #24]
 8009c48:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 8009c4a:	f107 0312 	add.w	r3, r7, #18
 8009c4e:	4619      	mov	r1, r3
 8009c50:	68f8      	ldr	r0, [r7, #12]
 8009c52:	f7ff fecb 	bl	80099ec <perform_ref_signal_measurement>
 8009c56:	4603      	mov	r3, r0
 8009c58:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8009c5c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d161      	bne.n	8009d28 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8009c64:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8009c66:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d25d      	bcs.n	8009d28 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009c70:	e009      	b.n	8009c86 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8009c72:	68fa      	ldr	r2, [r7, #12]
 8009c74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c76:	4413      	add	r3, r2
 8009c78:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8009c80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c82:	3301      	adds	r3, #1
 8009c84:	64bb      	str	r3, [r7, #72]	; 0x48
 8009c86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d3f1      	bcc.n	8009c72 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8009c8e:	e002      	b.n	8009c96 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8009c90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c92:	3301      	adds	r3, #1
 8009c94:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8009c96:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8009c9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c9c:	4413      	add	r3, r2
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f7ff fdb0 	bl	8009804 <is_aperture>
 8009ca4:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d103      	bne.n	8009cb2 <VL53L0X_perform_ref_spad_management+0x1f2>
 8009caa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cae:	429a      	cmp	r2, r3
 8009cb0:	d3ee      	bcc.n	8009c90 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 8009cb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009cb8:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 8009cc6:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009cca:	f107 0218 	add.w	r2, r7, #24
 8009cce:	9204      	str	r2, [sp, #16]
 8009cd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009cd2:	9203      	str	r2, [sp, #12]
 8009cd4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009cd6:	9202      	str	r2, [sp, #8]
 8009cd8:	9301      	str	r3, [sp, #4]
 8009cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cdc:	9300      	str	r3, [sp, #0]
 8009cde:	4623      	mov	r3, r4
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	68f8      	ldr	r0, [r7, #12]
 8009ce4:	f7ff fe06 	bl	80098f4 <enable_ref_spads>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8009cee:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d11b      	bne.n	8009d2e <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8009cf6:	69bb      	ldr	r3, [r7, #24]
 8009cf8:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 8009cfa:	f107 0312 	add.w	r3, r7, #18
 8009cfe:	4619      	mov	r1, r3
 8009d00:	68f8      	ldr	r0, [r7, #12]
 8009d02:	f7ff fe73 	bl	80099ec <perform_ref_signal_measurement>
 8009d06:	4603      	mov	r3, r0
 8009d08:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8009d0c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d10c      	bne.n	8009d2e <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8009d14:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8009d16:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d208      	bcs.n	8009d2e <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8009d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d24:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8009d26:	e002      	b.n	8009d2e <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8009d28:	2300      	movs	r3, #0
 8009d2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d2c:	e000      	b.n	8009d30 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8009d2e:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8009d30:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	f040 80af 	bne.w	8009e98 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8009d3a:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8009d3c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009d3e:	429a      	cmp	r2, r3
 8009d40:	f240 80aa 	bls.w	8009e98 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8009d44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d46:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 8009d4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d4c:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f503 7192 	add.w	r1, r3, #292	; 0x124
 8009d54:	f107 031c 	add.w	r3, r7, #28
 8009d58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f003 f929 	bl	800cfb2 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8009d60:	8a7b      	ldrh	r3, [r7, #18]
 8009d62:	461a      	mov	r2, r3
 8009d64:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009d66:	1ad3      	subs	r3, r2, r3
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	bfb8      	it	lt
 8009d6c:	425b      	neglt	r3, r3
 8009d6e:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8009d70:	2300      	movs	r3, #0
 8009d72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 8009d76:	e086      	b.n	8009e86 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 8009d7e:	f107 0314 	add.w	r3, r7, #20
 8009d82:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009d84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009d86:	f7ff fcde 	bl	8009746 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d90:	d103      	bne.n	8009d9a <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009d92:	23ce      	movs	r3, #206	; 0xce
 8009d94:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8009d98:	e07e      	b.n	8009e98 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8009d9a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009d9e:	697a      	ldr	r2, [r7, #20]
 8009da0:	4413      	add	r3, r2
 8009da2:	4618      	mov	r0, r3
 8009da4:	f7ff fd2e 	bl	8009804 <is_aperture>
 8009da8:	4603      	mov	r3, r0
 8009daa:	461a      	mov	r2, r3
 8009dac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d003      	beq.n	8009dba <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8009db2:	2301      	movs	r3, #1
 8009db4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 8009db8:	e06e      	b.n	8009e98 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8009dba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009dbc:	3301      	adds	r3, #1
 8009dbe:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 8009dca:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009dcc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009dce:	4618      	mov	r0, r3
 8009dd0:	f7ff fd32 	bl	8009838 <enable_spad_bit>
 8009dd4:	4603      	mov	r3, r0
 8009dd6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8009dda:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d10c      	bne.n	8009dfc <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8009de2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009de4:	3301      	adds	r3, #1
 8009de6:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 8009dee:	4619      	mov	r1, r3
 8009df0:	68f8      	ldr	r0, [r7, #12]
 8009df2:	f7ff fd59 	bl	80098a8 <set_ref_spad_map>
 8009df6:	4603      	mov	r3, r0
 8009df8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8009dfc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d146      	bne.n	8009e92 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8009e04:	f107 0312 	add.w	r3, r7, #18
 8009e08:	4619      	mov	r1, r3
 8009e0a:	68f8      	ldr	r0, [r7, #12]
 8009e0c:	f7ff fdee 	bl	80099ec <perform_ref_signal_measurement>
 8009e10:	4603      	mov	r3, r0
 8009e12:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8009e16:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d13b      	bne.n	8009e96 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8009e1e:	8a7b      	ldrh	r3, [r7, #18]
 8009e20:	461a      	mov	r2, r3
 8009e22:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009e24:	1ad3      	subs	r3, r2, r3
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	bfb8      	it	lt
 8009e2a:	425b      	neglt	r3, r3
 8009e2c:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8009e2e:	8a7b      	ldrh	r3, [r7, #18]
 8009e30:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d21c      	bcs.n	8009e70 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8009e36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d914      	bls.n	8009e68 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8009e3e:	f107 031c 	add.w	r3, r7, #28
 8009e42:	4619      	mov	r1, r3
 8009e44:	68f8      	ldr	r0, [r7, #12]
 8009e46:	f7ff fd2f 	bl	80098a8 <set_ref_spad_map>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 8009e56:	f107 011c 	add.w	r1, r7, #28
 8009e5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f003 f8a8 	bl	800cfb2 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8009e62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e64:	3b01      	subs	r3, #1
 8009e66:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e6e:	e00a      	b.n	8009e86 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8009e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e72:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 8009e7a:	f107 031c 	add.w	r3, r7, #28
 8009e7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e80:	4618      	mov	r0, r3
 8009e82:	f003 f896 	bl	800cfb2 <memcpy>
		while (!complete) {
 8009e86:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	f43f af74 	beq.w	8009d78 <VL53L0X_perform_ref_spad_management+0x2b8>
 8009e90:	e002      	b.n	8009e98 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8009e92:	bf00      	nop
 8009e94:	e000      	b.n	8009e98 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8009e96:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009e98:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d115      	bne.n	8009ecc <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009ea4:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8009eac:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	b2da      	uxtb	r2, r3
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	781a      	ldrb	r2, [r3, #0]
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8009ecc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	375c      	adds	r7, #92	; 0x5c
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd90      	pop	{r4, r7, pc}

08009ed8 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8009ed8:	b590      	push	{r4, r7, lr}
 8009eda:	b093      	sub	sp, #76	; 0x4c
 8009edc:	af06      	add	r7, sp, #24
 8009ede:	60f8      	str	r0, [r7, #12]
 8009ee0:	60b9      	str	r1, [r7, #8]
 8009ee2:	4613      	mov	r3, r2
 8009ee4:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 8009eec:	2300      	movs	r3, #0
 8009eee:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8009ef0:	23b4      	movs	r3, #180	; 0xb4
 8009ef2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 8009ef6:	2306      	movs	r3, #6
 8009ef8:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8009efa:	232c      	movs	r3, #44	; 0x2c
 8009efc:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009efe:	2201      	movs	r2, #1
 8009f00:	21ff      	movs	r1, #255	; 0xff
 8009f02:	68f8      	ldr	r0, [r7, #12]
 8009f04:	f002 fc12 	bl	800c72c <VL53L0X_WrByte>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8009f0e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d107      	bne.n	8009f26 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8009f16:	2200      	movs	r2, #0
 8009f18:	214f      	movs	r1, #79	; 0x4f
 8009f1a:	68f8      	ldr	r0, [r7, #12]
 8009f1c:	f002 fc06 	bl	800c72c <VL53L0X_WrByte>
 8009f20:	4603      	mov	r3, r0
 8009f22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8009f26:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d107      	bne.n	8009f3e <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8009f2e:	222c      	movs	r2, #44	; 0x2c
 8009f30:	214e      	movs	r1, #78	; 0x4e
 8009f32:	68f8      	ldr	r0, [r7, #12]
 8009f34:	f002 fbfa 	bl	800c72c <VL53L0X_WrByte>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8009f3e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d107      	bne.n	8009f56 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009f46:	2200      	movs	r2, #0
 8009f48:	21ff      	movs	r1, #255	; 0xff
 8009f4a:	68f8      	ldr	r0, [r7, #12]
 8009f4c:	f002 fbee 	bl	800c72c <VL53L0X_WrByte>
 8009f50:	4603      	mov	r3, r0
 8009f52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8009f56:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d109      	bne.n	8009f72 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8009f5e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009f62:	461a      	mov	r2, r3
 8009f64:	21b6      	movs	r1, #182	; 0xb6
 8009f66:	68f8      	ldr	r0, [r7, #12]
 8009f68:	f002 fbe0 	bl	800c72c <VL53L0X_WrByte>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8009f72:	2300      	movs	r3, #0
 8009f74:	627b      	str	r3, [r7, #36]	; 0x24
 8009f76:	e009      	b.n	8009f8c <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8009f78:	68fa      	ldr	r2, [r7, #12]
 8009f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f7c:	4413      	add	r3, r2
 8009f7e:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8009f82:	2200      	movs	r2, #0
 8009f84:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8009f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f88:	3301      	adds	r3, #1
 8009f8a:	627b      	str	r3, [r7, #36]	; 0x24
 8009f8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f8e:	69fb      	ldr	r3, [r7, #28]
 8009f90:	429a      	cmp	r2, r3
 8009f92:	d3f1      	bcc.n	8009f78 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8009f94:	79fb      	ldrb	r3, [r7, #7]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d011      	beq.n	8009fbe <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8009f9a:	e002      	b.n	8009fa2 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8009f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8009fa2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8009fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fa8:	4413      	add	r3, r2
 8009faa:	4618      	mov	r0, r3
 8009fac:	f7ff fc2a 	bl	8009804 <is_aperture>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d103      	bne.n	8009fbe <VL53L0X_set_reference_spads+0xe6>
 8009fb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009fb8:	69bb      	ldr	r3, [r7, #24]
 8009fba:	429a      	cmp	r2, r3
 8009fbc:	d3ee      	bcc.n	8009f9c <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 8009fca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009fce:	79f9      	ldrb	r1, [r7, #7]
 8009fd0:	f107 0214 	add.w	r2, r7, #20
 8009fd4:	9204      	str	r2, [sp, #16]
 8009fd6:	68ba      	ldr	r2, [r7, #8]
 8009fd8:	9203      	str	r2, [sp, #12]
 8009fda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009fdc:	9202      	str	r2, [sp, #8]
 8009fde:	9301      	str	r3, [sp, #4]
 8009fe0:	69fb      	ldr	r3, [r7, #28]
 8009fe2:	9300      	str	r3, [sp, #0]
 8009fe4:	4623      	mov	r3, r4
 8009fe6:	4602      	mov	r2, r0
 8009fe8:	68f8      	ldr	r0, [r7, #12]
 8009fea:	f7ff fc83 	bl	80098f4 <enable_ref_spads>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8009ff4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d10c      	bne.n	800a016 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	2201      	movs	r2, #1
 800a000:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	b2da      	uxtb	r2, r3
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	79fa      	ldrb	r2, [r7, #7]
 800a012:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800a016:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800a01a:	4618      	mov	r0, r3
 800a01c:	3734      	adds	r7, #52	; 0x34
 800a01e:	46bd      	mov	sp, r7
 800a020:	bd90      	pop	{r4, r7, pc}

0800a022 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800a022:	b580      	push	{r7, lr}
 800a024:	b084      	sub	sp, #16
 800a026:	af00      	add	r7, sp, #0
 800a028:	6078      	str	r0, [r7, #4]
 800a02a:	460b      	mov	r3, r1
 800a02c:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a02e:	2300      	movs	r3, #0
 800a030:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d10a      	bne.n	800a050 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800a03a:	78fb      	ldrb	r3, [r7, #3]
 800a03c:	f043 0301 	orr.w	r3, r3, #1
 800a040:	b2db      	uxtb	r3, r3
 800a042:	461a      	mov	r2, r3
 800a044:	2100      	movs	r1, #0
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f002 fb70 	bl	800c72c <VL53L0X_WrByte>
 800a04c:	4603      	mov	r3, r0
 800a04e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800a050:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d104      	bne.n	800a062 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f000 f9bf 	bl	800a3dc <VL53L0X_measurement_poll_for_completion>
 800a05e:	4603      	mov	r3, r0
 800a060:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d105      	bne.n	800a076 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800a06a:	2100      	movs	r1, #0
 800a06c:	6878      	ldr	r0, [r7, #4]
 800a06e:	f7ff fac9 	bl	8009604 <VL53L0X_ClearInterruptMask>
 800a072:	4603      	mov	r3, r0
 800a074:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d106      	bne.n	800a08c <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800a07e:	2200      	movs	r2, #0
 800a080:	2100      	movs	r1, #0
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f002 fb52 	bl	800c72c <VL53L0X_WrByte>
 800a088:	4603      	mov	r3, r0
 800a08a:	73fb      	strb	r3, [r7, #15]

	return Status;
 800a08c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a090:	4618      	mov	r0, r3
 800a092:	3710      	adds	r7, #16
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}

0800a098 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b084      	sub	sp, #16
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
 800a0a0:	4608      	mov	r0, r1
 800a0a2:	4611      	mov	r1, r2
 800a0a4:	461a      	mov	r2, r3
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	70fb      	strb	r3, [r7, #3]
 800a0aa:	460b      	mov	r3, r1
 800a0ac:	70bb      	strb	r3, [r7, #2]
 800a0ae:	4613      	mov	r3, r2
 800a0b0:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	21ff      	movs	r1, #255	; 0xff
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f002 fb34 	bl	800c72c <VL53L0X_WrByte>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	7bfb      	ldrb	r3, [r7, #15]
 800a0ca:	4313      	orrs	r3, r2
 800a0cc:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	2100      	movs	r1, #0
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f002 fb2a 	bl	800c72c <VL53L0X_WrByte>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	461a      	mov	r2, r3
 800a0dc:	7bfb      	ldrb	r3, [r7, #15]
 800a0de:	4313      	orrs	r3, r2
 800a0e0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	21ff      	movs	r1, #255	; 0xff
 800a0e6:	6878      	ldr	r0, [r7, #4]
 800a0e8:	f002 fb20 	bl	800c72c <VL53L0X_WrByte>
 800a0ec:	4603      	mov	r3, r0
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	7bfb      	ldrb	r3, [r7, #15]
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800a0f6:	78fb      	ldrb	r3, [r7, #3]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d01e      	beq.n	800a13a <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800a0fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d009      	beq.n	800a118 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800a104:	69ba      	ldr	r2, [r7, #24]
 800a106:	21cb      	movs	r1, #203	; 0xcb
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f002 fbc3 	bl	800c894 <VL53L0X_RdByte>
 800a10e:	4603      	mov	r3, r0
 800a110:	461a      	mov	r2, r3
 800a112:	7bfb      	ldrb	r3, [r7, #15]
 800a114:	4313      	orrs	r3, r2
 800a116:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800a118:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d02a      	beq.n	800a176 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800a120:	f107 030e 	add.w	r3, r7, #14
 800a124:	461a      	mov	r2, r3
 800a126:	21ee      	movs	r1, #238	; 0xee
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f002 fbb3 	bl	800c894 <VL53L0X_RdByte>
 800a12e:	4603      	mov	r3, r0
 800a130:	461a      	mov	r2, r3
 800a132:	7bfb      	ldrb	r3, [r7, #15]
 800a134:	4313      	orrs	r3, r2
 800a136:	73fb      	strb	r3, [r7, #15]
 800a138:	e01d      	b.n	800a176 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800a13a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d00a      	beq.n	800a158 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800a142:	78bb      	ldrb	r3, [r7, #2]
 800a144:	461a      	mov	r2, r3
 800a146:	21cb      	movs	r1, #203	; 0xcb
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f002 faef 	bl	800c72c <VL53L0X_WrByte>
 800a14e:	4603      	mov	r3, r0
 800a150:	461a      	mov	r2, r3
 800a152:	7bfb      	ldrb	r3, [r7, #15]
 800a154:	4313      	orrs	r3, r2
 800a156:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800a158:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d00a      	beq.n	800a176 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800a160:	787b      	ldrb	r3, [r7, #1]
 800a162:	2280      	movs	r2, #128	; 0x80
 800a164:	21ee      	movs	r1, #238	; 0xee
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f002 fb60 	bl	800c82c <VL53L0X_UpdateByte>
 800a16c:	4603      	mov	r3, r0
 800a16e:	461a      	mov	r2, r3
 800a170:	7bfb      	ldrb	r3, [r7, #15]
 800a172:	4313      	orrs	r3, r2
 800a174:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a176:	2201      	movs	r2, #1
 800a178:	21ff      	movs	r1, #255	; 0xff
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f002 fad6 	bl	800c72c <VL53L0X_WrByte>
 800a180:	4603      	mov	r3, r0
 800a182:	461a      	mov	r2, r3
 800a184:	7bfb      	ldrb	r3, [r7, #15]
 800a186:	4313      	orrs	r3, r2
 800a188:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a18a:	2201      	movs	r2, #1
 800a18c:	2100      	movs	r1, #0
 800a18e:	6878      	ldr	r0, [r7, #4]
 800a190:	f002 facc 	bl	800c72c <VL53L0X_WrByte>
 800a194:	4603      	mov	r3, r0
 800a196:	461a      	mov	r2, r3
 800a198:	7bfb      	ldrb	r3, [r7, #15]
 800a19a:	4313      	orrs	r3, r2
 800a19c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a19e:	2200      	movs	r2, #0
 800a1a0:	21ff      	movs	r1, #255	; 0xff
 800a1a2:	6878      	ldr	r0, [r7, #4]
 800a1a4:	f002 fac2 	bl	800c72c <VL53L0X_WrByte>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	7bfb      	ldrb	r3, [r7, #15]
 800a1ae:	4313      	orrs	r3, r2
 800a1b0:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800a1b2:	7bbb      	ldrb	r3, [r7, #14]
 800a1b4:	f023 0310 	bic.w	r3, r3, #16
 800a1b8:	b2da      	uxtb	r2, r3
 800a1ba:	69fb      	ldr	r3, [r7, #28]
 800a1bc:	701a      	strb	r2, [r3, #0]

	return Status;
 800a1be:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}

0800a1ca <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800a1ca:	b580      	push	{r7, lr}
 800a1cc:	b08a      	sub	sp, #40	; 0x28
 800a1ce:	af04      	add	r7, sp, #16
 800a1d0:	60f8      	str	r0, [r7, #12]
 800a1d2:	60b9      	str	r1, [r7, #8]
 800a1d4:	4611      	mov	r1, r2
 800a1d6:	461a      	mov	r2, r3
 800a1d8:	460b      	mov	r3, r1
 800a1da:	71fb      	strb	r3, [r7, #7]
 800a1dc:	4613      	mov	r3, r2
 800a1de:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800a1f4:	79bb      	ldrb	r3, [r7, #6]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d003      	beq.n	800a202 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800a200:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800a202:	2201      	movs	r2, #1
 800a204:	2101      	movs	r1, #1
 800a206:	68f8      	ldr	r0, [r7, #12]
 800a208:	f002 fa90 	bl	800c72c <VL53L0X_WrByte>
 800a20c:	4603      	mov	r3, r0
 800a20e:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800a210:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d105      	bne.n	800a224 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800a218:	2140      	movs	r1, #64	; 0x40
 800a21a:	68f8      	ldr	r0, [r7, #12]
 800a21c:	f7ff ff01 	bl	800a022 <VL53L0X_perform_single_ref_calibration>
 800a220:	4603      	mov	r3, r0
 800a222:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800a224:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d115      	bne.n	800a258 <VL53L0X_perform_vhv_calibration+0x8e>
 800a22c:	79fb      	ldrb	r3, [r7, #7]
 800a22e:	2b01      	cmp	r3, #1
 800a230:	d112      	bne.n	800a258 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800a232:	7d39      	ldrb	r1, [r7, #20]
 800a234:	7d7a      	ldrb	r2, [r7, #21]
 800a236:	2300      	movs	r3, #0
 800a238:	9303      	str	r3, [sp, #12]
 800a23a:	2301      	movs	r3, #1
 800a23c:	9302      	str	r3, [sp, #8]
 800a23e:	f107 0313 	add.w	r3, r7, #19
 800a242:	9301      	str	r3, [sp, #4]
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	9300      	str	r3, [sp, #0]
 800a248:	460b      	mov	r3, r1
 800a24a:	2101      	movs	r1, #1
 800a24c:	68f8      	ldr	r0, [r7, #12]
 800a24e:	f7ff ff23 	bl	800a098 <VL53L0X_ref_calibration_io>
 800a252:	4603      	mov	r3, r0
 800a254:	75fb      	strb	r3, [r7, #23]
 800a256:	e002      	b.n	800a25e <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	2200      	movs	r2, #0
 800a25c:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800a25e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d112      	bne.n	800a28c <VL53L0X_perform_vhv_calibration+0xc2>
 800a266:	79bb      	ldrb	r3, [r7, #6]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d00f      	beq.n	800a28c <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a26c:	7dbb      	ldrb	r3, [r7, #22]
 800a26e:	461a      	mov	r2, r3
 800a270:	2101      	movs	r1, #1
 800a272:	68f8      	ldr	r0, [r7, #12]
 800a274:	f002 fa5a 	bl	800c72c <VL53L0X_WrByte>
 800a278:	4603      	mov	r3, r0
 800a27a:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800a27c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d103      	bne.n	800a28c <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	7dba      	ldrb	r2, [r7, #22]
 800a288:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800a28c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a290:	4618      	mov	r0, r3
 800a292:	3718      	adds	r7, #24
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b08a      	sub	sp, #40	; 0x28
 800a29c:	af04      	add	r7, sp, #16
 800a29e:	60f8      	str	r0, [r7, #12]
 800a2a0:	60b9      	str	r1, [r7, #8]
 800a2a2:	4611      	mov	r1, r2
 800a2a4:	461a      	mov	r2, r3
 800a2a6:	460b      	mov	r3, r1
 800a2a8:	71fb      	strb	r3, [r7, #7]
 800a2aa:	4613      	mov	r3, r2
 800a2ac:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800a2be:	79bb      	ldrb	r3, [r7, #6]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d003      	beq.n	800a2cc <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800a2ca:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800a2cc:	2202      	movs	r2, #2
 800a2ce:	2101      	movs	r1, #1
 800a2d0:	68f8      	ldr	r0, [r7, #12]
 800a2d2:	f002 fa2b 	bl	800c72c <VL53L0X_WrByte>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800a2da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d105      	bne.n	800a2ee <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800a2e2:	2100      	movs	r1, #0
 800a2e4:	68f8      	ldr	r0, [r7, #12]
 800a2e6:	f7ff fe9c 	bl	800a022 <VL53L0X_perform_single_ref_calibration>
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800a2ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d115      	bne.n	800a322 <VL53L0X_perform_phase_calibration+0x8a>
 800a2f6:	79fb      	ldrb	r3, [r7, #7]
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d112      	bne.n	800a322 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800a2fc:	7d39      	ldrb	r1, [r7, #20]
 800a2fe:	7d7a      	ldrb	r2, [r7, #21]
 800a300:	2301      	movs	r3, #1
 800a302:	9303      	str	r3, [sp, #12]
 800a304:	2300      	movs	r3, #0
 800a306:	9302      	str	r3, [sp, #8]
 800a308:	68bb      	ldr	r3, [r7, #8]
 800a30a:	9301      	str	r3, [sp, #4]
 800a30c:	f107 0313 	add.w	r3, r7, #19
 800a310:	9300      	str	r3, [sp, #0]
 800a312:	460b      	mov	r3, r1
 800a314:	2101      	movs	r1, #1
 800a316:	68f8      	ldr	r0, [r7, #12]
 800a318:	f7ff febe 	bl	800a098 <VL53L0X_ref_calibration_io>
 800a31c:	4603      	mov	r3, r0
 800a31e:	75fb      	strb	r3, [r7, #23]
 800a320:	e002      	b.n	800a328 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	2200      	movs	r2, #0
 800a326:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800a328:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d112      	bne.n	800a356 <VL53L0X_perform_phase_calibration+0xbe>
 800a330:	79bb      	ldrb	r3, [r7, #6]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d00f      	beq.n	800a356 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a336:	7dbb      	ldrb	r3, [r7, #22]
 800a338:	461a      	mov	r2, r3
 800a33a:	2101      	movs	r1, #1
 800a33c:	68f8      	ldr	r0, [r7, #12]
 800a33e:	f002 f9f5 	bl	800c72c <VL53L0X_WrByte>
 800a342:	4603      	mov	r3, r0
 800a344:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800a346:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d103      	bne.n	800a356 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	7dba      	ldrb	r2, [r7, #22]
 800a352:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800a356:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3718      	adds	r7, #24
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}

0800a362 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800a362:	b580      	push	{r7, lr}
 800a364:	b086      	sub	sp, #24
 800a366:	af00      	add	r7, sp, #0
 800a368:	60f8      	str	r0, [r7, #12]
 800a36a:	60b9      	str	r1, [r7, #8]
 800a36c:	607a      	str	r2, [r7, #4]
 800a36e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a370:	2300      	movs	r3, #0
 800a372:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a374:	2300      	movs	r3, #0
 800a376:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800a37e:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800a380:	78fa      	ldrb	r2, [r7, #3]
 800a382:	2300      	movs	r3, #0
 800a384:	68b9      	ldr	r1, [r7, #8]
 800a386:	68f8      	ldr	r0, [r7, #12]
 800a388:	f7ff ff1f 	bl	800a1ca <VL53L0X_perform_vhv_calibration>
 800a38c:	4603      	mov	r3, r0
 800a38e:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800a390:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d107      	bne.n	800a3a8 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800a398:	78fa      	ldrb	r2, [r7, #3]
 800a39a:	2300      	movs	r3, #0
 800a39c:	6879      	ldr	r1, [r7, #4]
 800a39e:	68f8      	ldr	r0, [r7, #12]
 800a3a0:	f7ff ff7a 	bl	800a298 <VL53L0X_perform_phase_calibration>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800a3a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d10f      	bne.n	800a3d0 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a3b0:	7dbb      	ldrb	r3, [r7, #22]
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	2101      	movs	r1, #1
 800a3b6:	68f8      	ldr	r0, [r7, #12]
 800a3b8:	f002 f9b8 	bl	800c72c <VL53L0X_WrByte>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800a3c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d103      	bne.n	800a3d0 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	7dba      	ldrb	r2, [r7, #22]
 800a3cc:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800a3d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	3718      	adds	r7, #24
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}

0800a3dc <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b086      	sub	sp, #24
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800a3f0:	f107 030f 	add.w	r3, r7, #15
 800a3f4:	4619      	mov	r1, r3
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f7fe fe18 	bl	800902c <VL53L0X_GetMeasurementDataReady>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800a400:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d110      	bne.n	800a42a <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800a408:	7bfb      	ldrb	r3, [r7, #15]
 800a40a:	2b01      	cmp	r3, #1
 800a40c:	d00f      	beq.n	800a42e <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800a40e:	693b      	ldr	r3, [r7, #16]
 800a410:	3301      	adds	r3, #1
 800a412:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a41a:	d302      	bcc.n	800a422 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800a41c:	23f9      	movs	r3, #249	; 0xf9
 800a41e:	75fb      	strb	r3, [r7, #23]
			break;
 800a420:	e006      	b.n	800a430 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f002 fad4 	bl	800c9d0 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800a428:	e7e2      	b.n	800a3f0 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800a42a:	bf00      	nop
 800a42c:	e000      	b.n	800a430 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800a42e:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800a430:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a434:	4618      	mov	r0, r3
 800a436:	3718      	adds	r7, #24
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}

0800a43c <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b085      	sub	sp, #20
 800a440:	af00      	add	r7, sp, #0
 800a442:	4603      	mov	r3, r0
 800a444:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800a446:	2300      	movs	r3, #0
 800a448:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800a44a:	79fb      	ldrb	r3, [r7, #7]
 800a44c:	3301      	adds	r3, #1
 800a44e:	b2db      	uxtb	r3, r3
 800a450:	005b      	lsls	r3, r3, #1
 800a452:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800a454:	7bfb      	ldrb	r3, [r7, #15]
}
 800a456:	4618      	mov	r0, r3
 800a458:	3714      	adds	r7, #20
 800a45a:	46bd      	mov	sp, r7
 800a45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a460:	4770      	bx	lr

0800a462 <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800a462:	b480      	push	{r7}
 800a464:	b085      	sub	sp, #20
 800a466:	af00      	add	r7, sp, #0
 800a468:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800a46a:	2300      	movs	r3, #0
 800a46c:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800a46e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a472:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800a474:	e002      	b.n	800a47c <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	089b      	lsrs	r3, r3, #2
 800a47a:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800a47c:	68ba      	ldr	r2, [r7, #8]
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	429a      	cmp	r2, r3
 800a482:	d8f8      	bhi.n	800a476 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800a484:	e017      	b.n	800a4b6 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800a486:	68fa      	ldr	r2, [r7, #12]
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	4413      	add	r3, r2
 800a48c:	687a      	ldr	r2, [r7, #4]
 800a48e:	429a      	cmp	r2, r3
 800a490:	d30b      	bcc.n	800a4aa <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800a492:	68fa      	ldr	r2, [r7, #12]
 800a494:	68bb      	ldr	r3, [r7, #8]
 800a496:	4413      	add	r3, r2
 800a498:	687a      	ldr	r2, [r7, #4]
 800a49a:	1ad3      	subs	r3, r2, r3
 800a49c:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	085b      	lsrs	r3, r3, #1
 800a4a2:	68ba      	ldr	r2, [r7, #8]
 800a4a4:	4413      	add	r3, r2
 800a4a6:	60fb      	str	r3, [r7, #12]
 800a4a8:	e002      	b.n	800a4b0 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	085b      	lsrs	r3, r3, #1
 800a4ae:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	089b      	lsrs	r3, r3, #2
 800a4b4:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d1e4      	bne.n	800a486 <VL53L0X_isqrt+0x24>
	}

	return res;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
}
 800a4be:	4618      	mov	r0, r3
 800a4c0:	3714      	adds	r7, #20
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c8:	4770      	bx	lr

0800a4ca <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800a4ca:	b580      	push	{r7, lr}
 800a4cc:	b086      	sub	sp, #24
 800a4ce:	af00      	add	r7, sp, #0
 800a4d0:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	2183      	movs	r1, #131	; 0x83
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f002 f926 	bl	800c72c <VL53L0X_WrByte>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	461a      	mov	r2, r3
 800a4e4:	7dfb      	ldrb	r3, [r7, #23]
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800a4ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d11e      	bne.n	800a530 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800a4f6:	f107 030f 	add.w	r3, r7, #15
 800a4fa:	461a      	mov	r2, r3
 800a4fc:	2183      	movs	r1, #131	; 0x83
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f002 f9c8 	bl	800c894 <VL53L0X_RdByte>
 800a504:	4603      	mov	r3, r0
 800a506:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800a508:	7bfb      	ldrb	r3, [r7, #15]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d10a      	bne.n	800a524 <VL53L0X_device_read_strobe+0x5a>
 800a50e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d106      	bne.n	800a524 <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800a516:	693b      	ldr	r3, [r7, #16]
 800a518:	3301      	adds	r3, #1
 800a51a:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a522:	d3e8      	bcc.n	800a4f6 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800a524:	693b      	ldr	r3, [r7, #16]
 800a526:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a52a:	d301      	bcc.n	800a530 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800a52c:	23f9      	movs	r3, #249	; 0xf9
 800a52e:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800a530:	2201      	movs	r2, #1
 800a532:	2183      	movs	r1, #131	; 0x83
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f002 f8f9 	bl	800c72c <VL53L0X_WrByte>
 800a53a:	4603      	mov	r3, r0
 800a53c:	461a      	mov	r2, r3
 800a53e:	7dfb      	ldrb	r3, [r7, #23]
 800a540:	4313      	orrs	r3, r2
 800a542:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800a544:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800a548:	4618      	mov	r0, r3
 800a54a:	3718      	adds	r7, #24
 800a54c:	46bd      	mov	sp, r7
 800a54e:	bd80      	pop	{r7, pc}

0800a550 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b098      	sub	sp, #96	; 0x60
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	460b      	mov	r3, r1
 800a55a:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a55c:	2300      	movs	r3, #0
 800a55e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800a562:	2300      	movs	r3, #0
 800a564:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 800a568:	2300      	movs	r3, #0
 800a56a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 800a56e:	2300      	movs	r3, #0
 800a570:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800a572:	2300      	movs	r3, #0
 800a574:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800a576:	2300      	movs	r3, #0
 800a578:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800a57a:	2300      	movs	r3, #0
 800a57c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800a580:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800a584:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800a586:	2300      	movs	r3, #0
 800a588:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800a58a:	2300      	movs	r3, #0
 800a58c:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800a58e:	2300      	movs	r3, #0
 800a590:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800a598:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800a59c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a5a0:	2b07      	cmp	r3, #7
 800a5a2:	f000 8408 	beq.w	800adb6 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	2180      	movs	r1, #128	; 0x80
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f002 f8be 	bl	800c72c <VL53L0X_WrByte>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a5be:	2201      	movs	r2, #1
 800a5c0:	21ff      	movs	r1, #255	; 0xff
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f002 f8b2 	bl	800c72c <VL53L0X_WrByte>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	461a      	mov	r2, r3
 800a5cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a5d0:	4313      	orrs	r3, r2
 800a5d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	2100      	movs	r1, #0
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f002 f8a6 	bl	800c72c <VL53L0X_WrByte>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	461a      	mov	r2, r3
 800a5e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800a5ee:	2206      	movs	r2, #6
 800a5f0:	21ff      	movs	r1, #255	; 0xff
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f002 f89a 	bl	800c72c <VL53L0X_WrByte>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	461a      	mov	r2, r3
 800a5fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a600:	4313      	orrs	r3, r2
 800a602:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800a606:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800a60a:	461a      	mov	r2, r3
 800a60c:	2183      	movs	r1, #131	; 0x83
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f002 f940 	bl	800c894 <VL53L0X_RdByte>
 800a614:	4603      	mov	r3, r0
 800a616:	461a      	mov	r2, r3
 800a618:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a61c:	4313      	orrs	r3, r2
 800a61e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800a622:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a626:	f043 0304 	orr.w	r3, r3, #4
 800a62a:	b2db      	uxtb	r3, r3
 800a62c:	461a      	mov	r2, r3
 800a62e:	2183      	movs	r1, #131	; 0x83
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f002 f87b 	bl	800c72c <VL53L0X_WrByte>
 800a636:	4603      	mov	r3, r0
 800a638:	461a      	mov	r2, r3
 800a63a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a63e:	4313      	orrs	r3, r2
 800a640:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800a644:	2207      	movs	r2, #7
 800a646:	21ff      	movs	r1, #255	; 0xff
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f002 f86f 	bl	800c72c <VL53L0X_WrByte>
 800a64e:	4603      	mov	r3, r0
 800a650:	461a      	mov	r2, r3
 800a652:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a656:	4313      	orrs	r3, r2
 800a658:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800a65c:	2201      	movs	r2, #1
 800a65e:	2181      	movs	r1, #129	; 0x81
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f002 f863 	bl	800c72c <VL53L0X_WrByte>
 800a666:	4603      	mov	r3, r0
 800a668:	461a      	mov	r2, r3
 800a66a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a66e:	4313      	orrs	r3, r2
 800a670:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f002 f9ab 	bl	800c9d0 <VL53L0X_PollingDelay>
 800a67a:	4603      	mov	r3, r0
 800a67c:	461a      	mov	r2, r3
 800a67e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a682:	4313      	orrs	r3, r2
 800a684:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a688:	2201      	movs	r2, #1
 800a68a:	2180      	movs	r1, #128	; 0x80
 800a68c:	6878      	ldr	r0, [r7, #4]
 800a68e:	f002 f84d 	bl	800c72c <VL53L0X_WrByte>
 800a692:	4603      	mov	r3, r0
 800a694:	461a      	mov	r2, r3
 800a696:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a69a:	4313      	orrs	r3, r2
 800a69c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 800a6a0:	78fb      	ldrb	r3, [r7, #3]
 800a6a2:	f003 0301 	and.w	r3, r3, #1
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	f000 8098 	beq.w	800a7dc <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800a6ac:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a6b0:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	f040 8091 	bne.w	800a7dc <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800a6ba:	226b      	movs	r2, #107	; 0x6b
 800a6bc:	2194      	movs	r1, #148	; 0x94
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f002 f834 	bl	800c72c <VL53L0X_WrByte>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	461a      	mov	r2, r3
 800a6c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a6cc:	4313      	orrs	r3, r2
 800a6ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f7ff fef9 	bl	800a4ca <VL53L0X_device_read_strobe>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	461a      	mov	r2, r3
 800a6dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a6e0:	4313      	orrs	r3, r2
 800a6e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a6e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a6ea:	461a      	mov	r2, r3
 800a6ec:	2190      	movs	r1, #144	; 0x90
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f002 f932 	bl	800c958 <VL53L0X_RdDWord>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	461a      	mov	r2, r3
 800a6f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800a702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a704:	0a1b      	lsrs	r3, r3, #8
 800a706:	b2db      	uxtb	r3, r3
 800a708:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a70c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800a710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a712:	0bdb      	lsrs	r3, r3, #15
 800a714:	b2db      	uxtb	r3, r3
 800a716:	f003 0301 	and.w	r3, r3, #1
 800a71a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800a71e:	2224      	movs	r2, #36	; 0x24
 800a720:	2194      	movs	r1, #148	; 0x94
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f002 f802 	bl	800c72c <VL53L0X_WrByte>
 800a728:	4603      	mov	r3, r0
 800a72a:	461a      	mov	r2, r3
 800a72c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a730:	4313      	orrs	r3, r2
 800a732:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f7ff fec7 	bl	800a4ca <VL53L0X_device_read_strobe>
 800a73c:	4603      	mov	r3, r0
 800a73e:	461a      	mov	r2, r3
 800a740:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a744:	4313      	orrs	r3, r2
 800a746:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a74a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a74e:	461a      	mov	r2, r3
 800a750:	2190      	movs	r1, #144	; 0x90
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f002 f900 	bl	800c958 <VL53L0X_RdDWord>
 800a758:	4603      	mov	r3, r0
 800a75a:	461a      	mov	r2, r3
 800a75c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a760:	4313      	orrs	r3, r2
 800a762:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800a766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a768:	0e1b      	lsrs	r3, r3, #24
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800a76e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a770:	0c1b      	lsrs	r3, r3, #16
 800a772:	b2db      	uxtb	r3, r3
 800a774:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800a776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a778:	0a1b      	lsrs	r3, r3, #8
 800a77a:	b2db      	uxtb	r3, r3
 800a77c:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800a77e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a780:	b2db      	uxtb	r3, r3
 800a782:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800a784:	2225      	movs	r2, #37	; 0x25
 800a786:	2194      	movs	r1, #148	; 0x94
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f001 ffcf 	bl	800c72c <VL53L0X_WrByte>
 800a78e:	4603      	mov	r3, r0
 800a790:	461a      	mov	r2, r3
 800a792:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a796:	4313      	orrs	r3, r2
 800a798:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f7ff fe94 	bl	800a4ca <VL53L0X_device_read_strobe>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	461a      	mov	r2, r3
 800a7a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a7aa:	4313      	orrs	r3, r2
 800a7ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a7b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a7b4:	461a      	mov	r2, r3
 800a7b6:	2190      	movs	r1, #144	; 0x90
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f002 f8cd 	bl	800c958 <VL53L0X_RdDWord>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	461a      	mov	r2, r3
 800a7c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a7c6:	4313      	orrs	r3, r2
 800a7c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800a7cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7ce:	0e1b      	lsrs	r3, r3, #24
 800a7d0:	b2db      	uxtb	r3, r3
 800a7d2:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800a7d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7d6:	0c1b      	lsrs	r3, r3, #16
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800a7dc:	78fb      	ldrb	r3, [r7, #3]
 800a7de:	f003 0302 	and.w	r3, r3, #2
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	f000 8189 	beq.w	800aafa <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800a7e8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a7ec:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	f040 8182 	bne.w	800aafa <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800a7f6:	2202      	movs	r2, #2
 800a7f8:	2194      	movs	r1, #148	; 0x94
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f001 ff96 	bl	800c72c <VL53L0X_WrByte>
 800a800:	4603      	mov	r3, r0
 800a802:	461a      	mov	r2, r3
 800a804:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a808:	4313      	orrs	r3, r2
 800a80a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	f7ff fe5b 	bl	800a4ca <VL53L0X_device_read_strobe>
 800a814:	4603      	mov	r3, r0
 800a816:	461a      	mov	r2, r3
 800a818:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a81c:	4313      	orrs	r3, r2
 800a81e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800a822:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800a826:	461a      	mov	r2, r3
 800a828:	2190      	movs	r1, #144	; 0x90
 800a82a:	6878      	ldr	r0, [r7, #4]
 800a82c:	f002 f832 	bl	800c894 <VL53L0X_RdByte>
 800a830:	4603      	mov	r3, r0
 800a832:	461a      	mov	r2, r3
 800a834:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a838:	4313      	orrs	r3, r2
 800a83a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800a83e:	227b      	movs	r2, #123	; 0x7b
 800a840:	2194      	movs	r1, #148	; 0x94
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f001 ff72 	bl	800c72c <VL53L0X_WrByte>
 800a848:	4603      	mov	r3, r0
 800a84a:	461a      	mov	r2, r3
 800a84c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a850:	4313      	orrs	r3, r2
 800a852:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a856:	6878      	ldr	r0, [r7, #4]
 800a858:	f7ff fe37 	bl	800a4ca <VL53L0X_device_read_strobe>
 800a85c:	4603      	mov	r3, r0
 800a85e:	461a      	mov	r2, r3
 800a860:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a864:	4313      	orrs	r3, r2
 800a866:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800a86a:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800a86e:	461a      	mov	r2, r3
 800a870:	2190      	movs	r1, #144	; 0x90
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	f002 f80e 	bl	800c894 <VL53L0X_RdByte>
 800a878:	4603      	mov	r3, r0
 800a87a:	461a      	mov	r2, r3
 800a87c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a880:	4313      	orrs	r3, r2
 800a882:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800a886:	2277      	movs	r2, #119	; 0x77
 800a888:	2194      	movs	r1, #148	; 0x94
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f001 ff4e 	bl	800c72c <VL53L0X_WrByte>
 800a890:	4603      	mov	r3, r0
 800a892:	461a      	mov	r2, r3
 800a894:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a898:	4313      	orrs	r3, r2
 800a89a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	f7ff fe13 	bl	800a4ca <VL53L0X_device_read_strobe>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	461a      	mov	r2, r3
 800a8a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a8ac:	4313      	orrs	r3, r2
 800a8ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a8b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a8b6:	461a      	mov	r2, r3
 800a8b8:	2190      	movs	r1, #144	; 0x90
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	f002 f84c 	bl	800c958 <VL53L0X_RdDWord>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	461a      	mov	r2, r3
 800a8c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a8c8:	4313      	orrs	r3, r2
 800a8ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800a8ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8d0:	0e5b      	lsrs	r3, r3, #25
 800a8d2:	b2db      	uxtb	r3, r3
 800a8d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8d8:	b2db      	uxtb	r3, r3
 800a8da:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800a8dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8de:	0c9b      	lsrs	r3, r3, #18
 800a8e0:	b2db      	uxtb	r3, r3
 800a8e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8e6:	b2db      	uxtb	r3, r3
 800a8e8:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800a8ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ec:	0adb      	lsrs	r3, r3, #11
 800a8ee:	b2db      	uxtb	r3, r3
 800a8f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8f4:	b2db      	uxtb	r3, r3
 800a8f6:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800a8f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8fa:	091b      	lsrs	r3, r3, #4
 800a8fc:	b2db      	uxtb	r3, r3
 800a8fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a902:	b2db      	uxtb	r3, r3
 800a904:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800a906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a908:	b2db      	uxtb	r3, r3
 800a90a:	00db      	lsls	r3, r3, #3
 800a90c:	b2db      	uxtb	r3, r3
 800a90e:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800a912:	b2db      	uxtb	r3, r3
 800a914:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800a918:	2278      	movs	r2, #120	; 0x78
 800a91a:	2194      	movs	r1, #148	; 0x94
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f001 ff05 	bl	800c72c <VL53L0X_WrByte>
 800a922:	4603      	mov	r3, r0
 800a924:	461a      	mov	r2, r3
 800a926:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a92a:	4313      	orrs	r3, r2
 800a92c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	f7ff fdca 	bl	800a4ca <VL53L0X_device_read_strobe>
 800a936:	4603      	mov	r3, r0
 800a938:	461a      	mov	r2, r3
 800a93a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a93e:	4313      	orrs	r3, r2
 800a940:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a944:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a948:	461a      	mov	r2, r3
 800a94a:	2190      	movs	r1, #144	; 0x90
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f002 f803 	bl	800c958 <VL53L0X_RdDWord>
 800a952:	4603      	mov	r3, r0
 800a954:	461a      	mov	r2, r3
 800a956:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a95a:	4313      	orrs	r3, r2
 800a95c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800a960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a962:	0f5b      	lsrs	r3, r3, #29
 800a964:	b2db      	uxtb	r3, r3
 800a966:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a96a:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800a96c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a970:	4413      	add	r3, r2
 800a972:	b2db      	uxtb	r3, r3
 800a974:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800a976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a978:	0d9b      	lsrs	r3, r3, #22
 800a97a:	b2db      	uxtb	r3, r3
 800a97c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a980:	b2db      	uxtb	r3, r3
 800a982:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800a984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a986:	0bdb      	lsrs	r3, r3, #15
 800a988:	b2db      	uxtb	r3, r3
 800a98a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a98e:	b2db      	uxtb	r3, r3
 800a990:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800a992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a994:	0a1b      	lsrs	r3, r3, #8
 800a996:	b2db      	uxtb	r3, r3
 800a998:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a99c:	b2db      	uxtb	r3, r3
 800a99e:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800a9a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9a2:	085b      	lsrs	r3, r3, #1
 800a9a4:	b2db      	uxtb	r3, r3
 800a9a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a9aa:	b2db      	uxtb	r3, r3
 800a9ac:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800a9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9b0:	b2db      	uxtb	r3, r3
 800a9b2:	019b      	lsls	r3, r3, #6
 800a9b4:	b2db      	uxtb	r3, r3
 800a9b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9ba:	b2db      	uxtb	r3, r3
 800a9bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800a9c0:	2279      	movs	r2, #121	; 0x79
 800a9c2:	2194      	movs	r1, #148	; 0x94
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f001 feb1 	bl	800c72c <VL53L0X_WrByte>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f7ff fd76 	bl	800a4ca <VL53L0X_device_read_strobe>
 800a9de:	4603      	mov	r3, r0
 800a9e0:	461a      	mov	r2, r3
 800a9e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a9ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a9f0:	461a      	mov	r2, r3
 800a9f2:	2190      	movs	r1, #144	; 0x90
 800a9f4:	6878      	ldr	r0, [r7, #4]
 800a9f6:	f001 ffaf 	bl	800c958 <VL53L0X_RdDWord>
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	461a      	mov	r2, r3
 800a9fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa02:	4313      	orrs	r3, r2
 800aa04:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800aa08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa0a:	0e9b      	lsrs	r3, r3, #26
 800aa0c:	b2db      	uxtb	r3, r3
 800aa0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa12:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800aa14:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aa18:	4413      	add	r3, r2
 800aa1a:	b2db      	uxtb	r3, r3
 800aa1c:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800aa1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa20:	0cdb      	lsrs	r3, r3, #19
 800aa22:	b2db      	uxtb	r3, r3
 800aa24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa28:	b2db      	uxtb	r3, r3
 800aa2a:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800aa2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa2e:	0b1b      	lsrs	r3, r3, #12
 800aa30:	b2db      	uxtb	r3, r3
 800aa32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa36:	b2db      	uxtb	r3, r3
 800aa38:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800aa3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa3c:	095b      	lsrs	r3, r3, #5
 800aa3e:	b2db      	uxtb	r3, r3
 800aa40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa44:	b2db      	uxtb	r3, r3
 800aa46:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800aa48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa4a:	b2db      	uxtb	r3, r3
 800aa4c:	009b      	lsls	r3, r3, #2
 800aa4e:	b2db      	uxtb	r3, r3
 800aa50:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800aa54:	b2db      	uxtb	r3, r3
 800aa56:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800aa5a:	227a      	movs	r2, #122	; 0x7a
 800aa5c:	2194      	movs	r1, #148	; 0x94
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f001 fe64 	bl	800c72c <VL53L0X_WrByte>
 800aa64:	4603      	mov	r3, r0
 800aa66:	461a      	mov	r2, r3
 800aa68:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa6c:	4313      	orrs	r3, r2
 800aa6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f7ff fd29 	bl	800a4ca <VL53L0X_device_read_strobe>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	461a      	mov	r2, r3
 800aa7c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa80:	4313      	orrs	r3, r2
 800aa82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800aa86:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800aa8a:	461a      	mov	r2, r3
 800aa8c:	2190      	movs	r1, #144	; 0x90
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f001 ff62 	bl	800c958 <VL53L0X_RdDWord>
 800aa94:	4603      	mov	r3, r0
 800aa96:	461a      	mov	r2, r3
 800aa98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa9c:	4313      	orrs	r3, r2
 800aa9e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800aaa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaa4:	0f9b      	lsrs	r3, r3, #30
 800aaa6:	b2db      	uxtb	r3, r3
 800aaa8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaac:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800aaae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aab2:	4413      	add	r3, r2
 800aab4:	b2db      	uxtb	r3, r3
 800aab6:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800aab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaba:	0ddb      	lsrs	r3, r3, #23
 800aabc:	b2db      	uxtb	r3, r3
 800aabe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aac2:	b2db      	uxtb	r3, r3
 800aac4:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800aac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aac8:	0c1b      	lsrs	r3, r3, #16
 800aaca:	b2db      	uxtb	r3, r3
 800aacc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aad0:	b2db      	uxtb	r3, r3
 800aad2:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800aad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad6:	0a5b      	lsrs	r3, r3, #9
 800aad8:	b2db      	uxtb	r3, r3
 800aada:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aade:	b2db      	uxtb	r3, r3
 800aae0:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800aae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aae6:	089b      	lsrs	r3, r3, #2
 800aae8:	b2db      	uxtb	r3, r3
 800aaea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaee:	b2db      	uxtb	r3, r3
 800aaf0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800aafa:	78fb      	ldrb	r3, [r7, #3]
 800aafc:	f003 0304 	and.w	r3, r3, #4
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	f000 80f1 	beq.w	800ace8 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800ab06:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ab0a:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	f040 80ea 	bne.w	800ace8 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800ab14:	227b      	movs	r2, #123	; 0x7b
 800ab16:	2194      	movs	r1, #148	; 0x94
 800ab18:	6878      	ldr	r0, [r7, #4]
 800ab1a:	f001 fe07 	bl	800c72c <VL53L0X_WrByte>
 800ab1e:	4603      	mov	r3, r0
 800ab20:	461a      	mov	r2, r3
 800ab22:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab26:	4313      	orrs	r3, r2
 800ab28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f7ff fccc 	bl	800a4ca <VL53L0X_device_read_strobe>
 800ab32:	4603      	mov	r3, r0
 800ab34:	461a      	mov	r2, r3
 800ab36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab3a:	4313      	orrs	r3, r2
 800ab3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800ab40:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ab44:	461a      	mov	r2, r3
 800ab46:	2190      	movs	r1, #144	; 0x90
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f001 ff05 	bl	800c958 <VL53L0X_RdDWord>
 800ab4e:	4603      	mov	r3, r0
 800ab50:	461a      	mov	r2, r3
 800ab52:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab56:	4313      	orrs	r3, r2
 800ab58:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800ab5c:	227c      	movs	r2, #124	; 0x7c
 800ab5e:	2194      	movs	r1, #148	; 0x94
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f001 fde3 	bl	800c72c <VL53L0X_WrByte>
 800ab66:	4603      	mov	r3, r0
 800ab68:	461a      	mov	r2, r3
 800ab6a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab6e:	4313      	orrs	r3, r2
 800ab70:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ab74:	6878      	ldr	r0, [r7, #4]
 800ab76:	f7ff fca8 	bl	800a4ca <VL53L0X_device_read_strobe>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	461a      	mov	r2, r3
 800ab7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab82:	4313      	orrs	r3, r2
 800ab84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800ab88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	2190      	movs	r1, #144	; 0x90
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f001 fee1 	bl	800c958 <VL53L0X_RdDWord>
 800ab96:	4603      	mov	r3, r0
 800ab98:	461a      	mov	r2, r3
 800ab9a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab9e:	4313      	orrs	r3, r2
 800aba0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800aba4:	2273      	movs	r2, #115	; 0x73
 800aba6:	2194      	movs	r1, #148	; 0x94
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f001 fdbf 	bl	800c72c <VL53L0X_WrByte>
 800abae:	4603      	mov	r3, r0
 800abb0:	461a      	mov	r2, r3
 800abb2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800abb6:	4313      	orrs	r3, r2
 800abb8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800abbc:	6878      	ldr	r0, [r7, #4]
 800abbe:	f7ff fc84 	bl	800a4ca <VL53L0X_device_read_strobe>
 800abc2:	4603      	mov	r3, r0
 800abc4:	461a      	mov	r2, r3
 800abc6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800abca:	4313      	orrs	r3, r2
 800abcc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800abd0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800abd4:	461a      	mov	r2, r3
 800abd6:	2190      	movs	r1, #144	; 0x90
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f001 febd 	bl	800c958 <VL53L0X_RdDWord>
 800abde:	4603      	mov	r3, r0
 800abe0:	461a      	mov	r2, r3
 800abe2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800abe6:	4313      	orrs	r3, r2
 800abe8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800abec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abee:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800abf0:	b29b      	uxth	r3, r3
 800abf2:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800abf4:	2274      	movs	r2, #116	; 0x74
 800abf6:	2194      	movs	r1, #148	; 0x94
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f001 fd97 	bl	800c72c <VL53L0X_WrByte>
 800abfe:	4603      	mov	r3, r0
 800ac00:	461a      	mov	r2, r3
 800ac02:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ac06:	4313      	orrs	r3, r2
 800ac08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ac0c:	6878      	ldr	r0, [r7, #4]
 800ac0e:	f7ff fc5c 	bl	800a4ca <VL53L0X_device_read_strobe>
 800ac12:	4603      	mov	r3, r0
 800ac14:	461a      	mov	r2, r3
 800ac16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ac1a:	4313      	orrs	r3, r2
 800ac1c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ac20:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ac24:	461a      	mov	r2, r3
 800ac26:	2190      	movs	r1, #144	; 0x90
 800ac28:	6878      	ldr	r0, [r7, #4]
 800ac2a:	f001 fe95 	bl	800c958 <VL53L0X_RdDWord>
 800ac2e:	4603      	mov	r3, r0
 800ac30:	461a      	mov	r2, r3
 800ac32:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ac36:	4313      	orrs	r3, r2
 800ac38:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800ac3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac3e:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800ac40:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ac42:	4313      	orrs	r3, r2
 800ac44:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800ac46:	2275      	movs	r2, #117	; 0x75
 800ac48:	2194      	movs	r1, #148	; 0x94
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f001 fd6e 	bl	800c72c <VL53L0X_WrByte>
 800ac50:	4603      	mov	r3, r0
 800ac52:	461a      	mov	r2, r3
 800ac54:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ac58:	4313      	orrs	r3, r2
 800ac5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	f7ff fc33 	bl	800a4ca <VL53L0X_device_read_strobe>
 800ac64:	4603      	mov	r3, r0
 800ac66:	461a      	mov	r2, r3
 800ac68:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ac72:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ac76:	461a      	mov	r2, r3
 800ac78:	2190      	movs	r1, #144	; 0x90
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f001 fe6c 	bl	800c958 <VL53L0X_RdDWord>
 800ac80:	4603      	mov	r3, r0
 800ac82:	461a      	mov	r2, r3
 800ac84:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ac88:	4313      	orrs	r3, r2
 800ac8a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800ac8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac90:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800ac92:	b29b      	uxth	r3, r3
 800ac94:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800ac96:	2276      	movs	r2, #118	; 0x76
 800ac98:	2194      	movs	r1, #148	; 0x94
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f001 fd46 	bl	800c72c <VL53L0X_WrByte>
 800aca0:	4603      	mov	r3, r0
 800aca2:	461a      	mov	r2, r3
 800aca4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aca8:	4313      	orrs	r3, r2
 800acaa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800acae:	6878      	ldr	r0, [r7, #4]
 800acb0:	f7ff fc0b 	bl	800a4ca <VL53L0X_device_read_strobe>
 800acb4:	4603      	mov	r3, r0
 800acb6:	461a      	mov	r2, r3
 800acb8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800acbc:	4313      	orrs	r3, r2
 800acbe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800acc2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800acc6:	461a      	mov	r2, r3
 800acc8:	2190      	movs	r1, #144	; 0x90
 800acca:	6878      	ldr	r0, [r7, #4]
 800accc:	f001 fe44 	bl	800c958 <VL53L0X_RdDWord>
 800acd0:	4603      	mov	r3, r0
 800acd2:	461a      	mov	r2, r3
 800acd4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800acd8:	4313      	orrs	r3, r2
 800acda:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800acde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ace0:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800ace2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ace4:	4313      	orrs	r3, r2
 800ace6:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800ace8:	2200      	movs	r2, #0
 800acea:	2181      	movs	r1, #129	; 0x81
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f001 fd1d 	bl	800c72c <VL53L0X_WrByte>
 800acf2:	4603      	mov	r3, r0
 800acf4:	461a      	mov	r2, r3
 800acf6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800acfa:	4313      	orrs	r3, r2
 800acfc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800ad00:	2206      	movs	r2, #6
 800ad02:	21ff      	movs	r1, #255	; 0xff
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f001 fd11 	bl	800c72c <VL53L0X_WrByte>
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	461a      	mov	r2, r3
 800ad0e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad12:	4313      	orrs	r3, r2
 800ad14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800ad18:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800ad1c:	461a      	mov	r2, r3
 800ad1e:	2183      	movs	r1, #131	; 0x83
 800ad20:	6878      	ldr	r0, [r7, #4]
 800ad22:	f001 fdb7 	bl	800c894 <VL53L0X_RdByte>
 800ad26:	4603      	mov	r3, r0
 800ad28:	461a      	mov	r2, r3
 800ad2a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800ad34:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ad38:	f023 0304 	bic.w	r3, r3, #4
 800ad3c:	b2db      	uxtb	r3, r3
 800ad3e:	461a      	mov	r2, r3
 800ad40:	2183      	movs	r1, #131	; 0x83
 800ad42:	6878      	ldr	r0, [r7, #4]
 800ad44:	f001 fcf2 	bl	800c72c <VL53L0X_WrByte>
 800ad48:	4603      	mov	r3, r0
 800ad4a:	461a      	mov	r2, r3
 800ad4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad50:	4313      	orrs	r3, r2
 800ad52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800ad56:	2201      	movs	r2, #1
 800ad58:	21ff      	movs	r1, #255	; 0xff
 800ad5a:	6878      	ldr	r0, [r7, #4]
 800ad5c:	f001 fce6 	bl	800c72c <VL53L0X_WrByte>
 800ad60:	4603      	mov	r3, r0
 800ad62:	461a      	mov	r2, r3
 800ad64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad68:	4313      	orrs	r3, r2
 800ad6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800ad6e:	2201      	movs	r2, #1
 800ad70:	2100      	movs	r1, #0
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f001 fcda 	bl	800c72c <VL53L0X_WrByte>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	461a      	mov	r2, r3
 800ad7c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad80:	4313      	orrs	r3, r2
 800ad82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800ad86:	2200      	movs	r2, #0
 800ad88:	21ff      	movs	r1, #255	; 0xff
 800ad8a:	6878      	ldr	r0, [r7, #4]
 800ad8c:	f001 fcce 	bl	800c72c <VL53L0X_WrByte>
 800ad90:	4603      	mov	r3, r0
 800ad92:	461a      	mov	r2, r3
 800ad94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800ad9e:	2200      	movs	r2, #0
 800ada0:	2180      	movs	r1, #128	; 0x80
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f001 fcc2 	bl	800c72c <VL53L0X_WrByte>
 800ada8:	4603      	mov	r3, r0
 800adaa:	461a      	mov	r2, r3
 800adac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800adb0:	4313      	orrs	r3, r2
 800adb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800adb6:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800adba:	2b00      	cmp	r3, #0
 800adbc:	f040 808f 	bne.w	800aede <VL53L0X_get_info_from_device+0x98e>
 800adc0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800adc4:	2b07      	cmp	r3, #7
 800adc6:	f000 808a 	beq.w	800aede <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800adca:	78fb      	ldrb	r3, [r7, #3]
 800adcc:	f003 0301 	and.w	r3, r3, #1
 800add0:	2b00      	cmp	r3, #0
 800add2:	d024      	beq.n	800ae1e <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800add4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800add8:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800addc:	2b00      	cmp	r3, #0
 800adde:	d11e      	bne.n	800ae1e <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800ade6:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800adf0:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800adf4:	2300      	movs	r3, #0
 800adf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800adf8:	e00e      	b.n	800ae18 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800adfa:	f107 0208 	add.w	r2, r7, #8
 800adfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae00:	4413      	add	r3, r2
 800ae02:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800ae04:	687a      	ldr	r2, [r7, #4]
 800ae06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae08:	4413      	add	r3, r2
 800ae0a:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800ae0e:	460a      	mov	r2, r1
 800ae10:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800ae12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae14:	3301      	adds	r3, #1
 800ae16:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ae18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae1a:	2b05      	cmp	r3, #5
 800ae1c:	dded      	ble.n	800adfa <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800ae1e:	78fb      	ldrb	r3, [r7, #3]
 800ae20:	f003 0302 	and.w	r3, r3, #2
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d018      	beq.n	800ae5a <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800ae28:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ae2c:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d112      	bne.n	800ae5a <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ae34:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ae3e:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	33f3      	adds	r3, #243	; 0xf3
 800ae4c:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800ae4e:	f107 0310 	add.w	r3, r7, #16
 800ae52:	4619      	mov	r1, r3
 800ae54:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ae56:	f002 f8a4 	bl	800cfa2 <strcpy>

		}

		if (((option & 4) == 4) &&
 800ae5a:	78fb      	ldrb	r3, [r7, #3]
 800ae5c:	f003 0304 	and.w	r3, r3, #4
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d030      	beq.n	800aec6 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800ae64:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ae68:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d12a      	bne.n	800aec6 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ae70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ae78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800ae80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ae82:	025b      	lsls	r3, r3, #9
 800ae84:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ae8a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800ae8e:	2300      	movs	r3, #0
 800ae90:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800ae94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d011      	beq.n	800aebe <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800ae9a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ae9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ae9e:	1ad3      	subs	r3, r2, r3
 800aea0:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800aea2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aea4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800aea8:	fb02 f303 	mul.w	r3, r2, r3
 800aeac:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800aeae:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 800aeb2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800aeb6:	425b      	negs	r3, r3
 800aeb8:	b29b      	uxth	r3, r3
 800aeba:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 800aebe:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800aec6:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800aeca:	78fb      	ldrb	r3, [r7, #3]
 800aecc:	4313      	orrs	r3, r2
 800aece:	b2db      	uxtb	r3, r3
 800aed0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800aed4:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800aede:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3760      	adds	r7, #96	; 0x60
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}

0800aeea <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800aeea:	b480      	push	{r7}
 800aeec:	b087      	sub	sp, #28
 800aeee:	af00      	add	r7, sp, #0
 800aef0:	6078      	str	r0, [r7, #4]
 800aef2:	460b      	mov	r3, r1
 800aef4:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800aef6:	f240 6277 	movw	r2, #1655	; 0x677
 800aefa:	f04f 0300 	mov.w	r3, #0
 800aefe:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800af02:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800af06:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800af08:	78fb      	ldrb	r3, [r7, #3]
 800af0a:	68fa      	ldr	r2, [r7, #12]
 800af0c:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800af10:	693a      	ldr	r2, [r7, #16]
 800af12:	fb02 f303 	mul.w	r3, r2, r3
 800af16:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800af18:	68bb      	ldr	r3, [r7, #8]
}
 800af1a:	4618      	mov	r0, r3
 800af1c:	371c      	adds	r7, #28
 800af1e:	46bd      	mov	sp, r7
 800af20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af24:	4770      	bx	lr

0800af26 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800af26:	b480      	push	{r7}
 800af28:	b087      	sub	sp, #28
 800af2a:	af00      	add	r7, sp, #0
 800af2c:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800af2e:	2300      	movs	r3, #0
 800af30:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800af32:	2300      	movs	r3, #0
 800af34:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800af36:	2300      	movs	r3, #0
 800af38:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d017      	beq.n	800af70 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	3b01      	subs	r3, #1
 800af44:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800af46:	e005      	b.n	800af54 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800af48:	693b      	ldr	r3, [r7, #16]
 800af4a:	085b      	lsrs	r3, r3, #1
 800af4c:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800af4e:	89fb      	ldrh	r3, [r7, #14]
 800af50:	3301      	adds	r3, #1
 800af52:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800af54:	693b      	ldr	r3, [r7, #16]
 800af56:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d1f4      	bne.n	800af48 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800af5e:	89fb      	ldrh	r3, [r7, #14]
 800af60:	021b      	lsls	r3, r3, #8
 800af62:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	b29b      	uxth	r3, r3
 800af68:	b2db      	uxtb	r3, r3
 800af6a:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800af6c:	4413      	add	r3, r2
 800af6e:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800af70:	8afb      	ldrh	r3, [r7, #22]

}
 800af72:	4618      	mov	r0, r3
 800af74:	371c      	adds	r7, #28
 800af76:	46bd      	mov	sp, r7
 800af78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7c:	4770      	bx	lr

0800af7e <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800af7e:	b480      	push	{r7}
 800af80:	b085      	sub	sp, #20
 800af82:	af00      	add	r7, sp, #0
 800af84:	4603      	mov	r3, r0
 800af86:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800af88:	2300      	movs	r3, #0
 800af8a:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800af8c:	88fb      	ldrh	r3, [r7, #6]
 800af8e:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800af90:	88fa      	ldrh	r2, [r7, #6]
 800af92:	0a12      	lsrs	r2, r2, #8
 800af94:	b292      	uxth	r2, r2
 800af96:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800af98:	3301      	adds	r3, #1
 800af9a:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800af9c:	68fb      	ldr	r3, [r7, #12]
}
 800af9e:	4618      	mov	r0, r3
 800afa0:	3714      	adds	r7, #20
 800afa2:	46bd      	mov	sp, r7
 800afa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa8:	4770      	bx	lr
	...

0800afac <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b088      	sub	sp, #32
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	60f8      	str	r0, [r7, #12]
 800afb4:	60b9      	str	r1, [r7, #8]
 800afb6:	4613      	mov	r3, r2
 800afb8:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800afba:	2300      	movs	r3, #0
 800afbc:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800afbe:	79fb      	ldrb	r3, [r7, #7]
 800afc0:	4619      	mov	r1, r3
 800afc2:	68f8      	ldr	r0, [r7, #12]
 800afc4:	f7ff ff91 	bl	800aeea <VL53L0X_calc_macro_period_ps>
 800afc8:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800afca:	69bb      	ldr	r3, [r7, #24]
 800afcc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800afd0:	4a0a      	ldr	r2, [pc, #40]	; (800affc <VL53L0X_calc_timeout_mclks+0x50>)
 800afd2:	fba2 2303 	umull	r2, r3, r2, r3
 800afd6:	099b      	lsrs	r3, r3, #6
 800afd8:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800afe0:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800afe4:	697b      	ldr	r3, [r7, #20]
 800afe6:	085b      	lsrs	r3, r3, #1
 800afe8:	441a      	add	r2, r3
	timeout_period_mclks =
 800afea:	697b      	ldr	r3, [r7, #20]
 800afec:	fbb2 f3f3 	udiv	r3, r2, r3
 800aff0:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800aff2:	69fb      	ldr	r3, [r7, #28]
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	3720      	adds	r7, #32
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}
 800affc:	10624dd3 	.word	0x10624dd3

0800b000 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b086      	sub	sp, #24
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	460b      	mov	r3, r1
 800b00a:	807b      	strh	r3, [r7, #2]
 800b00c:	4613      	mov	r3, r2
 800b00e:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800b010:	2300      	movs	r3, #0
 800b012:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800b014:	787b      	ldrb	r3, [r7, #1]
 800b016:	4619      	mov	r1, r3
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f7ff ff66 	bl	800aeea <VL53L0X_calc_macro_period_ps>
 800b01e:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b026:	4a0a      	ldr	r2, [pc, #40]	; (800b050 <VL53L0X_calc_timeout_us+0x50>)
 800b028:	fba2 2303 	umull	r2, r3, r2, r3
 800b02c:	099b      	lsrs	r3, r3, #6
 800b02e:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800b030:	887b      	ldrh	r3, [r7, #2]
 800b032:	68fa      	ldr	r2, [r7, #12]
 800b034:	fb02 f303 	mul.w	r3, r2, r3
 800b038:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800b03c:	4a04      	ldr	r2, [pc, #16]	; (800b050 <VL53L0X_calc_timeout_us+0x50>)
 800b03e:	fba2 2303 	umull	r2, r3, r2, r3
 800b042:	099b      	lsrs	r3, r3, #6
 800b044:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800b046:	697b      	ldr	r3, [r7, #20]
}
 800b048:	4618      	mov	r0, r3
 800b04a:	3718      	adds	r7, #24
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bd80      	pop	{r7, pc}
 800b050:	10624dd3 	.word	0x10624dd3

0800b054 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b08c      	sub	sp, #48	; 0x30
 800b058:	af00      	add	r7, sp, #0
 800b05a:	60f8      	str	r0, [r7, #12]
 800b05c:	460b      	mov	r3, r1
 800b05e:	607a      	str	r2, [r7, #4]
 800b060:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b062:	2300      	movs	r3, #0
 800b064:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800b068:	2300      	movs	r3, #0
 800b06a:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800b06e:	2300      	movs	r3, #0
 800b070:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800b072:	2300      	movs	r3, #0
 800b074:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800b076:	2300      	movs	r3, #0
 800b078:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800b07a:	7afb      	ldrb	r3, [r7, #11]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d005      	beq.n	800b08c <get_sequence_step_timeout+0x38>
 800b080:	7afb      	ldrb	r3, [r7, #11]
 800b082:	2b01      	cmp	r3, #1
 800b084:	d002      	beq.n	800b08c <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800b086:	7afb      	ldrb	r3, [r7, #11]
 800b088:	2b02      	cmp	r3, #2
 800b08a:	d128      	bne.n	800b0de <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b08c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b090:	461a      	mov	r2, r3
 800b092:	2100      	movs	r1, #0
 800b094:	68f8      	ldr	r0, [r7, #12]
 800b096:	f7fd fa89 	bl	80085ac <VL53L0X_GetVcselPulsePeriod>
 800b09a:	4603      	mov	r3, r0
 800b09c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800b0a0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d109      	bne.n	800b0bc <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800b0a8:	f107 0320 	add.w	r3, r7, #32
 800b0ac:	461a      	mov	r2, r3
 800b0ae:	2146      	movs	r1, #70	; 0x46
 800b0b0:	68f8      	ldr	r0, [r7, #12]
 800b0b2:	f001 fbef 	bl	800c894 <VL53L0X_RdByte>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800b0bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b0c0:	b29b      	uxth	r3, r3
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	f7ff ff5b 	bl	800af7e <VL53L0X_decode_timeout>
 800b0c8:	4603      	mov	r3, r0
 800b0ca:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800b0cc:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b0d0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b0d2:	4619      	mov	r1, r3
 800b0d4:	68f8      	ldr	r0, [r7, #12]
 800b0d6:	f7ff ff93 	bl	800b000 <VL53L0X_calc_timeout_us>
 800b0da:	62b8      	str	r0, [r7, #40]	; 0x28
 800b0dc:	e092      	b.n	800b204 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800b0de:	7afb      	ldrb	r3, [r7, #11]
 800b0e0:	2b03      	cmp	r3, #3
 800b0e2:	d135      	bne.n	800b150 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b0e4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b0e8:	461a      	mov	r2, r3
 800b0ea:	2100      	movs	r1, #0
 800b0ec:	68f8      	ldr	r0, [r7, #12]
 800b0ee:	f7fd fa5d 	bl	80085ac <VL53L0X_GetVcselPulsePeriod>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800b0f8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	f040 8081 	bne.w	800b204 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b102:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b106:	461a      	mov	r2, r3
 800b108:	2100      	movs	r1, #0
 800b10a:	68f8      	ldr	r0, [r7, #12]
 800b10c:	f7fd fa4e 	bl	80085ac <VL53L0X_GetVcselPulsePeriod>
 800b110:	4603      	mov	r3, r0
 800b112:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800b116:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d109      	bne.n	800b132 <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800b11e:	f107 031e 	add.w	r3, r7, #30
 800b122:	461a      	mov	r2, r3
 800b124:	2151      	movs	r1, #81	; 0x51
 800b126:	68f8      	ldr	r0, [r7, #12]
 800b128:	f001 fbde 	bl	800c8e8 <VL53L0X_RdWord>
 800b12c:	4603      	mov	r3, r0
 800b12e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800b132:	8bfb      	ldrh	r3, [r7, #30]
 800b134:	4618      	mov	r0, r3
 800b136:	f7ff ff22 	bl	800af7e <VL53L0X_decode_timeout>
 800b13a:	4603      	mov	r3, r0
 800b13c:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800b13e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b142:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b144:	4619      	mov	r1, r3
 800b146:	68f8      	ldr	r0, [r7, #12]
 800b148:	f7ff ff5a 	bl	800b000 <VL53L0X_calc_timeout_us>
 800b14c:	62b8      	str	r0, [r7, #40]	; 0x28
 800b14e:	e059      	b.n	800b204 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800b150:	7afb      	ldrb	r3, [r7, #11]
 800b152:	2b04      	cmp	r3, #4
 800b154:	d156      	bne.n	800b204 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800b156:	f107 0314 	add.w	r3, r7, #20
 800b15a:	4619      	mov	r1, r3
 800b15c:	68f8      	ldr	r0, [r7, #12]
 800b15e:	f7fd fb2f 	bl	80087c0 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800b162:	2300      	movs	r3, #0
 800b164:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800b166:	7dfb      	ldrb	r3, [r7, #23]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d01d      	beq.n	800b1a8 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b16c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b170:	461a      	mov	r2, r3
 800b172:	2100      	movs	r1, #0
 800b174:	68f8      	ldr	r0, [r7, #12]
 800b176:	f7fd fa19 	bl	80085ac <VL53L0X_GetVcselPulsePeriod>
 800b17a:	4603      	mov	r3, r0
 800b17c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800b180:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b184:	2b00      	cmp	r3, #0
 800b186:	d10f      	bne.n	800b1a8 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800b188:	f107 031e 	add.w	r3, r7, #30
 800b18c:	461a      	mov	r2, r3
 800b18e:	2151      	movs	r1, #81	; 0x51
 800b190:	68f8      	ldr	r0, [r7, #12]
 800b192:	f001 fba9 	bl	800c8e8 <VL53L0X_RdWord>
 800b196:	4603      	mov	r3, r0
 800b198:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800b19c:	8bfb      	ldrh	r3, [r7, #30]
 800b19e:	4618      	mov	r0, r3
 800b1a0:	f7ff feed 	bl	800af7e <VL53L0X_decode_timeout>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800b1a8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d109      	bne.n	800b1c4 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b1b0:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b1b4:	461a      	mov	r2, r3
 800b1b6:	2101      	movs	r1, #1
 800b1b8:	68f8      	ldr	r0, [r7, #12]
 800b1ba:	f7fd f9f7 	bl	80085ac <VL53L0X_GetVcselPulsePeriod>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800b1c4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d10f      	bne.n	800b1ec <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800b1cc:	f107 031c 	add.w	r3, r7, #28
 800b1d0:	461a      	mov	r2, r3
 800b1d2:	2171      	movs	r1, #113	; 0x71
 800b1d4:	68f8      	ldr	r0, [r7, #12]
 800b1d6:	f001 fb87 	bl	800c8e8 <VL53L0X_RdWord>
 800b1da:	4603      	mov	r3, r0
 800b1dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800b1e0:	8bbb      	ldrh	r3, [r7, #28]
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	f7ff fecb 	bl	800af7e <VL53L0X_decode_timeout>
 800b1e8:	4603      	mov	r3, r0
 800b1ea:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800b1ec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b1ee:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b1f0:	1ad3      	subs	r3, r2, r3
 800b1f2:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800b1f4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b1f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b1fa:	4619      	mov	r1, r3
 800b1fc:	68f8      	ldr	r0, [r7, #12]
 800b1fe:	f7ff feff 	bl	800b000 <VL53L0X_calc_timeout_us>
 800b202:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b208:	601a      	str	r2, [r3, #0]

	return Status;
 800b20a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b20e:	4618      	mov	r0, r3
 800b210:	3730      	adds	r7, #48	; 0x30
 800b212:	46bd      	mov	sp, r7
 800b214:	bd80      	pop	{r7, pc}

0800b216 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800b216:	b580      	push	{r7, lr}
 800b218:	b08a      	sub	sp, #40	; 0x28
 800b21a:	af00      	add	r7, sp, #0
 800b21c:	60f8      	str	r0, [r7, #12]
 800b21e:	460b      	mov	r3, r1
 800b220:	607a      	str	r2, [r7, #4]
 800b222:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b224:	2300      	movs	r3, #0
 800b226:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800b22a:	7afb      	ldrb	r3, [r7, #11]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d005      	beq.n	800b23c <set_sequence_step_timeout+0x26>
 800b230:	7afb      	ldrb	r3, [r7, #11]
 800b232:	2b01      	cmp	r3, #1
 800b234:	d002      	beq.n	800b23c <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800b236:	7afb      	ldrb	r3, [r7, #11]
 800b238:	2b02      	cmp	r3, #2
 800b23a:	d138      	bne.n	800b2ae <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b23c:	f107 031b 	add.w	r3, r7, #27
 800b240:	461a      	mov	r2, r3
 800b242:	2100      	movs	r1, #0
 800b244:	68f8      	ldr	r0, [r7, #12]
 800b246:	f7fd f9b1 	bl	80085ac <VL53L0X_GetVcselPulsePeriod>
 800b24a:	4603      	mov	r3, r0
 800b24c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800b250:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b254:	2b00      	cmp	r3, #0
 800b256:	d11a      	bne.n	800b28e <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800b258:	7efb      	ldrb	r3, [r7, #27]
 800b25a:	461a      	mov	r2, r3
 800b25c:	6879      	ldr	r1, [r7, #4]
 800b25e:	68f8      	ldr	r0, [r7, #12]
 800b260:	f7ff fea4 	bl	800afac <VL53L0X_calc_timeout_mclks>
 800b264:	4603      	mov	r3, r0
 800b266:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800b268:	8bbb      	ldrh	r3, [r7, #28]
 800b26a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b26e:	d903      	bls.n	800b278 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800b270:	23ff      	movs	r3, #255	; 0xff
 800b272:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b276:	e004      	b.n	800b282 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800b278:	8bbb      	ldrh	r3, [r7, #28]
 800b27a:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800b27c:	3b01      	subs	r3, #1
 800b27e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b282:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b286:	b29a      	uxth	r2, r3
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800b28e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b292:	2b00      	cmp	r3, #0
 800b294:	f040 80ab 	bne.w	800b3ee <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800b298:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b29c:	461a      	mov	r2, r3
 800b29e:	2146      	movs	r1, #70	; 0x46
 800b2a0:	68f8      	ldr	r0, [r7, #12]
 800b2a2:	f001 fa43 	bl	800c72c <VL53L0X_WrByte>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800b2ac:	e09f      	b.n	800b3ee <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800b2ae:	7afb      	ldrb	r3, [r7, #11]
 800b2b0:	2b03      	cmp	r3, #3
 800b2b2:	d135      	bne.n	800b320 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800b2b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d11b      	bne.n	800b2f4 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b2bc:	f107 031b 	add.w	r3, r7, #27
 800b2c0:	461a      	mov	r2, r3
 800b2c2:	2100      	movs	r1, #0
 800b2c4:	68f8      	ldr	r0, [r7, #12]
 800b2c6:	f7fd f971 	bl	80085ac <VL53L0X_GetVcselPulsePeriod>
 800b2ca:	4603      	mov	r3, r0
 800b2cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800b2d0:	7efb      	ldrb	r3, [r7, #27]
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	6879      	ldr	r1, [r7, #4]
 800b2d6:	68f8      	ldr	r0, [r7, #12]
 800b2d8:	f7ff fe68 	bl	800afac <VL53L0X_calc_timeout_mclks>
 800b2dc:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800b2de:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800b2e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	f7ff fe1f 	bl	800af26 <VL53L0X_encode_timeout>
 800b2e8:	4603      	mov	r3, r0
 800b2ea:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b2ec:	8b3a      	ldrh	r2, [r7, #24]
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800b2f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d108      	bne.n	800b30e <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800b2fc:	8b3b      	ldrh	r3, [r7, #24]
 800b2fe:	461a      	mov	r2, r3
 800b300:	2151      	movs	r1, #81	; 0x51
 800b302:	68f8      	ldr	r0, [r7, #12]
 800b304:	f001 fa36 	bl	800c774 <VL53L0X_WrWord>
 800b308:	4603      	mov	r3, r0
 800b30a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800b30e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b312:	2b00      	cmp	r3, #0
 800b314:	d16b      	bne.n	800b3ee <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	687a      	ldr	r2, [r7, #4]
 800b31a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800b31e:	e066      	b.n	800b3ee <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800b320:	7afb      	ldrb	r3, [r7, #11]
 800b322:	2b04      	cmp	r3, #4
 800b324:	d160      	bne.n	800b3e8 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800b326:	f107 0310 	add.w	r3, r7, #16
 800b32a:	4619      	mov	r1, r3
 800b32c:	68f8      	ldr	r0, [r7, #12]
 800b32e:	f7fd fa47 	bl	80087c0 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800b332:	2300      	movs	r3, #0
 800b334:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800b336:	7cfb      	ldrb	r3, [r7, #19]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d01d      	beq.n	800b378 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b33c:	f107 031b 	add.w	r3, r7, #27
 800b340:	461a      	mov	r2, r3
 800b342:	2100      	movs	r1, #0
 800b344:	68f8      	ldr	r0, [r7, #12]
 800b346:	f7fd f931 	bl	80085ac <VL53L0X_GetVcselPulsePeriod>
 800b34a:	4603      	mov	r3, r0
 800b34c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800b350:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b354:	2b00      	cmp	r3, #0
 800b356:	d10f      	bne.n	800b378 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800b358:	f107 0318 	add.w	r3, r7, #24
 800b35c:	461a      	mov	r2, r3
 800b35e:	2151      	movs	r1, #81	; 0x51
 800b360:	68f8      	ldr	r0, [r7, #12]
 800b362:	f001 fac1 	bl	800c8e8 <VL53L0X_RdWord>
 800b366:	4603      	mov	r3, r0
 800b368:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800b36c:	8b3b      	ldrh	r3, [r7, #24]
 800b36e:	4618      	mov	r0, r3
 800b370:	f7ff fe05 	bl	800af7e <VL53L0X_decode_timeout>
 800b374:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800b376:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800b378:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d109      	bne.n	800b394 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b380:	f107 031b 	add.w	r3, r7, #27
 800b384:	461a      	mov	r2, r3
 800b386:	2101      	movs	r1, #1
 800b388:	68f8      	ldr	r0, [r7, #12]
 800b38a:	f7fd f90f 	bl	80085ac <VL53L0X_GetVcselPulsePeriod>
 800b38e:	4603      	mov	r3, r0
 800b390:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800b394:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d128      	bne.n	800b3ee <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800b39c:	7efb      	ldrb	r3, [r7, #27]
 800b39e:	461a      	mov	r2, r3
 800b3a0:	6879      	ldr	r1, [r7, #4]
 800b3a2:	68f8      	ldr	r0, [r7, #12]
 800b3a4:	f7ff fe02 	bl	800afac <VL53L0X_calc_timeout_mclks>
 800b3a8:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800b3aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b3ac:	6a3a      	ldr	r2, [r7, #32]
 800b3ae:	4413      	add	r3, r2
 800b3b0:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800b3b2:	6a38      	ldr	r0, [r7, #32]
 800b3b4:	f7ff fdb7 	bl	800af26 <VL53L0X_encode_timeout>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800b3bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d108      	bne.n	800b3d6 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800b3c4:	8bfb      	ldrh	r3, [r7, #30]
 800b3c6:	461a      	mov	r2, r3
 800b3c8:	2171      	movs	r1, #113	; 0x71
 800b3ca:	68f8      	ldr	r0, [r7, #12]
 800b3cc:	f001 f9d2 	bl	800c774 <VL53L0X_WrWord>
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800b3d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d107      	bne.n	800b3ee <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	687a      	ldr	r2, [r7, #4]
 800b3e2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800b3e6:	e002      	b.n	800b3ee <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b3e8:	23fc      	movs	r3, #252	; 0xfc
 800b3ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800b3ee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	3728      	adds	r7, #40	; 0x28
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}

0800b3fa <VL53L0X_get_vcsel_pulse_period>:
	return Status;
}

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800b3fa:	b580      	push	{r7, lr}
 800b3fc:	b086      	sub	sp, #24
 800b3fe:	af00      	add	r7, sp, #0
 800b400:	60f8      	str	r0, [r7, #12]
 800b402:	460b      	mov	r3, r1
 800b404:	607a      	str	r2, [r7, #4]
 800b406:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b408:	2300      	movs	r3, #0
 800b40a:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800b40c:	7afb      	ldrb	r3, [r7, #11]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d002      	beq.n	800b418 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800b412:	2b01      	cmp	r3, #1
 800b414:	d00a      	beq.n	800b42c <VL53L0X_get_vcsel_pulse_period+0x32>
 800b416:	e013      	b.n	800b440 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800b418:	f107 0316 	add.w	r3, r7, #22
 800b41c:	461a      	mov	r2, r3
 800b41e:	2150      	movs	r1, #80	; 0x50
 800b420:	68f8      	ldr	r0, [r7, #12]
 800b422:	f001 fa37 	bl	800c894 <VL53L0X_RdByte>
 800b426:	4603      	mov	r3, r0
 800b428:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800b42a:	e00b      	b.n	800b444 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800b42c:	f107 0316 	add.w	r3, r7, #22
 800b430:	461a      	mov	r2, r3
 800b432:	2170      	movs	r1, #112	; 0x70
 800b434:	68f8      	ldr	r0, [r7, #12]
 800b436:	f001 fa2d 	bl	800c894 <VL53L0X_RdByte>
 800b43a:	4603      	mov	r3, r0
 800b43c:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800b43e:	e001      	b.n	800b444 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b440:	23fc      	movs	r3, #252	; 0xfc
 800b442:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800b444:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d107      	bne.n	800b45c <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800b44c:	7dbb      	ldrb	r3, [r7, #22]
 800b44e:	4618      	mov	r0, r3
 800b450:	f7fe fff4 	bl	800a43c <VL53L0X_decode_vcsel_period>
 800b454:	4603      	mov	r3, r0
 800b456:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	701a      	strb	r2, [r3, #0]

	return Status;
 800b45c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b460:	4618      	mov	r0, r3
 800b462:	3718      	adds	r7, #24
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}

0800b468 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b092      	sub	sp, #72	; 0x48
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
 800b470:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b472:	2300      	movs	r3, #0
 800b474:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800b478:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800b47c:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800b47e:	f240 7376 	movw	r3, #1910	; 0x776
 800b482:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800b484:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800b488:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800b48a:	f44f 7325 	mov.w	r3, #660	; 0x294
 800b48e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800b490:	f240 234e 	movw	r3, #590	; 0x24e
 800b494:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800b496:	f240 23b2 	movw	r3, #690	; 0x2b2
 800b49a:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800b49c:	f44f 7325 	mov.w	r3, #660	; 0x294
 800b4a0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800b4a2:	f240 2326 	movw	r3, #550	; 0x226
 800b4a6:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800b4ac:	f644 6320 	movw	r3, #20000	; 0x4e20
 800b4b0:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800b4b6:	683a      	ldr	r2, [r7, #0]
 800b4b8:	6a3b      	ldr	r3, [r7, #32]
 800b4ba:	429a      	cmp	r2, r3
 800b4bc:	d205      	bcs.n	800b4ca <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b4be:	23fc      	movs	r3, #252	; 0xfc
 800b4c0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800b4c4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b4c8:	e0aa      	b.n	800b620 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800b4ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b4cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4ce:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800b4d0:	683a      	ldr	r2, [r7, #0]
 800b4d2:	1ad3      	subs	r3, r2, r3
 800b4d4:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800b4d6:	f107 0314 	add.w	r3, r7, #20
 800b4da:	4619      	mov	r1, r3
 800b4dc:	6878      	ldr	r0, [r7, #4]
 800b4de:	f7fd f96f 	bl	80087c0 <VL53L0X_GetSequenceStepEnables>
 800b4e2:	4603      	mov	r3, r0
 800b4e4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800b4e8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d15b      	bne.n	800b5a8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800b4f0:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d105      	bne.n	800b502 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800b4f6:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d102      	bne.n	800b502 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800b4fc:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d052      	beq.n	800b5a8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800b502:	f107 0310 	add.w	r3, r7, #16
 800b506:	461a      	mov	r2, r3
 800b508:	2102      	movs	r1, #2
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f7ff fda2 	bl	800b054 <get_sequence_step_timeout>
 800b510:	4603      	mov	r3, r0
 800b512:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800b516:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d002      	beq.n	800b524 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800b51e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b522:	e07d      	b.n	800b620 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800b524:	7d3b      	ldrb	r3, [r7, #20]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d00f      	beq.n	800b54a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800b52a:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800b52c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b52e:	4413      	add	r3, r2
 800b530:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800b532:	69fa      	ldr	r2, [r7, #28]
 800b534:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b536:	429a      	cmp	r2, r3
 800b538:	d204      	bcs.n	800b544 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800b53a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b53c:	69fb      	ldr	r3, [r7, #28]
 800b53e:	1ad3      	subs	r3, r2, r3
 800b540:	643b      	str	r3, [r7, #64]	; 0x40
 800b542:	e002      	b.n	800b54a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b544:	23fc      	movs	r3, #252	; 0xfc
 800b546:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800b54a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d002      	beq.n	800b558 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800b552:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b556:	e063      	b.n	800b620 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800b558:	7dbb      	ldrb	r3, [r7, #22]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d011      	beq.n	800b582 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800b55e:	693a      	ldr	r2, [r7, #16]
 800b560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b562:	4413      	add	r3, r2
 800b564:	005b      	lsls	r3, r3, #1
 800b566:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800b568:	69fa      	ldr	r2, [r7, #28]
 800b56a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b56c:	429a      	cmp	r2, r3
 800b56e:	d204      	bcs.n	800b57a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800b570:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b572:	69fb      	ldr	r3, [r7, #28]
 800b574:	1ad3      	subs	r3, r2, r3
 800b576:	643b      	str	r3, [r7, #64]	; 0x40
 800b578:	e016      	b.n	800b5a8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b57a:	23fc      	movs	r3, #252	; 0xfc
 800b57c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800b580:	e012      	b.n	800b5a8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800b582:	7d7b      	ldrb	r3, [r7, #21]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d00f      	beq.n	800b5a8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800b588:	693b      	ldr	r3, [r7, #16]
 800b58a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b58c:	4413      	add	r3, r2
 800b58e:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800b590:	69fa      	ldr	r2, [r7, #28]
 800b592:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b594:	429a      	cmp	r2, r3
 800b596:	d204      	bcs.n	800b5a2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800b598:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b59a:	69fb      	ldr	r3, [r7, #28]
 800b59c:	1ad3      	subs	r3, r2, r3
 800b59e:	643b      	str	r3, [r7, #64]	; 0x40
 800b5a0:	e002      	b.n	800b5a8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b5a2:	23fc      	movs	r3, #252	; 0xfc
 800b5a4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800b5a8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d002      	beq.n	800b5b6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800b5b0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b5b4:	e034      	b.n	800b620 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800b5b6:	7dfb      	ldrb	r3, [r7, #23]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d019      	beq.n	800b5f0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800b5bc:	f107 030c 	add.w	r3, r7, #12
 800b5c0:	461a      	mov	r2, r3
 800b5c2:	2103      	movs	r1, #3
 800b5c4:	6878      	ldr	r0, [r7, #4]
 800b5c6:	f7ff fd45 	bl	800b054 <get_sequence_step_timeout>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b5d4:	4413      	add	r3, r2
 800b5d6:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800b5d8:	69fa      	ldr	r2, [r7, #28]
 800b5da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b5dc:	429a      	cmp	r2, r3
 800b5de:	d204      	bcs.n	800b5ea <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800b5e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b5e2:	69fb      	ldr	r3, [r7, #28]
 800b5e4:	1ad3      	subs	r3, r2, r3
 800b5e6:	643b      	str	r3, [r7, #64]	; 0x40
 800b5e8:	e002      	b.n	800b5f0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b5ea:	23fc      	movs	r3, #252	; 0xfc
 800b5ec:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800b5f0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d111      	bne.n	800b61c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800b5f8:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d00e      	beq.n	800b61c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800b5fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b602:	1ad3      	subs	r3, r2, r3
 800b604:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800b606:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b608:	2104      	movs	r1, #4
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f7ff fe03 	bl	800b216 <set_sequence_step_timeout>
 800b610:	4603      	mov	r3, r0
 800b612:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	683a      	ldr	r2, [r7, #0]
 800b61a:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800b61c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800b620:	4618      	mov	r0, r3
 800b622:	3748      	adds	r7, #72	; 0x48
 800b624:	46bd      	mov	sp, r7
 800b626:	bd80      	pop	{r7, pc}

0800b628 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b090      	sub	sp, #64	; 0x40
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
 800b630:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b632:	2300      	movs	r3, #0
 800b634:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800b638:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800b63c:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800b63e:	f240 7376 	movw	r3, #1910	; 0x776
 800b642:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800b644:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800b648:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800b64a:	f44f 7325 	mov.w	r3, #660	; 0x294
 800b64e:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800b650:	f240 234e 	movw	r3, #590	; 0x24e
 800b654:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800b656:	f240 23b2 	movw	r3, #690	; 0x2b2
 800b65a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800b65c:	f44f 7325 	mov.w	r3, #660	; 0x294
 800b660:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800b662:	f240 2326 	movw	r3, #550	; 0x226
 800b666:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800b668:	2300      	movs	r3, #0
 800b66a:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800b66c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b66e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b670:	441a      	add	r2, r3
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800b676:	f107 0318 	add.w	r3, r7, #24
 800b67a:	4619      	mov	r1, r3
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	f7fd f89f 	bl	80087c0 <VL53L0X_GetSequenceStepEnables>
 800b682:	4603      	mov	r3, r0
 800b684:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800b688:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d002      	beq.n	800b696 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800b690:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b694:	e075      	b.n	800b782 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800b696:	7e3b      	ldrb	r3, [r7, #24]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d105      	bne.n	800b6a8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800b69c:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d102      	bne.n	800b6a8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800b6a2:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d030      	beq.n	800b70a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800b6a8:	f107 0310 	add.w	r3, r7, #16
 800b6ac:	461a      	mov	r2, r3
 800b6ae:	2102      	movs	r1, #2
 800b6b0:	6878      	ldr	r0, [r7, #4]
 800b6b2:	f7ff fccf 	bl	800b054 <get_sequence_step_timeout>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800b6bc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d122      	bne.n	800b70a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800b6c4:	7e3b      	ldrb	r3, [r7, #24]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d007      	beq.n	800b6da <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800b6ce:	6939      	ldr	r1, [r7, #16]
 800b6d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6d2:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800b6d4:	441a      	add	r2, r3
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800b6da:	7ebb      	ldrb	r3, [r7, #26]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d009      	beq.n	800b6f4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800b6e4:	6939      	ldr	r1, [r7, #16]
 800b6e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6e8:	440b      	add	r3, r1
 800b6ea:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800b6ec:	441a      	add	r2, r3
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	601a      	str	r2, [r3, #0]
 800b6f2:	e00a      	b.n	800b70a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800b6f4:	7e7b      	ldrb	r3, [r7, #25]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d007      	beq.n	800b70a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800b6fe:	6939      	ldr	r1, [r7, #16]
 800b700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b702:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800b704:	441a      	add	r2, r3
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b70a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d114      	bne.n	800b73c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800b712:	7efb      	ldrb	r3, [r7, #27]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d011      	beq.n	800b73c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800b718:	f107 030c 	add.w	r3, r7, #12
 800b71c:	461a      	mov	r2, r3
 800b71e:	2103      	movs	r1, #3
 800b720:	6878      	ldr	r0, [r7, #4]
 800b722:	f7ff fc97 	bl	800b054 <get_sequence_step_timeout>
 800b726:	4603      	mov	r3, r0
 800b728:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800b730:	68f9      	ldr	r1, [r7, #12]
 800b732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b734:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800b736:	441a      	add	r2, r3
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b73c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b740:	2b00      	cmp	r3, #0
 800b742:	d114      	bne.n	800b76e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800b744:	7f3b      	ldrb	r3, [r7, #28]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d011      	beq.n	800b76e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800b74a:	f107 0314 	add.w	r3, r7, #20
 800b74e:	461a      	mov	r2, r3
 800b750:	2104      	movs	r1, #4
 800b752:	6878      	ldr	r0, [r7, #4]
 800b754:	f7ff fc7e 	bl	800b054 <get_sequence_step_timeout>
 800b758:	4603      	mov	r3, r0
 800b75a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800b762:	6979      	ldr	r1, [r7, #20]
 800b764:	6a3b      	ldr	r3, [r7, #32]
 800b766:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800b768:	441a      	add	r2, r3
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b76e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b772:	2b00      	cmp	r3, #0
 800b774:	d103      	bne.n	800b77e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	681a      	ldr	r2, [r3, #0]
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b77e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800b782:	4618      	mov	r0, r3
 800b784:	3740      	adds	r7, #64	; 0x40
 800b786:	46bd      	mov	sp, r7
 800b788:	bd80      	pop	{r7, pc}
	...

0800b78c <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b088      	sub	sp, #32
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
 800b794:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b796:	2300      	movs	r3, #0
 800b798:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800b79a:	2300      	movs	r3, #0
 800b79c:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800b79e:	e0c6      	b.n	800b92e <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800b7a0:	697b      	ldr	r3, [r7, #20]
 800b7a2:	683a      	ldr	r2, [r7, #0]
 800b7a4:	4413      	add	r3, r2
 800b7a6:	781b      	ldrb	r3, [r3, #0]
 800b7a8:	74fb      	strb	r3, [r7, #19]
		Index++;
 800b7aa:	697b      	ldr	r3, [r7, #20]
 800b7ac:	3301      	adds	r3, #1
 800b7ae:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800b7b0:	7cfb      	ldrb	r3, [r7, #19]
 800b7b2:	2bff      	cmp	r3, #255	; 0xff
 800b7b4:	f040 808d 	bne.w	800b8d2 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800b7b8:	697b      	ldr	r3, [r7, #20]
 800b7ba:	683a      	ldr	r2, [r7, #0]
 800b7bc:	4413      	add	r3, r2
 800b7be:	781b      	ldrb	r3, [r3, #0]
 800b7c0:	747b      	strb	r3, [r7, #17]
			Index++;
 800b7c2:	697b      	ldr	r3, [r7, #20]
 800b7c4:	3301      	adds	r3, #1
 800b7c6:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800b7c8:	7c7b      	ldrb	r3, [r7, #17]
 800b7ca:	2b03      	cmp	r3, #3
 800b7cc:	d87e      	bhi.n	800b8cc <VL53L0X_load_tuning_settings+0x140>
 800b7ce:	a201      	add	r2, pc, #4	; (adr r2, 800b7d4 <VL53L0X_load_tuning_settings+0x48>)
 800b7d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7d4:	0800b7e5 	.word	0x0800b7e5
 800b7d8:	0800b81f 	.word	0x0800b81f
 800b7dc:	0800b859 	.word	0x0800b859
 800b7e0:	0800b893 	.word	0x0800b893
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800b7e4:	697b      	ldr	r3, [r7, #20]
 800b7e6:	683a      	ldr	r2, [r7, #0]
 800b7e8:	4413      	add	r3, r2
 800b7ea:	781b      	ldrb	r3, [r3, #0]
 800b7ec:	743b      	strb	r3, [r7, #16]
				Index++;
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	3301      	adds	r3, #1
 800b7f2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800b7f4:	697b      	ldr	r3, [r7, #20]
 800b7f6:	683a      	ldr	r2, [r7, #0]
 800b7f8:	4413      	add	r3, r2
 800b7fa:	781b      	ldrb	r3, [r3, #0]
 800b7fc:	73fb      	strb	r3, [r7, #15]
				Index++;
 800b7fe:	697b      	ldr	r3, [r7, #20]
 800b800:	3301      	adds	r3, #1
 800b802:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800b804:	7c3b      	ldrb	r3, [r7, #16]
 800b806:	b29b      	uxth	r3, r3
 800b808:	021b      	lsls	r3, r3, #8
 800b80a:	b29a      	uxth	r2, r3
 800b80c:	7bfb      	ldrb	r3, [r7, #15]
 800b80e:	b29b      	uxth	r3, r3
 800b810:	4413      	add	r3, r2
 800b812:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	89ba      	ldrh	r2, [r7, #12]
 800b818:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800b81c:	e087      	b.n	800b92e <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800b81e:	697b      	ldr	r3, [r7, #20]
 800b820:	683a      	ldr	r2, [r7, #0]
 800b822:	4413      	add	r3, r2
 800b824:	781b      	ldrb	r3, [r3, #0]
 800b826:	743b      	strb	r3, [r7, #16]
				Index++;
 800b828:	697b      	ldr	r3, [r7, #20]
 800b82a:	3301      	adds	r3, #1
 800b82c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	683a      	ldr	r2, [r7, #0]
 800b832:	4413      	add	r3, r2
 800b834:	781b      	ldrb	r3, [r3, #0]
 800b836:	73fb      	strb	r3, [r7, #15]
				Index++;
 800b838:	697b      	ldr	r3, [r7, #20]
 800b83a:	3301      	adds	r3, #1
 800b83c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800b83e:	7c3b      	ldrb	r3, [r7, #16]
 800b840:	b29b      	uxth	r3, r3
 800b842:	021b      	lsls	r3, r3, #8
 800b844:	b29a      	uxth	r2, r3
 800b846:	7bfb      	ldrb	r3, [r7, #15]
 800b848:	b29b      	uxth	r3, r3
 800b84a:	4413      	add	r3, r2
 800b84c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	89ba      	ldrh	r2, [r7, #12]
 800b852:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800b856:	e06a      	b.n	800b92e <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800b858:	697b      	ldr	r3, [r7, #20]
 800b85a:	683a      	ldr	r2, [r7, #0]
 800b85c:	4413      	add	r3, r2
 800b85e:	781b      	ldrb	r3, [r3, #0]
 800b860:	743b      	strb	r3, [r7, #16]
				Index++;
 800b862:	697b      	ldr	r3, [r7, #20]
 800b864:	3301      	adds	r3, #1
 800b866:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800b868:	697b      	ldr	r3, [r7, #20]
 800b86a:	683a      	ldr	r2, [r7, #0]
 800b86c:	4413      	add	r3, r2
 800b86e:	781b      	ldrb	r3, [r3, #0]
 800b870:	73fb      	strb	r3, [r7, #15]
				Index++;
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	3301      	adds	r3, #1
 800b876:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800b878:	7c3b      	ldrb	r3, [r7, #16]
 800b87a:	b29b      	uxth	r3, r3
 800b87c:	021b      	lsls	r3, r3, #8
 800b87e:	b29a      	uxth	r2, r3
 800b880:	7bfb      	ldrb	r3, [r7, #15]
 800b882:	b29b      	uxth	r3, r3
 800b884:	4413      	add	r3, r2
 800b886:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	89ba      	ldrh	r2, [r7, #12]
 800b88c:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800b890:	e04d      	b.n	800b92e <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	683a      	ldr	r2, [r7, #0]
 800b896:	4413      	add	r3, r2
 800b898:	781b      	ldrb	r3, [r3, #0]
 800b89a:	743b      	strb	r3, [r7, #16]
				Index++;
 800b89c:	697b      	ldr	r3, [r7, #20]
 800b89e:	3301      	adds	r3, #1
 800b8a0:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800b8a2:	697b      	ldr	r3, [r7, #20]
 800b8a4:	683a      	ldr	r2, [r7, #0]
 800b8a6:	4413      	add	r3, r2
 800b8a8:	781b      	ldrb	r3, [r3, #0]
 800b8aa:	73fb      	strb	r3, [r7, #15]
				Index++;
 800b8ac:	697b      	ldr	r3, [r7, #20]
 800b8ae:	3301      	adds	r3, #1
 800b8b0:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800b8b2:	7c3b      	ldrb	r3, [r7, #16]
 800b8b4:	b29b      	uxth	r3, r3
 800b8b6:	021b      	lsls	r3, r3, #8
 800b8b8:	b29a      	uxth	r2, r3
 800b8ba:	7bfb      	ldrb	r3, [r7, #15]
 800b8bc:	b29b      	uxth	r3, r3
 800b8be:	4413      	add	r3, r2
 800b8c0:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	89ba      	ldrh	r2, [r7, #12]
 800b8c6:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800b8ca:	e030      	b.n	800b92e <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b8cc:	23fc      	movs	r3, #252	; 0xfc
 800b8ce:	77fb      	strb	r3, [r7, #31]
 800b8d0:	e02d      	b.n	800b92e <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800b8d2:	7cfb      	ldrb	r3, [r7, #19]
 800b8d4:	2b04      	cmp	r3, #4
 800b8d6:	d828      	bhi.n	800b92a <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800b8d8:	697b      	ldr	r3, [r7, #20]
 800b8da:	683a      	ldr	r2, [r7, #0]
 800b8dc:	4413      	add	r3, r2
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	74bb      	strb	r3, [r7, #18]
			Index++;
 800b8e2:	697b      	ldr	r3, [r7, #20]
 800b8e4:	3301      	adds	r3, #1
 800b8e6:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	61bb      	str	r3, [r7, #24]
 800b8ec:	e00f      	b.n	800b90e <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800b8ee:	697b      	ldr	r3, [r7, #20]
 800b8f0:	683a      	ldr	r2, [r7, #0]
 800b8f2:	4413      	add	r3, r2
 800b8f4:	7819      	ldrb	r1, [r3, #0]
 800b8f6:	f107 0208 	add.w	r2, r7, #8
 800b8fa:	69bb      	ldr	r3, [r7, #24]
 800b8fc:	4413      	add	r3, r2
 800b8fe:	460a      	mov	r2, r1
 800b900:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800b902:	697b      	ldr	r3, [r7, #20]
 800b904:	3301      	adds	r3, #1
 800b906:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800b908:	69bb      	ldr	r3, [r7, #24]
 800b90a:	3301      	adds	r3, #1
 800b90c:	61bb      	str	r3, [r7, #24]
 800b90e:	7cfb      	ldrb	r3, [r7, #19]
 800b910:	69ba      	ldr	r2, [r7, #24]
 800b912:	429a      	cmp	r2, r3
 800b914:	dbeb      	blt.n	800b8ee <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800b916:	7cfb      	ldrb	r3, [r7, #19]
 800b918:	f107 0208 	add.w	r2, r7, #8
 800b91c:	7cb9      	ldrb	r1, [r7, #18]
 800b91e:	6878      	ldr	r0, [r7, #4]
 800b920:	f000 fea8 	bl	800c674 <VL53L0X_WriteMulti>
 800b924:	4603      	mov	r3, r0
 800b926:	77fb      	strb	r3, [r7, #31]
 800b928:	e001      	b.n	800b92e <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b92a:	23fc      	movs	r3, #252	; 0xfc
 800b92c:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800b92e:	697b      	ldr	r3, [r7, #20]
 800b930:	683a      	ldr	r2, [r7, #0]
 800b932:	4413      	add	r3, r2
 800b934:	781b      	ldrb	r3, [r3, #0]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d004      	beq.n	800b944 <VL53L0X_load_tuning_settings+0x1b8>
 800b93a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	f43f af2e 	beq.w	800b7a0 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b944:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b948:	4618      	mov	r0, r3
 800b94a:	3720      	adds	r7, #32
 800b94c:	46bd      	mov	sp, r7
 800b94e:	bd80      	pop	{r7, pc}

0800b950 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b088      	sub	sp, #32
 800b954:	af00      	add	r7, sp, #0
 800b956:	60f8      	str	r0, [r7, #12]
 800b958:	60b9      	str	r1, [r7, #8]
 800b95a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b95c:	2300      	movs	r3, #0
 800b95e:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2200      	movs	r2, #0
 800b964:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800b966:	f107 0313 	add.w	r3, r7, #19
 800b96a:	4619      	mov	r1, r3
 800b96c:	68f8      	ldr	r0, [r7, #12]
 800b96e:	f7fc ffe7 	bl	8008940 <VL53L0X_GetXTalkCompensationEnable>
 800b972:	4603      	mov	r3, r0
 800b974:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800b976:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d111      	bne.n	800b9a2 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800b97e:	7cfb      	ldrb	r3, [r7, #19]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d00e      	beq.n	800b9a2 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	6a1b      	ldr	r3, [r3, #32]
 800b988:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	8a9b      	ldrh	r3, [r3, #20]
 800b98e:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800b990:	69bb      	ldr	r3, [r7, #24]
 800b992:	fb02 f303 	mul.w	r3, r2, r3
 800b996:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	3380      	adds	r3, #128	; 0x80
 800b99c:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800b9a2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	3720      	adds	r7, #32
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	bd80      	pop	{r7, pc}

0800b9ae <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800b9ae:	b580      	push	{r7, lr}
 800b9b0:	b086      	sub	sp, #24
 800b9b2:	af00      	add	r7, sp, #0
 800b9b4:	60f8      	str	r0, [r7, #12]
 800b9b6:	60b9      	str	r1, [r7, #8]
 800b9b8:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800b9be:	68bb      	ldr	r3, [r7, #8]
 800b9c0:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800b9c6:	f107 0310 	add.w	r3, r7, #16
 800b9ca:	461a      	mov	r2, r3
 800b9cc:	68b9      	ldr	r1, [r7, #8]
 800b9ce:	68f8      	ldr	r0, [r7, #12]
 800b9d0:	f7ff ffbe 	bl	800b950 <VL53L0X_get_total_xtalk_rate>
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800b9d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d105      	bne.n	800b9ec <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681a      	ldr	r2, [r3, #0]
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	441a      	add	r2, r3
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	601a      	str	r2, [r3, #0]

	return Status;
 800b9ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3718      	adds	r7, #24
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b09a      	sub	sp, #104	; 0x68
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	60f8      	str	r0, [r7, #12]
 800ba00:	60b9      	str	r1, [r7, #8]
 800ba02:	607a      	str	r2, [r7, #4]
 800ba04:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800ba06:	2312      	movs	r3, #18
 800ba08:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800ba0a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ba0e:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800ba10:	2342      	movs	r3, #66	; 0x42
 800ba12:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800ba14:	2306      	movs	r3, #6
 800ba16:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800ba18:	2307      	movs	r3, #7
 800ba1a:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800ba28:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800ba30:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800ba32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ba36:	fb02 f303 	mul.w	r3, r2, r3
 800ba3a:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800ba3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba3e:	3380      	adds	r3, #128	; 0x80
 800ba40:	0a1b      	lsrs	r3, r3, #8
 800ba42:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800ba44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ba48:	fb02 f303 	mul.w	r3, r2, r3
 800ba4c:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800ba4e:	2300      	movs	r3, #0
 800ba50:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d01a      	beq.n	800ba8e <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800ba58:	68bb      	ldr	r3, [r7, #8]
 800ba5a:	029b      	lsls	r3, r3, #10
 800ba5c:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800ba62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba64:	4413      	add	r3, r2
 800ba66:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800ba68:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba70:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800ba72:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ba74:	4613      	mov	r3, r2
 800ba76:	005b      	lsls	r3, r3, #1
 800ba78:	4413      	add	r3, r2
 800ba7a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800ba7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ba7e:	fb03 f303 	mul.w	r3, r3, r3
 800ba82:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800ba84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ba86:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800ba8a:	0c1b      	lsrs	r3, r3, #16
 800ba8c:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800ba8e:	683b      	ldr	r3, [r7, #0]
 800ba90:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800ba92:	fb02 f303 	mul.w	r3, r2, r3
 800ba96:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800ba98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba9a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800ba9e:	0c1b      	lsrs	r3, r3, #16
 800baa0:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800baa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baa4:	fb03 f303 	mul.w	r3, r3, r3
 800baa8:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800baaa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800baac:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800bab0:	0c1b      	lsrs	r3, r3, #16
 800bab2:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800bab4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bab6:	085a      	lsrs	r2, r3, #1
 800bab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baba:	441a      	add	r2, r3
 800babc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800babe:	fbb2 f3f3 	udiv	r3, r2, r3
 800bac2:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800bac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bac6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bac8:	fb02 f303 	mul.w	r3, r2, r3
 800bacc:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800bace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bad0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bad4:	d302      	bcc.n	800badc <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800bad6:	4b54      	ldr	r3, [pc, #336]	; (800bc28 <VL53L0X_calc_dmax+0x230>)
 800bad8:	663b      	str	r3, [r7, #96]	; 0x60
 800bada:	e015      	b.n	800bb08 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800badc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bade:	085a      	lsrs	r2, r3, #1
 800bae0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bae2:	441a      	add	r2, r3
 800bae4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bae6:	fbb2 f3f3 	udiv	r3, r2, r3
 800baea:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800baec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800baee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800baf0:	fb02 f303 	mul.w	r3, r2, r3
 800baf4:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800baf6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800baf8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800bafc:	0c1b      	lsrs	r3, r3, #16
 800bafe:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800bb00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bb02:	fb03 f303 	mul.w	r3, r3, r3
 800bb06:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800bb08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bb0a:	039b      	lsls	r3, r3, #14
 800bb0c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800bb10:	4a46      	ldr	r2, [pc, #280]	; (800bc2c <VL53L0X_calc_dmax+0x234>)
 800bb12:	fba2 2303 	umull	r2, r3, r2, r3
 800bb16:	099b      	lsrs	r3, r3, #6
 800bb18:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800bb1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb1c:	fb03 f303 	mul.w	r3, r3, r3
 800bb20:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800bb22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb24:	fb03 f303 	mul.w	r3, r3, r3
 800bb28:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800bb2a:	6a3b      	ldr	r3, [r7, #32]
 800bb2c:	3308      	adds	r3, #8
 800bb2e:	091b      	lsrs	r3, r3, #4
 800bb30:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800bb32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb34:	6a3b      	ldr	r3, [r7, #32]
 800bb36:	1ad3      	subs	r3, r2, r3
 800bb38:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800bb3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb3c:	4613      	mov	r3, r2
 800bb3e:	005b      	lsls	r3, r3, #1
 800bb40:	4413      	add	r3, r2
 800bb42:	011b      	lsls	r3, r3, #4
 800bb44:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800bb46:	69fb      	ldr	r3, [r7, #28]
 800bb48:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800bb4c:	0b9b      	lsrs	r3, r3, #14
 800bb4e:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800bb50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bb52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bb54:	4413      	add	r3, r2
 800bb56:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800bb58:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bb5a:	085b      	lsrs	r3, r3, #1
 800bb5c:	69ba      	ldr	r2, [r7, #24]
 800bb5e:	4413      	add	r3, r2
 800bb60:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800bb62:	69ba      	ldr	r2, [r7, #24]
 800bb64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bb66:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb6a:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800bb6c:	69bb      	ldr	r3, [r7, #24]
 800bb6e:	039b      	lsls	r3, r3, #14
 800bb70:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800bb72:	69fb      	ldr	r3, [r7, #28]
 800bb74:	085b      	lsrs	r3, r3, #1
 800bb76:	69ba      	ldr	r2, [r7, #24]
 800bb78:	4413      	add	r3, r2
 800bb7a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800bb7c:	69ba      	ldr	r2, [r7, #24]
 800bb7e:	69fb      	ldr	r3, [r7, #28]
 800bb80:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb84:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800bb86:	69bb      	ldr	r3, [r7, #24]
 800bb88:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800bb8a:	fb02 f303 	mul.w	r3, r2, r3
 800bb8e:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800bb90:	69bb      	ldr	r3, [r7, #24]
 800bb92:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800bb96:	4a25      	ldr	r2, [pc, #148]	; (800bc2c <VL53L0X_calc_dmax+0x234>)
 800bb98:	fba2 2303 	umull	r2, r3, r2, r3
 800bb9c:	099b      	lsrs	r3, r3, #6
 800bb9e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800bba0:	69bb      	ldr	r3, [r7, #24]
 800bba2:	011b      	lsls	r3, r3, #4
 800bba4:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800bba6:	69bb      	ldr	r3, [r7, #24]
 800bba8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800bbac:	4a1f      	ldr	r2, [pc, #124]	; (800bc2c <VL53L0X_calc_dmax+0x234>)
 800bbae:	fba2 2303 	umull	r2, r3, r2, r3
 800bbb2:	099b      	lsrs	r3, r3, #6
 800bbb4:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800bbb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bbb8:	3380      	adds	r3, #128	; 0x80
 800bbba:	0a1b      	lsrs	r3, r3, #8
 800bbbc:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d008      	beq.n	800bbd6 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800bbc4:	697b      	ldr	r3, [r7, #20]
 800bbc6:	085a      	lsrs	r2, r3, #1
 800bbc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbca:	441a      	add	r2, r3
 800bbcc:	697b      	ldr	r3, [r7, #20]
 800bbce:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbd2:	65bb      	str	r3, [r7, #88]	; 0x58
 800bbd4:	e001      	b.n	800bbda <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800bbda:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800bbdc:	f7fe fc41 	bl	800a462 <VL53L0X_isqrt>
 800bbe0:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800bbe2:	69bb      	ldr	r3, [r7, #24]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d008      	beq.n	800bbfa <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800bbe8:	69bb      	ldr	r3, [r7, #24]
 800bbea:	085a      	lsrs	r2, r3, #1
 800bbec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbee:	441a      	add	r2, r3
 800bbf0:	69bb      	ldr	r3, [r7, #24]
 800bbf2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbf6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bbf8:	e001      	b.n	800bbfe <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800bbfe:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800bc00:	f7fe fc2f 	bl	800a462 <VL53L0X_isqrt>
 800bc04:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800bc06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bc08:	693a      	ldr	r2, [r7, #16]
 800bc0a:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800bc0c:	693a      	ldr	r2, [r7, #16]
 800bc0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc10:	429a      	cmp	r2, r3
 800bc12:	d902      	bls.n	800bc1a <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800bc14:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bc16:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bc18:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800bc1a:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3768      	adds	r7, #104	; 0x68
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}
 800bc26:	bf00      	nop
 800bc28:	fff00000 	.word	0xfff00000
 800bc2c:	10624dd3 	.word	0x10624dd3

0800bc30 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b0b4      	sub	sp, #208	; 0xd0
 800bc34:	af04      	add	r7, sp, #16
 800bc36:	60f8      	str	r0, [r7, #12]
 800bc38:	60b9      	str	r1, [r7, #8]
 800bc3a:	607a      	str	r2, [r7, #4]
 800bc3c:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800bc3e:	f44f 7348 	mov.w	r3, #800	; 0x320
 800bc42:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800bc46:	f44f 7316 	mov.w	r3, #600	; 0x258
 800bc4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800bc4e:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800bc52:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800bc56:	f241 235c 	movw	r3, #4700	; 0x125c
 800bc5a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800bc5e:	4b9e      	ldr	r3, [pc, #632]	; (800bed8 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800bc60:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800bc64:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800bc68:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800bc6a:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800bc6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bc72:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc76:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800bc78:	4b98      	ldr	r3, [pc, #608]	; (800bedc <VL53L0X_calc_sigma_estimate+0x2ac>)
 800bc7a:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800bc7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bc80:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800bc82:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800bc86:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800bc88:	f240 6377 	movw	r3, #1655	; 0x677
 800bc8c:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bc8e:	2300      	movs	r3, #0
 800bc90:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	6a1b      	ldr	r3, [r3, #32]
 800bc98:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	691b      	ldr	r3, [r3, #16]
 800bc9e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bca2:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800bca6:	0c1b      	lsrs	r3, r3, #16
 800bca8:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800bcaa:	68bb      	ldr	r3, [r7, #8]
 800bcac:	68db      	ldr	r3, [r3, #12]
 800bcae:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800bcb0:	f107 0310 	add.w	r3, r7, #16
 800bcb4:	461a      	mov	r2, r3
 800bcb6:	68b9      	ldr	r1, [r7, #8]
 800bcb8:	68f8      	ldr	r0, [r7, #12]
 800bcba:	f7ff fe78 	bl	800b9ae <VL53L0X_get_total_signal_rate>
 800bcbe:	4603      	mov	r3, r0
 800bcc0:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800bcc4:	f107 0314 	add.w	r3, r7, #20
 800bcc8:	461a      	mov	r2, r3
 800bcca:	68b9      	ldr	r1, [r7, #8]
 800bccc:	68f8      	ldr	r0, [r7, #12]
 800bcce:	f7ff fe3f 	bl	800b950 <VL53L0X_get_total_xtalk_rate>
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800bcd8:	693b      	ldr	r3, [r7, #16]
 800bcda:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bcde:	fb02 f303 	mul.w	r3, r2, r3
 800bce2:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800bce4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bce6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800bcea:	0c1b      	lsrs	r3, r3, #16
 800bcec:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800bcee:	697b      	ldr	r3, [r7, #20]
 800bcf0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bcf4:	fb02 f303 	mul.w	r3, r2, r3
 800bcf8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800bcfc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800bd00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bd02:	429a      	cmp	r2, r3
 800bd04:	d902      	bls.n	800bd0c <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800bd06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bd08:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800bd0c:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d168      	bne.n	800bde6 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800bd1a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800bd24:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800bd28:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800bd2c:	461a      	mov	r2, r3
 800bd2e:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800bd32:	68f8      	ldr	r0, [r7, #12]
 800bd34:	f7ff f93a 	bl	800afac <VL53L0X_calc_timeout_mclks>
 800bd38:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800bd40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800bd4a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800bd4e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800bd52:	461a      	mov	r2, r3
 800bd54:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800bd58:	68f8      	ldr	r0, [r7, #12]
 800bd5a:	f7ff f927 	bl	800afac <VL53L0X_calc_timeout_mclks>
 800bd5e:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800bd60:	2303      	movs	r3, #3
 800bd62:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800bd66:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800bd6a:	2b08      	cmp	r3, #8
 800bd6c:	d102      	bne.n	800bd74 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800bd6e:	2302      	movs	r3, #2
 800bd70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800bd74:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800bd76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bd78:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800bd7a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800bd7e:	fb02 f303 	mul.w	r3, r2, r3
 800bd82:	02db      	lsls	r3, r3, #11
 800bd84:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800bd88:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bd8c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800bd90:	4a53      	ldr	r2, [pc, #332]	; (800bee0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800bd92:	fba2 2303 	umull	r2, r3, r2, r3
 800bd96:	099b      	lsrs	r3, r3, #6
 800bd98:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800bd9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bda0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800bda2:	fb02 f303 	mul.w	r3, r2, r3
 800bda6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800bdaa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bdae:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800bdb2:	4a4b      	ldr	r2, [pc, #300]	; (800bee0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800bdb4:	fba2 2303 	umull	r2, r3, r2, r3
 800bdb8:	099b      	lsrs	r3, r3, #6
 800bdba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	3380      	adds	r3, #128	; 0x80
 800bdc2:	0a1b      	lsrs	r3, r3, #8
 800bdc4:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800bdc6:	693a      	ldr	r2, [r7, #16]
 800bdc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bdcc:	fb02 f303 	mul.w	r3, r2, r3
 800bdd0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800bdd4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800bdd8:	3380      	adds	r3, #128	; 0x80
 800bdda:	0a1b      	lsrs	r3, r3, #8
 800bddc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800bde0:	693b      	ldr	r3, [r7, #16]
 800bde2:	021b      	lsls	r3, r3, #8
 800bde4:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800bde6:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d002      	beq.n	800bdf4 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800bdee:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800bdf2:	e15e      	b.n	800c0b2 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800bdf4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d10c      	bne.n	800be14 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800be00:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800be08:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	2200      	movs	r2, #0
 800be10:	601a      	str	r2, [r3, #0]
 800be12:	e14c      	b.n	800c0ae <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800be14:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d102      	bne.n	800be22 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800be1c:	2301      	movs	r3, #1
 800be1e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800be22:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800be26:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800be28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800be2a:	041a      	lsls	r2, r3, #16
 800be2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800be32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800be36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800be3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d902      	bls.n	800be46 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800be40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800be42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800be46:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800be4a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800be4e:	fb02 f303 	mul.w	r3, r2, r3
 800be52:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800be56:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800be5a:	4613      	mov	r3, r2
 800be5c:	005b      	lsls	r3, r3, #1
 800be5e:	4413      	add	r3, r2
 800be60:	009b      	lsls	r3, r3, #2
 800be62:	4618      	mov	r0, r3
 800be64:	f7fe fafd 	bl	800a462 <VL53L0X_isqrt>
 800be68:	4603      	mov	r3, r0
 800be6a:	005b      	lsls	r3, r3, #1
 800be6c:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800be6e:	68bb      	ldr	r3, [r7, #8]
 800be70:	891b      	ldrh	r3, [r3, #8]
 800be72:	461a      	mov	r2, r3
 800be74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800be76:	fb02 f303 	mul.w	r3, r2, r3
 800be7a:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800be7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be7e:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800be80:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800be84:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800be86:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800be88:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800be8c:	4a14      	ldr	r2, [pc, #80]	; (800bee0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800be8e:	fba2 2303 	umull	r2, r3, r2, r3
 800be92:	099b      	lsrs	r3, r3, #6
 800be94:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800be96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be98:	041b      	lsls	r3, r3, #16
 800be9a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800be9e:	4a10      	ldr	r2, [pc, #64]	; (800bee0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800bea0:	fba2 2303 	umull	r2, r3, r2, r3
 800bea4:	099b      	lsrs	r3, r3, #6
 800bea6:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800bea8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800beaa:	021b      	lsls	r3, r3, #8
 800beac:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800beae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800beb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	bfb8      	it	lt
 800beba:	425b      	neglt	r3, r3
 800bebc:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800bebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bec0:	021b      	lsls	r3, r3, #8
 800bec2:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	7e1b      	ldrb	r3, [r3, #24]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d00b      	beq.n	800bee4 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800becc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800bed0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bed4:	e033      	b.n	800bf3e <VL53L0X_calc_sigma_estimate+0x30e>
 800bed6:	bf00      	nop
 800bed8:	028f87ae 	.word	0x028f87ae
 800bedc:	0006999a 	.word	0x0006999a
 800bee0:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800bee4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bee6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800beea:	fbb2 f3f3 	udiv	r3, r2, r3
 800beee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800bef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bef4:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800bef8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800befc:	fb02 f303 	mul.w	r3, r2, r3
 800bf00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800bf04:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800bf08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bf0a:	4413      	add	r3, r2
 800bf0c:	0c1b      	lsrs	r3, r3, #16
 800bf0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800bf12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bf16:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800bf1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800bf1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bf22:	085b      	lsrs	r3, r3, #1
 800bf24:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800bf28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bf2c:	fb03 f303 	mul.w	r3, r3, r3
 800bf30:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800bf34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bf38:	0b9b      	lsrs	r3, r3, #14
 800bf3a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800bf3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bf42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bf44:	fb02 f303 	mul.w	r3, r2, r3
 800bf48:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800bf4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf4c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800bf50:	0c1b      	lsrs	r3, r3, #16
 800bf52:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800bf54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf56:	fb03 f303 	mul.w	r3, r3, r3
 800bf5a:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800bf5c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800bf60:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800bf62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf64:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800bf68:	0c1b      	lsrs	r3, r3, #16
 800bf6a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800bf6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf6e:	fb03 f303 	mul.w	r3, r3, r3
 800bf72:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800bf74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf78:	4413      	add	r3, r2
 800bf7a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800bf7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf7e:	f7fe fa70 	bl	800a462 <VL53L0X_isqrt>
 800bf82:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800bf84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf86:	041b      	lsls	r3, r3, #16
 800bf88:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800bf8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf8c:	3332      	adds	r3, #50	; 0x32
 800bf8e:	4a4b      	ldr	r2, [pc, #300]	; (800c0bc <VL53L0X_calc_sigma_estimate+0x48c>)
 800bf90:	fba2 2303 	umull	r2, r3, r2, r3
 800bf94:	095a      	lsrs	r2, r3, #5
 800bf96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bf98:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800bfa0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bfa4:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800bfa8:	fb02 f303 	mul.w	r3, r2, r3
 800bfac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800bfb0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bfb4:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800bfb8:	3308      	adds	r3, #8
 800bfba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800bfbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bfc2:	4a3f      	ldr	r2, [pc, #252]	; (800c0c0 <VL53L0X_calc_sigma_estimate+0x490>)
 800bfc4:	fba2 2303 	umull	r2, r3, r2, r3
 800bfc8:	0b5b      	lsrs	r3, r3, #13
 800bfca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800bfce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800bfd2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bfd4:	429a      	cmp	r2, r3
 800bfd6:	d902      	bls.n	800bfde <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800bfd8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bfda:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800bfde:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800bfe2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800bfe6:	4413      	add	r3, r2
 800bfe8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800bfec:	4a35      	ldr	r2, [pc, #212]	; (800c0c4 <VL53L0X_calc_sigma_estimate+0x494>)
 800bfee:	fba2 2303 	umull	r2, r3, r2, r3
 800bff2:	099b      	lsrs	r3, r3, #6
 800bff4:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800bff6:	6a3b      	ldr	r3, [r7, #32]
 800bff8:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800bffa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bffe:	441a      	add	r2, r3
 800c000:	6a3b      	ldr	r3, [r7, #32]
 800c002:	fbb2 f3f3 	udiv	r3, r2, r3
 800c006:	4618      	mov	r0, r3
 800c008:	f7fe fa2b 	bl	800a462 <VL53L0X_isqrt>
 800c00c:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800c00e:	69fb      	ldr	r3, [r7, #28]
 800c010:	021b      	lsls	r3, r3, #8
 800c012:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800c014:	69fb      	ldr	r3, [r7, #28]
 800c016:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c01a:	4a2a      	ldr	r2, [pc, #168]	; (800c0c4 <VL53L0X_calc_sigma_estimate+0x494>)
 800c01c:	fba2 2303 	umull	r2, r3, r2, r3
 800c020:	099b      	lsrs	r3, r3, #6
 800c022:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800c024:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c028:	fb03 f303 	mul.w	r3, r3, r3
 800c02c:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800c02e:	69fb      	ldr	r3, [r7, #28]
 800c030:	fb03 f303 	mul.w	r3, r3, r3
 800c034:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800c036:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c03a:	4413      	add	r3, r2
 800c03c:	4618      	mov	r0, r3
 800c03e:	f7fe fa10 	bl	800a462 <VL53L0X_isqrt>
 800c042:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800c044:	69bb      	ldr	r3, [r7, #24]
 800c046:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c04a:	fb02 f303 	mul.w	r3, r2, r3
 800c04e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800c052:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c054:	2b00      	cmp	r3, #0
 800c056:	d009      	beq.n	800c06c <VL53L0X_calc_sigma_estimate+0x43c>
 800c058:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d005      	beq.n	800c06c <VL53L0X_calc_sigma_estimate+0x43c>
 800c060:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800c064:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c068:	429a      	cmp	r2, r3
 800c06a:	d903      	bls.n	800c074 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800c06c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c070:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800c07a:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681a      	ldr	r2, [r3, #0]
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800c086:	6939      	ldr	r1, [r7, #16]
 800c088:	683b      	ldr	r3, [r7, #0]
 800c08a:	9303      	str	r3, [sp, #12]
 800c08c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c090:	9302      	str	r3, [sp, #8]
 800c092:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c096:	9301      	str	r3, [sp, #4]
 800c098:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c09a:	9300      	str	r3, [sp, #0]
 800c09c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c0a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c0a2:	68f8      	ldr	r0, [r7, #12]
 800c0a4:	f7ff fca8 	bl	800b9f8 <VL53L0X_calc_dmax>
 800c0a8:	4603      	mov	r3, r0
 800c0aa:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c0ae:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	37c0      	adds	r7, #192	; 0xc0
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	bd80      	pop	{r7, pc}
 800c0ba:	bf00      	nop
 800c0bc:	51eb851f 	.word	0x51eb851f
 800c0c0:	d1b71759 	.word	0xd1b71759
 800c0c4:	10624dd3 	.word	0x10624dd3

0800c0c8 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b090      	sub	sp, #64	; 0x40
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	60f8      	str	r0, [r7, #12]
 800c0d0:	607a      	str	r2, [r7, #4]
 800c0d2:	461a      	mov	r2, r3
 800c0d4:	460b      	mov	r3, r1
 800c0d6:	72fb      	strb	r3, [r7, #11]
 800c0d8:	4613      	mov	r3, r2
 800c0da:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c0dc:	2300      	movs	r3, #0
 800c0de:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800c100:	2300      	movs	r3, #0
 800c102:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800c106:	2300      	movs	r3, #0
 800c108:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800c10c:	2300      	movs	r3, #0
 800c10e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800c112:	2300      	movs	r3, #0
 800c114:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800c116:	2300      	movs	r3, #0
 800c118:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800c11a:	7afb      	ldrb	r3, [r7, #11]
 800c11c:	10db      	asrs	r3, r3, #3
 800c11e:	b2db      	uxtb	r3, r3
 800c120:	f003 030f 	and.w	r3, r3, #15
 800c124:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800c128:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d017      	beq.n	800c160 <VL53L0X_get_pal_range_status+0x98>
 800c130:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c134:	2b05      	cmp	r3, #5
 800c136:	d013      	beq.n	800c160 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800c138:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c13c:	2b07      	cmp	r3, #7
 800c13e:	d00f      	beq.n	800c160 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800c140:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c144:	2b0c      	cmp	r3, #12
 800c146:	d00b      	beq.n	800c160 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800c148:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c14c:	2b0d      	cmp	r3, #13
 800c14e:	d007      	beq.n	800c160 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800c150:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c154:	2b0e      	cmp	r3, #14
 800c156:	d003      	beq.n	800c160 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800c158:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c15c:	2b0f      	cmp	r3, #15
 800c15e:	d103      	bne.n	800c168 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800c160:	2301      	movs	r3, #1
 800c162:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800c166:	e002      	b.n	800c16e <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800c168:	2300      	movs	r3, #0
 800c16a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800c16e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c172:	2b00      	cmp	r3, #0
 800c174:	d109      	bne.n	800c18a <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800c176:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800c17a:	461a      	mov	r2, r3
 800c17c:	2100      	movs	r1, #0
 800c17e:	68f8      	ldr	r0, [r7, #12]
 800c180:	f7fc fcb2 	bl	8008ae8 <VL53L0X_GetLimitCheckEnable>
 800c184:	4603      	mov	r3, r0
 800c186:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800c18a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d02e      	beq.n	800c1f0 <VL53L0X_get_pal_range_status+0x128>
 800c192:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c196:	2b00      	cmp	r3, #0
 800c198:	d12a      	bne.n	800c1f0 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800c19a:	f107 0310 	add.w	r3, r7, #16
 800c19e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800c1a2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c1a4:	68f8      	ldr	r0, [r7, #12]
 800c1a6:	f7ff fd43 	bl	800bc30 <VL53L0X_calc_sigma_estimate>
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800c1b0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d103      	bne.n	800c1c0 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800c1b8:	693b      	ldr	r3, [r7, #16]
 800c1ba:	b29a      	uxth	r2, r3
 800c1bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c1be:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800c1c0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d113      	bne.n	800c1f0 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800c1c8:	f107 0320 	add.w	r3, r7, #32
 800c1cc:	461a      	mov	r2, r3
 800c1ce:	2100      	movs	r1, #0
 800c1d0:	68f8      	ldr	r0, [r7, #12]
 800c1d2:	f7fc fd0f 	bl	8008bf4 <VL53L0X_GetLimitCheckValue>
 800c1d6:	4603      	mov	r3, r0
 800c1d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800c1dc:	6a3b      	ldr	r3, [r7, #32]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d006      	beq.n	800c1f0 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800c1e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1e4:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800c1e6:	429a      	cmp	r2, r3
 800c1e8:	d902      	bls.n	800c1f0 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800c1f0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d109      	bne.n	800c20c <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800c1f8:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800c1fc:	461a      	mov	r2, r3
 800c1fe:	2102      	movs	r1, #2
 800c200:	68f8      	ldr	r0, [r7, #12]
 800c202:	f7fc fc71 	bl	8008ae8 <VL53L0X_GetLimitCheckEnable>
 800c206:	4603      	mov	r3, r0
 800c208:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800c20c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800c210:	2b00      	cmp	r3, #0
 800c212:	d044      	beq.n	800c29e <VL53L0X_get_pal_range_status+0x1d6>
 800c214:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d140      	bne.n	800c29e <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800c21c:	f107 031c 	add.w	r3, r7, #28
 800c220:	461a      	mov	r2, r3
 800c222:	2102      	movs	r1, #2
 800c224:	68f8      	ldr	r0, [r7, #12]
 800c226:	f7fc fce5 	bl	8008bf4 <VL53L0X_GetLimitCheckValue>
 800c22a:	4603      	mov	r3, r0
 800c22c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800c230:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c234:	2b00      	cmp	r3, #0
 800c236:	d107      	bne.n	800c248 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c238:	2201      	movs	r2, #1
 800c23a:	21ff      	movs	r1, #255	; 0xff
 800c23c:	68f8      	ldr	r0, [r7, #12]
 800c23e:	f000 fa75 	bl	800c72c <VL53L0X_WrByte>
 800c242:	4603      	mov	r3, r0
 800c244:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800c248:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d109      	bne.n	800c264 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800c250:	f107 0316 	add.w	r3, r7, #22
 800c254:	461a      	mov	r2, r3
 800c256:	21b6      	movs	r1, #182	; 0xb6
 800c258:	68f8      	ldr	r0, [r7, #12]
 800c25a:	f000 fb45 	bl	800c8e8 <VL53L0X_RdWord>
 800c25e:	4603      	mov	r3, r0
 800c260:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800c264:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d107      	bne.n	800c27c <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c26c:	2200      	movs	r2, #0
 800c26e:	21ff      	movs	r1, #255	; 0xff
 800c270:	68f8      	ldr	r0, [r7, #12]
 800c272:	f000 fa5b 	bl	800c72c <VL53L0X_WrByte>
 800c276:	4603      	mov	r3, r0
 800c278:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800c27c:	8afb      	ldrh	r3, [r7, #22]
 800c27e:	025b      	lsls	r3, r3, #9
 800c280:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c286:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800c28a:	69fb      	ldr	r3, [r7, #28]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d006      	beq.n	800c29e <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800c290:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800c292:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c294:	429a      	cmp	r2, r3
 800c296:	d902      	bls.n	800c29e <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800c298:	2301      	movs	r3, #1
 800c29a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800c29e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d109      	bne.n	800c2ba <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800c2a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800c2aa:	461a      	mov	r2, r3
 800c2ac:	2103      	movs	r1, #3
 800c2ae:	68f8      	ldr	r0, [r7, #12]
 800c2b0:	f7fc fc1a 	bl	8008ae8 <VL53L0X_GetLimitCheckEnable>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800c2ba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d023      	beq.n	800c30a <VL53L0X_get_pal_range_status+0x242>
 800c2c2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d11f      	bne.n	800c30a <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800c2ca:	893b      	ldrh	r3, [r7, #8]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d102      	bne.n	800c2d6 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800c2d0:	2300      	movs	r3, #0
 800c2d2:	637b      	str	r3, [r7, #52]	; 0x34
 800c2d4:	e005      	b.n	800c2e2 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	021a      	lsls	r2, r3, #8
 800c2da:	893b      	ldrh	r3, [r7, #8]
 800c2dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2e0:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800c2e2:	f107 0318 	add.w	r3, r7, #24
 800c2e6:	461a      	mov	r2, r3
 800c2e8:	2103      	movs	r1, #3
 800c2ea:	68f8      	ldr	r0, [r7, #12]
 800c2ec:	f7fc fc82 	bl	8008bf4 <VL53L0X_GetLimitCheckValue>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800c2f6:	69bb      	ldr	r3, [r7, #24]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d006      	beq.n	800c30a <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800c2fc:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800c2fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c300:	429a      	cmp	r2, r3
 800c302:	d202      	bcs.n	800c30a <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800c304:	2301      	movs	r3, #1
 800c306:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c30a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d14a      	bne.n	800c3a8 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800c312:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800c316:	2b01      	cmp	r3, #1
 800c318:	d103      	bne.n	800c322 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800c31a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c31c:	22ff      	movs	r2, #255	; 0xff
 800c31e:	701a      	strb	r2, [r3, #0]
 800c320:	e042      	b.n	800c3a8 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800c322:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c326:	2b01      	cmp	r3, #1
 800c328:	d007      	beq.n	800c33a <VL53L0X_get_pal_range_status+0x272>
 800c32a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c32e:	2b02      	cmp	r3, #2
 800c330:	d003      	beq.n	800c33a <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800c332:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c336:	2b03      	cmp	r3, #3
 800c338:	d103      	bne.n	800c342 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800c33a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c33c:	2205      	movs	r2, #5
 800c33e:	701a      	strb	r2, [r3, #0]
 800c340:	e032      	b.n	800c3a8 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800c342:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c346:	2b06      	cmp	r3, #6
 800c348:	d003      	beq.n	800c352 <VL53L0X_get_pal_range_status+0x28a>
 800c34a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c34e:	2b09      	cmp	r3, #9
 800c350:	d103      	bne.n	800c35a <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800c352:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c354:	2204      	movs	r2, #4
 800c356:	701a      	strb	r2, [r3, #0]
 800c358:	e026      	b.n	800c3a8 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800c35a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c35e:	2b08      	cmp	r3, #8
 800c360:	d007      	beq.n	800c372 <VL53L0X_get_pal_range_status+0x2aa>
 800c362:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c366:	2b0a      	cmp	r3, #10
 800c368:	d003      	beq.n	800c372 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800c36a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c36e:	2b01      	cmp	r3, #1
 800c370:	d103      	bne.n	800c37a <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800c372:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c374:	2203      	movs	r2, #3
 800c376:	701a      	strb	r2, [r3, #0]
 800c378:	e016      	b.n	800c3a8 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800c37a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c37e:	2b04      	cmp	r3, #4
 800c380:	d003      	beq.n	800c38a <VL53L0X_get_pal_range_status+0x2c2>
 800c382:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800c386:	2b01      	cmp	r3, #1
 800c388:	d103      	bne.n	800c392 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800c38a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c38c:	2202      	movs	r2, #2
 800c38e:	701a      	strb	r2, [r3, #0]
 800c390:	e00a      	b.n	800c3a8 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800c392:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800c396:	2b01      	cmp	r3, #1
 800c398:	d103      	bne.n	800c3a2 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800c39a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c39c:	2201      	movs	r2, #1
 800c39e:	701a      	strb	r2, [r3, #0]
 800c3a0:	e002      	b.n	800c3a8 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800c3a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800c3a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c3aa:	781b      	ldrb	r3, [r3, #0]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d102      	bne.n	800c3b6 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800c3b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800c3b6:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800c3ba:	461a      	mov	r2, r3
 800c3bc:	2101      	movs	r1, #1
 800c3be:	68f8      	ldr	r0, [r7, #12]
 800c3c0:	f7fc fb92 	bl	8008ae8 <VL53L0X_GetLimitCheckEnable>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800c3ca:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d14f      	bne.n	800c472 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800c3d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d003      	beq.n	800c3e2 <VL53L0X_get_pal_range_status+0x31a>
 800c3da:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800c3de:	2b01      	cmp	r3, #1
 800c3e0:	d103      	bne.n	800c3ea <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800c3e2:	2301      	movs	r3, #1
 800c3e4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800c3e8:	e002      	b.n	800c3f0 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800c3f6:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800c3fa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c3fe:	2b04      	cmp	r3, #4
 800c400:	d003      	beq.n	800c40a <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800c402:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800c406:	2b00      	cmp	r3, #0
 800c408:	d103      	bne.n	800c412 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800c40a:	2301      	movs	r3, #1
 800c40c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800c410:	e002      	b.n	800c418 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800c412:	2300      	movs	r3, #0
 800c414:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800c41e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800c422:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800c426:	2b00      	cmp	r3, #0
 800c428:	d003      	beq.n	800c432 <VL53L0X_get_pal_range_status+0x36a>
 800c42a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c42e:	2b01      	cmp	r3, #1
 800c430:	d103      	bne.n	800c43a <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800c432:	2301      	movs	r3, #1
 800c434:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800c438:	e002      	b.n	800c440 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800c43a:	2300      	movs	r3, #0
 800c43c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800c446:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800c44a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d003      	beq.n	800c45a <VL53L0X_get_pal_range_status+0x392>
 800c452:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800c456:	2b01      	cmp	r3, #1
 800c458:	d103      	bne.n	800c462 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800c45a:	2301      	movs	r3, #1
 800c45c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800c460:	e002      	b.n	800c468 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800c462:	2300      	movs	r3, #0
 800c464:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800c46e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c472:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800c476:	4618      	mov	r0, r3
 800c478:	3740      	adds	r7, #64	; 0x40
 800c47a:	46bd      	mov	sp, r7
 800c47c:	bd80      	pop	{r7, pc}

0800c47e <VL53L0X_check_part_used>:


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800c47e:	b580      	push	{r7, lr}
 800c480:	b086      	sub	sp, #24
 800c482:	af00      	add	r7, sp, #0
 800c484:	60f8      	str	r0, [r7, #12]
 800c486:	60b9      	str	r1, [r7, #8]
 800c488:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c48a:	2300      	movs	r3, #0
 800c48c:	75fb      	strb	r3, [r7, #23]
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 800c48e:	2102      	movs	r1, #2
 800c490:	68f8      	ldr	r0, [r7, #12]
 800c492:	f7fe f85d 	bl	800a550 <VL53L0X_get_info_from_device>
 800c496:	4603      	mov	r3, r0
 800c498:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE) {
 800c49a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d11c      	bne.n	800c4dc <VL53L0X_check_part_used+0x5e>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 800c4a8:	75bb      	strb	r3, [r7, #22]

	if (ModuleIdInt == 0) {
 800c4aa:	7dbb      	ldrb	r3, [r7, #22]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d107      	bne.n	800c4c0 <VL53L0X_check_part_used+0x42>
		*Revision = 0;
 800c4b0:	68bb      	ldr	r3, [r7, #8]
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	701a      	strb	r2, [r3, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	3340      	adds	r3, #64	; 0x40
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	701a      	strb	r2, [r3, #0]
 800c4be:	e00d      	b.n	800c4dc <VL53L0X_check_part_used+0x5e>
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 800c4c6:	68bb      	ldr	r3, [r7, #8]
 800c4c8:	701a      	strb	r2, [r3, #0]
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	33f3      	adds	r3, #243	; 0xf3
 800c4ce:	613b      	str	r3, [r7, #16]
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	3340      	adds	r3, #64	; 0x40
 800c4d4:	6939      	ldr	r1, [r7, #16]
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	f000 fd63 	bl	800cfa2 <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c4dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	3718      	adds	r7, #24
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	bd80      	pop	{r7, pc}

0800c4e8 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800c4e8:	b5b0      	push	{r4, r5, r7, lr}
 800c4ea:	b084      	sub	sp, #16
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
 800c4f0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	73fb      	strb	r3, [r7, #15]
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 800c4f6:	f107 030d 	add.w	r3, r7, #13
 800c4fa:	683a      	ldr	r2, [r7, #0]
 800c4fc:	4619      	mov	r1, r3
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f7ff ffbd 	bl	800c47e <VL53L0X_check_part_used>
 800c504:	4603      	mov	r3, r0
 800c506:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE) {
 800c508:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d13b      	bne.n	800c588 <VL53L0X_get_device_info+0xa0>
		if (Revision == 0) {
 800c510:	7b7b      	ldrb	r3, [r7, #13]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d108      	bne.n	800c528 <VL53L0X_get_device_info+0x40>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	4a30      	ldr	r2, [pc, #192]	; (800c5dc <VL53L0X_get_device_info+0xf4>)
 800c51a:	461c      	mov	r4, r3
 800c51c:	4613      	mov	r3, r2
 800c51e:	cb07      	ldmia	r3!, {r0, r1, r2}
 800c520:	6020      	str	r0, [r4, #0]
 800c522:	6061      	str	r1, [r4, #4]
 800c524:	60a2      	str	r2, [r4, #8]
 800c526:	e027      	b.n	800c578 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 800c528:	7b7b      	ldrb	r3, [r7, #13]
 800c52a:	2b22      	cmp	r3, #34	; 0x22
 800c52c:	d80b      	bhi.n	800c546 <VL53L0X_get_device_info+0x5e>
 800c52e:	7b7b      	ldrb	r3, [r7, #13]
 800c530:	2b20      	cmp	r3, #32
 800c532:	d008      	beq.n	800c546 <VL53L0X_get_device_info+0x5e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	4a2a      	ldr	r2, [pc, #168]	; (800c5e0 <VL53L0X_get_device_info+0xf8>)
 800c538:	461c      	mov	r4, r3
 800c53a:	4613      	mov	r3, r2
 800c53c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800c53e:	6020      	str	r0, [r4, #0]
 800c540:	6061      	str	r1, [r4, #4]
 800c542:	60a2      	str	r2, [r4, #8]
 800c544:	e018      	b.n	800c578 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 800c546:	7b7b      	ldrb	r3, [r7, #13]
 800c548:	2b26      	cmp	r3, #38	; 0x26
 800c54a:	d808      	bhi.n	800c55e <VL53L0X_get_device_info+0x76>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800c54c:	683b      	ldr	r3, [r7, #0]
 800c54e:	4a25      	ldr	r2, [pc, #148]	; (800c5e4 <VL53L0X_get_device_info+0xfc>)
 800c550:	461c      	mov	r4, r3
 800c552:	4613      	mov	r3, r2
 800c554:	cb07      	ldmia	r3!, {r0, r1, r2}
 800c556:	6020      	str	r0, [r4, #0]
 800c558:	6061      	str	r1, [r4, #4]
 800c55a:	60a2      	str	r2, [r4, #8]
 800c55c:	e00c      	b.n	800c578 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800c55e:	683b      	ldr	r3, [r7, #0]
 800c560:	4a21      	ldr	r2, [pc, #132]	; (800c5e8 <VL53L0X_get_device_info+0x100>)
 800c562:	461d      	mov	r5, r3
 800c564:	4614      	mov	r4, r2
 800c566:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c568:	6028      	str	r0, [r5, #0]
 800c56a:	6069      	str	r1, [r5, #4]
 800c56c:	60aa      	str	r2, [r5, #8]
 800c56e:	60eb      	str	r3, [r5, #12]
 800c570:	6820      	ldr	r0, [r4, #0]
 800c572:	6128      	str	r0, [r5, #16]
 800c574:	7923      	ldrb	r3, [r4, #4]
 800c576:	752b      	strb	r3, [r5, #20]
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 800c578:	683b      	ldr	r3, [r7, #0]
 800c57a:	3320      	adds	r3, #32
 800c57c:	491b      	ldr	r1, [pc, #108]	; (800c5ec <VL53L0X_get_device_info+0x104>)
 800c57e:	461a      	mov	r2, r3
 800c580:	460b      	mov	r3, r1
 800c582:	cb03      	ldmia	r3!, {r0, r1}
 800c584:	6010      	str	r0, [r2, #0]
 800c586:	6051      	str	r1, [r2, #4]
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c588:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d108      	bne.n	800c5a2 <VL53L0X_get_device_info+0xba>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 800c590:	683b      	ldr	r3, [r7, #0]
 800c592:	3360      	adds	r3, #96	; 0x60
 800c594:	461a      	mov	r2, r3
 800c596:	21c0      	movs	r1, #192	; 0xc0
 800c598:	6878      	ldr	r0, [r7, #4]
 800c59a:	f000 f97b 	bl	800c894 <VL53L0X_RdByte>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	73fb      	strb	r3, [r7, #15]
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c5a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d112      	bne.n	800c5d0 <VL53L0X_get_device_info+0xe8>
		Status = VL53L0X_RdByte(Dev,
 800c5aa:	f107 030e 	add.w	r3, r7, #14
 800c5ae:	461a      	mov	r2, r3
 800c5b0:	21c2      	movs	r1, #194	; 0xc2
 800c5b2:	6878      	ldr	r0, [r7, #4]
 800c5b4:	f000 f96e 	bl	800c894 <VL53L0X_RdByte>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	2201      	movs	r2, #1
 800c5c0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 800c5c4:	7bbb      	ldrb	r3, [r7, #14]
 800c5c6:	091b      	lsrs	r3, r3, #4
 800c5c8:	b2da      	uxtb	r2, r3
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 800c5ca:	683b      	ldr	r3, [r7, #0]
 800c5cc:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
	}

	return Status;
 800c5d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	3710      	adds	r7, #16
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bdb0      	pop	{r4, r5, r7, pc}
 800c5dc:	0800db34 	.word	0x0800db34
 800c5e0:	0800db40 	.word	0x0800db40
 800c5e4:	0800db4c 	.word	0x0800db4c
 800c5e8:	0800db58 	.word	0x0800db58
 800c5ec:	0800db70 	.word	0x0800db70

0800c5f0 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b088      	sub	sp, #32
 800c5f4:	af02      	add	r7, sp, #8
 800c5f6:	60f8      	str	r0, [r7, #12]
 800c5f8:	60b9      	str	r1, [r7, #8]
 800c5fa:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	330a      	adds	r3, #10
 800c600:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800c60e:	b299      	uxth	r1, r3
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	b29a      	uxth	r2, r3
 800c614:	697b      	ldr	r3, [r7, #20]
 800c616:	9300      	str	r3, [sp, #0]
 800c618:	4613      	mov	r3, r2
 800c61a:	68ba      	ldr	r2, [r7, #8]
 800c61c:	f7f5 fcfe 	bl	800201c <HAL_I2C_Master_Transmit>
 800c620:	4603      	mov	r3, r0
 800c622:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800c624:	693b      	ldr	r3, [r7, #16]
}
 800c626:	4618      	mov	r0, r3
 800c628:	3718      	adds	r7, #24
 800c62a:	46bd      	mov	sp, r7
 800c62c:	bd80      	pop	{r7, pc}

0800c62e <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800c62e:	b580      	push	{r7, lr}
 800c630:	b088      	sub	sp, #32
 800c632:	af02      	add	r7, sp, #8
 800c634:	60f8      	str	r0, [r7, #12]
 800c636:	60b9      	str	r1, [r7, #8]
 800c638:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	330a      	adds	r3, #10
 800c63e:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800c64c:	f043 0301 	orr.w	r3, r3, #1
 800c650:	b2db      	uxtb	r3, r3
 800c652:	b299      	uxth	r1, r3
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	b29a      	uxth	r2, r3
 800c658:	697b      	ldr	r3, [r7, #20]
 800c65a:	9300      	str	r3, [sp, #0]
 800c65c:	4613      	mov	r3, r2
 800c65e:	68ba      	ldr	r2, [r7, #8]
 800c660:	f7f5 fdf4 	bl	800224c <HAL_I2C_Master_Receive>
 800c664:	4603      	mov	r3, r0
 800c666:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800c668:	693b      	ldr	r3, [r7, #16]
}
 800c66a:	4618      	mov	r0, r3
 800c66c:	3718      	adds	r7, #24
 800c66e:	46bd      	mov	sp, r7
 800c670:	bd80      	pop	{r7, pc}
	...

0800c674 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800c674:	b580      	push	{r7, lr}
 800c676:	b086      	sub	sp, #24
 800c678:	af00      	add	r7, sp, #0
 800c67a:	60f8      	str	r0, [r7, #12]
 800c67c:	607a      	str	r2, [r7, #4]
 800c67e:	603b      	str	r3, [r7, #0]
 800c680:	460b      	mov	r3, r1
 800c682:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c684:	2300      	movs	r3, #0
 800c686:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	2b3f      	cmp	r3, #63	; 0x3f
 800c68c:	d902      	bls.n	800c694 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800c68e:	f06f 0303 	mvn.w	r3, #3
 800c692:	e016      	b.n	800c6c2 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800c694:	4a0d      	ldr	r2, [pc, #52]	; (800c6cc <VL53L0X_WriteMulti+0x58>)
 800c696:	7afb      	ldrb	r3, [r7, #11]
 800c698:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800c69a:	683a      	ldr	r2, [r7, #0]
 800c69c:	6879      	ldr	r1, [r7, #4]
 800c69e:	480c      	ldr	r0, [pc, #48]	; (800c6d0 <VL53L0X_WriteMulti+0x5c>)
 800c6a0:	f000 fc87 	bl	800cfb2 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	3301      	adds	r3, #1
 800c6a8:	461a      	mov	r2, r3
 800c6aa:	4908      	ldr	r1, [pc, #32]	; (800c6cc <VL53L0X_WriteMulti+0x58>)
 800c6ac:	68f8      	ldr	r0, [r7, #12]
 800c6ae:	f7ff ff9f 	bl	800c5f0 <_I2CWrite>
 800c6b2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c6b4:	693b      	ldr	r3, [r7, #16]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d001      	beq.n	800c6be <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c6ba:	23ec      	movs	r3, #236	; 0xec
 800c6bc:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800c6be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	3718      	adds	r7, #24
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	bd80      	pop	{r7, pc}
 800c6ca:	bf00      	nop
 800c6cc:	20005720 	.word	0x20005720
 800c6d0:	20005721 	.word	0x20005721

0800c6d4 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	b086      	sub	sp, #24
 800c6d8:	af00      	add	r7, sp, #0
 800c6da:	60f8      	str	r0, [r7, #12]
 800c6dc:	607a      	str	r2, [r7, #4]
 800c6de:	603b      	str	r3, [r7, #0]
 800c6e0:	460b      	mov	r3, r1
 800c6e2:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800c6e8:	f107 030b 	add.w	r3, r7, #11
 800c6ec:	2201      	movs	r2, #1
 800c6ee:	4619      	mov	r1, r3
 800c6f0:	68f8      	ldr	r0, [r7, #12]
 800c6f2:	f7ff ff7d 	bl	800c5f0 <_I2CWrite>
 800c6f6:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c6f8:	693b      	ldr	r3, [r7, #16]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d002      	beq.n	800c704 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c6fe:	23ec      	movs	r3, #236	; 0xec
 800c700:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c702:	e00c      	b.n	800c71e <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800c704:	683a      	ldr	r2, [r7, #0]
 800c706:	6879      	ldr	r1, [r7, #4]
 800c708:	68f8      	ldr	r0, [r7, #12]
 800c70a:	f7ff ff90 	bl	800c62e <_I2CRead>
 800c70e:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c710:	693b      	ldr	r3, [r7, #16]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d002      	beq.n	800c71c <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c716:	23ec      	movs	r3, #236	; 0xec
 800c718:	75fb      	strb	r3, [r7, #23]
 800c71a:	e000      	b.n	800c71e <VL53L0X_ReadMulti+0x4a>
    }
done:
 800c71c:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800c71e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c722:	4618      	mov	r0, r3
 800c724:	3718      	adds	r7, #24
 800c726:	46bd      	mov	sp, r7
 800c728:	bd80      	pop	{r7, pc}
	...

0800c72c <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800c72c:	b580      	push	{r7, lr}
 800c72e:	b084      	sub	sp, #16
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]
 800c734:	460b      	mov	r3, r1
 800c736:	70fb      	strb	r3, [r7, #3]
 800c738:	4613      	mov	r3, r2
 800c73a:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c73c:	2300      	movs	r3, #0
 800c73e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800c740:	4a0b      	ldr	r2, [pc, #44]	; (800c770 <VL53L0X_WrByte+0x44>)
 800c742:	78fb      	ldrb	r3, [r7, #3]
 800c744:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800c746:	4a0a      	ldr	r2, [pc, #40]	; (800c770 <VL53L0X_WrByte+0x44>)
 800c748:	78bb      	ldrb	r3, [r7, #2]
 800c74a:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800c74c:	2202      	movs	r2, #2
 800c74e:	4908      	ldr	r1, [pc, #32]	; (800c770 <VL53L0X_WrByte+0x44>)
 800c750:	6878      	ldr	r0, [r7, #4]
 800c752:	f7ff ff4d 	bl	800c5f0 <_I2CWrite>
 800c756:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800c758:	68bb      	ldr	r3, [r7, #8]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d001      	beq.n	800c762 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c75e:	23ec      	movs	r3, #236	; 0xec
 800c760:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800c762:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c766:	4618      	mov	r0, r3
 800c768:	3710      	adds	r7, #16
 800c76a:	46bd      	mov	sp, r7
 800c76c:	bd80      	pop	{r7, pc}
 800c76e:	bf00      	nop
 800c770:	20005720 	.word	0x20005720

0800c774 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800c774:	b580      	push	{r7, lr}
 800c776:	b084      	sub	sp, #16
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	460b      	mov	r3, r1
 800c77e:	70fb      	strb	r3, [r7, #3]
 800c780:	4613      	mov	r3, r2
 800c782:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c784:	2300      	movs	r3, #0
 800c786:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800c788:	4a0e      	ldr	r2, [pc, #56]	; (800c7c4 <VL53L0X_WrWord+0x50>)
 800c78a:	78fb      	ldrb	r3, [r7, #3]
 800c78c:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800c78e:	883b      	ldrh	r3, [r7, #0]
 800c790:	0a1b      	lsrs	r3, r3, #8
 800c792:	b29b      	uxth	r3, r3
 800c794:	b2da      	uxtb	r2, r3
 800c796:	4b0b      	ldr	r3, [pc, #44]	; (800c7c4 <VL53L0X_WrWord+0x50>)
 800c798:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800c79a:	883b      	ldrh	r3, [r7, #0]
 800c79c:	b2da      	uxtb	r2, r3
 800c79e:	4b09      	ldr	r3, [pc, #36]	; (800c7c4 <VL53L0X_WrWord+0x50>)
 800c7a0:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800c7a2:	2203      	movs	r2, #3
 800c7a4:	4907      	ldr	r1, [pc, #28]	; (800c7c4 <VL53L0X_WrWord+0x50>)
 800c7a6:	6878      	ldr	r0, [r7, #4]
 800c7a8:	f7ff ff22 	bl	800c5f0 <_I2CWrite>
 800c7ac:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d001      	beq.n	800c7b8 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c7b4:	23ec      	movs	r3, #236	; 0xec
 800c7b6:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800c7b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c7bc:	4618      	mov	r0, r3
 800c7be:	3710      	adds	r7, #16
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	bd80      	pop	{r7, pc}
 800c7c4:	20005720 	.word	0x20005720

0800c7c8 <VL53L0X_WrDWord>:

VL53L0X_Error VL53L0X_WrDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t data) {
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b086      	sub	sp, #24
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	60f8      	str	r0, [r7, #12]
 800c7d0:	460b      	mov	r3, r1
 800c7d2:	607a      	str	r2, [r7, #4]
 800c7d4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    _I2CBuffer[0] = index;
 800c7da:	4a13      	ldr	r2, [pc, #76]	; (800c828 <VL53L0X_WrDWord+0x60>)
 800c7dc:	7afb      	ldrb	r3, [r7, #11]
 800c7de:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = (data >> 24) & 0xFF;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	0e1b      	lsrs	r3, r3, #24
 800c7e4:	b2da      	uxtb	r2, r3
 800c7e6:	4b10      	ldr	r3, [pc, #64]	; (800c828 <VL53L0X_WrDWord+0x60>)
 800c7e8:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = (data >> 16) & 0xFF;
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	0c1b      	lsrs	r3, r3, #16
 800c7ee:	b2da      	uxtb	r2, r3
 800c7f0:	4b0d      	ldr	r3, [pc, #52]	; (800c828 <VL53L0X_WrDWord+0x60>)
 800c7f2:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = (data >> 8)  & 0xFF;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	0a1b      	lsrs	r3, r3, #8
 800c7f8:	b2da      	uxtb	r2, r3
 800c7fa:	4b0b      	ldr	r3, [pc, #44]	; (800c828 <VL53L0X_WrDWord+0x60>)
 800c7fc:	70da      	strb	r2, [r3, #3]
    _I2CBuffer[4] = (data >> 0 ) & 0xFF;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	b2da      	uxtb	r2, r3
 800c802:	4b09      	ldr	r3, [pc, #36]	; (800c828 <VL53L0X_WrDWord+0x60>)
 800c804:	711a      	strb	r2, [r3, #4]
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 5);
 800c806:	2205      	movs	r2, #5
 800c808:	4907      	ldr	r1, [pc, #28]	; (800c828 <VL53L0X_WrDWord+0x60>)
 800c80a:	68f8      	ldr	r0, [r7, #12]
 800c80c:	f7ff fef0 	bl	800c5f0 <_I2CWrite>
 800c810:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c812:	693b      	ldr	r3, [r7, #16]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d001      	beq.n	800c81c <VL53L0X_WrDWord+0x54>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c818:	23ec      	movs	r3, #236	; 0xec
 800c81a:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800c81c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c820:	4618      	mov	r0, r3
 800c822:	3718      	adds	r7, #24
 800c824:	46bd      	mov	sp, r7
 800c826:	bd80      	pop	{r7, pc}
 800c828:	20005720 	.word	0x20005720

0800c82c <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b084      	sub	sp, #16
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
 800c834:	4608      	mov	r0, r1
 800c836:	4611      	mov	r1, r2
 800c838:	461a      	mov	r2, r3
 800c83a:	4603      	mov	r3, r0
 800c83c:	70fb      	strb	r3, [r7, #3]
 800c83e:	460b      	mov	r3, r1
 800c840:	70bb      	strb	r3, [r7, #2]
 800c842:	4613      	mov	r3, r2
 800c844:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c846:	2300      	movs	r3, #0
 800c848:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800c84a:	f107 020e 	add.w	r2, r7, #14
 800c84e:	78fb      	ldrb	r3, [r7, #3]
 800c850:	4619      	mov	r1, r3
 800c852:	6878      	ldr	r0, [r7, #4]
 800c854:	f000 f81e 	bl	800c894 <VL53L0X_RdByte>
 800c858:	4603      	mov	r3, r0
 800c85a:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800c85c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d110      	bne.n	800c886 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800c864:	7bba      	ldrb	r2, [r7, #14]
 800c866:	78bb      	ldrb	r3, [r7, #2]
 800c868:	4013      	ands	r3, r2
 800c86a:	b2da      	uxtb	r2, r3
 800c86c:	787b      	ldrb	r3, [r7, #1]
 800c86e:	4313      	orrs	r3, r2
 800c870:	b2db      	uxtb	r3, r3
 800c872:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800c874:	7bba      	ldrb	r2, [r7, #14]
 800c876:	78fb      	ldrb	r3, [r7, #3]
 800c878:	4619      	mov	r1, r3
 800c87a:	6878      	ldr	r0, [r7, #4]
 800c87c:	f7ff ff56 	bl	800c72c <VL53L0X_WrByte>
 800c880:	4603      	mov	r3, r0
 800c882:	73fb      	strb	r3, [r7, #15]
 800c884:	e000      	b.n	800c888 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800c886:	bf00      	nop
done:
    return Status;
 800c888:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c88c:	4618      	mov	r0, r3
 800c88e:	3710      	adds	r7, #16
 800c890:	46bd      	mov	sp, r7
 800c892:	bd80      	pop	{r7, pc}

0800c894 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800c894:	b580      	push	{r7, lr}
 800c896:	b086      	sub	sp, #24
 800c898:	af00      	add	r7, sp, #0
 800c89a:	60f8      	str	r0, [r7, #12]
 800c89c:	460b      	mov	r3, r1
 800c89e:	607a      	str	r2, [r7, #4]
 800c8a0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800c8a6:	f107 030b 	add.w	r3, r7, #11
 800c8aa:	2201      	movs	r2, #1
 800c8ac:	4619      	mov	r1, r3
 800c8ae:	68f8      	ldr	r0, [r7, #12]
 800c8b0:	f7ff fe9e 	bl	800c5f0 <_I2CWrite>
 800c8b4:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800c8b6:	693b      	ldr	r3, [r7, #16]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d002      	beq.n	800c8c2 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c8bc:	23ec      	movs	r3, #236	; 0xec
 800c8be:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c8c0:	e00c      	b.n	800c8dc <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800c8c2:	2201      	movs	r2, #1
 800c8c4:	6879      	ldr	r1, [r7, #4]
 800c8c6:	68f8      	ldr	r0, [r7, #12]
 800c8c8:	f7ff feb1 	bl	800c62e <_I2CRead>
 800c8cc:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c8ce:	693b      	ldr	r3, [r7, #16]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d002      	beq.n	800c8da <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c8d4:	23ec      	movs	r3, #236	; 0xec
 800c8d6:	75fb      	strb	r3, [r7, #23]
 800c8d8:	e000      	b.n	800c8dc <VL53L0X_RdByte+0x48>
    }
done:
 800c8da:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800c8dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c8e0:	4618      	mov	r0, r3
 800c8e2:	3718      	adds	r7, #24
 800c8e4:	46bd      	mov	sp, r7
 800c8e6:	bd80      	pop	{r7, pc}

0800c8e8 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b086      	sub	sp, #24
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	60f8      	str	r0, [r7, #12]
 800c8f0:	460b      	mov	r3, r1
 800c8f2:	607a      	str	r2, [r7, #4]
 800c8f4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800c8fa:	f107 030b 	add.w	r3, r7, #11
 800c8fe:	2201      	movs	r2, #1
 800c900:	4619      	mov	r1, r3
 800c902:	68f8      	ldr	r0, [r7, #12]
 800c904:	f7ff fe74 	bl	800c5f0 <_I2CWrite>
 800c908:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800c90a:	693b      	ldr	r3, [r7, #16]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d002      	beq.n	800c916 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c910:	23ec      	movs	r3, #236	; 0xec
 800c912:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c914:	e017      	b.n	800c946 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800c916:	2202      	movs	r2, #2
 800c918:	490e      	ldr	r1, [pc, #56]	; (800c954 <VL53L0X_RdWord+0x6c>)
 800c91a:	68f8      	ldr	r0, [r7, #12]
 800c91c:	f7ff fe87 	bl	800c62e <_I2CRead>
 800c920:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c922:	693b      	ldr	r3, [r7, #16]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d002      	beq.n	800c92e <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c928:	23ec      	movs	r3, #236	; 0xec
 800c92a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c92c:	e00b      	b.n	800c946 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800c92e:	4b09      	ldr	r3, [pc, #36]	; (800c954 <VL53L0X_RdWord+0x6c>)
 800c930:	781b      	ldrb	r3, [r3, #0]
 800c932:	b29b      	uxth	r3, r3
 800c934:	021b      	lsls	r3, r3, #8
 800c936:	b29a      	uxth	r2, r3
 800c938:	4b06      	ldr	r3, [pc, #24]	; (800c954 <VL53L0X_RdWord+0x6c>)
 800c93a:	785b      	ldrb	r3, [r3, #1]
 800c93c:	b29b      	uxth	r3, r3
 800c93e:	4413      	add	r3, r2
 800c940:	b29a      	uxth	r2, r3
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800c946:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c94a:	4618      	mov	r0, r3
 800c94c:	3718      	adds	r7, #24
 800c94e:	46bd      	mov	sp, r7
 800c950:	bd80      	pop	{r7, pc}
 800c952:	bf00      	nop
 800c954:	20005720 	.word	0x20005720

0800c958 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800c958:	b580      	push	{r7, lr}
 800c95a:	b086      	sub	sp, #24
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	60f8      	str	r0, [r7, #12]
 800c960:	460b      	mov	r3, r1
 800c962:	607a      	str	r2, [r7, #4]
 800c964:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c966:	2300      	movs	r3, #0
 800c968:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800c96a:	f107 030b 	add.w	r3, r7, #11
 800c96e:	2201      	movs	r2, #1
 800c970:	4619      	mov	r1, r3
 800c972:	68f8      	ldr	r0, [r7, #12]
 800c974:	f7ff fe3c 	bl	800c5f0 <_I2CWrite>
 800c978:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c97a:	693b      	ldr	r3, [r7, #16]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d002      	beq.n	800c986 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c980:	23ec      	movs	r3, #236	; 0xec
 800c982:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c984:	e01b      	b.n	800c9be <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800c986:	2204      	movs	r2, #4
 800c988:	4910      	ldr	r1, [pc, #64]	; (800c9cc <VL53L0X_RdDWord+0x74>)
 800c98a:	68f8      	ldr	r0, [r7, #12]
 800c98c:	f7ff fe4f 	bl	800c62e <_I2CRead>
 800c990:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c992:	693b      	ldr	r3, [r7, #16]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d002      	beq.n	800c99e <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c998:	23ec      	movs	r3, #236	; 0xec
 800c99a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c99c:	e00f      	b.n	800c9be <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800c99e:	4b0b      	ldr	r3, [pc, #44]	; (800c9cc <VL53L0X_RdDWord+0x74>)
 800c9a0:	781b      	ldrb	r3, [r3, #0]
 800c9a2:	061a      	lsls	r2, r3, #24
 800c9a4:	4b09      	ldr	r3, [pc, #36]	; (800c9cc <VL53L0X_RdDWord+0x74>)
 800c9a6:	785b      	ldrb	r3, [r3, #1]
 800c9a8:	041b      	lsls	r3, r3, #16
 800c9aa:	441a      	add	r2, r3
 800c9ac:	4b07      	ldr	r3, [pc, #28]	; (800c9cc <VL53L0X_RdDWord+0x74>)
 800c9ae:	789b      	ldrb	r3, [r3, #2]
 800c9b0:	021b      	lsls	r3, r3, #8
 800c9b2:	4413      	add	r3, r2
 800c9b4:	4a05      	ldr	r2, [pc, #20]	; (800c9cc <VL53L0X_RdDWord+0x74>)
 800c9b6:	78d2      	ldrb	r2, [r2, #3]
 800c9b8:	441a      	add	r2, r3
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800c9be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	3718      	adds	r7, #24
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd80      	pop	{r7, pc}
 800c9ca:	bf00      	nop
 800c9cc:	20005720 	.word	0x20005720

0800c9d0 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b084      	sub	sp, #16
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800c9d8:	2300      	movs	r3, #0
 800c9da:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800c9dc:	2002      	movs	r0, #2
 800c9de:	f7f4 fd93 	bl	8001508 <HAL_Delay>
    return status;
 800c9e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	3710      	adds	r7, #16
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	bd80      	pop	{r7, pc}
	...

0800c9f0 <std>:
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	b510      	push	{r4, lr}
 800c9f4:	4604      	mov	r4, r0
 800c9f6:	e9c0 3300 	strd	r3, r3, [r0]
 800c9fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c9fe:	6083      	str	r3, [r0, #8]
 800ca00:	8181      	strh	r1, [r0, #12]
 800ca02:	6643      	str	r3, [r0, #100]	; 0x64
 800ca04:	81c2      	strh	r2, [r0, #14]
 800ca06:	6183      	str	r3, [r0, #24]
 800ca08:	4619      	mov	r1, r3
 800ca0a:	2208      	movs	r2, #8
 800ca0c:	305c      	adds	r0, #92	; 0x5c
 800ca0e:	f000 f9f7 	bl	800ce00 <memset>
 800ca12:	4b0d      	ldr	r3, [pc, #52]	; (800ca48 <std+0x58>)
 800ca14:	6263      	str	r3, [r4, #36]	; 0x24
 800ca16:	4b0d      	ldr	r3, [pc, #52]	; (800ca4c <std+0x5c>)
 800ca18:	62a3      	str	r3, [r4, #40]	; 0x28
 800ca1a:	4b0d      	ldr	r3, [pc, #52]	; (800ca50 <std+0x60>)
 800ca1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ca1e:	4b0d      	ldr	r3, [pc, #52]	; (800ca54 <std+0x64>)
 800ca20:	6323      	str	r3, [r4, #48]	; 0x30
 800ca22:	4b0d      	ldr	r3, [pc, #52]	; (800ca58 <std+0x68>)
 800ca24:	6224      	str	r4, [r4, #32]
 800ca26:	429c      	cmp	r4, r3
 800ca28:	d006      	beq.n	800ca38 <std+0x48>
 800ca2a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800ca2e:	4294      	cmp	r4, r2
 800ca30:	d002      	beq.n	800ca38 <std+0x48>
 800ca32:	33d0      	adds	r3, #208	; 0xd0
 800ca34:	429c      	cmp	r4, r3
 800ca36:	d105      	bne.n	800ca44 <std+0x54>
 800ca38:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ca3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca40:	f000 baac 	b.w	800cf9c <__retarget_lock_init_recursive>
 800ca44:	bd10      	pop	{r4, pc}
 800ca46:	bf00      	nop
 800ca48:	0800cc51 	.word	0x0800cc51
 800ca4c:	0800cc73 	.word	0x0800cc73
 800ca50:	0800ccab 	.word	0x0800ccab
 800ca54:	0800cccf 	.word	0x0800cccf
 800ca58:	20005760 	.word	0x20005760

0800ca5c <stdio_exit_handler>:
 800ca5c:	4a02      	ldr	r2, [pc, #8]	; (800ca68 <stdio_exit_handler+0xc>)
 800ca5e:	4903      	ldr	r1, [pc, #12]	; (800ca6c <stdio_exit_handler+0x10>)
 800ca60:	4803      	ldr	r0, [pc, #12]	; (800ca70 <stdio_exit_handler+0x14>)
 800ca62:	f000 b869 	b.w	800cb38 <_fwalk_sglue>
 800ca66:	bf00      	nop
 800ca68:	200002e0 	.word	0x200002e0
 800ca6c:	0800d875 	.word	0x0800d875
 800ca70:	200002ec 	.word	0x200002ec

0800ca74 <cleanup_stdio>:
 800ca74:	6841      	ldr	r1, [r0, #4]
 800ca76:	4b0c      	ldr	r3, [pc, #48]	; (800caa8 <cleanup_stdio+0x34>)
 800ca78:	4299      	cmp	r1, r3
 800ca7a:	b510      	push	{r4, lr}
 800ca7c:	4604      	mov	r4, r0
 800ca7e:	d001      	beq.n	800ca84 <cleanup_stdio+0x10>
 800ca80:	f000 fef8 	bl	800d874 <_fflush_r>
 800ca84:	68a1      	ldr	r1, [r4, #8]
 800ca86:	4b09      	ldr	r3, [pc, #36]	; (800caac <cleanup_stdio+0x38>)
 800ca88:	4299      	cmp	r1, r3
 800ca8a:	d002      	beq.n	800ca92 <cleanup_stdio+0x1e>
 800ca8c:	4620      	mov	r0, r4
 800ca8e:	f000 fef1 	bl	800d874 <_fflush_r>
 800ca92:	68e1      	ldr	r1, [r4, #12]
 800ca94:	4b06      	ldr	r3, [pc, #24]	; (800cab0 <cleanup_stdio+0x3c>)
 800ca96:	4299      	cmp	r1, r3
 800ca98:	d004      	beq.n	800caa4 <cleanup_stdio+0x30>
 800ca9a:	4620      	mov	r0, r4
 800ca9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800caa0:	f000 bee8 	b.w	800d874 <_fflush_r>
 800caa4:	bd10      	pop	{r4, pc}
 800caa6:	bf00      	nop
 800caa8:	20005760 	.word	0x20005760
 800caac:	200057c8 	.word	0x200057c8
 800cab0:	20005830 	.word	0x20005830

0800cab4 <global_stdio_init.part.0>:
 800cab4:	b510      	push	{r4, lr}
 800cab6:	4b0b      	ldr	r3, [pc, #44]	; (800cae4 <global_stdio_init.part.0+0x30>)
 800cab8:	4c0b      	ldr	r4, [pc, #44]	; (800cae8 <global_stdio_init.part.0+0x34>)
 800caba:	4a0c      	ldr	r2, [pc, #48]	; (800caec <global_stdio_init.part.0+0x38>)
 800cabc:	601a      	str	r2, [r3, #0]
 800cabe:	4620      	mov	r0, r4
 800cac0:	2200      	movs	r2, #0
 800cac2:	2104      	movs	r1, #4
 800cac4:	f7ff ff94 	bl	800c9f0 <std>
 800cac8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800cacc:	2201      	movs	r2, #1
 800cace:	2109      	movs	r1, #9
 800cad0:	f7ff ff8e 	bl	800c9f0 <std>
 800cad4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800cad8:	2202      	movs	r2, #2
 800cada:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cade:	2112      	movs	r1, #18
 800cae0:	f7ff bf86 	b.w	800c9f0 <std>
 800cae4:	20005898 	.word	0x20005898
 800cae8:	20005760 	.word	0x20005760
 800caec:	0800ca5d 	.word	0x0800ca5d

0800caf0 <__sfp_lock_acquire>:
 800caf0:	4801      	ldr	r0, [pc, #4]	; (800caf8 <__sfp_lock_acquire+0x8>)
 800caf2:	f000 ba54 	b.w	800cf9e <__retarget_lock_acquire_recursive>
 800caf6:	bf00      	nop
 800caf8:	200058a1 	.word	0x200058a1

0800cafc <__sfp_lock_release>:
 800cafc:	4801      	ldr	r0, [pc, #4]	; (800cb04 <__sfp_lock_release+0x8>)
 800cafe:	f000 ba4f 	b.w	800cfa0 <__retarget_lock_release_recursive>
 800cb02:	bf00      	nop
 800cb04:	200058a1 	.word	0x200058a1

0800cb08 <__sinit>:
 800cb08:	b510      	push	{r4, lr}
 800cb0a:	4604      	mov	r4, r0
 800cb0c:	f7ff fff0 	bl	800caf0 <__sfp_lock_acquire>
 800cb10:	6a23      	ldr	r3, [r4, #32]
 800cb12:	b11b      	cbz	r3, 800cb1c <__sinit+0x14>
 800cb14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb18:	f7ff bff0 	b.w	800cafc <__sfp_lock_release>
 800cb1c:	4b04      	ldr	r3, [pc, #16]	; (800cb30 <__sinit+0x28>)
 800cb1e:	6223      	str	r3, [r4, #32]
 800cb20:	4b04      	ldr	r3, [pc, #16]	; (800cb34 <__sinit+0x2c>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d1f5      	bne.n	800cb14 <__sinit+0xc>
 800cb28:	f7ff ffc4 	bl	800cab4 <global_stdio_init.part.0>
 800cb2c:	e7f2      	b.n	800cb14 <__sinit+0xc>
 800cb2e:	bf00      	nop
 800cb30:	0800ca75 	.word	0x0800ca75
 800cb34:	20005898 	.word	0x20005898

0800cb38 <_fwalk_sglue>:
 800cb38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb3c:	4607      	mov	r7, r0
 800cb3e:	4688      	mov	r8, r1
 800cb40:	4614      	mov	r4, r2
 800cb42:	2600      	movs	r6, #0
 800cb44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cb48:	f1b9 0901 	subs.w	r9, r9, #1
 800cb4c:	d505      	bpl.n	800cb5a <_fwalk_sglue+0x22>
 800cb4e:	6824      	ldr	r4, [r4, #0]
 800cb50:	2c00      	cmp	r4, #0
 800cb52:	d1f7      	bne.n	800cb44 <_fwalk_sglue+0xc>
 800cb54:	4630      	mov	r0, r6
 800cb56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb5a:	89ab      	ldrh	r3, [r5, #12]
 800cb5c:	2b01      	cmp	r3, #1
 800cb5e:	d907      	bls.n	800cb70 <_fwalk_sglue+0x38>
 800cb60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb64:	3301      	adds	r3, #1
 800cb66:	d003      	beq.n	800cb70 <_fwalk_sglue+0x38>
 800cb68:	4629      	mov	r1, r5
 800cb6a:	4638      	mov	r0, r7
 800cb6c:	47c0      	blx	r8
 800cb6e:	4306      	orrs	r6, r0
 800cb70:	3568      	adds	r5, #104	; 0x68
 800cb72:	e7e9      	b.n	800cb48 <_fwalk_sglue+0x10>

0800cb74 <iprintf>:
 800cb74:	b40f      	push	{r0, r1, r2, r3}
 800cb76:	b507      	push	{r0, r1, r2, lr}
 800cb78:	4906      	ldr	r1, [pc, #24]	; (800cb94 <iprintf+0x20>)
 800cb7a:	ab04      	add	r3, sp, #16
 800cb7c:	6808      	ldr	r0, [r1, #0]
 800cb7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb82:	6881      	ldr	r1, [r0, #8]
 800cb84:	9301      	str	r3, [sp, #4]
 800cb86:	f000 fb45 	bl	800d214 <_vfiprintf_r>
 800cb8a:	b003      	add	sp, #12
 800cb8c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb90:	b004      	add	sp, #16
 800cb92:	4770      	bx	lr
 800cb94:	20000338 	.word	0x20000338

0800cb98 <_puts_r>:
 800cb98:	6a03      	ldr	r3, [r0, #32]
 800cb9a:	b570      	push	{r4, r5, r6, lr}
 800cb9c:	6884      	ldr	r4, [r0, #8]
 800cb9e:	4605      	mov	r5, r0
 800cba0:	460e      	mov	r6, r1
 800cba2:	b90b      	cbnz	r3, 800cba8 <_puts_r+0x10>
 800cba4:	f7ff ffb0 	bl	800cb08 <__sinit>
 800cba8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cbaa:	07db      	lsls	r3, r3, #31
 800cbac:	d405      	bmi.n	800cbba <_puts_r+0x22>
 800cbae:	89a3      	ldrh	r3, [r4, #12]
 800cbb0:	0598      	lsls	r0, r3, #22
 800cbb2:	d402      	bmi.n	800cbba <_puts_r+0x22>
 800cbb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cbb6:	f000 f9f2 	bl	800cf9e <__retarget_lock_acquire_recursive>
 800cbba:	89a3      	ldrh	r3, [r4, #12]
 800cbbc:	0719      	lsls	r1, r3, #28
 800cbbe:	d513      	bpl.n	800cbe8 <_puts_r+0x50>
 800cbc0:	6923      	ldr	r3, [r4, #16]
 800cbc2:	b18b      	cbz	r3, 800cbe8 <_puts_r+0x50>
 800cbc4:	3e01      	subs	r6, #1
 800cbc6:	68a3      	ldr	r3, [r4, #8]
 800cbc8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cbcc:	3b01      	subs	r3, #1
 800cbce:	60a3      	str	r3, [r4, #8]
 800cbd0:	b9e9      	cbnz	r1, 800cc0e <_puts_r+0x76>
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	da2e      	bge.n	800cc34 <_puts_r+0x9c>
 800cbd6:	4622      	mov	r2, r4
 800cbd8:	210a      	movs	r1, #10
 800cbda:	4628      	mov	r0, r5
 800cbdc:	f000 f87b 	bl	800ccd6 <__swbuf_r>
 800cbe0:	3001      	adds	r0, #1
 800cbe2:	d007      	beq.n	800cbf4 <_puts_r+0x5c>
 800cbe4:	250a      	movs	r5, #10
 800cbe6:	e007      	b.n	800cbf8 <_puts_r+0x60>
 800cbe8:	4621      	mov	r1, r4
 800cbea:	4628      	mov	r0, r5
 800cbec:	f000 f8b0 	bl	800cd50 <__swsetup_r>
 800cbf0:	2800      	cmp	r0, #0
 800cbf2:	d0e7      	beq.n	800cbc4 <_puts_r+0x2c>
 800cbf4:	f04f 35ff 	mov.w	r5, #4294967295
 800cbf8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cbfa:	07da      	lsls	r2, r3, #31
 800cbfc:	d405      	bmi.n	800cc0a <_puts_r+0x72>
 800cbfe:	89a3      	ldrh	r3, [r4, #12]
 800cc00:	059b      	lsls	r3, r3, #22
 800cc02:	d402      	bmi.n	800cc0a <_puts_r+0x72>
 800cc04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc06:	f000 f9cb 	bl	800cfa0 <__retarget_lock_release_recursive>
 800cc0a:	4628      	mov	r0, r5
 800cc0c:	bd70      	pop	{r4, r5, r6, pc}
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	da04      	bge.n	800cc1c <_puts_r+0x84>
 800cc12:	69a2      	ldr	r2, [r4, #24]
 800cc14:	429a      	cmp	r2, r3
 800cc16:	dc06      	bgt.n	800cc26 <_puts_r+0x8e>
 800cc18:	290a      	cmp	r1, #10
 800cc1a:	d004      	beq.n	800cc26 <_puts_r+0x8e>
 800cc1c:	6823      	ldr	r3, [r4, #0]
 800cc1e:	1c5a      	adds	r2, r3, #1
 800cc20:	6022      	str	r2, [r4, #0]
 800cc22:	7019      	strb	r1, [r3, #0]
 800cc24:	e7cf      	b.n	800cbc6 <_puts_r+0x2e>
 800cc26:	4622      	mov	r2, r4
 800cc28:	4628      	mov	r0, r5
 800cc2a:	f000 f854 	bl	800ccd6 <__swbuf_r>
 800cc2e:	3001      	adds	r0, #1
 800cc30:	d1c9      	bne.n	800cbc6 <_puts_r+0x2e>
 800cc32:	e7df      	b.n	800cbf4 <_puts_r+0x5c>
 800cc34:	6823      	ldr	r3, [r4, #0]
 800cc36:	250a      	movs	r5, #10
 800cc38:	1c5a      	adds	r2, r3, #1
 800cc3a:	6022      	str	r2, [r4, #0]
 800cc3c:	701d      	strb	r5, [r3, #0]
 800cc3e:	e7db      	b.n	800cbf8 <_puts_r+0x60>

0800cc40 <puts>:
 800cc40:	4b02      	ldr	r3, [pc, #8]	; (800cc4c <puts+0xc>)
 800cc42:	4601      	mov	r1, r0
 800cc44:	6818      	ldr	r0, [r3, #0]
 800cc46:	f7ff bfa7 	b.w	800cb98 <_puts_r>
 800cc4a:	bf00      	nop
 800cc4c:	20000338 	.word	0x20000338

0800cc50 <__sread>:
 800cc50:	b510      	push	{r4, lr}
 800cc52:	460c      	mov	r4, r1
 800cc54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc58:	f000 f952 	bl	800cf00 <_read_r>
 800cc5c:	2800      	cmp	r0, #0
 800cc5e:	bfab      	itete	ge
 800cc60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cc62:	89a3      	ldrhlt	r3, [r4, #12]
 800cc64:	181b      	addge	r3, r3, r0
 800cc66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cc6a:	bfac      	ite	ge
 800cc6c:	6563      	strge	r3, [r4, #84]	; 0x54
 800cc6e:	81a3      	strhlt	r3, [r4, #12]
 800cc70:	bd10      	pop	{r4, pc}

0800cc72 <__swrite>:
 800cc72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc76:	461f      	mov	r7, r3
 800cc78:	898b      	ldrh	r3, [r1, #12]
 800cc7a:	05db      	lsls	r3, r3, #23
 800cc7c:	4605      	mov	r5, r0
 800cc7e:	460c      	mov	r4, r1
 800cc80:	4616      	mov	r6, r2
 800cc82:	d505      	bpl.n	800cc90 <__swrite+0x1e>
 800cc84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc88:	2302      	movs	r3, #2
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	f000 f926 	bl	800cedc <_lseek_r>
 800cc90:	89a3      	ldrh	r3, [r4, #12]
 800cc92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cc9a:	81a3      	strh	r3, [r4, #12]
 800cc9c:	4632      	mov	r2, r6
 800cc9e:	463b      	mov	r3, r7
 800cca0:	4628      	mov	r0, r5
 800cca2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cca6:	f000 b93d 	b.w	800cf24 <_write_r>

0800ccaa <__sseek>:
 800ccaa:	b510      	push	{r4, lr}
 800ccac:	460c      	mov	r4, r1
 800ccae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccb2:	f000 f913 	bl	800cedc <_lseek_r>
 800ccb6:	1c43      	adds	r3, r0, #1
 800ccb8:	89a3      	ldrh	r3, [r4, #12]
 800ccba:	bf15      	itete	ne
 800ccbc:	6560      	strne	r0, [r4, #84]	; 0x54
 800ccbe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ccc2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ccc6:	81a3      	strheq	r3, [r4, #12]
 800ccc8:	bf18      	it	ne
 800ccca:	81a3      	strhne	r3, [r4, #12]
 800cccc:	bd10      	pop	{r4, pc}

0800ccce <__sclose>:
 800ccce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccd2:	f000 b89d 	b.w	800ce10 <_close_r>

0800ccd6 <__swbuf_r>:
 800ccd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccd8:	460e      	mov	r6, r1
 800ccda:	4614      	mov	r4, r2
 800ccdc:	4605      	mov	r5, r0
 800ccde:	b118      	cbz	r0, 800cce8 <__swbuf_r+0x12>
 800cce0:	6a03      	ldr	r3, [r0, #32]
 800cce2:	b90b      	cbnz	r3, 800cce8 <__swbuf_r+0x12>
 800cce4:	f7ff ff10 	bl	800cb08 <__sinit>
 800cce8:	69a3      	ldr	r3, [r4, #24]
 800ccea:	60a3      	str	r3, [r4, #8]
 800ccec:	89a3      	ldrh	r3, [r4, #12]
 800ccee:	071a      	lsls	r2, r3, #28
 800ccf0:	d525      	bpl.n	800cd3e <__swbuf_r+0x68>
 800ccf2:	6923      	ldr	r3, [r4, #16]
 800ccf4:	b31b      	cbz	r3, 800cd3e <__swbuf_r+0x68>
 800ccf6:	6823      	ldr	r3, [r4, #0]
 800ccf8:	6922      	ldr	r2, [r4, #16]
 800ccfa:	1a98      	subs	r0, r3, r2
 800ccfc:	6963      	ldr	r3, [r4, #20]
 800ccfe:	b2f6      	uxtb	r6, r6
 800cd00:	4283      	cmp	r3, r0
 800cd02:	4637      	mov	r7, r6
 800cd04:	dc04      	bgt.n	800cd10 <__swbuf_r+0x3a>
 800cd06:	4621      	mov	r1, r4
 800cd08:	4628      	mov	r0, r5
 800cd0a:	f000 fdb3 	bl	800d874 <_fflush_r>
 800cd0e:	b9e0      	cbnz	r0, 800cd4a <__swbuf_r+0x74>
 800cd10:	68a3      	ldr	r3, [r4, #8]
 800cd12:	3b01      	subs	r3, #1
 800cd14:	60a3      	str	r3, [r4, #8]
 800cd16:	6823      	ldr	r3, [r4, #0]
 800cd18:	1c5a      	adds	r2, r3, #1
 800cd1a:	6022      	str	r2, [r4, #0]
 800cd1c:	701e      	strb	r6, [r3, #0]
 800cd1e:	6962      	ldr	r2, [r4, #20]
 800cd20:	1c43      	adds	r3, r0, #1
 800cd22:	429a      	cmp	r2, r3
 800cd24:	d004      	beq.n	800cd30 <__swbuf_r+0x5a>
 800cd26:	89a3      	ldrh	r3, [r4, #12]
 800cd28:	07db      	lsls	r3, r3, #31
 800cd2a:	d506      	bpl.n	800cd3a <__swbuf_r+0x64>
 800cd2c:	2e0a      	cmp	r6, #10
 800cd2e:	d104      	bne.n	800cd3a <__swbuf_r+0x64>
 800cd30:	4621      	mov	r1, r4
 800cd32:	4628      	mov	r0, r5
 800cd34:	f000 fd9e 	bl	800d874 <_fflush_r>
 800cd38:	b938      	cbnz	r0, 800cd4a <__swbuf_r+0x74>
 800cd3a:	4638      	mov	r0, r7
 800cd3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd3e:	4621      	mov	r1, r4
 800cd40:	4628      	mov	r0, r5
 800cd42:	f000 f805 	bl	800cd50 <__swsetup_r>
 800cd46:	2800      	cmp	r0, #0
 800cd48:	d0d5      	beq.n	800ccf6 <__swbuf_r+0x20>
 800cd4a:	f04f 37ff 	mov.w	r7, #4294967295
 800cd4e:	e7f4      	b.n	800cd3a <__swbuf_r+0x64>

0800cd50 <__swsetup_r>:
 800cd50:	b538      	push	{r3, r4, r5, lr}
 800cd52:	4b2a      	ldr	r3, [pc, #168]	; (800cdfc <__swsetup_r+0xac>)
 800cd54:	4605      	mov	r5, r0
 800cd56:	6818      	ldr	r0, [r3, #0]
 800cd58:	460c      	mov	r4, r1
 800cd5a:	b118      	cbz	r0, 800cd64 <__swsetup_r+0x14>
 800cd5c:	6a03      	ldr	r3, [r0, #32]
 800cd5e:	b90b      	cbnz	r3, 800cd64 <__swsetup_r+0x14>
 800cd60:	f7ff fed2 	bl	800cb08 <__sinit>
 800cd64:	89a3      	ldrh	r3, [r4, #12]
 800cd66:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cd6a:	0718      	lsls	r0, r3, #28
 800cd6c:	d422      	bmi.n	800cdb4 <__swsetup_r+0x64>
 800cd6e:	06d9      	lsls	r1, r3, #27
 800cd70:	d407      	bmi.n	800cd82 <__swsetup_r+0x32>
 800cd72:	2309      	movs	r3, #9
 800cd74:	602b      	str	r3, [r5, #0]
 800cd76:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cd7a:	81a3      	strh	r3, [r4, #12]
 800cd7c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd80:	e034      	b.n	800cdec <__swsetup_r+0x9c>
 800cd82:	0758      	lsls	r0, r3, #29
 800cd84:	d512      	bpl.n	800cdac <__swsetup_r+0x5c>
 800cd86:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd88:	b141      	cbz	r1, 800cd9c <__swsetup_r+0x4c>
 800cd8a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd8e:	4299      	cmp	r1, r3
 800cd90:	d002      	beq.n	800cd98 <__swsetup_r+0x48>
 800cd92:	4628      	mov	r0, r5
 800cd94:	f000 f91c 	bl	800cfd0 <_free_r>
 800cd98:	2300      	movs	r3, #0
 800cd9a:	6363      	str	r3, [r4, #52]	; 0x34
 800cd9c:	89a3      	ldrh	r3, [r4, #12]
 800cd9e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cda2:	81a3      	strh	r3, [r4, #12]
 800cda4:	2300      	movs	r3, #0
 800cda6:	6063      	str	r3, [r4, #4]
 800cda8:	6923      	ldr	r3, [r4, #16]
 800cdaa:	6023      	str	r3, [r4, #0]
 800cdac:	89a3      	ldrh	r3, [r4, #12]
 800cdae:	f043 0308 	orr.w	r3, r3, #8
 800cdb2:	81a3      	strh	r3, [r4, #12]
 800cdb4:	6923      	ldr	r3, [r4, #16]
 800cdb6:	b94b      	cbnz	r3, 800cdcc <__swsetup_r+0x7c>
 800cdb8:	89a3      	ldrh	r3, [r4, #12]
 800cdba:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cdbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cdc2:	d003      	beq.n	800cdcc <__swsetup_r+0x7c>
 800cdc4:	4621      	mov	r1, r4
 800cdc6:	4628      	mov	r0, r5
 800cdc8:	f000 fda2 	bl	800d910 <__smakebuf_r>
 800cdcc:	89a0      	ldrh	r0, [r4, #12]
 800cdce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cdd2:	f010 0301 	ands.w	r3, r0, #1
 800cdd6:	d00a      	beq.n	800cdee <__swsetup_r+0x9e>
 800cdd8:	2300      	movs	r3, #0
 800cdda:	60a3      	str	r3, [r4, #8]
 800cddc:	6963      	ldr	r3, [r4, #20]
 800cdde:	425b      	negs	r3, r3
 800cde0:	61a3      	str	r3, [r4, #24]
 800cde2:	6923      	ldr	r3, [r4, #16]
 800cde4:	b943      	cbnz	r3, 800cdf8 <__swsetup_r+0xa8>
 800cde6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cdea:	d1c4      	bne.n	800cd76 <__swsetup_r+0x26>
 800cdec:	bd38      	pop	{r3, r4, r5, pc}
 800cdee:	0781      	lsls	r1, r0, #30
 800cdf0:	bf58      	it	pl
 800cdf2:	6963      	ldrpl	r3, [r4, #20]
 800cdf4:	60a3      	str	r3, [r4, #8]
 800cdf6:	e7f4      	b.n	800cde2 <__swsetup_r+0x92>
 800cdf8:	2000      	movs	r0, #0
 800cdfa:	e7f7      	b.n	800cdec <__swsetup_r+0x9c>
 800cdfc:	20000338 	.word	0x20000338

0800ce00 <memset>:
 800ce00:	4402      	add	r2, r0
 800ce02:	4603      	mov	r3, r0
 800ce04:	4293      	cmp	r3, r2
 800ce06:	d100      	bne.n	800ce0a <memset+0xa>
 800ce08:	4770      	bx	lr
 800ce0a:	f803 1b01 	strb.w	r1, [r3], #1
 800ce0e:	e7f9      	b.n	800ce04 <memset+0x4>

0800ce10 <_close_r>:
 800ce10:	b538      	push	{r3, r4, r5, lr}
 800ce12:	4d06      	ldr	r5, [pc, #24]	; (800ce2c <_close_r+0x1c>)
 800ce14:	2300      	movs	r3, #0
 800ce16:	4604      	mov	r4, r0
 800ce18:	4608      	mov	r0, r1
 800ce1a:	602b      	str	r3, [r5, #0]
 800ce1c:	f7f4 f909 	bl	8001032 <_close>
 800ce20:	1c43      	adds	r3, r0, #1
 800ce22:	d102      	bne.n	800ce2a <_close_r+0x1a>
 800ce24:	682b      	ldr	r3, [r5, #0]
 800ce26:	b103      	cbz	r3, 800ce2a <_close_r+0x1a>
 800ce28:	6023      	str	r3, [r4, #0]
 800ce2a:	bd38      	pop	{r3, r4, r5, pc}
 800ce2c:	2000589c 	.word	0x2000589c

0800ce30 <_reclaim_reent>:
 800ce30:	4b29      	ldr	r3, [pc, #164]	; (800ced8 <_reclaim_reent+0xa8>)
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	4283      	cmp	r3, r0
 800ce36:	b570      	push	{r4, r5, r6, lr}
 800ce38:	4604      	mov	r4, r0
 800ce3a:	d04b      	beq.n	800ced4 <_reclaim_reent+0xa4>
 800ce3c:	69c3      	ldr	r3, [r0, #28]
 800ce3e:	b143      	cbz	r3, 800ce52 <_reclaim_reent+0x22>
 800ce40:	68db      	ldr	r3, [r3, #12]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d144      	bne.n	800ced0 <_reclaim_reent+0xa0>
 800ce46:	69e3      	ldr	r3, [r4, #28]
 800ce48:	6819      	ldr	r1, [r3, #0]
 800ce4a:	b111      	cbz	r1, 800ce52 <_reclaim_reent+0x22>
 800ce4c:	4620      	mov	r0, r4
 800ce4e:	f000 f8bf 	bl	800cfd0 <_free_r>
 800ce52:	6961      	ldr	r1, [r4, #20]
 800ce54:	b111      	cbz	r1, 800ce5c <_reclaim_reent+0x2c>
 800ce56:	4620      	mov	r0, r4
 800ce58:	f000 f8ba 	bl	800cfd0 <_free_r>
 800ce5c:	69e1      	ldr	r1, [r4, #28]
 800ce5e:	b111      	cbz	r1, 800ce66 <_reclaim_reent+0x36>
 800ce60:	4620      	mov	r0, r4
 800ce62:	f000 f8b5 	bl	800cfd0 <_free_r>
 800ce66:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ce68:	b111      	cbz	r1, 800ce70 <_reclaim_reent+0x40>
 800ce6a:	4620      	mov	r0, r4
 800ce6c:	f000 f8b0 	bl	800cfd0 <_free_r>
 800ce70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ce72:	b111      	cbz	r1, 800ce7a <_reclaim_reent+0x4a>
 800ce74:	4620      	mov	r0, r4
 800ce76:	f000 f8ab 	bl	800cfd0 <_free_r>
 800ce7a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ce7c:	b111      	cbz	r1, 800ce84 <_reclaim_reent+0x54>
 800ce7e:	4620      	mov	r0, r4
 800ce80:	f000 f8a6 	bl	800cfd0 <_free_r>
 800ce84:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ce86:	b111      	cbz	r1, 800ce8e <_reclaim_reent+0x5e>
 800ce88:	4620      	mov	r0, r4
 800ce8a:	f000 f8a1 	bl	800cfd0 <_free_r>
 800ce8e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ce90:	b111      	cbz	r1, 800ce98 <_reclaim_reent+0x68>
 800ce92:	4620      	mov	r0, r4
 800ce94:	f000 f89c 	bl	800cfd0 <_free_r>
 800ce98:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800ce9a:	b111      	cbz	r1, 800cea2 <_reclaim_reent+0x72>
 800ce9c:	4620      	mov	r0, r4
 800ce9e:	f000 f897 	bl	800cfd0 <_free_r>
 800cea2:	6a23      	ldr	r3, [r4, #32]
 800cea4:	b1b3      	cbz	r3, 800ced4 <_reclaim_reent+0xa4>
 800cea6:	4620      	mov	r0, r4
 800cea8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ceac:	4718      	bx	r3
 800ceae:	5949      	ldr	r1, [r1, r5]
 800ceb0:	b941      	cbnz	r1, 800cec4 <_reclaim_reent+0x94>
 800ceb2:	3504      	adds	r5, #4
 800ceb4:	69e3      	ldr	r3, [r4, #28]
 800ceb6:	2d80      	cmp	r5, #128	; 0x80
 800ceb8:	68d9      	ldr	r1, [r3, #12]
 800ceba:	d1f8      	bne.n	800ceae <_reclaim_reent+0x7e>
 800cebc:	4620      	mov	r0, r4
 800cebe:	f000 f887 	bl	800cfd0 <_free_r>
 800cec2:	e7c0      	b.n	800ce46 <_reclaim_reent+0x16>
 800cec4:	680e      	ldr	r6, [r1, #0]
 800cec6:	4620      	mov	r0, r4
 800cec8:	f000 f882 	bl	800cfd0 <_free_r>
 800cecc:	4631      	mov	r1, r6
 800cece:	e7ef      	b.n	800ceb0 <_reclaim_reent+0x80>
 800ced0:	2500      	movs	r5, #0
 800ced2:	e7ef      	b.n	800ceb4 <_reclaim_reent+0x84>
 800ced4:	bd70      	pop	{r4, r5, r6, pc}
 800ced6:	bf00      	nop
 800ced8:	20000338 	.word	0x20000338

0800cedc <_lseek_r>:
 800cedc:	b538      	push	{r3, r4, r5, lr}
 800cede:	4d07      	ldr	r5, [pc, #28]	; (800cefc <_lseek_r+0x20>)
 800cee0:	4604      	mov	r4, r0
 800cee2:	4608      	mov	r0, r1
 800cee4:	4611      	mov	r1, r2
 800cee6:	2200      	movs	r2, #0
 800cee8:	602a      	str	r2, [r5, #0]
 800ceea:	461a      	mov	r2, r3
 800ceec:	f7f4 f8c8 	bl	8001080 <_lseek>
 800cef0:	1c43      	adds	r3, r0, #1
 800cef2:	d102      	bne.n	800cefa <_lseek_r+0x1e>
 800cef4:	682b      	ldr	r3, [r5, #0]
 800cef6:	b103      	cbz	r3, 800cefa <_lseek_r+0x1e>
 800cef8:	6023      	str	r3, [r4, #0]
 800cefa:	bd38      	pop	{r3, r4, r5, pc}
 800cefc:	2000589c 	.word	0x2000589c

0800cf00 <_read_r>:
 800cf00:	b538      	push	{r3, r4, r5, lr}
 800cf02:	4d07      	ldr	r5, [pc, #28]	; (800cf20 <_read_r+0x20>)
 800cf04:	4604      	mov	r4, r0
 800cf06:	4608      	mov	r0, r1
 800cf08:	4611      	mov	r1, r2
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	602a      	str	r2, [r5, #0]
 800cf0e:	461a      	mov	r2, r3
 800cf10:	f7f4 f856 	bl	8000fc0 <_read>
 800cf14:	1c43      	adds	r3, r0, #1
 800cf16:	d102      	bne.n	800cf1e <_read_r+0x1e>
 800cf18:	682b      	ldr	r3, [r5, #0]
 800cf1a:	b103      	cbz	r3, 800cf1e <_read_r+0x1e>
 800cf1c:	6023      	str	r3, [r4, #0]
 800cf1e:	bd38      	pop	{r3, r4, r5, pc}
 800cf20:	2000589c 	.word	0x2000589c

0800cf24 <_write_r>:
 800cf24:	b538      	push	{r3, r4, r5, lr}
 800cf26:	4d07      	ldr	r5, [pc, #28]	; (800cf44 <_write_r+0x20>)
 800cf28:	4604      	mov	r4, r0
 800cf2a:	4608      	mov	r0, r1
 800cf2c:	4611      	mov	r1, r2
 800cf2e:	2200      	movs	r2, #0
 800cf30:	602a      	str	r2, [r5, #0]
 800cf32:	461a      	mov	r2, r3
 800cf34:	f7f4 f861 	bl	8000ffa <_write>
 800cf38:	1c43      	adds	r3, r0, #1
 800cf3a:	d102      	bne.n	800cf42 <_write_r+0x1e>
 800cf3c:	682b      	ldr	r3, [r5, #0]
 800cf3e:	b103      	cbz	r3, 800cf42 <_write_r+0x1e>
 800cf40:	6023      	str	r3, [r4, #0]
 800cf42:	bd38      	pop	{r3, r4, r5, pc}
 800cf44:	2000589c 	.word	0x2000589c

0800cf48 <__errno>:
 800cf48:	4b01      	ldr	r3, [pc, #4]	; (800cf50 <__errno+0x8>)
 800cf4a:	6818      	ldr	r0, [r3, #0]
 800cf4c:	4770      	bx	lr
 800cf4e:	bf00      	nop
 800cf50:	20000338 	.word	0x20000338

0800cf54 <__libc_init_array>:
 800cf54:	b570      	push	{r4, r5, r6, lr}
 800cf56:	4d0d      	ldr	r5, [pc, #52]	; (800cf8c <__libc_init_array+0x38>)
 800cf58:	4c0d      	ldr	r4, [pc, #52]	; (800cf90 <__libc_init_array+0x3c>)
 800cf5a:	1b64      	subs	r4, r4, r5
 800cf5c:	10a4      	asrs	r4, r4, #2
 800cf5e:	2600      	movs	r6, #0
 800cf60:	42a6      	cmp	r6, r4
 800cf62:	d109      	bne.n	800cf78 <__libc_init_array+0x24>
 800cf64:	4d0b      	ldr	r5, [pc, #44]	; (800cf94 <__libc_init_array+0x40>)
 800cf66:	4c0c      	ldr	r4, [pc, #48]	; (800cf98 <__libc_init_array+0x44>)
 800cf68:	f000 fd40 	bl	800d9ec <_init>
 800cf6c:	1b64      	subs	r4, r4, r5
 800cf6e:	10a4      	asrs	r4, r4, #2
 800cf70:	2600      	movs	r6, #0
 800cf72:	42a6      	cmp	r6, r4
 800cf74:	d105      	bne.n	800cf82 <__libc_init_array+0x2e>
 800cf76:	bd70      	pop	{r4, r5, r6, pc}
 800cf78:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf7c:	4798      	blx	r3
 800cf7e:	3601      	adds	r6, #1
 800cf80:	e7ee      	b.n	800cf60 <__libc_init_array+0xc>
 800cf82:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf86:	4798      	blx	r3
 800cf88:	3601      	adds	r6, #1
 800cf8a:	e7f2      	b.n	800cf72 <__libc_init_array+0x1e>
 800cf8c:	0800e0dc 	.word	0x0800e0dc
 800cf90:	0800e0dc 	.word	0x0800e0dc
 800cf94:	0800e0dc 	.word	0x0800e0dc
 800cf98:	0800e0e0 	.word	0x0800e0e0

0800cf9c <__retarget_lock_init_recursive>:
 800cf9c:	4770      	bx	lr

0800cf9e <__retarget_lock_acquire_recursive>:
 800cf9e:	4770      	bx	lr

0800cfa0 <__retarget_lock_release_recursive>:
 800cfa0:	4770      	bx	lr

0800cfa2 <strcpy>:
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cfa8:	f803 2b01 	strb.w	r2, [r3], #1
 800cfac:	2a00      	cmp	r2, #0
 800cfae:	d1f9      	bne.n	800cfa4 <strcpy+0x2>
 800cfb0:	4770      	bx	lr

0800cfb2 <memcpy>:
 800cfb2:	440a      	add	r2, r1
 800cfb4:	4291      	cmp	r1, r2
 800cfb6:	f100 33ff 	add.w	r3, r0, #4294967295
 800cfba:	d100      	bne.n	800cfbe <memcpy+0xc>
 800cfbc:	4770      	bx	lr
 800cfbe:	b510      	push	{r4, lr}
 800cfc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cfc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cfc8:	4291      	cmp	r1, r2
 800cfca:	d1f9      	bne.n	800cfc0 <memcpy+0xe>
 800cfcc:	bd10      	pop	{r4, pc}
	...

0800cfd0 <_free_r>:
 800cfd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cfd2:	2900      	cmp	r1, #0
 800cfd4:	d044      	beq.n	800d060 <_free_r+0x90>
 800cfd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cfda:	9001      	str	r0, [sp, #4]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	f1a1 0404 	sub.w	r4, r1, #4
 800cfe2:	bfb8      	it	lt
 800cfe4:	18e4      	addlt	r4, r4, r3
 800cfe6:	f000 f8df 	bl	800d1a8 <__malloc_lock>
 800cfea:	4a1e      	ldr	r2, [pc, #120]	; (800d064 <_free_r+0x94>)
 800cfec:	9801      	ldr	r0, [sp, #4]
 800cfee:	6813      	ldr	r3, [r2, #0]
 800cff0:	b933      	cbnz	r3, 800d000 <_free_r+0x30>
 800cff2:	6063      	str	r3, [r4, #4]
 800cff4:	6014      	str	r4, [r2, #0]
 800cff6:	b003      	add	sp, #12
 800cff8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cffc:	f000 b8da 	b.w	800d1b4 <__malloc_unlock>
 800d000:	42a3      	cmp	r3, r4
 800d002:	d908      	bls.n	800d016 <_free_r+0x46>
 800d004:	6825      	ldr	r5, [r4, #0]
 800d006:	1961      	adds	r1, r4, r5
 800d008:	428b      	cmp	r3, r1
 800d00a:	bf01      	itttt	eq
 800d00c:	6819      	ldreq	r1, [r3, #0]
 800d00e:	685b      	ldreq	r3, [r3, #4]
 800d010:	1949      	addeq	r1, r1, r5
 800d012:	6021      	streq	r1, [r4, #0]
 800d014:	e7ed      	b.n	800cff2 <_free_r+0x22>
 800d016:	461a      	mov	r2, r3
 800d018:	685b      	ldr	r3, [r3, #4]
 800d01a:	b10b      	cbz	r3, 800d020 <_free_r+0x50>
 800d01c:	42a3      	cmp	r3, r4
 800d01e:	d9fa      	bls.n	800d016 <_free_r+0x46>
 800d020:	6811      	ldr	r1, [r2, #0]
 800d022:	1855      	adds	r5, r2, r1
 800d024:	42a5      	cmp	r5, r4
 800d026:	d10b      	bne.n	800d040 <_free_r+0x70>
 800d028:	6824      	ldr	r4, [r4, #0]
 800d02a:	4421      	add	r1, r4
 800d02c:	1854      	adds	r4, r2, r1
 800d02e:	42a3      	cmp	r3, r4
 800d030:	6011      	str	r1, [r2, #0]
 800d032:	d1e0      	bne.n	800cff6 <_free_r+0x26>
 800d034:	681c      	ldr	r4, [r3, #0]
 800d036:	685b      	ldr	r3, [r3, #4]
 800d038:	6053      	str	r3, [r2, #4]
 800d03a:	440c      	add	r4, r1
 800d03c:	6014      	str	r4, [r2, #0]
 800d03e:	e7da      	b.n	800cff6 <_free_r+0x26>
 800d040:	d902      	bls.n	800d048 <_free_r+0x78>
 800d042:	230c      	movs	r3, #12
 800d044:	6003      	str	r3, [r0, #0]
 800d046:	e7d6      	b.n	800cff6 <_free_r+0x26>
 800d048:	6825      	ldr	r5, [r4, #0]
 800d04a:	1961      	adds	r1, r4, r5
 800d04c:	428b      	cmp	r3, r1
 800d04e:	bf04      	itt	eq
 800d050:	6819      	ldreq	r1, [r3, #0]
 800d052:	685b      	ldreq	r3, [r3, #4]
 800d054:	6063      	str	r3, [r4, #4]
 800d056:	bf04      	itt	eq
 800d058:	1949      	addeq	r1, r1, r5
 800d05a:	6021      	streq	r1, [r4, #0]
 800d05c:	6054      	str	r4, [r2, #4]
 800d05e:	e7ca      	b.n	800cff6 <_free_r+0x26>
 800d060:	b003      	add	sp, #12
 800d062:	bd30      	pop	{r4, r5, pc}
 800d064:	200058a4 	.word	0x200058a4

0800d068 <sbrk_aligned>:
 800d068:	b570      	push	{r4, r5, r6, lr}
 800d06a:	4e0e      	ldr	r6, [pc, #56]	; (800d0a4 <sbrk_aligned+0x3c>)
 800d06c:	460c      	mov	r4, r1
 800d06e:	6831      	ldr	r1, [r6, #0]
 800d070:	4605      	mov	r5, r0
 800d072:	b911      	cbnz	r1, 800d07a <sbrk_aligned+0x12>
 800d074:	f000 fcaa 	bl	800d9cc <_sbrk_r>
 800d078:	6030      	str	r0, [r6, #0]
 800d07a:	4621      	mov	r1, r4
 800d07c:	4628      	mov	r0, r5
 800d07e:	f000 fca5 	bl	800d9cc <_sbrk_r>
 800d082:	1c43      	adds	r3, r0, #1
 800d084:	d00a      	beq.n	800d09c <sbrk_aligned+0x34>
 800d086:	1cc4      	adds	r4, r0, #3
 800d088:	f024 0403 	bic.w	r4, r4, #3
 800d08c:	42a0      	cmp	r0, r4
 800d08e:	d007      	beq.n	800d0a0 <sbrk_aligned+0x38>
 800d090:	1a21      	subs	r1, r4, r0
 800d092:	4628      	mov	r0, r5
 800d094:	f000 fc9a 	bl	800d9cc <_sbrk_r>
 800d098:	3001      	adds	r0, #1
 800d09a:	d101      	bne.n	800d0a0 <sbrk_aligned+0x38>
 800d09c:	f04f 34ff 	mov.w	r4, #4294967295
 800d0a0:	4620      	mov	r0, r4
 800d0a2:	bd70      	pop	{r4, r5, r6, pc}
 800d0a4:	200058a8 	.word	0x200058a8

0800d0a8 <_malloc_r>:
 800d0a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0ac:	1ccd      	adds	r5, r1, #3
 800d0ae:	f025 0503 	bic.w	r5, r5, #3
 800d0b2:	3508      	adds	r5, #8
 800d0b4:	2d0c      	cmp	r5, #12
 800d0b6:	bf38      	it	cc
 800d0b8:	250c      	movcc	r5, #12
 800d0ba:	2d00      	cmp	r5, #0
 800d0bc:	4607      	mov	r7, r0
 800d0be:	db01      	blt.n	800d0c4 <_malloc_r+0x1c>
 800d0c0:	42a9      	cmp	r1, r5
 800d0c2:	d905      	bls.n	800d0d0 <_malloc_r+0x28>
 800d0c4:	230c      	movs	r3, #12
 800d0c6:	603b      	str	r3, [r7, #0]
 800d0c8:	2600      	movs	r6, #0
 800d0ca:	4630      	mov	r0, r6
 800d0cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0d0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d1a4 <_malloc_r+0xfc>
 800d0d4:	f000 f868 	bl	800d1a8 <__malloc_lock>
 800d0d8:	f8d8 3000 	ldr.w	r3, [r8]
 800d0dc:	461c      	mov	r4, r3
 800d0de:	bb5c      	cbnz	r4, 800d138 <_malloc_r+0x90>
 800d0e0:	4629      	mov	r1, r5
 800d0e2:	4638      	mov	r0, r7
 800d0e4:	f7ff ffc0 	bl	800d068 <sbrk_aligned>
 800d0e8:	1c43      	adds	r3, r0, #1
 800d0ea:	4604      	mov	r4, r0
 800d0ec:	d155      	bne.n	800d19a <_malloc_r+0xf2>
 800d0ee:	f8d8 4000 	ldr.w	r4, [r8]
 800d0f2:	4626      	mov	r6, r4
 800d0f4:	2e00      	cmp	r6, #0
 800d0f6:	d145      	bne.n	800d184 <_malloc_r+0xdc>
 800d0f8:	2c00      	cmp	r4, #0
 800d0fa:	d048      	beq.n	800d18e <_malloc_r+0xe6>
 800d0fc:	6823      	ldr	r3, [r4, #0]
 800d0fe:	4631      	mov	r1, r6
 800d100:	4638      	mov	r0, r7
 800d102:	eb04 0903 	add.w	r9, r4, r3
 800d106:	f000 fc61 	bl	800d9cc <_sbrk_r>
 800d10a:	4581      	cmp	r9, r0
 800d10c:	d13f      	bne.n	800d18e <_malloc_r+0xe6>
 800d10e:	6821      	ldr	r1, [r4, #0]
 800d110:	1a6d      	subs	r5, r5, r1
 800d112:	4629      	mov	r1, r5
 800d114:	4638      	mov	r0, r7
 800d116:	f7ff ffa7 	bl	800d068 <sbrk_aligned>
 800d11a:	3001      	adds	r0, #1
 800d11c:	d037      	beq.n	800d18e <_malloc_r+0xe6>
 800d11e:	6823      	ldr	r3, [r4, #0]
 800d120:	442b      	add	r3, r5
 800d122:	6023      	str	r3, [r4, #0]
 800d124:	f8d8 3000 	ldr.w	r3, [r8]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d038      	beq.n	800d19e <_malloc_r+0xf6>
 800d12c:	685a      	ldr	r2, [r3, #4]
 800d12e:	42a2      	cmp	r2, r4
 800d130:	d12b      	bne.n	800d18a <_malloc_r+0xe2>
 800d132:	2200      	movs	r2, #0
 800d134:	605a      	str	r2, [r3, #4]
 800d136:	e00f      	b.n	800d158 <_malloc_r+0xb0>
 800d138:	6822      	ldr	r2, [r4, #0]
 800d13a:	1b52      	subs	r2, r2, r5
 800d13c:	d41f      	bmi.n	800d17e <_malloc_r+0xd6>
 800d13e:	2a0b      	cmp	r2, #11
 800d140:	d917      	bls.n	800d172 <_malloc_r+0xca>
 800d142:	1961      	adds	r1, r4, r5
 800d144:	42a3      	cmp	r3, r4
 800d146:	6025      	str	r5, [r4, #0]
 800d148:	bf18      	it	ne
 800d14a:	6059      	strne	r1, [r3, #4]
 800d14c:	6863      	ldr	r3, [r4, #4]
 800d14e:	bf08      	it	eq
 800d150:	f8c8 1000 	streq.w	r1, [r8]
 800d154:	5162      	str	r2, [r4, r5]
 800d156:	604b      	str	r3, [r1, #4]
 800d158:	4638      	mov	r0, r7
 800d15a:	f104 060b 	add.w	r6, r4, #11
 800d15e:	f000 f829 	bl	800d1b4 <__malloc_unlock>
 800d162:	f026 0607 	bic.w	r6, r6, #7
 800d166:	1d23      	adds	r3, r4, #4
 800d168:	1af2      	subs	r2, r6, r3
 800d16a:	d0ae      	beq.n	800d0ca <_malloc_r+0x22>
 800d16c:	1b9b      	subs	r3, r3, r6
 800d16e:	50a3      	str	r3, [r4, r2]
 800d170:	e7ab      	b.n	800d0ca <_malloc_r+0x22>
 800d172:	42a3      	cmp	r3, r4
 800d174:	6862      	ldr	r2, [r4, #4]
 800d176:	d1dd      	bne.n	800d134 <_malloc_r+0x8c>
 800d178:	f8c8 2000 	str.w	r2, [r8]
 800d17c:	e7ec      	b.n	800d158 <_malloc_r+0xb0>
 800d17e:	4623      	mov	r3, r4
 800d180:	6864      	ldr	r4, [r4, #4]
 800d182:	e7ac      	b.n	800d0de <_malloc_r+0x36>
 800d184:	4634      	mov	r4, r6
 800d186:	6876      	ldr	r6, [r6, #4]
 800d188:	e7b4      	b.n	800d0f4 <_malloc_r+0x4c>
 800d18a:	4613      	mov	r3, r2
 800d18c:	e7cc      	b.n	800d128 <_malloc_r+0x80>
 800d18e:	230c      	movs	r3, #12
 800d190:	603b      	str	r3, [r7, #0]
 800d192:	4638      	mov	r0, r7
 800d194:	f000 f80e 	bl	800d1b4 <__malloc_unlock>
 800d198:	e797      	b.n	800d0ca <_malloc_r+0x22>
 800d19a:	6025      	str	r5, [r4, #0]
 800d19c:	e7dc      	b.n	800d158 <_malloc_r+0xb0>
 800d19e:	605b      	str	r3, [r3, #4]
 800d1a0:	deff      	udf	#255	; 0xff
 800d1a2:	bf00      	nop
 800d1a4:	200058a4 	.word	0x200058a4

0800d1a8 <__malloc_lock>:
 800d1a8:	4801      	ldr	r0, [pc, #4]	; (800d1b0 <__malloc_lock+0x8>)
 800d1aa:	f7ff bef8 	b.w	800cf9e <__retarget_lock_acquire_recursive>
 800d1ae:	bf00      	nop
 800d1b0:	200058a0 	.word	0x200058a0

0800d1b4 <__malloc_unlock>:
 800d1b4:	4801      	ldr	r0, [pc, #4]	; (800d1bc <__malloc_unlock+0x8>)
 800d1b6:	f7ff bef3 	b.w	800cfa0 <__retarget_lock_release_recursive>
 800d1ba:	bf00      	nop
 800d1bc:	200058a0 	.word	0x200058a0

0800d1c0 <__sfputc_r>:
 800d1c0:	6893      	ldr	r3, [r2, #8]
 800d1c2:	3b01      	subs	r3, #1
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	b410      	push	{r4}
 800d1c8:	6093      	str	r3, [r2, #8]
 800d1ca:	da08      	bge.n	800d1de <__sfputc_r+0x1e>
 800d1cc:	6994      	ldr	r4, [r2, #24]
 800d1ce:	42a3      	cmp	r3, r4
 800d1d0:	db01      	blt.n	800d1d6 <__sfputc_r+0x16>
 800d1d2:	290a      	cmp	r1, #10
 800d1d4:	d103      	bne.n	800d1de <__sfputc_r+0x1e>
 800d1d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d1da:	f7ff bd7c 	b.w	800ccd6 <__swbuf_r>
 800d1de:	6813      	ldr	r3, [r2, #0]
 800d1e0:	1c58      	adds	r0, r3, #1
 800d1e2:	6010      	str	r0, [r2, #0]
 800d1e4:	7019      	strb	r1, [r3, #0]
 800d1e6:	4608      	mov	r0, r1
 800d1e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d1ec:	4770      	bx	lr

0800d1ee <__sfputs_r>:
 800d1ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1f0:	4606      	mov	r6, r0
 800d1f2:	460f      	mov	r7, r1
 800d1f4:	4614      	mov	r4, r2
 800d1f6:	18d5      	adds	r5, r2, r3
 800d1f8:	42ac      	cmp	r4, r5
 800d1fa:	d101      	bne.n	800d200 <__sfputs_r+0x12>
 800d1fc:	2000      	movs	r0, #0
 800d1fe:	e007      	b.n	800d210 <__sfputs_r+0x22>
 800d200:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d204:	463a      	mov	r2, r7
 800d206:	4630      	mov	r0, r6
 800d208:	f7ff ffda 	bl	800d1c0 <__sfputc_r>
 800d20c:	1c43      	adds	r3, r0, #1
 800d20e:	d1f3      	bne.n	800d1f8 <__sfputs_r+0xa>
 800d210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d214 <_vfiprintf_r>:
 800d214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d218:	460d      	mov	r5, r1
 800d21a:	b09d      	sub	sp, #116	; 0x74
 800d21c:	4614      	mov	r4, r2
 800d21e:	4698      	mov	r8, r3
 800d220:	4606      	mov	r6, r0
 800d222:	b118      	cbz	r0, 800d22c <_vfiprintf_r+0x18>
 800d224:	6a03      	ldr	r3, [r0, #32]
 800d226:	b90b      	cbnz	r3, 800d22c <_vfiprintf_r+0x18>
 800d228:	f7ff fc6e 	bl	800cb08 <__sinit>
 800d22c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d22e:	07d9      	lsls	r1, r3, #31
 800d230:	d405      	bmi.n	800d23e <_vfiprintf_r+0x2a>
 800d232:	89ab      	ldrh	r3, [r5, #12]
 800d234:	059a      	lsls	r2, r3, #22
 800d236:	d402      	bmi.n	800d23e <_vfiprintf_r+0x2a>
 800d238:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d23a:	f7ff feb0 	bl	800cf9e <__retarget_lock_acquire_recursive>
 800d23e:	89ab      	ldrh	r3, [r5, #12]
 800d240:	071b      	lsls	r3, r3, #28
 800d242:	d501      	bpl.n	800d248 <_vfiprintf_r+0x34>
 800d244:	692b      	ldr	r3, [r5, #16]
 800d246:	b99b      	cbnz	r3, 800d270 <_vfiprintf_r+0x5c>
 800d248:	4629      	mov	r1, r5
 800d24a:	4630      	mov	r0, r6
 800d24c:	f7ff fd80 	bl	800cd50 <__swsetup_r>
 800d250:	b170      	cbz	r0, 800d270 <_vfiprintf_r+0x5c>
 800d252:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d254:	07dc      	lsls	r4, r3, #31
 800d256:	d504      	bpl.n	800d262 <_vfiprintf_r+0x4e>
 800d258:	f04f 30ff 	mov.w	r0, #4294967295
 800d25c:	b01d      	add	sp, #116	; 0x74
 800d25e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d262:	89ab      	ldrh	r3, [r5, #12]
 800d264:	0598      	lsls	r0, r3, #22
 800d266:	d4f7      	bmi.n	800d258 <_vfiprintf_r+0x44>
 800d268:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d26a:	f7ff fe99 	bl	800cfa0 <__retarget_lock_release_recursive>
 800d26e:	e7f3      	b.n	800d258 <_vfiprintf_r+0x44>
 800d270:	2300      	movs	r3, #0
 800d272:	9309      	str	r3, [sp, #36]	; 0x24
 800d274:	2320      	movs	r3, #32
 800d276:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d27a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d27e:	2330      	movs	r3, #48	; 0x30
 800d280:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d434 <_vfiprintf_r+0x220>
 800d284:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d288:	f04f 0901 	mov.w	r9, #1
 800d28c:	4623      	mov	r3, r4
 800d28e:	469a      	mov	sl, r3
 800d290:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d294:	b10a      	cbz	r2, 800d29a <_vfiprintf_r+0x86>
 800d296:	2a25      	cmp	r2, #37	; 0x25
 800d298:	d1f9      	bne.n	800d28e <_vfiprintf_r+0x7a>
 800d29a:	ebba 0b04 	subs.w	fp, sl, r4
 800d29e:	d00b      	beq.n	800d2b8 <_vfiprintf_r+0xa4>
 800d2a0:	465b      	mov	r3, fp
 800d2a2:	4622      	mov	r2, r4
 800d2a4:	4629      	mov	r1, r5
 800d2a6:	4630      	mov	r0, r6
 800d2a8:	f7ff ffa1 	bl	800d1ee <__sfputs_r>
 800d2ac:	3001      	adds	r0, #1
 800d2ae:	f000 80a9 	beq.w	800d404 <_vfiprintf_r+0x1f0>
 800d2b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d2b4:	445a      	add	r2, fp
 800d2b6:	9209      	str	r2, [sp, #36]	; 0x24
 800d2b8:	f89a 3000 	ldrb.w	r3, [sl]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	f000 80a1 	beq.w	800d404 <_vfiprintf_r+0x1f0>
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	f04f 32ff 	mov.w	r2, #4294967295
 800d2c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d2cc:	f10a 0a01 	add.w	sl, sl, #1
 800d2d0:	9304      	str	r3, [sp, #16]
 800d2d2:	9307      	str	r3, [sp, #28]
 800d2d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d2d8:	931a      	str	r3, [sp, #104]	; 0x68
 800d2da:	4654      	mov	r4, sl
 800d2dc:	2205      	movs	r2, #5
 800d2de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2e2:	4854      	ldr	r0, [pc, #336]	; (800d434 <_vfiprintf_r+0x220>)
 800d2e4:	f7f2 ff4c 	bl	8000180 <memchr>
 800d2e8:	9a04      	ldr	r2, [sp, #16]
 800d2ea:	b9d8      	cbnz	r0, 800d324 <_vfiprintf_r+0x110>
 800d2ec:	06d1      	lsls	r1, r2, #27
 800d2ee:	bf44      	itt	mi
 800d2f0:	2320      	movmi	r3, #32
 800d2f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d2f6:	0713      	lsls	r3, r2, #28
 800d2f8:	bf44      	itt	mi
 800d2fa:	232b      	movmi	r3, #43	; 0x2b
 800d2fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d300:	f89a 3000 	ldrb.w	r3, [sl]
 800d304:	2b2a      	cmp	r3, #42	; 0x2a
 800d306:	d015      	beq.n	800d334 <_vfiprintf_r+0x120>
 800d308:	9a07      	ldr	r2, [sp, #28]
 800d30a:	4654      	mov	r4, sl
 800d30c:	2000      	movs	r0, #0
 800d30e:	f04f 0c0a 	mov.w	ip, #10
 800d312:	4621      	mov	r1, r4
 800d314:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d318:	3b30      	subs	r3, #48	; 0x30
 800d31a:	2b09      	cmp	r3, #9
 800d31c:	d94d      	bls.n	800d3ba <_vfiprintf_r+0x1a6>
 800d31e:	b1b0      	cbz	r0, 800d34e <_vfiprintf_r+0x13a>
 800d320:	9207      	str	r2, [sp, #28]
 800d322:	e014      	b.n	800d34e <_vfiprintf_r+0x13a>
 800d324:	eba0 0308 	sub.w	r3, r0, r8
 800d328:	fa09 f303 	lsl.w	r3, r9, r3
 800d32c:	4313      	orrs	r3, r2
 800d32e:	9304      	str	r3, [sp, #16]
 800d330:	46a2      	mov	sl, r4
 800d332:	e7d2      	b.n	800d2da <_vfiprintf_r+0xc6>
 800d334:	9b03      	ldr	r3, [sp, #12]
 800d336:	1d19      	adds	r1, r3, #4
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	9103      	str	r1, [sp, #12]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	bfbb      	ittet	lt
 800d340:	425b      	neglt	r3, r3
 800d342:	f042 0202 	orrlt.w	r2, r2, #2
 800d346:	9307      	strge	r3, [sp, #28]
 800d348:	9307      	strlt	r3, [sp, #28]
 800d34a:	bfb8      	it	lt
 800d34c:	9204      	strlt	r2, [sp, #16]
 800d34e:	7823      	ldrb	r3, [r4, #0]
 800d350:	2b2e      	cmp	r3, #46	; 0x2e
 800d352:	d10c      	bne.n	800d36e <_vfiprintf_r+0x15a>
 800d354:	7863      	ldrb	r3, [r4, #1]
 800d356:	2b2a      	cmp	r3, #42	; 0x2a
 800d358:	d134      	bne.n	800d3c4 <_vfiprintf_r+0x1b0>
 800d35a:	9b03      	ldr	r3, [sp, #12]
 800d35c:	1d1a      	adds	r2, r3, #4
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	9203      	str	r2, [sp, #12]
 800d362:	2b00      	cmp	r3, #0
 800d364:	bfb8      	it	lt
 800d366:	f04f 33ff 	movlt.w	r3, #4294967295
 800d36a:	3402      	adds	r4, #2
 800d36c:	9305      	str	r3, [sp, #20]
 800d36e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d444 <_vfiprintf_r+0x230>
 800d372:	7821      	ldrb	r1, [r4, #0]
 800d374:	2203      	movs	r2, #3
 800d376:	4650      	mov	r0, sl
 800d378:	f7f2 ff02 	bl	8000180 <memchr>
 800d37c:	b138      	cbz	r0, 800d38e <_vfiprintf_r+0x17a>
 800d37e:	9b04      	ldr	r3, [sp, #16]
 800d380:	eba0 000a 	sub.w	r0, r0, sl
 800d384:	2240      	movs	r2, #64	; 0x40
 800d386:	4082      	lsls	r2, r0
 800d388:	4313      	orrs	r3, r2
 800d38a:	3401      	adds	r4, #1
 800d38c:	9304      	str	r3, [sp, #16]
 800d38e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d392:	4829      	ldr	r0, [pc, #164]	; (800d438 <_vfiprintf_r+0x224>)
 800d394:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d398:	2206      	movs	r2, #6
 800d39a:	f7f2 fef1 	bl	8000180 <memchr>
 800d39e:	2800      	cmp	r0, #0
 800d3a0:	d03f      	beq.n	800d422 <_vfiprintf_r+0x20e>
 800d3a2:	4b26      	ldr	r3, [pc, #152]	; (800d43c <_vfiprintf_r+0x228>)
 800d3a4:	bb1b      	cbnz	r3, 800d3ee <_vfiprintf_r+0x1da>
 800d3a6:	9b03      	ldr	r3, [sp, #12]
 800d3a8:	3307      	adds	r3, #7
 800d3aa:	f023 0307 	bic.w	r3, r3, #7
 800d3ae:	3308      	adds	r3, #8
 800d3b0:	9303      	str	r3, [sp, #12]
 800d3b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3b4:	443b      	add	r3, r7
 800d3b6:	9309      	str	r3, [sp, #36]	; 0x24
 800d3b8:	e768      	b.n	800d28c <_vfiprintf_r+0x78>
 800d3ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800d3be:	460c      	mov	r4, r1
 800d3c0:	2001      	movs	r0, #1
 800d3c2:	e7a6      	b.n	800d312 <_vfiprintf_r+0xfe>
 800d3c4:	2300      	movs	r3, #0
 800d3c6:	3401      	adds	r4, #1
 800d3c8:	9305      	str	r3, [sp, #20]
 800d3ca:	4619      	mov	r1, r3
 800d3cc:	f04f 0c0a 	mov.w	ip, #10
 800d3d0:	4620      	mov	r0, r4
 800d3d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d3d6:	3a30      	subs	r2, #48	; 0x30
 800d3d8:	2a09      	cmp	r2, #9
 800d3da:	d903      	bls.n	800d3e4 <_vfiprintf_r+0x1d0>
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d0c6      	beq.n	800d36e <_vfiprintf_r+0x15a>
 800d3e0:	9105      	str	r1, [sp, #20]
 800d3e2:	e7c4      	b.n	800d36e <_vfiprintf_r+0x15a>
 800d3e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800d3e8:	4604      	mov	r4, r0
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	e7f0      	b.n	800d3d0 <_vfiprintf_r+0x1bc>
 800d3ee:	ab03      	add	r3, sp, #12
 800d3f0:	9300      	str	r3, [sp, #0]
 800d3f2:	462a      	mov	r2, r5
 800d3f4:	4b12      	ldr	r3, [pc, #72]	; (800d440 <_vfiprintf_r+0x22c>)
 800d3f6:	a904      	add	r1, sp, #16
 800d3f8:	4630      	mov	r0, r6
 800d3fa:	f3af 8000 	nop.w
 800d3fe:	4607      	mov	r7, r0
 800d400:	1c78      	adds	r0, r7, #1
 800d402:	d1d6      	bne.n	800d3b2 <_vfiprintf_r+0x19e>
 800d404:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d406:	07d9      	lsls	r1, r3, #31
 800d408:	d405      	bmi.n	800d416 <_vfiprintf_r+0x202>
 800d40a:	89ab      	ldrh	r3, [r5, #12]
 800d40c:	059a      	lsls	r2, r3, #22
 800d40e:	d402      	bmi.n	800d416 <_vfiprintf_r+0x202>
 800d410:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d412:	f7ff fdc5 	bl	800cfa0 <__retarget_lock_release_recursive>
 800d416:	89ab      	ldrh	r3, [r5, #12]
 800d418:	065b      	lsls	r3, r3, #25
 800d41a:	f53f af1d 	bmi.w	800d258 <_vfiprintf_r+0x44>
 800d41e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d420:	e71c      	b.n	800d25c <_vfiprintf_r+0x48>
 800d422:	ab03      	add	r3, sp, #12
 800d424:	9300      	str	r3, [sp, #0]
 800d426:	462a      	mov	r2, r5
 800d428:	4b05      	ldr	r3, [pc, #20]	; (800d440 <_vfiprintf_r+0x22c>)
 800d42a:	a904      	add	r1, sp, #16
 800d42c:	4630      	mov	r0, r6
 800d42e:	f000 f879 	bl	800d524 <_printf_i>
 800d432:	e7e4      	b.n	800d3fe <_vfiprintf_r+0x1ea>
 800d434:	0800e0a0 	.word	0x0800e0a0
 800d438:	0800e0aa 	.word	0x0800e0aa
 800d43c:	00000000 	.word	0x00000000
 800d440:	0800d1ef 	.word	0x0800d1ef
 800d444:	0800e0a6 	.word	0x0800e0a6

0800d448 <_printf_common>:
 800d448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d44c:	4616      	mov	r6, r2
 800d44e:	4699      	mov	r9, r3
 800d450:	688a      	ldr	r2, [r1, #8]
 800d452:	690b      	ldr	r3, [r1, #16]
 800d454:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d458:	4293      	cmp	r3, r2
 800d45a:	bfb8      	it	lt
 800d45c:	4613      	movlt	r3, r2
 800d45e:	6033      	str	r3, [r6, #0]
 800d460:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d464:	4607      	mov	r7, r0
 800d466:	460c      	mov	r4, r1
 800d468:	b10a      	cbz	r2, 800d46e <_printf_common+0x26>
 800d46a:	3301      	adds	r3, #1
 800d46c:	6033      	str	r3, [r6, #0]
 800d46e:	6823      	ldr	r3, [r4, #0]
 800d470:	0699      	lsls	r1, r3, #26
 800d472:	bf42      	ittt	mi
 800d474:	6833      	ldrmi	r3, [r6, #0]
 800d476:	3302      	addmi	r3, #2
 800d478:	6033      	strmi	r3, [r6, #0]
 800d47a:	6825      	ldr	r5, [r4, #0]
 800d47c:	f015 0506 	ands.w	r5, r5, #6
 800d480:	d106      	bne.n	800d490 <_printf_common+0x48>
 800d482:	f104 0a19 	add.w	sl, r4, #25
 800d486:	68e3      	ldr	r3, [r4, #12]
 800d488:	6832      	ldr	r2, [r6, #0]
 800d48a:	1a9b      	subs	r3, r3, r2
 800d48c:	42ab      	cmp	r3, r5
 800d48e:	dc26      	bgt.n	800d4de <_printf_common+0x96>
 800d490:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d494:	1e13      	subs	r3, r2, #0
 800d496:	6822      	ldr	r2, [r4, #0]
 800d498:	bf18      	it	ne
 800d49a:	2301      	movne	r3, #1
 800d49c:	0692      	lsls	r2, r2, #26
 800d49e:	d42b      	bmi.n	800d4f8 <_printf_common+0xb0>
 800d4a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d4a4:	4649      	mov	r1, r9
 800d4a6:	4638      	mov	r0, r7
 800d4a8:	47c0      	blx	r8
 800d4aa:	3001      	adds	r0, #1
 800d4ac:	d01e      	beq.n	800d4ec <_printf_common+0xa4>
 800d4ae:	6823      	ldr	r3, [r4, #0]
 800d4b0:	6922      	ldr	r2, [r4, #16]
 800d4b2:	f003 0306 	and.w	r3, r3, #6
 800d4b6:	2b04      	cmp	r3, #4
 800d4b8:	bf02      	ittt	eq
 800d4ba:	68e5      	ldreq	r5, [r4, #12]
 800d4bc:	6833      	ldreq	r3, [r6, #0]
 800d4be:	1aed      	subeq	r5, r5, r3
 800d4c0:	68a3      	ldr	r3, [r4, #8]
 800d4c2:	bf0c      	ite	eq
 800d4c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d4c8:	2500      	movne	r5, #0
 800d4ca:	4293      	cmp	r3, r2
 800d4cc:	bfc4      	itt	gt
 800d4ce:	1a9b      	subgt	r3, r3, r2
 800d4d0:	18ed      	addgt	r5, r5, r3
 800d4d2:	2600      	movs	r6, #0
 800d4d4:	341a      	adds	r4, #26
 800d4d6:	42b5      	cmp	r5, r6
 800d4d8:	d11a      	bne.n	800d510 <_printf_common+0xc8>
 800d4da:	2000      	movs	r0, #0
 800d4dc:	e008      	b.n	800d4f0 <_printf_common+0xa8>
 800d4de:	2301      	movs	r3, #1
 800d4e0:	4652      	mov	r2, sl
 800d4e2:	4649      	mov	r1, r9
 800d4e4:	4638      	mov	r0, r7
 800d4e6:	47c0      	blx	r8
 800d4e8:	3001      	adds	r0, #1
 800d4ea:	d103      	bne.n	800d4f4 <_printf_common+0xac>
 800d4ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d4f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4f4:	3501      	adds	r5, #1
 800d4f6:	e7c6      	b.n	800d486 <_printf_common+0x3e>
 800d4f8:	18e1      	adds	r1, r4, r3
 800d4fa:	1c5a      	adds	r2, r3, #1
 800d4fc:	2030      	movs	r0, #48	; 0x30
 800d4fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d502:	4422      	add	r2, r4
 800d504:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d508:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d50c:	3302      	adds	r3, #2
 800d50e:	e7c7      	b.n	800d4a0 <_printf_common+0x58>
 800d510:	2301      	movs	r3, #1
 800d512:	4622      	mov	r2, r4
 800d514:	4649      	mov	r1, r9
 800d516:	4638      	mov	r0, r7
 800d518:	47c0      	blx	r8
 800d51a:	3001      	adds	r0, #1
 800d51c:	d0e6      	beq.n	800d4ec <_printf_common+0xa4>
 800d51e:	3601      	adds	r6, #1
 800d520:	e7d9      	b.n	800d4d6 <_printf_common+0x8e>
	...

0800d524 <_printf_i>:
 800d524:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d528:	7e0f      	ldrb	r7, [r1, #24]
 800d52a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d52c:	2f78      	cmp	r7, #120	; 0x78
 800d52e:	4691      	mov	r9, r2
 800d530:	4680      	mov	r8, r0
 800d532:	460c      	mov	r4, r1
 800d534:	469a      	mov	sl, r3
 800d536:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d53a:	d807      	bhi.n	800d54c <_printf_i+0x28>
 800d53c:	2f62      	cmp	r7, #98	; 0x62
 800d53e:	d80a      	bhi.n	800d556 <_printf_i+0x32>
 800d540:	2f00      	cmp	r7, #0
 800d542:	f000 80d4 	beq.w	800d6ee <_printf_i+0x1ca>
 800d546:	2f58      	cmp	r7, #88	; 0x58
 800d548:	f000 80c0 	beq.w	800d6cc <_printf_i+0x1a8>
 800d54c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d550:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d554:	e03a      	b.n	800d5cc <_printf_i+0xa8>
 800d556:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d55a:	2b15      	cmp	r3, #21
 800d55c:	d8f6      	bhi.n	800d54c <_printf_i+0x28>
 800d55e:	a101      	add	r1, pc, #4	; (adr r1, 800d564 <_printf_i+0x40>)
 800d560:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d564:	0800d5bd 	.word	0x0800d5bd
 800d568:	0800d5d1 	.word	0x0800d5d1
 800d56c:	0800d54d 	.word	0x0800d54d
 800d570:	0800d54d 	.word	0x0800d54d
 800d574:	0800d54d 	.word	0x0800d54d
 800d578:	0800d54d 	.word	0x0800d54d
 800d57c:	0800d5d1 	.word	0x0800d5d1
 800d580:	0800d54d 	.word	0x0800d54d
 800d584:	0800d54d 	.word	0x0800d54d
 800d588:	0800d54d 	.word	0x0800d54d
 800d58c:	0800d54d 	.word	0x0800d54d
 800d590:	0800d6d5 	.word	0x0800d6d5
 800d594:	0800d5fd 	.word	0x0800d5fd
 800d598:	0800d68f 	.word	0x0800d68f
 800d59c:	0800d54d 	.word	0x0800d54d
 800d5a0:	0800d54d 	.word	0x0800d54d
 800d5a4:	0800d6f7 	.word	0x0800d6f7
 800d5a8:	0800d54d 	.word	0x0800d54d
 800d5ac:	0800d5fd 	.word	0x0800d5fd
 800d5b0:	0800d54d 	.word	0x0800d54d
 800d5b4:	0800d54d 	.word	0x0800d54d
 800d5b8:	0800d697 	.word	0x0800d697
 800d5bc:	682b      	ldr	r3, [r5, #0]
 800d5be:	1d1a      	adds	r2, r3, #4
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	602a      	str	r2, [r5, #0]
 800d5c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d5c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d5cc:	2301      	movs	r3, #1
 800d5ce:	e09f      	b.n	800d710 <_printf_i+0x1ec>
 800d5d0:	6820      	ldr	r0, [r4, #0]
 800d5d2:	682b      	ldr	r3, [r5, #0]
 800d5d4:	0607      	lsls	r7, r0, #24
 800d5d6:	f103 0104 	add.w	r1, r3, #4
 800d5da:	6029      	str	r1, [r5, #0]
 800d5dc:	d501      	bpl.n	800d5e2 <_printf_i+0xbe>
 800d5de:	681e      	ldr	r6, [r3, #0]
 800d5e0:	e003      	b.n	800d5ea <_printf_i+0xc6>
 800d5e2:	0646      	lsls	r6, r0, #25
 800d5e4:	d5fb      	bpl.n	800d5de <_printf_i+0xba>
 800d5e6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800d5ea:	2e00      	cmp	r6, #0
 800d5ec:	da03      	bge.n	800d5f6 <_printf_i+0xd2>
 800d5ee:	232d      	movs	r3, #45	; 0x2d
 800d5f0:	4276      	negs	r6, r6
 800d5f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d5f6:	485a      	ldr	r0, [pc, #360]	; (800d760 <_printf_i+0x23c>)
 800d5f8:	230a      	movs	r3, #10
 800d5fa:	e012      	b.n	800d622 <_printf_i+0xfe>
 800d5fc:	682b      	ldr	r3, [r5, #0]
 800d5fe:	6820      	ldr	r0, [r4, #0]
 800d600:	1d19      	adds	r1, r3, #4
 800d602:	6029      	str	r1, [r5, #0]
 800d604:	0605      	lsls	r5, r0, #24
 800d606:	d501      	bpl.n	800d60c <_printf_i+0xe8>
 800d608:	681e      	ldr	r6, [r3, #0]
 800d60a:	e002      	b.n	800d612 <_printf_i+0xee>
 800d60c:	0641      	lsls	r1, r0, #25
 800d60e:	d5fb      	bpl.n	800d608 <_printf_i+0xe4>
 800d610:	881e      	ldrh	r6, [r3, #0]
 800d612:	4853      	ldr	r0, [pc, #332]	; (800d760 <_printf_i+0x23c>)
 800d614:	2f6f      	cmp	r7, #111	; 0x6f
 800d616:	bf0c      	ite	eq
 800d618:	2308      	moveq	r3, #8
 800d61a:	230a      	movne	r3, #10
 800d61c:	2100      	movs	r1, #0
 800d61e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d622:	6865      	ldr	r5, [r4, #4]
 800d624:	60a5      	str	r5, [r4, #8]
 800d626:	2d00      	cmp	r5, #0
 800d628:	bfa2      	ittt	ge
 800d62a:	6821      	ldrge	r1, [r4, #0]
 800d62c:	f021 0104 	bicge.w	r1, r1, #4
 800d630:	6021      	strge	r1, [r4, #0]
 800d632:	b90e      	cbnz	r6, 800d638 <_printf_i+0x114>
 800d634:	2d00      	cmp	r5, #0
 800d636:	d04b      	beq.n	800d6d0 <_printf_i+0x1ac>
 800d638:	4615      	mov	r5, r2
 800d63a:	fbb6 f1f3 	udiv	r1, r6, r3
 800d63e:	fb03 6711 	mls	r7, r3, r1, r6
 800d642:	5dc7      	ldrb	r7, [r0, r7]
 800d644:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d648:	4637      	mov	r7, r6
 800d64a:	42bb      	cmp	r3, r7
 800d64c:	460e      	mov	r6, r1
 800d64e:	d9f4      	bls.n	800d63a <_printf_i+0x116>
 800d650:	2b08      	cmp	r3, #8
 800d652:	d10b      	bne.n	800d66c <_printf_i+0x148>
 800d654:	6823      	ldr	r3, [r4, #0]
 800d656:	07de      	lsls	r6, r3, #31
 800d658:	d508      	bpl.n	800d66c <_printf_i+0x148>
 800d65a:	6923      	ldr	r3, [r4, #16]
 800d65c:	6861      	ldr	r1, [r4, #4]
 800d65e:	4299      	cmp	r1, r3
 800d660:	bfde      	ittt	le
 800d662:	2330      	movle	r3, #48	; 0x30
 800d664:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d668:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d66c:	1b52      	subs	r2, r2, r5
 800d66e:	6122      	str	r2, [r4, #16]
 800d670:	f8cd a000 	str.w	sl, [sp]
 800d674:	464b      	mov	r3, r9
 800d676:	aa03      	add	r2, sp, #12
 800d678:	4621      	mov	r1, r4
 800d67a:	4640      	mov	r0, r8
 800d67c:	f7ff fee4 	bl	800d448 <_printf_common>
 800d680:	3001      	adds	r0, #1
 800d682:	d14a      	bne.n	800d71a <_printf_i+0x1f6>
 800d684:	f04f 30ff 	mov.w	r0, #4294967295
 800d688:	b004      	add	sp, #16
 800d68a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d68e:	6823      	ldr	r3, [r4, #0]
 800d690:	f043 0320 	orr.w	r3, r3, #32
 800d694:	6023      	str	r3, [r4, #0]
 800d696:	4833      	ldr	r0, [pc, #204]	; (800d764 <_printf_i+0x240>)
 800d698:	2778      	movs	r7, #120	; 0x78
 800d69a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d69e:	6823      	ldr	r3, [r4, #0]
 800d6a0:	6829      	ldr	r1, [r5, #0]
 800d6a2:	061f      	lsls	r7, r3, #24
 800d6a4:	f851 6b04 	ldr.w	r6, [r1], #4
 800d6a8:	d402      	bmi.n	800d6b0 <_printf_i+0x18c>
 800d6aa:	065f      	lsls	r7, r3, #25
 800d6ac:	bf48      	it	mi
 800d6ae:	b2b6      	uxthmi	r6, r6
 800d6b0:	07df      	lsls	r7, r3, #31
 800d6b2:	bf48      	it	mi
 800d6b4:	f043 0320 	orrmi.w	r3, r3, #32
 800d6b8:	6029      	str	r1, [r5, #0]
 800d6ba:	bf48      	it	mi
 800d6bc:	6023      	strmi	r3, [r4, #0]
 800d6be:	b91e      	cbnz	r6, 800d6c8 <_printf_i+0x1a4>
 800d6c0:	6823      	ldr	r3, [r4, #0]
 800d6c2:	f023 0320 	bic.w	r3, r3, #32
 800d6c6:	6023      	str	r3, [r4, #0]
 800d6c8:	2310      	movs	r3, #16
 800d6ca:	e7a7      	b.n	800d61c <_printf_i+0xf8>
 800d6cc:	4824      	ldr	r0, [pc, #144]	; (800d760 <_printf_i+0x23c>)
 800d6ce:	e7e4      	b.n	800d69a <_printf_i+0x176>
 800d6d0:	4615      	mov	r5, r2
 800d6d2:	e7bd      	b.n	800d650 <_printf_i+0x12c>
 800d6d4:	682b      	ldr	r3, [r5, #0]
 800d6d6:	6826      	ldr	r6, [r4, #0]
 800d6d8:	6961      	ldr	r1, [r4, #20]
 800d6da:	1d18      	adds	r0, r3, #4
 800d6dc:	6028      	str	r0, [r5, #0]
 800d6de:	0635      	lsls	r5, r6, #24
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	d501      	bpl.n	800d6e8 <_printf_i+0x1c4>
 800d6e4:	6019      	str	r1, [r3, #0]
 800d6e6:	e002      	b.n	800d6ee <_printf_i+0x1ca>
 800d6e8:	0670      	lsls	r0, r6, #25
 800d6ea:	d5fb      	bpl.n	800d6e4 <_printf_i+0x1c0>
 800d6ec:	8019      	strh	r1, [r3, #0]
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	6123      	str	r3, [r4, #16]
 800d6f2:	4615      	mov	r5, r2
 800d6f4:	e7bc      	b.n	800d670 <_printf_i+0x14c>
 800d6f6:	682b      	ldr	r3, [r5, #0]
 800d6f8:	1d1a      	adds	r2, r3, #4
 800d6fa:	602a      	str	r2, [r5, #0]
 800d6fc:	681d      	ldr	r5, [r3, #0]
 800d6fe:	6862      	ldr	r2, [r4, #4]
 800d700:	2100      	movs	r1, #0
 800d702:	4628      	mov	r0, r5
 800d704:	f7f2 fd3c 	bl	8000180 <memchr>
 800d708:	b108      	cbz	r0, 800d70e <_printf_i+0x1ea>
 800d70a:	1b40      	subs	r0, r0, r5
 800d70c:	6060      	str	r0, [r4, #4]
 800d70e:	6863      	ldr	r3, [r4, #4]
 800d710:	6123      	str	r3, [r4, #16]
 800d712:	2300      	movs	r3, #0
 800d714:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d718:	e7aa      	b.n	800d670 <_printf_i+0x14c>
 800d71a:	6923      	ldr	r3, [r4, #16]
 800d71c:	462a      	mov	r2, r5
 800d71e:	4649      	mov	r1, r9
 800d720:	4640      	mov	r0, r8
 800d722:	47d0      	blx	sl
 800d724:	3001      	adds	r0, #1
 800d726:	d0ad      	beq.n	800d684 <_printf_i+0x160>
 800d728:	6823      	ldr	r3, [r4, #0]
 800d72a:	079b      	lsls	r3, r3, #30
 800d72c:	d413      	bmi.n	800d756 <_printf_i+0x232>
 800d72e:	68e0      	ldr	r0, [r4, #12]
 800d730:	9b03      	ldr	r3, [sp, #12]
 800d732:	4298      	cmp	r0, r3
 800d734:	bfb8      	it	lt
 800d736:	4618      	movlt	r0, r3
 800d738:	e7a6      	b.n	800d688 <_printf_i+0x164>
 800d73a:	2301      	movs	r3, #1
 800d73c:	4632      	mov	r2, r6
 800d73e:	4649      	mov	r1, r9
 800d740:	4640      	mov	r0, r8
 800d742:	47d0      	blx	sl
 800d744:	3001      	adds	r0, #1
 800d746:	d09d      	beq.n	800d684 <_printf_i+0x160>
 800d748:	3501      	adds	r5, #1
 800d74a:	68e3      	ldr	r3, [r4, #12]
 800d74c:	9903      	ldr	r1, [sp, #12]
 800d74e:	1a5b      	subs	r3, r3, r1
 800d750:	42ab      	cmp	r3, r5
 800d752:	dcf2      	bgt.n	800d73a <_printf_i+0x216>
 800d754:	e7eb      	b.n	800d72e <_printf_i+0x20a>
 800d756:	2500      	movs	r5, #0
 800d758:	f104 0619 	add.w	r6, r4, #25
 800d75c:	e7f5      	b.n	800d74a <_printf_i+0x226>
 800d75e:	bf00      	nop
 800d760:	0800e0b1 	.word	0x0800e0b1
 800d764:	0800e0c2 	.word	0x0800e0c2

0800d768 <__sflush_r>:
 800d768:	898a      	ldrh	r2, [r1, #12]
 800d76a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d76e:	4605      	mov	r5, r0
 800d770:	0710      	lsls	r0, r2, #28
 800d772:	460c      	mov	r4, r1
 800d774:	d458      	bmi.n	800d828 <__sflush_r+0xc0>
 800d776:	684b      	ldr	r3, [r1, #4]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	dc05      	bgt.n	800d788 <__sflush_r+0x20>
 800d77c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d77e:	2b00      	cmp	r3, #0
 800d780:	dc02      	bgt.n	800d788 <__sflush_r+0x20>
 800d782:	2000      	movs	r0, #0
 800d784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d788:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d78a:	2e00      	cmp	r6, #0
 800d78c:	d0f9      	beq.n	800d782 <__sflush_r+0x1a>
 800d78e:	2300      	movs	r3, #0
 800d790:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d794:	682f      	ldr	r7, [r5, #0]
 800d796:	6a21      	ldr	r1, [r4, #32]
 800d798:	602b      	str	r3, [r5, #0]
 800d79a:	d032      	beq.n	800d802 <__sflush_r+0x9a>
 800d79c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d79e:	89a3      	ldrh	r3, [r4, #12]
 800d7a0:	075a      	lsls	r2, r3, #29
 800d7a2:	d505      	bpl.n	800d7b0 <__sflush_r+0x48>
 800d7a4:	6863      	ldr	r3, [r4, #4]
 800d7a6:	1ac0      	subs	r0, r0, r3
 800d7a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d7aa:	b10b      	cbz	r3, 800d7b0 <__sflush_r+0x48>
 800d7ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d7ae:	1ac0      	subs	r0, r0, r3
 800d7b0:	2300      	movs	r3, #0
 800d7b2:	4602      	mov	r2, r0
 800d7b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d7b6:	6a21      	ldr	r1, [r4, #32]
 800d7b8:	4628      	mov	r0, r5
 800d7ba:	47b0      	blx	r6
 800d7bc:	1c43      	adds	r3, r0, #1
 800d7be:	89a3      	ldrh	r3, [r4, #12]
 800d7c0:	d106      	bne.n	800d7d0 <__sflush_r+0x68>
 800d7c2:	6829      	ldr	r1, [r5, #0]
 800d7c4:	291d      	cmp	r1, #29
 800d7c6:	d82b      	bhi.n	800d820 <__sflush_r+0xb8>
 800d7c8:	4a29      	ldr	r2, [pc, #164]	; (800d870 <__sflush_r+0x108>)
 800d7ca:	410a      	asrs	r2, r1
 800d7cc:	07d6      	lsls	r6, r2, #31
 800d7ce:	d427      	bmi.n	800d820 <__sflush_r+0xb8>
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	6062      	str	r2, [r4, #4]
 800d7d4:	04d9      	lsls	r1, r3, #19
 800d7d6:	6922      	ldr	r2, [r4, #16]
 800d7d8:	6022      	str	r2, [r4, #0]
 800d7da:	d504      	bpl.n	800d7e6 <__sflush_r+0x7e>
 800d7dc:	1c42      	adds	r2, r0, #1
 800d7de:	d101      	bne.n	800d7e4 <__sflush_r+0x7c>
 800d7e0:	682b      	ldr	r3, [r5, #0]
 800d7e2:	b903      	cbnz	r3, 800d7e6 <__sflush_r+0x7e>
 800d7e4:	6560      	str	r0, [r4, #84]	; 0x54
 800d7e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d7e8:	602f      	str	r7, [r5, #0]
 800d7ea:	2900      	cmp	r1, #0
 800d7ec:	d0c9      	beq.n	800d782 <__sflush_r+0x1a>
 800d7ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d7f2:	4299      	cmp	r1, r3
 800d7f4:	d002      	beq.n	800d7fc <__sflush_r+0x94>
 800d7f6:	4628      	mov	r0, r5
 800d7f8:	f7ff fbea 	bl	800cfd0 <_free_r>
 800d7fc:	2000      	movs	r0, #0
 800d7fe:	6360      	str	r0, [r4, #52]	; 0x34
 800d800:	e7c0      	b.n	800d784 <__sflush_r+0x1c>
 800d802:	2301      	movs	r3, #1
 800d804:	4628      	mov	r0, r5
 800d806:	47b0      	blx	r6
 800d808:	1c41      	adds	r1, r0, #1
 800d80a:	d1c8      	bne.n	800d79e <__sflush_r+0x36>
 800d80c:	682b      	ldr	r3, [r5, #0]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d0c5      	beq.n	800d79e <__sflush_r+0x36>
 800d812:	2b1d      	cmp	r3, #29
 800d814:	d001      	beq.n	800d81a <__sflush_r+0xb2>
 800d816:	2b16      	cmp	r3, #22
 800d818:	d101      	bne.n	800d81e <__sflush_r+0xb6>
 800d81a:	602f      	str	r7, [r5, #0]
 800d81c:	e7b1      	b.n	800d782 <__sflush_r+0x1a>
 800d81e:	89a3      	ldrh	r3, [r4, #12]
 800d820:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d824:	81a3      	strh	r3, [r4, #12]
 800d826:	e7ad      	b.n	800d784 <__sflush_r+0x1c>
 800d828:	690f      	ldr	r7, [r1, #16]
 800d82a:	2f00      	cmp	r7, #0
 800d82c:	d0a9      	beq.n	800d782 <__sflush_r+0x1a>
 800d82e:	0793      	lsls	r3, r2, #30
 800d830:	680e      	ldr	r6, [r1, #0]
 800d832:	bf08      	it	eq
 800d834:	694b      	ldreq	r3, [r1, #20]
 800d836:	600f      	str	r7, [r1, #0]
 800d838:	bf18      	it	ne
 800d83a:	2300      	movne	r3, #0
 800d83c:	eba6 0807 	sub.w	r8, r6, r7
 800d840:	608b      	str	r3, [r1, #8]
 800d842:	f1b8 0f00 	cmp.w	r8, #0
 800d846:	dd9c      	ble.n	800d782 <__sflush_r+0x1a>
 800d848:	6a21      	ldr	r1, [r4, #32]
 800d84a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d84c:	4643      	mov	r3, r8
 800d84e:	463a      	mov	r2, r7
 800d850:	4628      	mov	r0, r5
 800d852:	47b0      	blx	r6
 800d854:	2800      	cmp	r0, #0
 800d856:	dc06      	bgt.n	800d866 <__sflush_r+0xfe>
 800d858:	89a3      	ldrh	r3, [r4, #12]
 800d85a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d85e:	81a3      	strh	r3, [r4, #12]
 800d860:	f04f 30ff 	mov.w	r0, #4294967295
 800d864:	e78e      	b.n	800d784 <__sflush_r+0x1c>
 800d866:	4407      	add	r7, r0
 800d868:	eba8 0800 	sub.w	r8, r8, r0
 800d86c:	e7e9      	b.n	800d842 <__sflush_r+0xda>
 800d86e:	bf00      	nop
 800d870:	dfbffffe 	.word	0xdfbffffe

0800d874 <_fflush_r>:
 800d874:	b538      	push	{r3, r4, r5, lr}
 800d876:	690b      	ldr	r3, [r1, #16]
 800d878:	4605      	mov	r5, r0
 800d87a:	460c      	mov	r4, r1
 800d87c:	b913      	cbnz	r3, 800d884 <_fflush_r+0x10>
 800d87e:	2500      	movs	r5, #0
 800d880:	4628      	mov	r0, r5
 800d882:	bd38      	pop	{r3, r4, r5, pc}
 800d884:	b118      	cbz	r0, 800d88e <_fflush_r+0x1a>
 800d886:	6a03      	ldr	r3, [r0, #32]
 800d888:	b90b      	cbnz	r3, 800d88e <_fflush_r+0x1a>
 800d88a:	f7ff f93d 	bl	800cb08 <__sinit>
 800d88e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d892:	2b00      	cmp	r3, #0
 800d894:	d0f3      	beq.n	800d87e <_fflush_r+0xa>
 800d896:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d898:	07d0      	lsls	r0, r2, #31
 800d89a:	d404      	bmi.n	800d8a6 <_fflush_r+0x32>
 800d89c:	0599      	lsls	r1, r3, #22
 800d89e:	d402      	bmi.n	800d8a6 <_fflush_r+0x32>
 800d8a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d8a2:	f7ff fb7c 	bl	800cf9e <__retarget_lock_acquire_recursive>
 800d8a6:	4628      	mov	r0, r5
 800d8a8:	4621      	mov	r1, r4
 800d8aa:	f7ff ff5d 	bl	800d768 <__sflush_r>
 800d8ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d8b0:	07da      	lsls	r2, r3, #31
 800d8b2:	4605      	mov	r5, r0
 800d8b4:	d4e4      	bmi.n	800d880 <_fflush_r+0xc>
 800d8b6:	89a3      	ldrh	r3, [r4, #12]
 800d8b8:	059b      	lsls	r3, r3, #22
 800d8ba:	d4e1      	bmi.n	800d880 <_fflush_r+0xc>
 800d8bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d8be:	f7ff fb6f 	bl	800cfa0 <__retarget_lock_release_recursive>
 800d8c2:	e7dd      	b.n	800d880 <_fflush_r+0xc>

0800d8c4 <__swhatbuf_r>:
 800d8c4:	b570      	push	{r4, r5, r6, lr}
 800d8c6:	460c      	mov	r4, r1
 800d8c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8cc:	2900      	cmp	r1, #0
 800d8ce:	b096      	sub	sp, #88	; 0x58
 800d8d0:	4615      	mov	r5, r2
 800d8d2:	461e      	mov	r6, r3
 800d8d4:	da0d      	bge.n	800d8f2 <__swhatbuf_r+0x2e>
 800d8d6:	89a3      	ldrh	r3, [r4, #12]
 800d8d8:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d8dc:	f04f 0100 	mov.w	r1, #0
 800d8e0:	bf0c      	ite	eq
 800d8e2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d8e6:	2340      	movne	r3, #64	; 0x40
 800d8e8:	2000      	movs	r0, #0
 800d8ea:	6031      	str	r1, [r6, #0]
 800d8ec:	602b      	str	r3, [r5, #0]
 800d8ee:	b016      	add	sp, #88	; 0x58
 800d8f0:	bd70      	pop	{r4, r5, r6, pc}
 800d8f2:	466a      	mov	r2, sp
 800d8f4:	f000 f848 	bl	800d988 <_fstat_r>
 800d8f8:	2800      	cmp	r0, #0
 800d8fa:	dbec      	blt.n	800d8d6 <__swhatbuf_r+0x12>
 800d8fc:	9901      	ldr	r1, [sp, #4]
 800d8fe:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d902:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d906:	4259      	negs	r1, r3
 800d908:	4159      	adcs	r1, r3
 800d90a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d90e:	e7eb      	b.n	800d8e8 <__swhatbuf_r+0x24>

0800d910 <__smakebuf_r>:
 800d910:	898b      	ldrh	r3, [r1, #12]
 800d912:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d914:	079d      	lsls	r5, r3, #30
 800d916:	4606      	mov	r6, r0
 800d918:	460c      	mov	r4, r1
 800d91a:	d507      	bpl.n	800d92c <__smakebuf_r+0x1c>
 800d91c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d920:	6023      	str	r3, [r4, #0]
 800d922:	6123      	str	r3, [r4, #16]
 800d924:	2301      	movs	r3, #1
 800d926:	6163      	str	r3, [r4, #20]
 800d928:	b002      	add	sp, #8
 800d92a:	bd70      	pop	{r4, r5, r6, pc}
 800d92c:	ab01      	add	r3, sp, #4
 800d92e:	466a      	mov	r2, sp
 800d930:	f7ff ffc8 	bl	800d8c4 <__swhatbuf_r>
 800d934:	9900      	ldr	r1, [sp, #0]
 800d936:	4605      	mov	r5, r0
 800d938:	4630      	mov	r0, r6
 800d93a:	f7ff fbb5 	bl	800d0a8 <_malloc_r>
 800d93e:	b948      	cbnz	r0, 800d954 <__smakebuf_r+0x44>
 800d940:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d944:	059a      	lsls	r2, r3, #22
 800d946:	d4ef      	bmi.n	800d928 <__smakebuf_r+0x18>
 800d948:	f023 0303 	bic.w	r3, r3, #3
 800d94c:	f043 0302 	orr.w	r3, r3, #2
 800d950:	81a3      	strh	r3, [r4, #12]
 800d952:	e7e3      	b.n	800d91c <__smakebuf_r+0xc>
 800d954:	89a3      	ldrh	r3, [r4, #12]
 800d956:	6020      	str	r0, [r4, #0]
 800d958:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d95c:	81a3      	strh	r3, [r4, #12]
 800d95e:	9b00      	ldr	r3, [sp, #0]
 800d960:	6163      	str	r3, [r4, #20]
 800d962:	9b01      	ldr	r3, [sp, #4]
 800d964:	6120      	str	r0, [r4, #16]
 800d966:	b15b      	cbz	r3, 800d980 <__smakebuf_r+0x70>
 800d968:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d96c:	4630      	mov	r0, r6
 800d96e:	f000 f81d 	bl	800d9ac <_isatty_r>
 800d972:	b128      	cbz	r0, 800d980 <__smakebuf_r+0x70>
 800d974:	89a3      	ldrh	r3, [r4, #12]
 800d976:	f023 0303 	bic.w	r3, r3, #3
 800d97a:	f043 0301 	orr.w	r3, r3, #1
 800d97e:	81a3      	strh	r3, [r4, #12]
 800d980:	89a3      	ldrh	r3, [r4, #12]
 800d982:	431d      	orrs	r5, r3
 800d984:	81a5      	strh	r5, [r4, #12]
 800d986:	e7cf      	b.n	800d928 <__smakebuf_r+0x18>

0800d988 <_fstat_r>:
 800d988:	b538      	push	{r3, r4, r5, lr}
 800d98a:	4d07      	ldr	r5, [pc, #28]	; (800d9a8 <_fstat_r+0x20>)
 800d98c:	2300      	movs	r3, #0
 800d98e:	4604      	mov	r4, r0
 800d990:	4608      	mov	r0, r1
 800d992:	4611      	mov	r1, r2
 800d994:	602b      	str	r3, [r5, #0]
 800d996:	f7f3 fb58 	bl	800104a <_fstat>
 800d99a:	1c43      	adds	r3, r0, #1
 800d99c:	d102      	bne.n	800d9a4 <_fstat_r+0x1c>
 800d99e:	682b      	ldr	r3, [r5, #0]
 800d9a0:	b103      	cbz	r3, 800d9a4 <_fstat_r+0x1c>
 800d9a2:	6023      	str	r3, [r4, #0]
 800d9a4:	bd38      	pop	{r3, r4, r5, pc}
 800d9a6:	bf00      	nop
 800d9a8:	2000589c 	.word	0x2000589c

0800d9ac <_isatty_r>:
 800d9ac:	b538      	push	{r3, r4, r5, lr}
 800d9ae:	4d06      	ldr	r5, [pc, #24]	; (800d9c8 <_isatty_r+0x1c>)
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	4604      	mov	r4, r0
 800d9b4:	4608      	mov	r0, r1
 800d9b6:	602b      	str	r3, [r5, #0]
 800d9b8:	f7f3 fb57 	bl	800106a <_isatty>
 800d9bc:	1c43      	adds	r3, r0, #1
 800d9be:	d102      	bne.n	800d9c6 <_isatty_r+0x1a>
 800d9c0:	682b      	ldr	r3, [r5, #0]
 800d9c2:	b103      	cbz	r3, 800d9c6 <_isatty_r+0x1a>
 800d9c4:	6023      	str	r3, [r4, #0]
 800d9c6:	bd38      	pop	{r3, r4, r5, pc}
 800d9c8:	2000589c 	.word	0x2000589c

0800d9cc <_sbrk_r>:
 800d9cc:	b538      	push	{r3, r4, r5, lr}
 800d9ce:	4d06      	ldr	r5, [pc, #24]	; (800d9e8 <_sbrk_r+0x1c>)
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	4604      	mov	r4, r0
 800d9d4:	4608      	mov	r0, r1
 800d9d6:	602b      	str	r3, [r5, #0]
 800d9d8:	f7f3 fb60 	bl	800109c <_sbrk>
 800d9dc:	1c43      	adds	r3, r0, #1
 800d9de:	d102      	bne.n	800d9e6 <_sbrk_r+0x1a>
 800d9e0:	682b      	ldr	r3, [r5, #0]
 800d9e2:	b103      	cbz	r3, 800d9e6 <_sbrk_r+0x1a>
 800d9e4:	6023      	str	r3, [r4, #0]
 800d9e6:	bd38      	pop	{r3, r4, r5, pc}
 800d9e8:	2000589c 	.word	0x2000589c

0800d9ec <_init>:
 800d9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9ee:	bf00      	nop
 800d9f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9f2:	bc08      	pop	{r3}
 800d9f4:	469e      	mov	lr, r3
 800d9f6:	4770      	bx	lr

0800d9f8 <_fini>:
 800d9f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9fa:	bf00      	nop
 800d9fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9fe:	bc08      	pop	{r3}
 800da00:	469e      	mov	lr, r3
 800da02:	4770      	bx	lr
