module vga_tb()

logic [9:0] x,y;
logic clk;
logic [7:0] r,g,b;

videoGen vg(x,y,clk,r,g,b);



initial begin
	clk = 0;
	#40
	clk = 1;
	#40
	clk = 0;
end

endmodule