Analysis & Synthesis report for AP9
Fri Mar 17 17:06:55 2017
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated
 16. Source assignments for vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated
 17. Source assignments for vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram
 18. Source assignments for vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated
 19. Source assignments for vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated
 20. Parameter Settings for User Entity Instance: RAM:U2|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component
 22. Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component
 23. Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component
 24. Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component
 25. Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component
 26. Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|BUSMUX:inst13
 27. Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component
 29. Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|BUSMUX:inst15
 30. Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|BUSMUX:inst14
 32. Parameter Settings for User Entity Instance: vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component
 33. Parameter Settings for Inferred Entity Instance: cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Div0
 35. Parameter Settings for Inferred Entity Instance: cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_mult:Mult0
 36. Parameter Settings for Inferred Entity Instance: vga:U4|POS_CONV:U2|lpm_divide:Mod0
 37. Parameter Settings for Inferred Entity Instance: vga:U4|POS_CONV:U2|lpm_divide:Div0
 38. altsyncram Parameter Settings by Entity Instance
 39. scfifo Parameter Settings by Entity Instance
 40. lpm_mult Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "clock_divider:U5"
 42. Port Connectivity Checks: "cpu_v32_5:U1|control_unit_v:control_v_dut"
 43. Port Connectivity Checks: "cpu_v32_5:U1|alu_v32_5:alu_v_dut"
 44. Port Connectivity Checks: "cpu_v32_5:U1"
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 17 17:06:55 2017         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; AP9                                           ;
; Top-level Entity Name              ; kit                                           ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 5,426                                         ;
;     Total combinational functions  ; 5,189                                         ;
;     Dedicated logic registers      ; 728                                           ;
; Total registers                    ; 728                                           ;
; Total pins                         ; 57                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 1,470,464                                     ;
; Embedded Multiplier 9-bit elements ; 2                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; kit                ; AP9                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; On                 ;
; Block Design Naming                                                        ; QuartusII          ; Auto               ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                               ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------+
; alu_v32_5.v                      ; yes             ; User Verilog HDL File                    ; C:/Users/diogo.trevisan/Documents/AP9/processor/alu_v32_5.v                ;
; cpu_v32_5.v                      ; yes             ; User Verilog HDL File                    ; C:/Users/diogo.trevisan/Documents/AP9/processor/cpu_v32_5.v                ;
; control_unit_v.v                 ; yes             ; User Verilog HDL File                    ; C:/Users/diogo.trevisan/Documents/AP9/processor/control_unit_v.v           ;
; clock_divider.v                  ; yes             ; User Verilog HDL File                    ; C:/Users/diogo.trevisan/Documents/AP9/processor/clock_divider.v            ;
; lpm_rom0.vhd                     ; yes             ; User Wizard-Generated File               ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_rom0.vhd               ;
; TEXT_DRAWER.vhd                  ; yes             ; User VHDL File                           ; C:/Users/diogo.trevisan/Documents/AP9/processor/TEXT_DRAWER.vhd            ;
; VGA_MOD.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/diogo.trevisan/Documents/AP9/processor/VGA_MOD.bdf                ;
; video_mem2.mif                   ; yes             ; User Memory Initialization File          ; C:/Users/diogo.trevisan/Documents/AP9/processor/video_mem2.mif             ;
; vga_sync.vhd                     ; yes             ; User VHDL File                           ; C:/Users/diogo.trevisan/Documents/AP9/processor/vga_sync.vhd               ;
; ASCII_CONV.vhd                   ; yes             ; User VHDL File                           ; C:/Users/diogo.trevisan/Documents/AP9/processor/ASCII_CONV.vhd             ;
; RAM.vhd                          ; yes             ; User Wizard-Generated File               ; C:/Users/diogo.trevisan/Documents/AP9/processor/RAM.vhd                    ;
; cpuram.mif                       ; yes             ; User Memory Initialization File          ; C:/Users/diogo.trevisan/Documents/AP9/processor/cpuram.mif                 ;
; POS_CONV.vhd                     ; yes             ; User VHDL File                           ; C:/Users/diogo.trevisan/Documents/AP9/processor/POS_CONV.vhd               ;
; kit.vhd                          ; yes             ; User VHDL File                           ; C:/Users/diogo.trevisan/Documents/AP9/processor/kit.vhd                    ;
; ps2_keyboard.vhd                 ; yes             ; User VHDL File                           ; C:/Users/diogo.trevisan/Documents/AP9/processor/ps2_keyboard.vhd           ;
; vga.vhd                          ; yes             ; User VHDL File                           ; C:/Users/diogo.trevisan/Documents/AP9/processor/vga.vhd                    ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_ram_block.inc    ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.inc              ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc           ;
; aglobal111.inc                   ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_rdenreg.inc            ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altrom.inc               ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altram.inc               ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc             ;
; db/altsyncram_rgr3.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/altsyncram_rgr3.tdf     ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/decode_rsa.tdf          ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/decode_k8a.tdf          ;
; db/mux_qob.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/mux_qob.tdf             ;
; keyboard.vhd                     ; yes             ; Auto-Found VHDL File                     ; C:/Users/diogo.trevisan/Documents/AP9/processor/keyboard.vhd               ;
; dec_keyboard.vhd                 ; yes             ; Auto-Found VHDL File                     ; C:/Users/diogo.trevisan/Documents/AP9/processor/dec_keyboard.vhd           ;
; video_filter.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/diogo.trevisan/Documents/AP9/processor/video_filter.bdf           ;
; lpm_dff0.vhd                     ; yes             ; Auto-Found Wizard-Generated File         ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_dff0.vhd               ;
; lpm_ff.tdf                       ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_ff.tdf               ;
; lpm_constant.inc                 ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_constant.inc         ;
; lpm_dff2.vhd                     ; yes             ; Auto-Found Wizard-Generated File         ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_dff2.vhd               ;
; color_bridge.vhd                 ; yes             ; Auto-Found VHDL File                     ; C:/Users/diogo.trevisan/Documents/AP9/processor/color_bridge.vhd           ;
; busmux.tdf                       ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/busmux.tdf               ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.tdf              ;
; muxlut.inc                       ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/muxlut.inc               ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/bypassff.inc             ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altshift.inc             ;
; db/mux_arc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/mux_arc.tdf             ;
; lpm_ram_dq0.vhd                  ; yes             ; Auto-Found Wizard-Generated File         ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_ram_dq0.vhd            ;
; db/altsyncram_8rc1.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/altsyncram_8rc1.tdf     ;
; video_mem1.mif                   ; yes             ; Auto-Found Memory Initialization File    ; C:/Users/diogo.trevisan/Documents/AP9/processor/video_mem1.mif             ;
; db/mux_7nb.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/mux_7nb.tdf             ;
; demux.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/diogo.trevisan/Documents/AP9/processor/demux.bdf                  ;
; fifo0.vhd                        ; yes             ; Auto-Found Wizard-Generated File         ; C:/Users/diogo.trevisan/Documents/AP9/processor/fifo0.vhd                  ;
; scfifo.tdf                       ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/scfifo.tdf               ;
; a_regfifo.inc                    ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_regfifo.inc            ;
; a_dpfifo.inc                     ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_dpfifo.inc             ;
; a_i2fifo.inc                     ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_i2fifo.inc             ;
; a_fffifo.inc                     ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_fffifo.inc             ;
; a_f2fifo.inc                     ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_f2fifo.inc             ;
; db/scfifo_it21.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/scfifo_it21.tdf         ;
; db/a_dpfifo_p331.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/a_dpfifo_p331.tdf       ;
; db/altsyncram_58e1.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/altsyncram_58e1.tdf     ;
; db/cmpr_0u8.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/cmpr_0u8.tdf            ;
; db/cntr_dpb.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/cntr_dpb.tdf            ;
; db/cntr_qp7.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/cntr_qp7.tdf            ;
; db/cntr_epb.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/cntr_epb.tdf            ;
; db/mux_tsc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/mux_tsc.tdf             ;
; lpm_ram_dq1.vhd                  ; yes             ; Auto-Found Wizard-Generated File         ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_ram_dq1.vhd            ;
; db/altsyncram_4rc1.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/altsyncram_4rc1.tdf     ;
; db/decode_jsa.tdf                ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/decode_jsa.tdf          ;
; db/decode_c8a.tdf                ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/decode_c8a.tdf          ;
; db/mux_vmb.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/mux_vmb.tdf             ;
; db/mux_rsc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/mux_rsc.tdf             ;
; db/altsyncram_nd71.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/altsyncram_nd71.tdf     ;
; charmap.mif                      ; yes             ; Auto-Found Memory Initialization File    ; C:/Users/diogo.trevisan/Documents/AP9/processor/charmap.mif                ;
; lpm_divide.tdf                   ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_divide.tdf           ;
; abs_divider.inc                  ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/abs_divider.inc          ;
; sign_div_unsign.inc              ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sign_div_unsign.inc      ;
; db/lpm_divide_kcm.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/lpm_divide_kcm.tdf      ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/sign_div_unsign_9nh.tdf ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/alt_u_div_6af.tdf       ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/add_sub_7pc.tdf         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/add_sub_8pc.tdf         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/lpm_divide_hkm.tdf      ;
; lpm_mult.tdf                     ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mult.tdf             ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.inc          ;
; multcore.inc                     ; yes             ; Megafunction                             ; c:/altera/11.1sp2/quartus/libraries/megafunctions/multcore.inc             ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/mult_7dt.tdf            ;
; db/lpm_divide_ecm.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/lpm_divide_ecm.tdf      ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/sign_div_unsign_3nh.tdf ;
; db/alt_u_div_q9f.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/alt_u_div_q9f.tdf       ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/lpm_divide_vim.tdf      ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/sign_div_unsign_nlh.tdf ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/diogo.trevisan/Documents/AP9/processor/db/alt_u_div_27f.tdf       ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 5,426                    ;
;                                             ;                          ;
; Total combinational functions               ; 5189                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 2018                     ;
;     -- 3 input functions                    ; 2267                     ;
;     -- <=2 input functions                  ; 904                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 3620                     ;
;     -- arithmetic mode                      ; 1569                     ;
;                                             ;                          ;
; Total registers                             ; 728                      ;
;     -- Dedicated logic registers            ; 728                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 57                       ;
; Total memory bits                           ; 1470464                  ;
; Embedded Multiplier 9-bit elements          ; 2                        ;
; Maximum fan-out node                        ; clock_divider:U5|reg1Mhz ;
; Maximum fan-out                             ; 433                      ;
; Total fan-out                               ; 22491                    ;
; Average fan-out                             ; 3.61                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |kit                                            ; 5189 (1)          ; 728 (0)      ; 1470464     ; 2            ; 0       ; 1         ; 57   ; 0            ; |kit                                                                                                                                  ;              ;
;    |RAM:U2|                                     ; 96 (0)            ; 6 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|RAM:U2                                                                                                                           ;              ;
;       |altsyncram:altsyncram_component|         ; 96 (0)            ; 6 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|RAM:U2|altsyncram:altsyncram_component                                                                                           ;              ;
;          |altsyncram_rgr3:auto_generated|       ; 96 (0)            ; 6 (6)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated                                                            ;              ;
;             |decode_k8a:rden_decode|            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|decode_k8a:rden_decode                                     ;              ;
;             |decode_rsa:decode3|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|decode_rsa:decode3                                         ;              ;
;             |mux_qob:mux2|                      ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|mux_qob:mux2                                               ;              ;
;    |clock_divider:U5|                           ; 39 (39)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|clock_divider:U5                                                                                                                 ;              ;
;    |cpu_v32_5:U1|                               ; 4363 (0)          ; 432 (0)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |kit|cpu_v32_5:U1                                                                                                                     ;              ;
;       |alu_v32_5:alu_v_dut|                     ; 3443 (1032)       ; 109 (109)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut                                                                                                 ;              ;
;          |lpm_divide:Div0|                      ; 1201 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Div0                                                                                 ;              ;
;             |lpm_divide_hkm:auto_generated|     ; 1201 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                   ;              ;
;                |sign_div_unsign_9nh:divider|    ; 1201 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                       ;              ;
;                   |alt_u_div_6af:divider|       ; 1201 (1201)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ;              ;
;          |lpm_divide:Mod0|                      ; 1210 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Mod0                                                                                 ;              ;
;             |lpm_divide_kcm:auto_generated|     ; 1210 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Mod0|lpm_divide_kcm:auto_generated                                                   ;              ;
;                |sign_div_unsign_9nh:divider|    ; 1210 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                       ;              ;
;                   |alt_u_div_6af:divider|       ; 1210 (1210)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ;              ;
;          |lpm_mult:Mult0|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_mult:Mult0                                                                                  ;              ;
;             |mult_7dt:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_mult:Mult0|mult_7dt:auto_generated                                                          ;              ;
;       |control_unit_v:control_v_dut|            ; 920 (920)         ; 323 (323)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut                                                                                        ;              ;
;    |ps2_keyboard:U3|                            ; 125 (0)           ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|ps2_keyboard:U3                                                                                                                  ;              ;
;       |dec_keyboard:U2|                         ; 113 (113)         ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|ps2_keyboard:U3|dec_keyboard:U2                                                                                                  ;              ;
;       |keyboard:U1|                             ; 12 (12)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|ps2_keyboard:U3|keyboard:U1                                                                                                      ;              ;
;    |vga:U4|                                     ; 565 (0)           ; 223 (0)      ; 421888      ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4                                                                                                                           ;              ;
;       |POS_CONV:U2|                             ; 212 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|POS_CONV:U2                                                                                                               ;              ;
;          |lpm_divide:Div0|                      ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|POS_CONV:U2|lpm_divide:Div0                                                                                               ;              ;
;             |lpm_divide_vim:auto_generated|     ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|POS_CONV:U2|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                                 ;              ;
;                |sign_div_unsign_nlh:divider|    ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|POS_CONV:U2|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                     ;              ;
;                   |alt_u_div_27f:divider|       ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|POS_CONV:U2|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider               ;              ;
;          |lpm_divide:Mod0|                      ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|POS_CONV:U2|lpm_divide:Mod0                                                                                               ;              ;
;             |lpm_divide_ecm:auto_generated|     ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|POS_CONV:U2|lpm_divide:Mod0|lpm_divide_ecm:auto_generated                                                                 ;              ;
;                |sign_div_unsign_3nh:divider|    ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|POS_CONV:U2|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_3nh:divider                                     ;              ;
;                   |alt_u_div_q9f:divider|       ; 125 (125)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|POS_CONV:U2|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider               ;              ;
;       |TEXT_DRAWER:U3|                          ; 129 (129)         ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|TEXT_DRAWER:U3                                                                                                            ;              ;
;       |VGA_MOD:U4|                              ; 224 (5)           ; 124 (0)      ; 413696      ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4                                                                                                                ;              ;
;          |COLOR_BRIDGE:inst1|                   ; 18 (18)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1                                                                                             ;              ;
;          |DEMUX:inst18|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|DEMUX:inst18                                                                                                   ;              ;
;          |VGA_SYNC:inst|                        ; 71 (71)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|VGA_SYNC:inst                                                                                                  ;              ;
;          |VIDEO_FILTER:inst8|                   ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8                                                                                             ;              ;
;             |lpm_dff0:inst1|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1                                                                              ;              ;
;                |lpm_ff:lpm_ff_component|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component                                                      ;              ;
;             |lpm_dff0:inst|                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst                                                                               ;              ;
;                |lpm_ff:lpm_ff_component|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component                                                       ;              ;
;             |lpm_dff2:inst2|                    ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2                                                                              ;              ;
;                |lpm_ff:lpm_ff_component|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component                                                      ;              ;
;             |lpm_dff2:inst3|                    ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3                                                                              ;              ;
;                |lpm_ff:lpm_ff_component|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component                                                      ;              ;
;             |lpm_dff2:inst4|                    ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4                                                                              ;              ;
;                |lpm_ff:lpm_ff_component|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component                                                      ;              ;
;          |busmux:inst13|                        ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|busmux:inst13                                                                                                  ;              ;
;             |lpm_mux:$00000|                    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|busmux:inst13|lpm_mux:$00000                                                                                   ;              ;
;                |mux_arc:auto_generated|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|busmux:inst13|lpm_mux:$00000|mux_arc:auto_generated                                                            ;              ;
;          |busmux:inst15|                        ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|busmux:inst15                                                                                                  ;              ;
;             |lpm_mux:$00000|                    ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|busmux:inst15|lpm_mux:$00000                                                                                   ;              ;
;                |mux_tsc:auto_generated|         ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|busmux:inst15|lpm_mux:$00000|mux_tsc:auto_generated                                                            ;              ;
;          |fifo0:inst7|                          ; 70 (0)            ; 55 (0)       ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|fifo0:inst7                                                                                                    ;              ;
;             |scfifo:scfifo_component|           ; 70 (0)            ; 55 (0)       ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component                                                                            ;              ;
;                |scfifo_it21:auto_generated|     ; 70 (0)            ; 55 (0)       ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated                                                 ;              ;
;                   |a_dpfifo_p331:dpfifo|        ; 70 (35)           ; 55 (20)      ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo                            ;              ;
;                      |altsyncram_58e1:FIFOram|  ; 0 (0)             ; 0 (0)        ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram    ;              ;
;                      |cntr_dpb:rd_ptr_msb|      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb        ;              ;
;                      |cntr_epb:wr_ptr|          ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr            ;              ;
;                      |cntr_qp7:usedw_counter|   ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter     ;              ;
;          |lpm_ram_dq0:inst3|                    ; 32 (0)            ; 6 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3                                                                                              ;              ;
;             |altsyncram:altsyncram_component|   ; 32 (0)            ; 6 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component                                                              ;              ;
;                |altsyncram_8rc1:auto_generated| ; 32 (0)            ; 6 (6)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated                               ;              ;
;                   |decode_k8a:rden_decode|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|decode_k8a:rden_decode        ;              ;
;                   |decode_rsa:decode3|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|decode_rsa:decode3            ;              ;
;                   |mux_7nb:mux2|                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|mux_7nb:mux2                  ;              ;
;          |lpm_ram_dq1:inst2|                    ; 2 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2                                                                                              ;              ;
;             |altsyncram:altsyncram_component|   ; 2 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component                                                              ;              ;
;                |altsyncram_4rc1:auto_generated| ; 2 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated                               ;              ;
;                   |decode_jsa:decode3|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|decode_jsa:decode3            ;              ;
;       |lpm_rom0:U5|                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|lpm_rom0:U5                                                                                                               ;              ;
;          |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component                                                                               ;              ;
;             |altsyncram_nd71:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kit|vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated                                                ;              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; Name                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF            ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Single Port      ; 65536        ; 16           ; --           ; --           ; 1048576 ; cpuram.mif     ;
; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 21           ; 4096         ; 21           ; 86016   ; None           ;
; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM                            ; AUTO ; Single Port      ; 65536        ; 4            ; --           ; --           ; 262144  ; video_mem1.mif ;
; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM                            ; AUTO ; Single Port      ; 16384        ; 4            ; --           ; --           ; 65536   ; video_mem2.mif ;
; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|ALTSYNCRAM                                             ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192    ; charmap.mif    ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


The IP Core highlighted in red is outdated. Regenerate the outdated IP with the current version of the Quartus II software and the MegaWizard interface.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |kit|RAM:U2                                              ; C:/Users/diogo.trevisan/Documents/AP9/processor/RAM.vhd         ;
; Altera ; LPM_FF       ; N/A     ; N/A          ; N/A          ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst  ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_dff0.vhd    ;
; Altera ; LPM_FF       ; N/A     ; N/A          ; N/A          ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1 ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_dff0.vhd    ;
; Altera ; LPM_FF       ; N/A     ; N/A          ; N/A          ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2 ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_dff2.vhd    ;
; Altera ; LPM_FF       ; N/A     ; N/A          ; N/A          ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3 ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_dff2.vhd    ;
; Altera ; LPM_FF       ; N/A     ; N/A          ; N/A          ; |kit|vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4 ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_dff2.vhd    ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |kit|vga:U4|VGA_MOD:U4|fifo0:inst7                       ; C:/Users/diogo.trevisan/Documents/AP9/processor/fifo0.vhd       ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |kit|vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3                 ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_ram_dq0.vhd ;
; Altera ; LPM_RAM_DQ   ; N/A     ; N/A          ; N/A          ; |kit|vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2                 ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_ram_dq1.vhd ;
; Altera ; ROM: 1-PORT  ; 10.1    ; N/A          ; N/A          ; |kit|vga:U4|lpm_rom0:U5                                  ; C:/Users/diogo.trevisan/Documents/AP9/processor/lpm_rom0.vhd    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                           ; Reason for Removal                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; cpu_v32_5:U1|control_unit_v:control_v_dut|startedProcessing                                                             ; Stuck at VCC due to stuck port data_in                                                                                              ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][31]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][30]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][29]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][28]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][27]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][26]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][25]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][24]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][23]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][22]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][21]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][20]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][19]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][18]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][17]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][16]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][16]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][17]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][18]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][19]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][20]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][21]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][22]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][23]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][24]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][25]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][26]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][27]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][28]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][29]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][30]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][31]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][16]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][17]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][18]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][19]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][20]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][21]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][22]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][23]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][24]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][25]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][26]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][27]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][28]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][29]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][30]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][31]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][16]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][17]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][18]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][19]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][20]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][21]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][22]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][23]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][24]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][25]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][26]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][27]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][28]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][29]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][30]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][31]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][16]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][17]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][18]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][19]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][20]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][21]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][22]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][23]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][24]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][25]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][26]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][27]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][28]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][29]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][30]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][31]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][16]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][17]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][18]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][19]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][20]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][21]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][22]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][23]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][24]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][25]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][26]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][27]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][28]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][29]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][30]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][31]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][16]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][17]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][18]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][19]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][20]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][21]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][22]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][23]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][24]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][25]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][26]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][27]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][28]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][29]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][30]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][31]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][16]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][17]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][18]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][19]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][20]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][21]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][22]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][23]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][24]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][25]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][26]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][27]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][28]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][29]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][30]                                                                     ; Lost fanout                                                                                                                         ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][31]                                                                     ; Lost fanout                                                                                                                         ;
; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|address_reg_a[0]     ; Merged with vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]     ;
; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|out_address_reg_a[0] ; Merged with vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|out_address_reg_a[0] ;
; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[1..7]                                                                            ; Merged with vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                                                                               ;
; vga:U4|TEXT_DRAWER:U3|XP[1,2]                                                                                           ; Merged with vga:U4|TEXT_DRAWER:U3|XP[0]                                                                                             ;
; vga:U4|TEXT_DRAWER:U3|YP[0..2]                                                                                          ; Merged with vga:U4|TEXT_DRAWER:U3|XP[0]                                                                                             ;
; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[18..31]                                                                         ; Merged with cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]                                                                             ;
; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[1..7]                                                                            ; Merged with vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                                                                               ;
; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[1..7]                                                                            ; Merged with vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                                               ;
; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[34..60,62,63]                                                                     ; Merged with cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[61]                                                                               ;
; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[16]                                                                             ; Merged with cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]                                                                             ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|flagToShifthAndRot[0]                                                         ; Lost fanout                                                                                                                         ;
; vga:U4|TEXT_DRAWER:U3|XP[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; vga:U4|TEXT_DRAWER:U3|STATE[3]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                              ;
; vga:U4|TEXT_DRAWER:U3|LNAUX[2]                                                                                          ; Merged with vga:U4|TEXT_DRAWER:U3|CHARADDR[2]                                                                                       ;
; vga:U4|TEXT_DRAWER:U3|LNAUX[1]                                                                                          ; Merged with vga:U4|TEXT_DRAWER:U3|CHARADDR[1]                                                                                       ;
; vga:U4|TEXT_DRAWER:U3|LNAUX[0]                                                                                          ; Merged with vga:U4|TEXT_DRAWER:U3|CHARADDR[0]                                                                                       ;
; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[61]                                                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; Total Number of Removed Registers = 208                                                                                 ;                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 728   ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 136   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 557   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Inverted Register Statistics                                          ;
+-------------------------------------------------------------+---------+
; Inverted Register                                           ; Fan out ;
+-------------------------------------------------------------+---------+
; clock_divider:U5|reg25Mhz                                   ; 156     ;
; clock_divider:U5|reg1Mhz                                    ; 433     ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables ; 79      ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[2]             ; 4       ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[3]             ; 4       ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[4]             ; 4       ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[5]             ; 4       ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[6]             ; 4       ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[7]             ; 4       ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[8]             ; 4       ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[9]             ; 4       ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[10]            ; 4       ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[11]            ; 4       ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[12]            ; 4       ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[13]            ; 4       ;
; cpu_v32_5:U1|control_unit_v:control_v_dut|SP[14]            ; 4       ;
; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage                 ; 12      ;
; clock_divider:U5|reg1Khz                                    ; 4       ;
; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]                           ; 1       ;
; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]                           ; 1       ;
; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]                           ; 1       ;
; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]                           ; 1       ;
; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]                           ; 1       ;
; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]                           ; 1       ;
; Total number of inverted registers = 24                     ;         ;
+-------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                 ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|END[4]                                      ;                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; |kit|vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]                                                    ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |kit|vga:U4|TEXT_DRAWER:U3|YP[3]                                                           ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |kit|vga:U4|TEXT_DRAWER:U3|XP[8]                                                           ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |kit|ps2_keyboard:U3|dec_keyboard:U2|cc[0]                                                 ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; |kit|vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                       ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |kit|ps2_keyboard:U3|keyboard:U1|INCNT[3]                                                  ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[9]                        ;                            ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; |kit|vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                        ;                            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 6 LEs                ; 20 LEs                 ; |kit|vga:U4|TEXT_DRAWER:U3|STATE[2]                                                        ;                            ;
; 55:1               ; 6 bits    ; 216 LEs       ; 0 LEs                ; 216 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[4]                                   ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[15]                        ;                            ;
; 67:1               ; 15 bits   ; 660 LEs       ; 30 LEs               ; 630 LEs                ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[30]                                             ;                            ;
; 69:1               ; 3 bits    ; 138 LEs       ; 6 LEs                ; 132 LEs                ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]                                           ;                            ;
; 68:1               ; 17 bits   ; 765 LEs       ; 51 LEs               ; 714 LEs                ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[4]                                              ;                            ;
; 263:1              ; 8 bits    ; 1400 LEs      ; 16 LEs               ; 1384 LEs               ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[1]                             ;                            ;
; 263:1              ; 8 bits    ; 1400 LEs      ; 24 LEs               ; 1376 LEs               ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[11]                            ;                            ;
; 72:1               ; 14 bits   ; 672 LEs       ; 70 LEs               ; 602 LEs                ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[30]                                               ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][13]                                   ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][1]                                    ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][9]                                    ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][1]                                    ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][15]                                   ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][6]                                    ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][15]                                   ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][1]                                    ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][9]                                    ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][1]                                    ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][14]                                   ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 24 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][4]                                    ;                            ;
; 66:1               ; 8 bits    ; 352 LEs       ; 32 LEs               ; 320 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][15]                                   ;                            ;
; 66:1               ; 8 bits    ; 352 LEs       ; 32 LEs               ; 320 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][2]                                    ;                            ;
; 66:1               ; 8 bits    ; 352 LEs       ; 32 LEs               ; 320 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][12]                                   ;                            ;
; 66:1               ; 8 bits    ; 352 LEs       ; 32 LEs               ; 320 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][5]                                    ;                            ;
; 39:1               ; 3 bits    ; 78 LEs        ; 6 LEs                ; 72 LEs                 ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|SP[0]                                       ;                            ;
; 87:1               ; 8 bits    ; 464 LEs       ; 72 LEs               ; 392 LEs                ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]                                                ;                            ;
; 88:1               ; 4 bits    ; 232 LEs       ; 40 LEs               ; 192 LEs                ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]                                                ;                            ;
; 89:1               ; 4 bits    ; 236 LEs       ; 44 LEs               ; 192 LEs                ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]                                                ;                            ;
; 91:1               ; 16 bits   ; 960 LEs       ; 48 LEs               ; 912 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[0]                          ;                            ;
; 63:1               ; 16 bits   ; 672 LEs       ; 32 LEs               ; 640 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|PC[5]                                       ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; |kit|vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]                                                     ;                            ;
; 55:1               ; 16 bits   ; 576 LEs       ; 16 LEs               ; 560 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|m3[13]                                      ;                            ;
; 65:1               ; 12 bits   ; 516 LEs       ; 72 LEs               ; 444 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]                                       ;                            ;
; 66:1               ; 4 bits    ; 176 LEs       ; 24 LEs               ; 152 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]                                       ;                            ;
; 39:1               ; 13 bits   ; 338 LEs       ; 26 LEs               ; 312 LEs                ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|SP[13]                                      ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|ShiftRight0                                          ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|ShiftLeft0                                           ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |kit|vga:U4|TEXT_DRAWER:U3|Mux67                                                           ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |kit|vga:U4|VGA_MOD:U4|busmux:inst15|lpm_mux:$00000|mux_tsc:auto_generated|result_node[10] ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Mux15                                       ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |kit|vga:U4|VGA_MOD:U4|busmux:inst13|lpm_mux:$00000|mux_arc:auto_generated|result_node[0]  ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; |kit|cpu_v32_5:U1|control_unit_v:control_v_dut|Mux18                                       ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|ShiftRight1                                          ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|ShiftRight1                                          ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |kit|cpu_v32_5:U1|alu_v32_5:alu_v_dut|ShiftRight1                                          ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:U2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                 ;
; WIDTH_A                            ; 16                   ; Signed Integer          ;
; WIDTHAD_A                          ; 16                   ; Signed Integer          ;
; NUMWORDS_A                         ; 65536                ; Signed Integer          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Signed Integer          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; cpuram.mif           ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_rgr3      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 1            ; Signed Integer                                                                   ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                          ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                          ;
; LPM_FFTYPE             ; DFF          ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component ;
+------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 1            ; Signed Integer                                                                  ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                         ;
; LPM_FFTYPE             ; DFF          ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                         ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 21           ; Signed Integer                                                                   ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                          ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                          ;
; LPM_FFTYPE             ; DFF          ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 21           ; Signed Integer                                                                   ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                          ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                          ;
; LPM_FFTYPE             ; DFF          ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 21           ; Signed Integer                                                                   ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                          ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                          ;
; LPM_FFTYPE             ; DFF          ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|BUSMUX:inst13 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                             ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 4                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; video_mem1.mif       ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_8rc1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                      ;
+-------------------------+--------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                            ;
; lpm_width               ; 21           ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                            ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                   ;
; CBXI_PARAMETER          ; scfifo_it21  ; Untyped                                                   ;
+-------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|BUSMUX:inst15 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                             ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 4                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; video_mem2.mif       ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_4rc1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:U4|VGA_MOD:U4|BUSMUX:inst14 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 14    ; Untyped                                             ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; charmap.mif          ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_nd71      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 32             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 32             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 16           ; Untyped                          ;
; LPM_WIDTHP                                     ; 32           ; Untyped                          ;
; LPM_WIDTHR                                     ; 32           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:U4|POS_CONV:U2|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                   ;
; LPM_WIDTHD             ; 11             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ecm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:U4|POS_CONV:U2|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                   ;
; LPM_WIDTHD             ; 6              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                   ;
; Entity Instance                           ; RAM:U2|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 65536                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 0                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 4                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 4                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                       ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                          ;
;     -- lpm_width           ; 21                                                    ;
;     -- LPM_NUMWORDS        ; 4096                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                    ;
;     -- USE_EAB             ; ON                                                    ;
+----------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                          ;
+---------------------------------------+-------------------------------------------------+
; Name                                  ; Value                                           ;
+---------------------------------------+-------------------------------------------------+
; Number of entity instances            ; 1                                               ;
; Entity Instance                       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 16                                              ;
;     -- LPM_WIDTHP                     ; 32                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
+---------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:U5"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clock25hz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_v32_5:U1|control_unit_v:control_v_dut"                                                                                                     ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; m2   ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "m2[31..16]" will be connected to GND. ;
; m3   ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "m3[31..16]" have no fanouts                      ;
; m4   ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "m4[31..16]" have no fanouts                      ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_v32_5:U1|alu_v32_5:alu_v_dut"                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; m2   ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "m2[31..16]" have no fanouts                      ;
; m3   ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "m3[31..16]" will be connected to GND. ;
; m4   ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "m4[31..16]" will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_v32_5:U1"                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data_debug ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:51     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Mar 17 17:05:53 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file alu_v32_5.v
    Info (12023): Found entity 1: alu_v32_5
Info (12021): Found 1 design units, including 1 entities, in source file cpu_v32_5.v
    Info (12023): Found entity 1: cpu_v32_5
Warning (10261): Verilog HDL Event Control warning at control_unit_v.v(42): Event Control contains a complex event expression
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_v.v
    Info (12023): Found entity 1: control_unit_v
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 1 design units, including 1 entities, in source file clock_gen.v
    Info (12023): Found entity 1: clock_gen
Info (12021): Found 1 design units, including 1 entities, in source file ramwithclock_tb.v
    Info (12023): Found entity 1: ramWithClock_tb
Info (12021): Found 1 design units, including 1 entities, in source file kit_v.v
    Info (12023): Found entity 1: kit_v
Info (12021): Found 2 design units, including 1 entities, in source file lpm_rom0.vhd
    Info (12022): Found design unit 1: lpm_rom0-SYN
    Info (12023): Found entity 1: lpm_rom0
Info (12021): Found 2 design units, including 1 entities, in source file text_drawer.vhd
    Info (12022): Found design unit 1: TEXT_DRAWER-main
    Info (12023): Found entity 1: TEXT_DRAWER
Info (12021): Found 1 design units, including 1 entities, in source file vga_mod.bdf
    Info (12023): Found entity 1: VGA_MOD
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-main
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file kb_ascii.vhd
    Info (12022): Found design unit 1: KB_ASCII-main
    Info (12023): Found entity 1: KB_ASCII
Info (12021): Found 2 design units, including 1 entities, in source file ascii_conv.vhd
    Info (12022): Found design unit 1: ASCII_CONV-main
    Info (12023): Found entity 1: ASCII_CONV
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: RAM
Info (12021): Found 2 design units, including 1 entities, in source file pos_conv.vhd
    Info (12022): Found design unit 1: POS_CONV-main
    Info (12023): Found entity 1: POS_CONV
Info (12021): Found 2 design units, including 1 entities, in source file kit.vhd
    Info (12022): Found design unit 1: kit-Behavior
    Info (12023): Found entity 1: kit
Info (12021): Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-Behavior
    Info (12023): Found entity 1: ps2_keyboard
Warning (12019): Can't analyze file -- file video.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: vga-Behavior
    Info (12023): Found entity 1: vga
Info (12021): Found 2 design units, including 1 entities, in source file clock_manager.vhd
    Info (12022): Found design unit 1: clock_manager-a
    Info (12023): Found entity 1: clock_manager
Info (12127): Elaborating entity "kit" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at kit.vhd(100): object "wire_clock_25hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at kit.vhd(109): object "data_debug" assigned a value but never read
Info (12128): Elaborating entity "cpu_v32_5" for hierarchy "cpu_v32_5:U1"
Info (12128): Elaborating entity "alu_v32_5" for hierarchy "cpu_v32_5:U1|alu_v32_5:alu_v_dut"
Info (10264): Verilog HDL Case Statement information at alu_v32_5.v(51): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at alu_v32_5.v(125): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at alu_v32_5.v(149): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at alu_v32_5.v(172): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at alu_v32_5.v(226): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at alu_v32_5.v(240): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at alu_v32_5.v(254): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at alu_v32_5.v(268): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at alu_v32_5.v(335): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "control_unit_v" for hierarchy "cpu_v32_5:U1|control_unit_v:control_v_dut"
Info (10264): Verilog HDL Case Statement information at control_unit_v.v(60): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at control_unit_v.v(118): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_unit_v.v(132): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_unit_v.v(136): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_unit_v.v(149): truncated value with size 32 to match size of target (16)
Info (10264): Verilog HDL Case Statement information at control_unit_v.v(147): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at control_unit_v.v(160): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at control_unit_v.v(184): truncated value with size 32 to match size of target (16)
Info (10264): Verilog HDL Case Statement information at control_unit_v.v(174): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at control_unit_v.v(198): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_unit_v.v(199): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_unit_v.v(203): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_unit_v.v(206): truncated value with size 32 to match size of target (16)
Info (10264): Verilog HDL Case Statement information at control_unit_v.v(224): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at control_unit_v.v(243): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_unit_v.v(472): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:U2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:U2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM:U2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM:U2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "cpuram.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgr3.tdf
    Info (12023): Found entity 1: altsyncram_rgr3
Info (12128): Elaborating entity "altsyncram_rgr3" for hierarchy "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12128): Elaborating entity "decode_rsa" for hierarchy "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|decode_rsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a
Info (12128): Elaborating entity "decode_k8a" for hierarchy "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|decode_k8a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob
Info (12128): Elaborating entity "mux_qob" for hierarchy "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|mux_qob:mux2"
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "ps2_keyboard:U3"
Warning (12125): Using design file keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: keyboard-a
    Info (12023): Found entity 1: keyboard
Info (12128): Elaborating entity "keyboard" for hierarchy "ps2_keyboard:U3|keyboard:U1"
Warning (12125): Using design file dec_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: dec_keyboard-a
    Info (12023): Found entity 1: dec_keyboard
Info (12128): Elaborating entity "dec_keyboard" for hierarchy "ps2_keyboard:U3|dec_keyboard:U2"
Info (12128): Elaborating entity "vga" for hierarchy "vga:U4"
Info (12128): Elaborating entity "ASCII_CONV" for hierarchy "vga:U4|ASCII_CONV:U1"
Info (12128): Elaborating entity "POS_CONV" for hierarchy "vga:U4|POS_CONV:U2"
Info (12128): Elaborating entity "TEXT_DRAWER" for hierarchy "vga:U4|TEXT_DRAWER:U3"
Info (12128): Elaborating entity "VGA_MOD" for hierarchy "vga:U4|VGA_MOD:U4"
Warning (12125): Using design file video_filter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VIDEO_FILTER
Info (12128): Elaborating entity "VIDEO_FILTER" for hierarchy "vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8"
Warning (12125): Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_dff0-SYN
    Info (12023): Found entity 1: lpm_dff0
Info (12128): Elaborating entity "lpm_dff0" for hierarchy "vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component"
Info (12130): Elaborated megafunction instantiation "vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component"
Info (12133): Instantiated megafunction "vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component" with the following parameter:
    Info (12134): Parameter "lpm_fftype" = "DFF"
    Info (12134): Parameter "lpm_type" = "LPM_FF"
    Info (12134): Parameter "lpm_width" = "1"
Warning (12125): Using design file lpm_dff2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_dff2-SYN
    Info (12023): Found entity 1: lpm_dff2
Info (12128): Elaborating entity "lpm_dff2" for hierarchy "vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component"
Info (12130): Elaborated megafunction instantiation "vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component"
Info (12133): Instantiated megafunction "vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component" with the following parameter:
    Info (12134): Parameter "lpm_fftype" = "DFF"
    Info (12134): Parameter "lpm_type" = "LPM_FF"
    Info (12134): Parameter "lpm_width" = "21"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "vga:U4|VGA_MOD:U4|VGA_SYNC:inst"
Warning (10492): VHDL Process Statement warning at vga_sync.vhd(73): signal "Hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at vga_sync.vhd(73): signal "Vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file color_bridge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: COLOR_BRIDGE-main
    Info (12023): Found entity 1: COLOR_BRIDGE
Info (12128): Elaborating entity "COLOR_BRIDGE" for hierarchy "vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "vga:U4|VGA_MOD:U4|BUSMUX:inst13"
Info (12130): Elaborated megafunction instantiation "vga:U4|VGA_MOD:U4|BUSMUX:inst13"
Info (12133): Instantiated megafunction "vga:U4|VGA_MOD:U4|BUSMUX:inst13" with the following parameter:
    Info (12134): Parameter "WIDTH" = "4"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "vga:U4|VGA_MOD:U4|BUSMUX:inst13|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "vga:U4|VGA_MOD:U4|BUSMUX:inst13|lpm_mux:$00000", which is child of megafunction instantiation "vga:U4|VGA_MOD:U4|BUSMUX:inst13"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_arc.tdf
    Info (12023): Found entity 1: mux_arc
Info (12128): Elaborating entity "mux_arc" for hierarchy "vga:U4|VGA_MOD:U4|BUSMUX:inst13|lpm_mux:$00000|mux_arc:auto_generated"
Warning (12125): Using design file lpm_ram_dq0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_ram_dq0-SYN
    Info (12023): Found entity 1: lpm_ram_dq0
Info (12128): Elaborating entity "lpm_ram_dq0" for hierarchy "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "video_mem1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8rc1.tdf
    Info (12023): Found entity 1: altsyncram_8rc1
Info (12128): Elaborating entity "altsyncram_8rc1" for hierarchy "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf
    Info (12023): Found entity 1: mux_7nb
Info (12128): Elaborating entity "mux_7nb" for hierarchy "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|mux_7nb:mux2"
Warning (12125): Using design file demux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DEMUX
Info (12128): Elaborating entity "DEMUX" for hierarchy "vga:U4|VGA_MOD:U4|DEMUX:inst18"
Warning (12125): Using design file fifo0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: fifo0-SYN
    Info (12023): Found entity 1: fifo0
Info (12128): Elaborating entity "fifo0" for hierarchy "vga:U4|VGA_MOD:U4|fifo0:inst7"
Info (12128): Elaborating entity "scfifo" for hierarchy "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_it21.tdf
    Info (12023): Found entity 1: scfifo_it21
Info (12128): Elaborating entity "scfifo_it21" for hierarchy "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_p331.tdf
    Info (12023): Found entity 1: a_dpfifo_p331
Info (12128): Elaborating entity "a_dpfifo_p331" for hierarchy "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_58e1.tdf
    Info (12023): Found entity 1: altsyncram_58e1
Info (12128): Elaborating entity "altsyncram_58e1" for hierarchy "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0u8.tdf
    Info (12023): Found entity 1: cmpr_0u8
Info (12128): Elaborating entity "cmpr_0u8" for hierarchy "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cmpr_0u8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_0u8" for hierarchy "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cmpr_0u8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf
    Info (12023): Found entity 1: cntr_dpb
Info (12128): Elaborating entity "cntr_dpb" for hierarchy "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf
    Info (12023): Found entity 1: cntr_qp7
Info (12128): Elaborating entity "cntr_qp7" for hierarchy "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf
    Info (12023): Found entity 1: cntr_epb
Info (12128): Elaborating entity "cntr_epb" for hierarchy "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "vga:U4|VGA_MOD:U4|BUSMUX:inst15"
Info (12130): Elaborated megafunction instantiation "vga:U4|VGA_MOD:U4|BUSMUX:inst15"
Info (12133): Instantiated megafunction "vga:U4|VGA_MOD:U4|BUSMUX:inst15" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "vga:U4|VGA_MOD:U4|BUSMUX:inst15|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "vga:U4|VGA_MOD:U4|BUSMUX:inst15|lpm_mux:$00000", which is child of megafunction instantiation "vga:U4|VGA_MOD:U4|BUSMUX:inst15"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12128): Elaborating entity "mux_tsc" for hierarchy "vga:U4|VGA_MOD:U4|BUSMUX:inst15|lpm_mux:$00000|mux_tsc:auto_generated"
Warning (12125): Using design file lpm_ram_dq1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_ram_dq1-SYN
    Info (12023): Found entity 1: lpm_ram_dq1
Info (12128): Elaborating entity "lpm_ram_dq1" for hierarchy "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "video_mem2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4rc1.tdf
    Info (12023): Found entity 1: altsyncram_4rc1
Info (12128): Elaborating entity "altsyncram_4rc1" for hierarchy "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|decode_jsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a
Info (12128): Elaborating entity "decode_c8a" for hierarchy "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|decode_c8a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf
    Info (12023): Found entity 1: mux_vmb
Info (12128): Elaborating entity "mux_vmb" for hierarchy "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|mux_vmb:mux2"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "vga:U4|VGA_MOD:U4|BUSMUX:inst14"
Info (12130): Elaborated megafunction instantiation "vga:U4|VGA_MOD:U4|BUSMUX:inst14"
Info (12133): Instantiated megafunction "vga:U4|VGA_MOD:U4|BUSMUX:inst14" with the following parameter:
    Info (12134): Parameter "WIDTH" = "14"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "vga:U4|VGA_MOD:U4|BUSMUX:inst14|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "vga:U4|VGA_MOD:U4|BUSMUX:inst14|lpm_mux:$00000", which is child of megafunction instantiation "vga:U4|VGA_MOD:U4|BUSMUX:inst14"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12128): Elaborating entity "mux_rsc" for hierarchy "vga:U4|VGA_MOD:U4|BUSMUX:inst14|lpm_mux:$00000|mux_rsc:auto_generated"
Info (12128): Elaborating entity "lpm_rom0" for hierarchy "vga:U4|lpm_rom0:U5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "charmap.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nd71.tdf
    Info (12023): Found entity 1: altsyncram_nd71
Info (12128): Elaborating entity "altsyncram_nd71" for hierarchy "vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated"
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:U5"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cpu_v32_5:U1|alu_v32_5:alu_v_dut|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cpu_v32_5:U1|alu_v32_5:alu_v_dut|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu_v32_5:U1|alu_v32_5:alu_v_dut|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:U4|POS_CONV:U2|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:U4|POS_CONV:U2|Div0"
Info (12130): Elaborated megafunction instantiation "cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Div0"
Info (12133): Instantiated megafunction "cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm
Info (12130): Elaborated megafunction instantiation "cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "cpu_v32_5:U1|alu_v32_5:alu_v_dut|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Info (12130): Elaborated megafunction instantiation "vga:U4|POS_CONV:U2|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "vga:U4|POS_CONV:U2|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ecm.tdf
    Info (12023): Found entity 1: lpm_divide_ecm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf
    Info (12023): Found entity 1: alt_u_div_q9f
Info (12130): Elaborated megafunction instantiation "vga:U4|POS_CONV:U2|lpm_divide:Div0"
Info (12133): Instantiated megafunction "vga:U4|POS_CONV:U2|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC
Info (17049): 129 registers lost all their fanouts during netlist optimizations. The first 129 are displayed below.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[4][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[2][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[1][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cpu_v32_5:U1|control_unit_v:control_v_dut|flagToShifthAndRot[0]" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/diogo.trevisan/Documents/AP9/processor/AP9.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 5793 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 5537 logic cells
    Info (21064): Implemented 197 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 371 megabytes
    Info: Processing ended: Fri Mar 17 17:06:55 2017
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:01:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/diogo.trevisan/Documents/AP9/processor/AP9.map.smsg.


