****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-transition_time
	-capacitance
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Tue May 14 01:04:32 2019
****************************************

Warning: There are 2225 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                       Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                  0.10       0.00       0.00
  clock network delay (ideal)                                0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                  0.10       0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)
                                                  0.03       0.19       0.59 f
  fpu_mul/i_m4stg_frac/ffrs1/q[18] (net)
                                 2     0.94 
  fpu_mul/i_m4stg_frac/U75/A (IBUFFX2_RVT)        0.03       0.44       1.03 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)        0.05       0.09       1.12 r
  fpu_mul/i_m4stg_frac/n138 (net)
                                 9     8.72 
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U5/A2 (XOR2X1_RVT)
                                                  0.05      32.86      33.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U5/Y (XOR2X1_RVT)
                                                  0.04       0.14      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/n5 (net)
                                 1     0.68 
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U4/A1 (NAND2X0_RVT)
                                                  0.04       0.01      34.14 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U4/Y (NAND2X0_RVT)
                                                  0.05       0.06      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/p_l (net)
                                 2     1.06 
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U1/A4 (OAI22X1_RVT)
                                                  0.05       0.06      34.25 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U1/Y (OAI22X1_RVT)
                                                  0.03       0.09      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/z (net)
                                 2     1.92 
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1/U2/A2 (XOR2X1_RVT)
                                                  0.03       0.08      34.43 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1/U2/Y (XOR2X1_RVT)
                                                  0.05       0.12      34.55 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1/n2 (net)
                                 2     1.97 
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1/U3/A2 (XOR2X1_RVT)
                                                  0.05       0.08      34.63 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1/U3/Y (XOR2X1_RVT)
                                                  0.04       0.14      34.77 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1/sum (net)
                                 2     1.33 
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_/U3/A1 (XOR2X1_RVT)
                                                  0.04       0.07      34.83 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_/U3/Y (XOR2X1_RVT)
                                                  0.05       0.14      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_/n2 (net)
                                 2     1.97 
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_/U2/A2 (XOR2X1_RVT)
                                                  0.05       0.08      35.05 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_/U2/Y (XOR2X1_RVT)
                                                  0.04       0.14      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_/sum (net)
                                 2     1.41 
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U3/A1 (XOR2X1_RVT)
                                                  0.04       0.07      35.26 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U3/Y (XOR2X1_RVT)
                                                  0.05       0.13      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/n6 (net)
                                 2     1.50 
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U2/A (INVX0_RVT)
                                                  0.05       0.06      35.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U2/Y (INVX0_RVT)
                                                  0.05       0.05      35.51 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/n2 (net)
                                 2     2.25 
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U1/A3 (XNOR3X2_RVT)
                                                  0.05       0.09      35.60 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U1/Y (XNOR3X2_RVT)
                                                  0.07       0.09      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/n5 (net)
                                 2     1.67 
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U7/A (INVX1_RVT)
                                                  0.07       0.07      35.76 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U7/Y (INVX1_RVT)
                                                  0.05       0.05      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/n1 (net)
                                 2     1.95 
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U4/A2 (XNOR2X1_RVT)
                                                  0.05       0.08      35.90 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U4/Y (XNOR2X1_RVT)
                                                  0.03       0.13      36.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/sum (net)
                                 1     0.44 
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]/D (SDFFX1_RVT)
                                                  0.03       0.09      36.11 r
  data arrival time                                                    36.11

  clock ideal_clock1 (rise edge)                  0.10      15.00      15.00
  clock network delay (ideal)                                0.40      15.40
  clock reconvergence pessimism                              0.00      15.40
  clock uncertainty                                         -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]/CLK (SDFFX1_RVT)            15.35 r
  library setup time                                        -0.12      15.23
  data required time                                                   15.23
  -----------------------------------------------------------------------------
  data required time                                                   15.23
  data arrival time                                                   -36.11
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                    -20.88


1
