(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : template_carte_2_3_V2.brd                     )
(    Software Version : 16.5P002                                      )
(    Date/Time        : Mon Sep 24 11:08:34 2012                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_DELETE_FIRST_SEGMENT FALSE;
RIPUP_RETAIN_BONDWIRE FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'C:/junk/allegro';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'I:/ORCAD 16_5/SPB_Data_TGE/template_carte_2_3_V2.brd';
NEW_BOARD_NAME 'I:/ORCAD 16_5/SPB_Data_TGE/template_carte_2_3_V2.brd';

CmdLine: netrev -$ -i C:/junk/allegro -y 1 I:/ORCAD 16_5/SPB_Data_TGE/#Taaaaaa03676.tmp

------ Preparing to read pst files ------

Starting to read C:/junk/allegro/pstchip.dat 
   Finished reading C:/junk/allegro/pstchip.dat (00:00:00.07)
Starting to read C:/junk/allegro/pstxprt.dat 
   Finished reading C:/junk/allegro/pstxprt.dat (00:00:00.00)
Starting to read C:/junk/allegro/pstxnet.dat 
   Finished reading C:/junk/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_16.5/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.5/share/local/pcb/symbols 
           C:/Cadence/SPB_16.5/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.5/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.5/share/local/pcb/padstacks 
           C:/Cadence/SPB_16.5/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.5/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Sep 24 11:08:34 2012
   DESIGN NAME : 'BENFORMORCAD'
   PACKAGING ON Apr 21 2011 10:02:30

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:57
elapsed time  0:00:00

