Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May 31 00:41:40 2025
| Host         : fpgalab214 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.280        0.000                      0                   66        0.266        0.000                      0                   66        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.280        0.000                      0                   66        0.266        0.000                      0                   66        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.120ns (27.067%)  route 3.018ns (72.933%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.697     6.524    module2/clk_freq_div_cnt[17]
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124     6.648 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.815     7.463    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.152     7.615 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.455     8.070    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.396 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.051     9.447    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    module2/clk_i_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_R)       -0.524    14.727    module2/clk_freq_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.120ns (27.067%)  route 3.018ns (72.933%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.697     6.524    module2/clk_freq_div_cnt[17]
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124     6.648 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.815     7.463    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.152     7.615 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.455     8.070    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.396 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.051     9.447    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    module2/clk_i_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_R)       -0.524    14.727    module2/clk_freq_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.120ns (27.067%)  route 3.018ns (72.933%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.697     6.524    module2/clk_freq_div_cnt[17]
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124     6.648 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.815     7.463    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.152     7.615 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.455     8.070    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.396 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.051     9.447    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    module2/clk_i_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_R)       -0.524    14.727    module2/clk_freq_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.120ns (27.067%)  route 3.018ns (72.933%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.697     6.524    module2/clk_freq_div_cnt[17]
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124     6.648 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.815     7.463    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.152     7.615 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.455     8.070    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.396 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.051     9.447    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    module2/clk_i_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[4]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_R)       -0.524    14.727    module2/clk_freq_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.120ns (27.682%)  route 2.926ns (72.318%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.697     6.524    module2/clk_freq_div_cnt[17]
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124     6.648 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.815     7.463    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.152     7.615 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.455     8.070    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.396 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959     9.355    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[5]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDRE (Setup_fdre_C_R)       -0.524    14.726    module2/clk_freq_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.120ns (27.682%)  route 2.926ns (72.318%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.697     6.524    module2/clk_freq_div_cnt[17]
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124     6.648 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.815     7.463    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.152     7.615 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.455     8.070    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.396 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959     9.355    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[6]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDRE (Setup_fdre_C_R)       -0.524    14.726    module2/clk_freq_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.120ns (27.682%)  route 2.926ns (72.318%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.697     6.524    module2/clk_freq_div_cnt[17]
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124     6.648 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.815     7.463    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.152     7.615 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.455     8.070    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.396 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959     9.355    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[7]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDRE (Setup_fdre_C_R)       -0.524    14.726    module2/clk_freq_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.120ns (27.682%)  route 2.926ns (72.318%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.697     6.524    module2/clk_freq_div_cnt[17]
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124     6.648 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.815     7.463    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.152     7.615 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.455     8.070    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.396 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959     9.355    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[8]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDRE (Setup_fdre_C_R)       -0.524    14.726    module2/clk_freq_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.120ns (28.022%)  route 2.877ns (71.978%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.697     6.524    module2/clk_freq_div_cnt[17]
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124     6.648 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.815     7.463    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.152     7.615 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.455     8.070    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.396 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.910     9.306    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  module2/clk_freq_div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    module2/clk_i_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  module2/clk_freq_div_cnt_reg[10]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y108         FDRE (Setup_fdre_C_R)       -0.524    14.726    module2/clk_freq_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.120ns (28.022%)  route 2.877ns (71.978%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.697     6.524    module2/clk_freq_div_cnt[17]
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124     6.648 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.815     7.463    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.152     7.615 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.455     8.070    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.396 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.910     9.306    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  module2/clk_freq_div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    module2/clk_i_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  module2/clk_freq_div_cnt_reg[11]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y108         FDRE (Setup_fdre_C_R)       -0.524    14.726    module2/clk_freq_div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  module2/clk_freq_div_cnt_reg[7]/Q
                         net (fo=2, routed)           0.126     1.806    module2/clk_freq_div_cnt[7]
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  module2/clk_freq_div_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.916    module2/data0[7]
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[7]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.134     1.650    module2/clk_freq_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.514    module2/clk_i_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  module2/clk_freq_div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  module2/clk_freq_div_cnt_reg[27]/Q
                         net (fo=2, routed)           0.126     1.804    module2/clk_freq_div_cnt[27]
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  module2/clk_freq_div_cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.914    module2/data0[27]
    SLICE_X2Y112         FDRE                                         r  module2/clk_freq_div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.867     2.032    module2/clk_i_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  module2/clk_freq_div_cnt_reg[27]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.134     1.648    module2/clk_freq_div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.515    module2/clk_i_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  module2/clk_freq_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  module2/clk_freq_div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.126     1.805    module2/clk_freq_div_cnt[23]
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  module2/clk_freq_div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.915    module2/data0[23]
    SLICE_X2Y111         FDRE                                         r  module2/clk_freq_div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    module2/clk_i_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  module2/clk_freq_div_cnt_reg[23]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.134     1.649    module2/clk_freq_div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    module2/clk_i_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  module2/clk_freq_div_cnt_reg[3]/Q
                         net (fo=3, routed)           0.127     1.808    module2/clk_freq_div_cnt[3]
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  module2/clk_freq_div_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.918    module2/data0[3]
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    module2/clk_i_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.134     1.651    module2/clk_freq_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.515    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  module2/clk_freq_div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.806    module2/clk_freq_div_cnt[19]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  module2/clk_freq_div_cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.916    module2/data0[19]
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[19]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.134     1.649    module2/clk_freq_div_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    module2/clk_i_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  module2/clk_freq_div_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  module2/clk_freq_div_cnt_reg[31]/Q
                         net (fo=2, routed)           0.127     1.804    module2/clk_freq_div_cnt[31]
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  module2/clk_freq_div_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.914    module2/data0[31]
    SLICE_X2Y113         FDRE                                         r  module2/clk_freq_div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     2.031    module2/clk_i_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  module2/clk_freq_div_cnt_reg[31]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.134     1.647    module2/clk_freq_div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 module2/active_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/active_digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.515    module2/clk_i_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  module2/active_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  module2/active_digit_reg[0]/Q
                         net (fo=16, routed)          0.204     1.860    module2/active_digit_reg[0]_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.045     1.905 r  module2/active_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.905    module2/active_digit[0]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  module2/active_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    module2/clk_i_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  module2/active_digit_reg[0]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.091     1.606    module2/active_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 module2/active_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/active_digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.488%)  route 0.206ns (52.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.515    module2/clk_i_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  module2/active_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  module2/active_digit_reg[0]/Q
                         net (fo=16, routed)          0.206     1.862    module2/active_digit_reg[0]_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.045     1.907 r  module2/active_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    module2/active_digit[1]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  module2/active_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    module2/clk_i_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  module2/active_digit_reg[1]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092     1.607    module2/active_digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  module2/clk_freq_div_cnt_reg[7]/Q
                         net (fo=2, routed)           0.126     1.806    module2/clk_freq_div_cnt[7]
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.952 r  module2/clk_freq_div_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.952    module2/data0[8]
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[8]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.134     1.650    module2/clk_freq_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.515    module2/clk_i_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  module2/clk_freq_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  module2/clk_freq_div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.126     1.805    module2/clk_freq_div_cnt[23]
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.951 r  module2/clk_freq_div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.951    module2/data0[24]
    SLICE_X2Y111         FDRE                                         r  module2/clk_freq_div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    module2/clk_i_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  module2/clk_freq_div_cnt_reg[24]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.134     1.649    module2/clk_freq_div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y108    module1/digit_o_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y108    module1/digit_o_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y108    module1/digit_o_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y108    module1/digit_o_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y108    module1/digit_o_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    module1/digit_o_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y109    module1/digit_o_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y109    module1/digit_o_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y109    module1/digit_o_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    module2/clk_freq_div_cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    module2/clk_freq_div_cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    module2/clk_freq_div_cnt_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    module1/digit_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    module1/digit_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y108    module1/digit_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y108    module1/digit_o_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y108    module1/digit_o_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y108    module1/digit_o_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    module2/clk_freq_div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    module2/clk_freq_div_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    module2/clk_freq_div_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    module2/clk_freq_div_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    module2/clk_freq_div_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    module1/digit_o_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    module1/digit_o_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    module1/digit_o_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    module1/digit_o_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y108    module1/digit_o_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y108    module1/digit_o_reg[13]/C



