#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul  6 14:56:01 2020
# Process ID: 9524
# Current directory: C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12760 C:\Users\ressw\Documents\School\ESE498\RSA\repo\AXI4RSA\Axi4RSA.xpr
# Log file: C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/vivado.log
# Journal file: C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ressw/Documents/School/ESE498/RSA/Axi4RSA' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4Lite_SPI_tb_behav.wcfg', nor could it be found using path 'C:/Users/ressw/Documents/School/ESE498/RSA/Axi4RSA/Axi4Lite_SPI_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 932.137 ; gain = 279.398
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Axi4RSA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj Axi4RSA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/new/Axi4RSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4RSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/imports/ESE498/RSA/pwm_info_leak-master/rsa_modular_exponentiation/src/adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sim_1/imports/axi4lite/axi4litemanager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4LiteManager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/imports/ESE498/retest/ESE498/tdc.srcs/sources_1/imports/axi4lite/axi4litesupporter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4LiteSupporter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/imports/src/blockmem1r1w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmem1r1w
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/imports/ESE498/RSA/pwm_info_leak-master/rsa_modular_exponentiation/src/blockmem2r1w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmem2r1w
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/imports/ESE498/RSA/pwm_info_leak-master/rsa_modular_exponentiation/src/blockmem2r1wptr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmem2r1wptr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/imports/ESE498/RSA/pwm_info_leak-master/rsa_modular_exponentiation/src/blockmem2rptr1w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmem2rptr1w
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/imports/ESE498/RSA/pwm_info_leak-master/rsa_modular_exponentiation/src/modexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modexp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/imports/ESE498/RSA/pwm_info_leak-master/rsa_modular_exponentiation/src/modexp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modexp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/imports/ESE498/RSA/pwm_info_leak-master/rsa_modular_exponentiation/src/montprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/imports/ESE498/RSA/pwm_info_leak-master/rsa_modular_exponentiation/src/residue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module residue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/imports/ESE498/RSA/pwm_info_leak-master/rsa_modular_exponentiation/src/shl32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shl32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sources_1/imports/ESE498/RSA/pwm_info_leak-master/rsa_modular_exponentiation/src/shr32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shr32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.srcs/sim_1/new/Axi4RSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4RSA_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.sim/sim_1/behav/xsim'
"xelab -wto f97b1c5accf945cfb2a709b3bf3b5838 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Axi4RSA_tb_behav xil_defaultlib.Axi4RSA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f97b1c5accf945cfb2a709b3bf3b5838 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Axi4RSA_tb_behav xil_defaultlib.Axi4RSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Axi4LiteManager(C_M_AXI_ADDR_WID...
Compiling module xil_defaultlib.Axi4LiteSupporter(C_S_AXI_ADDR_W...
Compiling module xil_defaultlib.blockmem1r1w
Compiling module xil_defaultlib.adder32
Compiling module xil_defaultlib.shr32
Compiling module xil_defaultlib.montprod
Compiling module xil_defaultlib.shl32
Compiling module xil_defaultlib.residue
Compiling module xil_defaultlib.blockmem2r1w
Compiling module xil_defaultlib.blockmem2r1wptr
Compiling module xil_defaultlib.blockmem2rptr1w
Compiling module xil_defaultlib.modexp_core
Compiling module xil_defaultlib.modexp
Compiling module xil_defaultlib.Axi4RSA
Compiling module xil_defaultlib.Axi4RSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Axi4RSA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4Lite_SPI_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4Lite_SPI_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Axi4RSA_tb_behav -key {Behavioral:sim_1:Functional:Axi4RSA_tb} -tclbatch {Axi4RSA_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4RSA_tb_behav.wcfg
source Axi4RSA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Axi4RSA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1445.605 ; gain = 223.145
export_ip_user_files -of_objects  [get_files C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4Lite_SPI_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ressw/Documents/School/ESE498/RSA/repo/AXI4RSA/Axi4Lite_SPI_tb_behav.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  6 14:58:34 2020...
