<!doctype html><html><head><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><title>Automating Optimized Table-with-Polynomial Function Evaluation for FPGAs</title><link rel=stylesheet href=https://davepearce.github.io/Homepage/css/page.css><link rel=stylesheet href=https://davepearce.github.io/Homepage/css/menu.css><link rel=stylesheet href=https://davepearce.github.io/Homepage/css/style.css></head><body><script>function toggleMenu(){if(window.innerWidth<=768){var content=document.getElementById("menu-content");var menu=document.getElementById("menu");if(content.style.display==='block'){content.style.display='none';menu.style.filter='';}else{content.style.display='block';menu.style.filter="brightness(0.8)";}}}
function clearMenu(){if(window.innerWidth<=768){document.getElementById("menu-content").style.display='none';document.getElementById("menu").style.filter='';}}</script><header class=topbar onclick=toggleMenu()><div class=topbar-title>Dr. David J. Pearce</div><div class=topbar-subtitle>Associate Professor of Computer Science</div><div class=topbar-menu><div id=menu><div id=menu-icon></div><div id=menu-content><a href=https://davepearce.github.io/Homepage/>Home</a>
<a href=https://davepearce.github.io/Homepage/projects/>Projects</a>
<a href=https://davepearce.github.io/Homepage/publications/>Publications</a></div></div></div></header><div class=container><div class=content><h1>Automating Optimized Table-with-Polynomial Function Evaluation for FPGAs</h1><p><strong>Abstract:</strong> Function evaluation is at the core of many compute-intensive applications which perform well on reconfigurable platforms. Yet, in order to implement function evaluation efficiently, the FPGA programmer has to choose between a multitude of function evaluation methods such as table lookup, polynomial approximation, or table lookup combined with polynomial approximation. In this paper, we present a methodology and a partially automated implementation to select the best function evaluation hardware for a given function, accuracy requirement, technology mapping and optimization metrics, such as area, throughput and latency. The automation of function evaluation unit design is combined with ASC, A Stream Compiler, for FPGAs. On the algorithmic side, MATLAB designs approximation algorithms with polynomial coefficients and minimizes bitwidths. On the hardware implementation side, ASC provides partially automated design space exploration. We illustrate our approach for sin(x), log(1 + x) and 2x with a selection of graphs that characterize the design space with various dimensions, including accuracy, precision and function evaluation method. We also demonstrate design space exploration by implementing more than 400 distinct designs.</p></div></div><script></script></body></html>