{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700723271013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700723271014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 14:07:50 2023 " "Processing started: Thu Nov 23 14:07:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700723271014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700723271014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700723271014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700723271671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700723271671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryBlock-behavioral " "Found design unit 1: MemoryBlock-behavioral" {  } { { "MemoryBlock.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700723285752 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryBlock " "Found entity 1: MemoryBlock" {  } { { "MemoryBlock.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700723285752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700723285752 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX.vhd " "Can't analyze file -- file MUX.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700723285758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-behavioral " "Found design unit 1: SRAM-behavioral" {  } { { "SRAM.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SRAM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700723285761 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700723285761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700723285761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dummytoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dummytoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DummyTopLevel-behavioral " "Found design unit 1: DummyTopLevel-behavioral" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700723285764 ""} { "Info" "ISGN_ENTITY_NAME" "1 DummyTopLevel " "Found entity 1: DummyTopLevel" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700723285764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700723285764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DummyTopLevel " "Elaborating entity \"DummyTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700723285825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_read DummyTopLevel.vhd(40) " "Verilog HDL or VHDL warning at DummyTopLevel.vhd(40): object \"memory_read\" assigned a value but never read" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700723285827 "|DummyTopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryBlock MemoryBlock:memoryblock_inst " "Elaborating entity \"MemoryBlock\" for hierarchy \"MemoryBlock:memoryblock_inst\"" {  } { { "DummyTopLevel.vhd" "memoryblock_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700723285828 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4data.vhd 2 1 " "Using design file mux4data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4Data-behavioral " "Found design unit 1: MUX4Data-behavioral" {  } { { "mux4data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux4data.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700723285889 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4Data " "Found entity 1: MUX4Data" {  } { { "mux4data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux4data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700723285889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700723285889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4Data MemoryBlock:memoryblock_inst\|MUX4Data:row_enable_mux " "Elaborating entity \"MUX4Data\" for hierarchy \"MemoryBlock:memoryblock_inst\|MUX4Data:row_enable_mux\"" {  } { { "MemoryBlock.vhd" "row_enable_mux" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700723285890 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in1 mux4data.vhd(25) " "VHDL Process Statement warning at mux4data.vhd(25): signal \"data_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux4data.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700723285891 "|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:row_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in2 mux4data.vhd(26) " "VHDL Process Statement warning at mux4data.vhd(26): signal \"data_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux4data.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700723285891 "|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:row_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in3 mux4data.vhd(27) " "VHDL Process Statement warning at mux4data.vhd(27): signal \"data_in3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux4data.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700723285891 "|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:row_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in4 mux4data.vhd(28) " "VHDL Process Statement warning at mux4data.vhd(28): signal \"data_in4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux4data.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700723285891 "|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:row_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4Data MemoryBlock:memoryblock_inst\|MUX4Data:lmemory_read_mux " "Elaborating entity \"MUX4Data\" for hierarchy \"MemoryBlock:memoryblock_inst\|MUX4Data:lmemory_read_mux\"" {  } { { "MemoryBlock.vhd" "lmemory_read_mux" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700723285892 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in1 mux4data.vhd(25) " "VHDL Process Statement warning at mux4data.vhd(25): signal \"data_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux4data.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700723285893 "|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in2 mux4data.vhd(26) " "VHDL Process Statement warning at mux4data.vhd(26): signal \"data_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux4data.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700723285894 "|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in3 mux4data.vhd(27) " "VHDL Process Statement warning at mux4data.vhd(27): signal \"data_in3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux4data.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700723285894 "|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in4 mux4data.vhd(28) " "VHDL Process Statement warning at mux4data.vhd(28): signal \"data_in4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux4data.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700723285894 "|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM MemoryBlock:memoryblock_inst\|SRAM:sram00_inst " "Elaborating entity \"SRAM\" for hierarchy \"MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\"" {  } { { "MemoryBlock.vhd" "sram00_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700723285912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2data.vhd 2 1 " "Using design file mux2data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2Data-behavioral " "Found design unit 1: MUX2Data-behavioral" {  } { { "mux2data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux2data.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700723285964 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2Data " "Found entity 1: MUX2Data" {  } { { "mux2data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux2data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700723285964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700723285964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2Data MUX2Data:mux_inst1 " "Elaborating entity \"MUX2Data\" for hierarchy \"MUX2Data:mux_inst1\"" {  } { { "DummyTopLevel.vhd" "mux_inst1" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700723285964 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in1 mux2data.vhd(23) " "VHDL Process Statement warning at mux2data.vhd(23): signal \"data_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux2data.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700723285966 "|DummyTopLevel|MUX2Data:mux_inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in2 mux2data.vhd(24) " "VHDL Process Statement warning at mux2data.vhd(24): signal \"data_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/mux2data.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700723285966 "|DummyTopLevel|MUX2Data:mux_inst1"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700723286797 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700723286797 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700723286848 "|DummyTopLevel|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nreset " "No output dependent on input pin \"nreset\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700723286848 "|DummyTopLevel|nreset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_select " "No output dependent on input pin \"data_select\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700723286848 "|DummyTopLevel|data_select"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700723286848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700723286848 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700723286848 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700723286848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700723286890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 14:08:06 2023 " "Processing ended: Thu Nov 23 14:08:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700723286890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700723286890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700723286890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700723286890 ""}
