<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4928" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4928{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4928{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4928{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4928{left:69px;bottom:315px;letter-spacing:0.17px;}
#t5_4928{left:150px;bottom:315px;letter-spacing:0.21px;word-spacing:-0.04px;}
#t6_4928{left:69px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_4928{left:69px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t8_4928{left:69px;bottom:257px;letter-spacing:-0.33px;word-spacing:-0.22px;}
#t9_4928{left:81px;bottom:998px;letter-spacing:-0.17px;}
#ta_4928{left:138px;bottom:998px;letter-spacing:-0.16px;}
#tb_4928{left:189px;bottom:998px;letter-spacing:-0.14px;}
#tc_4928{left:395px;bottom:998px;letter-spacing:-0.14px;}
#td_4928{left:482px;bottom:998px;letter-spacing:-0.11px;}
#te_4928{left:482px;bottom:976px;letter-spacing:-0.12px;}
#tf_4928{left:482px;bottom:955px;letter-spacing:-0.11px;}
#tg_4928{left:81px;bottom:930px;letter-spacing:-0.17px;}
#th_4928{left:138px;bottom:930px;letter-spacing:-0.16px;}
#ti_4928{left:189px;bottom:930px;letter-spacing:-0.14px;}
#tj_4928{left:395px;bottom:930px;letter-spacing:-0.14px;}
#tk_4928{left:482px;bottom:930px;letter-spacing:-0.11px;}
#tl_4928{left:482px;bottom:909px;letter-spacing:-0.12px;}
#tm_4928{left:482px;bottom:888px;letter-spacing:-0.11px;}
#tn_4928{left:81px;bottom:863px;letter-spacing:-0.17px;}
#to_4928{left:138px;bottom:863px;letter-spacing:-0.16px;}
#tp_4928{left:189px;bottom:863px;letter-spacing:-0.14px;}
#tq_4928{left:395px;bottom:863px;letter-spacing:-0.14px;}
#tr_4928{left:482px;bottom:863px;letter-spacing:-0.11px;}
#ts_4928{left:482px;bottom:842px;letter-spacing:-0.12px;}
#tt_4928{left:482px;bottom:820px;letter-spacing:-0.11px;}
#tu_4928{left:81px;bottom:796px;letter-spacing:-0.15px;}
#tv_4928{left:138px;bottom:796px;letter-spacing:-0.17px;}
#tw_4928{left:189px;bottom:796px;letter-spacing:-0.16px;}
#tx_4928{left:395px;bottom:796px;letter-spacing:-0.13px;}
#ty_4928{left:482px;bottom:796px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#tz_4928{left:482px;bottom:774px;letter-spacing:-0.12px;}
#t10_4928{left:482px;bottom:753px;letter-spacing:-0.11px;}
#t11_4928{left:81px;bottom:729px;letter-spacing:-0.15px;}
#t12_4928{left:138px;bottom:729px;letter-spacing:-0.15px;}
#t13_4928{left:189px;bottom:729px;letter-spacing:-0.15px;}
#t14_4928{left:395px;bottom:729px;letter-spacing:-0.12px;}
#t15_4928{left:482px;bottom:729px;letter-spacing:-0.12px;}
#t16_4928{left:482px;bottom:712px;letter-spacing:-0.12px;}
#t17_4928{left:482px;bottom:690px;letter-spacing:-0.12px;}
#t18_4928{left:482px;bottom:669px;letter-spacing:-0.11px;}
#t19_4928{left:482px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1a_4928{left:81px;bottom:628px;letter-spacing:-0.17px;}
#t1b_4928{left:138px;bottom:628px;letter-spacing:-0.16px;}
#t1c_4928{left:188px;bottom:628px;letter-spacing:-0.14px;}
#t1d_4928{left:395px;bottom:628px;letter-spacing:-0.13px;}
#t1e_4928{left:482px;bottom:628px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_4928{left:482px;bottom:606px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1g_4928{left:482px;bottom:585px;letter-spacing:-0.12px;}
#t1h_4928{left:189px;bottom:561px;letter-spacing:-0.15px;}
#t1i_4928{left:482px;bottom:561px;letter-spacing:-0.13px;}
#t1j_4928{left:482px;bottom:539px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t1k_4928{left:482px;bottom:522px;letter-spacing:-0.11px;}
#t1l_4928{left:189px;bottom:498px;letter-spacing:-0.12px;}
#t1m_4928{left:482px;bottom:498px;letter-spacing:-0.14px;}
#t1n_4928{left:75px;bottom:474px;letter-spacing:-0.16px;}
#t1o_4928{left:75px;bottom:457px;letter-spacing:-0.17px;}
#t1p_4928{left:189px;bottom:474px;letter-spacing:-0.14px;}
#t1q_4928{left:395px;bottom:474px;letter-spacing:-0.12px;}
#t1r_4928{left:482px;bottom:474px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1s_4928{left:189px;bottom:432px;letter-spacing:-0.14px;}
#t1t_4928{left:482px;bottom:432px;letter-spacing:-0.14px;}
#t1u_4928{left:189px;bottom:408px;letter-spacing:-0.13px;}
#t1v_4928{left:482px;bottom:408px;letter-spacing:-0.12px;}
#t1w_4928{left:189px;bottom:383px;letter-spacing:-0.12px;}
#t1x_4928{left:482px;bottom:383px;letter-spacing:-0.14px;}
#t1y_4928{left:310px;bottom:223px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1z_4928{left:395px;bottom:223px;letter-spacing:0.13px;word-spacing:0.02px;}
#t20_4928{left:100px;bottom:200px;letter-spacing:-0.12px;}
#t21_4928{left:101px;bottom:183px;letter-spacing:-0.13px;}
#t22_4928{left:219px;bottom:183px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t23_4928{left:588px;bottom:200px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t24_4928{left:87px;bottom:159px;letter-spacing:-0.18px;}
#t25_4928{left:143px;bottom:159px;letter-spacing:-0.14px;}
#t26_4928{left:89px;bottom:134px;letter-spacing:-0.13px;}
#t27_4928{left:150px;bottom:134px;}
#t28_4928{left:189px;bottom:134px;letter-spacing:-0.15px;}
#t29_4928{left:424px;bottom:134px;letter-spacing:-0.12px;}
#t2a_4928{left:91px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2b_4928{left:177px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2c_4928{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2d_4928{left:101px;bottom:1046px;letter-spacing:-0.12px;}
#t2e_4928{left:240px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2f_4928{left:408px;bottom:1063px;letter-spacing:-0.13px;}
#t2g_4928{left:410px;bottom:1046px;letter-spacing:-0.13px;}
#t2h_4928{left:617px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2i_4928{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2j_4928{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4928{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4928{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4928{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4928{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4928{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4928{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4928{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4928" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4928Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4928" style="-webkit-user-select: none;"><object width="935" height="1210" data="4928/4928.svg" type="image/svg+xml" id="pdf4928" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4928" class="t s1_4928">2-406 </span><span id="t2_4928" class="t s1_4928">Vol. 4 </span>
<span id="t3_4928" class="t s2_4928">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4928" class="t s3_4928">2.21 </span><span id="t5_4928" class="t s3_4928">MSRS IN THE PENTIUM M PROCESSOR </span>
<span id="t6_4928" class="t s4_4928">Model-specific registers (MSRs) for the Pentium M processor are similar to those described in Section 2.22 for P6 </span>
<span id="t7_4928" class="t s4_4928">family processors. The following table describes new MSRs and MSRs whose behavior has changed on the Pentium </span>
<span id="t8_4928" class="t s4_4928">M processor. </span>
<span id="t9_4928" class="t s5_4928">487H </span><span id="ta_4928" class="t s5_4928">1159 </span><span id="tb_4928" class="t s5_4928">IA32_VMX_CR0_FIXED1 </span><span id="tc_4928" class="t s5_4928">Unique </span><span id="td_4928" class="t s5_4928">Capability Reporting Register of CR0 Bits Fixed to 1 (R/O) </span>
<span id="te_4928" class="t s5_4928">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="tf_4928" class="t s5_4928">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="tg_4928" class="t s5_4928">488H </span><span id="th_4928" class="t s5_4928">1160 </span><span id="ti_4928" class="t s5_4928">IA32_VMX_CR4_FIXED0 </span><span id="tj_4928" class="t s5_4928">Unique </span><span id="tk_4928" class="t s5_4928">Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) </span>
<span id="tl_4928" class="t s5_4928">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="tm_4928" class="t s5_4928">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="tn_4928" class="t s5_4928">489H </span><span id="to_4928" class="t s5_4928">1161 </span><span id="tp_4928" class="t s5_4928">IA32_VMX_CR4_FIXED1 </span><span id="tq_4928" class="t s5_4928">Unique </span><span id="tr_4928" class="t s5_4928">Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) </span>
<span id="ts_4928" class="t s5_4928">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="tt_4928" class="t s5_4928">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="tu_4928" class="t s5_4928">48AH </span><span id="tv_4928" class="t s5_4928">1162 </span><span id="tw_4928" class="t s5_4928">IA32_VMX_VMCS_ENUM </span><span id="tx_4928" class="t s5_4928">Unique </span><span id="ty_4928" class="t s5_4928">Capability Reporting Register of VMCS Field Enumeration (R/O) </span>
<span id="tz_4928" class="t s5_4928">See Appendix A.9, “VMCS Enumeration.” </span>
<span id="t10_4928" class="t s5_4928">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="t11_4928" class="t s5_4928">48BH </span><span id="t12_4928" class="t s5_4928">1163 </span><span id="t13_4928" class="t s5_4928">IA32_VMX_PROCBASED_CTLS2 </span><span id="t14_4928" class="t s5_4928">Unique </span><span id="t15_4928" class="t s5_4928">Capability Reporting Register of Secondary Processor-Based </span>
<span id="t16_4928" class="t s5_4928">VM-Execution Controls (R/O) </span>
<span id="t17_4928" class="t s5_4928">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t18_4928" class="t s5_4928">(If CPUID.01H:ECX.[bit 5] and </span>
<span id="t19_4928" class="t s5_4928">IA32_VMX_PROCBASED_CTLS[bit 63]) </span>
<span id="t1a_4928" class="t s5_4928">600H </span><span id="t1b_4928" class="t s5_4928">1536 </span><span id="t1c_4928" class="t s5_4928">IA32_DS_AREA </span><span id="t1d_4928" class="t s5_4928">Unique </span><span id="t1e_4928" class="t s5_4928">DS Save Area (R/W) </span>
<span id="t1f_4928" class="t s5_4928">See Table 2-2. </span>
<span id="t1g_4928" class="t s5_4928">See Section 20.6.3.4, “Debug Store (DS) Mechanism.” </span>
<span id="t1h_4928" class="t s5_4928">31:0 </span><span id="t1i_4928" class="t s5_4928">DS Buffer Management Area </span>
<span id="t1j_4928" class="t s5_4928">Linear address of the first byte of the DS buffer management </span>
<span id="t1k_4928" class="t s5_4928">area. </span>
<span id="t1l_4928" class="t s5_4928">63:32 </span><span id="t1m_4928" class="t s5_4928">Reserved </span>
<span id="t1n_4928" class="t s5_4928">C000_ </span>
<span id="t1o_4928" class="t s5_4928">0080H </span>
<span id="t1p_4928" class="t s5_4928">IA32_EFER </span><span id="t1q_4928" class="t s5_4928">Unique </span><span id="t1r_4928" class="t s5_4928">See Table 2-2. </span>
<span id="t1s_4928" class="t s5_4928">10:0 </span><span id="t1t_4928" class="t s5_4928">Reserved </span>
<span id="t1u_4928" class="t s5_4928">11 </span><span id="t1v_4928" class="t s5_4928">Execute Disable Bit Enable </span>
<span id="t1w_4928" class="t s5_4928">63:12 </span><span id="t1x_4928" class="t s5_4928">Reserved </span>
<span id="t1y_4928" class="t s6_4928">Table 2-59. </span><span id="t1z_4928" class="t s6_4928">MSRs in Pentium M Processors </span>
<span id="t20_4928" class="t s7_4928">Register </span>
<span id="t21_4928" class="t s7_4928">Address </span><span id="t22_4928" class="t s7_4928">Register Name / Bit Fields </span>
<span id="t23_4928" class="t s7_4928">Bit Description </span>
<span id="t24_4928" class="t s7_4928">Hex </span><span id="t25_4928" class="t s7_4928">Dec </span>
<span id="t26_4928" class="t s5_4928">0H </span><span id="t27_4928" class="t s5_4928">0 </span><span id="t28_4928" class="t s5_4928">P5_MC_ADDR </span><span id="t29_4928" class="t s5_4928">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="t2a_4928" class="t s6_4928">Table 2-58. </span><span id="t2b_4928" class="t s6_4928">MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV </span>
<span id="t2c_4928" class="t s7_4928">Register </span>
<span id="t2d_4928" class="t s7_4928">Address </span><span id="t2e_4928" class="t s7_4928">Register Name </span>
<span id="t2f_4928" class="t s7_4928">Shared/ </span>
<span id="t2g_4928" class="t s7_4928">Unique </span><span id="t2h_4928" class="t s7_4928">Bit Description </span>
<span id="t2i_4928" class="t s7_4928">Hex </span><span id="t2j_4928" class="t s7_4928">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
