#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 16 22:18:22 2024
# Process ID: 9356
# Current directory: C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4068 C:\Users\jakob\Desktop\P7---Bsc\Code\VHDL\ActiveTest\ActiveTest.xpr
# Log file: C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/vivado.log
# Journal file: C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest\vivado.jou
# Running On        :DESKTOP-26ONRPF
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-7300HQ CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :4
# Host memory       :8469 MB
# Swap memory       :7516 MB
# Total Virtual     :15985 MB
# Available Virtual :6570 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.srcs/sources_1/new/adc_control.vhd w ]
add_files C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.srcs/sources_1/new/adc_control.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.srcs/sources_1/new/pulse_gen_width_modulator_invert.vhd w ]
add_files C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.srcs/sources_1/new/pulse_gen_width_modulator_invert.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.srcs/sources_1/new/pulse_width_gen.vhd w ]
add_files C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.srcs/sources_1/new/pulse_width_gen.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
place_ports i_ADC_SDA_A M3
set_property package_pin "" [get_ports [list  o_CLK_DAC]]
set_property package_pin "" [get_ports [list  o_ADC_SCK_A]]
set_property package_pin "" [get_ports [list  i_ADC_SDA_A]]
place_ports o_ADC_SCK_A M3
set_property IOSTANDARD LVCMOS25 [get_ports [list o_ADC_SCK_A]]
place_ports o_ADC_CNV L3
set_property IOSTANDARD LVCMOS33 [get_ports [list o_ADC_CNV]]
set_property IOSTANDARD LVCMOS25 [get_ports [list o_ADC_CNV]]
place_ports i_ADC_SDA_A K3
set_property IOSTANDARD LVCMOS25 [get_ports [list i_ADC_SDA_A]]
set_property OFFCHIP_TERM NONE [get_ports [list o_ADC_CNV]]
set_property OFFCHIP_TERM NONE [get_ports [list o_ADC_SCK_A]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {o_DATA_DAC[15]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {o_DATA_DAC[14]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {o_DATA_DAC[13]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {o_DATA_DAC[12]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {o_DATA_DAC[11]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {o_DATA_DAC[10]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {o_DATA_DAC[9]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {o_DATA_DAC[8]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {o_DATA_DAC[7]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {o_DATA_DAC[6]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {o_DATA_DAC[5]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {o_DATA_DAC[1]}]]
save_constraints
set_property IOSTANDARD LVCMOS25 [get_ports [list o_DnB]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_DnB]]
save_constraints
set_property package_pin "" [get_ports [list  o_CLK_DAC]]
set_property package_pin "" [get_ports [list  o_CLK_DAC]]
place_ports o_CLK_DAC P1
set_property IOSTANDARD LVCMOS25 [get_ports [list o_CLK_DAC]]
save_constraints
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
current_design synth_1
set_property package_pin "" [get_ports [list  o_ADC_CNV]]
place_ports i_ADC_SDA_A L3
place_ports o_ADC_CNV K3
save_constraints -force
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
refresh_design
set_property package_pin "" [get_ports [list  o_ADC_CNV]]
set_property package_pin "" [get_ports [list  o_ADC_SCK_A]]
place_ports i_ADC_SDA_A M3
place_ports o_ADC_CNV K3
place_ports o_ADC_SCK_A L3
set_property IOSTANDARD LVCMOS25 [get_ports [list o_ADC_SCK_A]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property package_pin "" [get_ports [list  i_ADC_SDA_A]]
set_property package_pin "" [get_ports [list  o_ADC_CNV]]
set_property package_pin "" [get_ports [list  o_ADC_SCK_A]]
place_ports o_ADC_CNV M3
place_ports o_ADC_SCK_A L3
place_ports i_ADC_SDA_A K3
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ActiveTest/ActiveTest.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
