arch = "AArch64"
name = "WWC+dmb.st+addr"
hash = "b485bc590b75eb6fbe4d0172b46db644"
cycle = "Rfe DMB.STdRW Rfe DpAddrdW Wse"
relax = ""
safe = "Rfe Wse DMB.STdRW DpAddrdW"
prefetch = "1:x=F,1:y=W,2:y=F,2:x=W"
com = "Rf Rf Ws"
orig = "Rfe DMB.STdRW Rfe DpAddrdW Wse"
symbolic = ["x", "y"]

[thread.0]
init = { X1 = "x" }
code = """
	MOV W0,#2
	STR W0,[X1]
"""

[thread.1]
init = { X3 = "y", X1 = "x" }
code = """
	LDR W0,[X1]
	DMB ST
	MOV W2,#1
	STR W2,[X3]
"""

[thread.2]
init = { X4 = "x", X1 = "y" }
code = """
	LDR W0,[X1]
	EOR W2,W0,W0
	MOV W3,#1
	STR W3,[X4,W2,SXTW]
"""

[final]
expect = "sat"
assertion = "*x = 2 & 1:X0 = 2 & 2:X0 = 1"
