#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 29 10:12:05 2019
# Process ID: 11812
# Current directory: H:/VHDL/project_2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13604 H:\VHDL\project_2\project_2\project_2.xpr
# Log file: H:/VHDL/project_2/project_2/vivado.log
# Journal file: H:/VHDL/project_2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/VHDL/project_2/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 741.188 ; gain = 109.809
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
file mkdir H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALUTBV.vhd w ]
add_files -fileset sim_1 H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALUTBV.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
ERROR: [VRFC 10-1412] syntax error near out [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:37]
ERROR: [VRFC 10-1504] unit andg ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:34]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 11:42:48 2019...
