/*
 * stm32c031xx.h
 *
 *  Created on: Nov 5, 2024
 *      Author: solom
 */

#ifndef INC_STM32C031XX_H_
#define INC_STM32C031XX_H_

#include <stdint.h>


#define __vo volatile

/* Memory base addresses */

#define FLASH_BASEADDR						0x08000000U		// Base address of writable Flash memory(Main Flash)
#define SRAM1_BASEADDR						0x20000000U		// Base address of SRAM base
//#define SRAM2_BASEADDR
#define ROM									0x1FFF 0000U    // System Memory is ROM
#define SRAM								SRAM1		// Define SRAM1 as SRAM Base address

/* Base addresses of Bus peripherals */

#define PERIPH_BASEADDR 					0x4000 0000U	// APB peripheral base address
#define APB1PERIPH_BASEADDR					PERIPH_BASEADDR		// Same as peripheral base
#define APB2PERIPH_BASEADDR					0x4001 0000U	// Technically, there is only 1 APB bus. Divided into 2 here just for ease of defining.
#define AHBPERIPH_BASEADDR					0x4002 0000U	// AHB peripheral base address
#define IOPORT_BASEADDR						0x5000 0000U 	// In this MC, GPIO are connected directly to MP, Check RM.


/* Base address of peripheral hanging on IO Port */


#define GPIOA_BASEADDR						(IOPORT_BASEADDR + 0x0000)
#define GPIOB_BASEADDR						(IOPORT_BASEADDR + 0x0400)
#define GPIOC_BASEADDR						(IOPORT_BASEADDR + 0x0800)
#define GPIOD_BASEADDR						(IOPORT_BASEADDR + 0x0C00)
#define GPIOF_BASEADDR						(IOPORT_BASEADDR + 0x1400)

/* Base address of peripherals hanging on AHB Bus */

#define EXTI_BASEADDR						(AHBPERIPH_BASEADDR + 1800)
#define RCC_BASEADDR						(AHBPERIPH_BASEADDR + 1000)

/* Base address of peripherals hanging on APB Bus */

/* Addresses with 0x4000 xxxx are termed as APB1 and Addresses with 0x4001 xxxx are termed as APB2,
 * But infact there is only 1 APB bus
 */

#define I2C1_BASEADDR						(APB1PERIPH_BASEADDR + 5400)
#define I2C2_BASEADDR						(APB1PERIPH_BASEADDR + 5800)

#define SPI1_BASEADDR						(APB2PERIPH_BASEADDR + 3000)
#define SPI2_BASEADDR						(APB1PERIPH_BASEADDR + 3000) 	// SPI2S1 is same as SPI2

#define USART1_BASEADDR						(APB2PERIPH_BASEADDR + 3800)
#define USART2_BASEADDR						(APB1PERIPH_BASEADDR + 4400)

#define SYSCFG_BASEADDR						(APB2PERIPH_BASEADDR + 0000)



/* Peripheral Register definition structures */

typedef struct
{
	__vo uint32_t MODER;				//GPIO port mode register 				Address offset = 0x00
	__vo uint32_t OTYPER;				//GPIO port output type register		Address offset = 0x04
	__vo uint32_t OSPEEDR;				//GPIO port output speed register
	__vo uint32_t PUPDR;				//GPIO port pull-up/pull-down register
	__vo uint32_t IDR;					//GPIO port input data register
	__vo uint32_t ODR;					//GPIO port output data register
	__vo uint32_t BSRR;					//GPIO port bit set/reset register
	__vo uint32_t LCKR;					//GPIO port configuration lock register
	__vo uint32_t AFRL;					//GPIO alternate function low register
	__vo uint32_t AFRH;					//GPIO alternate function high register
	__vo uint32_t BRR;					//GPIO port bit reset register			Address offset = 0x28 to 0x2C

}GPIO_RegDef_t;

// Peripheral definitions

//GPIO_RegDef_t *pGPIOA = (GPIO_RegDef_t*) GPIOA_BASEADDR;   // This line can be written in a better way as shown below

#define GPIOA 							((GPIO_RegDef_t*)GPIOA_BASEADDR)
#define GPIOB 							((GPIO_RegDef_t*)GPIOB_BASEADDR)
#define GPIOC 							((GPIO_RegDef_t*)GPIOC_BASEADDR)
#define GPIOD 							((GPIO_RegDef_t*)GPIOD_BASEADDR)
#define GPIOF 							((GPIO_RegDef_t*)GPIOF_BASEADDR)

//GPIO_RegDef_t *pGPIOA = GPIOA;


typedef struct
{
	__vo uint32_t CR;				//Address offset = 0x00
	__vo uint32_t ICSCR;				//Address offset = 0x04
	__vo uint32_t CFGR;				//
	uint32_t Reserved0[2];				//
	__vo uint32_t CRRCR;					//
	__vo uint32_t CIER;					//
	__vo uint32_t CIFR;					//
	__vo uint32_t CICR;					//
	__vo uint32_t IOPRSTR;					//
	__vo uint32_t AHBRSTR;					//
	__vo uint32_t APBRSTR1;
	__vo uint32_t APBRSTR2;
	__vo uint32_t IOPENR;
	__vo uint32_t AHBENR;
	__vo uint32_t APBENR1;
	__vo uint32_t APBENR2;
	__vo uint32_t IOPSMENR;
	__vo uint32_t AHBSMENR;
	__vo uint32_t APBSMENR1;
	__vo uint32_t APBSMENR2;
	__vo uint32_t CCIPR;
	__vo uint32_t CCIPR2;
	__vo uint32_t CSR1;
	__vo uint32_t CSR2;						//Address offset = 0x60 to 0x64

}RCC_RegDef_t;

#define RCC 							((RCC_RegDef_t*)RCC_BASEADDR)


/* CLock enable macros for GPIO peripherals */

#define GPIOA_PCLK_EN()					(RCC->IOPENR |= (1 << 0))
#define GPIOB_PCLK_EN()					(RCC->IOPENR |= (1 << 1))
#define GPIOC_PCLK_EN()					(RCC->IOPENR |= (1 << 2))
#define GPIOD_PCLK_EN()					(RCC->IOPENR |= (1 << 3))
#define GPIOF_PCLK_EN()					(RCC->IOPENR |= (1 << 5))


#endif /* INC_STM32C031XX_H_ */
