#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Feb 25 16:16:47 2018
# Process ID: 32142
# Current directory: /home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/impl_1
# Command line: vivado -log conv_2_tb.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source conv_2_tb.tcl -notrace
# Log file: /home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/impl_1/conv_2_tb.vdi
# Journal file: /home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source conv_2_tb.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sources_1/ip/fifo_7680/fifo_7680.dcp' for cell 'fifo1'
INFO: [Project 1-454] Reading design checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sources_1/ip/dist_mem_gen_2/dist_mem_gen_2.dcp' for cell 'filter_rom'
INFO: [Project 1-454] Reading design checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sources_1/ip/fifo_16/fifo_16.dcp' for cell 'h_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv/conv.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'crp/conv0/fifo_128_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_0/fir128_0.dcp' for cell 'crp/conv0/h0/F'
INFO: [Project 1-454] Reading design checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_1/fir128_1.dcp' for cell 'crp/conv1/h1/F'
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sources_1/ip/fifo_7680/fifo_7680.xdc] for cell 'fifo1/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sources_1/ip/fifo_7680/fifo_7680.xdc] for cell 'fifo1/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_0/constraints/fir_compiler_v7_2.xdc] for cell 'crp/conv0/h0/F/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_0/constraints/fir_compiler_v7_2.xdc] for cell 'crp/conv0/h0/F/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_1/constraints/fir_compiler_v7_2.xdc] for cell 'crp/conv1/h1/F/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_1/constraints/fir_compiler_v7_2.xdc] for cell 'crp/conv1/h1/F/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv/conv.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'crp/conv0/fifo_128_0/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv/conv.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'crp/conv0/fifo_128_0/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv/conv.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'crp/conv1/fifo_128_1/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv/conv.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'crp/conv1/fifo_128_1/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sources_1/ip/fifo_16/fifo_16.xdc] for cell 'h_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sources_1/ip/fifo_16/fifo_16.xdc] for cell 'h_fifo/U0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sources_1/ip/fifo_16/fifo_16.xdc] for cell 'x_fifo/U0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2/conv_2.srcs/sources_1/ip/fifo_16/fifo_16.xdc] for cell 'x_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'maxpool2_1' instantiated as 'crp/mp' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:101]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.602 ; gain = 389.547 ; free physical = 4077 ; free virtual = 57948
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'crp/mp' of type 'crp/mp/maxpool2_1' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1579.633 ; gain = 71.031 ; free physical = 4070 ; free virtual = 57941
17 Infos, 0 Warnings, 1 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sun Feb 25 16:17:04 2018...
