#-----------------------------------------------------------
# Webtalk v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun  3 13:34:02 2021
# Process ID: 5256
# Current directory: D:/projects/projects/Verilog/VLSI4_fft32/FFT_16MAC_1REG/FFT_16MAC_1REG.sim/sim_1/synth/func/xsim
# Command line: wbtcv.exe -mode batch -source D:/projects/projects/Verilog/VLSI4_fft32/FFT_16MAC_1REG/FFT_16MAC_1REG.sim/sim_1/synth/func/xsim/xsim.dir/Test_FFT_func_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/projects/projects/Verilog/VLSI4_fft32/FFT_16MAC_1REG/FFT_16MAC_1REG.sim/sim_1/synth/func/xsim/webtalk.log
# Journal file: D:/projects/projects/Verilog/VLSI4_fft32/FFT_16MAC_1REG/FFT_16MAC_1REG.sim/sim_1/synth/func/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/projects/projects/Verilog/VLSI4_fft32/FFT_16MAC_1REG/FFT_16MAC_1REG.sim/sim_1/synth/func/xsim/xsim.dir/Test_FFT_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/projects/Verilog/VLSI4_fft32/FFT_16MAC_1REG/FFT_16MAC_1REG.sim/sim_1/synth/func/xsim/xsim.dir/Test_FFT_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun  3 13:34:08 2021. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 94.430 ; gain = 17.648
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  3 13:34:08 2021...
