[{"commit":{"message":"Polishing Code comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"a05b204ec38b52fe49503b7cfed45fb21cd59217"},{"commit":{"message":"Add vand\/vor\/vxor predicated Node"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"c08532496bb33abb3895700acfce55324e6b8446"},{"commit":{"message":"Polishing Code Comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"5c0d64bd6d684a0d59ab2a9092bc8746d78820e6"},{"commit":{"message":"8331281: RISC-V: C2: Support vector-scalar and vector-immediate bitwise logic instructions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"d6d2fd9921b5fe95e03aec21e6e12a2d4ae36533"}]