Execute     source -notrace -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.172 sec.
INFO-FLOW: Workspace C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls opened at Sun Nov 16 16:08:51 +0100 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.195 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(7)
Execute     add_files C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/FIR_HLS.cpp 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/FIR_HLS.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(8)
Execute     add_files C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/FIR_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/FIR_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(9)
Execute     add_files C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(10)
Execute     add_files -tb C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/FIR_HLS_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/FIR_HLS_TB.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(11)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(12)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=Transposed_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=Transposed_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(13)
Execute     set_top Transposed_FIR_HLS 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(1)
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/AMD/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMD/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.326 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.461 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.display_name=Transposed_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=Transposed_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(14)
Execute     config_export -display_name=Transposed_FIR_HLS 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.521 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.042 seconds; current allocated memory: 273.852 MB.
Execute       set_directive_top Transposed_FIR_HLS -name=Transposed_FIR_HLS 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FIR_HLS.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang FIR_HLS.cpp -foptimization-record-file=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMD/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/clang.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/.systemc_flag -fix-errors C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/all.directive.json -fix-errors C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.905 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.076 sec.
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.206 seconds; current allocated memory: 276.590 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.g.bc"  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_HLS.g.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc > C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.549 sec.
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Transposed_FIR_HLS -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Transposed_FIR_HLS -reflow-float-conversion -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.84 sec.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Transposed_FIR_HLS 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Transposed_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Transposed_FIR_HLS -mllvm -hls-db-dir -mllvm C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 824 Compile/Link C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 824 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 13,319 Unroll/Inline (step 1) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,319 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,395 Unroll/Inline (step 2) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,395 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,766 Unroll/Inline (step 3) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,766 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,478 Unroll/Inline (step 4) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,478 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,478 Array/Struct (step 1) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,478 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,478 Array/Struct (step 2) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,478 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,478 Array/Struct (step 3) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,478 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,478 Array/Struct (step 4) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,478 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,478 Array/Struct (step 5) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,478 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,478 Performance (step 1) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,478 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,478 Performance (step 2) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,478 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,478 Performance (step 3) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,478 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,478 Performance (step 4) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,478 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,480 HW Transforms (step 1) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,480 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,486 HW Transforms (step 2) C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,486 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 1.844 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:20:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (FIR_HLS.cpp:20:19) in function 'FIR_filter' completely with a factor of 391 (FIR_HLS.cpp:14:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR' due to pipeline pragma (./FIR_HLS.h:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL10H_accu_FIR': Complete partitioning on dimension 1. (./FIR_HLS.h:9:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.826 seconds; current allocated memory: 278.676 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 278.676 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Transposed_FIR_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.0.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 284.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.1.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.2.prechk.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 286.051 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.g.1.bc to C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.o.1.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.263 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.o.1.tmp.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.119 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 309.965 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.o.2.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.564 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.o.3.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 317.711 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.259 sec.
Command     elaborate done; 16.313 sec.
Execute     ap_eval exec zip -j C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.126 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Transposed_FIR_HLS' ...
Execute       ap_set_top_model Transposed_FIR_HLS 
Execute       get_model_list Transposed_FIR_HLS -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Transposed_FIR_HLS 
Execute       preproc_iomode -model FIR_filter 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list Transposed_FIR_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: FIR_filter Transposed_FIR_HLS
INFO-FLOW: Configuring Module : FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       apply_spec_resource_limit FIR_filter 
INFO-FLOW: Configuring Module : Transposed_FIR_HLS ...
Execute       set_default_model Transposed_FIR_HLS 
Execute       apply_spec_resource_limit Transposed_FIR_HLS 
INFO-FLOW: Model list for preprocess: FIR_filter Transposed_FIR_HLS
INFO-FLOW: Preprocessing Module: FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       cdfg_preprocess -model FIR_filter 
Command       cdfg_preprocess done; 0.296 sec.
Execute       rtl_gen_preprocess FIR_filter 
INFO-FLOW: Preprocessing Module: Transposed_FIR_HLS ...
Execute       set_default_model Transposed_FIR_HLS 
Execute       cdfg_preprocess -model Transposed_FIR_HLS 
Execute       rtl_gen_preprocess Transposed_FIR_HLS 
INFO-FLOW: Model list for synthesis: FIR_filter Transposed_FIR_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter 
Execute       schedule -model FIR_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'FIR_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'FIR_filter'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.311 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.801 seconds; current allocated memory: 328.223 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_filter.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_filter.sched.adb -f 
Command       db_write done; 0.208 sec.
INFO-FLOW: Finish scheduling FIR_filter.
Execute       set_default_model FIR_filter 
Execute       bind -model FIR_filter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.203 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 329.191 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_filter.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_filter.bind.adb -f 
Command       db_write done; 0.254 sec.
INFO-FLOW: Finish binding FIR_filter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Transposed_FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Transposed_FIR_HLS 
Execute       schedule -model Transposed_FIR_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 329.777 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling Transposed_FIR_HLS.
Execute       set_default_model Transposed_FIR_HLS 
Execute       bind -model Transposed_FIR_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 330.008 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.bind.adb -f 
INFO-FLOW: Finish binding Transposed_FIR_HLS.
Execute       get_model_list Transposed_FIR_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FIR_filter 
Execute       rtl_gen_preprocess Transposed_FIR_HLS 
INFO-FLOW: Model list for RTL generation: FIR_filter Transposed_FIR_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter -top_prefix Transposed_FIR_HLS_ -sub_prefix Transposed_FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_filter.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_390' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'FIR_filter' is 12484 from HDL expression: ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_27_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_27_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_30_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter'.
Command       create_rtl_model done; 16.689 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.77 seconds; current allocated memory: 342.320 MB.
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/vhdl/Transposed_FIR_HLS_FIR_filter 
Execute       gen_rtl FIR_filter -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/verilog/Transposed_FIR_HLS_FIR_filter 
Execute       syn_report -csynth -model FIR_filter -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/FIR_filter_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.105 sec.
Execute       syn_report -rtlxml -model FIR_filter -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/FIR_filter_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_filter -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_filter.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.106 sec.
Execute       db_write -model FIR_filter -f -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_filter.adb 
Command       db_write done; 0.306 sec.
Execute       db_write -model FIR_filter -bindview -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter -p C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_filter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Transposed_FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Transposed_FIR_HLS -top_prefix  -sub_prefix Transposed_FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Transposed_FIR_HLS/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Transposed_FIR_HLS/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Transposed_FIR_HLS' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Transposed_FIR_HLS'.
Command       create_rtl_model done; 0.177 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.439 seconds; current allocated memory: 368.875 MB.
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl Transposed_FIR_HLS -istop -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/vhdl/Transposed_FIR_HLS 
Execute       gen_rtl Transposed_FIR_HLS -istop -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/verilog/Transposed_FIR_HLS 
Execute       syn_report -csynth -model Transposed_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/Transposed_FIR_HLS_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model Transposed_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/Transposed_FIR_HLS_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model Transposed_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model Transposed_FIR_HLS -f -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.adb 
Execute       db_write -model Transposed_FIR_HLS -bindview -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Transposed_FIR_HLS -p C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS 
Execute       export_constraint_db -f -tool general -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.constraint.tcl 
Execute       syn_report -designview -model Transposed_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.design.xml 
Execute       syn_report -csynthDesign -model Transposed_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth.rpt -MHOut C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model Transposed_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Transposed_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.protoinst 
Execute       sc_get_clocks Transposed_FIR_HLS 
Execute       sc_get_portdomain Transposed_FIR_HLS 
INFO-FLOW: Model list for RTL component generation: FIR_filter Transposed_FIR_HLS
INFO-FLOW: Handling components in module [FIR_filter] ... 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_filter.compgen.tcl 
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_10s_25_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_10s_25_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_8ns_24_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_8ns_24_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_6s_22_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_6s_22_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_7ns_23_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_7ns_23_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_7s_23_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_7s_23_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_6ns_22_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_6ns_22_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_8s_24_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_8s_24_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_9s_25_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_9s_25_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_9ns_25_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_9ns_25_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_10ns_26_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_10ns_26_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_10s_26_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_10s_26_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_11ns_27_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_11ns_27_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_11s_27_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_11s_27_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_12ns_28_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_12ns_28_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_12s_28_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_12s_28_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_13ns_29_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_13ns_29_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_14ns_30_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_14ns_30_1_1
INFO-FLOW: Found component Transposed_FIR_HLS_mul_16s_15ns_31_1_1.
INFO-FLOW: Append model Transposed_FIR_HLS_mul_16s_15ns_31_1_1
INFO-FLOW: Handling components in module [Transposed_FIR_HLS] ... 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.compgen.tcl 
INFO-FLOW: Found component Transposed_FIR_HLS_regslice_both.
INFO-FLOW: Append model Transposed_FIR_HLS_regslice_both
INFO-FLOW: Found component Transposed_FIR_HLS_regslice_both.
INFO-FLOW: Append model Transposed_FIR_HLS_regslice_both
INFO-FLOW: Append model FIR_filter
INFO-FLOW: Append model Transposed_FIR_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Transposed_FIR_HLS_mul_16s_10s_25_1_1 Transposed_FIR_HLS_mul_16s_8ns_24_1_1 Transposed_FIR_HLS_mul_16s_6s_22_1_1 Transposed_FIR_HLS_mul_16s_7ns_23_1_1 Transposed_FIR_HLS_mul_16s_7s_23_1_1 Transposed_FIR_HLS_mul_16s_6ns_22_1_1 Transposed_FIR_HLS_mul_16s_8s_24_1_1 Transposed_FIR_HLS_mul_16s_9s_25_1_1 Transposed_FIR_HLS_mul_16s_9ns_25_1_1 Transposed_FIR_HLS_mul_16s_10ns_26_1_1 Transposed_FIR_HLS_mul_16s_10s_26_1_1 Transposed_FIR_HLS_mul_16s_11ns_27_1_1 Transposed_FIR_HLS_mul_16s_11s_27_1_1 Transposed_FIR_HLS_mul_16s_12ns_28_1_1 Transposed_FIR_HLS_mul_16s_12s_28_1_1 Transposed_FIR_HLS_mul_16s_13ns_29_1_1 Transposed_FIR_HLS_mul_16s_14ns_30_1_1 Transposed_FIR_HLS_mul_16s_15ns_31_1_1 Transposed_FIR_HLS_regslice_both Transposed_FIR_HLS_regslice_both FIR_filter Transposed_FIR_HLS
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_10s_25_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_8ns_24_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_6s_22_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_7ns_23_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_7s_23_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_6ns_22_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_8s_24_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_9s_25_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_9ns_25_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_10ns_26_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_10s_26_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_11ns_27_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_11s_27_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_12ns_28_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_12s_28_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_13ns_29_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_14ns_30_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_mul_16s_15ns_31_1_1
INFO-FLOW: To file: write model Transposed_FIR_HLS_regslice_both
INFO-FLOW: To file: write model Transposed_FIR_HLS_regslice_both
INFO-FLOW: To file: write model FIR_filter
INFO-FLOW: To file: write model Transposed_FIR_HLS
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/vhdl' dstVlogDir='C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/vlog' tclDir='C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db' modelList='Transposed_FIR_HLS_mul_16s_10s_25_1_1
Transposed_FIR_HLS_mul_16s_8ns_24_1_1
Transposed_FIR_HLS_mul_16s_6s_22_1_1
Transposed_FIR_HLS_mul_16s_7ns_23_1_1
Transposed_FIR_HLS_mul_16s_7s_23_1_1
Transposed_FIR_HLS_mul_16s_6ns_22_1_1
Transposed_FIR_HLS_mul_16s_8s_24_1_1
Transposed_FIR_HLS_mul_16s_9s_25_1_1
Transposed_FIR_HLS_mul_16s_9ns_25_1_1
Transposed_FIR_HLS_mul_16s_10ns_26_1_1
Transposed_FIR_HLS_mul_16s_10s_26_1_1
Transposed_FIR_HLS_mul_16s_11ns_27_1_1
Transposed_FIR_HLS_mul_16s_11s_27_1_1
Transposed_FIR_HLS_mul_16s_12ns_28_1_1
Transposed_FIR_HLS_mul_16s_12s_28_1_1
Transposed_FIR_HLS_mul_16s_13ns_29_1_1
Transposed_FIR_HLS_mul_16s_14ns_30_1_1
Transposed_FIR_HLS_mul_16s_15ns_31_1_1
Transposed_FIR_HLS_regslice_both
Transposed_FIR_HLS_regslice_both
FIR_filter
Transposed_FIR_HLS
' expOnly='0'
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_filter.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 369.793 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Transposed_FIR_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name Transposed_FIR_HLS
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Transposed_FIR_HLS_mul_16s_10s_25_1_1
Transposed_FIR_HLS_mul_16s_8ns_24_1_1
Transposed_FIR_HLS_mul_16s_6s_22_1_1
Transposed_FIR_HLS_mul_16s_7ns_23_1_1
Transposed_FIR_HLS_mul_16s_7s_23_1_1
Transposed_FIR_HLS_mul_16s_6ns_22_1_1
Transposed_FIR_HLS_mul_16s_8s_24_1_1
Transposed_FIR_HLS_mul_16s_9s_25_1_1
Transposed_FIR_HLS_mul_16s_9ns_25_1_1
Transposed_FIR_HLS_mul_16s_10ns_26_1_1
Transposed_FIR_HLS_mul_16s_10s_26_1_1
Transposed_FIR_HLS_mul_16s_11ns_27_1_1
Transposed_FIR_HLS_mul_16s_11s_27_1_1
Transposed_FIR_HLS_mul_16s_12ns_28_1_1
Transposed_FIR_HLS_mul_16s_12s_28_1_1
Transposed_FIR_HLS_mul_16s_13ns_29_1_1
Transposed_FIR_HLS_mul_16s_14ns_30_1_1
Transposed_FIR_HLS_mul_16s_15ns_31_1_1
Transposed_FIR_HLS_regslice_both
Transposed_FIR_HLS_regslice_both
FIR_filter
Transposed_FIR_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.rtl_wrap.cfg.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.compgen.dataonly.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_filter.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.constraint.tcl 
Execute       sc_get_clocks Transposed_FIR_HLS 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST Transposed_FIR_HLS MODULE2INSTS {Transposed_FIR_HLS Transposed_FIR_HLS FIR_filter p_0_FIR_filter_fu_827} INST2MODULE {Transposed_FIR_HLS Transposed_FIR_HLS p_0_FIR_filter_fu_827 FIR_filter} INSTDATA {Transposed_FIR_HLS {DEPTH 1 CHILDREN p_0_FIR_filter_fu_827} p_0_FIR_filter_fu_827 {DEPTH 2 CHILDREN {}}} MODULEDATA {FIR_filter {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U1 SOURCE FIR_HLS.cpp:18 VARIABLE mul_ln18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_1108_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U2 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_1142_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U3 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_1172_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_386_fu_1212_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_2_fu_1226_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U4 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_3_fu_1256_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U5 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_4_fu_1286_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_387_fu_1314_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_5_fu_1328_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_1_fu_1360_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_6_fu_1374_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_388_fu_1402_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_7_fu_1416_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_2_fu_1440_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_8_fu_1454_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_3_fu_1478_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_9_fu_1488_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_4_fu_1504_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_10_fu_1514_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U6 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_11_fu_1540_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_5_fu_1568_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_12_fu_1578_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_6_fu_1598_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_13_fu_1608_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U7 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_14_fu_1634_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_7_fu_1658_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_15_fu_1668_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_8_fu_1694_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_16_fu_1704_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_9_fu_1720_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_17_fu_1730_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_18_fu_1746_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U8 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_19_fu_1772_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U9 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_20_fu_1798_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_21_fu_1818_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_389_fu_1838_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_22_fu_1848_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_23_fu_1890_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_12_fu_1906_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_13_fu_1916_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_24_fu_1926_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U10 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_25_fu_1952_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U11 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_26_fu_1978_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_27_fu_1994_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_14_fu_2014_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_28_fu_2024_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_15_fu_2040_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_29_fu_2050_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_30_fu_2066_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U12 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_31_fu_2092_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_32_fu_2108_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U13 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_33_fu_2134_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_34_fu_2150_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_16_fu_2170_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_35_fu_2180_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_36_fu_2196_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_390_fu_2216_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_37_fu_2226_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_38_fu_2242_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U14 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_39_fu_2268_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_17_fu_2284_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_40_fu_2294_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_18_fu_2310_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_19_fu_2316_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_41_fu_2326_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_42_fu_2342_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U15 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_43_fu_2368_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_44_fu_2384_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_45_fu_2400_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U16 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_46_fu_2426_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_47_fu_2442_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_48_fu_2458_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_49_fu_2474_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U17 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_50_fu_2500_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_51_fu_2516_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_20_fu_2532_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_52_fu_2542_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_fu_2562_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_53_fu_2580_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_54_fu_2596_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_21_fu_2612_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_55_fu_2622_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_22_fu_2638_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_56_fu_2648_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U18 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_57_fu_2674_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_58_fu_2690_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U19 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_59_fu_2716_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_60_fu_2732_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_61_fu_2748_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U20 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_62_fu_2774_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U21 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_63_fu_2800_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U22 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_64_fu_2826_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_23_fu_2858_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_65_fu_2868_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_66_fu_2884_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_67_fu_2900_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_68_fu_2916_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_24_fu_2932_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_69_fu_2942_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_25_fu_2958_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_70_fu_2968_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U23 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_71_fu_2994_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U24 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_72_fu_3020_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_73_fu_3036_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U25 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_74_fu_3062_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_75_fu_3078_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_26_fu_3098_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_76_fu_3108_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_391_fu_3124_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_77_fu_3134_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_78_fu_3150_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U26 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_79_fu_3176_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_27_fu_3196_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_80_fu_3206_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U27 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_81_fu_3232_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_82_fu_3248_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U28 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_83_fu_3274_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_84_fu_3290_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_85_fu_3306_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U29 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_86_fu_3332_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U30 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_87_fu_3358_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_28_fu_3378_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_29_fu_3388_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_88_fu_3398_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_30_fu_3418_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_89_fu_3428_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_31_fu_3444_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_90_fu_3454_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U31 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_91_fu_3480_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_92_fu_3500_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_93_fu_3516_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_94_fu_3532_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U32 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_95_fu_3558_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_392_fu_3578_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_96_fu_3588_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U33 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_97_fu_3614_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_98_fu_3630_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_99_fu_3646_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_100_fu_3662_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U34 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_101_fu_3688_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U35 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_102_fu_3714_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U36 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_103_fu_3740_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U37 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_104_fu_3766_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U38 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_105_fu_3792_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_106_fu_3808_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_107_fu_3824_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_32_fu_3840_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_108_fu_3850_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_393_fu_3866_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_109_fu_3876_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U39 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_110_fu_3902_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U40 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_111_fu_3928_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U41 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_112_fu_3954_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U42 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_113_fu_3980_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_114_fu_3996_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_115_fu_4012_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U43 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_116_fu_4038_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U44 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_117_fu_4064_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_33_fu_4092_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_118_fu_4102_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U45 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_119_fu_4128_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U46 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_120_fu_4154_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U47 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_121_fu_4180_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U48 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_122_fu_4206_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_123_fu_4222_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_394_fu_4242_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_124_fu_4252_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U49 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_125_fu_4278_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U50 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_126_fu_4304_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U51 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_127_fu_4330_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_34_fu_4346_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_128_fu_4356_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U52 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_129_fu_4382_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U53 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_130_fu_4408_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_131_fu_4424_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_132_fu_4440_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U54 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_133_fu_4466_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_134_fu_4506_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_135_fu_4522_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U55 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_136_fu_4548_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U56 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_137_fu_4574_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_138_fu_4590_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U57 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_139_fu_4616_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_140_fu_4632_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U58 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_141_fu_4658_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U59 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_142_fu_4684_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U60 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_143_fu_4710_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_395_fu_4730_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_144_fu_4740_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_145_fu_4756_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_146_fu_4772_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_147_fu_4788_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U61 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_148_fu_4814_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U62 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_149_fu_4840_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U63 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_150_fu_4866_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U64 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_151_fu_4892_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_152_fu_4908_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_153_fu_4924_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_154_fu_4940_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_396_fu_4960_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_155_fu_4970_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U65 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_156_fu_4996_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U66 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_157_fu_5022_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_397_fu_5054_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_158_fu_5064_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_37_fu_5088_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_159_fu_5098_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U67 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_160_fu_5124_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_38_fu_5140_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_161_fu_5150_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_39_fu_5170_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_162_fu_5180_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U68 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_163_fu_5206_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U69 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_164_fu_5232_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U70 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_165_fu_5258_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U71 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_166_fu_5284_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U72 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_167_fu_5310_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U73 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_168_fu_5336_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_169_fu_5352_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U74 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_170_fu_5378_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U75 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_171_fu_5404_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U76 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_172_fu_5430_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_398_fu_5462_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_173_fu_5472_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U77 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_174_fu_5498_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U78 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_175_fu_5524_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U79 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_176_fu_5550_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_40_fu_5570_p2 SOURCE FIR_HLS.cpp:21 VARIABLE sub_ln21_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_177_fu_5580_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U80 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_178_fu_5606_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U81 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_179_fu_5632_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U82 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_180_fu_5658_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U83 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_181_fu_5684_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U84 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_182_fu_5710_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U85 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_183_fu_5736_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U86 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_184_fu_5762_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U87 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_185_fu_5788_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U88 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_186_fu_5814_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_29_1_1_U89 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_187_fu_5840_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_30_1_1_U90 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_188_fu_5866_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_30_1_1_U91 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_189_fu_5892_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_30_1_1_U92 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_190_fu_5918_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_30_1_1_U93 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_191_fu_5944_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_31_1_1_U94 SOURCE FIR_HLS.cpp:21 VARIABLE mul_ln21_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_192_fu_5970_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_193_fu_5986_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_194_fu_6002_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_195_fu_6018_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_196_fu_6034_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_197_fu_6050_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_198_fu_6066_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_199_fu_6082_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_200_fu_6098_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_201_fu_6114_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_202_fu_6130_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_203_fu_6146_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_204_fu_6162_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_205_fu_6178_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_206_fu_6194_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_207_fu_6210_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_208_fu_6226_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_209_fu_6242_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_210_fu_6258_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_211_fu_6274_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_212_fu_6290_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_213_fu_6306_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_214_fu_6322_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_215_fu_6338_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_216_fu_6354_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_217_fu_6370_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_218_fu_6386_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_219_fu_6402_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_220_fu_6418_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_221_fu_6434_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_222_fu_6450_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_223_fu_6466_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_224_fu_6482_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_225_fu_6498_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_226_fu_6514_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_227_fu_6530_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_228_fu_6546_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_229_fu_6562_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_230_fu_6578_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_231_fu_6594_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_232_fu_6610_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_233_fu_6626_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_234_fu_6642_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_235_fu_6658_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_236_fu_6674_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_237_fu_6690_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_238_fu_6706_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_239_fu_6722_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_240_fu_6738_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_241_fu_6754_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_242_fu_6770_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_243_fu_6786_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_244_fu_6802_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_245_fu_6818_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_246_fu_6834_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_247_fu_6850_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_248_fu_6866_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_249_fu_6882_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_250_fu_6898_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_251_fu_6914_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_252_fu_6930_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_253_fu_6946_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_254_fu_6962_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_255_fu_6978_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_256_fu_6994_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_257_fu_7010_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_258_fu_7026_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_259_fu_7042_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_260_fu_7058_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_261_fu_7074_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_262_fu_7090_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_263_fu_7106_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_264_fu_7122_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_265_fu_7138_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_266_fu_7154_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_267_fu_7170_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_268_fu_7186_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_269_fu_7202_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_270_fu_7218_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_271_fu_7234_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_272_fu_7250_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_273_fu_7266_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_274_fu_7282_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_275_fu_7298_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_276_fu_7314_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_277_fu_7330_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_278_fu_7346_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_279_fu_7362_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_280_fu_7378_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_281_fu_7394_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_282_fu_7410_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_283_fu_7426_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_284_fu_7442_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_285_fu_7458_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_286_fu_7474_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_287_fu_7490_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_288_fu_7506_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_289_fu_7522_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_290_fu_7538_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_291_fu_7554_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_292_fu_7570_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_293_fu_7586_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_294_fu_7602_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_295_fu_7618_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_296_fu_7634_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_297_fu_7650_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_298_fu_7666_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_299_fu_7682_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_300_fu_7698_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_301_fu_7714_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_302_fu_7730_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_303_fu_7746_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_304_fu_7762_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_305_fu_7778_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_306_fu_7794_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_307_fu_7810_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_308_fu_7826_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_309_fu_7842_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_310_fu_7858_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_311_fu_7874_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_312_fu_7890_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_313_fu_7906_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_314_fu_7922_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_315_fu_7938_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_316_fu_7954_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_317_fu_7970_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_318_fu_7986_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_319_fu_8002_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_320_fu_8018_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_321_fu_8034_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_322_fu_8050_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_323_fu_8066_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_324_fu_8082_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_325_fu_8098_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_326_fu_8114_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_327_fu_8130_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_328_fu_8146_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_329_fu_8162_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_330_fu_8178_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_331_fu_8194_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_332_fu_8210_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_333_fu_8226_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_334_fu_8242_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_335_fu_8258_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_336_fu_8274_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_337_fu_8290_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_338_fu_8306_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_339_fu_8322_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_340_fu_8338_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_341_fu_8354_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_342_fu_8370_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_343_fu_8386_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_344_fu_8402_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_345_fu_8418_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_346_fu_8434_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_347_fu_8450_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_348_fu_8466_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_349_fu_8482_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_350_fu_8498_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_351_fu_8514_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_352_fu_8530_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_353_fu_8546_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_354_fu_8562_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_355_fu_8578_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_356_fu_8594_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_357_fu_8610_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_358_fu_8626_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_359_fu_8642_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_360_fu_8658_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_361_fu_8674_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_362_fu_8690_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_363_fu_8716_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_364_fu_8732_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_365_fu_8748_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_366_fu_8764_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_367_fu_8780_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_368_fu_8796_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_369_fu_8812_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_370_fu_8838_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_371_fu_8854_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_372_fu_8870_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_373_fu_8886_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_374_fu_8902_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_375_fu_8918_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_376_fu_8938_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_377_fu_8958_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_378_fu_8978_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_379_fu_8998_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_380_fu_9014_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_381_fu_9034_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_382_fu_9054_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_383_fu_9070_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_384_fu_9090_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_385_fu_9106_p2 SOURCE FIR_HLS.cpp:21 VARIABLE add_ln21_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 94 BRAM 0 URAM 0}} Transposed_FIR_HLS {AREA {DSP 94 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.731 seconds; current allocated memory: 378.219 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Transposed_FIR_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for Transposed_FIR_HLS.
Execute       syn_report -model Transposed_FIR_HLS -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 254.58 MHz
Command     autosyn done; 23.495 sec.
Command   csynth_design done; 40.052 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.153 sec.
INFO-FLOW: Workspace C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls opened at Sun Nov 16 16:10:09 +0100 2025
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/AMD/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMD/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.262 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.407 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.589 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(7)
Execute     add_files C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/FIR_HLS.cpp 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/FIR_HLS.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(8)
Execute     add_files C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/FIR_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/FIR_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(9)
Execute     add_files C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(10)
Execute     add_files -tb C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/FIR_HLS_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/FIR_HLS_TB.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(11)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(12)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=Transposed_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=Transposed_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(13)
Execute     set_top Transposed_FIR_HLS 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(1)
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
Command       create_platform done; 0.206 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.352 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.display_name=Transposed_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=Transposed_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(14)
Execute     config_export -display_name=Transposed_FIR_HLS 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.42 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/config.cmdline 
Execute   ::AP::init_summary_file package-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -display_name Transposed_FIR_HLS
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=Transposed_FIR_HLS xml_exists=0
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Transposed_FIR_HLS
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=22 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Transposed_FIR_HLS_mul_16s_10s_25_1_1
Transposed_FIR_HLS_mul_16s_8ns_24_1_1
Transposed_FIR_HLS_mul_16s_6s_22_1_1
Transposed_FIR_HLS_mul_16s_7ns_23_1_1
Transposed_FIR_HLS_mul_16s_7s_23_1_1
Transposed_FIR_HLS_mul_16s_6ns_22_1_1
Transposed_FIR_HLS_mul_16s_8s_24_1_1
Transposed_FIR_HLS_mul_16s_9s_25_1_1
Transposed_FIR_HLS_mul_16s_9ns_25_1_1
Transposed_FIR_HLS_mul_16s_10ns_26_1_1
Transposed_FIR_HLS_mul_16s_10s_26_1_1
Transposed_FIR_HLS_mul_16s_11ns_27_1_1
Transposed_FIR_HLS_mul_16s_11s_27_1_1
Transposed_FIR_HLS_mul_16s_12ns_28_1_1
Transposed_FIR_HLS_mul_16s_12s_28_1_1
Transposed_FIR_HLS_mul_16s_13ns_29_1_1
Transposed_FIR_HLS_mul_16s_14ns_30_1_1
Transposed_FIR_HLS_mul_16s_15ns_31_1_1
Transposed_FIR_HLS_regslice_both
Transposed_FIR_HLS_regslice_both
FIR_filter
Transposed_FIR_HLS
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.compgen.dataonly.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/FIR_filter.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.constraint.tcl 
Execute     sc_get_clocks Transposed_FIR_HLS 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.constraint.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/Transposed_FIR_HLS.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/HLS-multirate-DSP/HLS_FIR/Transposed_FIR_HLS/Transposed_FIR_HLS/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s Transposed_FIR_HLS/Transposed_FIR_HLS.zip 
INFO: [HLS 200-802] Generated output file Transposed_FIR_HLS/Transposed_FIR_HLS.zip
Command   export_design done; 16.133 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
