{"vcs1":{"timestamp_begin":1747914008.693675810, "rt":10.39, "ut":10.52, "st":0.70}}
{"vcselab":{"timestamp_begin":1747914019.157850211, "rt":0.42, "ut":0.29, "st":0.12}}
{"link":{"timestamp_begin":1747914019.637140741, "rt":0.47, "ut":0.22, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747914008.068866789}
{"VCS_COMP_START_TIME": 1747914008.068866789}
{"VCS_COMP_END_TIME": 1747914020.247843181}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 526832}}
{"vcselab": {"peak_mem": 183884}}
