Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date              : Tue May 30 12:01:49 2017
| Host              : spikepig.dhcp.lbl.gov running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command           : report_clock_utilization -file top_level_clock_utilization_routed.rpt
| Design            : top_level
| Device            : 7k160t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X1Y0
8. Cell Type Counts per Global Clock: Region X0Y1
9. Cell Type Counts per Global Clock: Region X1Y1
10. Cell Type Counts per Global Clock: Region X0Y2
11. Cell Type Counts per Global Clock: Region X1Y2
12. Cell Type Counts per Global Clock: Region X0Y3
13. Cell Type Counts per Global Clock: Region X1Y3
14. Cell Type Counts per Global Clock: Region X1Y4
15. Load Cell Placement Summary for Global Clock g0
16. Load Cell Placement Summary for Global Clock g1
17. Load Cell Placement Summary for Global Clock g2
18. Load Cell Placement Summary for Global Clock g3
19. Load Cell Placement Summary for Global Clock g4
20. Load Cell Placement Summary for Global Clock g5
21. Load Cell Placement Summary for Global Clock g6
22. Load Cell Placement Summary for Global Clock g7
23. Load Cell Placement Summary for Global Clock g8

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    8 |        32 |   0 |            0 |      0 |
| BUFH     |    1 |       120 |   0 |            0 |      0 |
| BUFIO    |    0 |        32 |   0 |            0 |      0 |
| BUFMR    |    0 |        16 |   0 |            0 |      0 |
| BUFR     |    0 |        32 |   0 |            0 |      0 |
| MMCM     |    2 |         8 |   1 |            0 |      0 |
| PLL      |    1 |         8 |   1 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock               | Driver Pin                                                                                                 | Net                                                                                      |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |      |                   |             5 |       11006 |               0 |        7.500 | clk_pll_i           | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk      |
| g1    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          |      |                   |             5 |        8223 |               0 |        4.000 | userclk1            | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O                | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT      |
| g2    | src1  | BUFGCTRL/O      | None       | BUFGCTRL_X0Y2  | n/a          |      |                   |             2 |        1287 |               0 |        8.000 | Multiple            | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O              | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                   |
| g3    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y3  | n/a          |      |                   |             2 |         379 |               0 |        8.000 | clk_125mhz_x0y0     | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O                    | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg     |
| g4    | src2  | BUFG/O          | None       | BUFGCTRL_X0Y4  | n/a          |      |                   |             4 |          61 |               0 |        5.000 | clk200_p            | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O         | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                |
| g5    | src3  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |             1 |          36 |               0 |       10.000 | pcie_clk            | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O                                                | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                                   |
| g6    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y5  | n/a          |      |                   |             2 |          22 |               0 |       15.000 | mmcm_ps_clk_bufg_in | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk |
| g7    | src4  | BUFH/O          | None       | BUFHCE_X1Y12   | X1Y1         |      |                   |             1 |           1 |               0 |        7.500 | pll_clk3_out        | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3    |
| g8    | src5  | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |      |                   |             1 |           1 |               0 |       10.000 | txoutclk_x0y0       | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O                 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk                |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+---------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin        | Constraint         | Site               | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock        | Driver Pin                                                                                              | Net                                                                                              |
+-------+--------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+---------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
| src0  | g0     | MMCME2_ADV/CLKFBOUT    | MMCME2_ADV_X1Y1    | MMCME2_ADV_X1Y1    | X1Y1         |           0 |               1 |               7.500 | clk_pll_i           | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT   | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i           |
| src0  | g6     | MMCME2_ADV/CLKOUT0     | MMCME2_ADV_X1Y1    | MMCME2_ADV_X1Y1    | X1Y1         |           0 |               1 |              15.000 | mmcm_ps_clk_bufg_in | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKOUT0    | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in |
| src1  | g2, g3 | MMCME2_ADV/CLKOUT0     | None               | MMCME2_ADV_X0Y2    | X0Y2         |           1 |               1 |               8.000 | clk_125mhz_x0y0     | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0                       | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                    |
| src1  | g1     | MMCME2_ADV/CLKOUT2     | None               | MMCME2_ADV_X0Y2    | X0Y2         |           0 |               1 |               4.000 | userclk1            | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2                       | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                      |
| src2  | g4     | IBUFDS/O               | IOB_X1Y72          | IOB_X1Y72          | X1Y1         |           1 |               1 |               5.000 | clk200_p            | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_ibufg             |
| src3  | g5     | IBUFDS_GTE2/O          | IBUFDS_GTE2_X0Y2   | IBUFDS_GTE2_X0Y2   | X1Y4         |           5 |               1 |              10.000 | pcie_clk            | refclk_ibuf/O                                                                                           | sys_clk                                                                                          |
| src4  | g7     | PLLE2_ADV/CLKOUT3      | PLLE2_ADV_X1Y1     | PLLE2_ADV_X1Y1     | X1Y1         |           1 |               0 |               7.500 | pll_clk3_out        | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3            | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out        |
| src5  | g8     | GTXE2_CHANNEL/TXOUTCLK | GTXE2_CHANNEL_X0Y7 | GTXE2_CHANNEL_X0Y7 | X1Y4         |           0 |               1 |              10.000 | txoutclk_x0y0       | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK   | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out               |
+-------+--------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+---------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


4. Local Clock Details
----------------------

+-------+----------------------------+----------------------+-------------------------------------+--------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LocId | Driver Type/Pin            | Constraint           | Site/BEL                            | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                     | Driver Pin                                                                                                                                                                                                                           | Net                                                                                                                                                                                                                                                 |
+-------+----------------------------+----------------------+-------------------------------------+--------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y8  | PHASER_OUT_PHY_X1Y8/PHASER_OUT_PHY  | X1Y2         |          18 |               0 |        1.875 | oserdes_clk                                                                                                                                               | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK                 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |
| 1     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y9  | PHASER_OUT_PHY_X1Y9/PHASER_OUT_PHY  | X1Y2         |          18 |               0 |        1.875 | oserdes_clk_1                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK                 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |
| 2     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y10 | PHASER_OUT_PHY_X1Y10/PHASER_OUT_PHY | X1Y2         |          18 |               0 |        1.875 | oserdes_clk_2                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK                 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |
| 3     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y11 | PHASER_OUT_PHY_X1Y11/PHASER_OUT_PHY | X1Y2         |          18 |               0 |        1.875 | oserdes_clk_3                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK                 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |
| 4     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y0  | PHASER_OUT_PHY_X1Y0/PHASER_OUT_PHY  | X1Y0         |          18 |               0 |        1.875 | oserdes_clk_7                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK                 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |
| 5     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y1  | PHASER_OUT_PHY_X1Y1/PHASER_OUT_PHY  | X1Y0         |          18 |               0 |        1.875 | oserdes_clk_8                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK                 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |
| 6     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y2  | PHASER_OUT_PHY_X1Y2/PHASER_OUT_PHY  | X1Y0         |          18 |               0 |        1.875 | oserdes_clk_9                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK                 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |
| 7     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y3  | PHASER_OUT_PHY_X1Y3/PHASER_OUT_PHY  | X1Y0         |          18 |               0 |        1.875 | oserdes_clk_10                                                                                                                                            | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK                 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |
| 8     | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y8   | PHASER_IN_PHY_X1Y8/PHASER_IN_PHY    | X1Y2         |          16 |               0 |        1.875 | u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK    | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 9     | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y9   | PHASER_IN_PHY_X1Y9/PHASER_IN_PHY    | X1Y2         |          16 |               0 |        1.875 | u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK    | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 10    | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y10  | PHASER_IN_PHY_X1Y10/PHASER_IN_PHY   | X1Y2         |          16 |               0 |        1.875 | u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK    | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 11    | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y11  | PHASER_IN_PHY_X1Y11/PHASER_IN_PHY   | X1Y2         |          16 |               0 |        1.875 | u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK    | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 12    | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y0   | PHASER_IN_PHY_X1Y0/PHASER_IN_PHY    | X1Y0         |          16 |               0 |        1.875 | u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK    | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 13    | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y1   | PHASER_IN_PHY_X1Y1/PHASER_IN_PHY    | X1Y0         |          16 |               0 |        1.875 | u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK    | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 14    | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y2   | PHASER_IN_PHY_X1Y2/PHASER_IN_PHY    | X1Y0         |          16 |               0 |        1.875 | u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK    | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 15    | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y3   | PHASER_IN_PHY_X1Y3/PHASER_IN_PHY    | X1Y0         |          16 |               0 |        1.875 | u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK    | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 16    | PLLE2_ADV/CLKOUT0          | PLLE2_ADV_X1Y1       | PLLE2_ADV_X1Y1/PLLE2_ADV            | X1Y1         |          14 |               8 |        1.875 | freq_refclk                                                                                                                                               | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0                                                                                                                                         | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |
| 17    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y6  | PHASER_OUT_PHY_X1Y6/PHASER_OUT_PHY  | X1Y1         |          12 |               0 |        7.500 | oserdes_clkdiv_6                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |
| 18    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y8  | PHASER_OUT_PHY_X1Y8/PHASER_OUT_PHY  | X1Y2         |          11 |               0 |        3.750 | oserdes_clkdiv                                                                                                                                            | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |
| 19    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y9  | PHASER_OUT_PHY_X1Y9/PHASER_OUT_PHY  | X1Y2         |          11 |               0 |        3.750 | oserdes_clkdiv_1                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |
| 20    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y10 | PHASER_OUT_PHY_X1Y10/PHASER_OUT_PHY | X1Y2         |          11 |               0 |        3.750 | oserdes_clkdiv_2                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |
| 21    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y11 | PHASER_OUT_PHY_X1Y11/PHASER_OUT_PHY | X1Y2         |          11 |               0 |        3.750 | oserdes_clkdiv_3                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |
| 22    | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y6  | PHASER_OUT_PHY_X1Y6/PHASER_OUT_PHY  | X1Y1         |          11 |               0 |        1.875 | oserdes_clk_6                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK                 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |
| 23    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y0  | PHASER_OUT_PHY_X1Y0/PHASER_OUT_PHY  | X1Y0         |          11 |               0 |        3.750 | oserdes_clkdiv_7                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |
| 24    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y1  | PHASER_OUT_PHY_X1Y1/PHASER_OUT_PHY  | X1Y0         |          11 |               0 |        3.750 | oserdes_clkdiv_8                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |
| 25    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y2  | PHASER_OUT_PHY_X1Y2/PHASER_OUT_PHY  | X1Y0         |          11 |               0 |        3.750 | oserdes_clkdiv_9                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |
| 26    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y3  | PHASER_OUT_PHY_X1Y3/PHASER_OUT_PHY  | X1Y0         |          11 |               0 |        3.750 | oserdes_clkdiv_10                                                                                                                                         | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |
| 27    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y8   | PHASER_IN_PHY_X1Y8/PHASER_IN_PHY    | X1Y2         |           9 |               0 |        3.750 | iserdes_clkdiv                                                                                                                                            | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |
| 28    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y9   | PHASER_IN_PHY_X1Y9/PHASER_IN_PHY    | X1Y2         |           9 |               0 |        3.750 | iserdes_clkdiv_1                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |
| 29    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y10  | PHASER_IN_PHY_X1Y10/PHASER_IN_PHY   | X1Y2         |           9 |               0 |        3.750 | iserdes_clkdiv_2                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |
| 30    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y11  | PHASER_IN_PHY_X1Y11/PHASER_IN_PHY   | X1Y2         |           9 |               0 |        3.750 | iserdes_clkdiv_3                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |
| 31    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y0   | PHASER_IN_PHY_X1Y0/PHASER_IN_PHY    | X1Y0         |           9 |               0 |        3.750 | iserdes_clkdiv_4                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |
| 32    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y1   | PHASER_IN_PHY_X1Y1/PHASER_IN_PHY    | X1Y0         |           9 |               0 |        3.750 | iserdes_clkdiv_5                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |
| 33    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y2   | PHASER_IN_PHY_X1Y2/PHASER_IN_PHY    | X1Y0         |           9 |               0 |        3.750 | iserdes_clkdiv_6                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |
| 34    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y3   | PHASER_IN_PHY_X1Y3/PHASER_IN_PHY    | X1Y0         |           9 |               0 |        3.750 | iserdes_clkdiv_7                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |
| 35    | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y4  | PHASER_OUT_PHY_X1Y4/PHASER_OUT_PHY  | X1Y1         |           8 |               0 |        1.875 | oserdes_clk_4                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK                 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |
| 36    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y4  | PHASER_OUT_PHY_X1Y4/PHASER_OUT_PHY  | X1Y1         |           8 |               0 |        7.500 | oserdes_clkdiv_4                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |
| 37    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y5  | PHASER_OUT_PHY_X1Y5/PHASER_OUT_PHY  | X1Y1         |           7 |               0 |        7.500 | oserdes_clkdiv_5                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |
| 38    | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y5  | PHASER_OUT_PHY_X1Y5/PHASER_OUT_PHY  | X1Y1         |           6 |               0 |        1.875 | oserdes_clk_5                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK                 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |
| 39    | GTXE2_COMMON/QPLLOUTCLK    | None                 | GTXE2_COMMON_X0Y1/GTXE2_COMMON      | X1Y4         |           4 |               0 |              |                                                                                                                                                           | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/QPLLOUTCLK                                                                        | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/QPLL_QPLLOUTCLK                                                                                                            |
| 40    | PLLE2_ADV/CLKOUT1          | PLLE2_ADV_X1Y1       | PLLE2_ADV_X1Y1/PLLE2_ADV            | X1Y1         |           3 |              19 |        1.875 | mem_refclk                                                                                                                                                | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1                                                                                                                                         | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |
| 41    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y8  | PHASER_OUT_PHY_X1Y8/PHASER_OUT_PHY  | X1Y2         |           2 |               0 |        1.875 | oserdes_clk                                                                                                                                               | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed                            |
| 42    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y9  | PHASER_OUT_PHY_X1Y9/PHASER_OUT_PHY  | X1Y2         |           2 |               0 |        1.875 | oserdes_clk_1                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed                            |
| 43    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y10 | PHASER_OUT_PHY_X1Y10/PHASER_OUT_PHY | X1Y2         |           2 |               0 |        1.875 | oserdes_clk_2                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed                            |
| 44    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y11 | PHASER_OUT_PHY_X1Y11/PHASER_OUT_PHY | X1Y2         |           2 |               0 |        1.875 | oserdes_clk_3                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed                            |
| 45    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y0  | PHASER_OUT_PHY_X1Y0/PHASER_OUT_PHY  | X1Y0         |           2 |               0 |        1.875 | oserdes_clk_7                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed                            |
| 46    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y1  | PHASER_OUT_PHY_X1Y1/PHASER_OUT_PHY  | X1Y0         |           2 |               0 |        1.875 | oserdes_clk_8                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed                            |
| 47    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y2  | PHASER_OUT_PHY_X1Y2/PHASER_OUT_PHY  | X1Y0         |           2 |               0 |        1.875 | oserdes_clk_9                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed                            |
| 48    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y3  | PHASER_OUT_PHY_X1Y3/PHASER_OUT_PHY  | X1Y0         |           2 |               0 |        1.875 | oserdes_clk_10                                                                                                                                            | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed                            |
+-------+----------------------------+----------------------+-------------------------------------+--------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 22400 |    0 |  3400 |    0 |     0 |    0 |    30 |    0 |    60 |
| X1Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   36 |    50 |   48 |    50 |  831 | 21600 |   76 |  3800 |    0 |     0 |    0 |    40 |    0 |    60 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  331 | 22400 |   13 |  3400 |    0 |     0 |    0 |    30 |    0 |    60 |
| X1Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |   25 |    50 | 4399 | 21600 |  303 |  3800 |    0 |     0 |    9 |    40 |    0 |    60 |
| X0Y2              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  310 | 17600 |    6 |  3400 |    0 |     0 |    0 |    30 |    0 |    60 |
| X1Y2              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   36 |    50 |   48 |    50 | 4024 | 21600 |  214 |  3800 |    0 |     0 |   12 |    40 |    0 |    60 |
| X0Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   19 | 17600 |    1 |  3400 |    0 |     0 |    0 |    30 |    0 |    60 |
| X1Y3              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |  756 | 17200 |   19 |  3200 |    0 |     0 |    8 |    25 |    0 |    60 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 22400 |    0 |  3400 |    0 |     0 |    0 |    30 |    0 |    60 |
| X1Y4              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |  998 | 18400 |   38 |  3400 |    0 |     0 |    0 |    30 |    0 |    60 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  3 |
| Y3 |  1 |  3 |
| Y2 |  4 |  4 |
| Y1 |  2 |  3 |
| Y0 |  0 |  3 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             867 | 818 |     76 |    0 |   0 |  0 |    0 |   0 |       0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk      |
| g4    | n/a   | BUFG/O          | None       |           0 |               1 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                |
| g6    | n/a   | BUFG/O          | None       |           0 |              18 |  14 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


8. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                 |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             226 | 225 |      5 |    1 |   0 |  0 |    0 |   0 |       0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk |
| g1    | n/a   | BUFG/O          | None       |           0 |             108 | 106 |      8 |    1 |   0 |  0 |    0 |   0 |       0 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


9. Cell Type Counts per Global Clock: Region X1Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                   |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           1 |            3663 | 3645 |    294 |    9 |   0 |  0 |    1 |   0 |       0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk   |
| g1    | n/a   | BUFG/O          | None       |           0 |             769 |  758 |     13 |    9 |   0 |  0 |    0 |   0 |       0 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT   |
| g7    | n/a   | BUFH/O          | None       |           1 |               0 |    0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


10. Cell Type Counts per Global Clock: Region X0Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                 |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |              25 |  25 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk |
| g1    | n/a   | BUFG/O          | None       |           0 |             285 | 285 |      5 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |
| g4    | n/a   | BUFG/O          | None       |           0 |               1 |   1 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK           |
| g8    | n/a   | BUFG/O          | None       |           1 |               0 |   0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk           |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


11. Cell Type Counts per Global Clock: Region X1Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             946 |  891 |    156 |    6 |   0 |  0 |    0 |   0 |       0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk      |
| g1    | n/a   | BUFG/O          | None       |           0 |            3131 | 3118 |     58 |   12 |   0 |  0 |    0 |   0 |       0 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT      |
| g4    | n/a   | BUFG/O          | None       |           0 |              16 |   15 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                |
| g6    | n/a   | BUFG/O          | None       |           0 |               4 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


12. Cell Type Counts per Global Clock: Region X0Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                       |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| g4    | n/a   | BUFG/O          | None       |           0 |              20 | 19 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


13. Cell Type Counts per Global Clock: Region X1Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                  |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------+
| g1    | n/a   | BUFG/O          | None       |           0 |             663 | 654 |     11 |    8 |   0 |  0 |    0 |   0 |       1 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |
| g2    | n/a   | BUFGCTRL/O      | None       |           0 |              88 |  87 |      8 |    0 |   0 |  0 |    0 |   0 |       1 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |
| g3    | n/a   | BUFG/O          | None       |           0 |              16 |  16 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


14. Cell Type Counts per Global Clock: Region X1Y4
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                  |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------+
| g2    | n/a   | BUFGCTRL/O      | None       |           0 |             725 | 721 |     29 |    0 |   0 |  4 |    0 |   0 |       0 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |
| g3    | n/a   | BUFG/O          | None       |           0 |             278 | 273 |      5 |    0 |   0 |  5 |    0 |   0 |       0 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg |
| g5    | n/a   | BUFG/O          | None       |           0 |               4 |   4 |      4 |    0 |   0 |  0 |    0 |   0 |       0 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                               |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


15. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                 |
+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------+
| g0    | BUFG/O          | n/a               | clk_pll_i |       7.500 | {0.000 3.750} |          |        5727 |        0 |           1 |  0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk |
+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------+


+----+------+-------+
|    | X0   | X1    |
+----+------+-------+
| Y4 |    0 |     0 |
| Y3 |    0 |     0 |
| Y2 |   25 |   946 |
| Y1 |  226 |  3664 |
| Y0 |    0 |   867 |
+----+------+-------+


16. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                 |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------+
| g1    | BUFG/O          | n/a               | userclk1 |       4.000 | {0.000 2.000} |          |        4956 |        0 |           0 |  0 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------+


+----+------+-------+
|    | X0   | X1    |
+----+------+-------+
| Y4 |    0 |     0 |
| Y3 |    0 |   663 |
| Y2 |  285 |  3131 |
| Y1 |  108 |   769 |
| Y0 |    0 |     0 |
+----+------+-------+


17. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                    |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------------------+
| g2    | BUFGCTRL/O      | n/a               | Multiple |       8.000 | {0.000 4.000} |          |         809 |        0 |           0 |  4 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------------------+


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y4 |  0 |  725 |
| Y3 |  0 |   88 |
| Y2 |  0 |    0 |
| Y1 |  0 |    0 |
| Y0 |  0 |    0 |
+----+----+------+


18. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                  |
+-------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------+
| g3    | BUFG/O          | n/a               | clk_125mhz_x0y0 |       8.000 | {0.000 4.000} |          |         289 |        0 |           0 |  5 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg |
+-------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------+


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y4 |  0 |  278 |
| Y3 |  0 |   16 |
| Y2 |  0 |    0 |
| Y1 |  0 |    0 |
| Y0 |  0 |    0 |
+----+----+------+


19. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                       |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+
| g4    | BUFG/O          | n/a               | clk200_p |       5.000 | {0.000 2.500} |          |          38 |        0 |           0 |  0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+


+----+-----+-----+
|    | X0  | X1  |
+----+-----+-----+
| Y4 |   0 |   0 |
| Y3 |  20 |   0 |
| Y2 |   1 |  16 |
| Y1 |   0 |   0 |
| Y0 |   0 |   1 |
+----+-----+-----+


20. Load Cell Placement Summary for Global Clock g5
---------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                    |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------+
| g5    | BUFG/O          | n/a               | pcie_clk |      10.000 | {0.000 5.000} |          |           4 |        0 |           0 |  0 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  4 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


21. Load Cell Placement Summary for Global Clock g6
---------------------------------------------------

+-------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                      |
+-------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------------------------------------+
| g6    | BUFG/O          | n/a               | mmcm_ps_clk_bufg_in |      15.000 | {0.000 7.500} |          |          22 |        0 |           0 |  0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk |
+-------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y4 |  0 |   0 |
| Y3 |  0 |   0 |
| Y2 |  0 |   4 |
| Y1 |  0 |   0 |
| Y0 |  0 |  18 |
+----+----+-----+


22. Load Cell Placement Summary for Global Clock g7
---------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                   |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------+
| g7    | BUFH/O          | X1Y1              | pll_clk3_out |       7.500 | {0.000 3.750} |          |           0 |        0 |           1 |  0 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3 |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------+


+----+----+--------+
|    | X0 | X1     |
+----+----+--------+
| Y4 |  0 |      0 |
| Y3 |  0 |      0 |
| Y2 |  0 |      0 |
| Y1 |  0 |  (D) 1 |
| Y0 |  0 |      0 |
+----+----+--------+


23. Load Cell Placement Summary for Global Clock g8
---------------------------------------------------

+-------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                       |
+-------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+
| g8    | BUFG/O          | n/a               | txoutclk_x0y0 |      10.000 | {0.000 5.000} |          |           0 |        0 |           1 |  0 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk |
+-------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  1 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i]
set_property LOC BUFGCTRL_X0Y3 [get_cells pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i]
set_property LOC BUFGCTRL_X0Y1 [get_cells pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1]
set_property LOC BUFGCTRL_X0Y2 [get_cells pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1]
set_property LOC BUFGCTRL_X0Y16 [get_cells pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst]
set_property LOC BUFGCTRL_X0Y4 [get_cells app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref]
set_property LOC BUFGCTRL_X0Y0 [get_cells app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y5 [get_cells app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk]

# Location of BUFH Primitives 
set_property LOC BUFHCE_X1Y12 [get_cells app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y71 [get_ports clk200_n]
set_property LOC IOB_X1Y72 [get_ports clk200_p]
set_property LOC IPAD_X1Y45 [get_ports pcie_clk_n]
set_property LOC IPAD_X1Y44 [get_ports pcie_clk_p]

# Clock net "pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg" driven by instance "pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT" driven by instance "pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK" driven by instance "pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK" driven by instance "app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk" driven by instance "app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk"}]]]
resize_pblock [get_pblocks {CLKAG_app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk" driven by instance "app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock {CLKAG_app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk"}]]]
resize_pblock [get_pblocks {CLKAG_app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
