-- VHDL for IBM SMS ALD group BChannelDrive
-- Title: BChannelDrive
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/8/2020 5:32:29 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity BChannelDrive is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MB_ASSEMBLY_CH_NOT_ZONE_C_BIT: in STD_LOGIC;
		PS_CHAR_SEL_ERROR_CHK_1: in STD_LOGIC;
		PS_CHAR_SEL_ERROR_CHK_2: in STD_LOGIC;
		PS_ERROR_SAMPLE: in STD_LOGIC;
		PS_B_DATA_REG_STAR_0_STAR_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_DATA_REG_STAR_1_STAR_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_DATA_REG_STAR_2_STAR_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_DATA_REG_STAR_3_STAR_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_DATA_REG_STAR_FROM_M2_STAR_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_WM_BIT_2: out STD_LOGIC;
		PS_B_CH_WM_BIT_1: out STD_LOGIC;
		MS_B_CHAR_SEL_ERROR: out STD_LOGIC;
		LAMP_15A1K20: out STD_LOGIC;
		PS_B_CH_NOT_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PB_B_CH_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PB_B_CH_NOT_BUS: out STD_LOGIC_VECTOR (6 downTo 0);
		LAMPS_B_CH: out STD_LOGIC_VECTOR (7 downTo 0));
end BChannelDrive;


ARCHITECTURE structural of BChannelDrive is

	 signal MS_B_DATA_REG_WM_BIT: STD_LOGIC;

	 signal XX_PS_B_CH_NOT_1_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_NOT_2_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_NOT_4_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_NOT_8_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_NOT_A_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_NOT_B_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_NOT_C_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_NOT_WM_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_1_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_2_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_4_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_8_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_A_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_B_BIT: STD_LOGIC;
	 signal XX_PS_B_CH_C_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_1_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_2_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_4_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_8_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_A_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_B_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_C_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_WM_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_NOT_1_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_NOT_2_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_NOT_4_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_NOT_8_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_NOT_A_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_NOT_B_BIT: STD_LOGIC;
	 signal XX_PB_B_CH_NOT_WM_BIT: STD_LOGIC;
	 signal XX_LAMP_11C8K13: STD_LOGIC;
	 signal XX_LAMP_11C8J13: STD_LOGIC;
	 signal XX_LAMP_11C8H13: STD_LOGIC;
	 signal XX_LAMP_11C8G13: STD_LOGIC;
	 signal XX_LAMP_11C8F13: STD_LOGIC;
	 signal XX_LAMP_11C8E13: STD_LOGIC;
	 signal XX_LAMP_11C8D13: STD_LOGIC;
	 signal XX_LAMP_11C8C13: STD_LOGIC;

BEGIN


	PS_B_CH_NOT_BUS <= (
		XX_PS_B_CH_NOT_C_BIT,
		XX_PS_B_CH_NOT_WM_BIT,
		XX_PS_B_CH_NOT_B_BIT,
		XX_PS_B_CH_NOT_A_BIT,
		XX_PS_B_CH_NOT_8_BIT,
		XX_PS_B_CH_NOT_4_BIT,
		XX_PS_B_CH_NOT_2_BIT,
		XX_PS_B_CH_NOT_1_BIT);

	PS_B_CH_BUS <= (
		XX_PS_B_CH_C_BIT,
		'0',
		XX_PS_B_CH_B_BIT,
		XX_PS_B_CH_A_BIT,
		XX_PS_B_CH_8_BIT,
		XX_PS_B_CH_4_BIT,
		XX_PS_B_CH_2_BIT,
		XX_PS_B_CH_1_BIT);

	PB_B_CH_BUS <= (
		XX_PB_B_CH_C_BIT,
		XX_PB_B_CH_WM_BIT,
		XX_PB_B_CH_B_BIT,
		XX_PB_B_CH_A_BIT,
		XX_PB_B_CH_8_BIT,
		XX_PB_B_CH_4_BIT,
		XX_PB_B_CH_2_BIT,
		XX_PB_B_CH_1_BIT);

	PB_B_CH_NOT_BUS <= (
		XX_PB_B_CH_NOT_WM_BIT,
		XX_PB_B_CH_NOT_B_BIT,
		XX_PB_B_CH_NOT_A_BIT,
		XX_PB_B_CH_NOT_8_BIT,
		XX_PB_B_CH_NOT_4_BIT,
		XX_PB_B_CH_NOT_2_BIT,
		XX_PB_B_CH_NOT_1_BIT);

	LAMPS_B_CH <= (
		XX_LAMP_11C8D13,
		XX_LAMP_11C8C13,
		XX_LAMP_11C8E13,
		XX_LAMP_11C8F13,
		XX_LAMP_11C8G13,
		XX_LAMP_11C8H13,
		XX_LAMP_11C8J13,
		XX_LAMP_11C8K13);

Page_15_30_01_1: ENTITY ALD_15_30_01_1_B_CHANNEL_DRIVE_1_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_1_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_STAR_0_STAR_BUS(0),
	PS_B_DATA_REG_1_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_STAR_1_STAR_BUS(0),
	PS_B_DATA_REG_1_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_STAR_2_STAR_BUS(0),
	PS_B_DATA_REG_1_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_STAR_3_STAR_BUS(0),
	PS_B_DATA_REG_1_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_STAR_FROM_M2_STAR_BUS(0),
	PS_B_CH_NOT_1_BIT =>
		XX_PS_B_CH_NOT_1_BIT,
	PB_B_CH_NOT_1_BIT =>
		XX_PB_B_CH_NOT_1_BIT,
	PS_B_CH_1_BIT =>
		XX_PS_B_CH_1_BIT,
	PB_B_CH_1_BIT =>
		XX_PB_B_CH_1_BIT,
	LAMP_11C8K13 =>
		XX_LAMP_11C8K13
	);

Page_15_30_02_1: ENTITY ALD_15_30_02_1_B_CHANNEL_DRIVE_2_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_2_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_STAR_0_STAR_BUS(1),
	PS_B_DATA_REG_2_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_STAR_1_STAR_BUS(1),
	PS_B_DATA_REG_2_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_STAR_2_STAR_BUS(1),
	PS_B_DATA_REG_2_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_STAR_3_STAR_BUS(1),
	PS_B_DATA_REG_2_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_STAR_FROM_M2_STAR_BUS(1),
	PS_B_CH_NOT_2_BIT =>
		XX_PS_B_CH_NOT_2_BIT,
	PB_B_CH_NOT_2_BIT =>
		XX_PB_B_CH_NOT_2_BIT,
	PS_B_CH_2_BIT =>
		XX_PS_B_CH_2_BIT,
	PB_B_CH_2_BIT =>
		XX_PB_B_CH_2_BIT,
	LAMP_11C8J13 =>
		XX_LAMP_11C8J13
	);

Page_15_30_03_1: ENTITY ALD_15_30_03_1_B_CHANNEL_DRIVE_4_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_4_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_STAR_0_STAR_BUS(2),
	PS_B_DATA_REG_4_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_STAR_1_STAR_BUS(2),
	PS_B_DATA_REG_4_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_STAR_2_STAR_BUS(2),
	PS_B_DATA_REG_4_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_STAR_3_STAR_BUS(2),
	PS_B_DATA_REG_4_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_STAR_FROM_M2_STAR_BUS(2),
	PS_B_CH_NOT_4_BIT =>
		XX_PS_B_CH_NOT_4_BIT,
	PB_B_CH_NOT_4_BIT =>
		XX_PB_B_CH_NOT_4_BIT,
	PS_B_CH_4_BIT =>
		XX_PS_B_CH_4_BIT,
	PB_B_CH_4_BIT =>
		XX_PB_B_CH_4_BIT,
	LAMP_11C8H13 =>
		XX_LAMP_11C8H13
	);

Page_15_30_04_1: ENTITY ALD_15_30_04_1_B_CHANNEL_DRIVE_8_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_8_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_STAR_0_STAR_BUS(3),
	PS_B_DATA_REG_8_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_STAR_1_STAR_BUS(3),
	PS_B_DATA_REG_8_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_STAR_2_STAR_BUS(3),
	PS_B_DATA_REG_8_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_STAR_3_STAR_BUS(3),
	PS_B_DATA_REG_8_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_STAR_FROM_M2_STAR_BUS(3),
	PS_B_CH_NOT_8_BIT =>
		XX_PS_B_CH_NOT_8_BIT,
	PB_B_CH_NOT_8_BIT =>
		XX_PB_B_CH_NOT_8_BIT,
	PS_B_CH_8_BIT =>
		XX_PS_B_CH_8_BIT,
	PB_B_CH_8_BIT =>
		XX_PB_B_CH_8_BIT,
	LAMP_11C8G13 =>
		XX_LAMP_11C8G13
	);

Page_15_30_05_1: ENTITY ALD_15_30_05_1_B_CHANNEL_DRIVE_A_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_A_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_STAR_0_STAR_BUS(4),
	PS_B_DATA_REG_A_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_STAR_1_STAR_BUS(4),
	PS_B_DATA_REG_A_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_STAR_2_STAR_BUS(4),
	PS_B_DATA_REG_A_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_STAR_3_STAR_BUS(4),
	PS_B_DATA_REG_A_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_STAR_FROM_M2_STAR_BUS(4),
	PS_B_CH_NOT_A_BIT =>
		XX_PS_B_CH_NOT_A_BIT,
	PB_B_CH_NOT_A_BIT =>
		XX_PB_B_CH_NOT_A_BIT,
	PS_B_CH_A_BIT =>
		XX_PS_B_CH_A_BIT,
	PB_B_CH_A_BIT =>
		XX_PB_B_CH_A_BIT,
	LAMP_11C8F13 =>
		XX_LAMP_11C8F13
	);

Page_15_30_06_1: ENTITY ALD_15_30_06_1_B_CHANNEL_DRIVE_B_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_B_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_STAR_0_STAR_BUS(5),
	PS_B_DATA_REG_B_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_STAR_1_STAR_BUS(5),
	PS_B_DATA_REG_B_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_STAR_2_STAR_BUS(5),
	PS_B_DATA_REG_B_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_STAR_3_STAR_BUS(5),
	PS_B_DATA_REG_B_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_STAR_FROM_M2_STAR_BUS(5),
	PS_B_CH_NOT_B_BIT =>
		XX_PS_B_CH_NOT_B_BIT,
	PB_B_CH_NOT_B_BIT =>
		XX_PB_B_CH_NOT_B_BIT,
	PS_B_CH_B_BIT =>
		XX_PS_B_CH_B_BIT,
	PB_B_CH_B_BIT =>
		XX_PB_B_CH_B_BIT,
	LAMP_11C8E13 =>
		XX_LAMP_11C8E13
	);

Page_15_30_07_1: ENTITY ALD_15_30_07_1_B_CHANNEL_DRIVE_C_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_C_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_STAR_0_STAR_BUS(7),
	MB_ASSEMBLY_CH_NOT_ZONE_C_BIT =>
		MB_ASSEMBLY_CH_NOT_ZONE_C_BIT,
	PS_B_DATA_REG_C_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_STAR_1_STAR_BUS(7),
	PS_B_DATA_REG_C_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_STAR_2_STAR_BUS(7),
	PS_B_DATA_REG_C_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_STAR_3_STAR_BUS(7),
	PS_B_DATA_REG_C_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_STAR_FROM_M2_STAR_BUS(7),
	PS_B_CH_NOT_C_BIT =>
		XX_PS_B_CH_NOT_C_BIT,
	PS_B_CH_C_BIT =>
		XX_PS_B_CH_C_BIT,
	PB_B_CH_C_BIT =>
		XX_PB_B_CH_C_BIT,
	LAMP_11C8D13 =>
		XX_LAMP_11C8D13
	);

Page_15_30_08_1: ENTITY ALD_15_30_08_1_B_CHANNEL_DRIVE_WM_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_WM_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_STAR_0_STAR_BUS(6),
	PS_B_DATA_REG_WM_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_STAR_1_STAR_BUS(6),
	PS_B_DATA_REG_WM_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_STAR_2_STAR_BUS(6),
	PS_B_DATA_REG_WM_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_STAR_3_STAR_BUS(6),
	PS_B_DATA_REG_WM_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_STAR_FROM_M2_STAR_BUS(6),
	PS_B_CH_NOT_WM_BIT =>
		XX_PS_B_CH_NOT_WM_BIT,
	PB_B_CH_NOT_WM_BIT =>
		XX_PB_B_CH_NOT_WM_BIT,
	MS_B_DATA_REG_WM_BIT =>
		MS_B_DATA_REG_WM_BIT,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PB_B_CH_WM_BIT =>
		XX_PB_B_CH_WM_BIT,
	LAMP_11C8C13 =>
		XX_LAMP_11C8C13
	);

Page_15_30_09_1: ENTITY ALD_15_30_09_1_B_CH_DRIVE_WM_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_B_DATA_REG_WM_BIT =>
		MS_B_DATA_REG_WM_BIT,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1
	);

Page_15_30_10_1: ENTITY ALD_15_30_10_1_B_CH_CHARACTER_ERROR_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CHAR_SEL_ERROR_CHK_1 =>
		PS_CHAR_SEL_ERROR_CHK_1,
	PS_CHAR_SEL_ERROR_CHK_2 =>
		PS_CHAR_SEL_ERROR_CHK_2,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	MS_B_CHAR_SEL_ERROR =>
		MS_B_CHAR_SEL_ERROR,
	LAMP_15A1K20 =>
		LAMP_15A1K20
	);


END;
