{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@admin " "Can't contact license server \"27001@admin\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1567974968150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1567974968150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1567974968150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 23:36:05 2019 " "Processing started: Sun Sep 08 23:36:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1567974968150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1567974968150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off async_receiver -c async_receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off async_receiver -c async_receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1567974968150 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1567974968416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1567974968463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1567974968463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "async_receiver " "Elaborating entity \"async_receiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1567974968478 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter async_receiver.v(25) " "Verilog HDL Always Construct warning at async_receiver.v(25): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D async_receiver.v(27) " "Verilog HDL Always Construct warning at async_receiver.v(27): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 async_receiver.v(32) " "Verilog HDL assignment warning at async_receiver.v(32): truncated value with size 32 to match size of target (4)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "odd async_receiver.v(36) " "Verilog HDL Always Construct warning at async_receiver.v(36): variable \"odd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D async_receiver.v(36) " "Verilog HDL Always Construct warning at async_receiver.v(36): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 async_receiver.v(37) " "Verilog HDL assignment warning at async_receiver.v(37): truncated value with size 32 to match size of target (4)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Error_internal async_receiver.v(40) " "Verilog HDL Always Construct warning at async_receiver.v(40): variable \"Error_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D async_receiver.v(40) " "Verilog HDL Always Construct warning at async_receiver.v(40): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 async_receiver.v(42) " "Verilog HDL assignment warning at async_receiver.v(42): truncated value with size 32 to match size of target (4)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D async_receiver.v(46) " "Verilog HDL Always Construct warning at async_receiver.v(46): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Dout_internal async_receiver.v(47) " "Verilog HDL Always Construct warning at async_receiver.v(47): variable \"Dout_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter async_receiver.v(47) " "Verilog HDL Always Construct warning at async_receiver.v(47): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 async_receiver.v(47) " "Verilog HDL assignment warning at async_receiver.v(47): truncated value with size 32 to match size of target (6)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Dout_internal async_receiver.v(49) " "Verilog HDL Always Construct warning at async_receiver.v(49): variable \"Dout_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter async_receiver.v(49) " "Verilog HDL Always Construct warning at async_receiver.v(49): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 async_receiver.v(49) " "Verilog HDL assignment warning at async_receiver.v(49): truncated value with size 32 to match size of target (6)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "odd async_receiver.v(50) " "Verilog HDL Always Construct warning at async_receiver.v(50): variable \"odd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D async_receiver.v(50) " "Verilog HDL Always Construct warning at async_receiver.v(50): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter async_receiver.v(51) " "Verilog HDL Always Construct warning at async_receiver.v(51): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 async_receiver.v(51) " "Verilog HDL assignment warning at async_receiver.v(51): truncated value with size 32 to match size of target (4)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dout_internal async_receiver.v(21) " "Verilog HDL Always Construct warning at async_receiver.v(21): inferring latch(es) for variable \"Dout_internal\", which holds its previous value in one or more paths through the always construct" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "odd async_receiver.v(21) " "Verilog HDL Always Construct warning at async_receiver.v(21): inferring latch(es) for variable \"odd\", which holds its previous value in one or more paths through the always construct" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter async_receiver.v(21) " "Verilog HDL Always Construct warning at async_receiver.v(21): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Error_internal async_receiver.v(21) " "Verilog HDL Always Construct warning at async_receiver.v(21): inferring latch(es) for variable \"Error_internal\", which holds its previous value in one or more paths through the always construct" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ready_internal async_receiver.v(21) " "Verilog HDL Always Construct warning at async_receiver.v(21): inferring latch(es) for variable \"Ready_internal\", which holds its previous value in one or more paths through the always construct" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ready_internal async_receiver.v(23) " "Inferred latch for \"Ready_internal\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Error_internal async_receiver.v(23) " "Inferred latch for \"Error_internal\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] async_receiver.v(23) " "Inferred latch for \"counter\[0\]\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] async_receiver.v(23) " "Inferred latch for \"counter\[1\]\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] async_receiver.v(23) " "Inferred latch for \"counter\[2\]\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] async_receiver.v(23) " "Inferred latch for \"counter\[3\]\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "odd async_receiver.v(23) " "Inferred latch for \"odd\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout_internal\[0\] async_receiver.v(23) " "Inferred latch for \"Dout_internal\[0\]\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout_internal\[1\] async_receiver.v(23) " "Inferred latch for \"Dout_internal\[1\]\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout_internal\[2\] async_receiver.v(23) " "Inferred latch for \"Dout_internal\[2\]\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout_internal\[3\] async_receiver.v(23) " "Inferred latch for \"Dout_internal\[3\]\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout_internal\[4\] async_receiver.v(23) " "Inferred latch for \"Dout_internal\[4\]\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout_internal\[5\] async_receiver.v(23) " "Inferred latch for \"Dout_internal\[5\]\" at async_receiver.v(23)" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1567974968494 "|async_receiver"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dout_internal\[0\] " "Latch Dout_internal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968963 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dout_internal\[1\] " "Latch Dout_internal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968963 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dout_internal\[2\] " "Latch Dout_internal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968963 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dout_internal\[3\] " "Latch Dout_internal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968979 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dout_internal\[4\] " "Latch Dout_internal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968979 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dout_internal\[5\] " "Latch Dout_internal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968979 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ready_internal " "Latch Ready_internal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\] " "Ports D and ENA on the latch are fed by the same signal counter\[1\]" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968979 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Error_internal " "Latch Error_internal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968979 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[0\] " "Latch counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968979 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[3\] " "Latch counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968979 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[2\] " "Latch counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[2\] " "Ports D and ENA on the latch are fed by the same signal counter\[2\]" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968979 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[1\] " "Latch counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968979 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "odd " "Latch odd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA D " "Ports D and ENA on the latch are fed by the same signal D" {  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1567974968979 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1567974968979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1567974969150 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1567974969322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1567974969322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1567974969338 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1567974969338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1567974969338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1567974969338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1567974969354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 23:36:09 2019 " "Processing ended: Sun Sep 08 23:36:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1567974969354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1567974969354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1567974969354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1567974969354 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@admin " "Can't contact license server \"27001@admin\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1567974972517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1567974972517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1567974972517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 23:36:10 2019 " "Processing started: Sun Sep 08 23:36:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1567974972517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1567974972517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off async_receiver -c async_receiver " "Command: quartus_fit --read_settings_files=off --write_settings_files=off async_receiver -c async_receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1567974972517 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1567974972579 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "async_receiver EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"async_receiver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1567974972579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1567974972644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1567974972644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1567974972644 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1567974972800 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1567974972815 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1567974973003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1567974973003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1567974973003 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1567974973003 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 83 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1567974973003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 85 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1567974973003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 87 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1567974973003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 89 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1567974973003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1567974973003 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1567974973003 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1567974973003 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[0\] " "Pin Dout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Dout[0] } } } { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 9 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 4 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1567974973925 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[1\] " "Pin Dout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Dout[1] } } } { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 9 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 5 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1567974973925 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[2\] " "Pin Dout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Dout[2] } } } { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 9 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 6 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1567974973925 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[3\] " "Pin Dout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Dout[3] } } } { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 9 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 7 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1567974973925 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[4\] " "Pin Dout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Dout[4] } } } { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 9 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 8 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1567974973925 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[5\] " "Pin Dout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Dout[5] } } } { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 9 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 9 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1567974973925 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ready " "Pin Ready not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Ready } } } { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 12 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1567974973925 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Error " "Pin Error not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Error } } } { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Error } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 13 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1567974973925 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { D } } } { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 11 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1567974973925 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Clk } } } { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 10 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1567974973925 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1567974973925 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1567974974019 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "async_receiver.sdc " "Synopsys Design Constraints File file not found: 'async_receiver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1567974974019 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1567974974019 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1567974974034 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1567974974034 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1567974974034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Dout_internal\[5\]~4  " "Automatically promoted node Dout_internal\[5\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1567974974034 ""}  } { { "async_receiver.v" "" { Text "E:/study/Labs/Components/lab2/lab2async/receive/async_receiver.v" 23 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout_internal[5]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 0 { 0 ""} 0 44 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1567974974034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1567974974144 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1567974974144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1567974974144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1567974974144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1567974974144 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1567974974144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1567974974144 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1567974974144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1567974974144 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1567974974144 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1567974974144 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 2 8 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 2 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1567974974144 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1567974974144 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1567974974144 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1567974974144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1567974974144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1567974974144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1567974974144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1567974974144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1567974974144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1567974974144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1567974974144 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1567974974144 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1567974974144 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1567974974159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1567974974878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1567974974909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1567974974909 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1567974975191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1567974975191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1567974975425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "E:/study/Labs/Components/lab2/lab2async/receive/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1567974975909 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1567974975909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1567974976097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1567974976112 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1567974976112 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1567974976144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1567974976269 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1567974976300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1567974976425 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1567974977409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/Labs/Components/lab2/lab2async/receive/output_files/async_receiver.fit.smsg " "Generated suppressed messages file E:/study/Labs/Components/lab2/lab2async/receive/output_files/async_receiver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1567974978347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1567974978488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 23:36:18 2019 " "Processing ended: Sun Sep 08 23:36:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1567974978488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1567974978488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1567974978488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1567974978488 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@admin " "Can't contact license server \"27001@admin\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1567974981697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1567974981697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1567974981697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 23:36:19 2019 " "Processing started: Sun Sep 08 23:36:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1567974981697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1567974981697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off async_receiver -c async_receiver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off async_receiver -c async_receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1567974981697 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1567974982415 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1567974982431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1567974982697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 23:36:22 2019 " "Processing ended: Sun Sep 08 23:36:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1567974982697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1567974982697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1567974982697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1567974982697 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1567974983277 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@admin " "Can't contact license server \"27001@admin\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1567974985835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1567974985991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1567974985991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 23:36:23 2019 " "Processing started: Sun Sep 08 23:36:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1567974985991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1567974985991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta async_receiver -c async_receiver " "Command: quartus_sta async_receiver -c async_receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1567974985991 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1567974986069 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1567974986179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1567974986179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1567974986225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1567974986225 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1567974986350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "async_receiver.sdc " "Synopsys Design Constraints File file not found: 'async_receiver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1567974986382 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1567974986382 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1567974986382 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1567974986382 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1567974986475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1567974986475 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1567974986475 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1567974986491 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1567974986491 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1567974986491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.438 " "Worst-case setup slack is -1.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.438       -12.966 Clk  " "   -1.438       -12.966 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1567974986491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.167 " "Worst-case hold slack is -0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167        -0.330 Clk  " "   -0.167        -0.330 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1567974986491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1567974986491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1567974986491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 Clk  " "   -3.000        -3.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1567974986491 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1567974986507 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1567974986522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1567974986725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1567974986741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1567974986741 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1567974986741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.199 " "Worst-case setup slack is -1.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.199       -10.283 Clk  " "   -1.199       -10.283 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1567974986741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.105 " "Worst-case hold slack is -0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105        -0.131 Clk  " "   -0.105        -0.131 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1567974986741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1567974986757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1567974986757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 Clk  " "   -3.000        -3.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1567974986757 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1567974986772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1567974986835 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1567974986835 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1567974986835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.364 " "Worst-case setup slack is -0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364        -1.646 Clk  " "   -0.364        -1.646 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1567974986835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.218 " "Worst-case hold slack is -0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218        -0.738 Clk  " "   -0.218        -0.738 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1567974986835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1567974986835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1567974986850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 Clk  " "   -3.000        -3.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1567974986850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1567974986850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1567974986960 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1567974986960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1567974986991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 23:36:26 2019 " "Processing ended: Sun Sep 08 23:36:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1567974986991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1567974986991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1567974986991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1567974986991 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@admin " "Can't contact license server \"27001@admin\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1567974990179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1567974990179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1567974990179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 23:36:27 2019 " "Processing started: Sun Sep 08 23:36:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1567974990179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1567974990179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off async_receiver -c async_receiver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off async_receiver -c async_receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1567974990179 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "async_receiver_6_1200mv_85c_slow.vho E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/ simulation " "Generated file async_receiver_6_1200mv_85c_slow.vho in folder \"E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1567974990507 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "async_receiver_6_1200mv_0c_slow.vho E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/ simulation " "Generated file async_receiver_6_1200mv_0c_slow.vho in folder \"E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1567974990538 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "async_receiver_min_1200mv_0c_fast.vho E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/ simulation " "Generated file async_receiver_min_1200mv_0c_fast.vho in folder \"E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1567974990554 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "async_receiver.vho E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/ simulation " "Generated file async_receiver.vho in folder \"E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1567974990569 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "async_receiver_6_1200mv_85c_vhd_slow.sdo E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/ simulation " "Generated file async_receiver_6_1200mv_85c_vhd_slow.sdo in folder \"E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1567974990601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "async_receiver_6_1200mv_0c_vhd_slow.sdo E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/ simulation " "Generated file async_receiver_6_1200mv_0c_vhd_slow.sdo in folder \"E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1567974990616 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "async_receiver_min_1200mv_0c_vhd_fast.sdo E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/ simulation " "Generated file async_receiver_min_1200mv_0c_vhd_fast.sdo in folder \"E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1567974990632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "async_receiver_vhd.sdo E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/ simulation " "Generated file async_receiver_vhd.sdo in folder \"E:/study/Labs/Components/lab2/lab2async/receive/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1567974990648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1567974990679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 23:36:30 2019 " "Processing ended: Sun Sep 08 23:36:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1567974990679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1567974990679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1567974990679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1567974990679 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus II Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1567974991262 ""}
