
stm32f4xx_drivers3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008c8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a50  08000a58  00001a58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a50  08000a50  00001a58  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000a50  08000a50  00001a58  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000a50  08000a58  00001a58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a50  08000a50  00001a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000a54  08000a54  00001a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001a58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001a58  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001a58  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000a6e  00000000  00000000  00001a82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002c7  00000000  00000000  000024f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  000027b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000008c  00000000  00000000  00002880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001f0c  00000000  00000000  0000290c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000010c3  00000000  00000000  00004818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00008d35  00000000  00000000  000058db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000e610  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000288  00000000  00000000  0000e654  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  0000e8dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000a38 	.word	0x08000a38

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000a38 	.word	0x08000a38

080001c8 <main>:
#include<string.h>
void delay(void){
	for(uint32_t i = 0; i<500000; i++);
}

int main(void){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioLed, GPIOBtn;
	memset(&GpioLed,0,sizeof(GpioLed));
 80001ce:	f107 030c 	add.w	r3, r7, #12
 80001d2:	220c      	movs	r2, #12
 80001d4:	2100      	movs	r1, #0
 80001d6:	4618      	mov	r0, r3
 80001d8:	f000 fc02 	bl	80009e0 <memset>
	memset(&GPIOBtn,0,sizeof(GPIOBtn));
 80001dc:	463b      	mov	r3, r7
 80001de:	220c      	movs	r2, #12
 80001e0:	2100      	movs	r1, #0
 80001e2:	4618      	mov	r0, r3
 80001e4:	f000 fbfc 	bl	80009e0 <memset>
	GpioLed.pGPIOx = GPIOD;
 80001e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000254 <main+0x8c>)
 80001ea:	60fb      	str	r3, [r7, #12]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_No_12;
 80001ec:	230c      	movs	r3, #12
 80001ee:	743b      	strb	r3, [r7, #16]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 80001f0:	2301      	movs	r3, #1
 80001f2:	747b      	strb	r3, [r7, #17]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_LOW;
 80001f4:	2300      	movs	r3, #0
 80001f6:	74bb      	strb	r3, [r7, #18]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80001f8:	2300      	movs	r3, #0
 80001fa:	753b      	strb	r3, [r7, #20]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80001fc:	2300      	movs	r3, #0
 80001fe:	74fb      	strb	r3, [r7, #19]
	GPIO_PeriClockControl(GPIOD, ENABLE);
 8000200:	2101      	movs	r1, #1
 8000202:	4814      	ldr	r0, [pc, #80]	@ (8000254 <main+0x8c>)
 8000204:	f000 f9fa 	bl	80005fc <GPIO_PeriClockControl>
	GPIO_Init(&GpioLed);
 8000208:	f107 030c 	add.w	r3, r7, #12
 800020c:	4618      	mov	r0, r3
 800020e:	f000 f85b 	bl	80002c8 <GPIO_Init>

	GPIOBtn.pGPIOx = GPIOD;
 8000212:	4b10      	ldr	r3, [pc, #64]	@ (8000254 <main+0x8c>)
 8000214:	603b      	str	r3, [r7, #0]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_No_5;
 8000216:	2305      	movs	r3, #5
 8000218:	713b      	strb	r3, [r7, #4]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 800021a:	2304      	movs	r3, #4
 800021c:	717b      	strb	r3, [r7, #5]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800021e:	2302      	movs	r3, #2
 8000220:	71bb      	strb	r3, [r7, #6]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PU;
 8000222:	2301      	movs	r3, #1
 8000224:	71fb      	strb	r3, [r7, #7]
	GPIO_PeriClockControl(GPIOD, ENABLE);
 8000226:	2101      	movs	r1, #1
 8000228:	480a      	ldr	r0, [pc, #40]	@ (8000254 <main+0x8c>)
 800022a:	f000 f9e7 	bl	80005fc <GPIO_PeriClockControl>
	GPIO_Init(&GPIOBtn);
 800022e:	463b      	mov	r3, r7
 8000230:	4618      	mov	r0, r3
 8000232:	f000 f849 	bl	80002c8 <GPIO_Init>
	GPIO_WriteToOutputPin(GPIOD, GPIO_PIN_No_12, GPIO_PIN_RESET);
 8000236:	2200      	movs	r2, #0
 8000238:	210c      	movs	r1, #12
 800023a:	4806      	ldr	r0, [pc, #24]	@ (8000254 <main+0x8c>)
 800023c:	f000 fac6 	bl	80007cc <GPIO_WriteToOutputPin>
	//IRQ config
	GPIO_IRQITConfig(IRQ_NO_EXTI9_5, ENABLE);
 8000240:	2101      	movs	r1, #1
 8000242:	2017      	movs	r0, #23
 8000244:	f000 fafa 	bl	800083c <GPIO_IRQITConfig>
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5, NVIC_IRQ_PRIO15);
 8000248:	210f      	movs	r1, #15
 800024a:	2017      	movs	r0, #23
 800024c:	f000 fb7a 	bl	8000944 <GPIO_IRQPriorityConfig>
	while(1);
 8000250:	bf00      	nop
 8000252:	e7fd      	b.n	8000250 <main+0x88>
 8000254:	40020c00 	.word	0x40020c00

08000258 <EXTI9_5_IRQHandler>:

	return 0;
}

void EXTI9_5_IRQHandler(void){
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
	GPIO_IRQHandling(GPIO_PIN_No_5);
 800025c:	2005      	movs	r0, #5
 800025e:	f000 fb9f 	bl	80009a0 <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOD, GPIO_PIN_No_12);
 8000262:	210c      	movs	r1, #12
 8000264:	4802      	ldr	r0, [pc, #8]	@ (8000270 <EXTI9_5_IRQHandler+0x18>)
 8000266:	f000 fad5 	bl	8000814 <GPIO_ToggleOutputPin>
}
 800026a:	bf00      	nop
 800026c:	bd80      	pop	{r7, pc}
 800026e:	bf00      	nop
 8000270:	40020c00 	.word	0x40020c00

08000274 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000274:	480d      	ldr	r0, [pc, #52]	@ (80002ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000276:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000278:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800027c:	480c      	ldr	r0, [pc, #48]	@ (80002b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800027e:	490d      	ldr	r1, [pc, #52]	@ (80002b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000280:	4a0d      	ldr	r2, [pc, #52]	@ (80002b8 <LoopForever+0xe>)
  movs r3, #0
 8000282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000284:	e002      	b.n	800028c <LoopCopyDataInit>

08000286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800028a:	3304      	adds	r3, #4

0800028c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800028c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800028e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000290:	d3f9      	bcc.n	8000286 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000292:	4a0a      	ldr	r2, [pc, #40]	@ (80002bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000294:	4c0a      	ldr	r4, [pc, #40]	@ (80002c0 <LoopForever+0x16>)
  movs r3, #0
 8000296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000298:	e001      	b.n	800029e <LoopFillZerobss>

0800029a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800029a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800029c:	3204      	adds	r2, #4

0800029e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800029e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002a0:	d3fb      	bcc.n	800029a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80002a2:	f000 fba5 	bl	80009f0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80002a6:	f7ff ff8f 	bl	80001c8 <main>

080002aa <LoopForever>:

LoopForever:
  b LoopForever
 80002aa:	e7fe      	b.n	80002aa <LoopForever>
  ldr   r0, =_estack
 80002ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002b4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002b8:	08000a58 	.word	0x08000a58
  ldr r2, =_sbss
 80002bc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002c0:	2000001c 	.word	0x2000001c

080002c4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002c4:	e7fe      	b.n	80002c4 <ADC_IRQHandler>
	...

080002c8 <GPIO_Init>:
	* @param  *pGPIOHandle : pointer to the GPIO handle struct
	* @param
	* @param
	* @return None
	*/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80002c8:	b480      	push	{r7}
 80002ca:	b087      	sub	sp, #28
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
		//1 configure the mode of GPIO pin
	uint32_t temp = 0;
 80002d0:	2300      	movs	r3, #0
 80002d2:	617b      	str	r3, [r7, #20]
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	795b      	ldrb	r3, [r3, #5]
 80002d8:	2b03      	cmp	r3, #3
 80002da:	d822      	bhi.n	8000322 <GPIO_Init+0x5a>
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	795b      	ldrb	r3, [r3, #5]
 80002e0:	461a      	mov	r2, r3
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	791b      	ldrb	r3, [r3, #4]
 80002e6:	005b      	lsls	r3, r3, #1
 80002e8:	fa02 f303 	lsl.w	r3, r2, r3
 80002ec:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3<<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	681a      	ldr	r2, [r3, #0]
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	791b      	ldrb	r3, [r3, #4]
 80002f8:	005b      	lsls	r3, r3, #1
 80002fa:	2103      	movs	r1, #3
 80002fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000300:	43db      	mvns	r3, r3
 8000302:	4619      	mov	r1, r3
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	400a      	ands	r2, r1
 800030a:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	6819      	ldr	r1, [r3, #0]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	697a      	ldr	r2, [r7, #20]
 8000318:	430a      	orrs	r2, r1
 800031a:	601a      	str	r2, [r3, #0]
		temp = 0;
 800031c:	2300      	movs	r3, #0
 800031e:	617b      	str	r3, [r7, #20]
 8000320:	e0c8      	b.n	80004b4 <GPIO_Init+0x1ec>
	}
	else{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	795b      	ldrb	r3, [r3, #5]
 8000326:	2b04      	cmp	r3, #4
 8000328:	d117      	bne.n	800035a <GPIO_Init+0x92>
			//1. configure falling edge reg
			EXTI->FTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800032a:	4b47      	ldr	r3, [pc, #284]	@ (8000448 <GPIO_Init+0x180>)
 800032c:	68db      	ldr	r3, [r3, #12]
 800032e:	687a      	ldr	r2, [r7, #4]
 8000330:	7912      	ldrb	r2, [r2, #4]
 8000332:	4611      	mov	r1, r2
 8000334:	2201      	movs	r2, #1
 8000336:	408a      	lsls	r2, r1
 8000338:	4611      	mov	r1, r2
 800033a:	4a43      	ldr	r2, [pc, #268]	@ (8000448 <GPIO_Init+0x180>)
 800033c:	430b      	orrs	r3, r1
 800033e:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000340:	4b41      	ldr	r3, [pc, #260]	@ (8000448 <GPIO_Init+0x180>)
 8000342:	689b      	ldr	r3, [r3, #8]
 8000344:	687a      	ldr	r2, [r7, #4]
 8000346:	7912      	ldrb	r2, [r2, #4]
 8000348:	4611      	mov	r1, r2
 800034a:	2201      	movs	r2, #1
 800034c:	408a      	lsls	r2, r1
 800034e:	43d2      	mvns	r2, r2
 8000350:	4611      	mov	r1, r2
 8000352:	4a3d      	ldr	r2, [pc, #244]	@ (8000448 <GPIO_Init+0x180>)
 8000354:	400b      	ands	r3, r1
 8000356:	6093      	str	r3, [r2, #8]
 8000358:	e035      	b.n	80003c6 <GPIO_Init+0xfe>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT){
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	795b      	ldrb	r3, [r3, #5]
 800035e:	2b05      	cmp	r3, #5
 8000360:	d117      	bne.n	8000392 <GPIO_Init+0xca>
			EXTI->FTSR &= ~(1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000362:	4b39      	ldr	r3, [pc, #228]	@ (8000448 <GPIO_Init+0x180>)
 8000364:	68db      	ldr	r3, [r3, #12]
 8000366:	687a      	ldr	r2, [r7, #4]
 8000368:	7912      	ldrb	r2, [r2, #4]
 800036a:	4611      	mov	r1, r2
 800036c:	2201      	movs	r2, #1
 800036e:	408a      	lsls	r2, r1
 8000370:	43d2      	mvns	r2, r2
 8000372:	4611      	mov	r1, r2
 8000374:	4a34      	ldr	r2, [pc, #208]	@ (8000448 <GPIO_Init+0x180>)
 8000376:	400b      	ands	r3, r1
 8000378:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800037a:	4b33      	ldr	r3, [pc, #204]	@ (8000448 <GPIO_Init+0x180>)
 800037c:	689b      	ldr	r3, [r3, #8]
 800037e:	687a      	ldr	r2, [r7, #4]
 8000380:	7912      	ldrb	r2, [r2, #4]
 8000382:	4611      	mov	r1, r2
 8000384:	2201      	movs	r2, #1
 8000386:	408a      	lsls	r2, r1
 8000388:	4611      	mov	r1, r2
 800038a:	4a2f      	ldr	r2, [pc, #188]	@ (8000448 <GPIO_Init+0x180>)
 800038c:	430b      	orrs	r3, r1
 800038e:	6093      	str	r3, [r2, #8]
 8000390:	e019      	b.n	80003c6 <GPIO_Init+0xfe>

		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT){
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	795b      	ldrb	r3, [r3, #5]
 8000396:	2b06      	cmp	r3, #6
 8000398:	d115      	bne.n	80003c6 <GPIO_Init+0xfe>
			EXTI->FTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800039a:	4b2b      	ldr	r3, [pc, #172]	@ (8000448 <GPIO_Init+0x180>)
 800039c:	68db      	ldr	r3, [r3, #12]
 800039e:	687a      	ldr	r2, [r7, #4]
 80003a0:	7912      	ldrb	r2, [r2, #4]
 80003a2:	4611      	mov	r1, r2
 80003a4:	2201      	movs	r2, #1
 80003a6:	408a      	lsls	r2, r1
 80003a8:	4611      	mov	r1, r2
 80003aa:	4a27      	ldr	r2, [pc, #156]	@ (8000448 <GPIO_Init+0x180>)
 80003ac:	430b      	orrs	r3, r1
 80003ae:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003b0:	4b25      	ldr	r3, [pc, #148]	@ (8000448 <GPIO_Init+0x180>)
 80003b2:	689b      	ldr	r3, [r3, #8]
 80003b4:	687a      	ldr	r2, [r7, #4]
 80003b6:	7912      	ldrb	r2, [r2, #4]
 80003b8:	4611      	mov	r1, r2
 80003ba:	2201      	movs	r2, #1
 80003bc:	408a      	lsls	r2, r1
 80003be:	4611      	mov	r1, r2
 80003c0:	4a21      	ldr	r2, [pc, #132]	@ (8000448 <GPIO_Init+0x180>)
 80003c2:	430b      	orrs	r3, r1
 80003c4:	6093      	str	r3, [r2, #8]

		}
		//Configure GPIO port slection in SYSCFG
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	791b      	ldrb	r3, [r3, #4]
 80003ca:	089b      	lsrs	r3, r3, #2
 80003cc:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	791b      	ldrb	r3, [r3, #4]
 80003d2:	f003 0303 	and.w	r3, r3, #3
 80003d6:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	4a1b      	ldr	r2, [pc, #108]	@ (800044c <GPIO_Init+0x184>)
 80003de:	4293      	cmp	r3, r2
 80003e0:	d044      	beq.n	800046c <GPIO_Init+0x1a4>
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	4a1a      	ldr	r2, [pc, #104]	@ (8000450 <GPIO_Init+0x188>)
 80003e8:	4293      	cmp	r3, r2
 80003ea:	d02b      	beq.n	8000444 <GPIO_Init+0x17c>
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4a18      	ldr	r2, [pc, #96]	@ (8000454 <GPIO_Init+0x18c>)
 80003f2:	4293      	cmp	r3, r2
 80003f4:	d024      	beq.n	8000440 <GPIO_Init+0x178>
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	4a17      	ldr	r2, [pc, #92]	@ (8000458 <GPIO_Init+0x190>)
 80003fc:	4293      	cmp	r3, r2
 80003fe:	d01d      	beq.n	800043c <GPIO_Init+0x174>
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4a15      	ldr	r2, [pc, #84]	@ (800045c <GPIO_Init+0x194>)
 8000406:	4293      	cmp	r3, r2
 8000408:	d016      	beq.n	8000438 <GPIO_Init+0x170>
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	4a14      	ldr	r2, [pc, #80]	@ (8000460 <GPIO_Init+0x198>)
 8000410:	4293      	cmp	r3, r2
 8000412:	d00f      	beq.n	8000434 <GPIO_Init+0x16c>
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4a12      	ldr	r2, [pc, #72]	@ (8000464 <GPIO_Init+0x19c>)
 800041a:	4293      	cmp	r3, r2
 800041c:	d008      	beq.n	8000430 <GPIO_Init+0x168>
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	4a11      	ldr	r2, [pc, #68]	@ (8000468 <GPIO_Init+0x1a0>)
 8000424:	4293      	cmp	r3, r2
 8000426:	d101      	bne.n	800042c <GPIO_Init+0x164>
 8000428:	2307      	movs	r3, #7
 800042a:	e020      	b.n	800046e <GPIO_Init+0x1a6>
 800042c:	2300      	movs	r3, #0
 800042e:	e01e      	b.n	800046e <GPIO_Init+0x1a6>
 8000430:	2306      	movs	r3, #6
 8000432:	e01c      	b.n	800046e <GPIO_Init+0x1a6>
 8000434:	2305      	movs	r3, #5
 8000436:	e01a      	b.n	800046e <GPIO_Init+0x1a6>
 8000438:	2304      	movs	r3, #4
 800043a:	e018      	b.n	800046e <GPIO_Init+0x1a6>
 800043c:	2303      	movs	r3, #3
 800043e:	e016      	b.n	800046e <GPIO_Init+0x1a6>
 8000440:	2302      	movs	r3, #2
 8000442:	e014      	b.n	800046e <GPIO_Init+0x1a6>
 8000444:	2301      	movs	r3, #1
 8000446:	e012      	b.n	800046e <GPIO_Init+0x1a6>
 8000448:	40013c00 	.word	0x40013c00
 800044c:	40020000 	.word	0x40020000
 8000450:	40020400 	.word	0x40020400
 8000454:	40020800 	.word	0x40020800
 8000458:	40020c00 	.word	0x40020c00
 800045c:	40021000 	.word	0x40021000
 8000460:	40021400 	.word	0x40021400
 8000464:	40021800 	.word	0x40021800
 8000468:	40021c00 	.word	0x40021c00
 800046c:	2300      	movs	r3, #0
 800046e:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000470:	4b5f      	ldr	r3, [pc, #380]	@ (80005f0 <GPIO_Init+0x328>)
 8000472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000474:	4a5e      	ldr	r2, [pc, #376]	@ (80005f0 <GPIO_Init+0x328>)
 8000476:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800047a:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] |= portcode<<(temp2*4);
 800047c:	4a5d      	ldr	r2, [pc, #372]	@ (80005f4 <GPIO_Init+0x32c>)
 800047e:	7cfb      	ldrb	r3, [r7, #19]
 8000480:	3302      	adds	r3, #2
 8000482:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000486:	7c79      	ldrb	r1, [r7, #17]
 8000488:	7cbb      	ldrb	r3, [r7, #18]
 800048a:	009b      	lsls	r3, r3, #2
 800048c:	fa01 f303 	lsl.w	r3, r1, r3
 8000490:	4618      	mov	r0, r3
 8000492:	4958      	ldr	r1, [pc, #352]	@ (80005f4 <GPIO_Init+0x32c>)
 8000494:	7cfb      	ldrb	r3, [r7, #19]
 8000496:	4302      	orrs	r2, r0
 8000498:	3302      	adds	r3, #2
 800049a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		//enable interrupt delievery in IMR
		EXTI->IMR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800049e:	4b56      	ldr	r3, [pc, #344]	@ (80005f8 <GPIO_Init+0x330>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	687a      	ldr	r2, [r7, #4]
 80004a4:	7912      	ldrb	r2, [r2, #4]
 80004a6:	4611      	mov	r1, r2
 80004a8:	2201      	movs	r2, #1
 80004aa:	408a      	lsls	r2, r1
 80004ac:	4611      	mov	r1, r2
 80004ae:	4a52      	ldr	r2, [pc, #328]	@ (80005f8 <GPIO_Init+0x330>)
 80004b0:	430b      	orrs	r3, r1
 80004b2:	6013      	str	r3, [r2, #0]
	}

		//2 configure the speed of GPIO pin
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	799b      	ldrb	r3, [r3, #6]
 80004b8:	461a      	mov	r2, r3
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	791b      	ldrb	r3, [r3, #4]
 80004be:	005b      	lsls	r3, r3, #1
 80004c0:	fa02 f303 	lsl.w	r3, r2, r3
 80004c4:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3<<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	689a      	ldr	r2, [r3, #8]
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	791b      	ldrb	r3, [r3, #4]
 80004d0:	005b      	lsls	r3, r3, #1
 80004d2:	2103      	movs	r1, #3
 80004d4:	fa01 f303 	lsl.w	r3, r1, r3
 80004d8:	43db      	mvns	r3, r3
 80004da:	4619      	mov	r1, r3
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	400a      	ands	r2, r1
 80004e2:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	6899      	ldr	r1, [r3, #8]
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	697a      	ldr	r2, [r7, #20]
 80004f0:	430a      	orrs	r2, r1
 80004f2:	609a      	str	r2, [r3, #8]
	temp = 0;
 80004f4:	2300      	movs	r3, #0
 80004f6:	617b      	str	r3, [r7, #20]

		//3 configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	79db      	ldrb	r3, [r3, #7]
 80004fc:	461a      	mov	r2, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	791b      	ldrb	r3, [r3, #4]
 8000502:	005b      	lsls	r3, r3, #1
 8000504:	fa02 f303 	lsl.w	r3, r2, r3
 8000508:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3<<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	68da      	ldr	r2, [r3, #12]
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	791b      	ldrb	r3, [r3, #4]
 8000514:	005b      	lsls	r3, r3, #1
 8000516:	2103      	movs	r1, #3
 8000518:	fa01 f303 	lsl.w	r3, r1, r3
 800051c:	43db      	mvns	r3, r3
 800051e:	4619      	mov	r1, r3
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	400a      	ands	r2, r1
 8000526:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	68d9      	ldr	r1, [r3, #12]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	697a      	ldr	r2, [r7, #20]
 8000534:	430a      	orrs	r2, r1
 8000536:	60da      	str	r2, [r3, #12]
	temp = 0;
 8000538:	2300      	movs	r3, #0
 800053a:	617b      	str	r3, [r7, #20]
		//4 configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	7a1b      	ldrb	r3, [r3, #8]
 8000540:	461a      	mov	r2, r3
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	791b      	ldrb	r3, [r3, #4]
 8000546:	fa02 f303 	lsl.w	r3, r2, r3
 800054a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3<<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	689a      	ldr	r2, [r3, #8]
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	791b      	ldrb	r3, [r3, #4]
 8000556:	4619      	mov	r1, r3
 8000558:	2303      	movs	r3, #3
 800055a:	408b      	lsls	r3, r1
 800055c:	43db      	mvns	r3, r3
 800055e:	4619      	mov	r1, r3
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	400a      	ands	r2, r1
 8000566:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	6859      	ldr	r1, [r3, #4]
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	697a      	ldr	r2, [r7, #20]
 8000574:	430a      	orrs	r2, r1
 8000576:	605a      	str	r2, [r3, #4]
		//5 configure the alternate functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	795b      	ldrb	r3, [r3, #5]
 800057c:	2b02      	cmp	r3, #2
 800057e:	d131      	bne.n	80005e4 <GPIO_Init+0x31c>
		uint8_t temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)/8;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	791b      	ldrb	r3, [r3, #4]
 8000584:	08db      	lsrs	r3, r3, #3
 8000586:	743b      	strb	r3, [r7, #16]
		uint8_t temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)%8;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	791b      	ldrb	r3, [r3, #4]
 800058c:	f003 0307 	and.w	r3, r3, #7
 8000590:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~((0xF << (4 * temp2)));
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	7c3a      	ldrb	r2, [r7, #16]
 8000598:	3208      	adds	r2, #8
 800059a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800059e:	7bfb      	ldrb	r3, [r7, #15]
 80005a0:	009b      	lsls	r3, r3, #2
 80005a2:	220f      	movs	r2, #15
 80005a4:	fa02 f303 	lsl.w	r3, r2, r3
 80005a8:	43db      	mvns	r3, r3
 80005aa:	4618      	mov	r0, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	7c3a      	ldrb	r2, [r7, #16]
 80005b2:	4001      	ands	r1, r0
 80005b4:	3208      	adds	r2, #8
 80005b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	7c3a      	ldrb	r2, [r7, #16]
 80005c0:	3208      	adds	r2, #8
 80005c2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	7a5b      	ldrb	r3, [r3, #9]
 80005ca:	461a      	mov	r2, r3
 80005cc:	7bfb      	ldrb	r3, [r7, #15]
 80005ce:	009b      	lsls	r3, r3, #2
 80005d0:	fa02 f303 	lsl.w	r3, r2, r3
 80005d4:	4618      	mov	r0, r3
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	7c3a      	ldrb	r2, [r7, #16]
 80005dc:	4301      	orrs	r1, r0
 80005de:	3208      	adds	r2, #8
 80005e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80005e4:	bf00      	nop
 80005e6:	371c      	adds	r7, #28
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bc80      	pop	{r7}
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop
 80005f0:	40023800 	.word	0x40023800
 80005f4:	40013800 	.word	0x40013800
 80005f8:	40013c00 	.word	0x40013c00

080005fc <GPIO_PeriClockControl>:
	* @param  *pGPIOx : GPIO peripheral base address
	* @param  EnorDi  : ENABLE(1) or DISABLE(0) macros
	* @param
	* @return None
	*/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi){
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	70fb      	strb	r3, [r7, #3]
	if(EnorDi== ENABLE){
 8000608:	78fb      	ldrb	r3, [r7, #3]
 800060a:	2b01      	cmp	r3, #1
 800060c:	d162      	bne.n	80006d4 <GPIO_PeriClockControl+0xd8>
		if(pGPIOx == GPIOA){
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	4a64      	ldr	r2, [pc, #400]	@ (80007a4 <GPIO_PeriClockControl+0x1a8>)
 8000612:	4293      	cmp	r3, r2
 8000614:	d106      	bne.n	8000624 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 8000616:	4b64      	ldr	r3, [pc, #400]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	4a63      	ldr	r2, [pc, #396]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6313      	str	r3, [r2, #48]	@ 0x30
		else if (pGPIOx == GPIOI){
			GPIOI_PCLK_DI();
		}
	}

}
 8000622:	e0b9      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4a61      	ldr	r2, [pc, #388]	@ (80007ac <GPIO_PeriClockControl+0x1b0>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d106      	bne.n	800063a <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 800062c:	4b5e      	ldr	r3, [pc, #376]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 800062e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000630:	4a5d      	ldr	r2, [pc, #372]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000632:	f043 0302 	orr.w	r3, r3, #2
 8000636:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000638:	e0ae      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC){
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	4a5c      	ldr	r2, [pc, #368]	@ (80007b0 <GPIO_PeriClockControl+0x1b4>)
 800063e:	4293      	cmp	r3, r2
 8000640:	d106      	bne.n	8000650 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000642:	4b59      	ldr	r3, [pc, #356]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000646:	4a58      	ldr	r2, [pc, #352]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000648:	f043 0304 	orr.w	r3, r3, #4
 800064c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800064e:	e0a3      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD){
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	4a58      	ldr	r2, [pc, #352]	@ (80007b4 <GPIO_PeriClockControl+0x1b8>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d106      	bne.n	8000666 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000658:	4b53      	ldr	r3, [pc, #332]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 800065a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065c:	4a52      	ldr	r2, [pc, #328]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 800065e:	f043 0308 	orr.w	r3, r3, #8
 8000662:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000664:	e098      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE){
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4a53      	ldr	r2, [pc, #332]	@ (80007b8 <GPIO_PeriClockControl+0x1bc>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d106      	bne.n	800067c <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800066e:	4b4e      	ldr	r3, [pc, #312]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	4a4d      	ldr	r2, [pc, #308]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000674:	f043 0310 	orr.w	r3, r3, #16
 8000678:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800067a:	e08d      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF){
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	4a4f      	ldr	r2, [pc, #316]	@ (80007bc <GPIO_PeriClockControl+0x1c0>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d106      	bne.n	8000692 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000684:	4b48      	ldr	r3, [pc, #288]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000688:	4a47      	ldr	r2, [pc, #284]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 800068a:	f043 0320 	orr.w	r3, r3, #32
 800068e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000690:	e082      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG){
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	4a4a      	ldr	r2, [pc, #296]	@ (80007c0 <GPIO_PeriClockControl+0x1c4>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d106      	bne.n	80006a8 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800069a:	4b43      	ldr	r3, [pc, #268]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069e:	4a42      	ldr	r2, [pc, #264]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 80006a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006a4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006a6:	e077      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH){
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	4a46      	ldr	r2, [pc, #280]	@ (80007c4 <GPIO_PeriClockControl+0x1c8>)
 80006ac:	4293      	cmp	r3, r2
 80006ae:	d106      	bne.n	80006be <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80006b0:	4b3d      	ldr	r3, [pc, #244]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 80006b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b4:	4a3c      	ldr	r2, [pc, #240]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 80006b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006ba:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006bc:	e06c      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI){
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4a41      	ldr	r2, [pc, #260]	@ (80007c8 <GPIO_PeriClockControl+0x1cc>)
 80006c2:	4293      	cmp	r3, r2
 80006c4:	d168      	bne.n	8000798 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 80006c6:	4b38      	ldr	r3, [pc, #224]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	4a37      	ldr	r2, [pc, #220]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 80006cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006d0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006d2:	e061      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA){
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	4a33      	ldr	r2, [pc, #204]	@ (80007a4 <GPIO_PeriClockControl+0x1a8>)
 80006d8:	4293      	cmp	r3, r2
 80006da:	d106      	bne.n	80006ea <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 80006dc:	4b32      	ldr	r3, [pc, #200]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 80006de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e0:	4a31      	ldr	r2, [pc, #196]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 80006e2:	f023 0301 	bic.w	r3, r3, #1
 80006e6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006e8:	e056      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	4a2f      	ldr	r2, [pc, #188]	@ (80007ac <GPIO_PeriClockControl+0x1b0>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d106      	bne.n	8000700 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 80006f2:	4b2d      	ldr	r3, [pc, #180]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	4a2c      	ldr	r2, [pc, #176]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 80006f8:	f023 0302 	bic.w	r3, r3, #2
 80006fc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006fe:	e04b      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC){
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	4a2b      	ldr	r2, [pc, #172]	@ (80007b0 <GPIO_PeriClockControl+0x1b4>)
 8000704:	4293      	cmp	r3, r2
 8000706:	d106      	bne.n	8000716 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000708:	4b27      	ldr	r3, [pc, #156]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 800070a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070c:	4a26      	ldr	r2, [pc, #152]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 800070e:	f023 0304 	bic.w	r3, r3, #4
 8000712:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000714:	e040      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD){
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	4a26      	ldr	r2, [pc, #152]	@ (80007b4 <GPIO_PeriClockControl+0x1b8>)
 800071a:	4293      	cmp	r3, r2
 800071c:	d106      	bne.n	800072c <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 800071e:	4b22      	ldr	r3, [pc, #136]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000722:	4a21      	ldr	r2, [pc, #132]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000724:	f023 0308 	bic.w	r3, r3, #8
 8000728:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800072a:	e035      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE){
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	4a22      	ldr	r2, [pc, #136]	@ (80007b8 <GPIO_PeriClockControl+0x1bc>)
 8000730:	4293      	cmp	r3, r2
 8000732:	d106      	bne.n	8000742 <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 8000734:	4b1c      	ldr	r3, [pc, #112]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000738:	4a1b      	ldr	r2, [pc, #108]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 800073a:	f023 0310 	bic.w	r3, r3, #16
 800073e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000740:	e02a      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF){
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	4a1d      	ldr	r2, [pc, #116]	@ (80007bc <GPIO_PeriClockControl+0x1c0>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d106      	bne.n	8000758 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 800074a:	4b17      	ldr	r3, [pc, #92]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	4a16      	ldr	r2, [pc, #88]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000750:	f023 0320 	bic.w	r3, r3, #32
 8000754:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000756:	e01f      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG){
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	4a19      	ldr	r2, [pc, #100]	@ (80007c0 <GPIO_PeriClockControl+0x1c4>)
 800075c:	4293      	cmp	r3, r2
 800075e:	d106      	bne.n	800076e <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 8000760:	4b11      	ldr	r3, [pc, #68]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000764:	4a10      	ldr	r2, [pc, #64]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000766:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800076a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800076c:	e014      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH){
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	4a14      	ldr	r2, [pc, #80]	@ (80007c4 <GPIO_PeriClockControl+0x1c8>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d106      	bne.n	8000784 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 8000776:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	4a0b      	ldr	r2, [pc, #44]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 800077c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000780:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000782:	e009      	b.n	8000798 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI){
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	4a10      	ldr	r2, [pc, #64]	@ (80007c8 <GPIO_PeriClockControl+0x1cc>)
 8000788:	4293      	cmp	r3, r2
 800078a:	d105      	bne.n	8000798 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 800078c:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 800078e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000790:	4a05      	ldr	r2, [pc, #20]	@ (80007a8 <GPIO_PeriClockControl+0x1ac>)
 8000792:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000796:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000798:	bf00      	nop
 800079a:	370c      	adds	r7, #12
 800079c:	46bd      	mov	sp, r7
 800079e:	bc80      	pop	{r7}
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	40020000 	.word	0x40020000
 80007a8:	40023800 	.word	0x40023800
 80007ac:	40020400 	.word	0x40020400
 80007b0:	40020800 	.word	0x40020800
 80007b4:	40020c00 	.word	0x40020c00
 80007b8:	40021000 	.word	0x40021000
 80007bc:	40021400 	.word	0x40021400
 80007c0:	40021800 	.word	0x40021800
 80007c4:	40021c00 	.word	0x40021c00
 80007c8:	40022000 	.word	0x40022000

080007cc <GPIO_WriteToOutputPin>:
 * @param  pGPIOx : pointer to GPIO peripheral base address
 * @param  PinNum : pin number to write to (0–15)
 * @param  val    : SET to set the pin(1), RESET to clear the pin(0)
 * @return None
 */
void GPIO_WriteToOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNum, uint8_t val){
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	460b      	mov	r3, r1
 80007d6:	70fb      	strb	r3, [r7, #3]
 80007d8:	4613      	mov	r3, r2
 80007da:	70bb      	strb	r3, [r7, #2]
	if(val == GPIO_PIN_SET){
 80007dc:	78bb      	ldrb	r3, [r7, #2]
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d109      	bne.n	80007f6 <GPIO_WriteToOutputPin+0x2a>
		pGPIOx->ODR |= 1 << PinNum;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	695b      	ldr	r3, [r3, #20]
 80007e6:	78fa      	ldrb	r2, [r7, #3]
 80007e8:	2101      	movs	r1, #1
 80007ea:	fa01 f202 	lsl.w	r2, r1, r2
 80007ee:	431a      	orrs	r2, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	615a      	str	r2, [r3, #20]
	}
	else{
		pGPIOx->ODR &= ~(1 << PinNum);
	}

}
 80007f4:	e009      	b.n	800080a <GPIO_WriteToOutputPin+0x3e>
		pGPIOx->ODR &= ~(1 << PinNum);
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	695b      	ldr	r3, [r3, #20]
 80007fa:	78fa      	ldrb	r2, [r7, #3]
 80007fc:	2101      	movs	r1, #1
 80007fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000802:	43d2      	mvns	r2, r2
 8000804:	401a      	ands	r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	615a      	str	r2, [r3, #20]
}
 800080a:	bf00      	nop
 800080c:	370c      	adds	r7, #12
 800080e:	46bd      	mov	sp, r7
 8000810:	bc80      	pop	{r7}
 8000812:	4770      	bx	lr

08000814 <GPIO_ToggleOutputPin>:
 * @brief  Toggle the state of a specific GPIO output pin.
 * @param  pGPIOx : pointer to GPIO peripheral base address
 * @param  PinNum : pin number to toggle (0–15)
 * @return None
 */
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNum){
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	460b      	mov	r3, r1
 800081e:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << PinNum);
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	695b      	ldr	r3, [r3, #20]
 8000824:	78fa      	ldrb	r2, [r7, #3]
 8000826:	2101      	movs	r1, #1
 8000828:	fa01 f202 	lsl.w	r2, r1, r2
 800082c:	405a      	eors	r2, r3
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	615a      	str	r2, [r3, #20]
}
 8000832:	bf00      	nop
 8000834:	370c      	adds	r7, #12
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr

0800083c <GPIO_IRQITConfig>:
 * @brief   enable/disable an IRQ in the NVIC for a given GPIO line.
 * @param  IRQNum  : IRQ number corresponding to EXTI line
 * @param  EnorDi  : ENABLE to enable the interrupt; DISABLE to disable it
 * @return None
 */
void GPIO_IRQITConfig(uint8_t IRQNum, uint8_t EnorDi){
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	460a      	mov	r2, r1
 8000846:	71fb      	strb	r3, [r7, #7]
 8000848:	4613      	mov	r3, r2
 800084a:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE){
 800084c:	79bb      	ldrb	r3, [r7, #6]
 800084e:	2b01      	cmp	r3, #1
 8000850:	d133      	bne.n	80008ba <GPIO_IRQITConfig+0x7e>
		if(IRQNum <=31){
 8000852:	79fb      	ldrb	r3, [r7, #7]
 8000854:	2b1f      	cmp	r3, #31
 8000856:	d80a      	bhi.n	800086e <GPIO_IRQITConfig+0x32>
			*NVIC_ISER0 |= (1<<IRQNum);
 8000858:	4b34      	ldr	r3, [pc, #208]	@ (800092c <GPIO_IRQITConfig+0xf0>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	79fa      	ldrb	r2, [r7, #7]
 800085e:	2101      	movs	r1, #1
 8000860:	fa01 f202 	lsl.w	r2, r1, r2
 8000864:	4611      	mov	r1, r2
 8000866:	4a31      	ldr	r2, [pc, #196]	@ (800092c <GPIO_IRQITConfig+0xf0>)
 8000868:	430b      	orrs	r3, r1
 800086a:	6013      	str	r3, [r2, #0]
		}

	}


}
 800086c:	e059      	b.n	8000922 <GPIO_IRQITConfig+0xe6>
		else if(IRQNum >31 && IRQNum<64){
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	2b1f      	cmp	r3, #31
 8000872:	d90f      	bls.n	8000894 <GPIO_IRQITConfig+0x58>
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	2b3f      	cmp	r3, #63	@ 0x3f
 8000878:	d80c      	bhi.n	8000894 <GPIO_IRQITConfig+0x58>
			*NVIC_ISER1 |= (1<<(IRQNum%32));
 800087a:	4b2d      	ldr	r3, [pc, #180]	@ (8000930 <GPIO_IRQITConfig+0xf4>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	79fa      	ldrb	r2, [r7, #7]
 8000880:	f002 021f 	and.w	r2, r2, #31
 8000884:	2101      	movs	r1, #1
 8000886:	fa01 f202 	lsl.w	r2, r1, r2
 800088a:	4611      	mov	r1, r2
 800088c:	4a28      	ldr	r2, [pc, #160]	@ (8000930 <GPIO_IRQITConfig+0xf4>)
 800088e:	430b      	orrs	r3, r1
 8000890:	6013      	str	r3, [r2, #0]
 8000892:	e046      	b.n	8000922 <GPIO_IRQITConfig+0xe6>
		else if(IRQNum>=64 && IRQNum<96){
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	2b3f      	cmp	r3, #63	@ 0x3f
 8000898:	d943      	bls.n	8000922 <GPIO_IRQITConfig+0xe6>
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	2b5f      	cmp	r3, #95	@ 0x5f
 800089e:	d840      	bhi.n	8000922 <GPIO_IRQITConfig+0xe6>
			*NVIC_ISER3 |= (1<<(IRQNum%64));
 80008a0:	4b24      	ldr	r3, [pc, #144]	@ (8000934 <GPIO_IRQITConfig+0xf8>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	79fa      	ldrb	r2, [r7, #7]
 80008a6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80008aa:	2101      	movs	r1, #1
 80008ac:	fa01 f202 	lsl.w	r2, r1, r2
 80008b0:	4611      	mov	r1, r2
 80008b2:	4a20      	ldr	r2, [pc, #128]	@ (8000934 <GPIO_IRQITConfig+0xf8>)
 80008b4:	430b      	orrs	r3, r1
 80008b6:	6013      	str	r3, [r2, #0]
}
 80008b8:	e033      	b.n	8000922 <GPIO_IRQITConfig+0xe6>
		if(IRQNum <=31){
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	2b1f      	cmp	r3, #31
 80008be:	d80a      	bhi.n	80008d6 <GPIO_IRQITConfig+0x9a>
			*NVIC_ICER0 |= (1<<IRQNum);
 80008c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000938 <GPIO_IRQITConfig+0xfc>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	79fa      	ldrb	r2, [r7, #7]
 80008c6:	2101      	movs	r1, #1
 80008c8:	fa01 f202 	lsl.w	r2, r1, r2
 80008cc:	4611      	mov	r1, r2
 80008ce:	4a1a      	ldr	r2, [pc, #104]	@ (8000938 <GPIO_IRQITConfig+0xfc>)
 80008d0:	430b      	orrs	r3, r1
 80008d2:	6013      	str	r3, [r2, #0]
}
 80008d4:	e025      	b.n	8000922 <GPIO_IRQITConfig+0xe6>
		else if(IRQNum >31 && IRQNum<64){
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	2b1f      	cmp	r3, #31
 80008da:	d90f      	bls.n	80008fc <GPIO_IRQITConfig+0xc0>
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	2b3f      	cmp	r3, #63	@ 0x3f
 80008e0:	d80c      	bhi.n	80008fc <GPIO_IRQITConfig+0xc0>
			*NVIC_ICER1 |= (1<<(IRQNum%32));
 80008e2:	4b16      	ldr	r3, [pc, #88]	@ (800093c <GPIO_IRQITConfig+0x100>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	79fa      	ldrb	r2, [r7, #7]
 80008e8:	f002 021f 	and.w	r2, r2, #31
 80008ec:	2101      	movs	r1, #1
 80008ee:	fa01 f202 	lsl.w	r2, r1, r2
 80008f2:	4611      	mov	r1, r2
 80008f4:	4a11      	ldr	r2, [pc, #68]	@ (800093c <GPIO_IRQITConfig+0x100>)
 80008f6:	430b      	orrs	r3, r1
 80008f8:	6013      	str	r3, [r2, #0]
 80008fa:	e012      	b.n	8000922 <GPIO_IRQITConfig+0xe6>
		else if(IRQNum>=64 && IRQNum<96){
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8000900:	d90f      	bls.n	8000922 <GPIO_IRQITConfig+0xe6>
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	2b5f      	cmp	r3, #95	@ 0x5f
 8000906:	d80c      	bhi.n	8000922 <GPIO_IRQITConfig+0xe6>
			*NVIC_ICER3 |= (1<<(IRQNum%64));
 8000908:	4b0d      	ldr	r3, [pc, #52]	@ (8000940 <GPIO_IRQITConfig+0x104>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	79fa      	ldrb	r2, [r7, #7]
 800090e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000912:	2101      	movs	r1, #1
 8000914:	fa01 f202 	lsl.w	r2, r1, r2
 8000918:	4611      	mov	r1, r2
 800091a:	4a09      	ldr	r2, [pc, #36]	@ (8000940 <GPIO_IRQITConfig+0x104>)
 800091c:	430b      	orrs	r3, r1
 800091e:	6013      	str	r3, [r2, #0]
}
 8000920:	e7ff      	b.n	8000922 <GPIO_IRQITConfig+0xe6>
 8000922:	bf00      	nop
 8000924:	370c      	adds	r7, #12
 8000926:	46bd      	mov	sp, r7
 8000928:	bc80      	pop	{r7}
 800092a:	4770      	bx	lr
 800092c:	e000e100 	.word	0xe000e100
 8000930:	e000e104 	.word	0xe000e104
 8000934:	e000e10c 	.word	0xe000e10c
 8000938:	e000e180 	.word	0xe000e180
 800093c:	e000e184 	.word	0xe000e184
 8000940:	e000e18c 	.word	0xe000e18c

08000944 <GPIO_IRQPriorityConfig>:

void GPIO_IRQPriorityConfig(uint8_t IRQNum, uint8_t IRQPriority){
 8000944:	b480      	push	{r7}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	460a      	mov	r2, r1
 800094e:	71fb      	strb	r3, [r7, #7]
 8000950:	4613      	mov	r3, r2
 8000952:	71bb      	strb	r3, [r7, #6]
	uint8_t iprx = IRQNum / 4;
 8000954:	79fb      	ldrb	r3, [r7, #7]
 8000956:	089b      	lsrs	r3, r3, #2
 8000958:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNum %4;
 800095a:	79fb      	ldrb	r3, [r7, #7]
 800095c:	f003 0303 	and.w	r3, r3, #3
 8000960:	73bb      	strb	r3, [r7, #14]
	uint8_t shift_amount = (8*iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);
 8000962:	7bbb      	ldrb	r3, [r7, #14]
 8000964:	00db      	lsls	r3, r3, #3
 8000966:	b2db      	uxtb	r3, r3
 8000968:	3304      	adds	r3, #4
 800096a:	737b      	strb	r3, [r7, #13]
	*(NVIC_PR_BASE_ADDR + iprx * 4) |= IRQPriority << shift_amount;
 800096c:	7bfb      	ldrb	r3, [r7, #15]
 800096e:	011b      	lsls	r3, r3, #4
 8000970:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000974:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	79b9      	ldrb	r1, [r7, #6]
 800097c:	7b7b      	ldrb	r3, [r7, #13]
 800097e:	fa01 f303 	lsl.w	r3, r1, r3
 8000982:	4619      	mov	r1, r3
 8000984:	7bfb      	ldrb	r3, [r7, #15]
 8000986:	011b      	lsls	r3, r3, #4
 8000988:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 800098c:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000990:	430a      	orrs	r2, r1
 8000992:	601a      	str	r2, [r3, #0]


}
 8000994:	bf00      	nop
 8000996:	3714      	adds	r7, #20
 8000998:	46bd      	mov	sp, r7
 800099a:	bc80      	pop	{r7}
 800099c:	4770      	bx	lr
	...

080009a0 <GPIO_IRQHandling>:
 * @brief  Handle the pending EXTI interrupt for a specific GPIO pin.
 *         Clears the interrupt pending bit.
 * @param  PinNum : GPIO pin number for which to clear the EXTI flag
 * @return None
 */
void GPIO_IRQHandling(uint8_t PinNum){
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	71fb      	strb	r3, [r7, #7]
	//clear the EXTI PR reg
	if(EXTI->PR & (1<<PinNum)){
 80009aa:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <GPIO_IRQHandling+0x3c>)
 80009ac:	695b      	ldr	r3, [r3, #20]
 80009ae:	79fa      	ldrb	r2, [r7, #7]
 80009b0:	2101      	movs	r1, #1
 80009b2:	fa01 f202 	lsl.w	r2, r1, r2
 80009b6:	4013      	ands	r3, r2
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d009      	beq.n	80009d0 <GPIO_IRQHandling+0x30>
		//clear by writing 1
		EXTI->PR |= (1<<PinNum);
 80009bc:	4b07      	ldr	r3, [pc, #28]	@ (80009dc <GPIO_IRQHandling+0x3c>)
 80009be:	695b      	ldr	r3, [r3, #20]
 80009c0:	79fa      	ldrb	r2, [r7, #7]
 80009c2:	2101      	movs	r1, #1
 80009c4:	fa01 f202 	lsl.w	r2, r1, r2
 80009c8:	4611      	mov	r1, r2
 80009ca:	4a04      	ldr	r2, [pc, #16]	@ (80009dc <GPIO_IRQHandling+0x3c>)
 80009cc:	430b      	orrs	r3, r1
 80009ce:	6153      	str	r3, [r2, #20]
	}


}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bc80      	pop	{r7}
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	40013c00 	.word	0x40013c00

080009e0 <memset>:
 80009e0:	4402      	add	r2, r0
 80009e2:	4603      	mov	r3, r0
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d100      	bne.n	80009ea <memset+0xa>
 80009e8:	4770      	bx	lr
 80009ea:	f803 1b01 	strb.w	r1, [r3], #1
 80009ee:	e7f9      	b.n	80009e4 <memset+0x4>

080009f0 <__libc_init_array>:
 80009f0:	b570      	push	{r4, r5, r6, lr}
 80009f2:	4d0d      	ldr	r5, [pc, #52]	@ (8000a28 <__libc_init_array+0x38>)
 80009f4:	4c0d      	ldr	r4, [pc, #52]	@ (8000a2c <__libc_init_array+0x3c>)
 80009f6:	1b64      	subs	r4, r4, r5
 80009f8:	10a4      	asrs	r4, r4, #2
 80009fa:	2600      	movs	r6, #0
 80009fc:	42a6      	cmp	r6, r4
 80009fe:	d109      	bne.n	8000a14 <__libc_init_array+0x24>
 8000a00:	4d0b      	ldr	r5, [pc, #44]	@ (8000a30 <__libc_init_array+0x40>)
 8000a02:	4c0c      	ldr	r4, [pc, #48]	@ (8000a34 <__libc_init_array+0x44>)
 8000a04:	f000 f818 	bl	8000a38 <_init>
 8000a08:	1b64      	subs	r4, r4, r5
 8000a0a:	10a4      	asrs	r4, r4, #2
 8000a0c:	2600      	movs	r6, #0
 8000a0e:	42a6      	cmp	r6, r4
 8000a10:	d105      	bne.n	8000a1e <__libc_init_array+0x2e>
 8000a12:	bd70      	pop	{r4, r5, r6, pc}
 8000a14:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a18:	4798      	blx	r3
 8000a1a:	3601      	adds	r6, #1
 8000a1c:	e7ee      	b.n	80009fc <__libc_init_array+0xc>
 8000a1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a22:	4798      	blx	r3
 8000a24:	3601      	adds	r6, #1
 8000a26:	e7f2      	b.n	8000a0e <__libc_init_array+0x1e>
 8000a28:	08000a50 	.word	0x08000a50
 8000a2c:	08000a50 	.word	0x08000a50
 8000a30:	08000a50 	.word	0x08000a50
 8000a34:	08000a54 	.word	0x08000a54

08000a38 <_init>:
 8000a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a3a:	bf00      	nop
 8000a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a3e:	bc08      	pop	{r3}
 8000a40:	469e      	mov	lr, r3
 8000a42:	4770      	bx	lr

08000a44 <_fini>:
 8000a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a46:	bf00      	nop
 8000a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a4a:	bc08      	pop	{r3}
 8000a4c:	469e      	mov	lr, r3
 8000a4e:	4770      	bx	lr
