// Seed: 3726839383
module module_0 (
    output tri id_0,
    input wor id_1,
    output supply1 id_2,
    input uwire id_3,
    output supply0 id_4
);
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1
    , id_5,
    output wire id_2,
    output wire id_3
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_0,
      id_3
  );
  assign modCall_1.id_4 = 0;
  assign id_3 = 1'b0;
endmodule
module module_2 (
    input supply0 id_0,
    inout wand id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5
);
  wire  id_7;
  logic id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
  logic [-1 : ""] id_9;
endmodule
