{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487280220760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487280220761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 22:23:40 2017 " "Processing started: Thu Feb 16 22:23:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487280220761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487280220761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myoFPGA -c myoFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off myoFPGA -c myoFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487280220761 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1487280221156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_system/synthesis/spi_system.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_system/synthesis/spi_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_system " "Found entity 1: spi_system" {  } { { "spi_system/synthesis/spi_system.v" "" { Text "/home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487280233862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487280233862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" "" { Text "/home/letrend/workspace/myoFpga/rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487280234243 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" "" { Text "/home/letrend/workspace/myoFpga/rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487280234243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487280234243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-rtl " "Found design unit 1: spi_slave-rtl" {  } { { "rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_slave.vhd" "" { Text "/home/letrend/workspace/myoFpga/rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_slave.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487280234244 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_slave.vhd" "" { Text "/home/letrend/workspace/myoFpga/rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_slave.vhd" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487280234244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487280234244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/blinker.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/blinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker " "Found entity 1: blinker" {  } { { "rtl/blinker.v" "" { Text "/home/letrend/workspace/myoFpga/rtl/blinker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487280234245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487280234245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/delay_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/delay_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_ctrl " "Found entity 1: delay_ctrl" {  } { { "rtl/delay_ctrl.v" "" { Text "/home/letrend/workspace/myoFpga/rtl/delay_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487280234245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487280234245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "rtl/oneshot.v" "" { Text "/home/letrend/workspace/myoFpga/rtl/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487280234246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487280234246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "rtl/counter.vhd" "" { Text "/home/letrend/workspace/myoFpga/rtl/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487280234246 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "rtl/counter.vhd" "" { Text "/home/letrend/workspace/myoFpga/rtl/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487280234246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487280234246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_system " "Elaborating entity \"spi_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1487280234312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot oneshot:os " "Elaborating entity \"oneshot\" for hierarchy \"oneshot:os\"" {  } { { "spi_system/synthesis/spi_system.v" "os" { Text "/home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487280234323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_ctrl delay_ctrl:dc " "Elaborating entity \"delay_ctrl\" for hierarchy \"delay_ctrl:dc\"" {  } { { "spi_system/synthesis/spi_system.v" "dc" { Text "/home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487280234327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker blinker:b " "Elaborating entity \"blinker\" for hierarchy \"blinker:b\"" {  } { { "spi_system/synthesis/spi_system.v" "b" { Text "/home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487280234331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c " "Elaborating entity \"counter\" for hierarchy \"counter:c\"" {  } { { "spi_system/synthesis/spi_system.v" "c" { Text "/home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487280234338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:spi " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:spi\"" {  } { { "spi_system/synthesis/spi_system.v" "spi" { Text "/home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487280234339 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1487280234715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1487280234883 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487280235052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1487280235146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487280235146 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "spi_system/synthesis/spi_system.v" "" { Text "/home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487280235260 "|spi_system|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1487280235260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1487280235261 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1487280235261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1487280235261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1487280235261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1219 " "Peak virtual memory: 1219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487280235268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 16 22:23:55 2017 " "Processing ended: Thu Feb 16 22:23:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487280235268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487280235268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487280235268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487280235268 ""}
