Release 14.5 Drc P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Thu Oct  6 12:20:05 2016

drc -z ADC_CTRL.ncd ADC_CTRL.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp PLL_250_INST/dcm_sp_inst,
   consult the device Data Sheet.
DRC detected 0 errors and 0 warnings.
