{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424260184552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424260184560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 18 03:49:44 2015 " "Processing started: Wed Feb 18 03:49:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424260184560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424260184560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424260184560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1424260185287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x8 " "Found entity 1: regfile32x8" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/regfile32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141L " "Found entity 1: CS141L" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198769 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "alu.sv(11) " "Verilog HDL Event Control warning at alu.sv(11): event expression contains \"\|\" or \"\|\|\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1424260198772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionROM " "Found entity 1: instructionROM" {  } { { "instructionROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file testpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testPC " "Found entity 1: testPC" {  } { { "testPC.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_logic " "Found entity 1: program_counter_logic" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/program_counter_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141ldup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141ldup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141Ldup " "Found entity 1: CS141Ldup" {  } { { "CS141Ldup.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141Ldup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmoduledup.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmoduledup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchdup " "Found entity 1: testbenchdup" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmoduledup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "untamperedcs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file untamperedcs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UNTAMPEREDCS141L " "Found entity 1: UNTAMPEREDCS141L" {  } { { "UNTAMPEREDCS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/UNTAMPEREDCS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "untampered2cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file untampered2cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UNTAMPERED2CS141L " "Found entity 1: UNTAMPERED2CS141L" {  } { { "UNTAMPERED2CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/UNTAMPERED2CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alutest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aluTest " "Found entity 1: aluTest" {  } { { "aluTest.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/aluTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testerrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file testerrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testerROM " "Found entity 1: testerROM" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecode " "Found entity 1: instructionDecode" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260198811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260198811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_26 testmodule.sv(62) " "Verilog HDL Implicit Net warning at testmodule.sv(62): created implicit net for \"SYNTHESIZED_WIRE_26\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_1 testmodule.sv(63) " "Verilog HDL Implicit Net warning at testmodule.sv(63): created implicit net for \"SYNTHESIZED_WIRE_1\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_2 testmodule.sv(64) " "Verilog HDL Implicit Net warning at testmodule.sv(64): created implicit net for \"SYNTHESIZED_WIRE_2\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_16 testmodule.sv(65) " "Verilog HDL Implicit Net warning at testmodule.sv(65): created implicit net for \"SYNTHESIZED_WIRE_16\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_3 testmodule.sv(69) " "Verilog HDL Implicit Net warning at testmodule.sv(69): created implicit net for \"SYNTHESIZED_WIRE_3\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_4 testmodule.sv(70) " "Verilog HDL Implicit Net warning at testmodule.sv(70): created implicit net for \"SYNTHESIZED_WIRE_4\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_5 testmodule.sv(71) " "Verilog HDL Implicit Net warning at testmodule.sv(71): created implicit net for \"SYNTHESIZED_WIRE_5\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_10 testmodule.sv(72) " "Verilog HDL Implicit Net warning at testmodule.sv(72): created implicit net for \"SYNTHESIZED_WIRE_10\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_27 testmodule.sv(76) " "Verilog HDL Implicit Net warning at testmodule.sv(76): created implicit net for \"SYNTHESIZED_WIRE_27\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_22 testmodule.sv(77) " "Verilog HDL Implicit Net warning at testmodule.sv(77): created implicit net for \"SYNTHESIZED_WIRE_22\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_8 testmodule.sv(80) " "Verilog HDL Implicit Net warning at testmodule.sv(80): created implicit net for \"SYNTHESIZED_WIRE_8\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmodule.sv(81) " "Verilog HDL Implicit Net warning at testmodule.sv(81): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction testmodule.sv(82) " "Verilog HDL Implicit Net warning at testmodule.sv(82): created implicit net for \"instruction\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_11 testmodule.sv(84) " "Verilog HDL Implicit Net warning at testmodule.sv(84): created implicit net for \"SYNTHESIZED_WIRE_11\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_18 testmodule.sv(85) " "Verilog HDL Implicit Net warning at testmodule.sv(85): created implicit net for \"SYNTHESIZED_WIRE_18\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_19 testmodule.sv(86) " "Verilog HDL Implicit Net warning at testmodule.sv(86): created implicit net for \"SYNTHESIZED_WIRE_19\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_20 testmodule.sv(87) " "Verilog HDL Implicit Net warning at testmodule.sv(87): created implicit net for \"SYNTHESIZED_WIRE_20\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_28 testmodule.sv(95) " "Verilog HDL Implicit Net warning at testmodule.sv(95): created implicit net for \"SYNTHESIZED_WIRE_28\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_9 testmodule.sv(100) " "Verilog HDL Implicit Net warning at testmodule.sv(100): created implicit net for \"SYNTHESIZED_WIRE_9\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_15 testmodule.sv(103) " "Verilog HDL Implicit Net warning at testmodule.sv(103): created implicit net for \"SYNTHESIZED_WIRE_15\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_23 testmodule.sv(104) " "Verilog HDL Implicit Net warning at testmodule.sv(104): created implicit net for \"SYNTHESIZED_WIRE_23\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_17 testmodule.sv(105) " "Verilog HDL Implicit Net warning at testmodule.sv(105): created implicit net for \"SYNTHESIZED_WIRE_17\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_25 testmodule.sv(119) " "Verilog HDL Implicit Net warning at testmodule.sv(119): created implicit net for \"SYNTHESIZED_WIRE_25\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovfl testmoduledup.sv(88) " "Verilog HDL Implicit Net warning at testmoduledup.sv(88): created implicit net for \"ovfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmoduledup.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ltfl testmoduledup.sv(89) " "Verilog HDL Implicit Net warning at testmoduledup.sv(89): created implicit net for \"ltfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmoduledup.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmoduledup.sv(90) " "Verilog HDL Implicit Net warning at testmoduledup.sv(90): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmoduledup.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res testmoduledup.sv(91) " "Verilog HDL Implicit Net warning at testmoduledup.sv(91): created implicit net for \"res\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmoduledup.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CS141L " "Elaborating entity \"CS141L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424260198889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst27 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst27\"" {  } { { "CS141L.bdf" "inst27" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 248 360 480 328 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260198938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst27 " "Elaborated megafunction instantiation \"21mux:inst27\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 248 360 480 328 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecode instructionDecode:inst26 " "Elaborating entity \"instructionDecode\" for hierarchy \"instructionDecode:inst26\"" {  } { { "CS141L.bdf" "inst26" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 328 976 1248 600 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260198940 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction instructionDecode.sv(34) " "Verilog HDL Always Construct warning at instructionDecode.sv(34): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 instructionDecode.sv(34) " "Verilog HDL assignment warning at instructionDecode.sv(34): truncated value with size 8 to match size of target (4)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction instructionDecode.sv(35) " "Verilog HDL Always Construct warning at instructionDecode.sv(35): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "labelPassFlag instructionDecode.sv(37) " "Verilog HDL Always Construct warning at instructionDecode.sv(37): variable \"labelPassFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode instructionDecode.sv(39) " "Verilog HDL Always Construct warning at instructionDecode.sv(39): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode instructionDecode.sv(60) " "Verilog HDL Always Construct warning at instructionDecode.sv(60): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(61) " "Verilog HDL Always Construct warning at instructionDecode.sv(61): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(62) " "Verilog HDL Always Construct warning at instructionDecode.sv(62): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(63) " "Verilog HDL Always Construct warning at instructionDecode.sv(63): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(64) " "Verilog HDL Always Construct warning at instructionDecode.sv(64): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(65) " "Verilog HDL Always Construct warning at instructionDecode.sv(65): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(66) " "Verilog HDL Always Construct warning at instructionDecode.sv(66): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(67) " "Verilog HDL Always Construct warning at instructionDecode.sv(67): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(68) " "Verilog HDL Always Construct warning at instructionDecode.sv(68): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198942 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(69) " "Verilog HDL Always Construct warning at instructionDecode.sv(69): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(70) " "Verilog HDL Always Construct warning at instructionDecode.sv(70): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(71) " "Verilog HDL Always Construct warning at instructionDecode.sv(71): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(72) " "Verilog HDL Always Construct warning at instructionDecode.sv(72): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(73) " "Verilog HDL Always Construct warning at instructionDecode.sv(73): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(74) " "Verilog HDL Always Construct warning at instructionDecode.sv(74): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs instructionDecode.sv(23) " "Verilog HDL Always Construct warning at instructionDecode.sv(23): inferring latch(es) for variable \"rs\", which holds its previous value in one or more paths through the always construct" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rt instructionDecode.sv(23) " "Verilog HDL Always Construct warning at instructionDecode.sv(23): inferring latch(es) for variable \"rt\", which holds its previous value in one or more paths through the always construct" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd instructionDecode.sv(23) " "Verilog HDL Always Construct warning at instructionDecode.sv(23): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "labelValue instructionDecode.sv(23) " "Verilog HDL Always Construct warning at instructionDecode.sv(23): inferring latch(es) for variable \"labelValue\", which holds its previous value in one or more paths through the always construct" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[0\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[0\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[1\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[1\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[2\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[2\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[3\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[3\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[4\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[4\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[5\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[5\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198943 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[6\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[6\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[7\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[7\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] instructionDecode.sv(23) " "Inferred latch for \"rd\[0\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] instructionDecode.sv(23) " "Inferred latch for \"rd\[1\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] instructionDecode.sv(23) " "Inferred latch for \"rd\[2\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] instructionDecode.sv(23) " "Inferred latch for \"rd\[3\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[0\] instructionDecode.sv(23) " "Inferred latch for \"rt\[0\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[1\] instructionDecode.sv(23) " "Inferred latch for \"rt\[1\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[2\] instructionDecode.sv(23) " "Inferred latch for \"rt\[2\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[3\] instructionDecode.sv(23) " "Inferred latch for \"rt\[3\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[0\] instructionDecode.sv(23) " "Inferred latch for \"rs\[0\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[1\] instructionDecode.sv(23) " "Inferred latch for \"rs\[1\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[2\] instructionDecode.sv(23) " "Inferred latch for \"rs\[2\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[3\] instructionDecode.sv(23) " "Inferred latch for \"rs\[3\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198944 "|CS141L|instructionDecode:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testerROM testerROM:inst " "Elaborating entity \"testerROM\" for hierarchy \"testerROM:inst\"" {  } { { "CS141L.bdf" "inst" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 464 760 912 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260198945 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 testerROM.sv(14) " "Net \"rom.data_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424260198946 "|CS141L|testerROM:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 testerROM.sv(14) " "Net \"rom.waddr_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424260198947 "|CS141L|testerROM:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 testerROM.sv(14) " "Net \"rom.we_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424260198947 "|CS141L|testerROM:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter_logic program_counter_logic:inst20 " "Elaborating entity \"program_counter_logic\" for hierarchy \"program_counter_logic:inst20\"" {  } { { "CS141L.bdf" "inst20" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 256 704 936 432 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260198948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 program_counter_logic.sv(32) " "Verilog HDL assignment warning at program_counter_logic.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/program_counter_logic.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424260198949 "|CS141L|program_counter_logic:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst29 " "Elaborating entity \"alu\" for hierarchy \"alu:inst29\"" {  } { { "CS141L.bdf" "inst29" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 144 1928 2136 256 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260198950 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "overflow add alu.sv(49) " "Verilog HDL warning at alu.sv(49): variable overflow in static task or function add may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 49 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "lessThanFlag lessThan alu.sv(100) " "Verilog HDL warning at alu.sv(100): variable lessThanFlag in static task or function lessThan may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 100 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(17) " "Verilog HDL Case Statement warning at alu.sv(17): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.sv(11) " "Verilog HDL Always Construct warning at alu.sv(11): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.sv(11) " "Verilog HDL Always Construct warning at alu.sv(11): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.result\[7\] 0 alu.sv(49) " "Net \"add.result\[7\]\" at alu.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.overflow 0 alu.sv(49) " "Net \"add.overflow\" at alu.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lessThan.lessThanFlag 0 alu.sv(100) " "Net \"lessThan.lessThanFlag\" at alu.sv(100) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[0\] alu.sv(11) " "Inferred latch for \"overflow\[0\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[1\] alu.sv(11) " "Inferred latch for \"overflow\[1\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[2\] alu.sv(11) " "Inferred latch for \"overflow\[2\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[3\] alu.sv(11) " "Inferred latch for \"overflow\[3\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[4\] alu.sv(11) " "Inferred latch for \"overflow\[4\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[5\] alu.sv(11) " "Inferred latch for \"overflow\[5\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[6\] alu.sv(11) " "Inferred latch for \"overflow\[6\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[7\] alu.sv(11) " "Inferred latch for \"overflow\[7\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.sv(11) " "Inferred latch for \"result\[0\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.sv(11) " "Inferred latch for \"result\[1\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198952 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.sv(11) " "Inferred latch for \"result\[2\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198953 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.sv(11) " "Inferred latch for \"result\[3\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198953 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.sv(11) " "Inferred latch for \"result\[4\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198953 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.sv(11) " "Inferred latch for \"result\[5\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198953 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.sv(11) " "Inferred latch for \"result\[6\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198953 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.sv(11) " "Inferred latch for \"result\[7\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424260198953 "|CS141L|alu:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile32x8 regfile32x8:inst9 " "Elaborating entity \"regfile32x8\" for hierarchy \"regfile32x8:inst9\"" {  } { { "CS141L.bdf" "inst9" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 312 1528 1776 520 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260198954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:bm1 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:bm1\"" {  } { { "CS141L.bdf" "bm1" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 632 1336 1448 720 "bm1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260198987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:bm1 " "Elaborated megafunction instantiation \"BUSMUX:bm1\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 632 1336 1448 720 "bm1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260198988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:bm1 " "Instantiated megafunction \"BUSMUX:bm1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260198989 ""}  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 632 1336 1448 720 "bm1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424260198989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:bm1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:bm1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/14.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260199057 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:bm1\|lpm_mux:\$00000 BUSMUX:bm1 " "Elaborated megafunction instantiation \"BUSMUX:bm1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:bm1\"" {  } { { "busmux.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 632 1336 1448 720 "bm1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260199060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424260199121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424260199121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:bm1\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:bm1\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260199121 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructionDecode:inst26\|opcode~0 " "Found clock multiplexer instructionDecode:inst26\|opcode~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424260199418 "|CS141L|instructionDecode:inst26|opcode~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructionDecode:inst26\|opcode\[1\] " "Found clock multiplexer instructionDecode:inst26\|opcode\[1\]" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424260199418 "|CS141L|instructionDecode:inst26|opcode[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructionDecode:inst26\|opcode\[2\] " "Found clock multiplexer instructionDecode:inst26\|opcode\[2\]" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424260199418 "|CS141L|instructionDecode:inst26|opcode[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructionDecode:inst26\|opcode~1 " "Found clock multiplexer instructionDecode:inst26\|opcode~1" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424260199418 "|CS141L|instructionDecode:inst26|opcode~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1424260199418 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst27\|5~0 " "Found clock multiplexer 21mux:inst27\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/altera/14.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424260199507 "|CS141L|21mux:inst27|5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1424260199507 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "regfile32x8:inst9\|labelfile " "RAM logic \"regfile32x8:inst9\|labelfile\" is uninferred due to inappropriate RAM size" {  } { { "regfile32x8.sv" "labelfile" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/regfile32x8.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1424260199530 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1424260199530 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Minh/Documents/GitHub/CS141L/Project3/db/CS141L.ram0_testerROM_61eacb6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Minh/Documents/GitHub/CS141L/Project3/db/CS141L.ram0_testerROM_61eacb6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1424260199534 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "testerROM:inst\|rom~0 " "Found clock multiplexer testerROM:inst\|rom~0" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424260199608 "|CS141L|testerROM:inst|rom~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructionDecode:inst26\|Selector1~0 " "Found clock multiplexer instructionDecode:inst26\|Selector1~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424260199608 "|CS141L|instructionDecode:inst26|Selector1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructionDecode:inst26\|Selector2~0 " "Found clock multiplexer instructionDecode:inst26\|Selector2~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424260199608 "|CS141L|instructionDecode:inst26|Selector2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "testerROM:inst\|rom~1 " "Found clock multiplexer testerROM:inst\|rom~1" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424260199608 "|CS141L|testerROM:inst|rom~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "testerROM:inst\|rom~2 " "Found clock multiplexer testerROM:inst\|rom~2" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424260199608 "|CS141L|testerROM:inst|rom~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1424260199608 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:inst29\|result\[3\] alu:inst29\|result\[7\] " "Duplicate LATCH primitive \"alu:inst29\|result\[3\]\" merged with LATCH primitive \"alu:inst29\|result\[7\]\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260199873 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:inst29\|result\[4\] alu:inst29\|result\[7\] " "Duplicate LATCH primitive \"alu:inst29\|result\[4\]\" merged with LATCH primitive \"alu:inst29\|result\[7\]\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260199873 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:inst29\|result\[5\] alu:inst29\|result\[7\] " "Duplicate LATCH primitive \"alu:inst29\|result\[5\]\" merged with LATCH primitive \"alu:inst29\|result\[7\]\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260199873 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:inst29\|result\[6\] alu:inst29\|result\[7\] " "Duplicate LATCH primitive \"alu:inst29\|result\[6\]\" merged with LATCH primitive \"alu:inst29\|result\[7\]\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424260199873 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1424260199873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instructionDecode:inst26\|rd\[1\] " "Latch instructionDecode:inst26\|rd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst26\|WideNor0~0 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst26\|WideNor0~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424260199874 ""}  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424260199874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instructionDecode:inst26\|rd\[0\] " "Latch instructionDecode:inst26\|rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst26\|WideNor0~1 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst26\|WideNor0~1" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424260199875 ""}  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424260199875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instructionDecode:inst26\|rd\[2\] " "Latch instructionDecode:inst26\|rd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst26\|WideNor0~1 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst26\|WideNor0~1" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424260199875 ""}  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424260199875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst29\|result\[7\] " "Latch alu:inst29\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst26\|opcode~0 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst26\|opcode~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424260199876 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424260199876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst29\|result\[2\] " "Latch alu:inst29\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst26\|opcode~0 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst26\|opcode~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424260199876 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424260199876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst29\|result\[1\] " "Latch alu:inst29\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst26\|opcode~0 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst26\|opcode~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424260199876 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424260199876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst29\|result\[0\] " "Latch alu:inst29\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst26\|opcode~0 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst26\|opcode~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424260199876 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424260199876 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_value\[3\] GND " "Pin \"instruction_value\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 672 952 1157 688 "instruction_value\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424260199927 "|CS141L|instruction_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_value\[2\] GND " "Pin \"instruction_value\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 672 952 1157 688 "instruction_value\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424260199927 "|CS141L|instruction_value[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1424260199927 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1424260200047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1424260200263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260200263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "259 " "Implemented 259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1424260200480 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1424260200480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Implemented 225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1424260200480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1424260200480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424260200521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 18 03:50:00 2015 " "Processing ended: Wed Feb 18 03:50:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424260200521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424260200521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424260200521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424260200521 ""}
