
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117027                       # Number of seconds simulated
sim_ticks                                117027187060                       # Number of ticks simulated
final_tick                               1168373167052                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106939                       # Simulator instruction rate (inst/s)
host_op_rate                                   134842                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3802187                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903576                       # Number of bytes of host memory used
host_seconds                                 30778.91                       # Real time elapsed on the host
sim_insts                                  3291475415                       # Number of instructions simulated
sim_ops                                    4150292320                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       592512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1959808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1000832                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3558400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1600640                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1600640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4629                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15311                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7819                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27800                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12505                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12505                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5063029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16746604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8552132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30406610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              44844                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13677506                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13677506                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13677506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5063029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16746604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8552132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44084115                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140488821                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23662550                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19384349                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2005865                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9657217                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9356376                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2422347                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92251                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105034895                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127015052                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23662550                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11778723                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27519185                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5998082                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3449081                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12287189                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1567364                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    139978083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.534714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112458898     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220574      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3775384      2.70%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2194649      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1718148      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1510952      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          927514      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2326117      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12845847      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    139978083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168430                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.904094                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104370419                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4622562                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26939478                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        70903                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3974713                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3880373                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153089577                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1197                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3974713                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104896758                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         599627                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3123423                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26466933                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       916622                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152053773                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93378                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529307                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214688421                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    707407788                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    707407788                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42698046                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34230                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17143                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2667134                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14112390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7223664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70145                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1646701                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147075756                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34231                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138112486                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        87724                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21827184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48350951                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    139978083                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986672                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.547355                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83615815     59.73%     59.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21637574     15.46%     75.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11649930      8.32%     83.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8653424      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8435343      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3118848      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2370211      1.69%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317602      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       179336      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    139978083                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123226     28.07%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164054     37.37%     65.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151662     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116567673     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870060      1.35%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12459027      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7198639      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138112486                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.983085                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             438942                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    416729715                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168937405                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135164548                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138551428                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       283670                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2936583                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       116641                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3974713                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401287                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53690                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147109987                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       765209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14112390                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7223664                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17143                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1155092                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064540                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2219632                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135961247                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12146678                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2151233                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19345103                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242075                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7198425                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.967773                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135164607                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135164548                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79914045                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221360574                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.962102                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.361013                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23846076                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2022799                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136003370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.906332                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714737                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86151963     63.35%     63.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24024117     17.66%     81.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9396459      6.91%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4944313      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4206317      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2027370      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       947748      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1475092      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829991      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136003370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829991                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280283607                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298196847                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 510738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.404888                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.404888                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.711800                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.711800                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611427279                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188718417                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142945490                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140488821                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23393047                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18956774                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2024140                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9514274                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8991146                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2501967                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90375                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    102050746                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128760757                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23393047                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11493113                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28132620                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6567680                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2894571                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11907915                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1633802                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137576230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.142647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.556311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       109443610     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2636489      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2021459      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4960170      3.61%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1121075      0.81%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1599433      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1215145      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          761989      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13816860     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137576230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166512                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916520                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       100853725                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4454627                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27700135                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       110525                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4457216                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4038020                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41087                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155317126                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        73991                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4457216                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       101707128                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1257662                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1759550                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26948207                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1446465                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153719656                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        15777                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        268125                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       602478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       144858                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    215957806                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    715982002                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    715982002                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170603597                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45354179                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37692                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21165                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4977070                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14821379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7243221                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123155                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1607691                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151033132                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37683                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140326034                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       189192                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27514130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59544599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4631                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137576230                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.019987                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.566019                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     78814239     57.29%     57.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24685172     17.94%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11540890      8.39%     83.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8456990      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7526888      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2987331      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2957758      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       458339      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       148623      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137576230                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         563230     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        113418     13.85%     82.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142477     17.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117771481     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2110390      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16526      0.01%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13252151      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7175486      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140326034                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.998841                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             819125                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005837                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    419236608                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178585365                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136800686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141145159                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       345717                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3593253                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1039                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          420                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       220976                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4457216                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         795893                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90970                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151070815                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        48227                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14821379                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7243221                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21157                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         79347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          420                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1101828                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2255345                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137805345                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12736656                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2520682                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19910369                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19571855                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7173713                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.980899                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136981008                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136800686                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82050250                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227291097                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.973748                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360992                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99946726                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122744229                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28327969                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33052                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2028046                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133119014                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.922064                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694263                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     82772957     62.18%     62.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23550856     17.69%     79.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10380771      7.80%     87.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5446870      4.09%     91.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4333762      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1562717      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1318749      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       988562      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2763770      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133119014                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99946726                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122744229                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18250367                       # Number of memory references committed
system.switch_cpus1.commit.loads             11228122                       # Number of loads committed
system.switch_cpus1.commit.membars              16526                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17636142                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110596879                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2498916                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2763770                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           281427442                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          306601830                       # The number of ROB writes
system.switch_cpus1.timesIdled                  67674                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2912591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99946726                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122744229                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99946726                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.405637                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.405637                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.711421                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.711421                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       621407607                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190543772                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145323266                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33052                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140488821                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21850679                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18013862                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1948202                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8913356                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8378657                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2291368                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86305                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106383356                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120039151                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21850679                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10670025                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25089980                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5775977                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3030034                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12343184                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1613320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138298624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.065647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.485827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113208644     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1308275      0.95%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1853494      1.34%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2422450      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2714417      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2019959      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1164015      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1705597      1.23%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11901773      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138298624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.155533                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.854439                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105209952                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4595083                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24640933                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        57642                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3795013                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3489073                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     144833779                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3795013                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105941478                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1042179                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2246264                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23970109                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1303574                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143869091                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          736                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        263439                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       538691                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          505                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    200637204                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    672131002                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    672131002                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163862723                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36774475                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38052                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22055                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3940108                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13666033                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7104239                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117557                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1548008                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         139834151                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38011                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130822996                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26124                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20180875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47671688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6015                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138298624                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.945946                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505816                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82940680     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22293864     16.12%     76.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12353038      8.93%     85.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7970243      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7306353      5.28%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2914378      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1770083      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       505353      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       244632      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138298624                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          63022     22.77%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         92317     33.35%     56.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       121493     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109827711     83.95%     83.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1997778      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15997      0.01%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11932300      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7049210      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130822996                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.931199                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             276832                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002116                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    400247572                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    160053363                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128326014                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     131099828                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       319703                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2852258                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          326                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       172635                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3795013                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         783286                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107080                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    139872162                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1338904                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13666033                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7104239                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22013                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81532                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          326                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1145122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1101531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2246653                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    129058298                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11770177                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1764698                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18817882                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18083730                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7047705                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.918637                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128326257                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128326014                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75174045                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        204193283                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.913425                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368151                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95967690                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117948159                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21931937                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31996                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1980166                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134503611                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.876914                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683805                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86692591     64.45%     64.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22986946     17.09%     81.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9030440      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4646574      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4051133      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1947739      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1686749      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       794622      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2666817      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134503611                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95967690                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117948159                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17745379                       # Number of memory references committed
system.switch_cpus2.commit.loads             10813775                       # Number of loads committed
system.switch_cpus2.commit.membars              15998                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16916024                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106314776                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2406656                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2666817                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           271716890                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          283555242                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45034                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2190197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95967690                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117948159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95967690                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.463918                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.463918                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.683098                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.683098                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       581539624                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178051053                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135681838                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31996                       # number of misc regfile writes
system.l2.replacements                          27801                       # number of replacements
system.l2.tagsinuse                      32767.970987                       # Cycle average of tags in use
system.l2.total_refs                          1625534                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60569                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.837722                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1223.743818                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.775090                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2047.945816                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.461366                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5493.405135                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.043240                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3458.706463                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4787.717672                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7367.297506                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8354.874881                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.037346                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000390                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.062498                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000319                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.167645                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000337                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.105551                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.146110                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.224832                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.254971                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28351                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        57771                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        42676                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  128798                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54276                       # number of Writeback hits
system.l2.Writeback_hits::total                 54276                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28351                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        57771                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        42676                       # number of demand (read+write) hits
system.l2.demand_hits::total                   128798                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28351                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        57771                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        42676                       # number of overall hits
system.l2.overall_hits::total                  128798                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4629                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15311                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7812                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27793                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4629                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15311                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7819                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27800                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4629                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15311                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7819                       # number of overall misses
system.l2.overall_misses::total                 27800                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2587537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    959845908                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2180319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2955614850                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2125649                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1556659042                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5479013305                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1379069                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1379069                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2587537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    959845908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2180319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2955614850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2125649                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1558038111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5480392374                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2587537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    959845908                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2180319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2955614850                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2125649                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1558038111                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5480392374                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        73082                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        50488                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              156591                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54276                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54276                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32980                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        73082                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        50495                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               156598                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32980                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        73082                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        50495                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              156598                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.140358                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.209504                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.154730                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.177488                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.140358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.209504                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.154847                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177525                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.140358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.209504                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.154847                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177525                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172502.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207354.916397                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 167716.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 193038.655215                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 163511.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 199265.110343                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 197136.448206                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 197009.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 197009.857143                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172502.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207354.916397                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 167716.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 193038.655215                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 163511.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 199263.091316                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 197136.416331                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172502.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207354.916397                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 167716.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 193038.655215                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 163511.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 199263.091316                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 197136.416331                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12505                       # number of writebacks
system.l2.writebacks::total                     12505                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4629                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15311                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7812                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27793                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27800                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27800                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1714356                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    690221404                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1422324                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2063537174                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1368497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1101388722                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3859652477                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       970662                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       970662                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1714356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    690221404                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1422324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2063537174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1368497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1102359384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3860623139                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1714356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    690221404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1422324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2063537174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1368497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1102359384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3860623139                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.140358                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.209504                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.154730                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.177488                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.140358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.209504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.154847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.177525                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.140358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.209504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.154847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.177525                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 114290.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149108.101966                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 109409.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 134774.813794                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       105269                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 140986.779570                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 138871.387652                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       138666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       138666                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 114290.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149108.101966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 109409.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 134774.813794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst       105269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 140984.701880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 138871.335935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 114290.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149108.101966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 109409.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 134774.813794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst       105269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 140984.701880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 138871.335935                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997292                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012294826                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195867.301518                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997292                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12287174                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12287174                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12287174                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12287174                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12287174                       # number of overall hits
system.cpu0.icache.overall_hits::total       12287174                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2869537                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2869537                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2869537                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2869537                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2869537                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2869537                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12287189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12287189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12287189                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12287189                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12287189                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12287189                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 191302.466667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 191302.466667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 191302.466667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 191302.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 191302.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 191302.466667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2712237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2712237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2712237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2712237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2712237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2712237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180815.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180815.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180815.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180815.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180815.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180815.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32980                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162338639                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33236                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.421681                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415192                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584808                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903966                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096034                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9058035                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9058035                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17115                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16130884                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16130884                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16130884                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16130884                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84384                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84384                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84384                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84384                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84384                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84384                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7993517553                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7993517553                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7993517553                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7993517553                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7993517553                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7993517553                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9142419                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9142419                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16215268                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16215268                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16215268                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16215268                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009230                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009230                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005204                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005204                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005204                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005204                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94727.881506                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94727.881506                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94727.881506                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94727.881506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94727.881506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94727.881506                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9399                       # number of writebacks
system.cpu0.dcache.writebacks::total             9399                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51404                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51404                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51404                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51404                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51404                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51404                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32980                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32980                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2854480126                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2854480126                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2854480126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2854480126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2854480126                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2854480126                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86551.853426                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86551.853426                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86551.853426                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86551.853426                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86551.853426                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86551.853426                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996623                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010622336                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037545.032258                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996623                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11907900                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11907900                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11907900                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11907900                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11907900                       # number of overall hits
system.cpu1.icache.overall_hits::total       11907900                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2662222                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2662222                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2662222                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2662222                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2662222                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2662222                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11907915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11907915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11907915                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11907915                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11907915                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11907915                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 177481.466667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 177481.466667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 177481.466667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 177481.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 177481.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 177481.466667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2288219                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2288219                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2288219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2288219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2288219                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2288219                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 176016.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 176016.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 176016.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 176016.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 176016.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 176016.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73082                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               179377106                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 73338                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2445.895798                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.436291                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.563709                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900142                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099858                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9587442                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9587442                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6989193                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6989193                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20962                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20962                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16526                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16526                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16576635                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16576635                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16576635                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16576635                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       176892                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176892                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       176892                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176892                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       176892                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176892                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18985204762                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18985204762                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18985204762                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18985204762                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18985204762                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18985204762                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9764334                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9764334                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6989193                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6989193                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16526                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16526                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16753527                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16753527                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16753527                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16753527                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018116                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018116                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010558                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010558                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010558                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010558                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107326.531228                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107326.531228                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107326.531228                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107326.531228                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107326.531228                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107326.531228                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21461                       # number of writebacks
system.cpu1.dcache.writebacks::total            21461                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       103810                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       103810                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       103810                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       103810                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       103810                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       103810                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73082                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73082                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73082                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73082                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73082                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73082                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6873681192                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6873681192                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6873681192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6873681192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6873681192                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6873681192                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007485                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007485                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94054.366219                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94054.366219                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94054.366219                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94054.366219                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94054.366219                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94054.366219                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996161                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009204962                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2034687.423387                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996161                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12343167                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12343167                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12343167                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12343167                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12343167                       # number of overall hits
system.cpu2.icache.overall_hits::total       12343167                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2786868                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2786868                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2786868                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2786868                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2786868                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2786868                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12343184                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12343184                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12343184                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12343184                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12343184                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12343184                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163933.411765                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163933.411765                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163933.411765                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163933.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163933.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163933.411765                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2253949                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2253949                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2253949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2253949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2253949                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2253949                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 173380.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 173380.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 173380.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 173380.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 173380.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 173380.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50495                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171181384                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50751                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3372.965735                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.281712                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.718288                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911257                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088743                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8764957                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8764957                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6895753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6895753                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16868                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16868                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15998                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15998                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15660710                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15660710                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15660710                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15660710                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       145963                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       145963                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2866                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2866                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       148829                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        148829                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       148829                       # number of overall misses
system.cpu2.dcache.overall_misses::total       148829                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15489233251                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15489233251                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    436637811                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    436637811                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15925871062                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15925871062                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15925871062                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15925871062                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8910920                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8910920                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6898619                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6898619                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15998                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15998                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15809539                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15809539                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15809539                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15809539                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016380                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016380                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000415                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000415                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009414                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009414                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009414                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009414                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 106117.531505                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106117.531505                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 152350.945918                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 152350.945918                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107007.848349                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107007.848349                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107007.848349                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107007.848349                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       846481                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 120925.857143                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23416                       # number of writebacks
system.cpu2.dcache.writebacks::total            23416                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        95475                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        95475                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2859                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2859                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        98334                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        98334                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        98334                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        98334                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50488                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50488                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50495                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50495                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50495                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50495                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4423408130                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4423408130                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1437169                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1437169                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4424845299                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4424845299                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4424845299                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4424845299                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003194                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003194                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003194                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003194                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87613.059143                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87613.059143                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 205309.857143                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 205309.857143                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87629.375166                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87629.375166                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87629.375166                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87629.375166                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
