Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Thu Jan  9 14:43:12 2025
| Host             : DESKTOP-87K58HJ running 64-bit major release  (build 9200)
| Command          : report_power -file soc_axi_lite_top_power_routed.rpt -pb soc_axi_lite_top_power_summary_routed.pb -rpx soc_axi_lite_top_power_routed.rpx
| Design           : soc_axi_lite_top
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.332        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.181        |
| Device Static (W)        | 0.151        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |        6 |       --- |             --- |
| Slice Logic              |     0.011 |    19612 |       --- |             --- |
|   LUT as Logic           |     0.009 |     8082 |    133800 |            6.04 |
|   LUT as Distributed RAM |     0.002 |     2476 |     46200 |            5.36 |
|   Register               |    <0.001 |     5688 |    269200 |            2.11 |
|   CARRY4                 |    <0.001 |      210 |     33450 |            0.63 |
|   F7/F8 Muxes            |    <0.001 |     1103 |    133800 |            0.82 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register  |    <0.001 |        2 |     46200 |           <0.01 |
|   Others                 |     0.000 |      939 |       --- |             --- |
| Signals                  |     0.035 |    14618 |       --- |             --- |
| Block RAM                |     0.004 |      256 |       365 |           70.14 |
| PLL                      |     0.100 |        1 |        10 |           10.00 |
| DSPs                     |    <0.001 |        4 |       740 |            0.54 |
| I/O                      |     0.004 |       55 |       400 |           13.75 |
| Static Power             |     0.151 |          |           |                 |
| Total                    |     0.332 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.121 |       0.085 |      0.036 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.082 |       0.051 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.001 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.007 |       0.000 |      0.007 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+-----------------------------------+-----------------+
| Clock            | Domain                            | Constraint (ns) |
+------------------+-----------------------------------+-----------------+
| clk              | clk                               |            10.0 |
| clkfbout_clk_pll | pll.clk_pll/inst/clkfbout_clk_pll |            10.0 |
| cpu_clk_clk_pll  | pll.clk_pll/inst/cpu_clk_clk_pll  |            20.0 |
| sys_clk_clk_pll  | pll.clk_pll/inst/sys_clk_clk_pll  |            10.0 |
+------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------+-----------+
| Name                                              | Power (W) |
+---------------------------------------------------+-----------+
| soc_axi_lite_top                                  |     0.181 |
|   pll.clk_pll                                     |     0.101 |
|     inst                                          |     0.101 |
|   u_axi_clock_sync                                |     0.006 |
|     inst                                          |     0.006 |
|       gen_clock_conv.gen_async_conv.asyncfifo_axi |     0.006 |
|   u_axi_crossbar_1x2                              |     0.005 |
|     inst                                          |     0.005 |
|       gen_samd.crossbar_samd                      |     0.005 |
|   u_axi_ram                                       |     0.030 |
|     ram                                           |     0.030 |
|       U0                                          |     0.030 |
|   u_confreg                                       |     0.007 |
|   u_cpu                                           |     0.028 |
|     cache                                         |     0.021 |
|       d_cache_simple                              |     0.006 |
|       i_cache_simple                              |     0.015 |
|     mips_with_sram_like                           |     0.007 |
|       mips_core                                   |     0.007 |
+---------------------------------------------------+-----------+


