vhdl xil_defaultlib  \
"../../../bd/design_2/ip/design_2_v_tc_0_0/sim/design_2_v_tc_0_0.vhd" \
"../../../bd/design_2/ip/design_2_i2c_sender_adv7511_0_0/sim/design_2_i2c_sender_adv7511_0_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_bram_ctrl_0_0/sim/design_2_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_0c5c_psr_aclk_0.vhd" \
"../../../../tp2_p2.srcs/sources_1/bd/design_2/ipshared/47ba/hdl/vhdl/im_load_mm_gmem_m_axi.vhd" \
"../../../../tp2_p2.srcs/sources_1/bd/design_2/ipshared/47ba/hdl/vhdl/im_load_mm_mem_lobkb.vhd" \
"../../../../tp2_p2.srcs/sources_1/bd/design_2/ipshared/47ba/hdl/vhdl/regslice_core.vhd" \
"../../../../tp2_p2.srcs/sources_1/bd/design_2/ipshared/47ba/hdl/vhdl/im_load_mm.vhd" \
"../../../bd/design_2/ip/design_2_im_load_mm_0_0/sim/design_2_im_load_mm_0_0.vhd" \
"../../../bd/design_2/ip/design_2_proc_sys_reset_0_0/sim/design_2_proc_sys_reset_0_0.vhd" \
"../../../bd/design_2/ip/design_2_proc_sys_reset_0_1/sim/design_2_proc_sys_reset_0_1.vhd" \
"../../../bd/design_2/sim/design_2.vhd" \

nosort
