// Seed: 4155013556
module module_0 (
    id_1
);
  output wire id_1;
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 (id_4);
endmodule
module module_2 #(
    parameter id_2 = 32'd70,
    parameter id_3 = 32'd99
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  module_0 modCall_1 (id_5);
  inout wire _id_2;
  inout wire id_1;
  logic [id_3 : id_2] id_9;
  ;
  assign id_5 = id_9;
  wand id_10;
  assign id_10 = {id_8, -1};
endmodule
