; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_avg_pool2d_29(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %5 = shl i32 %4, 9, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 1, !dbg !12
  %8 = and i32 %7, 510, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = icmp slt i32 %9, 129792, !dbg !14
  %11 = add i32 %9, -2688, !dbg !15
  %12 = sext i32 %11 to i64, !dbg !16
  %13 = getelementptr float, ptr addrspace(1) %0, i64 %12, !dbg !16
  %14 = add i32 %9, -2496, !dbg !17
  %15 = sext i32 %14 to i64, !dbg !18
  %16 = getelementptr float, ptr addrspace(1) %0, i64 %15, !dbg !18
  %17 = add i32 %9, -2304, !dbg !19
  %18 = sext i32 %17 to i64, !dbg !20
  %19 = getelementptr float, ptr addrspace(1) %0, i64 %18, !dbg !20
  %20 = add i32 %9, -192, !dbg !21
  %21 = sext i32 %20 to i64, !dbg !22
  %22 = getelementptr float, ptr addrspace(1) %0, i64 %21, !dbg !22
  %23 = sext i32 %9 to i64, !dbg !23
  %24 = getelementptr float, ptr addrspace(1) %0, i64 %23, !dbg !23
  %25 = add i32 %9, 192, !dbg !24
  %26 = sext i32 %25 to i64, !dbg !25
  %27 = getelementptr float, ptr addrspace(1) %0, i64 %26, !dbg !25
  %28 = add i32 %9, 2304, !dbg !26
  %29 = sext i32 %28 to i64, !dbg !27
  %30 = getelementptr float, ptr addrspace(1) %0, i64 %29, !dbg !27
  %31 = add i32 %9, 2496, !dbg !28
  %32 = sext i32 %31 to i64, !dbg !29
  %33 = getelementptr float, ptr addrspace(1) %0, i64 %32, !dbg !29
  %34 = add i32 %9, 2688, !dbg !30
  %35 = sext i32 %34 to i64, !dbg !31
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !31
  %37 = insertelement <2 x i32> poison, i32 %9, i64 0, !dbg !32
  %38 = shufflevector <2 x i32> %37, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !32
  %39 = sdiv <2 x i32> %38, <i32 192, i32 2496>, !dbg !32
  %40 = srem <2 x i32> %39, splat (i32 13), !dbg !33
  %41 = extractelement <2 x i32> %40, i64 1, !dbg !34
  %42 = icmp sgt i32 %41, 0, !dbg !35
  %43 = extractelement <2 x i32> %40, i64 0, !dbg !36
  %44 = add nsw i32 %43, -1, !dbg !37
  %45 = icmp sgt i32 %43, 0, !dbg !38
  %46 = and i1 %42, %45, !dbg !39
  %47 = and i1 %10, %46, !dbg !40
  %48 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %13, i1 %47, i32 0, i1 %47, i32 0, i1 %47) #1, !dbg !41
  %49 = extractvalue { i32, i32 } %48, 0, !dbg !41
  %50 = extractvalue { i32, i32 } %48, 1, !dbg !41
  %51 = bitcast i32 %49 to float, !dbg !41
  %52 = bitcast i32 %50 to float, !dbg !41
  %53 = icmp sgt i32 %43, -1, !dbg !42
  %54 = and i1 %42, %53, !dbg !43
  %55 = and i1 %10, %54, !dbg !44
  %56 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %16, i1 %55, i32 0, i1 %55, i32 0, i1 %55) #1, !dbg !45
  %57 = extractvalue { i32, i32 } %56, 0, !dbg !45
  %58 = extractvalue { i32, i32 } %56, 1, !dbg !45
  %59 = bitcast i32 %57 to float, !dbg !45
  %60 = bitcast i32 %58 to float, !dbg !45
  %61 = fadd float %51, %59, !dbg !46
  %62 = fadd float %52, %60, !dbg !46
  %63 = add nsw i32 %43, 1, !dbg !47
  %64 = icmp ult i32 %63, 13, !dbg !47
  %65 = and i1 %42, %64, !dbg !48
  %66 = and i1 %10, %65, !dbg !49
  %67 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %19, i1 %66, i32 0, i1 %66, i32 0, i1 %66) #1, !dbg !50
  %68 = extractvalue { i32, i32 } %67, 0, !dbg !50
  %69 = extractvalue { i32, i32 } %67, 1, !dbg !50
  %70 = bitcast i32 %68 to float, !dbg !50
  %71 = bitcast i32 %69 to float, !dbg !50
  %72 = fadd float %61, %70, !dbg !51
  %73 = fadd float %62, %71, !dbg !51
  %74 = icmp sgt i32 %41, -1, !dbg !52
  %75 = and i1 %74, %45, !dbg !53
  %76 = and i1 %10, %75, !dbg !54
  %77 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %22, i1 %76, i32 0, i1 %76, i32 0, i1 %76) #1, !dbg !55
  %78 = extractvalue { i32, i32 } %77, 0, !dbg !55
  %79 = extractvalue { i32, i32 } %77, 1, !dbg !55
  %80 = bitcast i32 %78 to float, !dbg !55
  %81 = bitcast i32 %79 to float, !dbg !55
  %82 = fadd float %72, %80, !dbg !56
  %83 = fadd float %73, %81, !dbg !56
  %84 = or i32 %41, %43, !dbg !36
  %85 = icmp sgt i32 %84, -1, !dbg !36
  %86 = and i1 %10, %85, !dbg !57
  %87 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %24, i1 %86, i32 0, i1 %86, i32 0, i1 %86) #1, !dbg !58
  %88 = extractvalue { i32, i32 } %87, 0, !dbg !58
  %89 = extractvalue { i32, i32 } %87, 1, !dbg !58
  %90 = bitcast i32 %88 to float, !dbg !58
  %91 = bitcast i32 %89 to float, !dbg !58
  %92 = fadd float %82, %90, !dbg !59
  %93 = fadd float %83, %91, !dbg !59
  %94 = and i1 %74, %64, !dbg !60
  %95 = and i1 %10, %94, !dbg !61
  %96 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %27, i1 %95, i32 0, i1 %95, i32 0, i1 %95) #1, !dbg !62
  %97 = extractvalue { i32, i32 } %96, 0, !dbg !62
  %98 = extractvalue { i32, i32 } %96, 1, !dbg !62
  %99 = bitcast i32 %97 to float, !dbg !62
  %100 = bitcast i32 %98 to float, !dbg !62
  %101 = fadd float %92, %99, !dbg !63
  %102 = fadd float %93, %100, !dbg !63
  %103 = add nsw i32 %41, 1, !dbg !64
  %104 = icmp ult i32 %103, 13, !dbg !64
  %105 = and i1 %45, %104, !dbg !65
  %106 = and i1 %10, %105, !dbg !66
  %107 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %30, i1 %106, i32 0, i1 %106, i32 0, i1 %106) #1, !dbg !67
  %108 = extractvalue { i32, i32 } %107, 0, !dbg !67
  %109 = extractvalue { i32, i32 } %107, 1, !dbg !67
  %110 = bitcast i32 %108 to float, !dbg !67
  %111 = bitcast i32 %109 to float, !dbg !67
  %112 = fadd float %101, %110, !dbg !68
  %113 = fadd float %102, %111, !dbg !68
  %114 = and i1 %53, %104, !dbg !69
  %115 = and i1 %10, %114, !dbg !70
  %116 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %33, i1 %115, i32 0, i1 %115, i32 0, i1 %115) #1, !dbg !71
  %117 = extractvalue { i32, i32 } %116, 0, !dbg !71
  %118 = extractvalue { i32, i32 } %116, 1, !dbg !71
  %119 = bitcast i32 %117 to float, !dbg !71
  %120 = bitcast i32 %118 to float, !dbg !71
  %121 = fadd float %112, %119, !dbg !72
  %122 = fadd float %113, %120, !dbg !72
  %123 = and i1 %104, %64, !dbg !73
  %124 = and i1 %10, %123, !dbg !74
  %125 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %36, i1 %124, i32 0, i1 %124, i32 0, i1 %124) #1, !dbg !75
  %126 = extractvalue { i32, i32 } %125, 0, !dbg !75
  %127 = extractvalue { i32, i32 } %125, 1, !dbg !75
  %128 = bitcast i32 %126 to float, !dbg !75
  %129 = bitcast i32 %127 to float, !dbg !75
  %130 = fadd float %121, %128, !dbg !76
  %131 = fadd float %122, %129, !dbg !76
  %132 = add nsw <2 x i32> %40, <i32 2, i32 -1>, !dbg !77
  %133 = shufflevector <2 x i32> %40, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !78
  %134 = icmp sgt <2 x i32> %133, <i32 10, i32 1>, !dbg !78
  %135 = insertelement <2 x i32> <i32 13, i32 poison>, i32 %44, i64 1, !dbg !79
  %136 = select <2 x i1> %134, <2 x i32> %135, <2 x i32> zeroinitializer, !dbg !79
  %137 = insertelement <2 x i32> %133, i32 1, i64 1, !dbg !80
  %138 = insertelement <2 x i32> %40, i32 11, i64 0, !dbg !80
  %139 = icmp slt <2 x i32> %137, %138, !dbg !80
  %140 = select <2 x i1> %139, <2 x i32> %132, <2 x i32> zeroinitializer, !dbg !81
  %141 = add nsw <2 x i32> %136, %140, !dbg !82
  %142 = mul nsw <2 x i32> %136, %140, !dbg !82
  %143 = add nsw i32 %41, 2, !dbg !83
  %144 = icmp sgt i32 %41, 10, !dbg !84
  %145 = select i1 %144, i32 13, i32 0, !dbg !85
  %146 = icmp slt i32 %41, 11, !dbg !34
  %147 = select i1 %146, i32 %143, i32 0, !dbg !86
  %148 = add nsw i32 %145, %147, !dbg !87
  %149 = extractelement <2 x i32> %141, i64 0, !dbg !88
  %150 = mul nsw i32 %149, %148, !dbg !89
  %151 = extractelement <2 x i32> %136, i64 1, !dbg !88
  %.neg = mul nsw i32 %148, %151, !dbg !88
  %152 = extractelement <2 x i32> %140, i64 1, !dbg !88
  %.neg1 = mul nsw i32 %149, %152, !dbg !88
  %reass.add = add nsw i32 %.neg, %.neg1
  %153 = extractelement <2 x i32> %142, i64 1, !dbg !90
  %154 = add nsw i32 %150, %153, !dbg !90
  %155 = sub nsw i32 %154, %reass.add, !dbg !88
  %156 = sitofp i32 %155 to float, !dbg !91
  %157 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %130, float %156) #1, !dbg !91
  %158 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %131, float %156) #1, !dbg !91
  %159 = getelementptr float, ptr addrspace(1) %1, i64 %23, !dbg !92
  %160 = bitcast float %157 to i32, !dbg !93
  %161 = bitcast float %158 to i32, !dbg !93
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %160, i32 %161, ptr addrspace(1) %159, i1 %10) #1, !dbg !93
  ret void, !dbg !94
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c7icjkwwu7d3lb7yk3ao7sgaydulxjxz5tzm24io4pdec4ufpnts.py", directory: "inductor_cache/7i")
!4 = !{ptr @triton_poi_fused_avg_pool2d_29, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_avg_pool2d_29, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_avg_pool2d_29", linkageName: "triton_poi_fused_avg_pool2d_29", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 38, column: 41, scope: !7)
!16 = !DILocation(line: 38, column: 31, scope: !7)
!17 = !DILocation(line: 44, column: 41, scope: !7)
!18 = !DILocation(line: 44, column: 31, scope: !7)
!19 = !DILocation(line: 51, column: 41, scope: !7)
!20 = !DILocation(line: 51, column: 31, scope: !7)
!21 = !DILocation(line: 58, column: 40, scope: !7)
!22 = !DILocation(line: 58, column: 31, scope: !7)
!23 = !DILocation(line: 61, column: 31, scope: !7)
!24 = !DILocation(line: 64, column: 37, scope: !7)
!25 = !DILocation(line: 64, column: 31, scope: !7)
!26 = !DILocation(line: 71, column: 38, scope: !7)
!27 = !DILocation(line: 71, column: 31, scope: !7)
!28 = !DILocation(line: 74, column: 38, scope: !7)
!29 = !DILocation(line: 74, column: 31, scope: !7)
!30 = !DILocation(line: 77, column: 38, scope: !7)
!31 = !DILocation(line: 77, column: 31, scope: !7)
!32 = !DILocation(line: 25, column: 21, scope: !7)
!33 = !DILocation(line: 25, column: 28, scope: !7)
!34 = !DILocation(line: 79, column: 256, scope: !7)
!35 = !DILocation(line: 29, column: 19, scope: !7)
!36 = !DILocation(line: 60, column: 20, scope: !7)
!37 = !DILocation(line: 33, column: 18, scope: !7)
!38 = !DILocation(line: 34, column: 19, scope: !7)
!39 = !DILocation(line: 37, column: 19, scope: !7)
!40 = !DILocation(line: 38, column: 54, scope: !7)
!41 = !DILocation(line: 38, column: 46, scope: !7)
!42 = !DILocation(line: 40, column: 21, scope: !7)
!43 = !DILocation(line: 43, column: 19, scope: !7)
!44 = !DILocation(line: 44, column: 54, scope: !7)
!45 = !DILocation(line: 44, column: 46, scope: !7)
!46 = !DILocation(line: 45, column: 20, scope: !7)
!47 = !DILocation(line: 49, column: 20, scope: !7)
!48 = !DILocation(line: 50, column: 19, scope: !7)
!49 = !DILocation(line: 51, column: 54, scope: !7)
!50 = !DILocation(line: 51, column: 46, scope: !7)
!51 = !DILocation(line: 52, column: 20, scope: !7)
!52 = !DILocation(line: 54, column: 21, scope: !7)
!53 = !DILocation(line: 57, column: 20, scope: !7)
!54 = !DILocation(line: 58, column: 53, scope: !7)
!55 = !DILocation(line: 58, column: 45, scope: !7)
!56 = !DILocation(line: 59, column: 20, scope: !7)
!57 = !DILocation(line: 61, column: 44, scope: !7)
!58 = !DILocation(line: 61, column: 36, scope: !7)
!59 = !DILocation(line: 62, column: 20, scope: !7)
!60 = !DILocation(line: 63, column: 20, scope: !7)
!61 = !DILocation(line: 64, column: 50, scope: !7)
!62 = !DILocation(line: 64, column: 42, scope: !7)
!63 = !DILocation(line: 65, column: 20, scope: !7)
!64 = !DILocation(line: 69, column: 20, scope: !7)
!65 = !DILocation(line: 70, column: 20, scope: !7)
!66 = !DILocation(line: 71, column: 51, scope: !7)
!67 = !DILocation(line: 71, column: 43, scope: !7)
!68 = !DILocation(line: 72, column: 20, scope: !7)
!69 = !DILocation(line: 73, column: 20, scope: !7)
!70 = !DILocation(line: 74, column: 51, scope: !7)
!71 = !DILocation(line: 74, column: 43, scope: !7)
!72 = !DILocation(line: 75, column: 20, scope: !7)
!73 = !DILocation(line: 76, column: 20, scope: !7)
!74 = !DILocation(line: 77, column: 51, scope: !7)
!75 = !DILocation(line: 77, column: 43, scope: !7)
!76 = !DILocation(line: 78, column: 20, scope: !7)
!77 = !DILocation(line: 79, column: 166, scope: !7)
!78 = !DILocation(line: 79, column: 162, scope: !7)
!79 = !DILocation(line: 79, column: 153, scope: !7)
!80 = !DILocation(line: 79, column: 197, scope: !7)
!81 = !DILocation(line: 79, column: 185, scope: !7)
!82 = !DILocation(line: 79, column: 173, scope: !7)
!83 = !DILocation(line: 79, column: 225, scope: !7)
!84 = !DILocation(line: 79, column: 221, scope: !7)
!85 = !DILocation(line: 79, column: 212, scope: !7)
!86 = !DILocation(line: 79, column: 244, scope: !7)
!87 = !DILocation(line: 79, column: 232, scope: !7)
!88 = !DILocation(line: 79, column: 398, scope: !7)
!89 = !DILocation(line: 79, column: 204, scope: !7)
!90 = !DILocation(line: 79, column: 144, scope: !7)
!91 = !DILocation(line: 80, column: 20, scope: !7)
!92 = !DILocation(line: 81, column: 25, scope: !7)
!93 = !DILocation(line: 81, column: 37, scope: !7)
!94 = !DILocation(line: 81, column: 4, scope: !7)
