/*
 * stm32f407xx_spi_driver.c
 *
 *  Created on: 26 Dec 2022
 *      Author: kieranmc
 */

#include "stm32f407xx.h"

/**************************************************
 * @fn			- SPI_PeriClockControl
 *
 * @ brief		- This function enables or disables peripheral clock for a given SPI port
 *
 * @param[in]	- Base address of spi peripheral
 * @param[in]	- enable or disable peripheral clock
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_PeriClockControl(SPI_RegDef_t* pSPIx, uint8_t EnorDi) {
	if (EnorDi == ENABLE) {
		if (pSPIx == SPI1) {
			SPI1_PCLK_EN();
		} else if (pSPIx == SPI2) {
			SPI2_PCLK_EN();
		} else if (pSPIx == SPI3) {
			SPI3_PCLK_EN();
		} else if (pSPIx == SPI4) {
			SPI4_PCLK_EN();
		}
	} else {
		if (pSPIx == SPI1) {
			SPI1_PCLK_DI();
		} else if (pSPIx == SPI2) {
			SPI2_PCLK_DI();
		} else if (pSPIx == SPI3) {
			SPI3_PCLK_DI();
		} else if (pSPIx == SPI4) {
			SPI4_PCLK_DI();
		}
	}
}

/**************************************************
 * @fn			- SPI_Init
 *
 * @ brief		- Configure the gpio register according to the config structure
 *
 * @param[in]	- configuration structure
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_Init(SPI_Handle_t* pSPIHandle) {
	// configure SPI_CR1 register
	uint32_t tempreg = 0;

	// enable peripheral clock
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);

	// 1. configure device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;

	// 2. bus config
	if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD) {
		// bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
	} else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD) {
		// enable bidi mode
		tempreg |= (1 << SPI_CR1_BIDIMODE);
	} else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY) {
		// bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
		// RXONLY bit should be set
		tempreg &= ~(1 << SPI_CR1_RXONLY);
	}

	// 3. configure spi serial clock speed (baud rate)
	tempreg |= (pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR);

	// 4. configure DFF
	tempreg |= (pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF);

	// 5. configure CPOL
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL);

	// 5. configure CPHA
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA);

	pSPIHandle->pSPIx->CR1 = tempreg;
}

/**************************************************
 * @fn			- SPI_DeInit
 *
 * @ brief		- Configure the gpio register according to the config structure
 *
 * @param[in]	- configuration structure
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_DeInit(SPI_RegDef_t* pSPIx) {
	if (pSPIx == SPI1) {
		return;
	} else if (pSPIx == SPI2) {
		return;
	} else if (pSPIx == SPI3) {
		return;
	} else if (pSPIx == SPI4) {
		return;
	}
}

/**************************************************
 * @fn			- SPI_GetFlagStatus
 *
 * @ brief		- Get status flag from status register
 *
 * @param[in]	-
 * @param[in]	-
 * @param[in]	-
 *
 * @return		- none
 *
 * @Note		- none
 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t* pSPIx, uint32_t FlagName) {
	if (pSPIx->SR & FlagName) {
		return FLAG_SET;
	}
	return FLAG_RESET;
}

/*
 * Init / De-Init
 */
/**************************************************
 * @fn			- SPI_SendData
 *
 * @ brief		- Blocking API to send data. Will wait until all bytes transmitted
 *
 * @param[in]	- SPI register definition
 * @param[in]	- pointer to buffer
 * @param[in]	- length of data to tx
 *
 * @return		- none
 *
 * @Note		- This is a blocking call
 */
void SPI_SendData(SPI_RegDef_t* pSPIx, uint8_t *pTxBuffer, uint32_t Len) {
	while (Len > 0) {
		// 1. wait until TXE is set (tx register is free)
		while ( SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET );

		// 2. check DFF bit in CR1
		if ( pSPIx->SR & (1 << SPI_CR1_DFF) ) {
			// 16 bit DFF format
			pSPIx->DR = *((uint16_t*)pTxBuffer);
			--Len;
			--Len;
			(uint16_t*)pTxBuffer++;
		} else {
			// 8 bit DFF format
			pSPIx->DR = *pTxBuffer;
			--Len;
			pTxBuffer++;
		}
	}
}

/**************************************************
 * @fn			- SPI_ReceiveData
 *
 * @ brief		- Configure the gpio register according to the config structure
 *
 * @param[in]	- configuration structure
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_ReceiveData(SPI_RegDef_t* pSPIx, uint8_t *pRxBuffer, uint32_t Len) {
	while (Len > 0) {
		// 1. wait until RXE is set
		while ( SPI_GetFlagStatus(pSPIx, SPI_RXNE_FLAG) == FLAG_RESET );

		// 2. check DFF bit in CR1
		if ( pSPIx->SR & (1 << SPI_CR1_DFF) ) {
			// 16 bit DFF format
			//1. load the data from DR to Rxbuffer address
			*((uint16_t*)pRxBuffer) = pSPIx->DR;
			pSPIx->DR = *((uint16_t*)pRxBuffer);
			--Len;
			--Len;
			(uint16_t*)pRxBuffer++;
		} else {
			// 8 bit DFF format
			*pRxBuffer = pSPIx->DR;
			--Len;
			pRxBuffer++;
		}
	}
}


/**************************************************
 * @fn			- SPI_IRQInterruptConfig
 *
 * @ brief		- Function to configure the interrupt registers for the Arm Cortex processor
 *
 * @param[in]	- Interrupt number
 * @param[in]	- Enable or Disable
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi) {

}

/**************************************************
 * @fn			- SPI_IRQPriorityConfig
 *
 * @ brief		- Set priority level of given interrupt
 *
 * @param[in]	- Interrupt number
 * @param[in]	- Interrupt priority
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority) {

}

/**************************************************
 * @fn			- SPI_PeripheralControl
 *
 * @ brief		- Configure the gpio register according to the config structure
 *
 * @param[in]	- register definition
 * @param[in]	- enable or disable
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_PeripheralControl(SPI_RegDef_t* pSPIx, uint8_t EnorDi) {
	if (EnorDi) {
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
	} else {
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}

/**************************************************
 * @fn			- SPI_SSIConfig
 *
 * @ brief		- Configure the gpio register according to the config structure
 *
 * @param[in]	- register definition
 * @param[in]	- enable or disable
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_SSIConfig(SPI_RegDef_t* pSPIx, uint8_t EnorDi) {
	if (EnorDi) {
		pSPIx->CR1 |= (1 << SPI_CR1_SSI);
	} else {
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
	}
}

/**************************************************
 * @fn			- SPI_SSOEConfig
 *
 * @ brief		- Configure the gpio register according to the config structure
 *
 * @param[in]	- register definition
 * @param[in]	- enable or disable
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_SSOEConfig(SPI_RegDef_t* pSPIx, uint8_t EnorDi) {
	if (EnorDi) {
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
	} else {
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}

/**************************************************
 * @fn			- SPI_SendDataIT
 *
 * @ brief		- API to send data with interrupts. Non-blocking call
 *
 * @param[in]	- SPI handle definition
 * @param[in]	- pointer to buffer
 * @param[in]	- length of data to tx
 *
 * @return		- none
 *
 * @Note		- This is a blocking call
 */
uint8_t SPI_SendDataIT(SPI_Handle_t* pSPIHandle, uint8_t *pTxBuffer, uint32_t Len) {
	uint8_t state = pSPIHandle->TxState;

	if (state != SPI_BUSY_IN_TX) {
		// 1. Save the Tx buffer address and Len information in some global variables
		pSPIHandle->pTxBuffer = pTxBuffer;
		pSPIHandle->TxLen = Len;

		// 2. Mark the SPI state as busy in transmission to that
		// no other code can take over same SPI peripheral until transmission over
		pSPIHandle->TxState = SPI_BUSY_IN_TX;

		// 3. Enable the TXEIE control bit to get interrupt whenever the TXE flag is set in SR
		pSPIHandle->pSPIx->CR2 |= ( 1 << SPI_CR2_TXEIE );

		// 4. Data transmission will be handled by the ISR code (will implement later)
	}

	return state;
}

/**************************************************
 * @fn			- SPI_ReceiveDataIT
 *
 * @ brief		- API to receive data with interrupts. Non-blocking call
 *
 * @param[in]	- configuration structure
 *
 * @return		- none
 *
 * @Note		- none
 */
uint8_t SPI_ReceiveDataIT(SPI_Handle_t* pSPIHandle, uint8_t *pRxBuffer, uint32_t Len) {

	uint8_t state = pSPIHandle->RxState;

	if (state != SPI_BUSY_IN_RX) {
		// 1. Save the Tx buffer address and Len information in some global variables
		pSPIHandle->pTxBuffer = pRxBuffer;
		pSPIHandle->RxLen = Len;

		// 2. Mark the SPI state as busy in transmission to that
		// no other code can take over same SPI peripheral until transmission over
		pSPIHandle->RxState = SPI_BUSY_IN_RX;

		// 3. Enable the TXEIE control bit to get interrupt whenever the TXE flag is set in SR
		pSPIHandle->pSPIx->CR2 |= ( 1 << SPI_CR2_RXNEIE );

		// 4. Data transmission will be handled by the ISR code (will implement later)
	}

	return state;
}

static void spi_txe_interrupt_handle(SPI_Handle_t* pSPIHandle);
static void spi_rxne_interrupt_handle(SPI_Handle_t* pSPIHandle);
static void spi_ovr_err_interrupt_handle(SPI_Handle_t* pSPIHandle);
/**************************************************
 * @fn			- SPI_IRQHandling
 *
 * @ brief		- Configure the gpio register according to the config structure
 *
 * @param[in]	- configuration structure
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_IRQHandling(SPI_Handle_t* pSPIHandle) {
	uint8_t temp1, temp2;
	// first lets check for TXE
	temp1 = pSPIHandle->pSPIx->SR & ( 1 << SPI_SR_TXE );
	temp2 = pSPIHandle->pSPIx->CR2 & ( 1 << SPI_CR2_TXEIE );

	// check for TXNE
	if (temp1 && temp2) {
		// handle TXE
		spi_txe_interrupt_handle(pSPIHandle);
	}

	// check for RXNE
	temp1 = pSPIHandle->pSPIx->SR & ( 1 << SPI_SR_RXNE );
	temp2 = pSPIHandle->pSPIx->CR2 & ( 1 << SPI_CR2_RXNEIE );

	if (temp1 && temp2) {
		// handle TXE
		spi_rxne_interrupt_handle(pSPIHandle);
	}

	// check for overrun (OVR) error
	temp1 = pSPIHandle->pSPIx->SR & ( 1 << SPI_SR_OVR );
	temp2 = pSPIHandle->pSPIx->CR2 & ( 1 << SPI_CR2_ERRIE );

	if (temp1 && temp2) {
		// handle TXE
		spi_ovr_err_interrupt_handle(pSPIHandle);
	}
}

static void spi_txe_interrupt_handle(SPI_Handle_t* pSPIHandle) {
	// 2. check DFF bit in CR1
	if ( pSPIHandle->pSPIx->SR & (1 << SPI_CR1_DFF) ) {
		// 16 bit DFF format
		pSPIHandle->pSPIx->DR = *((uint16_t*)pSPIHandle->pTxBuffer);
		pSPIHandle->TxLen--;
		pSPIHandle->TxLen--;
		(uint16_t*)pSPIHandle->pTxBuffer++;
	} else {
		// 8 bit DFF format
		pSPIHandle->pSPIx->DR = *pSPIHandle->pTxBuffer;
		pSPIHandle->TxLen--;
		pSPIHandle->pTxBuffer++;
	}

	if ( ! pSPIHandle->TxLen ) {
		// If tx len 0, close spi tranmission and inform app that tx is over

		// this prevents interrupts from setting the TXE flag
		SPI_CloseTransmission(pSPIHandle);

		// application must implement this callback
		SPI_ApplicationCallback(pSPIHandle, SPI_EVENT_TX_CMPLT);
	}
}

static void spi_rxne_interrupt_handle(SPI_Handle_t* pSPIHandle) {
	// 2. check DFF bit in CR1
	if ( pSPIHandle->pSPIx->SR & (1 << SPI_CR1_DFF) ) {
		// 16 bit DFF format
		//1. load the data from DR to Rxbuffer address
		*((uint16_t*)pSPIHandle->pRxBuffer) = pSPIHandle->pSPIx->DR;
		pSPIHandle->pSPIx->DR = *((uint16_t*)pSPIHandle->pRxBuffer);
		pSPIHandle->RxLen--;
		pSPIHandle->RxLen--;
		(uint16_t*)pSPIHandle->pRxBuffer++;
	} else {
		// 8 bit DFF format
		*pSPIHandle->pRxBuffer = pSPIHandle->pSPIx->DR;
		pSPIHandle->RxLen--;
		pSPIHandle->pRxBuffer++;
	}

	if ( ! pSPIHandle->RxLen ) {
		// If rx len 0, close spi tranmission and inform app that tx is over

		// this prevents interrupts from setting the TXE flag
		SPI_CloseReception(pSPIHandle);

		// application must implement this callback
		SPI_ApplicationCallback(SPI_Handle_t, SPI_EVENT_RX_CMPLT);
	}
}

static void spi_ovr_err_interrupt_handle(SPI_Handle_t* pSPIHandle) {
	// clear the ovr flag
	uint8_t temp;

	if ( pSPIHandle->TxState != SPI_BUSY_IN_TX ) {
		temp = pSPIHandle->pSPIx->DR;
		temp = pSPIHandle->pSPIx->SR;
	}

	// inform the application
	SPI_ApplicationCallback(SPI_Handle_t, SPI_EVENT_OVR_ERR);
}

void SPI_CloseTransmission(SPI_Handle_t* pSPIHandle) {
	pSPIHandle->pSPIx->CR2 &= ~( 1 << SPI_CR2_TXEIE );
	pSPIHandle->pTxBuffer = NULL;
	pSPIHandle->TxLen = 0;
	pSPIHandle->TxState = SPI_READY;
}

void SPI_CloseReception(SPI_Handle_t* pSPIHandle) {
	pSPIHandle->pSPIx->CR2 &= ~( 1 << SPI_CR2_RXNEIE );
	pSPIHandle->pRxBuffer = NULL;
	pSPIHandle->RxLen = 0;
	pSPIHandle->RxState = SPI_READY;
}

void SPI_ClearOVRFlag(SPI_Handle_t* pSPIHandle) {
	uint8_t temp;
	temp = pSPIHandle->pSPIx->DR;
	temp = pSPIHandle->pSPIx->SR;
}















