#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Apr 17 14:06:13 2022
# Process ID: 19900
# Current directory: /home/juan/Documents/FPGA/Aguilera_Mardones_T4_3_2_IPD432/PYTHON_SRC
# Command line: vivado
# Log file: /home/juan/Documents/FPGA/Aguilera_Mardones_T4_3_2_IPD432/PYTHON_SRC/vivado.log
# Journal file: /home/juan/Documents/FPGA/Aguilera_Mardones_T4_3_2_IPD432/PYTHON_SRC/vivado.jou
# Running On: JuanHp, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 6, Host memory: 12308 MB
#-----------------------------------------------------------
start_gui
open_project /home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/juan/Documents/FPGA/TestP3_2_2/eucTest128_uint64 [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:eucHW:1.0 [get_ips  design_1_eucHW_1_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_eucHW_1_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/juan/Documents/FPGA/TestP3_2_2/vitis_128_64/design_1_wrapper.xsa
