@ARTICLE{10978047,
  author={Sun, Kangkang and Liu, Jingjing and Yan, Feng and Ren, Yuan and Wu, Ruihuang and Xiong, Bingjun and Li, Zhipeng and Guan, Jian},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={A 0.6-V 9.38-Bit 6.9-kS/s Capacitor-Splitting Bypass Window SAR ADC for Wearable 12-Lead ECG Acquisition Systems}, 
  year={2025},
  volume={33},
  number={7},
  pages={1838-1847},
  keywords={Capacitors;Quantization (signal);Electrocardiography;Switches;Power demand;Voltage;Logic;Capacitance;Very large scale integration;Registers;12-Lead electrocardiogram (ECG);bypass window;capacitor splitting;low power;successive approximation register (SAR) analog-to-digital converter (ADC)},
  doi={10.1109/TVLSI.2025.3559669}}
