INFO-FLOW: Workspace C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1 opened at Fri May 05 12:07:42 -0500 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.659 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.166 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.221 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.929 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.156 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.141 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.192 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.255 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.083 seconds; current allocated memory: 98.016 MB.
INFO: [HLS 200-10] Analyzing design file 'fir/fir.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling fir/fir.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang fir/fir.cpp -foptimization-record-file=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.cpp.clang.out.log 2> C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.cpp.clang.err.log 
Command       ap_eval done; 0.361 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top krnl_fir -name=krnl_fir 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/clang.out.log 2> C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.854 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.693 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.017 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.733 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.26 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.343 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.701 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp.clang.out.log 2> C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.877 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.81 seconds; current allocated memory: 99.957 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/fir.g.bc -o C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.116 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.119 sec.
Execute       run_link_or_opt -opt -out C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=krnl_fir -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=krnl_fir -reflow-float-conversion -o C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.182 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.186 sec.
Execute       run_link_or_opt -out C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.109 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.113 sec.
Execute       run_link_or_opt -opt -out C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=krnl_fir 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=krnl_fir -o C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=krnl_fir -mllvm -hls-db-dir -mllvm C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/fir/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; error code: 1; 0.627 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int<48>::ap_int(int)'
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::empty()' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:221:60)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::empty()' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:222:61)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::empty()' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:222:45)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:247:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:250:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:249:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:249:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:248:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:248:23)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<32, true>::mult operator*<16, true, 32, true>(ap_int_base<16, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<32, true>::mult operator*<16, true, 32, true>(ap_int_base<16, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, true>::RType<32, true>::mult operator*<16, true, 32, true>(ap_int_base<16, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi49ELb1EEC2EDq49_i' into 'ap_int_base<49, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi49ELb1EEC2EDq49_i' into 'ap_int_base<49, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_int_base<48, true>::RType<48, true>::plus operator+<48, true, 48, true>(ap_int_base<48, true> const&, ap_int_base<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::ap_int_base(int)' into 'ap_int_base<48, true>::RType<48, true>::plus operator+<48, true, 48, true>(ap_int_base<48, true> const&, ap_int_base<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_int_base<48, true>::RType<48, true>::plus operator+<48, true, 48, true>(ap_int_base<48, true> const&, ap_int_base<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<49, true>(ap_int_base<49, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<49, true>(ap_int_base<49, true> const&)' into 'ap_int<48>::ap_int<49>(ap_int<49> const&)'
INFO: [HLS 214-131] Inlining function 'ap_range_ref<48, true>::ap_range_ref(ap_int_base<48, true>*, int, int)' into 'ap_int_base<48, true>::range(int, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::range(int, int)' into 'ap_int_base<48, true>::operator()(int, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<48, true>::get() const' into 'ap_int_base<32, true>::ap_int_base<48, true>(ap_range_ref<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<48, true>(ap_range_ref<48, true> const&)' into 'ap_int<32>::ap_int<48, true>(ap_range_ref<48, true> const&)'
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:258:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:261:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:260:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:260:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:259:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_axi_sdata.h:259:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'krnl_fir(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (fir/fir.cpp:134:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::operator()(int, int)' into 'krnl_fir(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (fir/fir.cpp:132:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::RType<48, true>::plus operator+<48, true, 48, true>(ap_int_base<48, true> const&, ap_int_base<48, true> const&)' into 'krnl_fir(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (fir/fir.cpp:120:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'krnl_fir(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (fir/fir.cpp:118:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::RType<48, true>::plus operator+<48, true, 48, true>(ap_int_base<48, true> const&, ap_int_base<48, true> const&)' into 'krnl_fir(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (fir/fir.cpp:114:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<32, true>::mult operator*<16, true, 32, true>(ap_int_base<16, true> const&, ap_int_base<32, true> const&)' into 'krnl_fir(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (fir/fir.cpp:110:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'krnl_fir(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (fir/fir.cpp:107:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::empty()' into 'krnl_fir(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (fir/fir.cpp:104:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_2' is marked as complete unroll implied by the pipeline pragma (fir/fir.cpp:119:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_3' is marked as complete unroll implied by the pipeline pragma (fir/fir.cpp:125:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_109_1' is marked as complete unroll implied by the pipeline pragma (fir/fir.cpp:109:23)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (fir/fir.cpp:93:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_2' (fir/fir.cpp:119:25) in function 'krnl_fir' completely with a factor of 71 (fir/fir.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_3' (fir/fir.cpp:125:25) in function 'krnl_fir' completely with a factor of 72 (fir/fir.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_1' (fir/fir.cpp:109:23) in function 'krnl_fir' completely with a factor of 73 (fir/fir.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (fir/fir.cpp:93:13) in function 'krnl_fir' completely with a factor of 73 (fir/fir.cpp:89:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8krnl_firRN3hls6streamINS_4axisI6ap_intILi32EELm0ELm0ELm0EEELi0EEES6_E5state': Complete partitioning on dimension 1. (fir/fir.cpp:95:0)
WARNING: [HLS 214-255] Ignore aggregate pragma/directive on AXI-Stream (with side-channel) interface 'y' (fir/fir.cpp:89:0)
WARNING: [HLS 214-255] Ignore aggregate pragma/directive on AXI-Stream (with side-channel) interface 'x' (fir/fir.cpp:89:0)
ERROR: [HLS 214-208] The ap_axis|ap_axiu|qdma_axis|hls::axis data types must only be used for AXI-Stream ports in the interface. 'y' is not an AXI-Stream and/or is not a port in the interface
Execute       send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 13.193 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 13.224 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.224 seconds; current allocated memory: 3.406 MB.
Command ap_source done; error code: 1; 25.761 sec.
Execute cleanup_all 
