Oh no...

Cycle: 42
MARS instruction number: 40	Instruction: sll $23,$23,2
Expected:	Register Write to Reg: 0x17 Val: 0x00000118
Got     :	Register Write to Reg: 0x0E Val: 0x0000000A
Incorrect write

Cycle: 43
MARS instruction number: 45	Instruction: srl $25,$25,2
Expected:	Register Write to Reg: 0x19 Val: 0x00000005
Got     :	Register Write to Reg: 0x0D Val: 0x00000008
Incorrect write

Cycle: 43
MARS instruction number: 47	Instruction: slti $15,$23,90
Expected:	Register Write to Reg: 0x0F Val: 0x00000000
Got     :	Memory Write to Addr: 0x10010004 Val: 0x00000028
Wrote to incorrect structure

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


