# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler myproject_add_clamp_exp_ap_fixed_16_4_4_0_0_ap_fixed_16_4_4_0_0_config3_s_exp_table_ROMbkb BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1812 \
    name cluster_sum_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_0_val \
    op interface \
    ports { cluster_sum_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1813 \
    name cluster_sum_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_1_val \
    op interface \
    ports { cluster_sum_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1814 \
    name cluster_sum_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_2_val \
    op interface \
    ports { cluster_sum_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1815 \
    name cluster_sum_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_3_val \
    op interface \
    ports { cluster_sum_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1816 \
    name cluster_sum_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_4_val \
    op interface \
    ports { cluster_sum_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1817 \
    name cluster_sum_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_5_val \
    op interface \
    ports { cluster_sum_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1818 \
    name cluster_sum_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_6_val \
    op interface \
    ports { cluster_sum_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1819 \
    name cluster_sum_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_7_val \
    op interface \
    ports { cluster_sum_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1820 \
    name cluster_sum_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_8_val \
    op interface \
    ports { cluster_sum_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1821 \
    name cluster_sum_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_9_val \
    op interface \
    ports { cluster_sum_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1822 \
    name cluster_sum_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_10_val \
    op interface \
    ports { cluster_sum_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1823 \
    name cluster_sum_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_11_val \
    op interface \
    ports { cluster_sum_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1824 \
    name cluster_sum_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_12_val \
    op interface \
    ports { cluster_sum_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1825 \
    name cluster_sum_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_13_val \
    op interface \
    ports { cluster_sum_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1826 \
    name cluster_sum_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_14_val \
    op interface \
    ports { cluster_sum_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1827 \
    name cluster_sum_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_15_val \
    op interface \
    ports { cluster_sum_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1828 \
    name cluster_sum_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_16_val \
    op interface \
    ports { cluster_sum_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1829 \
    name cluster_sum_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_17_val \
    op interface \
    ports { cluster_sum_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1830 \
    name cluster_sum_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_18_val \
    op interface \
    ports { cluster_sum_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1831 \
    name cluster_sum_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_19_val \
    op interface \
    ports { cluster_sum_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1832 \
    name cluster_sum_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_20_val \
    op interface \
    ports { cluster_sum_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1833 \
    name cluster_sum_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_21_val \
    op interface \
    ports { cluster_sum_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1834 \
    name cluster_sum_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_22_val \
    op interface \
    ports { cluster_sum_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1835 \
    name cluster_sum_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_23_val \
    op interface \
    ports { cluster_sum_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1836 \
    name cluster_sum_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_24_val \
    op interface \
    ports { cluster_sum_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1837 \
    name cluster_sum_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_25_val \
    op interface \
    ports { cluster_sum_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1838 \
    name cluster_sum_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_26_val \
    op interface \
    ports { cluster_sum_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1839 \
    name cluster_sum_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_27_val \
    op interface \
    ports { cluster_sum_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1840 \
    name cluster_sum_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_28_val \
    op interface \
    ports { cluster_sum_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1841 \
    name cluster_sum_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_29_val \
    op interface \
    ports { cluster_sum_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1842 \
    name cluster_sum_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_30_val \
    op interface \
    ports { cluster_sum_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1843 \
    name cluster_sum_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_31_val \
    op interface \
    ports { cluster_sum_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1844 \
    name cluster_sum_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_32_val \
    op interface \
    ports { cluster_sum_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1845 \
    name cluster_sum_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_33_val \
    op interface \
    ports { cluster_sum_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1846 \
    name cluster_sum_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_34_val \
    op interface \
    ports { cluster_sum_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1847 \
    name cluster_sum_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_35_val \
    op interface \
    ports { cluster_sum_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1848 \
    name cluster_sum_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_36_val \
    op interface \
    ports { cluster_sum_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1849 \
    name cluster_sum_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_37_val \
    op interface \
    ports { cluster_sum_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1850 \
    name cluster_sum_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_38_val \
    op interface \
    ports { cluster_sum_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1851 \
    name cluster_sum_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_39_val \
    op interface \
    ports { cluster_sum_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1852 \
    name cluster_sum_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_40_val \
    op interface \
    ports { cluster_sum_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1853 \
    name cluster_sum_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_41_val \
    op interface \
    ports { cluster_sum_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1854 \
    name cluster_sum_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_42_val \
    op interface \
    ports { cluster_sum_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1855 \
    name cluster_sum_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_43_val \
    op interface \
    ports { cluster_sum_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1856 \
    name cluster_sum_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_44_val \
    op interface \
    ports { cluster_sum_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1857 \
    name cluster_sum_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_45_val \
    op interface \
    ports { cluster_sum_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1858 \
    name cluster_sum_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_46_val \
    op interface \
    ports { cluster_sum_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1859 \
    name cluster_sum_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_47_val \
    op interface \
    ports { cluster_sum_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1860 \
    name cluster_sum_48_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_48_val \
    op interface \
    ports { cluster_sum_48_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1861 \
    name cluster_sum_49_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_49_val \
    op interface \
    ports { cluster_sum_49_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1862 \
    name cluster_sum_50_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_50_val \
    op interface \
    ports { cluster_sum_50_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1863 \
    name cluster_sum_51_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_51_val \
    op interface \
    ports { cluster_sum_51_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1864 \
    name cluster_sum_52_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_52_val \
    op interface \
    ports { cluster_sum_52_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1865 \
    name cluster_sum_53_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_53_val \
    op interface \
    ports { cluster_sum_53_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1866 \
    name cluster_sum_54_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_54_val \
    op interface \
    ports { cluster_sum_54_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1867 \
    name cluster_sum_55_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_55_val \
    op interface \
    ports { cluster_sum_55_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1868 \
    name cluster_sum_56_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_56_val \
    op interface \
    ports { cluster_sum_56_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1869 \
    name cluster_sum_57_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_57_val \
    op interface \
    ports { cluster_sum_57_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1870 \
    name cluster_sum_58_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_58_val \
    op interface \
    ports { cluster_sum_58_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1871 \
    name cluster_sum_59_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_59_val \
    op interface \
    ports { cluster_sum_59_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1872 \
    name q_sq_05_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_0_val \
    op interface \
    ports { q_sq_05_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1873 \
    name q_sq_05_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_1_val \
    op interface \
    ports { q_sq_05_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1874 \
    name q_sq_05_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_2_val \
    op interface \
    ports { q_sq_05_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1875 \
    name q_sq_05_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_3_val \
    op interface \
    ports { q_sq_05_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1876 \
    name q_sq_05_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_4_val \
    op interface \
    ports { q_sq_05_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1877 \
    name q_sq_05_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_5_val \
    op interface \
    ports { q_sq_05_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1878 \
    name q_sq_05_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_6_val \
    op interface \
    ports { q_sq_05_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1879 \
    name q_sq_05_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_7_val \
    op interface \
    ports { q_sq_05_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1880 \
    name q_sq_05_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_8_val \
    op interface \
    ports { q_sq_05_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1881 \
    name q_sq_05_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_9_val \
    op interface \
    ports { q_sq_05_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1882 \
    name q_sq_05_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_10_val \
    op interface \
    ports { q_sq_05_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1883 \
    name q_sq_05_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_11_val \
    op interface \
    ports { q_sq_05_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1884 \
    name q_sq_05_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_12_val \
    op interface \
    ports { q_sq_05_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1885 \
    name q_sq_05_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_13_val \
    op interface \
    ports { q_sq_05_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1886 \
    name q_sq_05_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_14_val \
    op interface \
    ports { q_sq_05_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1887 \
    name q_sq_05_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_15_val \
    op interface \
    ports { q_sq_05_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1888 \
    name q_sq_05_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_16_val \
    op interface \
    ports { q_sq_05_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1889 \
    name q_sq_05_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_17_val \
    op interface \
    ports { q_sq_05_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1890 \
    name q_sq_05_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_18_val \
    op interface \
    ports { q_sq_05_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1891 \
    name q_sq_05_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_19_val \
    op interface \
    ports { q_sq_05_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1892 \
    name q_sq_05_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_20_val \
    op interface \
    ports { q_sq_05_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1893 \
    name q_sq_05_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_21_val \
    op interface \
    ports { q_sq_05_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1894 \
    name q_sq_05_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_22_val \
    op interface \
    ports { q_sq_05_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1895 \
    name q_sq_05_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_23_val \
    op interface \
    ports { q_sq_05_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1896 \
    name q_sq_05_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_24_val \
    op interface \
    ports { q_sq_05_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1897 \
    name q_sq_05_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_25_val \
    op interface \
    ports { q_sq_05_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1898 \
    name q_sq_05_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_26_val \
    op interface \
    ports { q_sq_05_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1899 \
    name q_sq_05_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_27_val \
    op interface \
    ports { q_sq_05_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1900 \
    name q_sq_05_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_28_val \
    op interface \
    ports { q_sq_05_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1901 \
    name q_sq_05_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_29_val \
    op interface \
    ports { q_sq_05_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1902 \
    name k_sq_05_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_0_val \
    op interface \
    ports { k_sq_05_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1903 \
    name k_sq_05_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_1_val \
    op interface \
    ports { k_sq_05_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1904 \
    name k_sq_05_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_2_val \
    op interface \
    ports { k_sq_05_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1905 \
    name k_sq_05_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_3_val \
    op interface \
    ports { k_sq_05_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1906 \
    name k_sq_05_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_4_val \
    op interface \
    ports { k_sq_05_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1907 \
    name k_sq_05_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_5_val \
    op interface \
    ports { k_sq_05_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1908 \
    name k_sq_05_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_6_val \
    op interface \
    ports { k_sq_05_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1909 \
    name k_sq_05_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_7_val \
    op interface \
    ports { k_sq_05_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1910 \
    name k_sq_05_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_8_val \
    op interface \
    ports { k_sq_05_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1911 \
    name k_sq_05_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_9_val \
    op interface \
    ports { k_sq_05_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1912 \
    name k_sq_05_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_10_val \
    op interface \
    ports { k_sq_05_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1913 \
    name k_sq_05_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_11_val \
    op interface \
    ports { k_sq_05_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1914 \
    name k_sq_05_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_12_val \
    op interface \
    ports { k_sq_05_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1915 \
    name k_sq_05_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_13_val \
    op interface \
    ports { k_sq_05_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1916 \
    name k_sq_05_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_14_val \
    op interface \
    ports { k_sq_05_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1917 \
    name k_sq_05_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_15_val \
    op interface \
    ports { k_sq_05_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1918 \
    name k_sq_05_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_16_val \
    op interface \
    ports { k_sq_05_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1919 \
    name k_sq_05_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_17_val \
    op interface \
    ports { k_sq_05_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1920 \
    name k_sq_05_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_18_val \
    op interface \
    ports { k_sq_05_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1921 \
    name k_sq_05_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_19_val \
    op interface \
    ports { k_sq_05_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1922 \
    name k_sq_05_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_20_val \
    op interface \
    ports { k_sq_05_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1923 \
    name k_sq_05_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_21_val \
    op interface \
    ports { k_sq_05_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1924 \
    name k_sq_05_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_22_val \
    op interface \
    ports { k_sq_05_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1925 \
    name k_sq_05_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_23_val \
    op interface \
    ports { k_sq_05_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1926 \
    name k_sq_05_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_24_val \
    op interface \
    ports { k_sq_05_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1927 \
    name k_sq_05_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_25_val \
    op interface \
    ports { k_sq_05_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1928 \
    name k_sq_05_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_26_val \
    op interface \
    ports { k_sq_05_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1929 \
    name k_sq_05_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_27_val \
    op interface \
    ports { k_sq_05_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1930 \
    name k_sq_05_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_28_val \
    op interface \
    ports { k_sq_05_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1931 \
    name k_sq_05_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_29_val \
    op interface \
    ports { k_sq_05_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -5 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


