$date
	Fri Sep  5 16:37:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu8bittb $end
$var wire 8 ! y [7:0] $end
$var wire 1 " carry $end
$var reg 8 # A [7:0] $end
$var reg 8 $ B [7:0] $end
$var reg 3 % s [2:0] $end
$scope module uut $end
$var wire 8 & A [7:0] $end
$var wire 8 ' B [7:0] $end
$var wire 3 ( s [2:0] $end
$var reg 1 " carry $end
$var reg 8 ) y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10100 )
b0 (
b1010 '
b1010 &
b0 %
b1010 $
b1010 #
0"
b10100 !
$end
#20000
b0 !
b0 )
b1 %
b1 (
#30000
b1010 !
b1010 )
b10 %
b10 (
#40000
b11 %
b11 (
#50000
b0 !
b0 )
b100 %
b100 (
#60000
b11110101 !
b11110101 )
b101 %
b101 (
#70000
b10100 !
b10100 )
b110 %
b110 (
#80000
b101 !
b101 )
b111 %
b111 (
#90000
