#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15785e300 .scope module, "ucsbece154a_top_tb" "ucsbece154a_top_tb" 2 12;
 .timescale -9 -9;
P_0x15785ef50 .param/l "CYCLE" 0 2 19, +C4<00000000000000000000000000000010>;
P_0x15785ef90 .param/l "END_TIME" 0 2 20, +C4<00000000000000000000000011001000>;
v0x15786c270_0 .array/port v0x15786c270, 0;
L_0x157875c10 .functor BUFZ 32, v0x15786c270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_1 .array/port v0x15786c270, 1;
L_0x157875cc0 .functor BUFZ 32, v0x15786c270_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_2 .array/port v0x15786c270, 2;
L_0x157875d70 .functor BUFZ 32, v0x15786c270_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_3 .array/port v0x15786c270, 3;
L_0x157875e20 .functor BUFZ 32, v0x15786c270_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_4 .array/port v0x15786c270, 4;
L_0x157875ed0 .functor BUFZ 32, v0x15786c270_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_5 .array/port v0x15786c270, 5;
L_0x157875fb0 .functor BUFZ 32, v0x15786c270_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_6 .array/port v0x15786c270, 6;
L_0x157876060 .functor BUFZ 32, v0x15786c270_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_7 .array/port v0x15786c270, 7;
L_0x157876150 .functor BUFZ 32, v0x15786c270_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_8 .array/port v0x15786c270, 8;
L_0x157876200 .functor BUFZ 32, v0x15786c270_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_9 .array/port v0x15786c270, 9;
L_0x157876300 .functor BUFZ 32, v0x15786c270_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_10 .array/port v0x15786c270, 10;
L_0x157876370 .functor BUFZ 32, v0x15786c270_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_11 .array/port v0x15786c270, 11;
L_0x157876480 .functor BUFZ 32, v0x15786c270_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_12 .array/port v0x15786c270, 12;
L_0x1578764f0 .functor BUFZ 32, v0x15786c270_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_13 .array/port v0x15786c270, 13;
L_0x157876610 .functor BUFZ 32, v0x15786c270_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_14 .array/port v0x15786c270, 14;
L_0x157876680 .functor BUFZ 32, v0x15786c270_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_15 .array/port v0x15786c270, 15;
L_0x1578765a0 .functor BUFZ 32, v0x15786c270_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_16 .array/port v0x15786c270, 16;
L_0x1578767f0 .functor BUFZ 32, v0x15786c270_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_17 .array/port v0x15786c270, 17;
L_0x157876930 .functor BUFZ 32, v0x15786c270_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_18 .array/port v0x15786c270, 18;
L_0x1578769a0 .functor BUFZ 32, v0x15786c270_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_19 .array/port v0x15786c270, 19;
L_0x157876ab0 .functor BUFZ 32, v0x15786c270_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_20 .array/port v0x15786c270, 20;
L_0x157876b20 .functor BUFZ 32, v0x15786c270_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_21 .array/port v0x15786c270, 21;
L_0x157876c40 .functor BUFZ 32, v0x15786c270_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_22 .array/port v0x15786c270, 22;
L_0x157876cb0 .functor BUFZ 32, v0x15786c270_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_23 .array/port v0x15786c270, 23;
L_0x157876de0 .functor BUFZ 32, v0x15786c270_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_24 .array/port v0x15786c270, 24;
L_0x157876bd0 .functor BUFZ 32, v0x15786c270_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_25 .array/port v0x15786c270, 25;
L_0x157876f60 .functor BUFZ 32, v0x15786c270_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_26 .array/port v0x15786c270, 26;
L_0x157876d60 .functor BUFZ 32, v0x15786c270_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_27 .array/port v0x15786c270, 27;
L_0x1578770f0 .functor BUFZ 32, v0x15786c270_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_28 .array/port v0x15786c270, 28;
L_0x157876ed0 .functor BUFZ 32, v0x15786c270_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_29 .array/port v0x15786c270, 29;
L_0x157877290 .functor BUFZ 32, v0x15786c270_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_30 .array/port v0x15786c270, 30;
L_0x157877050 .functor BUFZ 32, v0x15786c270_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270_31 .array/port v0x15786c270, 31;
L_0x157877440 .functor BUFZ 32, v0x15786c270_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x157870a40_0 .var "clk", 0 0;
v0x157870ad0_0 .var/i "i", 31 0;
v0x157870b60_0 .net "reg_a0", 31 0, L_0x157876370;  1 drivers
v0x157870c00_0 .net "reg_a1", 31 0, L_0x157876480;  1 drivers
v0x157870cb0_0 .net "reg_a2", 31 0, L_0x1578764f0;  1 drivers
v0x157870da0_0 .net "reg_a3", 31 0, L_0x157876610;  1 drivers
v0x157870e50_0 .net "reg_a4", 31 0, L_0x157876680;  1 drivers
v0x157870f00_0 .net "reg_a5", 31 0, L_0x1578765a0;  1 drivers
v0x157870fb0_0 .net "reg_a6", 31 0, L_0x1578767f0;  1 drivers
v0x1578710c0_0 .net "reg_a7", 31 0, L_0x157876930;  1 drivers
v0x157871170_0 .net "reg_gp", 31 0, L_0x157875e20;  1 drivers
v0x157871220_0 .net "reg_ra", 31 0, L_0x157875cc0;  1 drivers
v0x1578712d0_0 .net "reg_s0", 31 0, L_0x157876200;  1 drivers
v0x157871380_0 .net "reg_s1", 31 0, L_0x157876300;  1 drivers
v0x157871430_0 .net "reg_s10", 31 0, L_0x157876d60;  1 drivers
v0x1578714e0_0 .net "reg_s11", 31 0, L_0x1578770f0;  1 drivers
v0x157871590_0 .net "reg_s2", 31 0, L_0x1578769a0;  1 drivers
v0x157871720_0 .net "reg_s3", 31 0, L_0x157876ab0;  1 drivers
v0x1578717b0_0 .net "reg_s4", 31 0, L_0x157876b20;  1 drivers
v0x157871860_0 .net "reg_s5", 31 0, L_0x157876c40;  1 drivers
v0x157871910_0 .net "reg_s6", 31 0, L_0x157876cb0;  1 drivers
v0x1578719c0_0 .net "reg_s7", 31 0, L_0x157876de0;  1 drivers
v0x157871a70_0 .net "reg_s8", 31 0, L_0x157876bd0;  1 drivers
v0x157871b20_0 .net "reg_s9", 31 0, L_0x157876f60;  1 drivers
v0x157871bd0_0 .net "reg_sp", 31 0, L_0x157875d70;  1 drivers
v0x157871c80_0 .net "reg_t0", 31 0, L_0x157875fb0;  1 drivers
v0x157871d30_0 .net "reg_t1", 31 0, L_0x157876060;  1 drivers
v0x157871de0_0 .net "reg_t2", 31 0, L_0x157876150;  1 drivers
v0x157871e90_0 .net "reg_t3", 31 0, L_0x157876ed0;  1 drivers
v0x157871f40_0 .net "reg_t4", 31 0, L_0x157877290;  1 drivers
v0x157871ff0_0 .net "reg_t5", 31 0, L_0x157877050;  1 drivers
v0x1578720a0_0 .net "reg_t6", 31 0, L_0x157877440;  1 drivers
v0x157872150_0 .net "reg_tp", 31 0, L_0x157875ed0;  1 drivers
v0x157871640_0 .net "reg_zero", 31 0, L_0x157875c10;  1 drivers
v0x1578723e0_0 .var "reset", 0 0;
E_0x15785e9b0 .event negedge, v0x157867700_0;
S_0x1578530a0 .scope module, "top" "ucsbece154a_top" 2 25, 3 7 0, S_0x15785e300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x157870430_0 .net "MemWrite", 0 0, L_0x157872650;  1 drivers
v0x1578704c0_0 .net "clk", 0 0, v0x157870a40_0;  1 drivers
v0x1578705e0_0 .net "dataadr", 31 0, v0x15786bdb0_0;  1 drivers
v0x1578706f0_0 .net "instr", 31 0, L_0x157875790;  1 drivers
v0x157870780_0 .net "pc", 31 0, v0x15786f530_0;  1 drivers
v0x157870810_0 .net "readdata", 31 0, L_0x157875b20;  1 drivers
v0x1578708a0_0 .net "reset", 0 0, v0x1578723e0_0;  1 drivers
v0x157870930_0 .net "writedata", 31 0, L_0x157873770;  1 drivers
S_0x157852ae0 .scope module, "dmem" "ucsbece154a_dmem" 3 27, 4 7 0, S_0x1578530a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we_i";
    .port_info 2 /INPUT 32 "a_i";
    .port_info 3 /INPUT 32 "wd_i";
    .port_info 4 /OUTPUT 32 "rd_o";
P_0x157864200 .param/l "ADDR_WIDTH" 1 4 15, +C4<00000000000000000000000000000110>;
P_0x157864240 .param/l "NUM_WORDS" 1 4 14, +C4<00000000000000000000000001000000>;
L_0x157875b20 .functor BUFZ 32, L_0x157875840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x157864fc0 .array "RAM", 63 0, 31 0;
v0x157865120_0 .net *"_ivl_0", 31 0, L_0x157875840;  1 drivers
v0x1578673f0_0 .net *"_ivl_3", 5 0, L_0x1578758e0;  1 drivers
v0x1578674b0_0 .net *"_ivl_4", 7 0, L_0x1578759a0;  1 drivers
L_0x1480401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x157867560_0 .net *"_ivl_7", 1 0, L_0x1480401c0;  1 drivers
v0x157867650_0 .net "a_i", 31 0, v0x15786bdb0_0;  alias, 1 drivers
v0x157867700_0 .net "clk", 0 0, v0x157870a40_0;  alias, 1 drivers
v0x1578677a0_0 .net "rd_o", 31 0, L_0x157875b20;  alias, 1 drivers
v0x157867850_0 .net "wd_i", 31 0, L_0x157873770;  alias, 1 drivers
v0x157867960_0 .net "we_i", 0 0, L_0x157872650;  alias, 1 drivers
E_0x157852730 .event posedge, v0x157867700_0;
L_0x157875840 .array/port v0x157864fc0, L_0x1578759a0;
L_0x1578758e0 .part v0x15786bdb0_0, 2, 6;
L_0x1578759a0 .concat [ 6 2 0 0], L_0x1578758e0, L_0x1480401c0;
S_0x157867a80 .scope module, "imem" "ucsbece154a_imem" 3 24, 5 7 0, S_0x1578530a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /OUTPUT 32 "rd_o";
P_0x157867c40 .param/l "ADDR_WIDTH" 1 5 13, +C4<00000000000000000000000000000110>;
P_0x157867c80 .param/l "NUM_WORDS" 1 5 12, +C4<00000000000000000000000001000000>;
L_0x157875790 .functor BUFZ 32, L_0x1578754f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x157867e30 .array "RAM", 63 0, 31 0;
v0x157867ee0_0 .net *"_ivl_0", 31 0, L_0x1578754f0;  1 drivers
v0x157867f80_0 .net *"_ivl_3", 5 0, L_0x157875590;  1 drivers
v0x157868010_0 .net *"_ivl_4", 7 0, L_0x157875630;  1 drivers
L_0x148040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1578680a0_0 .net *"_ivl_7", 1 0, L_0x148040178;  1 drivers
v0x157868170_0 .net "a_i", 31 0, v0x15786f530_0;  alias, 1 drivers
v0x157868220_0 .net "rd_o", 31 0, L_0x157875790;  alias, 1 drivers
E_0x157867df0 .event anyedge, v0x157868170_0;
L_0x1578754f0 .array/port v0x157867e30, L_0x157875630;
L_0x157875590 .part v0x15786f530_0, 2, 6;
L_0x157875630 .concat [ 6 2 0 0], L_0x157875590, L_0x148040178;
S_0x157868300 .scope module, "riscv" "ucsbece154a_riscv" 3 16, 6 7 0, S_0x1578530a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc_o";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /OUTPUT 1 "MemWrite_o";
    .port_info 5 /OUTPUT 32 "aluresult_o";
    .port_info 6 /OUTPUT 32 "writedata_o";
    .port_info 7 /INPUT 32 "readdata_i";
v0x15786f970_0 .net "ALUControl", 2 0, v0x157869300_0;  1 drivers
v0x15786fa00_0 .net "ALUSrc", 0 0, L_0x1578725b0;  1 drivers
v0x15786faa0_0 .net "ImmSrc", 2 0, L_0x157872510;  1 drivers
v0x15786fb70_0 .net "MemWrite_o", 0 0, L_0x157872650;  alias, 1 drivers
L_0x148040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15786fc40_0 .net "PCSrc", 0 0, L_0x148040010;  1 drivers
v0x15786fd50_0 .net "RegWrite", 0 0, L_0x157872470;  1 drivers
v0x15786fde0_0 .net "ResultSrc", 1 0, L_0x1578727f0;  1 drivers
v0x15786feb0_0 .net "aluresult_o", 31 0, v0x15786bdb0_0;  alias, 1 drivers
v0x15786ff40_0 .net "clk", 0 0, v0x157870a40_0;  alias, 1 drivers
v0x157870050_0 .net "instr_i", 31 0, L_0x157875790;  alias, 1 drivers
v0x1578700e0_0 .net "pc_o", 31 0, v0x15786f530_0;  alias, 1 drivers
v0x1578701b0_0 .net "readdata_i", 31 0, L_0x157875b20;  alias, 1 drivers
v0x157870240_0 .net "reset", 0 0, v0x1578723e0_0;  alias, 1 drivers
v0x1578702d0_0 .net "writedata_o", 31 0, L_0x157873770;  alias, 1 drivers
v0x157870360_0 .net "zero", 0 0, L_0x1578753d0;  1 drivers
L_0x157872da0 .part L_0x157875790, 0, 7;
L_0x157872f00 .part L_0x157875790, 12, 3;
L_0x157872fa0 .part L_0x157875790, 30, 1;
S_0x1578685c0 .scope module, "c" "ucsbece154a_controller" 6 21, 7 7 0, S_0x157868300;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "op_i";
    .port_info 1 /INPUT 3 "funct3_i";
    .port_info 2 /INPUT 1 "funct7b5_i";
    .port_info 3 /INPUT 1 "zero_i";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "ALUSrc_o";
    .port_info 6 /OUTPUT 1 "MemWrite_o";
    .port_info 7 /OUTPUT 2 "ResultSrc_o";
    .port_info 8 /OUTPUT 3 "ALUControl_o";
    .port_info 9 /OUTPUT 1 "PCSrc_o";
    .port_info 10 /OUTPUT 3 "ImmSrc_o";
P_0x16000b200 .param/l "ALUSrc_imm" 1 8 29, C4<1>;
P_0x16000b240 .param/l "ALUSrc_reg" 1 8 28, C4<0>;
P_0x16000b280 .param/l "ALUcontrol_add" 1 8 8, C4<000>;
P_0x16000b2c0 .param/l "ALUcontrol_and" 1 8 10, C4<010>;
P_0x16000b300 .param/l "ALUcontrol_or" 1 8 11, C4<011>;
P_0x16000b340 .param/l "ALUcontrol_slt" 1 8 12, C4<101>;
P_0x16000b380 .param/l "ALUcontrol_sub" 1 8 9, C4<001>;
P_0x16000b3c0 .param/l "ALUop_beq" 1 8 16, C4<01>;
P_0x16000b400 .param/l "ALUop_mem" 1 8 15, C4<00>;
P_0x16000b440 .param/l "ALUop_other" 1 8 17, C4<10>;
P_0x16000b480 .param/l "ResultSrc_ALU" 1 8 22, C4<00>;
P_0x16000b4c0 .param/l "ResultSrc_jal" 1 8 23, C4<10>;
P_0x16000b500 .param/l "ResultSrc_load" 1 8 21, C4<01>;
P_0x16000b540 .param/l "ResultSrc_lui" 1 8 24, C4<11>;
P_0x16000b580 .param/l "imm_Btype" 1 8 35, C4<010>;
P_0x16000b5c0 .param/l "imm_Itype" 1 8 33, C4<000>;
P_0x16000b600 .param/l "imm_Jtype" 1 8 36, C4<011>;
P_0x16000b640 .param/l "imm_Stype" 1 8 34, C4<001>;
P_0x16000b680 .param/l "imm_Utype" 1 8 37, C4<100>;
P_0x16000b6c0 .param/l "instr_ItypeALU_op" 1 8 53, C4<0010011>;
P_0x16000b700 .param/l "instr_Rtype_op" 1 8 48, C4<0110011>;
P_0x16000b740 .param/l "instr_addsub_funct3" 1 8 41, C4<000>;
P_0x16000b780 .param/l "instr_and_funct3" 1 8 44, C4<111>;
P_0x16000b7c0 .param/l "instr_beq_op" 1 8 52, C4<1100011>;
P_0x16000b800 .param/l "instr_jal_op" 1 8 51, C4<1101111>;
P_0x16000b840 .param/l "instr_lui_op" 1 8 54, C4<0110111>;
P_0x16000b880 .param/l "instr_lw_op" 1 8 49, C4<0000011>;
P_0x16000b8c0 .param/l "instr_or_funct3" 1 8 43, C4<110>;
P_0x16000b900 .param/l "instr_slt_funct3" 1 8 42, C4<010>;
P_0x16000b940 .param/l "instr_sw_op" 1 8 50, C4<0100011>;
L_0x157872cf0 .functor AND 1, L_0x157872fa0, L_0x157872c00, C4<1>, C4<1>;
v0x157869300_0 .var "ALUControl_o", 2 0;
v0x1578693c0_0 .net "ALUOp", 1 0, L_0x157872930;  1 drivers
v0x157869470_0 .net "ALUSrc_o", 0 0, L_0x1578725b0;  alias, 1 drivers
v0x157869520_0 .net "ImmSrc_o", 2 0, L_0x157872510;  alias, 1 drivers
v0x1578695d0_0 .net "MemWrite_o", 0 0, L_0x157872650;  alias, 1 drivers
v0x1578696a0_0 .net "PCSrc_o", 0 0, L_0x148040010;  alias, 1 drivers
v0x157869730_0 .net "RegWrite_o", 0 0, L_0x157872470;  alias, 1 drivers
v0x1578697d0_0 .net "ResultSrc_o", 1 0, L_0x1578727f0;  alias, 1 drivers
v0x157869880_0 .net "RtypeSub", 0 0, L_0x157872cf0;  1 drivers
v0x1578699a0_0 .net *"_ivl_12", 11 0, v0x157869ba0_0;  1 drivers
v0x157869a50_0 .net *"_ivl_14", 0 0, L_0x157872c00;  1 drivers
v0x157869b00_0 .net "branch", 0 0, L_0x157872890;  1 drivers
v0x157869ba0_0 .var "controls", 11 0;
v0x157869c50_0 .net "funct3_i", 2 0, L_0x157872f00;  1 drivers
v0x157869d00_0 .net "funct7b5_i", 0 0, L_0x157872fa0;  1 drivers
v0x157869da0_0 .net "jump", 0 0, L_0x1578729d0;  1 drivers
v0x157869e40_0 .net "op_i", 6 0, L_0x157872da0;  1 drivers
v0x157869fd0_0 .net "zero_i", 0 0, L_0x1578753d0;  alias, 1 drivers
E_0x157869270 .event anyedge, v0x1578693c0_0, v0x157869c50_0, v0x157869880_0;
E_0x1578692b0 .event anyedge, v0x157869e40_0;
L_0x157872470 .part v0x157869ba0_0, 11, 1;
L_0x157872510 .part v0x157869ba0_0, 8, 3;
L_0x1578725b0 .part v0x157869ba0_0, 7, 1;
L_0x157872650 .part v0x157869ba0_0, 6, 1;
L_0x1578727f0 .part v0x157869ba0_0, 4, 2;
L_0x157872890 .part v0x157869ba0_0, 3, 1;
L_0x157872930 .part v0x157869ba0_0, 1, 2;
L_0x1578729d0 .part v0x157869ba0_0, 0, 1;
L_0x157872c00 .part L_0x157872da0, 5, 1;
S_0x15786a160 .scope module, "dp" "ucsbece154a_datapath" 6 31, 9 7 0, S_0x157868300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 3 "ImmSrc_i";
    .port_info 4 /INPUT 1 "ALUSrc_i";
    .port_info 5 /INPUT 1 "PCSrc_i";
    .port_info 6 /INPUT 2 "ResultSrc_i";
    .port_info 7 /INPUT 3 "ALUControl_i";
    .port_info 8 /OUTPUT 1 "zero_o";
    .port_info 9 /OUTPUT 32 "pc_o";
    .port_info 10 /INPUT 32 "instr_i";
    .port_info 11 /OUTPUT 32 "aluresult_o";
    .port_info 12 /OUTPUT 32 "writedata_o";
    .port_info 13 /INPUT 32 "readdata_i";
P_0x16000ba00 .param/l "ALUSrc_imm" 1 8 29, C4<1>;
P_0x16000ba40 .param/l "ALUSrc_reg" 1 8 28, C4<0>;
P_0x16000ba80 .param/l "ALUcontrol_add" 1 8 8, C4<000>;
P_0x16000bac0 .param/l "ALUcontrol_and" 1 8 10, C4<010>;
P_0x16000bb00 .param/l "ALUcontrol_or" 1 8 11, C4<011>;
P_0x16000bb40 .param/l "ALUcontrol_slt" 1 8 12, C4<101>;
P_0x16000bb80 .param/l "ALUcontrol_sub" 1 8 9, C4<001>;
P_0x16000bbc0 .param/l "ALUop_beq" 1 8 16, C4<01>;
P_0x16000bc00 .param/l "ALUop_mem" 1 8 15, C4<00>;
P_0x16000bc40 .param/l "ALUop_other" 1 8 17, C4<10>;
P_0x16000bc80 .param/l "ResultSrc_ALU" 1 8 22, C4<00>;
P_0x16000bcc0 .param/l "ResultSrc_jal" 1 8 23, C4<10>;
P_0x16000bd00 .param/l "ResultSrc_load" 1 8 21, C4<01>;
P_0x16000bd40 .param/l "ResultSrc_lui" 1 8 24, C4<11>;
P_0x16000bd80 .param/l "imm_Btype" 1 8 35, C4<010>;
P_0x16000bdc0 .param/l "imm_Itype" 1 8 33, C4<000>;
P_0x16000be00 .param/l "imm_Jtype" 1 8 36, C4<011>;
P_0x16000be40 .param/l "imm_Stype" 1 8 34, C4<001>;
P_0x16000be80 .param/l "imm_Utype" 1 8 37, C4<100>;
P_0x16000bec0 .param/l "instr_ItypeALU_op" 1 8 53, C4<0010011>;
P_0x16000bf00 .param/l "instr_Rtype_op" 1 8 48, C4<0110011>;
P_0x16000bf40 .param/l "instr_addsub_funct3" 1 8 41, C4<000>;
P_0x16000bf80 .param/l "instr_and_funct3" 1 8 44, C4<111>;
P_0x16000bfc0 .param/l "instr_beq_op" 1 8 52, C4<1100011>;
P_0x16000c000 .param/l "instr_jal_op" 1 8 51, C4<1101111>;
P_0x16000c040 .param/l "instr_lui_op" 1 8 54, C4<0110111>;
P_0x16000c080 .param/l "instr_lw_op" 1 8 49, C4<0000011>;
P_0x16000c0c0 .param/l "instr_or_funct3" 1 8 43, C4<110>;
P_0x16000c100 .param/l "instr_slt_funct3" 1 8 42, C4<010>;
P_0x16000c140 .param/l "instr_sw_op" 1 8 50, C4<0100011>;
L_0x1578771e0 .functor BUFT 32, L_0x157873060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786e810_0 .net "ALUControl_i", 2 0, v0x157869300_0;  alias, 1 drivers
v0x15786e8c0_0 .net "ALUSrc_i", 0 0, L_0x1578725b0;  alias, 1 drivers
v0x15786e960_0 .var "ImmExt", 31 0;
v0x15786ea10_0 .net "ImmSrc_i", 2 0, L_0x157872510;  alias, 1 drivers
v0x15786eac0_0 .net "PCNext", 31 0, L_0x1578771e0;  1 drivers
v0x15786eba0_0 .net "PCPlus4", 31 0, L_0x157873060;  1 drivers
v0x15786ec50_0 .net "PCSrc_i", 0 0, L_0x148040010;  alias, 1 drivers
v0x15786ece0_0 .net "PCTarget", 31 0, L_0x157873200;  1 drivers
v0x15786ed80_0 .net "RegWrite_i", 0 0, L_0x157872470;  alias, 1 drivers
v0x15786ee90_0 .var "Result", 31 0;
v0x15786ef30_0 .net "ResultSrc_i", 1 0, L_0x1578727f0;  alias, 1 drivers
v0x15786efe0_0 .net "SrcA", 31 0, L_0x1578734a0;  1 drivers
v0x15786f0b0_0 .net "SrcB", 31 0, L_0x1578752b0;  1 drivers
L_0x148040058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15786f150_0 .net/2u *"_ivl_0", 31 0, L_0x148040058;  1 drivers
v0x15786f1f0_0 .net "aluresult_o", 31 0, v0x15786bdb0_0;  alias, 1 drivers
v0x15786f2d0_0 .net "clk", 0 0, v0x157870a40_0;  alias, 1 drivers
v0x15786f3a0_0 .net "instr_i", 31 0, L_0x157875790;  alias, 1 drivers
v0x15786f530_0 .var "pc_o", 31 0;
v0x15786f5c0_0 .net "readdata_i", 31 0, L_0x157875b20;  alias, 1 drivers
v0x15786f650_0 .net "reset", 0 0, v0x1578723e0_0;  alias, 1 drivers
v0x15786f6e0_0 .net "writedata_o", 31 0, L_0x157873770;  alias, 1 drivers
v0x15786f770_0 .net "zero_o", 0 0, L_0x1578753d0;  alias, 1 drivers
E_0x15786ad90 .event anyedge, v0x1578697d0_0, v0x157867650_0, v0x1578677a0_0, v0x15786eba0_0;
E_0x15786add0 .event anyedge, v0x157869520_0, v0x157868220_0;
E_0x15786ae20 .event posedge, v0x15786f650_0, v0x157867700_0;
L_0x157873060 .arith/sum 32, v0x15786f530_0, L_0x148040058;
L_0x157873200 .arith/sum 32, v0x15786f530_0, v0x15786e960_0;
L_0x157874f90 .part L_0x157875790, 15, 5;
L_0x157875030 .part L_0x157875790, 20, 5;
L_0x157875210 .part L_0x157875790, 7, 5;
L_0x1578752b0 .functor MUXZ 32, L_0x157873770, v0x15786e960_0, L_0x1578725b0, C4<>;
S_0x15786ae80 .scope module, "alu" "ucsbece154a_alu" 9 76, 10 7 0, S_0x15786a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /INPUT 3 "alucontrol_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
P_0x16000c200 .param/l "ALUSrc_imm" 1 8 29, C4<1>;
P_0x16000c240 .param/l "ALUSrc_reg" 1 8 28, C4<0>;
P_0x16000c280 .param/l "ALUcontrol_add" 1 8 8, C4<000>;
P_0x16000c2c0 .param/l "ALUcontrol_and" 1 8 10, C4<010>;
P_0x16000c300 .param/l "ALUcontrol_or" 1 8 11, C4<011>;
P_0x16000c340 .param/l "ALUcontrol_slt" 1 8 12, C4<101>;
P_0x16000c380 .param/l "ALUcontrol_sub" 1 8 9, C4<001>;
P_0x16000c3c0 .param/l "ALUop_beq" 1 8 16, C4<01>;
P_0x16000c400 .param/l "ALUop_mem" 1 8 15, C4<00>;
P_0x16000c440 .param/l "ALUop_other" 1 8 17, C4<10>;
P_0x16000c480 .param/l "ResultSrc_ALU" 1 8 22, C4<00>;
P_0x16000c4c0 .param/l "ResultSrc_jal" 1 8 23, C4<10>;
P_0x16000c500 .param/l "ResultSrc_load" 1 8 21, C4<01>;
P_0x16000c540 .param/l "ResultSrc_lui" 1 8 24, C4<11>;
P_0x16000c580 .param/l "imm_Btype" 1 8 35, C4<010>;
P_0x16000c5c0 .param/l "imm_Itype" 1 8 33, C4<000>;
P_0x16000c600 .param/l "imm_Jtype" 1 8 36, C4<011>;
P_0x16000c640 .param/l "imm_Stype" 1 8 34, C4<001>;
P_0x16000c680 .param/l "imm_Utype" 1 8 37, C4<100>;
P_0x16000c6c0 .param/l "instr_ItypeALU_op" 1 8 53, C4<0010011>;
P_0x16000c700 .param/l "instr_Rtype_op" 1 8 48, C4<0110011>;
P_0x16000c740 .param/l "instr_addsub_funct3" 1 8 41, C4<000>;
P_0x16000c780 .param/l "instr_and_funct3" 1 8 44, C4<111>;
P_0x16000c7c0 .param/l "instr_beq_op" 1 8 52, C4<1100011>;
P_0x16000c800 .param/l "instr_jal_op" 1 8 51, C4<1101111>;
P_0x16000c840 .param/l "instr_lui_op" 1 8 54, C4<0110111>;
P_0x16000c880 .param/l "instr_lw_op" 1 8 49, C4<0000011>;
P_0x16000c8c0 .param/l "instr_or_funct3" 1 8 43, C4<110>;
P_0x16000c900 .param/l "instr_slt_funct3" 1 8 42, C4<010>;
P_0x16000c940 .param/l "instr_sw_op" 1 8 50, C4<0100011>;
L_0x148040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15786bad0_0 .net/2u *"_ivl_0", 31 0, L_0x148040130;  1 drivers
v0x15786bb90_0 .net "a_i", 31 0, L_0x1578734a0;  alias, 1 drivers
v0x15786bc40_0 .net "alucontrol_i", 2 0, v0x157869300_0;  alias, 1 drivers
v0x15786bd10_0 .net "b_i", 31 0, L_0x1578752b0;  alias, 1 drivers
v0x15786bdb0_0 .var "result_o", 31 0;
v0x15786be90_0 .net "zero_o", 0 0, L_0x1578753d0;  alias, 1 drivers
E_0x15786ba90 .event anyedge, v0x157869300_0, v0x15786bb90_0, v0x15786bd10_0;
L_0x1578753d0 .cmp/eq 32, v0x15786bdb0_0, L_0x148040130;
S_0x15786bfa0 .scope module, "rf" "ucsbece154a_rf" 9 47, 11 7 0, S_0x15786a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "a1_i";
    .port_info 2 /INPUT 5 "a2_i";
    .port_info 3 /INPUT 5 "a3_i";
    .port_info 4 /OUTPUT 32 "rd1_o";
    .port_info 5 /OUTPUT 32 "rd2_o";
    .port_info 6 /INPUT 1 "we3_i";
    .port_info 7 /INPUT 32 "wd3_i";
L_0x1578734a0 .functor BUFZ 32, L_0x1578732a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x157873770 .functor BUFZ 32, L_0x157873550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15786c270 .array "MEM", 31 0, 31 0;
v0x15786c5e0_0 .net *"_ivl_0", 31 0, L_0x1578732a0;  1 drivers
v0x15786c690_0 .net *"_ivl_10", 6 0, L_0x157873610;  1 drivers
L_0x1480400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15786c750_0 .net *"_ivl_13", 1 0, L_0x1480400e8;  1 drivers
v0x15786c800_0 .net *"_ivl_2", 6 0, L_0x157873340;  1 drivers
L_0x1480400a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15786c8f0_0 .net *"_ivl_5", 1 0, L_0x1480400a0;  1 drivers
v0x15786c9a0_0 .net *"_ivl_8", 31 0, L_0x157873550;  1 drivers
v0x15786ca50_0 .net "a0", 31 0, v0x15786c270_10;  1 drivers
v0x15786cb00_0 .net "a1", 31 0, v0x15786c270_11;  1 drivers
v0x15786cc10_0 .net "a1_i", 4 0, L_0x157874f90;  1 drivers
v0x15786ccc0_0 .net "a2", 31 0, v0x15786c270_12;  1 drivers
v0x15786cd70_0 .net "a2_i", 4 0, L_0x157875030;  1 drivers
v0x15786ce20_0 .net "a3", 31 0, v0x15786c270_13;  1 drivers
v0x15786ced0_0 .net "a3_i", 4 0, L_0x157875210;  1 drivers
v0x15786cf80_0 .net "a4", 31 0, v0x15786c270_14;  1 drivers
v0x15786d030_0 .net "a5", 31 0, v0x15786c270_15;  1 drivers
v0x15786d0e0_0 .net "a6", 31 0, v0x15786c270_16;  1 drivers
v0x15786d270_0 .net "a7", 31 0, v0x15786c270_17;  1 drivers
v0x15786d300_0 .net "clk", 0 0, v0x157870a40_0;  alias, 1 drivers
v0x15786d3b0_0 .net "gp", 31 0, v0x15786c270_3;  1 drivers
v0x15786d440_0 .net "ra", 31 0, v0x15786c270_1;  1 drivers
v0x15786d4d0_0 .net "rd1_o", 31 0, L_0x1578734a0;  alias, 1 drivers
v0x15786d560_0 .net "rd2_o", 31 0, L_0x157873770;  alias, 1 drivers
v0x15786d5f0_0 .net "s0", 31 0, v0x15786c270_8;  1 drivers
v0x15786d690_0 .net "s1", 31 0, v0x15786c270_9;  1 drivers
v0x15786d740_0 .net "s10", 31 0, v0x15786c270_26;  1 drivers
v0x15786d7f0_0 .net "s11", 31 0, v0x15786c270_27;  1 drivers
v0x15786d8a0_0 .net "s2", 31 0, v0x15786c270_18;  1 drivers
v0x15786d950_0 .net "s3", 31 0, v0x15786c270_19;  1 drivers
v0x15786da00_0 .net "s4", 31 0, v0x15786c270_20;  1 drivers
v0x15786dab0_0 .net "s5", 31 0, v0x15786c270_21;  1 drivers
v0x15786db60_0 .net "s6", 31 0, v0x15786c270_22;  1 drivers
v0x15786dc10_0 .net "s7", 31 0, v0x15786c270_23;  1 drivers
v0x15786d190_0 .net "s8", 31 0, v0x15786c270_24;  1 drivers
v0x15786dea0_0 .net "s9", 31 0, v0x15786c270_25;  1 drivers
v0x15786df30_0 .net "sp", 31 0, v0x15786c270_2;  1 drivers
v0x15786dfd0_0 .net "t0", 31 0, v0x15786c270_5;  1 drivers
v0x15786e080_0 .net "t1", 31 0, v0x15786c270_6;  1 drivers
v0x15786e130_0 .net "t2", 31 0, v0x15786c270_7;  1 drivers
v0x15786e1e0_0 .net "t3", 31 0, v0x15786c270_28;  1 drivers
v0x15786e290_0 .net "t4", 31 0, v0x15786c270_29;  1 drivers
v0x15786e340_0 .net "t5", 31 0, v0x15786c270_30;  1 drivers
v0x15786e3f0_0 .net "t6", 31 0, v0x15786c270_31;  1 drivers
v0x15786e4a0_0 .net "tp", 31 0, v0x15786c270_4;  1 drivers
v0x15786e550_0 .net "wd3_i", 31 0, v0x15786ee90_0;  1 drivers
v0x15786e600_0 .net "we3_i", 0 0, L_0x157872470;  alias, 1 drivers
v0x15786e6b0_0 .net "zero", 31 0, v0x15786c270_0;  1 drivers
L_0x1578732a0 .array/port v0x15786c270, L_0x157873340;
L_0x157873340 .concat [ 5 2 0 0], L_0x157874f90, L_0x1480400a0;
L_0x157873550 .array/port v0x15786c270, L_0x157873610;
L_0x157873610 .concat [ 5 2 0 0], L_0x157875030, L_0x1480400e8;
    .scope S_0x1578685c0;
T_0 ;
    %wait E_0x1578692b0;
    %load/vec4 v0x157869e40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 4095, 4095, 12;
    %store/vec4 v0x157869ba0_0, 0, 12;
    %vpi_call 7 60 "$warning", "Unsupported op given: %h", v0x157869e40_0 {0 0 0};
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 2192, 0, 12;
    %store/vec4 v0x157869ba0_0, 0, 12;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 496, 48, 12;
    %store/vec4 v0x157869ba0_0, 0, 12;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 3844, 1792, 12;
    %store/vec4 v0x157869ba0_0, 0, 12;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 570, 48, 12;
    %store/vec4 v0x157869ba0_0, 0, 12;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 2180, 0, 12;
    %store/vec4 v0x157869ba0_0, 0, 12;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 2849, 0, 12;
    %store/vec4 v0x157869ba0_0, 0, 12;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 2944, 0, 12;
    %store/vec4 v0x157869ba0_0, 0, 12;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1578685c0;
T_1 ;
    %wait E_0x157869270;
    %load/vec4 v0x1578693c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %vpi_call 7 98 "$warning", "Unsupported ALUop given: %h", v0x1578693c0_0 {0 0 0};
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x157869300_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x157869300_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x157869c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x157869300_0, 0, 3;
    %vpi_call 7 90 "$warning", "Unsupported funct3 given: %h", v0x157869c50_0 {0 0 0};
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x157869880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x157869300_0, 0, 3;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x157869300_0, 0, 3;
T_1.12 ;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x157869300_0, 0, 3;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x157869300_0, 0, 3;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x157869300_0, 0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x15786bfa0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15786c270, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x15786bfa0;
T_3 ;
    %wait E_0x157852730;
    %load/vec4 v0x15786e600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x15786ced0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x15786e550_0;
    %load/vec4 v0x15786ced0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15786c270, 0, 4;
T_3.0 ;
    %load/vec4 v0x15786e600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.5, 9;
    %load/vec4 v0x15786ced0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %vpi_call 11 31 "$warning", "Attempted to write to $zero register" {0 0 0};
T_3.3 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15786ae80;
T_4 ;
    %wait E_0x15786ba90;
    %load/vec4 v0x15786bc40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %vpi_call 10 26 "$warning", "Unsupported ALUOp given: %h", v0x15786bc40_0 {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x15786bdb0_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x15786bb90_0;
    %load/vec4 v0x15786bd10_0;
    %and;
    %store/vec4 v0x15786bdb0_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x15786bb90_0;
    %load/vec4 v0x15786bd10_0;
    %or;
    %store/vec4 v0x15786bdb0_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x15786bb90_0;
    %load/vec4 v0x15786bd10_0;
    %add;
    %store/vec4 v0x15786bdb0_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x15786bb90_0;
    %load/vec4 v0x15786bd10_0;
    %sub;
    %store/vec4 v0x15786bdb0_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x15786bb90_0;
    %load/vec4 v0x15786bd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15786bdb0_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x15786a160;
T_5 ;
    %wait E_0x15786ae20;
    %load/vec4 v0x15786f650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15786f530_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15786eac0_0;
    %assign/vec4 v0x15786f530_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15786a160;
T_6 ;
    %wait E_0x15786add0;
    %load/vec4 v0x15786ea10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x15786e960_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x15786f3a0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x15786f3a0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15786e960_0, 0, 32;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x15786f3a0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x15786f3a0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15786f3a0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15786e960_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x15786f3a0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x15786f3a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15786f3a0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15786f3a0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x15786e960_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x15786f3a0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x15786f3a0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15786f3a0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15786f3a0_0;
    %parti/s 3, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x15786e960_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15786a160;
T_7 ;
    %wait E_0x15786ad90;
    %load/vec4 v0x15786ef30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %load/vec4 v0x15786f1f0_0;
    %store/vec4 v0x15786ee90_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x15786f1f0_0;
    %store/vec4 v0x15786ee90_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x15786f5c0_0;
    %store/vec4 v0x15786ee90_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x15786eba0_0;
    %store/vec4 v0x15786ee90_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x157867a80;
T_8 ;
    %vpi_call 5 18 "$readmemh", "memfile.dat", v0x157867e30 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x157867a80;
T_9 ;
    %wait E_0x157867df0;
    %load/vec4 v0x157868170_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x157868170_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %vpi_call 5 25 "$warning", "Attempted to access invalid address 0x%h. Address coerced to 0x%h.", v0x157868170_0, S<0,vec4,u32> {1 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x157852ae0;
T_10 ;
    %wait E_0x157852730;
    %load/vec4 v0x157867960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x157867850_0;
    %load/vec4 v0x157867650_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157864fc0, 0, 4;
T_10.0 ;
    %load/vec4 v0x157867960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.4, 9;
    %load/vec4 v0x157867650_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x157867650_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %vpi_call 4 26 "$warning", "Attempted to write to invalid address 0x%h. Address coerced to 0x%h.", v0x157867650_0, S<0,vec4,u32> {1 0 0};
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15785e300;
T_11 ;
    %vpi_call 2 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15785e300 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x15785e300;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157870a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1578723e0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x15785e300;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0x157870a40_0;
    %inv;
    %store/vec4 v0x157870a40_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x15785e300;
T_14 ;
    %vpi_call 2 94 "$display", "Begin simulation." {0 0 0};
    %wait E_0x15785e9b0;
    %wait E_0x15785e9b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1578723e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x157870ad0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x157870ad0_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_14.1, 5;
    %wait E_0x15785e9b0;
    %load/vec4 v0x157870ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x157870ad0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %vpi_call 2 117 "$display", "End simulation." {0 0 0};
    %vpi_call 2 118 "$stop" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "./testbench.v";
    "./ucsbece154a_top.v";
    "./ucsbece154a_dmem.v";
    "./ucsbece154a_imem.v";
    "./ucsbece154a_riscv.v";
    "./ucsbece154a_controller.v";
    "./ucsbece154a_defines.vh";
    "./ucsbece154a_datapath.v";
    "./ucsbece154a_alu.v";
    "./ucsbece154a_rf.v";
