git clone --depth 1 --no-tags https://github.com/JTFPGA/jts16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372397512
git clone --depth 1 --no-tags https://github.com/tastynoob/FPGA_verilog_R8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373710911
git clone --depth 1 --no-tags https://github.com/kenneth96yd/gemm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370964939
git clone --depth 1 --no-tags https://github.com/bardakcib/VerySimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373148803
git clone --depth 1 --no-tags https://github.com/18520460/3x3-filter-size-line-buffer-convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369562036
git clone --depth 1 --no-tags https://github.com/Moorvan/riscv-mini-formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367222411
git clone --depth 1 --no-tags https://github.com/spdy1895/RTL_synthesis_using_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371129016
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-misc-usb_ohci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371330732
git clone --depth 1 --no-tags https://github.com/ashkan-khd/conways-game-of-life-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370913175
git clone --depth 1 --no-tags https://github.com/manikajain11/Traffic-Signal-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369865956
git clone --depth 1 --no-tags https://github.com/kervias/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373219712
git clone --depth 1 --no-tags https://github.com/Adithya-S-Bhat/Pattern-Matching-Using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370282530
git clone --depth 1 --no-tags https://github.com/pyadav1992/RTL-FixedPoint-Arithmetics-MathematicalFunctions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371483232
git clone --depth 1 --no-tags https://github.com/Chen-yu-Zheng/2021SpringCOE-WHU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373408900
git clone --depth 1 --no-tags https://github.com/mohadesehazari98/DLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368632887
git clone --depth 1 --no-tags https://github.com/Ellen7ions/Gemini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371696289
git clone --depth 1 --no-tags https://github.com/tharunchitipolu/SHA-256-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369718575
git clone --depth 1 --no-tags https://github.com/reticenceji/toy-riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364276053
git clone --depth 1 --no-tags https://github.com/thebesttv/blog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368473216
git clone --depth 1 --no-tags https://github.com/jamon/jspcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364463678
git clone --depth 1 --no-tags https://github.com/zhangbaozhe/mips-five-stage-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364799445
git clone --depth 1 --no-tags https://github.com/adz0612/medianFilter-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371750045
git clone --depth 1 --no-tags https://github.com/eslam2xm/digital-design-of-32-point-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373649693
git clone --depth 1 --no-tags https://github.com/david-oswald/giant-revB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371026464
git clone --depth 1 --no-tags https://github.com/wandergithub/Google_T-rex_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364093825
git clone --depth 1 --no-tags https://github.com/konradwilk/fibonacci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368731224
git clone --depth 1 --no-tags https://github.com/Melody0321/CS202_ComputerOrganization-2021Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369439675
git clone --depth 1 --no-tags https://github.com/Aminsaveh/ComputerArchitectureLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370419668
git clone --depth 1 --no-tags https://github.com/Kammann123/ev21g1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366504198
git clone --depth 1 --no-tags https://github.com/pyadav1992/RTL-FIR-IIR-FILTERS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373988496
git clone --depth 1 --no-tags https://github.com/bahaaEldeen1999/DCNN-IO-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366253062
git clone --depth 1 --no-tags https://github.com/microxblue/riscv_mx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372247786
git clone --depth 1 --no-tags https://github.com/farhan-tallman/pwm_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366343234
git clone --depth 1 --no-tags https://github.com/abcgeneraion/CPU-based-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371277403
git clone --depth 1 --no-tags https://github.com/shgabr/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372856617
git clone --depth 1 --no-tags https://github.com/tian-y-x/CS202_computer_organization_project_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370303155
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Hardware-Ethernet-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365659935
git clone --depth 1 --no-tags https://github.com/aignacio/deca_board_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368522292
git clone --depth 1 --no-tags https://github.com/KamalaVennelaVasireddy/HDL-based-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368835771
git clone --depth 1 --no-tags https://github.com/PXVI/ip_vga_ctlr_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367708134
git clone --depth 1 --no-tags https://github.com/My-UIT-Students/VIPUsingFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371659003
git clone --depth 1 --no-tags https://github.com/sks9691901/Image-Processing-with-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368201722
git clone --depth 1 --no-tags https://github.com/smridhiseth/Costas_Loop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372630273
git clone --depth 1 --no-tags https://github.com/yxgi5/i2c_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368750473
git clone --depth 1 --no-tags https://github.com/tomgwozdz/fbless-graphics-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368331822
git clone --depth 1 --no-tags https://github.com/FadyGamilM/PCI-Target-Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370732057
git clone --depth 1 --no-tags https://github.com/jackphj/FPGA_Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367215580
git clone --depth 1 --no-tags https://github.com/banxia-hnu/hnu_luyou_and_jiaohuanji.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373755515
git clone --depth 1 --no-tags https://github.com/ChristopherMoralesA/Arquitectura-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368035333
git clone --depth 1 --no-tags https://github.com/Talha-Ahmed-1/SPI-Chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367614091
git clone --depth 1 --no-tags https://github.com/shariethernet/RTL-design-using-Verilog-with-SKY130-Technology.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373267014
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/Uart_tx_main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368632451
git clone --depth 1 --no-tags https://github.com/chiplicity/openlane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366763820
git clone --depth 1 --no-tags https://github.com/vbrange/verilog_qarma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372627649
git clone --depth 1 --no-tags https://github.com/fanzfan/FPGA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373042562
git clone --depth 1 --no-tags https://github.com/BerkeleyLab/LBNL-Cell-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370513684
git clone --depth 1 --no-tags https://github.com/GaloisInc/BESSPIN-BSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371490076
git clone --depth 1 --no-tags https://github.com/cjearls/Open-Source-Parameterized-Low-Latency-Aggressive-Hardware-Compressors-and-Decompressors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371754266
git clone --depth 1 --no-tags https://github.com/YC-Vertex/DTW-ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368159105
git clone --depth 1 --no-tags https://github.com/trietvh/FPGA_vision_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364786458
git clone --depth 1 --no-tags https://github.com/prabuddha1/SAIL_GSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367164255
git clone --depth 1 --no-tags https://github.com/ZeyadTarekk/Combinational-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367487714
git clone --depth 1 --no-tags https://github.com/PauloHJ/ProyectoFinal_SistemasEmbebidosFJ21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368317730
git clone --depth 1 --no-tags https://github.com/A-Sathvik/JPEG-compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372740441
git clone --depth 1 --no-tags https://github.com/lam-n-ha/dual_core_w_lock_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369922814
git clone --depth 1 --no-tags https://github.com/archisman-dey/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365563871
git clone --depth 1 --no-tags https://github.com/BLG242E/codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369466766
git clone --depth 1 --no-tags https://github.com/UniversityOfPlymouth-Electronics/DigitalSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371443654
git clone --depth 1 --no-tags https://github.com/ShiV-0312/MIPS_PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367919916
git clone --depth 1 --no-tags https://github.com/F3L1X07/Seccion_D12_Equipo_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369338620
git clone --depth 1 --no-tags https://github.com/AtaberkOKLU/SaleTerminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373938461
git clone --depth 1 --no-tags https://github.com/ZiadMansourM/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374056903
git clone --depth 1 --no-tags https://github.com/bunnyverma29/digital-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371616339
git clone --depth 1 --no-tags https://github.com/JayMoghariya/Verilog-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370701546
git clone --depth 1 --no-tags https://github.com/electronica-5/TP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368994470
git clone --depth 1 --no-tags https://github.com/bhatiamanav/Final_Processor_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364266597
git clone --depth 1 --no-tags https://github.com/Qiaofanxing/tinyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372545121
git clone --depth 1 --no-tags https://github.com/Moaminseop/RTL_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369849688
git clone --depth 1 --no-tags https://github.com/whaoney/SingleCycle_CPU_RISCV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370396328
git clone --depth 1 --no-tags https://github.com/Russ420/Digital_Systems_Design_IR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365765042
git clone --depth 1 --no-tags https://github.com/ryanwolters/vga-color-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369061918
git clone --depth 1 --no-tags https://github.com/venkatkumar1810/Digital_Clock_Design_24hrs_12hrs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364842298
git clone --depth 1 --no-tags https://github.com/Riflecake1699/Equipo-5-SSPAC-D13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370496126
git clone --depth 1 --no-tags https://github.com/fernandamariscal/Equipo_2_D14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369095745
git clone --depth 1 --no-tags https://github.com/balister/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371119432
git clone --depth 1 --no-tags https://github.com/hyu-nani/Verilog_watch_second.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371632970
git clone --depth 1 --no-tags https://github.com/HaripraveenS/fft-256-image-processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365783451
git clone --depth 1 --no-tags https://github.com/ZeyadTarekk/Carry-Select-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367486816
git clone --depth 1 --no-tags https://github.com/jjjaaafff/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365176301
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364702218
git clone --depth 1 --no-tags https://github.com/XiGua-cooler/Serial_to_parallel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364288773
git clone --depth 1 --no-tags https://github.com/hsiehong/IC-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364923644
git clone --depth 1 --no-tags https://github.com/dev-board-tech/arduFPGA-game-console-simple-tank-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369539486
git clone --depth 1 --no-tags https://github.com/ncicek/riscv-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372095564
git clone --depth 1 --no-tags https://github.com/pravinism-007/router_1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374088473
git clone --depth 1 --no-tags https://github.com/Andy-Buka/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370197511
git clone --depth 1 --no-tags https://github.com/ilthraim/pheap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367712981
