{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747302866486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747302866487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 02:54:26 2025 " "Processing started: Thu May 15 02:54:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747302866487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302866487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302866487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747302868530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747302868530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachinetop.sv 3 3 " "Found 3 design units, including 3 entities, in source file vendingmachinetop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachineTop " "Found entity 1: VendingMachineTop" {  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302901504 ""} { "Info" "ISGN_ENTITY_NAME" "2 Register " "Found entity 2: Register" {  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302901504 ""} { "Info" "ISGN_ENTITY_NAME" "3 GetChange " "Found entity 3: GetChange" {  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302901504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302901504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VendingMachineTop " "Elaborating entity \"VendingMachineTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747302901856 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VendingMachineTop.sv(59) " "Verilog HDL assignment warning at VendingMachineTop.sv(59): truncated value with size 32 to match size of target (6)" {  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747302901857 "|VendingMachineTop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VendingMachineTop.sv(61) " "Verilog HDL assignment warning at VendingMachineTop.sv(61): truncated value with size 32 to match size of target (6)" {  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747302901858 "|VendingMachineTop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VendingMachineTop.sv(64) " "Verilog HDL assignment warning at VendingMachineTop.sv(64): truncated value with size 32 to match size of target (6)" {  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747302901858 "|VendingMachineTop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VendingMachineTop.sv(72) " "Verilog HDL assignment warning at VendingMachineTop.sv(72): truncated value with size 32 to match size of target (6)" {  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747302901858 "|VendingMachineTop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VendingMachineTop.sv(75) " "Verilog HDL assignment warning at VendingMachineTop.sv(75): truncated value with size 32 to match size of target (6)" {  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747302901859 "|VendingMachineTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:bal " "Elaborating entity \"Register\" for hierarchy \"Register:bal\"" {  } { { "VendingMachineTop.sv" "bal" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747302901875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetChange GetChange:chng " "Elaborating entity \"GetChange\" for hierarchy \"GetChange:chng\"" {  } { { "VendingMachineTop.sv" "chng" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747302901888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VendingMachineTop.sv(122) " "Verilog HDL assignment warning at VendingMachineTop.sv(122): truncated value with size 32 to match size of target (6)" {  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747302901889 "|VendingMachineTop|GetChange:chng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VendingMachineTop.sv(123) " "Verilog HDL assignment warning at VendingMachineTop.sv(123): truncated value with size 32 to match size of target (6)" {  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747302901889 "|VendingMachineTop|GetChange:chng"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GetChange:chng\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GetChange:chng\|Div1\"" {  } { { "VendingMachineTop.sv" "Div1" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747302902882 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GetChange:chng\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GetChange:chng\|Div0\"" {  } { { "VendingMachineTop.sv" "Div0" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747302902882 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747302902882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GetChange:chng\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"GetChange:chng\|lpm_divide:Div1\"" {  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747302902978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GetChange:chng\|lpm_divide:Div1 " "Instantiated megafunction \"GetChange:chng\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747302902979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747302902979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747302902979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747302902979 ""}  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747302902979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302903117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302903117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302903173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302903173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302903252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302903252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302903364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302903364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302903449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302903449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GetChange:chng\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"GetChange:chng\|lpm_divide:Div0\"" {  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747302903535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GetChange:chng\|lpm_divide:Div0 " "Instantiated megafunction \"GetChange:chng\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747302903535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747302903535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747302903535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747302903535 ""}  } { { "VendingMachineTop.sv" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/VendingMachineTop.sv" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747302903535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7sl " "Found entity 1: lpm_divide_7sl" {  } { { "db/lpm_divide_7sl.tdf" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/db/lpm_divide_7sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302903594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302903594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302903690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302903690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "C:/Users/Oliver/bots/digital_logic_design/projects/VendingMachine/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302903736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302903736 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747302904148 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747302904825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747302904825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747302904946 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747302904946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747302904946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747302904946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747302904985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 02:55:04 2025 " "Processing ended: Thu May 15 02:55:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747302904985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747302904985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747302904985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302904985 ""}
