Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan 16 21:09:33 2023
| Host         : osm-hzb running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_methodology -file Mayo_keygen_wrapper_methodology_drc_routed.rpt -pb Mayo_keygen_wrapper_methodology_drc_routed.pb -rpx Mayo_keygen_wrapper_methodology_drc_routed.rpx
| Design       : Mayo_keygen_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 2          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[0]/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[0]_rep/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[0]_rep__0/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[0]_rep__1/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1000]/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1001]/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1002]/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1003]/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1004]/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1005]/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1006]/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1007]/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1008]/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1009]/CLR,
Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[100]/CLR
 (the first 15 of 3175 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on LD0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LD1 relative to clock(s) clk_fpga_0
Related violations: <none>


