

================================================================
== Vitis HLS Report for 'applyConvolution'
================================================================
* Date:           Fri May 24 15:44:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.312 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_applyConvolution_Pipeline_1_fu_363                |applyConvolution_Pipeline_1                |        5|        5|  40.000 ns|  40.000 ns|    5|    5|       no|
        |grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373  |applyConvolution_Pipeline_VITIS_LOOP_34_5  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392  |applyConvolution_Pipeline_VITIS_LOOP_42_6  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_28_3_VITIS_LOOP_29_4  |        ?|        ?|         ?|          -|          -|     9|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 44 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 33 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 32 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 15 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 10 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.54>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [Convolutie/source/Convolutie.c:26]   --->   Operation 49 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sum_0_1 = alloca i32 1"   --->   Operation 50 'alloca' 'sum_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sum_1_1 = alloca i32 1"   --->   Operation 51 'alloca' 'sum_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sum_2_1 = alloca i32 1"   --->   Operation 52 'alloca' 'sum_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Convolutie/source/Convolutie.c:25]   --->   Operation 53 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 54 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %channels"   --->   Operation 55 'read' 'channels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height"   --->   Operation 56 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width"   --->   Operation 57 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 58 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%image_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_r"   --->   Operation 59 'read' 'image_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sum_0_6_loc = alloca i64 1"   --->   Operation 60 'alloca' 'sum_0_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sum_1_6_loc = alloca i64 1"   --->   Operation 61 'alloca' 'sum_1_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sum_2_6_loc = alloca i64 1"   --->   Operation 62 'alloca' 'sum_2_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sum_0_21_loc = alloca i64 1"   --->   Operation 63 'alloca' 'sum_0_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sum_1_2_loc = alloca i64 1"   --->   Operation 64 'alloca' 'sum_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sum_2_2_loc = alloca i64 1"   --->   Operation 65 'alloca' 'sum_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node empty_24)   --->   "%trunc_ln6 = trunc i32 %channels_read" [Convolutie/source/Convolutie.c:6]   --->   Operation 66 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.55ns)   --->   "%icmp_ln25 = icmp_sgt  i32 %height_read, i32 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 67 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (2.55ns)   --->   "%cmp222 = icmp_sgt  i32 %channels_read, i32 0"   --->   Operation 68 'icmp' 'cmp222' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (2.55ns)   --->   "%icmp_ln25_1 = icmp_ult  i32 %channels_read, i32 3" [Convolutie/source/Convolutie.c:25]   --->   Operation 69 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node empty_24)   --->   "%select_ln34 = select i1 %icmp_ln25_1, i2 %trunc_ln6, i2 3" [Convolutie/source/Convolutie.c:34]   --->   Operation 70 'select' 'select_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%empty_24 = select i1 %cmp222, i2 %select_ln34, i2 0" [Convolutie/source/Convolutie.c:34]   --->   Operation 71 'select' 'empty_24' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten12"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln25 = store i31 0, i31 %y" [Convolutie/source/Convolutie.c:25]   --->   Operation 73 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln26 = store i31 0, i31 %x" [Convolutie/source/Convolutie.c:26]   --->   Operation 74 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 75 [3/3] (5.74ns)   --->   "%mul_ln25_1 = mul i32 %width_read, i32 %channels_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 75 'mul' 'mul_ln25_1' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 76 [2/3] (5.74ns)   --->   "%mul_ln25_1 = mul i32 %width_read, i32 %channels_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 76 'mul' 'mul_ln25_1' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 77 [1/3] (5.74ns)   --->   "%mul_ln25_1 = mul i32 %width_read, i32 %channels_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 77 'mul' 'mul_ln25_1' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 78 [3/3] (5.74ns)   --->   "%mul_ln25_2 = mul i32 %mul_ln25_1, i32 %height_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 78 'mul' 'mul_ln25_2' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 79 [2/3] (5.74ns)   --->   "%mul_ln25_2 = mul i32 %mul_ln25_1, i32 %height_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 79 'mul' 'mul_ln25_2' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%wide_trip_count = zext i32 %channels_read"   --->   Operation 80 'zext' 'wide_trip_count' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%wide_trip_count37 = zext i32 %width_read"   --->   Operation 81 'zext' 'wide_trip_count37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [3/3] (5.74ns)   --->   "%mul_ln25 = mul i64 %wide_trip_count, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:25]   --->   Operation 82 'mul' 'mul_ln25' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/3] (5.74ns)   --->   "%mul_ln25_2 = mul i32 %mul_ln25_1, i32 %height_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 83 'mul' 'mul_ln25_2' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i32 %height_read" [Convolutie/source/Convolutie.c:6]   --->   Operation 84 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [3/3] (5.74ns)   --->   "%mul_ln6 = mul i64 %zext_ln6, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:6]   --->   Operation 85 'mul' 'mul_ln6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 86 [1/1] (2.55ns)   --->   "%cmp28 = icmp_sgt  i32 %width_read, i32 0"   --->   Operation 86 'icmp' 'cmp28' <Predicate = (icmp_ln25)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%channels_cast = zext i32 %channels_read"   --->   Operation 87 'zext' 'channels_cast' <Predicate = (cmp222)> <Delay = 0.00>
ST_8 : Operation 88 [2/3] (5.74ns)   --->   "%mul_ln25 = mul i64 %wide_trip_count, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:25]   --->   Operation 88 'mul' 'mul_ln25' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (2.55ns)   --->   "%add_ln25 = add i33 %channels_cast, i33 8589934589" [Convolutie/source/Convolutie.c:25]   --->   Operation 89 'add' 'add_ln25' <Predicate = (cmp222)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln25 = and i1 %cmp222, i1 %cmp28" [Convolutie/source/Convolutie.c:25]   --->   Operation 90 'and' 'and_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln25 = select i1 %and_ln25, i32 %mul_ln25_2, i32 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 91 'select' 'select_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = select i1 %icmp_ln25, i32 %select_ln25, i32 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 92 'select' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 93 [2/3] (5.74ns)   --->   "%mul_ln6 = mul i64 %zext_ln6, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:6]   --->   Operation 93 'mul' 'mul_ln6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [Convolutie/source/Convolutie.c:6]   --->   Operation 94 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %channels"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%channels_cast19 = zext i32 %channels_read"   --->   Operation 113 'zext' 'channels_cast19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i32 %width_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 114 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.99ns)   --->   "%xor_ln25 = xor i33 %zext_ln25, i33 8589934591" [Convolutie/source/Convolutie.c:25]   --->   Operation 115 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i33 %xor_ln25" [Convolutie/source/Convolutie.c:25]   --->   Operation 116 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/3] (5.74ns)   --->   "%mul_ln25 = mul i64 %wide_trip_count, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:25]   --->   Operation 117 'mul' 'mul_ln25' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (2.59ns)   --->   "%icmp_ln25_2 = icmp_sgt  i33 %add_ln25, i33 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 118 'icmp' 'icmp_ln25_2' <Predicate = (cmp222)> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i8 %output_r, i64 %out_r_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 119 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (5.84ns)   --->   "%empty_23 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %output_r_addr, i32 %empty" [Convolutie/source/Convolutie.c:25]   --->   Operation 120 'writereq' 'empty_23' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i2 %empty_24" [Convolutie/source/Convolutie.c:42]   --->   Operation 121 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node empty_25)   --->   "%trunc_ln42 = trunc i33 %add_ln25" [Convolutie/source/Convolutie.c:42]   --->   Operation 122 'trunc' 'trunc_ln42' <Predicate = (cmp222)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node empty_25)   --->   "%select_ln42 = select i1 %icmp_ln25_2, i32 %trunc_ln42, i32 0" [Convolutie/source/Convolutie.c:42]   --->   Operation 123 'select' 'select_ln42' <Predicate = (cmp222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty_25 = select i1 %cmp222, i32 %select_ln42, i32 0" [Convolutie/source/Convolutie.c:42]   --->   Operation 124 'select' 'empty_25' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 125 [1/3] (5.74ns)   --->   "%mul_ln6 = mul i64 %zext_ln6, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:6]   --->   Operation 125 'mul' 'mul_ln6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body4" [Convolutie/source/Convolutie.c:25]   --->   Operation 126 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.10>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%x_1 = load i31 %x" [Convolutie/source/Convolutie.c:26]   --->   Operation 127 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i64 %indvar_flatten12" [Convolutie/source/Convolutie.c:25]   --->   Operation 128 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i31 %x_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 129 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (2.55ns)   --->   "%icmp_ln26 = icmp_slt  i32 %zext_ln26_1, i32 %width_read" [Convolutie/source/Convolutie.c:26]   --->   Operation 130 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (3.52ns)   --->   "%icmp_ln25_3 = icmp_eq  i64 %indvar_flatten12_load, i64 %mul_ln6" [Convolutie/source/Convolutie.c:25]   --->   Operation 131 'icmp' 'icmp_ln25_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (3.52ns)   --->   "%add_ln25_3 = add i64 %indvar_flatten12_load, i64 1" [Convolutie/source/Convolutie.c:25]   --->   Operation 132 'add' 'add_ln25_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_3, void %for.inc92.loopexit, void %for.end94.loopexit" [Convolutie/source/Convolutie.c:25]   --->   Operation 133 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%sum_0_1_load = load i32 %sum_0_1"   --->   Operation 134 'load' 'sum_0_1_load' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%sum_1_1_load = load i32 %sum_1_1"   --->   Operation 135 'load' 'sum_1_1_load' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%sum_2_1_load = load i32 %sum_2_1"   --->   Operation 136 'load' 'sum_2_1_load' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%y_load = load i31 %y" [Convolutie/source/Convolutie.c:25]   --->   Operation 137 'load' 'y_load' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (2.52ns)   --->   "%add_ln25_1 = add i31 %y_load, i31 1" [Convolutie/source/Convolutie.c:25]   --->   Operation 138 'add' 'add_ln25_1' <Predicate = (!icmp_ln25_3)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.73ns)   --->   "%select_ln25_1 = select i1 %icmp_ln26, i31 %x_1, i31 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 139 'select' 'select_ln25_1' <Predicate = (!icmp_ln25_3)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.73ns)   --->   "%select_ln25_2 = select i1 %icmp_ln26, i31 %y_load, i31 %add_ln25_1" [Convolutie/source/Convolutie.c:25]   --->   Operation 140 'select' 'select_ln25_2' <Predicate = (!icmp_ln25_3)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [2/2] (1.58ns)   --->   "%call_ln0 = call void @applyConvolution_Pipeline_1, i32 %sum_2_1_load, i32 %sum_1_1_load, i32 %sum_0_1_load, i32 %sum_2_2_loc, i32 %sum_1_2_loc, i32 %sum_0_21_loc"   --->   Operation 141 'call' 'call_ln0' <Predicate = (!icmp_ln25_3)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.94>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i31 %select_ln25_2" [Convolutie/source/Convolutie.c:25]   --->   Operation 142 'zext' 'zext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [3/3] (3.94ns)   --->   "%mul_ln25_3 = mul i64 %zext_ln25_2, i64 %mul_ln25" [Convolutie/source/Convolutie.c:25]   --->   Operation 143 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/2] (3.15ns)   --->   "%call_ln0 = call void @applyConvolution_Pipeline_1, i32 %sum_2_1_load, i32 %sum_1_1_load, i32 %sum_0_1_load, i32 %sum_2_2_loc, i32 %sum_1_2_loc, i32 %sum_0_21_loc"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.74>
ST_12 : Operation 145 [2/3] (3.94ns)   --->   "%mul_ln25_3 = mul i64 %zext_ln25_2, i64 %mul_ln25" [Convolutie/source/Convolutie.c:25]   --->   Operation 145 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i31 %select_ln25_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 146 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [3/3] (5.74ns)   --->   "%mul_ln26 = mul i63 %zext_ln26, i63 %channels_cast19" [Convolutie/source/Convolutie.c:26]   --->   Operation 147 'mul' 'mul_ln26' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.74>
ST_13 : Operation 148 [1/3] (3.94ns)   --->   "%mul_ln25_3 = mul i64 %zext_ln25_2, i64 %mul_ln25" [Convolutie/source/Convolutie.c:25]   --->   Operation 148 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [2/3] (5.74ns)   --->   "%mul_ln26 = mul i63 %zext_ln26, i63 %channels_cast19" [Convolutie/source/Convolutie.c:26]   --->   Operation 149 'mul' 'mul_ln26' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.74>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_26_2_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i31 %select_ln25_2" [Convolutie/source/Convolutie.c:25]   --->   Operation 151 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (3.52ns)   --->   "%add_ln25_2 = add i64 %mul_ln25_3, i64 %image_r_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 152 'add' 'add_ln25_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i31 %select_ln25_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 153 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%sum_2_2_loc_load = load i32 %sum_2_2_loc"   --->   Operation 154 'load' 'sum_2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%sum_1_2_loc_load = load i32 %sum_1_2_loc"   --->   Operation 155 'load' 'sum_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%sum_0_21_loc_load = load i32 %sum_0_21_loc"   --->   Operation 156 'load' 'sum_0_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/3] (5.74ns)   --->   "%mul_ln26 = mul i63 %zext_ln26, i63 %channels_cast19" [Convolutie/source/Convolutie.c:26]   --->   Operation 157 'mul' 'mul_ln26' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i63 %mul_ln26" [Convolutie/source/Convolutie.c:28]   --->   Operation 158 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (1.58ns)   --->   "%br_ln28 = br void %for.body13" [Convolutie/source/Convolutie.c:28]   --->   Operation 159 'br' 'br_ln28' <Predicate = true> <Delay = 1.58>

State 15 <SV = 14> <Delay = 2.52>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%ky = phi i3 7, void %for.inc92.loopexit, i3 %select_ln28_5, void %for.inc42" [Convolutie/source/Convolutie.c:28]   --->   Operation 160 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i3 %ky" [Convolutie/source/Convolutie.c:28]   --->   Operation 161 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (2.52ns)   --->   "%empty_26 = add i32 %sext_ln28, i32 %zext_ln25_1" [Convolutie/source/Convolutie.c:28]   --->   Operation 162 'add' 'empty_26' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.23>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %for.inc92.loopexit, i4 %add_ln28_1, void %for.inc42" [Convolutie/source/Convolutie.c:28]   --->   Operation 163 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%indvar = phi i2 0, void %for.inc92.loopexit, i2 %select_ln28_2, void %for.inc42" [Convolutie/source/Convolutie.c:28]   --->   Operation 164 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%sum_2_5 = phi i32 %sum_2_2_loc_load, void %for.inc92.loopexit, i32 %sum_2_9, void %for.inc42"   --->   Operation 165 'phi' 'sum_2_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%sum_1_5 = phi i32 %sum_1_2_loc_load, void %for.inc92.loopexit, i32 %sum_1_9, void %for.inc42"   --->   Operation 166 'phi' 'sum_1_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%sum_0_5 = phi i32 %sum_0_21_loc_load, void %for.inc92.loopexit, i32 %sum_0_9, void %for.inc42"   --->   Operation 167 'phi' 'sum_0_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%indvar4 = phi i2 0, void %for.inc92.loopexit, i2 %add_ln29_1, void %for.inc42" [Convolutie/source/Convolutie.c:29]   --->   Operation 168 'phi' 'indvar4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%kx = phi i3 7, void %for.inc92.loopexit, i3 %add_ln29, void %for.inc42" [Convolutie/source/Convolutie.c:29]   --->   Operation 169 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_26, i32 31" [Convolutie/source/Convolutie.c:28]   --->   Operation 170 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (2.55ns)   --->   "%slt = icmp_slt  i32 %empty_26, i32 %height_read" [Convolutie/source/Convolutie.c:28]   --->   Operation 171 'icmp' 'slt' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_1)   --->   "%rev = xor i1 %slt, i1 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 172 'xor' 'rev' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln32_1 = or i1 %tmp_3, i1 %rev" [Convolutie/source/Convolutie.c:32]   --->   Operation 173 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (1.73ns)   --->   "%icmp_ln28 = icmp_eq  i4 %indvar_flatten, i4 9" [Convolutie/source/Convolutie.c:28]   --->   Operation 174 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (1.73ns)   --->   "%add_ln28_1 = add i4 %indvar_flatten, i4 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 175 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc45, void %VITIS_LOOP_42_6" [Convolutie/source/Convolutie.c:28]   --->   Operation 176 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (1.56ns)   --->   "%add_ln28 = add i2 %indvar, i2 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 177 'add' 'add_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (1.65ns)   --->   "%icmp_ln29 = icmp_eq  i3 %kx, i3 2" [Convolutie/source/Convolutie.c:29]   --->   Operation 178 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.99ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i2 0, i2 %indvar4" [Convolutie/source/Convolutie.c:28]   --->   Operation 179 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (0.98ns)   --->   "%select_ln28_1 = select i1 %icmp_ln29, i3 7, i3 %kx" [Convolutie/source/Convolutie.c:28]   --->   Operation 180 'select' 'select_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (1.65ns)   --->   "%indvars_iv_next2317 = add i3 %ky, i3 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 181 'add' 'indvars_iv_next2317' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i3 %indvars_iv_next2317" [Convolutie/source/Convolutie.c:28]   --->   Operation 182 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.99ns)   --->   "%select_ln28_2 = select i1 %icmp_ln29, i2 %add_ln28, i2 %indvar" [Convolutie/source/Convolutie.c:28]   --->   Operation 183 'select' 'select_ln28_2' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (2.52ns)   --->   "%p_mid13 = add i32 %sext_ln28_1, i32 %zext_ln25_1" [Convolutie/source/Convolutie.c:28]   --->   Operation 184 'add' 'p_mid13' <Predicate = (!icmp_ln28)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (1.65ns)   --->   "%indvars_iv_next23_mid1 = add i3 %ky, i3 2" [Convolutie/source/Convolutie.c:28]   --->   Operation 185 'add' 'indvars_iv_next23_mid1' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.98ns)   --->   "%select_ln28_3 = select i1 %icmp_ln29, i3 %indvars_iv_next23_mid1, i3 %indvars_iv_next2317" [Convolutie/source/Convolutie.c:28]   --->   Operation 186 'select' 'select_ln28_3' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i3 %select_ln28_3" [Convolutie/source/Convolutie.c:28]   --->   Operation 187 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.98ns)   --->   "%select_ln28_5 = select i1 %icmp_ln29, i3 %indvars_iv_next2317, i3 %ky" [Convolutie/source/Convolutie.c:28]   --->   Operation 188 'select' 'select_ln28_5' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i3 %select_ln28_1" [Convolutie/source/Convolutie.c:29]   --->   Operation 189 'sext' 'sext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i2 %select_ln28" [Convolutie/source/Convolutie.c:29]   --->   Operation 190 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (2.59ns)   --->   "%tmp = add i34 %zext_ln29, i34 %sext_ln25" [Convolutie/source/Convolutie.c:29]   --->   Operation 191 'add' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (2.52ns)   --->   "%add_ln30_2 = add i32 %sext_ln29, i32 %zext_ln26_3" [Convolutie/source/Convolutie.c:30]   --->   Operation 192 'add' 'add_ln30_2' <Predicate = (!icmp_ln28)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (3.49ns)   --->   "%add_ln26 = add i63 %mul_ln26, i63 3" [Convolutie/source/Convolutie.c:26]   --->   Operation 193 'add' 'add_ln26' <Predicate = (icmp_ln28)> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (2.52ns)   --->   "%add_ln26_2 = add i31 %select_ln25_1, i31 1" [Convolutie/source/Convolutie.c:26]   --->   Operation 194 'add' 'add_ln26_2' <Predicate = (icmp_ln28)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (1.58ns)   --->   "%store_ln25 = store i64 %add_ln25_3, i64 %indvar_flatten12" [Convolutie/source/Convolutie.c:25]   --->   Operation 195 'store' 'store_ln25' <Predicate = (icmp_ln28)> <Delay = 1.58>
ST_16 : Operation 196 [1/1] (1.58ns)   --->   "%store_ln25 = store i31 %select_ln25_2, i31 %y" [Convolutie/source/Convolutie.c:25]   --->   Operation 196 'store' 'store_ln25' <Predicate = (icmp_ln28)> <Delay = 1.58>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %sum_2_5, i32 %sum_2_1"   --->   Operation 197 'store' 'store_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %sum_1_5, i32 %sum_1_1"   --->   Operation 198 'store' 'store_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %sum_0_5, i32 %sum_0_1"   --->   Operation 199 'store' 'store_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (1.58ns)   --->   "%store_ln26 = store i31 %add_ln26_2, i31 %x" [Convolutie/source/Convolutie.c:26]   --->   Operation 200 'store' 'store_ln26' <Predicate = (icmp_ln28)> <Delay = 1.58>

State 17 <SV = 16> <Delay = 5.74>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln28_2" [Convolutie/source/Convolutie.c:28]   --->   Operation 201 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [3/3] (3.94ns)   --->   "%mul_ln28 = mul i64 %zext_ln28_1, i64 %mul_ln25" [Convolutie/source/Convolutie.c:28]   --->   Operation 202 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%select_ln28_3_cast43 = zext i3 %select_ln28_3" [Convolutie/source/Convolutie.c:28]   --->   Operation 203 'zext' 'select_ln28_3_cast43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln28, i2 0" [Convolutie/source/Convolutie.c:28]   --->   Operation 204 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_28 = sub i4 %tmp_1, i4 %select_ln28_3_cast43" [Convolutie/source/Convolutie.c:28]   --->   Operation 205 'sub' 'empty_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_mid13, i32 31" [Convolutie/source/Convolutie.c:28]   --->   Operation 206 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (2.55ns)   --->   "%slt70 = icmp_slt  i32 %p_mid13, i32 %height_read" [Convolutie/source/Convolutie.c:28]   --->   Operation 207 'icmp' 'slt70' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%rev71 = xor i1 %slt70, i1 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 208 'xor' 'rev71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%or_ln32_3 = or i1 %tmp_4, i1 %rev71" [Convolutie/source/Convolutie.c:32]   --->   Operation 209 'or' 'or_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%select_ln28_4 = select i1 %icmp_ln29, i1 %or_ln32_3, i1 %or_ln32_1" [Convolutie/source/Convolutie.c:28]   --->   Operation 210 'select' 'select_ln28_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_cast = sext i34 %tmp" [Convolutie/source/Convolutie.c:29]   --->   Operation 211 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [3/3] (5.74ns)   --->   "%tmp1 = mul i64 %tmp_cast, i64 %wide_trip_count" [Convolutie/source/Convolutie.c:29]   --->   Operation 212 'mul' 'tmp1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln30_2, i32 31" [Convolutie/source/Convolutie.c:32]   --->   Operation 213 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (2.55ns)   --->   "%icmp_ln32 = icmp_slt  i32 %add_ln30_2, i32 %width_read" [Convolutie/source/Convolutie.c:32]   --->   Operation 214 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%xor_ln32 = xor i1 %icmp_ln32, i1 1" [Convolutie/source/Convolutie.c:32]   --->   Operation 215 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%or_ln32 = or i1 %xor_ln32, i1 %tmp_5" [Convolutie/source/Convolutie.c:32]   --->   Operation 216 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln32_2 = or i1 %select_ln28_4, i1 %or_ln32" [Convolutie/source/Convolutie.c:32]   --->   Operation 217 'or' 'or_ln32_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (1.65ns)   --->   "%add_ln29 = add i3 %select_ln28_1, i3 1" [Convolutie/source/Convolutie.c:29]   --->   Operation 218 'add' 'add_ln29' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%add_ln29_cast = zext i3 %add_ln29" [Convolutie/source/Convolutie.c:29]   --->   Operation 219 'zext' 'add_ln29_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%empty_29 = add i4 %empty_28, i4 %add_ln29_cast" [Convolutie/source/Convolutie.c:28]   --->   Operation 220 'add' 'empty_29' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 5.74>
ST_18 : Operation 221 [2/3] (3.94ns)   --->   "%mul_ln28 = mul i64 %zext_ln28_1, i64 %mul_ln25" [Convolutie/source/Convolutie.c:28]   --->   Operation 221 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [2/3] (5.74ns)   --->   "%tmp1 = mul i64 %tmp_cast, i64 %wide_trip_count" [Convolutie/source/Convolutie.c:29]   --->   Operation 222 'mul' 'tmp1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.74>
ST_19 : Operation 223 [1/3] (3.94ns)   --->   "%mul_ln28 = mul i64 %zext_ln28_1, i64 %mul_ln25" [Convolutie/source/Convolutie.c:28]   --->   Operation 223 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 224 [1/3] (5.74ns)   --->   "%tmp1 = mul i64 %tmp_cast, i64 %wide_trip_count" [Convolutie/source/Convolutie.c:29]   --->   Operation 224 'mul' 'tmp1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.52>
ST_20 : Operation 225 [1/1] (3.52ns)   --->   "%add_ln30 = add i64 %mul_ln28, i64 %tmp1" [Convolutie/source/Convolutie.c:30]   --->   Operation 225 'add' 'add_ln30' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.30>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_3_VITIS_LOOP_29_4_str"   --->   Operation 226 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 227 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_3 = add i64 %add_ln30, i64 %zext_ln28" [Convolutie/source/Convolutie.c:30]   --->   Operation 228 'add' 'add_ln30_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 229 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln30_1 = add i64 %add_ln30_3, i64 %add_ln25_2" [Convolutie/source/Convolutie.c:30]   --->   Operation 229 'add' 'add_ln30_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_29" [Convolutie/source/Convolutie.c:28]   --->   Operation 230 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i64 0, i64 %p_cast" [Convolutie/source/Convolutie.c:28]   --->   Operation 231 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (1.58ns)   --->   "%br_ln32 = br i1 %or_ln32_2, void %VITIS_LOOP_34_5, void %for.inc42" [Convolutie/source/Convolutie.c:32]   --->   Operation 232 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 22 <SV = 21> <Delay = 5.84>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i8 %input_r, i64 %add_ln30_1" [Convolutie/source/Convolutie.c:34]   --->   Operation 233 'getelementptr' 'input_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [8/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 234 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 5.84>
ST_23 : Operation 235 [7/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 235 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 5.84>
ST_24 : Operation 236 [6/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 236 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 5.84>
ST_25 : Operation 237 [5/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 237 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 5.84>
ST_26 : Operation 238 [4/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 238 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 5.84>
ST_27 : Operation 239 [3/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 239 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 5.84>
ST_28 : Operation 240 [2/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 240 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 5.84>
ST_29 : Operation 241 [1/8] (5.84ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 241 'readreq' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 242 [2/2] (2.32ns)   --->   "%kernel_load = load i4 %kernel_addr" [Convolutie/source/Convolutie.c:36]   --->   Operation 242 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>

State 30 <SV = 29> <Delay = 4.87>
ST_30 : Operation 243 [1/2] (2.32ns)   --->   "%kernel_load = load i4 %kernel_addr" [Convolutie/source/Convolutie.c:36]   --->   Operation 243 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_30 : Operation 244 [2/2] (2.55ns)   --->   "%call_ln30 = call void @applyConvolution_Pipeline_VITIS_LOOP_34_5, i32 %sum_2_5, i32 %sum_1_5, i32 %sum_0_5, i8 %input_r, i32 %channels_read, i64 %add_ln30_1, i32 %kernel_load, i32 %sum_2_6_loc, i32 %sum_1_6_loc, i32 %sum_0_6_loc" [Convolutie/source/Convolutie.c:30]   --->   Operation 244 'call' 'call_ln30' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln30 = call void @applyConvolution_Pipeline_VITIS_LOOP_34_5, i32 %sum_2_5, i32 %sum_1_5, i32 %sum_0_5, i8 %input_r, i32 %channels_read, i64 %add_ln30_1, i32 %kernel_load, i32 %sum_2_6_loc, i32 %sum_1_6_loc, i32 %sum_0_6_loc" [Convolutie/source/Convolutie.c:30]   --->   Operation 245 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.58>
ST_32 : Operation 246 [1/1] (0.00ns)   --->   "%sum_2_6_loc_load = load i32 %sum_2_6_loc"   --->   Operation 246 'load' 'sum_2_6_loc_load' <Predicate = (!or_ln32_2)> <Delay = 0.00>
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "%sum_1_6_loc_load = load i32 %sum_1_6_loc"   --->   Operation 247 'load' 'sum_1_6_loc_load' <Predicate = (!or_ln32_2)> <Delay = 0.00>
ST_32 : Operation 248 [1/1] (0.00ns)   --->   "%sum_0_6_loc_load = load i32 %sum_0_6_loc"   --->   Operation 248 'load' 'sum_0_6_loc_load' <Predicate = (!or_ln32_2)> <Delay = 0.00>
ST_32 : Operation 249 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 249 'br' 'br_ln0' <Predicate = (!or_ln32_2)> <Delay = 1.58>
ST_32 : Operation 250 [1/1] (0.00ns)   --->   "%sum_2_9 = phi i32 %sum_2_6_loc_load, void %VITIS_LOOP_34_5, i32 %sum_2_5, void %for.inc45"   --->   Operation 250 'phi' 'sum_2_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 251 [1/1] (0.00ns)   --->   "%sum_1_9 = phi i32 %sum_1_6_loc_load, void %VITIS_LOOP_34_5, i32 %sum_1_5, void %for.inc45"   --->   Operation 251 'phi' 'sum_1_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 252 [1/1] (0.00ns)   --->   "%sum_0_9 = phi i32 %sum_0_6_loc_load, void %VITIS_LOOP_34_5, i32 %sum_0_5, void %for.inc45"   --->   Operation 252 'phi' 'sum_0_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 253 [1/1] (1.56ns)   --->   "%add_ln29_1 = add i2 %select_ln28, i2 1" [Convolutie/source/Convolutie.c:29]   --->   Operation 253 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body13" [Convolutie/source/Convolutie.c:29]   --->   Operation 254 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 33 <SV = 16> <Delay = 3.52>
ST_33 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i63 %add_ln26" [Convolutie/source/Convolutie.c:26]   --->   Operation 255 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 256 [1/1] (3.52ns)   --->   "%add_ln26_1 = add i64 %zext_ln26_2, i64 %add_ln25_2" [Convolutie/source/Convolutie.c:26]   --->   Operation 256 'add' 'add_ln26_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 5.84>
ST_34 : Operation 257 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i8 %input_r, i64 %add_ln26_1" [Convolutie/source/Convolutie.c:42]   --->   Operation 257 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 258 [8/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 258 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 18> <Delay = 5.84>
ST_35 : Operation 259 [7/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 259 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 19> <Delay = 5.84>
ST_36 : Operation 260 [6/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 260 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 20> <Delay = 5.84>
ST_37 : Operation 261 [5/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 261 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 21> <Delay = 5.84>
ST_38 : Operation 262 [4/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 262 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 22> <Delay = 5.84>
ST_39 : Operation 263 [3/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 263 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 23> <Delay = 5.84>
ST_40 : Operation 264 [2/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 264 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 24> <Delay = 5.84>
ST_41 : Operation 265 [1/8] (5.84ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 265 'readreq' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 25> <Delay = 4.58>
ST_42 : Operation 266 [2/2] (4.58ns)   --->   "%call_ln26 = call void @applyConvolution_Pipeline_VITIS_LOOP_42_6, i8 %output_r, i8 %input_r, i32 %channels_read, i32 %sum_0_5, i32 %sum_1_5, i32 %sum_2_5, i64 %out_r_read, i64 %add_ln26_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 266 'call' 'call_ln26' <Predicate = true> <Delay = 4.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 26> <Delay = 0.00>
ST_43 : Operation 267 [1/2] (0.00ns)   --->   "%call_ln26 = call void @applyConvolution_Pipeline_VITIS_LOOP_42_6, i8 %output_r, i8 %input_r, i32 %channels_read, i32 %sum_0_5, i32 %sum_1_5, i32 %sum_2_5, i64 %out_r_read, i64 %add_ln26_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 267 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body4" [Convolutie/source/Convolutie.c:26]   --->   Operation 268 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 44 <SV = 10> <Delay = 5.84>
ST_44 : Operation 269 [5/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 269 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 11> <Delay = 5.84>
ST_45 : Operation 270 [4/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 270 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 12> <Delay = 5.84>
ST_46 : Operation 271 [3/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 271 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 13> <Delay = 5.84>
ST_47 : Operation 272 [2/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 272 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 14> <Delay = 5.84>
ST_48 : Operation 273 [1/5] (5.84ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 273 'writeresp' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 274 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [Convolutie/source/Convolutie.c:53]   --->   Operation 274 'ret' 'ret_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                      (alloca           ) [ 0111111111111111111111111111111111111111111100000]
sum_0_1                (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_1_1                (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_2_1                (alloca           ) [ 0011111111111111111111111111111111111111111100000]
y                      (alloca           ) [ 0111111111111111111111111111111111111111111100000]
indvar_flatten12       (alloca           ) [ 0111111111111111111111111111111111111111111100000]
channels_read          (read             ) [ 0011111111111111111111111111111111111111111100000]
height_read            (read             ) [ 0011111111111111111111111111111111111111111100000]
width_read             (read             ) [ 0011111111111111111111111111111111111111111100000]
out_r_read             (read             ) [ 0011111111111111111111111111111111111111111100000]
image_r_read           (read             ) [ 0011111111111111111111111111111111111111111100000]
sum_0_6_loc            (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_1_6_loc            (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_2_6_loc            (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_0_21_loc           (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_1_2_loc            (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_2_2_loc            (alloca           ) [ 0011111111111111111111111111111111111111111100000]
trunc_ln6              (trunc            ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln25              (icmp             ) [ 0011111110000000000000000000000000000000000000000]
cmp222                 (icmp             ) [ 0011111111000000000000000000000000000000000000000]
icmp_ln25_1            (icmp             ) [ 0000000000000000000000000000000000000000000000000]
select_ln34            (select           ) [ 0000000000000000000000000000000000000000000000000]
empty_24               (select           ) [ 0011111111000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln25             (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln26             (store            ) [ 0000000000000000000000000000000000000000000000000]
mul_ln25_1             (mul              ) [ 0000011100000000000000000000000000000000000000000]
wide_trip_count        (zext             ) [ 0000000011111111111111111111111111111111111100000]
wide_trip_count37      (zext             ) [ 0000000011000000000000000000000000000000000000000]
mul_ln25_2             (mul              ) [ 0000000010000000000000000000000000000000000000000]
zext_ln6               (zext             ) [ 0000000011000000000000000000000000000000000000000]
cmp28                  (icmp             ) [ 0000000000000000000000000000000000000000000000000]
channels_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln25               (add              ) [ 0000000001000000000000000000000000000000000000000]
and_ln25               (and              ) [ 0000000000000000000000000000000000000000000000000]
select_ln25            (select           ) [ 0000000000000000000000000000000000000000000000000]
empty                  (select           ) [ 0000000001000000000000000000000000000000000000000]
spectopmodule_ln6      (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
channels_cast19        (zext             ) [ 0000000000111111111111111111111111111111111100000]
zext_ln25              (zext             ) [ 0000000000000000000000000000000000000000000000000]
xor_ln25               (xor              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln25              (sext             ) [ 0000000000111111111111111111111111111111111100000]
mul_ln25               (mul              ) [ 0000000000111111111111111111111111111111111100000]
icmp_ln25_2            (icmp             ) [ 0000000000000000000000000000000000000000000000000]
output_r_addr          (getelementptr    ) [ 0000000000111111111111111111111111111111111111111]
empty_23               (writereq         ) [ 0000000000000000000000000000000000000000000000000]
zext_ln42              (zext             ) [ 0000000000111111111111111111111111111111111100000]
trunc_ln42             (trunc            ) [ 0000000000000000000000000000000000000000000000000]
select_ln42            (select           ) [ 0000000000000000000000000000000000000000000000000]
empty_25               (select           ) [ 0000000000111111111111111111111111111111111100000]
mul_ln6                (mul              ) [ 0000000000111111111111111111111111111111111100000]
br_ln25                (br               ) [ 0000000000000000000000000000000000000000000000000]
x_1                    (load             ) [ 0000000000000000000000000000000000000000000000000]
indvar_flatten12_load  (load             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln26_1            (zext             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln26              (icmp             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln25_3            (icmp             ) [ 0000000000111111111111111111111111111111111100000]
add_ln25_3             (add              ) [ 0000000000011111111111111111111110000000000000000]
br_ln25                (br               ) [ 0000000000000000000000000000000000000000000000000]
sum_0_1_load           (load             ) [ 0000000000010000000000000000000000000000000000000]
sum_1_1_load           (load             ) [ 0000000000010000000000000000000000000000000000000]
sum_2_1_load           (load             ) [ 0000000000010000000000000000000000000000000000000]
y_load                 (load             ) [ 0000000000000000000000000000000000000000000000000]
add_ln25_1             (add              ) [ 0000000000000000000000000000000000000000000000000]
select_ln25_1          (select           ) [ 0000000000011111111111111111111110000000000000000]
select_ln25_2          (select           ) [ 0000000000011111111111111111111110000000000000000]
zext_ln25_2            (zext             ) [ 0000000000001100000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln26              (zext             ) [ 0000000000000110000000000000000000000000000000000]
mul_ln25_3             (mul              ) [ 0000000000000010000000000000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
zext_ln25_1            (zext             ) [ 0000000000000001111111111111111110000000000000000]
add_ln25_2             (add              ) [ 0000000000000001111111111111111111000000000000000]
zext_ln26_3            (zext             ) [ 0000000000000001111111111111111110000000000000000]
sum_2_2_loc_load       (load             ) [ 0000000000111111111111111111111111111111111100000]
sum_1_2_loc_load       (load             ) [ 0000000000111111111111111111111111111111111100000]
sum_0_21_loc_load      (load             ) [ 0000000000111111111111111111111111111111111100000]
mul_ln26               (mul              ) [ 0000000000000001111111111111111110000000000000000]
zext_ln28              (zext             ) [ 0000000000000001111111111111111110000000000000000]
br_ln28                (br               ) [ 0000000000111111111111111111111111111111111100000]
ky                     (phi              ) [ 0000000000000001100000000000000000000000000000000]
sext_ln28              (sext             ) [ 0000000000000000000000000000000000000000000000000]
empty_26               (add              ) [ 0000000000000000100000000000000000000000000000000]
indvar_flatten         (phi              ) [ 0000000000000000100000000000000000000000000000000]
indvar                 (phi              ) [ 0000000000000000100000000000000000000000000000000]
sum_2_5                (phi              ) [ 0000000000000001111111111111111111111111111100000]
sum_1_5                (phi              ) [ 0000000000000001111111111111111111111111111100000]
sum_0_5                (phi              ) [ 0000000000000001111111111111111111111111111100000]
indvar4                (phi              ) [ 0000000000000000100000000000000000000000000000000]
kx                     (phi              ) [ 0000000000000000100000000000000000000000000000000]
tmp_3                  (bitselect        ) [ 0000000000000000000000000000000000000000000000000]
slt                    (icmp             ) [ 0000000000000000000000000000000000000000000000000]
rev                    (xor              ) [ 0000000000000000000000000000000000000000000000000]
or_ln32_1              (or               ) [ 0000000000000000010000000000000000000000000000000]
icmp_ln28              (icmp             ) [ 0000000000111111111111111111111111111111111100000]
add_ln28_1             (add              ) [ 0000000000111111111111111111111111111111111100000]
br_ln28                (br               ) [ 0000000000000000000000000000000000000000000000000]
add_ln28               (add              ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln29              (icmp             ) [ 0000000000000000010000000000000000000000000000000]
select_ln28            (select           ) [ 0000000000000000011111111111111110000000000000000]
select_ln28_1          (select           ) [ 0000000000000000010000000000000000000000000000000]
indvars_iv_next2317    (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln28_1            (sext             ) [ 0000000000000000000000000000000000000000000000000]
select_ln28_2          (select           ) [ 0000000000111111111111111111111111111111111100000]
p_mid13                (add              ) [ 0000000000000000010000000000000000000000000000000]
indvars_iv_next23_mid1 (add              ) [ 0000000000000000000000000000000000000000000000000]
select_ln28_3          (select           ) [ 0000000000000000010000000000000000000000000000000]
trunc_ln28             (trunc            ) [ 0000000000000000010000000000000000000000000000000]
select_ln28_5          (select           ) [ 0000000000111111011111111111111111111111111100000]
sext_ln29              (sext             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln29              (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp                    (add              ) [ 0000000000000000010000000000000000000000000000000]
add_ln30_2             (add              ) [ 0000000000000000010000000000000000000000000000000]
add_ln26               (add              ) [ 0000000000000000000000000000000001000000000000000]
add_ln26_2             (add              ) [ 0000000000000000000000000000000000000000000000000]
store_ln25             (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln25             (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln26             (store            ) [ 0000000000000000000000000000000000000000000000000]
zext_ln28_1            (zext             ) [ 0000000000000000001100000000000000000000000000000]
select_ln28_3_cast43   (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
empty_28               (sub              ) [ 0000000000000000000000000000000000000000000000000]
tmp_4                  (bitselect        ) [ 0000000000000000000000000000000000000000000000000]
slt70                  (icmp             ) [ 0000000000000000000000000000000000000000000000000]
rev71                  (xor              ) [ 0000000000000000000000000000000000000000000000000]
or_ln32_3              (or               ) [ 0000000000000000000000000000000000000000000000000]
select_ln28_4          (select           ) [ 0000000000000000000000000000000000000000000000000]
tmp_cast               (sext             ) [ 0000000000000000001100000000000000000000000000000]
tmp_5                  (bitselect        ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln32              (icmp             ) [ 0000000000000000000000000000000000000000000000000]
xor_ln32               (xor              ) [ 0000000000000000000000000000000000000000000000000]
or_ln32                (or               ) [ 0000000000000000000000000000000000000000000000000]
or_ln32_2              (or               ) [ 0000000000000000001111111111111110000000000000000]
add_ln29               (add              ) [ 0000000000111111101111111111111111111111111100000]
add_ln29_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000]
empty_29               (add              ) [ 0000000000000000001111000000000000000000000000000]
mul_ln28               (mul              ) [ 0000000000000000000010000000000000000000000000000]
tmp1                   (mul              ) [ 0000000000000000000010000000000000000000000000000]
add_ln30               (add              ) [ 0000000000000000000001000000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
add_ln30_3             (add              ) [ 0000000000000000000000000000000000000000000000000]
add_ln30_1             (add              ) [ 0000000000000000000000111111111100000000000000000]
p_cast                 (zext             ) [ 0000000000000000000000000000000000000000000000000]
kernel_addr            (getelementptr    ) [ 0000000000000000000000111111111000000000000000000]
br_ln32                (br               ) [ 0000000000111111111111111111111111111111111100000]
input_r_addr_1         (getelementptr    ) [ 0000000000000000000000011111110000000000000000000]
empty_27               (readreq          ) [ 0000000000000000000000000000000000000000000000000]
kernel_load            (load             ) [ 0000000000000000000000000000000100000000000000000]
call_ln30              (call             ) [ 0000000000000000000000000000000000000000000000000]
sum_2_6_loc_load       (load             ) [ 0000000000000000000000000000000000000000000000000]
sum_1_6_loc_load       (load             ) [ 0000000000000000000000000000000000000000000000000]
sum_0_6_loc_load       (load             ) [ 0000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000]
sum_2_9                (phi              ) [ 0000000000111111100000111111111111111111111100000]
sum_1_9                (phi              ) [ 0000000000111111100000111111111111111111111100000]
sum_0_9                (phi              ) [ 0000000000111111100000111111111111111111111100000]
add_ln29_1             (add              ) [ 0000000000111111111111111111111111111111111100000]
br_ln29                (br               ) [ 0000000000111111111111111111111111111111111100000]
zext_ln26_2            (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln26_1             (add              ) [ 0000000000000000000000000000000000111111111100000]
input_r_addr           (getelementptr    ) [ 0000000000000000000000000000000000011111110000000]
empty_30               (readreq          ) [ 0000000000000000000000000000000000000000000000000]
call_ln26              (call             ) [ 0000000000000000000000000000000000000000000000000]
br_ln26                (br               ) [ 0000000000000000000000000000000000000000000000000]
empty_31               (writeresp        ) [ 0000000000000000000000000000000000000000000000000]
ret_ln53               (ret              ) [ 0000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="height">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="channels">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyConvolution_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_25_1_VITIS_LOOP_26_2_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_28_3_VITIS_LOOP_29_4_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyConvolution_Pipeline_VITIS_LOOP_34_5"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyConvolution_Pipeline_VITIS_LOOP_42_6"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="x_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sum_0_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_0_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sum_1_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sum_2_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="y_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten12_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sum_0_6_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_0_6_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sum_1_6_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_6_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sum_2_6_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_6_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sum_0_21_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_0_21_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sum_1_2_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_2_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sum_2_2_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_2_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="channels_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channels_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="height_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="width_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="out_r_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="image_r_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_r_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_writeresp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="1"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_23/9 empty_31/44 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="0" index="2" bw="2" slack="13"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_27/22 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_readreq_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="9"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_30/34 "/>
</bind>
</comp>

<comp id="229" class="1004" name="kernel_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/21 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="8"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/29 "/>
</bind>
</comp>

<comp id="241" class="1005" name="ky_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="1"/>
<pin id="243" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="ky_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="3" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/15 "/>
</bind>
</comp>

<comp id="253" class="1005" name="indvar_flatten_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="2"/>
<pin id="255" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvar_flatten_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="2"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/16 "/>
</bind>
</comp>

<comp id="264" class="1005" name="indvar_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="2"/>
<pin id="266" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="indvar_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="2"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="2" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/16 "/>
</bind>
</comp>

<comp id="275" class="1005" name="sum_2_5_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="10"/>
<pin id="277" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="sum_2_5 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="sum_2_5_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="32" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2_5/16 "/>
</bind>
</comp>

<comp id="285" class="1005" name="sum_1_5_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="10"/>
<pin id="287" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="sum_1_5 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="sum_1_5_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="32" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1_5/16 "/>
</bind>
</comp>

<comp id="295" class="1005" name="sum_0_5_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="10"/>
<pin id="297" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="sum_0_5 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="sum_0_5_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="32" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_5/16 "/>
</bind>
</comp>

<comp id="305" class="1005" name="indvar4_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="2"/>
<pin id="307" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="indvar4 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="indvar4_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="2"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="2" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar4/16 "/>
</bind>
</comp>

<comp id="316" class="1005" name="kx_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="2"/>
<pin id="318" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="kx_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="3" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/16 "/>
</bind>
</comp>

<comp id="327" class="1005" name="sum_2_9_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_9 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="sum_2_9_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="32" slack="16"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2_9/32 "/>
</bind>
</comp>

<comp id="339" class="1005" name="sum_1_9_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_9 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="sum_1_9_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="32" slack="16"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1_9/32 "/>
</bind>
</comp>

<comp id="351" class="1005" name="sum_0_9_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_9 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="sum_0_9_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="32" slack="16"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_9/32 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_applyConvolution_Pipeline_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="0" index="3" bw="32" slack="0"/>
<pin id="368" dir="0" index="4" bw="32" slack="9"/>
<pin id="369" dir="0" index="5" bw="32" slack="9"/>
<pin id="370" dir="0" index="6" bw="32" slack="9"/>
<pin id="371" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="0" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="14"/>
<pin id="376" dir="0" index="2" bw="32" slack="14"/>
<pin id="377" dir="0" index="3" bw="32" slack="14"/>
<pin id="378" dir="0" index="4" bw="8" slack="0"/>
<pin id="379" dir="0" index="5" bw="32" slack="29"/>
<pin id="380" dir="0" index="6" bw="64" slack="9"/>
<pin id="381" dir="0" index="7" bw="32" slack="0"/>
<pin id="382" dir="0" index="8" bw="32" slack="29"/>
<pin id="383" dir="0" index="9" bw="32" slack="29"/>
<pin id="384" dir="0" index="10" bw="32" slack="29"/>
<pin id="385" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/30 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="0" index="3" bw="32" slack="25"/>
<pin id="397" dir="0" index="4" bw="32" slack="10"/>
<pin id="398" dir="0" index="5" bw="32" slack="10"/>
<pin id="399" dir="0" index="6" bw="32" slack="10"/>
<pin id="400" dir="0" index="7" bw="64" slack="25"/>
<pin id="401" dir="0" index="8" bw="64" slack="9"/>
<pin id="402" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/42 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="31" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="3"/>
<pin id="412" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/12 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln6/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="0" index="1" bw="32" slack="4"/>
<pin id="424" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_2/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="34" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="10"/>
<pin id="432" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/17 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="31" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="2"/>
<pin id="436" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_3/11 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln6_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln25_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="cmp222_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp222/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln25_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="3" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln34_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="empty_24_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="2" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln0_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="64" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln25_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="31" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln26_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="31" slack="0"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="wide_trip_count_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="6"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wide_trip_count/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="wide_trip_count37_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="6"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wide_trip_count37/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln6_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="6"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="cmp28_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="7"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp28/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="channels_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="7"/>
<pin id="510" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="channels_cast/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln25_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="3" slack="0"/>
<pin id="514" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="and_ln25_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="7"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln25_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="empty_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="7"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="channels_cast19_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="8"/>
<pin id="538" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="channels_cast19/9 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln25_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="8"/>
<pin id="541" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/9 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln25_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sext_ln25_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="33" slack="0"/>
<pin id="550" dir="1" index="1" bw="34" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln25_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="33" slack="1"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_2/9 "/>
</bind>
</comp>

<comp id="557" class="1004" name="output_r_addr_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="64" slack="8"/>
<pin id="560" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln42_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="8"/>
<pin id="565" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="trunc_ln42_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="33" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln42_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="empty_25_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="8"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_25/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="x_1_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="31" slack="9"/>
<pin id="586" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="indvar_flatten12_load_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="9"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln26_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln26_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="31" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="9"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/10 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln25_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="1"/>
<pin id="602" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_3/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln25_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_3/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sum_0_1_load_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="9"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_0_1_load/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sum_1_1_load_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="9"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_1_load/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sum_2_1_load_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="9"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_1_load/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="y_load_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="31" slack="9"/>
<pin id="624" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln25_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="31" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="select_ln25_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="31" slack="0"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="1" index="3" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln25_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="31" slack="0"/>
<pin id="642" dir="0" index="2" bw="31" slack="0"/>
<pin id="643" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln25_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="31" slack="1"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/11 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln26_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="31" slack="2"/>
<pin id="653" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/12 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln25_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="31" slack="4"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/14 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln25_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="1"/>
<pin id="660" dir="0" index="1" bw="64" slack="13"/>
<pin id="661" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/14 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln26_3_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="31" slack="4"/>
<pin id="664" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/14 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sum_2_2_loc_load_load_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="13"/>
<pin id="667" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_2_loc_load/14 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sum_1_2_loc_load_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="13"/>
<pin id="670" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_2_loc_load/14 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sum_0_21_loc_load_load_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="13"/>
<pin id="673" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_0_21_loc_load/14 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln28_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="63" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/14 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln28_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="0"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/15 "/>
</bind>
</comp>

<comp id="682" class="1004" name="empty_26_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="0" index="1" bw="31" slack="1"/>
<pin id="685" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_26/15 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="1"/>
<pin id="690" dir="0" index="2" bw="6" slack="0"/>
<pin id="691" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="694" class="1004" name="slt_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="0" index="1" bw="32" slack="15"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/16 "/>
</bind>
</comp>

<comp id="698" class="1004" name="rev_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/16 "/>
</bind>
</comp>

<comp id="704" class="1004" name="or_ln32_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_1/16 "/>
</bind>
</comp>

<comp id="710" class="1004" name="icmp_ln28_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="0"/>
<pin id="712" dir="0" index="1" bw="4" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/16 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln28_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/16 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln28_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="2" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/16 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln29_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="3" slack="0"/>
<pin id="730" dir="0" index="1" bw="3" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/16 "/>
</bind>
</comp>

<comp id="734" class="1004" name="select_ln28_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="0" index="2" bw="2" slack="0"/>
<pin id="738" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/16 "/>
</bind>
</comp>

<comp id="742" class="1004" name="select_ln28_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="0" index="2" bw="3" slack="0"/>
<pin id="746" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/16 "/>
</bind>
</comp>

<comp id="750" class="1004" name="indvars_iv_next2317_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="3" slack="1"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2317/16 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sext_ln28_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="3" slack="0"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/16 "/>
</bind>
</comp>

<comp id="760" class="1004" name="select_ln28_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="2" slack="0"/>
<pin id="763" dir="0" index="2" bw="2" slack="0"/>
<pin id="764" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/16 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_mid13_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="0" index="1" bw="31" slack="2"/>
<pin id="771" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid13/16 "/>
</bind>
</comp>

<comp id="773" class="1004" name="indvars_iv_next23_mid1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="3" slack="1"/>
<pin id="775" dir="0" index="1" bw="3" slack="0"/>
<pin id="776" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next23_mid1/16 "/>
</bind>
</comp>

<comp id="779" class="1004" name="select_ln28_3_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="3" slack="0"/>
<pin id="782" dir="0" index="2" bw="3" slack="0"/>
<pin id="783" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/16 "/>
</bind>
</comp>

<comp id="787" class="1004" name="trunc_ln28_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="3" slack="0"/>
<pin id="789" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/16 "/>
</bind>
</comp>

<comp id="791" class="1004" name="select_ln28_5_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="3" slack="0"/>
<pin id="794" dir="0" index="2" bw="3" slack="1"/>
<pin id="795" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/16 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sext_ln29_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="3" slack="0"/>
<pin id="801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/16 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln29_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="2" slack="0"/>
<pin id="805" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/16 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="2" slack="0"/>
<pin id="809" dir="0" index="1" bw="33" slack="7"/>
<pin id="810" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln30_2_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="3" slack="0"/>
<pin id="814" dir="0" index="1" bw="31" slack="2"/>
<pin id="815" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/16 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln26_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="63" slack="2"/>
<pin id="819" dir="0" index="1" bw="3" slack="0"/>
<pin id="820" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/16 "/>
</bind>
</comp>

<comp id="822" class="1004" name="add_ln26_2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="31" slack="6"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/16 "/>
</bind>
</comp>

<comp id="827" class="1004" name="store_ln25_store_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="64" slack="6"/>
<pin id="829" dir="0" index="1" bw="64" slack="15"/>
<pin id="830" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/16 "/>
</bind>
</comp>

<comp id="831" class="1004" name="store_ln25_store_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="31" slack="6"/>
<pin id="833" dir="0" index="1" bw="31" slack="15"/>
<pin id="834" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/16 "/>
</bind>
</comp>

<comp id="835" class="1004" name="store_ln0_store_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="15"/>
<pin id="838" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="840" class="1004" name="store_ln0_store_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="15"/>
<pin id="843" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="845" class="1004" name="store_ln0_store_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="15"/>
<pin id="848" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="850" class="1004" name="store_ln26_store_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="31" slack="0"/>
<pin id="852" dir="0" index="1" bw="31" slack="15"/>
<pin id="853" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/16 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln28_1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="1"/>
<pin id="857" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/17 "/>
</bind>
</comp>

<comp id="858" class="1004" name="grp_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="2" slack="0"/>
<pin id="860" dir="0" index="1" bw="64" slack="8"/>
<pin id="861" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/17 "/>
</bind>
</comp>

<comp id="863" class="1004" name="select_ln28_3_cast43_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="3" slack="1"/>
<pin id="865" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln28_3_cast43/17 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="4" slack="0"/>
<pin id="868" dir="0" index="1" bw="2" slack="1"/>
<pin id="869" dir="0" index="2" bw="1" slack="0"/>
<pin id="870" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/17 "/>
</bind>
</comp>

<comp id="873" class="1004" name="empty_28_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="4" slack="0"/>
<pin id="875" dir="0" index="1" bw="3" slack="0"/>
<pin id="876" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_28/17 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_4_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="32" slack="1"/>
<pin id="882" dir="0" index="2" bw="6" slack="0"/>
<pin id="883" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/17 "/>
</bind>
</comp>

<comp id="886" class="1004" name="slt70_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="0" index="1" bw="32" slack="16"/>
<pin id="889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt70/17 "/>
</bind>
</comp>

<comp id="890" class="1004" name="rev71_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev71/17 "/>
</bind>
</comp>

<comp id="896" class="1004" name="or_ln32_3_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_3/17 "/>
</bind>
</comp>

<comp id="902" class="1004" name="select_ln28_4_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="0" index="2" bw="1" slack="1"/>
<pin id="906" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/17 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_cast_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="34" slack="1"/>
<pin id="910" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/17 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_5_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="1"/>
<pin id="915" dir="0" index="2" bw="6" slack="0"/>
<pin id="916" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/17 "/>
</bind>
</comp>

<comp id="919" class="1004" name="icmp_ln32_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="0" index="1" bw="32" slack="16"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/17 "/>
</bind>
</comp>

<comp id="923" class="1004" name="xor_ln32_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/17 "/>
</bind>
</comp>

<comp id="929" class="1004" name="or_ln32_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/17 "/>
</bind>
</comp>

<comp id="935" class="1004" name="or_ln32_2_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_2/17 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln29_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="3" slack="1"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/17 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln29_cast_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="3" slack="0"/>
<pin id="948" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln29_cast/17 "/>
</bind>
</comp>

<comp id="950" class="1004" name="empty_29_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="4" slack="0"/>
<pin id="952" dir="0" index="1" bw="3" slack="0"/>
<pin id="953" dir="1" index="2" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_29/17 "/>
</bind>
</comp>

<comp id="956" class="1004" name="add_ln30_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="64" slack="1"/>
<pin id="958" dir="0" index="1" bw="64" slack="1"/>
<pin id="959" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/20 "/>
</bind>
</comp>

<comp id="960" class="1004" name="add_ln30_3_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="1"/>
<pin id="962" dir="0" index="1" bw="63" slack="7"/>
<pin id="963" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/21 "/>
</bind>
</comp>

<comp id="964" class="1004" name="add_ln30_1_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="64" slack="0"/>
<pin id="966" dir="0" index="1" bw="64" slack="7"/>
<pin id="967" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/21 "/>
</bind>
</comp>

<comp id="969" class="1004" name="p_cast_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="4" slack="4"/>
<pin id="971" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/21 "/>
</bind>
</comp>

<comp id="973" class="1004" name="input_r_addr_1_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="0"/>
<pin id="975" dir="0" index="1" bw="64" slack="1"/>
<pin id="976" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_1/22 "/>
</bind>
</comp>

<comp id="979" class="1004" name="sum_2_6_loc_load_load_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="31"/>
<pin id="981" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_6_loc_load/32 "/>
</bind>
</comp>

<comp id="983" class="1004" name="sum_1_6_loc_load_load_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="31"/>
<pin id="985" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_6_loc_load/32 "/>
</bind>
</comp>

<comp id="987" class="1004" name="sum_0_6_loc_load_load_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="31"/>
<pin id="989" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_0_6_loc_load/32 "/>
</bind>
</comp>

<comp id="991" class="1004" name="add_ln29_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="2" slack="16"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/32 "/>
</bind>
</comp>

<comp id="996" class="1004" name="zext_ln26_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="63" slack="1"/>
<pin id="998" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/33 "/>
</bind>
</comp>

<comp id="999" class="1004" name="add_ln26_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="63" slack="0"/>
<pin id="1001" dir="0" index="1" bw="64" slack="3"/>
<pin id="1002" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/33 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="input_r_addr_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="64" slack="1"/>
<pin id="1007" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/34 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="x_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="31" slack="0"/>
<pin id="1012" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1017" class="1005" name="sum_0_1_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="9"/>
<pin id="1019" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_0_1 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="sum_1_1_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="9"/>
<pin id="1025" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_1_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="sum_2_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="9"/>
<pin id="1031" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_2_1 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="y_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="31" slack="0"/>
<pin id="1037" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1042" class="1005" name="indvar_flatten12_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="64" slack="0"/>
<pin id="1044" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="channels_read_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="1"/>
<pin id="1051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="channels_read "/>
</bind>
</comp>

<comp id="1059" class="1005" name="height_read_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="4"/>
<pin id="1061" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="1067" class="1005" name="width_read_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="1077" class="1005" name="out_r_read_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="64" slack="8"/>
<pin id="1079" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="out_r_read "/>
</bind>
</comp>

<comp id="1083" class="1005" name="image_r_read_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="64" slack="13"/>
<pin id="1085" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="image_r_read "/>
</bind>
</comp>

<comp id="1088" class="1005" name="sum_0_6_loc_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="29"/>
<pin id="1090" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="sum_0_6_loc "/>
</bind>
</comp>

<comp id="1094" class="1005" name="sum_1_6_loc_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="29"/>
<pin id="1096" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="sum_1_6_loc "/>
</bind>
</comp>

<comp id="1100" class="1005" name="sum_2_6_loc_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="29"/>
<pin id="1102" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="sum_2_6_loc "/>
</bind>
</comp>

<comp id="1106" class="1005" name="sum_0_21_loc_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="9"/>
<pin id="1108" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_0_21_loc "/>
</bind>
</comp>

<comp id="1112" class="1005" name="sum_1_2_loc_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="9"/>
<pin id="1114" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_1_2_loc "/>
</bind>
</comp>

<comp id="1118" class="1005" name="sum_2_2_loc_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="9"/>
<pin id="1120" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_2_2_loc "/>
</bind>
</comp>

<comp id="1124" class="1005" name="icmp_ln25_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="cmp222_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="7"/>
<pin id="1131" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="cmp222 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="empty_24_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="2" slack="8"/>
<pin id="1137" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="empty_24 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="mul_ln25_1_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="1"/>
<pin id="1142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_1 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="wide_trip_count_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="64" slack="1"/>
<pin id="1147" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wide_trip_count "/>
</bind>
</comp>

<comp id="1151" class="1005" name="wide_trip_count37_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="64" slack="1"/>
<pin id="1153" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wide_trip_count37 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="mul_ln25_2_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="1"/>
<pin id="1159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_2 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="zext_ln6_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="64" slack="1"/>
<pin id="1164" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="add_ln25_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="33" slack="1"/>
<pin id="1169" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="empty_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1178" class="1005" name="channels_cast19_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="63" slack="3"/>
<pin id="1180" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="channels_cast19 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="sext_ln25_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="34" slack="7"/>
<pin id="1185" dir="1" index="1" bw="34" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln25 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="mul_ln25_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="64" slack="2"/>
<pin id="1190" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln25 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="output_r_addr_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="2"/>
<pin id="1196" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="1199" class="1005" name="zext_ln42_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="13"/>
<pin id="1201" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="empty_25_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="9"/>
<pin id="1206" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="mul_ln6_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="64" slack="1"/>
<pin id="1211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln6 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="add_ln25_3_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="64" slack="6"/>
<pin id="1219" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="add_ln25_3 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="select_ln25_1_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="31" slack="2"/>
<pin id="1233" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="select_ln25_1 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="select_ln25_2_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="31" slack="1"/>
<pin id="1240" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_2 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="zext_ln25_2_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="64" slack="1"/>
<pin id="1247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25_2 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="zext_ln26_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="63" slack="1"/>
<pin id="1252" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="mul_ln25_3_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="64" slack="1"/>
<pin id="1257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_3 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="zext_ln25_1_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25_1 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="add_ln25_2_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="64" slack="3"/>
<pin id="1268" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="add_ln25_2 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="zext_ln26_3_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="2"/>
<pin id="1274" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26_3 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="mul_ln26_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="63" slack="2"/>
<pin id="1288" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="zext_ln28_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="64" slack="7"/>
<pin id="1293" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="empty_26_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="1"/>
<pin id="1298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="or_ln32_1_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="1"/>
<pin id="1304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln32_1 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="add_ln28_1_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="4" slack="0"/>
<pin id="1312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="icmp_ln29_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="1"/>
<pin id="1317" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="select_ln28_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="2" slack="16"/>
<pin id="1322" dir="1" index="1" bw="2" slack="16"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="select_ln28_1_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="3" slack="1"/>
<pin id="1327" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="select_ln28_2_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="2" slack="0"/>
<pin id="1332" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_2 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="p_mid13_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="1"/>
<pin id="1338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mid13 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="select_ln28_3_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="3" slack="1"/>
<pin id="1344" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_3 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="trunc_ln28_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="2" slack="1"/>
<pin id="1349" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="select_ln28_5_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="3" slack="1"/>
<pin id="1354" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_5 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="tmp_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="34" slack="1"/>
<pin id="1359" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1362" class="1005" name="add_ln30_2_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="1"/>
<pin id="1364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_2 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="add_ln26_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="63" slack="1"/>
<pin id="1370" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="zext_ln28_1_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="64" slack="1"/>
<pin id="1375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_1 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="tmp_cast_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="64" slack="1"/>
<pin id="1380" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="1383" class="1005" name="or_ln32_2_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="4"/>
<pin id="1385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln32_2 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="add_ln29_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="3" slack="1"/>
<pin id="1389" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="empty_29_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="4" slack="4"/>
<pin id="1394" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="mul_ln28_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="64" slack="1"/>
<pin id="1399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp1_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="64" slack="1"/>
<pin id="1404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="add_ln30_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="64" slack="1"/>
<pin id="1409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="add_ln30_1_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="64" slack="1"/>
<pin id="1414" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_1 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="kernel_addr_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="4" slack="8"/>
<pin id="1420" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1423" class="1005" name="input_r_addr_1_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="8" slack="1"/>
<pin id="1425" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_1 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="kernel_load_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="32" slack="1"/>
<pin id="1430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="1433" class="1005" name="add_ln29_1_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="2" slack="1"/>
<pin id="1435" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_1 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="add_ln26_1_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="64" slack="1"/>
<pin id="1440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_1 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="input_r_addr_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="8" slack="1"/>
<pin id="1446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="84" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="124" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="124" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="130" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="244"><net_src comp="94" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="96" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="284"><net_src comp="278" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="294"><net_src comp="288" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="304"><net_src comp="298" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="94" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="337"><net_src comp="275" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="338"><net_src comp="331" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="349"><net_src comp="285" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="350"><net_src comp="343" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="354"><net_src comp="351" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="361"><net_src comp="295" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="362"><net_src comp="355" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="372"><net_src comp="88" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="386"><net_src comp="126" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="387"><net_src comp="275" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="388"><net_src comp="285" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="389"><net_src comp="295" pin="1"/><net_sink comp="373" pin=3"/></net>

<net id="390"><net_src comp="0" pin="0"/><net_sink comp="373" pin=4"/></net>

<net id="391"><net_src comp="236" pin="3"/><net_sink comp="373" pin=7"/></net>

<net id="403"><net_src comp="128" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="404"><net_src comp="2" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="405"><net_src comp="0" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="406"><net_src comp="295" pin="1"/><net_sink comp="392" pin=4"/></net>

<net id="407"><net_src comp="285" pin="1"/><net_sink comp="392" pin=5"/></net>

<net id="408"><net_src comp="275" pin="1"/><net_sink comp="392" pin=6"/></net>

<net id="440"><net_src comp="180" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="186" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="24" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="180" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="24" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="180" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="26" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="437" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="28" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="447" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="459" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="30" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="32" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="34" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="34" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="490" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="497"><net_src comp="494" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="507"><net_src comp="24" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="515"><net_src comp="508" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="36" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="503" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="24" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="24" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="546"><net_src comp="539" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="80" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="82" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="2" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="557" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="574"><net_src comp="552" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="24" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="582"><net_src comp="569" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="24" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="593"><net_src comp="584" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="587" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="587" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="22" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="610" pin="1"/><net_sink comp="363" pin=3"/></net>

<net id="617"><net_src comp="614" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="621"><net_src comp="618" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="629"><net_src comp="622" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="86" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="594" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="584" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="34" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="644"><net_src comp="594" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="622" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="625" pin="2"/><net_sink comp="639" pin=2"/></net>

<net id="650"><net_src comp="647" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="654"><net_src comp="651" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="677"><net_src comp="409" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="245" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="692"><net_src comp="98" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="100" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="702"><net_src comp="694" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="102" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="687" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="257" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="104" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="257" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="106" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="268" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="108" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="320" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="110" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="30" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="309" pin="4"/><net_sink comp="734" pin=2"/></net>

<net id="747"><net_src comp="728" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="94" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="320" pin="4"/><net_sink comp="742" pin=2"/></net>

<net id="754"><net_src comp="241" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="112" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="765"><net_src comp="728" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="722" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="268" pin="4"/><net_sink comp="760" pin=2"/></net>

<net id="772"><net_src comp="756" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="241" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="110" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="728" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="773" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="750" pin="2"/><net_sink comp="779" pin=2"/></net>

<net id="790"><net_src comp="779" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="796"><net_src comp="728" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="750" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="241" pin="1"/><net_sink comp="791" pin=2"/></net>

<net id="802"><net_src comp="742" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="734" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="803" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="799" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="114" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="86" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="839"><net_src comp="278" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="844"><net_src comp="288" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="849"><net_src comp="298" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="854"><net_src comp="822" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="862"><net_src comp="855" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="871"><net_src comp="116" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="30" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="877"><net_src comp="866" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="863" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="884"><net_src comp="98" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="100" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="894"><net_src comp="886" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="102" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="879" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="890" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="896" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="911"><net_src comp="908" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="917"><net_src comp="98" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="100" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="927"><net_src comp="919" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="102" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="923" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="912" pin="3"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="902" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="929" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="112" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="949"><net_src comp="941" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="873" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="946" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="968"><net_src comp="960" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="972"><net_src comp="969" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="977"><net_src comp="0" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="973" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="982"><net_src comp="979" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="986"><net_src comp="983" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="990"><net_src comp="987" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="995"><net_src comp="108" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1003"><net_src comp="996" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1008"><net_src comp="0" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1004" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="1013"><net_src comp="132" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1016"><net_src comp="1010" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1020"><net_src comp="136" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1026"><net_src comp="140" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1032"><net_src comp="144" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1038"><net_src comp="148" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1041"><net_src comp="1035" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1045"><net_src comp="152" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1048"><net_src comp="1042" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1052"><net_src comp="180" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1055"><net_src comp="1049" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1056"><net_src comp="1049" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1057"><net_src comp="1049" pin="1"/><net_sink comp="373" pin=5"/></net>

<net id="1058"><net_src comp="1049" pin="1"/><net_sink comp="392" pin=3"/></net>

<net id="1062"><net_src comp="186" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1065"><net_src comp="1059" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1066"><net_src comp="1059" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1070"><net_src comp="192" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1073"><net_src comp="1067" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1074"><net_src comp="1067" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1075"><net_src comp="1067" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1076"><net_src comp="1067" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1080"><net_src comp="198" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="392" pin=7"/></net>

<net id="1086"><net_src comp="204" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1091"><net_src comp="156" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="373" pin=10"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1097"><net_src comp="160" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="373" pin=9"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1103"><net_src comp="164" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="373" pin=8"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1109"><net_src comp="168" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="363" pin=6"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1115"><net_src comp="172" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="363" pin=5"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1121"><net_src comp="176" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1127"><net_src comp="441" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1132"><net_src comp="447" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1138"><net_src comp="467" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1143"><net_src comp="425" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1148"><net_src comp="490" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1154"><net_src comp="494" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1160"><net_src comp="421" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1165"><net_src comp="499" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1170"><net_src comp="511" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1176"><net_src comp="529" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1181"><net_src comp="536" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1186"><net_src comp="548" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1191"><net_src comp="417" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1197"><net_src comp="557" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="1202"><net_src comp="563" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="1207"><net_src comp="577" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1212"><net_src comp="413" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1220"><net_src comp="604" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1234"><net_src comp="631" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1237"><net_src comp="1231" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1241"><net_src comp="639" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1244"><net_src comp="1238" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1248"><net_src comp="647" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1253"><net_src comp="651" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1258"><net_src comp="433" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1263"><net_src comp="655" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1269"><net_src comp="658" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1275"><net_src comp="662" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1289"><net_src comp="409" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1294"><net_src comp="674" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1299"><net_src comp="682" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1305"><net_src comp="704" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="902" pin=2"/></net>

<net id="1313"><net_src comp="716" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1318"><net_src comp="728" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1323"><net_src comp="734" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1328"><net_src comp="742" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1333"><net_src comp="760" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1339"><net_src comp="768" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1341"><net_src comp="1336" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1345"><net_src comp="779" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1350"><net_src comp="787" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1355"><net_src comp="791" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1360"><net_src comp="807" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1365"><net_src comp="812" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1371"><net_src comp="817" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1376"><net_src comp="855" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1381"><net_src comp="908" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1386"><net_src comp="935" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1390"><net_src comp="941" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1395"><net_src comp="950" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1400"><net_src comp="858" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1405"><net_src comp="429" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1410"><net_src comp="956" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1415"><net_src comp="964" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="373" pin=6"/></net>

<net id="1421"><net_src comp="229" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1426"><net_src comp="973" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1431"><net_src comp="236" pin="3"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="373" pin=7"/></net>

<net id="1436"><net_src comp="991" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1441"><net_src comp="999" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="392" pin=8"/></net>

<net id="1447"><net_src comp="1004" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="222" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 42 43 44 45 46 47 48 }
 - Input state : 
	Port: applyConvolution : input_r | {22 23 24 25 26 27 28 29 30 31 34 35 36 37 38 39 40 41 42 43 }
	Port: applyConvolution : image_r | {1 }
	Port: applyConvolution : out_r | {1 }
	Port: applyConvolution : width | {1 }
	Port: applyConvolution : height | {1 }
	Port: applyConvolution : channels | {1 }
	Port: applyConvolution : kernel | {29 30 }
  - Chain level:
	State 1
		select_ln34 : 1
		empty_24 : 2
		store_ln0 : 1
		store_ln25 : 1
		store_ln26 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		mul_ln25 : 1
		mul_ln6 : 1
	State 8
		add_ln25 : 1
		and_ln25 : 1
		select_ln25 : 1
		empty : 2
	State 9
		xor_ln25 : 1
		sext_ln25 : 1
		empty_23 : 1
		select_ln42 : 1
		empty_25 : 2
	State 10
		zext_ln26_1 : 1
		icmp_ln26 : 2
		icmp_ln25_3 : 1
		add_ln25_3 : 1
		br_ln25 : 2
		add_ln25_1 : 1
		select_ln25_1 : 3
		select_ln25_2 : 3
		call_ln0 : 1
	State 11
		mul_ln25_3 : 1
	State 12
		mul_ln26 : 1
	State 13
	State 14
		zext_ln28 : 1
	State 15
		sext_ln28 : 1
		empty_26 : 2
	State 16
		rev : 1
		or_ln32_1 : 1
		icmp_ln28 : 1
		add_ln28_1 : 1
		br_ln28 : 2
		add_ln28 : 1
		icmp_ln29 : 1
		select_ln28 : 2
		select_ln28_1 : 2
		sext_ln28_1 : 1
		select_ln28_2 : 2
		p_mid13 : 2
		select_ln28_3 : 2
		trunc_ln28 : 3
		select_ln28_5 : 2
		sext_ln29 : 3
		zext_ln29 : 3
		tmp : 4
		add_ln30_2 : 4
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln26 : 1
	State 17
		mul_ln28 : 1
		empty_28 : 1
		rev71 : 1
		or_ln32_3 : 1
		select_ln28_4 : 1
		tmp1 : 1
		xor_ln32 : 1
		or_ln32 : 1
		or_ln32_2 : 2
		add_ln29_cast : 1
		empty_29 : 2
	State 18
	State 19
	State 20
	State 21
		add_ln30_1 : 1
		kernel_addr : 1
	State 22
		empty_27 : 1
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		call_ln30 : 1
	State 31
	State 32
		sum_2_9 : 1
		sum_1_9 : 1
		sum_0_9 : 1
	State 33
		add_ln26_1 : 1
	State 34
		empty_30 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |        grp_applyConvolution_Pipeline_1_fu_363        |    0    |    0    |    98   |    20   |
|   call   | grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373 |    5    |  1.588  |   905   |   1015  |
|          | grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392 |    0    |    0    |   172   |   514   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                      grp_fu_409                      |    4    |    0    |   166   |    49   |
|          |                      grp_fu_413                      |    4    |    0    |   166   |    49   |
|          |                      grp_fu_417                      |    4    |    0    |   166   |    49   |
|    mul   |                      grp_fu_421                      |    3    |    0    |   166   |    49   |
|          |                      grp_fu_425                      |    3    |    0    |   166   |    49   |
|          |                      grp_fu_429                      |    4    |    0    |   174   |    53   |
|          |                      grp_fu_433                      |    7    |    0    |    34   |    47   |
|          |                      grp_fu_858                      |    0    |    0    |    34   |    47   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                    add_ln25_fu_511                   |    0    |    0    |    0    |    39   |
|          |                   add_ln25_3_fu_604                  |    0    |    0    |    0    |    71   |
|          |                   add_ln25_1_fu_625                  |    0    |    0    |    0    |    38   |
|          |                   add_ln25_2_fu_658                  |    0    |    0    |    0    |    71   |
|          |                    empty_26_fu_682                   |    0    |    0    |    0    |    38   |
|          |                   add_ln28_1_fu_716                  |    0    |    0    |    0    |    13   |
|          |                    add_ln28_fu_722                   |    0    |    0    |    0    |    10   |
|          |              indvars_iv_next2317_fu_750              |    0    |    0    |    0    |    11   |
|          |                    p_mid13_fu_768                    |    0    |    0    |    0    |    38   |
|          |             indvars_iv_next23_mid1_fu_773            |    0    |    0    |    0    |    11   |
|    add   |                      tmp_fu_807                      |    0    |    0    |    0    |    40   |
|          |                   add_ln30_2_fu_812                  |    0    |    0    |    0    |    38   |
|          |                    add_ln26_fu_817                   |    0    |    0    |    0    |    70   |
|          |                   add_ln26_2_fu_822                  |    0    |    0    |    0    |    38   |
|          |                    add_ln29_fu_941                   |    0    |    0    |    0    |    11   |
|          |                    empty_29_fu_950                   |    0    |    0    |    0    |    7    |
|          |                    add_ln30_fu_956                   |    0    |    0    |    0    |    71   |
|          |                   add_ln30_3_fu_960                  |    0    |    0    |    0    |    64   |
|          |                   add_ln30_1_fu_964                  |    0    |    0    |    0    |    64   |
|          |                   add_ln29_1_fu_991                  |    0    |    0    |    0    |    10   |
|          |                   add_ln26_1_fu_999                  |    0    |    0    |    0    |    71   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                   icmp_ln25_fu_441                   |    0    |    0    |    0    |    39   |
|          |                     cmp222_fu_447                    |    0    |    0    |    0    |    39   |
|          |                  icmp_ln25_1_fu_453                  |    0    |    0    |    0    |    39   |
|          |                     cmp28_fu_503                     |    0    |    0    |    0    |    39   |
|          |                  icmp_ln25_2_fu_552                  |    0    |    0    |    0    |    40   |
|   icmp   |                   icmp_ln26_fu_594                   |    0    |    0    |    0    |    39   |
|          |                  icmp_ln25_3_fu_599                  |    0    |    0    |    0    |    71   |
|          |                      slt_fu_694                      |    0    |    0    |    0    |    39   |
|          |                   icmp_ln28_fu_710                   |    0    |    0    |    0    |    13   |
|          |                   icmp_ln29_fu_728                   |    0    |    0    |    0    |    11   |
|          |                     slt70_fu_886                     |    0    |    0    |    0    |    39   |
|          |                   icmp_ln32_fu_919                   |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                  select_ln34_fu_459                  |    0    |    0    |    0    |    2    |
|          |                    empty_24_fu_467                   |    0    |    0    |    0    |    2    |
|          |                  select_ln25_fu_522                  |    0    |    0    |    0    |    32   |
|          |                     empty_fu_529                     |    0    |    0    |    0    |    32   |
|          |                  select_ln42_fu_569                  |    0    |    0    |    0    |    32   |
|          |                    empty_25_fu_577                   |    0    |    0    |    0    |    32   |
|  select  |                 select_ln25_1_fu_631                 |    0    |    0    |    0    |    31   |
|          |                 select_ln25_2_fu_639                 |    0    |    0    |    0    |    31   |
|          |                  select_ln28_fu_734                  |    0    |    0    |    0    |    2    |
|          |                 select_ln28_1_fu_742                 |    0    |    0    |    0    |    3    |
|          |                 select_ln28_2_fu_760                 |    0    |    0    |    0    |    2    |
|          |                 select_ln28_3_fu_779                 |    0    |    0    |    0    |    3    |
|          |                 select_ln28_5_fu_791                 |    0    |    0    |    0    |    3    |
|          |                 select_ln28_4_fu_902                 |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                    xor_ln25_fu_542                   |    0    |    0    |    0    |    32   |
|    xor   |                      rev_fu_698                      |    0    |    0    |    0    |    2    |
|          |                     rev71_fu_890                     |    0    |    0    |    0    |    2    |
|          |                    xor_ln32_fu_923                   |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                   or_ln32_1_fu_704                   |    0    |    0    |    0    |    2    |
|    or    |                   or_ln32_3_fu_896                   |    0    |    0    |    0    |    2    |
|          |                    or_ln32_fu_929                    |    0    |    0    |    0    |    2    |
|          |                   or_ln32_2_fu_935                   |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                    empty_28_fu_873                   |    0    |    0    |    0    |    7    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    and   |                    and_ln25_fu_517                   |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |               channels_read_read_fu_180              |    0    |    0    |    0    |    0    |
|          |                height_read_read_fu_186               |    0    |    0    |    0    |    0    |
|   read   |                width_read_read_fu_192                |    0    |    0    |    0    |    0    |
|          |                out_r_read_read_fu_198                |    0    |    0    |    0    |    0    |
|          |               image_r_read_read_fu_204               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                 grp_writeresp_fu_210                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                  grp_readreq_fu_216                  |    0    |    0    |    0    |    0    |
|          |                  grp_readreq_fu_222                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                   trunc_ln6_fu_437                   |    0    |    0    |    0    |    0    |
|   trunc  |                   trunc_ln42_fu_566                  |    0    |    0    |    0    |    0    |
|          |                   trunc_ln28_fu_787                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                wide_trip_count_fu_490                |    0    |    0    |    0    |    0    |
|          |               wide_trip_count37_fu_494               |    0    |    0    |    0    |    0    |
|          |                    zext_ln6_fu_499                   |    0    |    0    |    0    |    0    |
|          |                 channels_cast_fu_508                 |    0    |    0    |    0    |    0    |
|          |                channels_cast19_fu_536                |    0    |    0    |    0    |    0    |
|          |                   zext_ln25_fu_539                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln42_fu_563                   |    0    |    0    |    0    |    0    |
|          |                  zext_ln26_1_fu_590                  |    0    |    0    |    0    |    0    |
|          |                  zext_ln25_2_fu_647                  |    0    |    0    |    0    |    0    |
|   zext   |                   zext_ln26_fu_651                   |    0    |    0    |    0    |    0    |
|          |                  zext_ln25_1_fu_655                  |    0    |    0    |    0    |    0    |
|          |                  zext_ln26_3_fu_662                  |    0    |    0    |    0    |    0    |
|          |                   zext_ln28_fu_674                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln29_fu_803                   |    0    |    0    |    0    |    0    |
|          |                  zext_ln28_1_fu_855                  |    0    |    0    |    0    |    0    |
|          |              select_ln28_3_cast43_fu_863             |    0    |    0    |    0    |    0    |
|          |                 add_ln29_cast_fu_946                 |    0    |    0    |    0    |    0    |
|          |                     p_cast_fu_969                    |    0    |    0    |    0    |    0    |
|          |                  zext_ln26_2_fu_996                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                   sext_ln25_fu_548                   |    0    |    0    |    0    |    0    |
|          |                   sext_ln28_fu_678                   |    0    |    0    |    0    |    0    |
|   sext   |                  sext_ln28_1_fu_756                  |    0    |    0    |    0    |    0    |
|          |                   sext_ln29_fu_799                   |    0    |    0    |    0    |    0    |
|          |                    tmp_cast_fu_908                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                     tmp_3_fu_687                     |    0    |    0    |    0    |    0    |
| bitselect|                     tmp_4_fu_879                     |    0    |    0    |    0    |    0    |
|          |                     tmp_5_fu_912                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                     tmp_1_fu_866                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                      |    34   |  1.588  |   2247  |   3476  |
|----------|------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|kernel|    0   |   32   |    5   |
+------+--------+--------+--------+
| Total|    0   |   32   |    5   |
+------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln25_2_reg_1266   |   64   |
|    add_ln25_3_reg_1217   |   64   |
|     add_ln25_reg_1167    |   33   |
|    add_ln26_1_reg_1438   |   64   |
|     add_ln26_reg_1368    |   63   |
|    add_ln28_1_reg_1310   |    4   |
|    add_ln29_1_reg_1433   |    2   |
|     add_ln29_reg_1387    |    3   |
|    add_ln30_1_reg_1412   |   64   |
|    add_ln30_2_reg_1362   |   32   |
|     add_ln30_reg_1407    |   64   |
| channels_cast19_reg_1178 |   63   |
|  channels_read_reg_1049  |   32   |
|      cmp222_reg_1129     |    1   |
|     empty_24_reg_1135    |    2   |
|     empty_25_reg_1204    |   32   |
|     empty_26_reg_1296    |   32   |
|     empty_29_reg_1392    |    4   |
|      empty_reg_1173      |   32   |
|   height_read_reg_1059   |   32   |
|    icmp_ln25_reg_1124    |    1   |
|    icmp_ln29_reg_1315    |    1   |
|   image_r_read_reg_1083  |   64   |
|      indvar4_reg_305     |    2   |
| indvar_flatten12_reg_1042|   64   |
|  indvar_flatten_reg_253  |    4   |
|      indvar_reg_264      |    2   |
|  input_r_addr_1_reg_1423 |    8   |
|   input_r_addr_reg_1444  |    8   |
|   kernel_addr_reg_1418   |    4   |
|   kernel_load_reg_1428   |   32   |
|        kx_reg_316        |    3   |
|        ky_reg_241        |    3   |
|    mul_ln25_1_reg_1140   |   32   |
|    mul_ln25_2_reg_1157   |   32   |
|    mul_ln25_3_reg_1255   |   64   |
|     mul_ln25_reg_1188    |   64   |
|     mul_ln26_reg_1286    |   63   |
|     mul_ln28_reg_1397    |   64   |
|     mul_ln6_reg_1209     |   64   |
|    or_ln32_1_reg_1302    |    1   |
|    or_ln32_2_reg_1383    |    1   |
|    out_r_read_reg_1077   |   64   |
|  output_r_addr_reg_1194  |    8   |
|     p_mid13_reg_1336     |   32   |
|  select_ln25_1_reg_1231  |   31   |
|  select_ln25_2_reg_1238  |   31   |
|  select_ln28_1_reg_1325  |    3   |
|  select_ln28_2_reg_1330  |    2   |
|  select_ln28_3_reg_1342  |    3   |
|  select_ln28_5_reg_1352  |    3   |
|   select_ln28_reg_1320   |    2   |
|    sext_ln25_reg_1183    |   34   |
|     sum_0_1_reg_1017     |   32   |
|   sum_0_21_loc_reg_1106  |   32   |
|      sum_0_5_reg_295     |   32   |
|   sum_0_6_loc_reg_1088   |   32   |
|      sum_0_9_reg_351     |   32   |
|     sum_1_1_reg_1023     |   32   |
|   sum_1_2_loc_reg_1112   |   32   |
|      sum_1_5_reg_285     |   32   |
|   sum_1_6_loc_reg_1094   |   32   |
|      sum_1_9_reg_339     |   32   |
|     sum_2_1_reg_1029     |   32   |
|   sum_2_2_loc_reg_1118   |   32   |
|      sum_2_5_reg_275     |   32   |
|   sum_2_6_loc_reg_1100   |   32   |
|      sum_2_9_reg_327     |   32   |
|       tmp1_reg_1402      |   64   |
|     tmp_cast_reg_1378    |   64   |
|       tmp_reg_1357       |   34   |
|    trunc_ln28_reg_1347   |    2   |
|wide_trip_count37_reg_1151|   64   |
| wide_trip_count_reg_1145 |   64   |
|    width_read_reg_1067   |   32   |
|        x_reg_1010        |   31   |
|        y_reg_1035        |   31   |
|   zext_ln25_1_reg_1260   |   32   |
|   zext_ln25_2_reg_1245   |   64   |
|   zext_ln26_3_reg_1272   |   32   |
|    zext_ln26_reg_1250    |   63   |
|   zext_ln28_1_reg_1373   |   64   |
|    zext_ln28_reg_1291    |   64   |
|    zext_ln42_reg_1199    |   32   |
|     zext_ln6_reg_1162    |   64   |
+--------------------------+--------+
|           Total          |  2762  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_writeresp_fu_210                 |  p0  |   2  |   1  |    2   |
|                 grp_writeresp_fu_210                 |  p1  |   2  |   8  |   16   ||    9    |
|                  grp_readreq_fu_216                  |  p1  |   2  |   8  |   16   ||    9    |
|                  grp_readreq_fu_222                  |  p1  |   2  |   8  |   16   ||    9    |
|                      ky_reg_241                      |  p0  |   2  |   3  |    6   ||    9    |
| grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373 |  p7  |   2  |  32  |   64   ||    9    |
|                      grp_fu_409                      |  p0  |   2  |  31  |   62   ||    9    |
|                      grp_fu_413                      |  p0  |   2  |  32  |   64   ||    9    |
|                      grp_fu_413                      |  p1  |   2  |  32  |   64   ||    9    |
|                      grp_fu_417                      |  p0  |   2  |  32  |   64   ||    9    |
|                      grp_fu_417                      |  p1  |   2  |  32  |   64   ||    9    |
|                      grp_fu_429                      |  p0  |   2  |  34  |   68   ||    9    |
|                      grp_fu_433                      |  p0  |   2  |  31  |   62   ||    9    |
|                      grp_fu_858                      |  p0  |   2  |   2  |    4   ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   572  ||  22.232 ||   117   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   34   |    1   |  2247  |  3476  |
|   Memory  |    0   |    -   |    -   |   32   |    5   |
|Multiplexer|    -   |    -   |   22   |    -   |   117  |
|  Register |    -   |    -   |    -   |  2762  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   34   |   23   |  5041  |  3598  |
+-----------+--------+--------+--------+--------+--------+
