Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Jul 23 11:31:09 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_MAC_Array_Test_timing_summary_routed.rpt -pb top_MAC_Array_Test_timing_summary_routed.pb -rpx top_MAC_Array_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_MAC_Array_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      46          
TIMING-16  Warning   Large setup violation          484         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.676    -1146.971                    889                 2341        0.059        0.000                      0                 2341        0.345        0.000                       0                  1520  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.676    -1146.971                    889                 2341        0.059        0.000                      0                 2341        0.345        0.000                       0                  1520  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          889  Failing Endpoints,  Worst Slack       -3.676ns,  Total Violation    -1146.971ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.676ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 3.542ns (59.886%)  route 2.373ns (40.113%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.526 - 2.500 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.812     6.769    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.893 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.893    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.425 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.425    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.540    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.654    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.967     8.849    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.565    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.166 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.508    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.736 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.736    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.850    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.964 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.964    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.192    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.415 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.415    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1_n_7
    SLICE_X5Y56          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.526    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/C
                         clock pessimism              0.187     7.713    
                         clock uncertainty           -0.035     7.677    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.062     7.739    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]
  -------------------------------------------------------------------
                         required time                          7.739    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                 -3.676    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 3.539ns (59.866%)  route 2.373ns (40.134%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.526 - 2.500 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.812     6.769    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.893 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.893    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.425 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.425    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.540    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.654    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.967     8.849    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.565    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.166 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.508    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.736 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.736    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.850    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.964 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.964    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.412 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.412    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_6
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.526    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/C
                         clock pessimism              0.187     7.713    
                         clock uncertainty           -0.035     7.677    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     7.739    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]
  -------------------------------------------------------------------
                         required time                          7.739    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.652ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 3.518ns (59.723%)  route 2.373ns (40.277%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.526 - 2.500 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.812     6.769    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.893 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.893    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.425 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.425    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.540    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.654    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.967     8.849    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.565    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.166 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.508    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.736 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.736    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.850    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.964 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.964    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.391 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.391    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_4
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.526    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/C
                         clock pessimism              0.187     7.713    
                         clock uncertainty           -0.035     7.677    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     7.739    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]
  -------------------------------------------------------------------
                         required time                          7.739    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                 -3.652    

Slack (VIOLATED) :        -3.578ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 3.444ns (59.211%)  route 2.373ns (40.789%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.526 - 2.500 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.812     6.769    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.893 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.893    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.425 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.425    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.540    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.654    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.967     8.849    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.565    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.166 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.508    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.736 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.736    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.850    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.964 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.964    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.317 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.317    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_5
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.526    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/C
                         clock pessimism              0.187     7.713    
                         clock uncertainty           -0.035     7.677    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     7.739    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]
  -------------------------------------------------------------------
                         required time                          7.739    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                 -3.578    

Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 3.428ns (59.098%)  route 2.373ns (40.902%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.526 - 2.500 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.812     6.769    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.893 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.893    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.425 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.425    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.540    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.654    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.967     8.849    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.565    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.166 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.508    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.736 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.736    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.850    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.964 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.964    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.078    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.301 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.301    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_7
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.526    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/C
                         clock pessimism              0.187     7.713    
                         clock uncertainty           -0.035     7.677    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     7.739    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]
  -------------------------------------------------------------------
                         required time                          7.739    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 -3.562    

Slack (VIOLATED) :        -3.559ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 3.425ns (59.077%)  route 2.373ns (40.923%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.526 - 2.500 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.812     6.769    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.893 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.893    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.425 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.425    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.540    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.654    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.967     8.849    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.565    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.166 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.508    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.736 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.736    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.850    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.964 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.964    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.298 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.298    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_6
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.526    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/C
                         clock pessimism              0.187     7.713    
                         clock uncertainty           -0.035     7.677    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     7.739    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]
  -------------------------------------------------------------------
                         required time                          7.739    
                         arrival time                         -11.298    
  -------------------------------------------------------------------
                         slack                                 -3.559    

Slack (VIOLATED) :        -3.538ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 3.404ns (58.928%)  route 2.373ns (41.072%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.526 - 2.500 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.812     6.769    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.893 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.893    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.425 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.425    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.540    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.654    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.967     8.849    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.565    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.166 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.508    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.736 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.736    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.850    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.964 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.964    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.277 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.277    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_4
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.526    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/C
                         clock pessimism              0.187     7.713    
                         clock uncertainty           -0.035     7.677    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     7.739    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]
  -------------------------------------------------------------------
                         required time                          7.739    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                 -3.538    

Slack (VIOLATED) :        -3.464ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 3.330ns (58.395%)  route 2.373ns (41.605%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.526 - 2.500 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.812     6.769    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.893 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.893    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.425 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.425    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.540    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.654    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.967     8.849    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.565    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.166 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.508    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.736 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.736    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.850    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.964 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.964    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.203 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.203    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_5
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.526    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/C
                         clock pessimism              0.187     7.713    
                         clock uncertainty           -0.035     7.677    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     7.739    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]
  -------------------------------------------------------------------
                         required time                          7.739    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                 -3.464    

Slack (VIOLATED) :        -3.448ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 3.314ns (58.278%)  route 2.373ns (41.722%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.526 - 2.500 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.812     6.769    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.893 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.893    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.425 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.425    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.540    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.654    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.967     8.849    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.565    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.166 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.508    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.736 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.736    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.850    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.964 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.964    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.187 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.187    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_7
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.526    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/C
                         clock pessimism              0.187     7.713    
                         clock uncertainty           -0.035     7.677    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     7.739    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]
  -------------------------------------------------------------------
                         required time                          7.739    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                 -3.448    

Slack (VIOLATED) :        -3.445ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 3.311ns (58.256%)  route 2.373ns (41.744%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.526 - 2.500 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.812     6.769    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.893 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.893    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.425 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.425    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.540    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.654    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          0.967     8.849    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.591     9.565    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.166 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.394 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.508 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.508    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.736 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.736    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.850 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.850    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.184 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.184    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_6
    SLICE_X5Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     7.526    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/C
                         clock pessimism              0.187     7.713    
                         clock uncertainty           -0.035     7.677    
    SLICE_X5Y53          FDCE (Setup_fdce_C_D)        0.062     7.739    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]
  -------------------------------------------------------------------
                         required time                          7.739    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                 -3.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.027%)  route 0.187ns (56.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.638     1.558    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[3].MAC_INST/reg_acc_reg[0]/Q
                         net (fo=2, routed)           0.187     1.886    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[0]
    SLICE_X37Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[0]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X37Y51         FDCE (Hold_fdce_C_D)         0.070     1.826    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.651%)  route 0.198ns (58.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.638     1.558    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[3].MAC_INST/reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.198     1.896    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[10]
    SLICE_X35Y54         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.841     2.006    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X35Y54         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[0]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)         0.066     1.821    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mantissa_rounded_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.187ns (35.975%)  route 0.333ns (64.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.566     1.485    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[0]/Q
                         net (fo=8, routed)           0.333     1.959    MAC_GEN[3].MAC_INST/add_inst/final_mant[0]
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.046     2.005 r  MAC_GEN[3].MAC_INST/add_inst/mantissa_rounded[4]_i_1/O
                         net (fo=1, routed)           0.000     2.005    MAC_GEN[3].MAC_INST/add_inst/mantissa_rounded[4]_i_1_n_0
    SLICE_X49Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mantissa_rounded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.908     2.073    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X49Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mantissa_rounded_reg[4]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.107     1.929    MAC_GEN[3].MAC_INST/add_inst/mantissa_rounded_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.052%)  route 0.192ns (53.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.635     1.555    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.164     1.719 r  MAC_GEN[3].MAC_INST/reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.192     1.911    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[8]
    SLICE_X37Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[8]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.072     1.828    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.052%)  route 0.192ns (53.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.635     1.555    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.164     1.719 r  MAC_GEN[3].MAC_INST/reg_acc_reg[2]/Q
                         net (fo=2, routed)           0.192     1.911    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[2]
    SLICE_X37Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[2]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.070     1.826    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.971%)  route 0.193ns (54.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.635     1.555    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.164     1.719 r  MAC_GEN[3].MAC_INST/reg_acc_reg[4]/Q
                         net (fo=2, routed)           0.193     1.912    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[4]
    SLICE_X37Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[4]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X37Y51         FDCE (Hold_fdce_C_D)         0.070     1.826    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mantissa_rounded_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.852%)  route 0.333ns (64.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.566     1.485    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[0]/Q
                         net (fo=8, routed)           0.333     1.959    MAC_GEN[3].MAC_INST/add_inst/final_mant[0]
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.045     2.004 r  MAC_GEN[3].MAC_INST/add_inst/mantissa_rounded[3]_i_1/O
                         net (fo=1, routed)           0.000     2.004    MAC_GEN[3].MAC_INST/add_inst/mantissa_rounded[3]_i_1_n_0
    SLICE_X49Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mantissa_rounded_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.908     2.073    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X49Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mantissa_rounded_reg[3]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.091     1.913    MAC_GEN[3].MAC_INST/add_inst/mantissa_rounded_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.320%)  route 0.218ns (60.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.638     1.558    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[3].MAC_INST/reg_acc_reg[3]/Q
                         net (fo=2, routed)           0.218     1.917    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[3]
    SLICE_X37Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[3]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X37Y51         FDCE (Hold_fdce_C_D)         0.066     1.822    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.204%)  route 0.374ns (66.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.569     1.488    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/Q
                         net (fo=5, routed)           0.374     2.004    MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg_n_0_[2]
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.049 r  MAC_GEN[3].MAC_INST/add_inst/final_exp[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.049    MAC_GEN[3].MAC_INST/add_inst/final_exp[2]_i_1__2_n_0
    SLICE_X46Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.908     2.073    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[2]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X46Y49         FDCE (Hold_fdce_C_D)         0.121     1.943    MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/final_mant_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/mantissa_rounded_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.254ns (47.559%)  route 0.280ns (52.441%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.576     1.495    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X14Y51         FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/final_mant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  MAC_GEN[0].MAC_INST/add_inst/final_mant_reg[0]/Q
                         net (fo=8, routed)           0.217     1.877    MAC_GEN[0].MAC_INST/add_inst/final_mant[0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.922 r  MAC_GEN[0].MAC_INST/add_inst/mantissa_rounded[10]_i_2/O
                         net (fo=5, routed)           0.063     1.984    MAC_GEN[0].MAC_INST/add_inst/mantissa_rounded[10]_i_2_n_0
    SLICE_X17Y48         LUT2 (Prop_lut2_I0_O)        0.045     2.029 r  MAC_GEN[0].MAC_INST/add_inst/mantissa_rounded[6]_i_1/O
                         net (fo=1, routed)           0.000     2.029    MAC_GEN[0].MAC_INST/add_inst/mantissa_rounded[6]_i_1_n_0
    SLICE_X17Y48         FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/mantissa_rounded_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.917     2.082    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X17Y48         FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/mantissa_rounded_reg[6]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X17Y48         FDCE (Hold_fdce_C_D)         0.092     1.923    MAC_GEN[0].MAC_INST/add_inst/mantissa_rounded_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         2.500       0.345      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.500       0.346      DSP48_X0Y14     MAC_GEN[0].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.500       0.346      DSP48_X1Y12     MAC_GEN[1].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.500       0.346      DSP48_X0Y12     MAC_GEN[2].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.500       0.346      DSP48_X0Y20     MAC_GEN[3].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         2.500       1.500      SLICE_X14Y35    InAs_reg[0][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.500       1.500      SLICE_X11Y35    InAs_reg[0][10]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.500       1.500      SLICE_X11Y37    InAs_reg[0][11]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.500       1.500      SLICE_X11Y37    InAs_reg[0][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.500       1.500      SLICE_X13Y38    InAs_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X14Y35    InAs_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X14Y35    InAs_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X11Y35    InAs_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X11Y35    InAs_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X11Y37    InAs_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X11Y37    InAs_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X11Y37    InAs_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X11Y37    InAs_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X13Y38    InAs_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X13Y38    InAs_reg[0][13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X14Y35    InAs_reg[0][0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X14Y35    InAs_reg[0][0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X11Y35    InAs_reg[0][10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X11Y35    InAs_reg[0][10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X11Y37    InAs_reg[0][11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X11Y37    InAs_reg[0][11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X11Y37    InAs_reg[0][12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X11Y37    InAs_reg[0][12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X13Y38    InAs_reg[0][13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X13Y38    InAs_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.539ns  (logic 5.298ns (36.439%)  route 9.241ns (63.561%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.130     5.628    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.752 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.343     7.094    MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.218 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.768    10.987    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    14.539 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.539    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.177ns  (logic 5.266ns (37.142%)  route 8.911ns (62.858%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.710     5.208    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124     5.332 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.354     6.686    MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.810 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.847    10.657    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    14.177 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.177    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.876ns  (logic 5.281ns (38.055%)  route 8.596ns (61.945%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.140     5.638    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.762 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.134     6.896    MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.020 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.321    10.341    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.876 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.876    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.788ns  (logic 5.297ns (38.419%)  route 8.490ns (61.581%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.119     5.616    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.740 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.840     6.581    MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.705 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.531    10.236    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    13.788 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.788    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.429ns  (logic 5.277ns (39.293%)  route 8.152ns (60.707%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.302     5.799    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.923 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           1.108     7.031    MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_2_n_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.155 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.743     9.898    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    13.429 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.429    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.367ns  (logic 5.297ns (39.628%)  route 8.070ns (60.372%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.128     5.626    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.750 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           1.196     6.945    MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_2_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.069 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.746     9.815    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    13.367 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.367    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.362ns  (logic 5.300ns (39.662%)  route 8.062ns (60.338%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.940     5.437    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.561 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           1.181     6.742    MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.866 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.941     9.808    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    13.362 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.362    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.230ns  (logic 5.301ns (40.066%)  route 7.929ns (59.934%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.121     5.618    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.742 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.097     6.840    MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_2_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.711     9.674    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    13.230 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.230    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.136ns  (logic 5.296ns (40.317%)  route 7.840ns (59.683%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.542     5.040    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124     5.164 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.026     6.190    MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.314 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.271     9.585    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.136 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.136    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.121ns  (logic 5.300ns (40.398%)  route 7.820ns (59.602%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.721     5.219    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.124     5.343 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.369     6.712    MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.730     9.566    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    13.121 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.121    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.170ns  (logic 1.576ns (49.728%)  route 1.593ns (50.272%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.927     1.189    MAC_GEN[0].MAC_INST/switches_IBUF[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.234 r  MAC_GEN[0].MAC_INST/Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.667     1.900    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.170 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.170    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.199ns  (logic 1.560ns (48.764%)  route 1.639ns (51.236%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          0.998     1.258    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.303 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.642     1.944    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.199 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.199    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.256ns  (logic 1.543ns (47.398%)  route 1.713ns (52.602%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          0.987     1.232    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X14Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.277 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.725     2.003    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.256 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.256    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.363ns  (logic 1.537ns (45.719%)  route 1.825ns (54.281%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          0.997     1.257    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.302 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.829     2.131    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.363 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.363    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.409ns  (logic 1.576ns (46.236%)  route 1.833ns (53.764%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          1.137     1.397    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.442 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.696     2.138    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.409 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.409    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.440ns  (logic 1.546ns (44.941%)  route 1.894ns (55.059%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.071     1.316    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.823     2.184    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.440 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.440    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.465ns  (logic 1.558ns (44.954%)  route 1.907ns (55.046%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          1.153     1.413    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X18Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.458 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.754     2.213    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.465 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.465    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.509ns  (logic 1.558ns (44.388%)  route 1.952ns (55.612%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          1.107     1.367    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X14Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.412 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.845     2.257    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.509 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.509    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.614ns  (logic 1.561ns (43.196%)  route 2.053ns (56.804%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          1.235     1.495    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X18Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.540 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.818     2.358    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.614 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.614    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.632ns  (logic 1.541ns (42.436%)  route 2.091ns (57.564%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          1.037     1.297    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X15Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.342 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.054     2.396    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.632 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.632    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 4.224ns (41.261%)  route 6.014ns (58.739%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X39Y44         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  MAC_GEN[2].MAC_INST/reg_acc_reg[0]/Q
                         net (fo=2, routed)           0.813     6.683    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.807 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.354     8.162    MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.286 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.847    12.133    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    15.653 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.653    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 4.319ns (43.034%)  route 5.717ns (56.966%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.813     5.416    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.934 r  MAC_GEN[3].MAC_INST/reg_acc_reg[2]/Q
                         net (fo=2, routed)           0.606     6.539    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1_0[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.663 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.343     8.006    MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.130 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.768    11.898    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.451 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.451    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 4.317ns (43.111%)  route 5.696ns (56.889%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.817     5.420    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.221     7.159    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.283 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.204     8.487    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.611 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.271    11.882    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    15.432 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.432    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.937ns  (logic 4.318ns (43.449%)  route 5.620ns (56.551%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.817     5.420    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.221     7.159    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.283 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.868     8.150    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.531    11.805    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    15.357 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.357    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.837ns  (logic 4.320ns (43.919%)  route 5.517ns (56.081%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.817     5.420    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.221     7.159    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.283 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.354     8.637    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.761 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.941    11.702    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    15.257 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.257    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.652ns  (logic 4.458ns (46.188%)  route 5.194ns (53.812%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.478     5.893 r  MAC_GEN[2].MAC_INST/reg_acc_reg[6]/Q
                         net (fo=2, routed)           1.095     6.988    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[6]
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.301     7.289 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.369     8.658    MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.782 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.730    11.512    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    15.067 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.067    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.434ns  (logic 4.301ns (45.592%)  route 5.133ns (54.408%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.813     5.416    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.934 r  MAC_GEN[3].MAC_INST/reg_acc_reg[1]/Q
                         net (fo=2, routed)           0.678     6.611    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1_0[1]
    SLICE_X38Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.735 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.134     7.869    MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.993 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.321    11.315    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    14.850 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.850    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.380ns  (logic 4.336ns (46.228%)  route 5.044ns (53.772%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.817     5.420    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.221     7.159    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.283 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.422     8.705    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X15Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.829 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.401    11.230    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    14.800 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.800    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.336ns  (logic 4.318ns (46.249%)  route 5.018ns (53.751%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.817     5.420    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.221     7.159    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.283 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.051     8.334    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.746    11.204    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    14.756 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.756    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.309ns  (logic 4.321ns (46.422%)  route 4.987ns (53.578%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.817     5.420    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.221     7.159    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.283 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.056     8.339    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.711    11.173    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    14.728 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.728    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.441ns (63.922%)  route 0.813ns (36.078%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X15Y48         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  MAC_GEN[0].MAC_INST/reg_acc_reg[13]/Q
                         net (fo=2, routed)           0.172     1.875    MAC_GEN[2].MAC_INST/Out_result[14][13]
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.920 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.642     2.561    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.816 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.816    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.478ns (63.180%)  route 0.862ns (36.820%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  MAC_GEN[0].MAC_INST/reg_acc_reg[15]/Q
                         net (fo=2, routed)           0.195     1.921    MAC_GEN[0].MAC_INST/reg_acc_reg_n_0_[15]
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.966 r  MAC_GEN[0].MAC_INST/Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.667     2.633    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.902 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.902    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.457ns (60.514%)  route 0.951ns (39.486%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X15Y48         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  MAC_GEN[0].MAC_INST/reg_acc_reg[14]/Q
                         net (fo=2, routed)           0.254     1.957    MAC_GEN[2].MAC_INST/Out_result[14][14]
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.002 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.696     2.699    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.969 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.969    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.442ns (58.959%)  route 1.004ns (41.041%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X15Y48         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  MAC_GEN[0].MAC_INST/reg_acc_reg[6]/Q
                         net (fo=2, routed)           0.186     1.889    MAC_GEN[2].MAC_INST/Out_result[14][6]
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.934 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.818     2.751    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     4.007 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.007    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.457ns (59.009%)  route 1.012ns (40.991%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  MAC_GEN[0].MAC_INST/reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.172     1.897    MAC_GEN[2].MAC_INST/Out_result[14][8]
    SLICE_X18Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.942 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.840     2.782    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     4.031 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.031    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[1].MAC_INST/reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.479ns (58.830%)  route 1.035ns (41.170%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.640     1.560    MAC_GEN[1].MAC_INST/clk_IBUF_BUFG
    SLICE_X21Y43         FDCE                                         r  MAC_GEN[1].MAC_INST/reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDCE (Prop_fdce_C_Q)         0.128     1.688 r  MAC_GEN[1].MAC_INST/reg_acc_reg[5]/Q
                         net (fo=2, routed)           0.281     1.969    MAC_GEN[2].MAC_INST/Q[5]
    SLICE_X18Y48         LUT6 (Prop_lut6_I2_O)        0.099     2.068 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.754     2.822    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     4.075 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.075    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.442ns (56.412%)  route 1.114ns (43.588%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.640     1.560    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  MAC_GEN[0].MAC_INST/reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.292     1.992    MAC_GEN[2].MAC_INST/Out_result[14][7]
    SLICE_X16Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.037 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.823     2.860    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     4.116 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.116    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[1].MAC_INST/reg_acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.418ns (55.238%)  route 1.149ns (44.762%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.639     1.559    MAC_GEN[1].MAC_INST/clk_IBUF_BUFG
    SLICE_X27Y43         FDCE                                         r  MAC_GEN[1].MAC_INST/reg_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  MAC_GEN[1].MAC_INST/reg_acc_reg[11]/Q
                         net (fo=2, routed)           0.320     2.020    MAC_GEN[2].MAC_INST/Q[11]
    SLICE_X15Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.065 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.829     2.894    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     4.126 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.126    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.439ns (56.201%)  route 1.122ns (43.799%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.669     1.589    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.141     1.730 r  MAC_GEN[0].MAC_INST/reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.396     2.126    MAC_GEN[2].MAC_INST/Out_result[14][10]
    SLICE_X14Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.171 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.725     2.896    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     4.150 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.150    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.441ns (55.630%)  route 1.149ns (44.370%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X15Y48         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  MAC_GEN[0].MAC_INST/reg_acc_reg[9]/Q
                         net (fo=2, routed)           0.237     1.940    MAC_GEN[2].MAC_INST/Out_result[14][9]
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.985 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.912     2.897    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     4.152 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.152    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1542 Endpoints
Min Delay          1542 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.297ns  (logic 1.852ns (13.925%)  route 11.445ns (86.075%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.530    11.009    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    11.133 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.840    11.974    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.098 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.443    12.541    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.665 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.631    13.297    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X45Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.297ns  (logic 1.852ns (13.925%)  route 11.445ns (86.075%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.530    11.009    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    11.133 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.840    11.974    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.098 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.443    12.541    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.665 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.631    13.297    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X45Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.297ns  (logic 1.852ns (13.925%)  route 11.445ns (86.075%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.530    11.009    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    11.133 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.840    11.974    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.098 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.443    12.541    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.665 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.631    13.297    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X45Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.022ns  (logic 1.852ns (14.219%)  route 11.171ns (85.781%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.530    11.009    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    11.133 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.840    11.974    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.098 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.443    12.541    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.665 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.357    13.022    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X46Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.514     4.937    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.022ns  (logic 1.852ns (14.219%)  route 11.171ns (85.781%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.530    11.009    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    11.133 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.840    11.974    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.098 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.443    12.541    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.665 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.357    13.022    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X46Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.514     4.937    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.632ns  (logic 1.852ns (14.657%)  route 10.781ns (85.343%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.530    11.009    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    11.133 f  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.597    11.730    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.854 f  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_4__2/O
                         net (fo=3, routed)           0.654    12.508    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_4__2_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.632 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_1__2/O
                         net (fo=1, routed)           0.000    12.632    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_1__2_n_0
    SLICE_X47Y54         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.513     4.936    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X47Y54         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.566ns  (logic 1.852ns (14.735%)  route 10.714ns (85.265%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.530    11.009    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    11.133 f  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.597    11.730    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.854 f  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_4__2/O
                         net (fo=3, routed)           0.587    12.442    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_4__2_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.566 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[0]_i_1__2/O
                         net (fo=1, routed)           0.000    12.566    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[0]_i_1__2_n_0
    SLICE_X47Y55         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.513     4.936    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X47Y55         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.414ns  (logic 1.852ns (14.915%)  route 10.563ns (85.085%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=1455, routed)        9.530    11.009    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    11.133 f  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.597    11.730    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.854 f  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_4__2/O
                         net (fo=3, routed)           0.436    12.290    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_4__2_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.414 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[1]_i_1__2/O
                         net (fo=1, routed)           0.000    12.414    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[1]_i_1__2_n_0
    SLICE_X46Y54         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.513     4.936    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.199ns  (logic 1.728ns (14.161%)  route 10.472ns (85.839%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=1455, routed)       10.028    11.508    MAC_GEN[3].MAC_INST/rst_IBUF
    SLICE_X47Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.632 r  MAC_GEN[3].MAC_INST/shift_count_computed[3]_i_2/O
                         net (fo=1, routed)           0.444    12.075    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[3]_1
    SLICE_X49Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.199 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[3]_i_1__2/O
                         net (fo=1, routed)           0.000    12.199    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[3]_i_1__2_n_0
    SLICE_X49Y53         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.513     4.936    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[2].MAC_INST/add_inst/exp_common_3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.995ns  (logic 1.852ns (15.437%)  route 10.143ns (84.563%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        8.236     9.715    MAC_GEN[2].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.839 r  MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[2]_i_2__1/O
                         net (fo=3, routed)           0.785    10.625    MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[2]_i_2__1_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.749 f  MAC_GEN[2].MAC_INST/add_inst/exp_common_3[4]_i_7__1/O
                         net (fo=1, routed)           0.487    11.235    MAC_GEN[2].MAC_INST/add_inst/exp_common_3[4]_i_7__1_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.359 r  MAC_GEN[2].MAC_INST/add_inst/exp_common_3[4]_i_1__1/O
                         net (fo=5, routed)           0.635    11.995    MAC_GEN[2].MAC_INST/add_inst/exp_common_3[4]_i_1__1_n_0
    SLICE_X44Y42         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/exp_common_3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.679     5.101    MAC_GEN[2].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/exp_common_3_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.247ns (19.681%)  route 1.010ns (80.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.010     1.257    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X0Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X0Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/mant_y_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.247ns (18.935%)  route 1.059ns (81.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.059     1.307    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X1Y50          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/mant_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/mant_y_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/mant_y_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.247ns (18.935%)  route 1.059ns (81.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.059     1.307    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X1Y50          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/mant_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/mant_y_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.247ns (18.752%)  route 1.072ns (81.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.072     1.319    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.247ns (18.752%)  route 1.072ns (81.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.072     1.319    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.247ns (18.752%)  route 1.072ns (81.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.072     1.319    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X2Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.247ns (18.752%)  route 1.072ns (81.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.072     1.319    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.247ns (18.752%)  route 1.072ns (81.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.072     1.319    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/stage2_valid_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.247ns (18.752%)  route 1.072ns (81.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.072     1.319    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X2Y51          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/stage2_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/stage2_valid_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.247ns (18.673%)  route 1.078ns (81.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.078     1.325    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y50          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.878     2.043    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[20]/C





