Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May  5 18:07:34 2022
| Host         : Mongoose_Razer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_ultrasonic_control_sets_placed.rpt
| Design       : top_ultrasonic
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              62 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              41 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------+--------------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal         |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------+--------------------------+------------------+----------------+
|  clock/inst/clk_out1 | display_sys1/digit[3]_i_1_n_0 | measurement_sys1/sys_rst |                1 |              4 |
|  clock/inst/clk_out1 | measurement_sys1/p_0_out[11]  | measurement_sys1/sys_rst |                2 |              4 |
|  clock/inst/clk_out1 | measurement_sys1/p_0_out[7]   | measurement_sys1/sys_rst |                2 |              4 |
|  clock/inst/clk_out1 | measurement_sys1/p_0_out[15]  | measurement_sys1/sys_rst |                1 |              4 |
|  clock/inst/clk_out1 | measurement_sys1/p_0_out[3]   | measurement_sys1/sys_rst |                1 |              4 |
|  clock/inst/clk_out1 | display_sys1/sel_bit          | measurement_sys1/sys_rst |                2 |              5 |
|  clock/inst/clk_out1 | measurement_sys1/data         | measurement_sys1/sys_rst |                3 |             16 |
|  clock/inst/clk_out1 |                               | measurement_sys1/sys_rst |               19 |             62 |
+----------------------+-------------------------------+--------------------------+------------------+----------------+


