
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mv_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004028a8 <.init>:
  4028a8:	stp	x29, x30, [sp, #-16]!
  4028ac:	mov	x29, sp
  4028b0:	bl	403150 <__fxstatat@plt+0x60>
  4028b4:	ldp	x29, x30, [sp], #16
  4028b8:	ret

Disassembly of section .plt:

00000000004028c0 <mbrtowc@plt-0x20>:
  4028c0:	stp	x16, x30, [sp, #-16]!
  4028c4:	adrp	x16, 426000 <__fxstatat@plt+0x22f10>
  4028c8:	ldr	x17, [x16, #4088]
  4028cc:	add	x16, x16, #0xff8
  4028d0:	br	x17
  4028d4:	nop
  4028d8:	nop
  4028dc:	nop

00000000004028e0 <mbrtowc@plt>:
  4028e0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4028e4:	ldr	x17, [x16]
  4028e8:	add	x16, x16, #0x0
  4028ec:	br	x17

00000000004028f0 <memcpy@plt>:
  4028f0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4028f4:	ldr	x17, [x16, #8]
  4028f8:	add	x16, x16, #0x8
  4028fc:	br	x17

0000000000402900 <memmove@plt>:
  402900:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402904:	ldr	x17, [x16, #16]
  402908:	add	x16, x16, #0x10
  40290c:	br	x17

0000000000402910 <_exit@plt>:
  402910:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402914:	ldr	x17, [x16, #24]
  402918:	add	x16, x16, #0x18
  40291c:	br	x17

0000000000402920 <strlen@plt>:
  402920:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402924:	ldr	x17, [x16, #32]
  402928:	add	x16, x16, #0x20
  40292c:	br	x17

0000000000402930 <acl_set_fd@plt>:
  402930:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402934:	ldr	x17, [x16, #40]
  402938:	add	x16, x16, #0x28
  40293c:	br	x17

0000000000402940 <exit@plt>:
  402940:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402944:	ldr	x17, [x16, #48]
  402948:	add	x16, x16, #0x30
  40294c:	br	x17

0000000000402950 <error@plt>:
  402950:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402954:	ldr	x17, [x16, #56]
  402958:	add	x16, x16, #0x38
  40295c:	br	x17

0000000000402960 <fchdir@plt>:
  402960:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402964:	ldr	x17, [x16, #64]
  402968:	add	x16, x16, #0x40
  40296c:	br	x17

0000000000402970 <rpmatch@plt>:
  402970:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402974:	ldr	x17, [x16, #72]
  402978:	add	x16, x16, #0x48
  40297c:	br	x17

0000000000402980 <acl_entries@plt>:
  402980:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402984:	ldr	x17, [x16, #80]
  402988:	add	x16, x16, #0x50
  40298c:	br	x17

0000000000402990 <geteuid@plt>:
  402990:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402994:	ldr	x17, [x16, #88]
  402998:	add	x16, x16, #0x58
  40299c:	br	x17

00000000004029a0 <__xmknod@plt>:
  4029a0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4029a4:	ldr	x17, [x16, #96]
  4029a8:	add	x16, x16, #0x60
  4029ac:	br	x17

00000000004029b0 <linkat@plt>:
  4029b0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4029b4:	ldr	x17, [x16, #104]
  4029b8:	add	x16, x16, #0x68
  4029bc:	br	x17

00000000004029c0 <readlink@plt>:
  4029c0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4029c4:	ldr	x17, [x16, #112]
  4029c8:	add	x16, x16, #0x70
  4029cc:	br	x17

00000000004029d0 <getuid@plt>:
  4029d0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4029d4:	ldr	x17, [x16, #120]
  4029d8:	add	x16, x16, #0x78
  4029dc:	br	x17

00000000004029e0 <opendir@plt>:
  4029e0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4029e4:	ldr	x17, [x16, #128]
  4029e8:	add	x16, x16, #0x80
  4029ec:	br	x17

00000000004029f0 <__cxa_atexit@plt>:
  4029f0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4029f4:	ldr	x17, [x16, #136]
  4029f8:	add	x16, x16, #0x88
  4029fc:	br	x17

0000000000402a00 <unlinkat@plt>:
  402a00:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402a04:	ldr	x17, [x16, #144]
  402a08:	add	x16, x16, #0x90
  402a0c:	br	x17

0000000000402a10 <clock_gettime@plt>:
  402a10:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402a14:	ldr	x17, [x16, #152]
  402a18:	add	x16, x16, #0x98
  402a1c:	br	x17

0000000000402a20 <qsort@plt>:
  402a20:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402a24:	ldr	x17, [x16, #160]
  402a28:	add	x16, x16, #0xa0
  402a2c:	br	x17

0000000000402a30 <setvbuf@plt>:
  402a30:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402a34:	ldr	x17, [x16, #168]
  402a38:	add	x16, x16, #0xa8
  402a3c:	br	x17

0000000000402a40 <pathconf@plt>:
  402a40:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402a44:	ldr	x17, [x16, #176]
  402a48:	add	x16, x16, #0xb0
  402a4c:	br	x17

0000000000402a50 <euidaccess@plt>:
  402a50:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402a54:	ldr	x17, [x16, #184]
  402a58:	add	x16, x16, #0xb8
  402a5c:	br	x17

0000000000402a60 <lseek@plt>:
  402a60:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402a64:	ldr	x17, [x16, #192]
  402a68:	add	x16, x16, #0xc0
  402a6c:	br	x17

0000000000402a70 <mkfifo@plt>:
  402a70:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402a74:	ldr	x17, [x16, #200]
  402a78:	add	x16, x16, #0xc8
  402a7c:	br	x17

0000000000402a80 <__fpending@plt>:
  402a80:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402a84:	ldr	x17, [x16, #208]
  402a88:	add	x16, x16, #0xd0
  402a8c:	br	x17

0000000000402a90 <stpcpy@plt>:
  402a90:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402a94:	ldr	x17, [x16, #216]
  402a98:	add	x16, x16, #0xd8
  402a9c:	br	x17

0000000000402aa0 <fileno@plt>:
  402aa0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402aa4:	ldr	x17, [x16, #224]
  402aa8:	add	x16, x16, #0xe0
  402aac:	br	x17

0000000000402ab0 <acl_delete_def_file@plt>:
  402ab0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ab4:	ldr	x17, [x16, #232]
  402ab8:	add	x16, x16, #0xe8
  402abc:	br	x17

0000000000402ac0 <fclose@plt>:
  402ac0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ac4:	ldr	x17, [x16, #240]
  402ac8:	add	x16, x16, #0xf0
  402acc:	br	x17

0000000000402ad0 <getpid@plt>:
  402ad0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ad4:	ldr	x17, [x16, #248]
  402ad8:	add	x16, x16, #0xf8
  402adc:	br	x17

0000000000402ae0 <nl_langinfo@plt>:
  402ae0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ae4:	ldr	x17, [x16, #256]
  402ae8:	add	x16, x16, #0x100
  402aec:	br	x17

0000000000402af0 <fopen@plt>:
  402af0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402af4:	ldr	x17, [x16, #264]
  402af8:	add	x16, x16, #0x108
  402afc:	br	x17

0000000000402b00 <malloc@plt>:
  402b00:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402b04:	ldr	x17, [x16, #272]
  402b08:	add	x16, x16, #0x110
  402b0c:	br	x17

0000000000402b10 <futimesat@plt>:
  402b10:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402b14:	ldr	x17, [x16, #280]
  402b18:	add	x16, x16, #0x118
  402b1c:	br	x17

0000000000402b20 <chmod@plt>:
  402b20:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402b24:	ldr	x17, [x16, #288]
  402b28:	add	x16, x16, #0x120
  402b2c:	br	x17

0000000000402b30 <open@plt>:
  402b30:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402b34:	ldr	x17, [x16, #296]
  402b38:	add	x16, x16, #0x128
  402b3c:	br	x17

0000000000402b40 <__vasprintf_chk@plt>:
  402b40:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402b44:	ldr	x17, [x16, #304]
  402b48:	add	x16, x16, #0x130
  402b4c:	br	x17

0000000000402b50 <getppid@plt>:
  402b50:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402b54:	ldr	x17, [x16, #312]
  402b58:	add	x16, x16, #0x138
  402b5c:	br	x17

0000000000402b60 <futimens@plt>:
  402b60:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402b64:	ldr	x17, [x16, #320]
  402b68:	add	x16, x16, #0x140
  402b6c:	br	x17

0000000000402b70 <strncmp@plt>:
  402b70:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402b74:	ldr	x17, [x16, #328]
  402b78:	add	x16, x16, #0x148
  402b7c:	br	x17

0000000000402b80 <bindtextdomain@plt>:
  402b80:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402b84:	ldr	x17, [x16, #336]
  402b88:	add	x16, x16, #0x150
  402b8c:	br	x17

0000000000402b90 <__libc_start_main@plt>:
  402b90:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402b94:	ldr	x17, [x16, #344]
  402b98:	add	x16, x16, #0x158
  402b9c:	br	x17

0000000000402ba0 <__printf_chk@plt>:
  402ba0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ba4:	ldr	x17, [x16, #352]
  402ba8:	add	x16, x16, #0x160
  402bac:	br	x17

0000000000402bb0 <acl_get_tag_type@plt>:
  402bb0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402bb4:	ldr	x17, [x16, #360]
  402bb8:	add	x16, x16, #0x168
  402bbc:	br	x17

0000000000402bc0 <fstatfs@plt>:
  402bc0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402bc4:	ldr	x17, [x16, #368]
  402bc8:	add	x16, x16, #0x170
  402bcc:	br	x17

0000000000402bd0 <memset@plt>:
  402bd0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402bd4:	ldr	x17, [x16, #376]
  402bd8:	add	x16, x16, #0x178
  402bdc:	br	x17

0000000000402be0 <fdopen@plt>:
  402be0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402be4:	ldr	x17, [x16, #384]
  402be8:	add	x16, x16, #0x180
  402bec:	br	x17

0000000000402bf0 <gettimeofday@plt>:
  402bf0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402bf4:	ldr	x17, [x16, #392]
  402bf8:	add	x16, x16, #0x188
  402bfc:	br	x17

0000000000402c00 <fchmod@plt>:
  402c00:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402c04:	ldr	x17, [x16, #400]
  402c08:	add	x16, x16, #0x190
  402c0c:	br	x17

0000000000402c10 <calloc@plt>:
  402c10:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402c14:	ldr	x17, [x16, #408]
  402c18:	add	x16, x16, #0x198
  402c1c:	br	x17

0000000000402c20 <bcmp@plt>:
  402c20:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402c24:	ldr	x17, [x16, #416]
  402c28:	add	x16, x16, #0x1a0
  402c2c:	br	x17

0000000000402c30 <readdir@plt>:
  402c30:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402c34:	ldr	x17, [x16, #424]
  402c38:	add	x16, x16, #0x1a8
  402c3c:	br	x17

0000000000402c40 <realloc@plt>:
  402c40:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402c44:	ldr	x17, [x16, #432]
  402c48:	add	x16, x16, #0x1b0
  402c4c:	br	x17

0000000000402c50 <acl_set_file@plt>:
  402c50:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402c54:	ldr	x17, [x16, #440]
  402c58:	add	x16, x16, #0x1b8
  402c5c:	br	x17

0000000000402c60 <getpagesize@plt>:
  402c60:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402c64:	ldr	x17, [x16, #448]
  402c68:	add	x16, x16, #0x1c0
  402c6c:	br	x17

0000000000402c70 <acl_from_mode@plt>:
  402c70:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402c74:	ldr	x17, [x16, #456]
  402c78:	add	x16, x16, #0x1c8
  402c7c:	br	x17

0000000000402c80 <acl_get_fd@plt>:
  402c80:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402c84:	ldr	x17, [x16, #464]
  402c88:	add	x16, x16, #0x1d0
  402c8c:	br	x17

0000000000402c90 <closedir@plt>:
  402c90:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402c94:	ldr	x17, [x16, #472]
  402c98:	add	x16, x16, #0x1d8
  402c9c:	br	x17

0000000000402ca0 <close@plt>:
  402ca0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ca4:	ldr	x17, [x16, #480]
  402ca8:	add	x16, x16, #0x1e0
  402cac:	br	x17

0000000000402cb0 <strrchr@plt>:
  402cb0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402cb4:	ldr	x17, [x16, #488]
  402cb8:	add	x16, x16, #0x1e8
  402cbc:	br	x17

0000000000402cc0 <__gmon_start__@plt>:
  402cc0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402cc4:	ldr	x17, [x16, #496]
  402cc8:	add	x16, x16, #0x1f0
  402ccc:	br	x17

0000000000402cd0 <fdopendir@plt>:
  402cd0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402cd4:	ldr	x17, [x16, #504]
  402cd8:	add	x16, x16, #0x1f8
  402cdc:	br	x17

0000000000402ce0 <write@plt>:
  402ce0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ce4:	ldr	x17, [x16, #512]
  402ce8:	add	x16, x16, #0x200
  402cec:	br	x17

0000000000402cf0 <abort@plt>:
  402cf0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402cf4:	ldr	x17, [x16, #520]
  402cf8:	add	x16, x16, #0x208
  402cfc:	br	x17

0000000000402d00 <posix_fadvise@plt>:
  402d00:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402d04:	ldr	x17, [x16, #528]
  402d08:	add	x16, x16, #0x210
  402d0c:	br	x17

0000000000402d10 <mbsinit@plt>:
  402d10:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402d14:	ldr	x17, [x16, #536]
  402d18:	add	x16, x16, #0x218
  402d1c:	br	x17

0000000000402d20 <__overflow@plt>:
  402d20:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402d24:	ldr	x17, [x16, #544]
  402d28:	add	x16, x16, #0x220
  402d2c:	br	x17

0000000000402d30 <fpathconf@plt>:
  402d30:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402d34:	ldr	x17, [x16, #552]
  402d38:	add	x16, x16, #0x228
  402d3c:	br	x17

0000000000402d40 <fread_unlocked@plt>:
  402d40:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402d44:	ldr	x17, [x16, #560]
  402d48:	add	x16, x16, #0x230
  402d4c:	br	x17

0000000000402d50 <canonicalize_file_name@plt>:
  402d50:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402d54:	ldr	x17, [x16, #568]
  402d58:	add	x16, x16, #0x238
  402d5c:	br	x17

0000000000402d60 <memcmp@plt>:
  402d60:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402d64:	ldr	x17, [x16, #576]
  402d68:	add	x16, x16, #0x240
  402d6c:	br	x17

0000000000402d70 <textdomain@plt>:
  402d70:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402d74:	ldr	x17, [x16, #584]
  402d78:	add	x16, x16, #0x248
  402d7c:	br	x17

0000000000402d80 <getopt_long@plt>:
  402d80:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402d84:	ldr	x17, [x16, #592]
  402d88:	add	x16, x16, #0x250
  402d8c:	br	x17

0000000000402d90 <__fprintf_chk@plt>:
  402d90:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402d94:	ldr	x17, [x16, #600]
  402d98:	add	x16, x16, #0x258
  402d9c:	br	x17

0000000000402da0 <strcmp@plt>:
  402da0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402da4:	ldr	x17, [x16, #608]
  402da8:	add	x16, x16, #0x260
  402dac:	br	x17

0000000000402db0 <__ctype_b_loc@plt>:
  402db0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402db4:	ldr	x17, [x16, #616]
  402db8:	add	x16, x16, #0x268
  402dbc:	br	x17

0000000000402dc0 <rewinddir@plt>:
  402dc0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402dc4:	ldr	x17, [x16, #624]
  402dc8:	add	x16, x16, #0x270
  402dcc:	br	x17

0000000000402dd0 <rmdir@plt>:
  402dd0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402dd4:	ldr	x17, [x16, #632]
  402dd8:	add	x16, x16, #0x278
  402ddc:	br	x17

0000000000402de0 <lchown@plt>:
  402de0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402de4:	ldr	x17, [x16, #640]
  402de8:	add	x16, x16, #0x280
  402dec:	br	x17

0000000000402df0 <acl_get_file@plt>:
  402df0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402df4:	ldr	x17, [x16, #648]
  402df8:	add	x16, x16, #0x288
  402dfc:	br	x17

0000000000402e00 <fseeko@plt>:
  402e00:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402e04:	ldr	x17, [x16, #656]
  402e08:	add	x16, x16, #0x290
  402e0c:	br	x17

0000000000402e10 <free@plt>:
  402e10:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402e14:	ldr	x17, [x16, #664]
  402e18:	add	x16, x16, #0x298
  402e1c:	br	x17

0000000000402e20 <renameat2@plt>:
  402e20:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402e24:	ldr	x17, [x16, #672]
  402e28:	add	x16, x16, #0x2a0
  402e2c:	br	x17

0000000000402e30 <__ctype_get_mb_cur_max@plt>:
  402e30:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402e34:	ldr	x17, [x16, #680]
  402e38:	add	x16, x16, #0x2a8
  402e3c:	br	x17

0000000000402e40 <getgid@plt>:
  402e40:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402e44:	ldr	x17, [x16, #688]
  402e48:	add	x16, x16, #0x2b0
  402e4c:	br	x17

0000000000402e50 <attr_copy_fd@plt>:
  402e50:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402e54:	ldr	x17, [x16, #696]
  402e58:	add	x16, x16, #0x2b8
  402e5c:	br	x17

0000000000402e60 <renameat@plt>:
  402e60:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402e64:	ldr	x17, [x16, #704]
  402e68:	add	x16, x16, #0x2c0
  402e6c:	br	x17

0000000000402e70 <acl_get_entry@plt>:
  402e70:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402e74:	ldr	x17, [x16, #712]
  402e78:	add	x16, x16, #0x2c8
  402e7c:	br	x17

0000000000402e80 <strspn@plt>:
  402e80:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402e84:	ldr	x17, [x16, #720]
  402e88:	add	x16, x16, #0x2d0
  402e8c:	br	x17

0000000000402e90 <utimensat@plt>:
  402e90:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402e94:	ldr	x17, [x16, #728]
  402e98:	add	x16, x16, #0x2d8
  402e9c:	br	x17

0000000000402ea0 <rename@plt>:
  402ea0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ea4:	ldr	x17, [x16, #736]
  402ea8:	add	x16, x16, #0x2e0
  402eac:	br	x17

0000000000402eb0 <fwrite@plt>:
  402eb0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402eb4:	ldr	x17, [x16, #744]
  402eb8:	add	x16, x16, #0x2e8
  402ebc:	br	x17

0000000000402ec0 <fcntl@plt>:
  402ec0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ec4:	ldr	x17, [x16, #752]
  402ec8:	add	x16, x16, #0x2f0
  402ecc:	br	x17

0000000000402ed0 <attr_copy_file@plt>:
  402ed0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ed4:	ldr	x17, [x16, #760]
  402ed8:	add	x16, x16, #0x2f8
  402edc:	br	x17

0000000000402ee0 <fflush@plt>:
  402ee0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ee4:	ldr	x17, [x16, #768]
  402ee8:	add	x16, x16, #0x300
  402eec:	br	x17

0000000000402ef0 <attr_copy_check_permissions@plt>:
  402ef0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ef4:	ldr	x17, [x16, #776]
  402ef8:	add	x16, x16, #0x308
  402efc:	br	x17

0000000000402f00 <strcpy@plt>:
  402f00:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402f04:	ldr	x17, [x16, #784]
  402f08:	add	x16, x16, #0x310
  402f0c:	br	x17

0000000000402f10 <dirfd@plt>:
  402f10:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402f14:	ldr	x17, [x16, #792]
  402f18:	add	x16, x16, #0x318
  402f1c:	br	x17

0000000000402f20 <__explicit_bzero_chk@plt>:
  402f20:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402f24:	ldr	x17, [x16, #800]
  402f28:	add	x16, x16, #0x320
  402f2c:	br	x17

0000000000402f30 <__lxstat@plt>:
  402f30:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402f34:	ldr	x17, [x16, #808]
  402f38:	add	x16, x16, #0x328
  402f3c:	br	x17

0000000000402f40 <read@plt>:
  402f40:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402f44:	ldr	x17, [x16, #816]
  402f48:	add	x16, x16, #0x330
  402f4c:	br	x17

0000000000402f50 <isatty@plt>:
  402f50:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402f54:	ldr	x17, [x16, #824]
  402f58:	add	x16, x16, #0x338
  402f5c:	br	x17

0000000000402f60 <__mempcpy_chk@plt>:
  402f60:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402f64:	ldr	x17, [x16, #832]
  402f68:	add	x16, x16, #0x340
  402f6c:	br	x17

0000000000402f70 <utimes@plt>:
  402f70:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402f74:	ldr	x17, [x16, #840]
  402f78:	add	x16, x16, #0x348
  402f7c:	br	x17

0000000000402f80 <__fxstat@plt>:
  402f80:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402f84:	ldr	x17, [x16, #848]
  402f88:	add	x16, x16, #0x350
  402f8c:	br	x17

0000000000402f90 <dcgettext@plt>:
  402f90:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402f94:	ldr	x17, [x16, #856]
  402f98:	add	x16, x16, #0x358
  402f9c:	br	x17

0000000000402fa0 <fputs_unlocked@plt>:
  402fa0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402fa4:	ldr	x17, [x16, #864]
  402fa8:	add	x16, x16, #0x360
  402fac:	br	x17

0000000000402fb0 <__freading@plt>:
  402fb0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402fb4:	ldr	x17, [x16, #872]
  402fb8:	add	x16, x16, #0x368
  402fbc:	br	x17

0000000000402fc0 <ftruncate@plt>:
  402fc0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402fc4:	ldr	x17, [x16, #880]
  402fc8:	add	x16, x16, #0x370
  402fcc:	br	x17

0000000000402fd0 <symlinkat@plt>:
  402fd0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402fd4:	ldr	x17, [x16, #888]
  402fd8:	add	x16, x16, #0x378
  402fdc:	br	x17

0000000000402fe0 <fallocate@plt>:
  402fe0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402fe4:	ldr	x17, [x16, #896]
  402fe8:	add	x16, x16, #0x380
  402fec:	br	x17

0000000000402ff0 <iswprint@plt>:
  402ff0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  402ff4:	ldr	x17, [x16, #904]
  402ff8:	add	x16, x16, #0x388
  402ffc:	br	x17

0000000000403000 <umask@plt>:
  403000:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  403004:	ldr	x17, [x16, #912]
  403008:	add	x16, x16, #0x390
  40300c:	br	x17

0000000000403010 <faccessat@plt>:
  403010:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  403014:	ldr	x17, [x16, #920]
  403018:	add	x16, x16, #0x398
  40301c:	br	x17

0000000000403020 <openat@plt>:
  403020:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  403024:	ldr	x17, [x16, #928]
  403028:	add	x16, x16, #0x3a0
  40302c:	br	x17

0000000000403030 <__assert_fail@plt>:
  403030:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  403034:	ldr	x17, [x16, #936]
  403038:	add	x16, x16, #0x3a8
  40303c:	br	x17

0000000000403040 <__errno_location@plt>:
  403040:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  403044:	ldr	x17, [x16, #944]
  403048:	add	x16, x16, #0x3b0
  40304c:	br	x17

0000000000403050 <getenv@plt>:
  403050:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  403054:	ldr	x17, [x16, #952]
  403058:	add	x16, x16, #0x3b8
  40305c:	br	x17

0000000000403060 <__xstat@plt>:
  403060:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  403064:	ldr	x17, [x16, #960]
  403068:	add	x16, x16, #0x3c0
  40306c:	br	x17

0000000000403070 <__getdelim@plt>:
  403070:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  403074:	ldr	x17, [x16, #968]
  403078:	add	x16, x16, #0x3c8
  40307c:	br	x17

0000000000403080 <unlink@plt>:
  403080:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  403084:	ldr	x17, [x16, #976]
  403088:	add	x16, x16, #0x3d0
  40308c:	br	x17

0000000000403090 <fchown@plt>:
  403090:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  403094:	ldr	x17, [x16, #984]
  403098:	add	x16, x16, #0x3d8
  40309c:	br	x17

00000000004030a0 <mkdir@plt>:
  4030a0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4030a4:	ldr	x17, [x16, #992]
  4030a8:	add	x16, x16, #0x3e0
  4030ac:	br	x17

00000000004030b0 <error_at_line@plt>:
  4030b0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4030b4:	ldr	x17, [x16, #1000]
  4030b8:	add	x16, x16, #0x3e8
  4030bc:	br	x17

00000000004030c0 <ioctl@plt>:
  4030c0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4030c4:	ldr	x17, [x16, #1008]
  4030c8:	add	x16, x16, #0x3f0
  4030cc:	br	x17

00000000004030d0 <setlocale@plt>:
  4030d0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4030d4:	ldr	x17, [x16, #1016]
  4030d8:	add	x16, x16, #0x3f8
  4030dc:	br	x17

00000000004030e0 <acl_free@plt>:
  4030e0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4030e4:	ldr	x17, [x16, #1024]
  4030e8:	add	x16, x16, #0x400
  4030ec:	br	x17

00000000004030f0 <__fxstatat@plt>:
  4030f0:	adrp	x16, 427000 <__fxstatat@plt+0x23f10>
  4030f4:	ldr	x17, [x16, #1032]
  4030f8:	add	x16, x16, #0x408
  4030fc:	br	x17

Disassembly of section .text:

0000000000403100 <.text>:
  403100:	mov	x29, #0x0                   	// #0
  403104:	mov	x30, #0x0                   	// #0
  403108:	mov	x5, x0
  40310c:	ldr	x1, [sp]
  403110:	add	x2, sp, #0x8
  403114:	mov	x6, sp
  403118:	movz	x0, #0x0, lsl #48
  40311c:	movk	x0, #0x0, lsl #32
  403120:	movk	x0, #0x40, lsl #16
  403124:	movk	x0, #0x34d4
  403128:	movz	x3, #0x0, lsl #48
  40312c:	movk	x3, #0x0, lsl #32
  403130:	movk	x3, #0x41, lsl #16
  403134:	movk	x3, #0x3f60
  403138:	movz	x4, #0x0, lsl #48
  40313c:	movk	x4, #0x0, lsl #32
  403140:	movk	x4, #0x41, lsl #16
  403144:	movk	x4, #0x3fe0
  403148:	bl	402b90 <__libc_start_main@plt>
  40314c:	bl	402cf0 <abort@plt>
  403150:	adrp	x0, 426000 <__fxstatat@plt+0x22f10>
  403154:	ldr	x0, [x0, #4064]
  403158:	cbz	x0, 403160 <__fxstatat@plt+0x70>
  40315c:	b	402cc0 <__gmon_start__@plt>
  403160:	ret
  403164:	nop
  403168:	adrp	x0, 427000 <__fxstatat@plt+0x23f10>
  40316c:	add	x0, x0, #0x498
  403170:	adrp	x1, 427000 <__fxstatat@plt+0x23f10>
  403174:	add	x1, x1, #0x498
  403178:	cmp	x1, x0
  40317c:	b.eq	403194 <__fxstatat@plt+0xa4>  // b.none
  403180:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403184:	ldr	x1, [x1, #24]
  403188:	cbz	x1, 403194 <__fxstatat@plt+0xa4>
  40318c:	mov	x16, x1
  403190:	br	x16
  403194:	ret
  403198:	adrp	x0, 427000 <__fxstatat@plt+0x23f10>
  40319c:	add	x0, x0, #0x498
  4031a0:	adrp	x1, 427000 <__fxstatat@plt+0x23f10>
  4031a4:	add	x1, x1, #0x498
  4031a8:	sub	x1, x1, x0
  4031ac:	lsr	x2, x1, #63
  4031b0:	add	x1, x2, x1, asr #3
  4031b4:	cmp	xzr, x1, asr #1
  4031b8:	asr	x1, x1, #1
  4031bc:	b.eq	4031d4 <__fxstatat@plt+0xe4>  // b.none
  4031c0:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  4031c4:	ldr	x2, [x2, #32]
  4031c8:	cbz	x2, 4031d4 <__fxstatat@plt+0xe4>
  4031cc:	mov	x16, x2
  4031d0:	br	x16
  4031d4:	ret
  4031d8:	stp	x29, x30, [sp, #-32]!
  4031dc:	mov	x29, sp
  4031e0:	str	x19, [sp, #16]
  4031e4:	adrp	x19, 427000 <__fxstatat@plt+0x23f10>
  4031e8:	ldrb	w0, [x19, #1232]
  4031ec:	cbnz	w0, 4031fc <__fxstatat@plt+0x10c>
  4031f0:	bl	403168 <__fxstatat@plt+0x78>
  4031f4:	mov	w0, #0x1                   	// #1
  4031f8:	strb	w0, [x19, #1232]
  4031fc:	ldr	x19, [sp, #16]
  403200:	ldp	x29, x30, [sp], #32
  403204:	ret
  403208:	b	403198 <__fxstatat@plt+0xa8>
  40320c:	sub	sp, sp, #0xa0
  403210:	stp	x20, x19, [sp, #144]
  403214:	mov	w19, w0
  403218:	stp	x29, x30, [sp, #112]
  40321c:	stp	x22, x21, [sp, #128]
  403220:	add	x29, sp, #0x70
  403224:	cbnz	w0, 403498 <__fxstatat@plt+0x3a8>
  403228:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40322c:	add	x1, x1, #0x39f
  403230:	mov	w2, #0x5                   	// #5
  403234:	mov	x0, xzr
  403238:	bl	402f90 <dcgettext@plt>
  40323c:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  403240:	ldr	x2, [x8, #2360]
  403244:	mov	x1, x0
  403248:	mov	w0, #0x1                   	// #1
  40324c:	mov	x3, x2
  403250:	mov	x4, x2
  403254:	bl	402ba0 <__printf_chk@plt>
  403258:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40325c:	add	x1, x1, #0x41e
  403260:	mov	w2, #0x5                   	// #5
  403264:	mov	x0, xzr
  403268:	bl	402f90 <dcgettext@plt>
  40326c:	adrp	x22, 427000 <__fxstatat@plt+0x23f10>
  403270:	ldr	x1, [x22, #1208]
  403274:	bl	402fa0 <fputs_unlocked@plt>
  403278:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40327c:	add	x1, x1, #0xada
  403280:	mov	w2, #0x5                   	// #5
  403284:	mov	x0, xzr
  403288:	bl	402f90 <dcgettext@plt>
  40328c:	ldr	x1, [x22, #1208]
  403290:	bl	402fa0 <fputs_unlocked@plt>
  403294:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403298:	add	x1, x1, #0x456
  40329c:	mov	w2, #0x5                   	// #5
  4032a0:	mov	x0, xzr
  4032a4:	bl	402f90 <dcgettext@plt>
  4032a8:	ldr	x1, [x22, #1208]
  4032ac:	bl	402fa0 <fputs_unlocked@plt>
  4032b0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4032b4:	add	x1, x1, #0x5f8
  4032b8:	mov	w2, #0x5                   	// #5
  4032bc:	mov	x0, xzr
  4032c0:	bl	402f90 <dcgettext@plt>
  4032c4:	ldr	x1, [x22, #1208]
  4032c8:	bl	402fa0 <fputs_unlocked@plt>
  4032cc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4032d0:	add	x1, x1, #0x6b0
  4032d4:	mov	w2, #0x5                   	// #5
  4032d8:	mov	x0, xzr
  4032dc:	bl	402f90 <dcgettext@plt>
  4032e0:	ldr	x1, [x22, #1208]
  4032e4:	bl	402fa0 <fputs_unlocked@plt>
  4032e8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4032ec:	add	x1, x1, #0x8bf
  4032f0:	mov	w2, #0x5                   	// #5
  4032f4:	mov	x0, xzr
  4032f8:	bl	402f90 <dcgettext@plt>
  4032fc:	ldr	x1, [x22, #1208]
  403300:	bl	402fa0 <fputs_unlocked@plt>
  403304:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403308:	add	x1, x1, #0x8ec
  40330c:	mov	w2, #0x5                   	// #5
  403310:	mov	x0, xzr
  403314:	bl	402f90 <dcgettext@plt>
  403318:	ldr	x1, [x22, #1208]
  40331c:	bl	402fa0 <fputs_unlocked@plt>
  403320:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403324:	add	x1, x1, #0xb25
  403328:	mov	w2, #0x5                   	// #5
  40332c:	mov	x0, xzr
  403330:	bl	402f90 <dcgettext@plt>
  403334:	ldr	x1, [x22, #1208]
  403338:	bl	402fa0 <fputs_unlocked@plt>
  40333c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403340:	add	x1, x1, #0xc02
  403344:	mov	w2, #0x5                   	// #5
  403348:	mov	x0, xzr
  40334c:	bl	402f90 <dcgettext@plt>
  403350:	ldr	x1, [x22, #1208]
  403354:	bl	402fa0 <fputs_unlocked@plt>
  403358:	adrp	x8, 414000 <__fxstatat@plt+0x10f10>
  40335c:	add	x8, x8, #0x308
  403360:	ldp	q0, q1, [x8, #48]
  403364:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403368:	adrp	x20, 414000 <__fxstatat@plt+0x10f10>
  40336c:	add	x1, x1, #0xce0
  403370:	str	q0, [sp, #48]
  403374:	ldp	q2, q0, [x8, #80]
  403378:	mov	x21, sp
  40337c:	add	x20, x20, #0x922
  403380:	stp	q1, q2, [sp, #64]
  403384:	ldr	q1, [x8]
  403388:	str	q0, [sp, #96]
  40338c:	ldp	q0, q3, [x8, #16]
  403390:	stp	q1, q0, [sp]
  403394:	str	q3, [sp, #32]
  403398:	mov	x0, x20
  40339c:	bl	402da0 <strcmp@plt>
  4033a0:	cbz	w0, 4033ac <__fxstatat@plt+0x2bc>
  4033a4:	ldr	x1, [x21, #16]!
  4033a8:	cbnz	x1, 403398 <__fxstatat@plt+0x2a8>
  4033ac:	ldr	x8, [x21, #8]
  4033b0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4033b4:	add	x1, x1, #0xd3f
  4033b8:	mov	w2, #0x5                   	// #5
  4033bc:	cmp	x8, #0x0
  4033c0:	mov	x0, xzr
  4033c4:	csel	x21, x20, x8, eq  // eq = none
  4033c8:	bl	402f90 <dcgettext@plt>
  4033cc:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  4033d0:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  4033d4:	mov	x1, x0
  4033d8:	add	x2, x2, #0x99b
  4033dc:	add	x3, x3, #0xd56
  4033e0:	mov	w0, #0x1                   	// #1
  4033e4:	bl	402ba0 <__printf_chk@plt>
  4033e8:	mov	w0, #0x5                   	// #5
  4033ec:	mov	x1, xzr
  4033f0:	bl	4030d0 <setlocale@plt>
  4033f4:	cbz	x0, 403428 <__fxstatat@plt+0x338>
  4033f8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4033fc:	add	x1, x1, #0xd7e
  403400:	mov	w2, #0x3                   	// #3
  403404:	bl	402b70 <strncmp@plt>
  403408:	cbz	w0, 403428 <__fxstatat@plt+0x338>
  40340c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403410:	add	x1, x1, #0xd82
  403414:	mov	w2, #0x5                   	// #5
  403418:	mov	x0, xzr
  40341c:	bl	402f90 <dcgettext@plt>
  403420:	ldr	x1, [x22, #1208]
  403424:	bl	402fa0 <fputs_unlocked@plt>
  403428:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40342c:	add	x1, x1, #0xdc9
  403430:	mov	w2, #0x5                   	// #5
  403434:	mov	x0, xzr
  403438:	bl	402f90 <dcgettext@plt>
  40343c:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  403440:	mov	x1, x0
  403444:	add	x2, x2, #0xd56
  403448:	mov	w0, #0x1                   	// #1
  40344c:	mov	x3, x20
  403450:	bl	402ba0 <__printf_chk@plt>
  403454:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403458:	add	x1, x1, #0xde4
  40345c:	mov	w2, #0x5                   	// #5
  403460:	mov	x0, xzr
  403464:	bl	402f90 <dcgettext@plt>
  403468:	adrp	x8, 416000 <__fxstatat@plt+0x12f10>
  40346c:	adrp	x9, 414000 <__fxstatat@plt+0x10f10>
  403470:	add	x8, x8, #0xdc
  403474:	add	x9, x9, #0xcfc
  403478:	cmp	x21, x20
  40347c:	mov	x1, x0
  403480:	csel	x3, x9, x8, eq  // eq = none
  403484:	mov	w0, #0x1                   	// #1
  403488:	mov	x2, x21
  40348c:	bl	402ba0 <__printf_chk@plt>
  403490:	mov	w0, w19
  403494:	bl	402940 <exit@plt>
  403498:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40349c:	ldr	x20, [x8, #1184]
  4034a0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4034a4:	add	x1, x1, #0x378
  4034a8:	mov	w2, #0x5                   	// #5
  4034ac:	mov	x0, xzr
  4034b0:	bl	402f90 <dcgettext@plt>
  4034b4:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  4034b8:	ldr	x3, [x8, #2360]
  4034bc:	mov	x2, x0
  4034c0:	mov	w1, #0x1                   	// #1
  4034c4:	mov	x0, x20
  4034c8:	bl	402d90 <__fprintf_chk@plt>
  4034cc:	mov	w0, w19
  4034d0:	bl	402940 <exit@plt>
  4034d4:	sub	sp, sp, #0x150
  4034d8:	stp	x29, x30, [sp, #240]
  4034dc:	stp	x28, x27, [sp, #256]
  4034e0:	stp	x26, x25, [sp, #272]
  4034e4:	stp	x24, x23, [sp, #288]
  4034e8:	stp	x22, x21, [sp, #304]
  4034ec:	stp	x20, x19, [sp, #320]
  4034f0:	ldr	x8, [x1]
  4034f4:	mov	w23, w0
  4034f8:	add	x29, sp, #0xf0
  4034fc:	mov	x22, x1
  403500:	mov	x0, x8
  403504:	bl	40bc50 <__fxstatat@plt+0x8b60>
  403508:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40350c:	add	x1, x1, #0xdc
  403510:	mov	w0, #0x6                   	// #6
  403514:	bl	4030d0 <setlocale@plt>
  403518:	adrp	x19, 414000 <__fxstatat@plt+0x10f10>
  40351c:	add	x19, x19, #0x99f
  403520:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403524:	add	x1, x1, #0x925
  403528:	mov	x0, x19
  40352c:	bl	402b80 <bindtextdomain@plt>
  403530:	mov	x0, x19
  403534:	bl	402d70 <textdomain@plt>
  403538:	adrp	x0, 409000 <__fxstatat@plt+0x5f10>
  40353c:	add	x0, x0, #0xff0
  403540:	bl	413fe8 <__fxstatat@plt+0x10ef8>
  403544:	add	x0, sp, #0x18
  403548:	bl	408230 <__fxstatat@plt+0x5140>
  40354c:	adrp	x8, 414000 <__fxstatat@plt+0x10f10>
  403550:	adrp	x9, 414000 <__fxstatat@plt+0x10f10>
  403554:	ldr	q0, [x8, #48]
  403558:	ldr	q1, [x9, #64]
  40355c:	mov	w28, #0x1                   	// #1
  403560:	mov	w0, wzr
  403564:	str	wzr, [sp, #44]
  403568:	strb	wzr, [sp, #68]
  40356c:	str	w28, [sp, #80]
  403570:	strh	w28, [sp, #48]
  403574:	stur	q0, [sp, #52]
  403578:	stur	q1, [sp, #28]
  40357c:	bl	402f50 <isatty@plt>
  403580:	cmp	w0, #0x0
  403584:	adrp	x24, 414000 <__fxstatat@plt+0x10f10>
  403588:	adrp	x25, 414000 <__fxstatat@plt+0x10f10>
  40358c:	adrp	x20, 414000 <__fxstatat@plt+0x10f10>
  403590:	mov	x21, xzr
  403594:	mov	w8, wzr
  403598:	add	x24, x24, #0x937
  40359c:	add	x25, x25, #0x148
  4035a0:	adrp	x26, 427000 <__fxstatat@plt+0x23f10>
  4035a4:	add	x20, x20, #0x50
  4035a8:	adrp	x19, 427000 <__fxstatat@plt+0x23f10>
  4035ac:	cset	w9, ne  // ne = any
  4035b0:	str	wzr, [sp, #20]
  4035b4:	stp	xzr, xzr, [sp]
  4035b8:	strb	wzr, [sp, #72]
  4035bc:	sturh	wzr, [sp, #69]
  4035c0:	stp	xzr, xzr, [sp, #88]
  4035c4:	strb	w9, [sp, #71]
  4035c8:	mov	w0, w23
  4035cc:	mov	x1, x22
  4035d0:	mov	x2, x24
  4035d4:	mov	x3, x25
  4035d8:	mov	x4, xzr
  4035dc:	mov	w27, w8
  4035e0:	bl	402d80 <getopt_long@plt>
  4035e4:	add	w8, w0, #0x3
  4035e8:	cmp	w8, #0x79
  4035ec:	b.hi	403610 <__fxstatat@plt+0x520>  // b.pmore
  4035f0:	adr	x9, 4035c8 <__fxstatat@plt+0x4d8>
  4035f4:	ldrh	w10, [x20, x8, lsl #1]
  4035f8:	add	x9, x9, x10, lsl #2
  4035fc:	mov	w8, #0x1                   	// #1
  403600:	br	x9
  403604:	ldr	x8, [x19, #1192]
  403608:	str	x8, [sp]
  40360c:	b	40364c <__fxstatat@plt+0x55c>
  403610:	cmp	w0, #0x100
  403614:	b.ne	403af8 <__fxstatat@plt+0xa08>  // b.any
  403618:	strb	w28, [x26, #1240]
  40361c:	mov	w8, w27
  403620:	b	4035c8 <__fxstatat@plt+0x4d8>
  403624:	mov	w8, #0x2                   	// #2
  403628:	b	40366c <__fxstatat@plt+0x57c>
  40362c:	strb	w28, [sp, #69]
  403630:	mov	w8, w27
  403634:	b	4035c8 <__fxstatat@plt+0x4d8>
  403638:	ldr	x8, [x19, #1192]
  40363c:	ldr	x9, [sp, #8]
  403640:	cmp	x8, #0x0
  403644:	csel	x9, x9, x8, eq  // eq = none
  403648:	str	x9, [sp, #8]
  40364c:	mov	w8, #0x1                   	// #1
  403650:	str	w8, [sp, #20]
  403654:	mov	w8, w27
  403658:	b	4035c8 <__fxstatat@plt+0x4d8>
  40365c:	str	w28, [sp, #32]
  403660:	mov	w8, w27
  403664:	b	4035c8 <__fxstatat@plt+0x4d8>
  403668:	mov	w8, #0x3                   	// #3
  40366c:	str	w8, [sp, #32]
  403670:	mov	w8, w27
  403674:	b	4035c8 <__fxstatat@plt+0x4d8>
  403678:	cbnz	x21, 4039a4 <__fxstatat@plt+0x8b4>
  40367c:	ldr	x1, [x19, #1192]
  403680:	add	x2, sp, #0x68
  403684:	mov	w0, wzr
  403688:	bl	403060 <__xstat@plt>
  40368c:	cbnz	w0, 4039b0 <__fxstatat@plt+0x8c0>
  403690:	ldr	w8, [sp, #120]
  403694:	and	w8, w8, #0xf000
  403698:	cmp	w8, #0x4, lsl #12
  40369c:	b.ne	4039f0 <__fxstatat@plt+0x900>  // b.any
  4036a0:	ldr	x21, [x19, #1192]
  4036a4:	mov	w8, w27
  4036a8:	b	4035c8 <__fxstatat@plt+0x4d8>
  4036ac:	strb	w28, [sp, #70]
  4036b0:	mov	w8, w27
  4036b4:	b	4035c8 <__fxstatat@plt+0x4d8>
  4036b8:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  4036bc:	ldrsw	x8, [x8, #1200]
  4036c0:	sxtw	x9, w23
  4036c4:	cmp	x21, #0x0
  4036c8:	sub	x24, x9, x8
  4036cc:	cset	w9, eq  // eq = none
  4036d0:	cmp	w24, w9
  4036d4:	add	x23, x22, x8, lsl #3
  4036d8:	b.le	403a28 <__fxstatat@plt+0x938>
  4036dc:	tbz	w27, #0, 403724 <__fxstatat@plt+0x634>
  4036e0:	cbnz	x21, 403a5c <__fxstatat@plt+0x96c>
  4036e4:	cmp	w24, #0x3
  4036e8:	b.ge	403a80 <__fxstatat@plt+0x990>  // b.tcont
  4036ec:	mov	x21, xzr
  4036f0:	ldr	w8, [sp, #32]
  4036f4:	cmp	w8, #0x2
  4036f8:	b.eq	403734 <__fxstatat@plt+0x644>  // b.none
  4036fc:	ldr	w8, [sp, #20]
  403700:	tbz	w8, #0, 403750 <__fxstatat@plt+0x660>
  403704:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403708:	add	x1, x1, #0xace
  40370c:	mov	w2, #0x5                   	// #5
  403710:	mov	x0, xzr
  403714:	bl	402f90 <dcgettext@plt>
  403718:	ldr	x1, [sp, #8]
  40371c:	bl	409ef0 <__fxstatat@plt+0x6e00>
  403720:	b	403754 <__fxstatat@plt+0x664>
  403724:	cbz	x21, 403848 <__fxstatat@plt+0x758>
  403728:	ldr	w8, [sp, #32]
  40372c:	cmp	w8, #0x2
  403730:	b.ne	4036fc <__fxstatat@plt+0x60c>  // b.any
  403734:	ldr	w8, [sp, #20]
  403738:	mov	w0, wzr
  40373c:	strb	wzr, [sp, #69]
  403740:	tbz	w8, #0, 403754 <__fxstatat@plt+0x664>
  403744:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403748:	add	x1, x1, #0xa95
  40374c:	b	403a38 <__fxstatat@plt+0x948>
  403750:	mov	w0, wzr
  403754:	str	w0, [sp, #24]
  403758:	ldr	x0, [sp]
  40375c:	bl	409854 <__fxstatat@plt+0x6764>
  403760:	bl	408fa4 <__fxstatat@plt+0x5eb4>
  403764:	cbz	x21, 40377c <__fxstatat@plt+0x68c>
  403768:	cmp	w24, #0x2
  40376c:	b.lt	4037b0 <__fxstatat@plt+0x6c0>  // b.tstop
  403770:	add	x0, sp, #0x18
  403774:	bl	404c4c <__fxstatat@plt+0x1b5c>
  403778:	b	4037b8 <__fxstatat@plt+0x6c8>
  40377c:	mov	w8, #0x1                   	// #1
  403780:	ldrb	w9, [x26, #1240]
  403784:	strb	w8, [sp, #73]
  403788:	ldp	x19, x20, [x23]
  40378c:	cmp	w9, #0x1
  403790:	b.ne	40379c <__fxstatat@plt+0x6ac>  // b.any
  403794:	mov	x0, x19
  403798:	bl	40a388 <__fxstatat@plt+0x7298>
  40379c:	add	x2, sp, #0x18
  4037a0:	mov	x0, x19
  4037a4:	mov	x1, x20
  4037a8:	bl	403b78 <__fxstatat@plt+0xa88>
  4037ac:	b	403888 <__fxstatat@plt+0x798>
  4037b0:	cmp	w24, #0x1
  4037b4:	b.ne	403884 <__fxstatat@plt+0x794>  // b.any
  4037b8:	mov	w22, w24
  4037bc:	mov	w24, #0x1                   	// #1
  4037c0:	b	403814 <__fxstatat@plt+0x724>
  4037c4:	mov	x0, x19
  4037c8:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  4037cc:	mov	x1, x0
  4037d0:	mov	x0, x21
  4037d4:	mov	x2, xzr
  4037d8:	bl	40a76c <__fxstatat@plt+0x767c>
  4037dc:	mov	x20, x0
  4037e0:	bl	40a388 <__fxstatat@plt+0x7298>
  4037e4:	add	x2, sp, #0x18
  4037e8:	mov	x0, x19
  4037ec:	mov	x1, x20
  4037f0:	bl	403b78 <__fxstatat@plt+0xa88>
  4037f4:	mov	w19, w0
  4037f8:	mov	x0, x20
  4037fc:	bl	402e10 <free@plt>
  403800:	and	w8, w19, w24
  403804:	subs	x22, x22, #0x1
  403808:	and	w24, w8, #0x1
  40380c:	add	x23, x23, #0x8
  403810:	b.eq	40383c <__fxstatat@plt+0x74c>  // b.none
  403814:	cmp	x22, #0x1
  403818:	cset	w8, eq  // eq = none
  40381c:	ldrb	w9, [x26, #1240]
  403820:	strb	w8, [sp, #73]
  403824:	ldr	x19, [x23]
  403828:	cmp	w9, #0x1
  40382c:	b.ne	4037c4 <__fxstatat@plt+0x6d4>  // b.any
  403830:	mov	x0, x19
  403834:	bl	40a388 <__fxstatat@plt+0x7298>
  403838:	b	4037c4 <__fxstatat@plt+0x6d4>
  40383c:	cmp	w24, #0x0
  403840:	cset	w0, ne  // ne = any
  403844:	b	403888 <__fxstatat@plt+0x798>
  403848:	cmp	w24, #0x1
  40384c:	b.le	403b00 <__fxstatat@plt+0xa10>
  403850:	cmp	w24, #0x2
  403854:	b.ne	4038b0 <__fxstatat@plt+0x7c0>  // b.any
  403858:	ldp	x1, x3, [x23]
  40385c:	mov	w0, #0xffffff9c            	// #-100
  403860:	mov	w2, #0xffffff9c            	// #-100
  403864:	mov	w4, #0x1                   	// #1
  403868:	bl	40d844 <__fxstatat@plt+0xa754>
  40386c:	cbz	w0, 4038bc <__fxstatat@plt+0x7cc>
  403870:	bl	403040 <__errno_location@plt>
  403874:	ldr	w8, [x0]
  403878:	str	w8, [sp, #76]
  40387c:	cbnz	w8, 4038c8 <__fxstatat@plt+0x7d8>
  403880:	b	403934 <__fxstatat@plt+0x844>
  403884:	mov	w0, #0x1                   	// #1
  403888:	ldp	x20, x19, [sp, #320]
  40388c:	ldp	x22, x21, [sp, #304]
  403890:	ldp	x24, x23, [sp, #288]
  403894:	ldp	x26, x25, [sp, #272]
  403898:	ldp	x28, x27, [sp, #256]
  40389c:	ldp	x29, x30, [sp, #240]
  4038a0:	mvn	w8, w0
  4038a4:	and	w0, w8, #0x1
  4038a8:	add	sp, sp, #0x150
  4038ac:	ret
  4038b0:	ldr	w8, [sp, #76]
  4038b4:	cbnz	w8, 4038c8 <__fxstatat@plt+0x7d8>
  4038b8:	b	403934 <__fxstatat@plt+0x844>
  4038bc:	mov	w8, wzr
  4038c0:	str	w8, [sp, #76]
  4038c4:	cbz	w8, 403934 <__fxstatat@plt+0x844>
  4038c8:	sub	x19, x24, #0x1
  4038cc:	ldr	x21, [x23, x19, lsl #3]
  4038d0:	add	x2, sp, #0x68
  4038d4:	mov	w0, wzr
  4038d8:	mov	x1, x21
  4038dc:	bl	403060 <__xstat@plt>
  4038e0:	cbz	w0, 4038fc <__fxstatat@plt+0x80c>
  4038e4:	bl	403040 <__errno_location@plt>
  4038e8:	ldr	w22, [x0]
  4038ec:	tst	w22, #0xfffffffd
  4038f0:	b.ne	403b40 <__fxstatat@plt+0xa50>  // b.any
  4038f4:	cbz	w22, 403904 <__fxstatat@plt+0x814>
  4038f8:	b	403934 <__fxstatat@plt+0x844>
  4038fc:	mov	w22, wzr
  403900:	cbnz	w22, 403934 <__fxstatat@plt+0x844>
  403904:	ldr	w8, [sp, #120]
  403908:	and	w8, w8, #0xf000
  40390c:	cmp	w8, #0x4, lsl #12
  403910:	b.ne	403934 <__fxstatat@plt+0x844>  // b.any
  403914:	mov	w8, #0xffffffff            	// #-1
  403918:	str	w8, [sp, #76]
  40391c:	ldr	x21, [x23, x19, lsl #3]
  403920:	mov	w24, w19
  403924:	ldr	w8, [sp, #32]
  403928:	cmp	w8, #0x2
  40392c:	b.ne	4036fc <__fxstatat@plt+0x60c>  // b.any
  403930:	b	403734 <__fxstatat@plt+0x644>
  403934:	cmp	w24, #0x3
  403938:	b.ge	403b20 <__fxstatat@plt+0xa30>  // b.tcont
  40393c:	mov	x21, xzr
  403940:	mov	w24, #0x2                   	// #2
  403944:	ldr	w8, [sp, #32]
  403948:	cmp	w8, #0x2
  40394c:	b.eq	403734 <__fxstatat@plt+0x644>  // b.none
  403950:	b	4036fc <__fxstatat@plt+0x60c>
  403954:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  403958:	adrp	x9, 427000 <__fxstatat@plt+0x23f10>
  40395c:	ldr	x0, [x8, #1208]
  403960:	ldr	x3, [x9, #1064]
  403964:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403968:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40396c:	adrp	x4, 414000 <__fxstatat@plt+0x10f10>
  403970:	adrp	x5, 414000 <__fxstatat@plt+0x10f10>
  403974:	adrp	x6, 414000 <__fxstatat@plt+0x10f10>
  403978:	add	x1, x1, #0x922
  40397c:	add	x2, x2, #0x99b
  403980:	add	x4, x4, #0x9a9
  403984:	add	x5, x5, #0x9b5
  403988:	add	x6, x6, #0x9c5
  40398c:	mov	x7, xzr
  403990:	bl	40f770 <__fxstatat@plt+0xc680>
  403994:	mov	w0, wzr
  403998:	bl	402940 <exit@plt>
  40399c:	mov	w0, wzr
  4039a0:	bl	40320c <__fxstatat@plt+0x11c>
  4039a4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4039a8:	add	x1, x1, #0x944
  4039ac:	b	403a64 <__fxstatat@plt+0x974>
  4039b0:	bl	403040 <__errno_location@plt>
  4039b4:	ldr	w21, [x0]
  4039b8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4039bc:	add	x1, x1, #0x96a
  4039c0:	mov	w2, #0x5                   	// #5
  4039c4:	mov	x0, xzr
  4039c8:	bl	402f90 <dcgettext@plt>
  4039cc:	ldr	x1, [x19, #1192]
  4039d0:	mov	x20, x0
  4039d4:	mov	w0, #0x4                   	// #4
  4039d8:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4039dc:	mov	x3, x0
  4039e0:	mov	w0, #0x1                   	// #1
  4039e4:	mov	w1, w21
  4039e8:	mov	x2, x20
  4039ec:	bl	402950 <error@plt>
  4039f0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4039f4:	add	x1, x1, #0x97e
  4039f8:	mov	w2, #0x5                   	// #5
  4039fc:	mov	x0, xzr
  403a00:	bl	402f90 <dcgettext@plt>
  403a04:	ldr	x1, [x19, #1192]
  403a08:	mov	x19, x0
  403a0c:	mov	w0, #0x4                   	// #4
  403a10:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  403a14:	mov	x3, x0
  403a18:	mov	w0, #0x1                   	// #1
  403a1c:	mov	w1, wzr
  403a20:	mov	x2, x19
  403a24:	bl	402950 <error@plt>
  403a28:	cmp	w24, #0x0
  403a2c:	b.gt	403ac0 <__fxstatat@plt+0x9d0>
  403a30:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403a34:	add	x1, x1, #0x9d2
  403a38:	mov	w2, #0x5                   	// #5
  403a3c:	mov	x0, xzr
  403a40:	bl	402f90 <dcgettext@plt>
  403a44:	mov	x2, x0
  403a48:	mov	w0, wzr
  403a4c:	mov	w1, wzr
  403a50:	bl	402950 <error@plt>
  403a54:	mov	w0, #0x1                   	// #1
  403a58:	bl	40320c <__fxstatat@plt+0x11c>
  403a5c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403a60:	add	x1, x1, #0xa11
  403a64:	mov	w2, #0x5                   	// #5
  403a68:	mov	x0, xzr
  403a6c:	bl	402f90 <dcgettext@plt>
  403a70:	mov	x2, x0
  403a74:	mov	w0, #0x1                   	// #1
  403a78:	mov	w1, wzr
  403a7c:	bl	402950 <error@plt>
  403a80:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403a84:	add	x1, x1, #0xa57
  403a88:	mov	w2, #0x5                   	// #5
  403a8c:	mov	x0, xzr
  403a90:	bl	402f90 <dcgettext@plt>
  403a94:	ldr	x1, [x23, #16]
  403a98:	mov	x19, x0
  403a9c:	mov	w0, #0x4                   	// #4
  403aa0:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  403aa4:	mov	x3, x0
  403aa8:	mov	w0, wzr
  403aac:	mov	w1, wzr
  403ab0:	mov	x2, x19
  403ab4:	bl	402950 <error@plt>
  403ab8:	mov	w0, #0x1                   	// #1
  403abc:	bl	40320c <__fxstatat@plt+0x11c>
  403ac0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403ac4:	add	x1, x1, #0x9e7
  403ac8:	mov	w2, #0x5                   	// #5
  403acc:	mov	x0, xzr
  403ad0:	bl	402f90 <dcgettext@plt>
  403ad4:	ldr	x1, [x23]
  403ad8:	mov	x19, x0
  403adc:	mov	w0, #0x4                   	// #4
  403ae0:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  403ae4:	mov	x3, x0
  403ae8:	mov	w0, wzr
  403aec:	mov	w1, wzr
  403af0:	mov	x2, x19
  403af4:	bl	402950 <error@plt>
  403af8:	mov	w0, #0x1                   	// #1
  403afc:	bl	40320c <__fxstatat@plt+0x11c>
  403b00:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  403b04:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403b08:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  403b0c:	add	x0, x0, #0xa68
  403b10:	add	x1, x1, #0xa75
  403b14:	add	x3, x3, #0xa7e
  403b18:	mov	w2, #0x1c9                 	// #457
  403b1c:	bl	403030 <__assert_fail@plt>
  403b20:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403b24:	add	x1, x1, #0x97e
  403b28:	mov	w2, #0x5                   	// #5
  403b2c:	mov	x0, xzr
  403b30:	bl	402f90 <dcgettext@plt>
  403b34:	add	x8, x23, w24, sxtw #3
  403b38:	ldur	x1, [x8, #-8]
  403b3c:	b	403a08 <__fxstatat@plt+0x918>
  403b40:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403b44:	add	x1, x1, #0x96a
  403b48:	mov	w2, #0x5                   	// #5
  403b4c:	mov	x0, xzr
  403b50:	bl	402f90 <dcgettext@plt>
  403b54:	mov	x19, x0
  403b58:	mov	w0, #0x4                   	// #4
  403b5c:	mov	x1, x21
  403b60:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  403b64:	mov	x3, x0
  403b68:	mov	w0, #0x1                   	// #1
  403b6c:	mov	w1, w22
  403b70:	mov	x2, x19
  403b74:	bl	402950 <error@plt>
  403b78:	sub	sp, sp, #0x60
  403b7c:	stp	x29, x30, [sp, #48]
  403b80:	stp	x20, x19, [sp, #80]
  403b84:	add	x29, sp, #0x30
  403b88:	mov	x19, x2
  403b8c:	add	x4, x29, #0x1c
  403b90:	add	x5, x29, #0x18
  403b94:	mov	w2, wzr
  403b98:	mov	x3, x19
  403b9c:	str	x21, [sp, #64]
  403ba0:	mov	x20, x0
  403ba4:	bl	404cd4 <__fxstatat@plt+0x1be4>
  403ba8:	mov	w8, w0
  403bac:	mov	w0, wzr
  403bb0:	tbz	w8, #0, 403c44 <__fxstatat@plt+0xb54>
  403bb4:	ldrb	w8, [x29, #28]
  403bb8:	eor	w21, w8, #0x1
  403bbc:	cbz	x20, 403c3c <__fxstatat@plt+0xb4c>
  403bc0:	ldrb	w9, [x29, #24]
  403bc4:	orr	w8, w9, w8
  403bc8:	tst	w8, #0xff
  403bcc:	b.ne	403c3c <__fxstatat@plt+0xb4c>  // b.any
  403bd0:	adrp	x0, 427000 <__fxstatat@plt+0x23f10>
  403bd4:	mov	w8, #0x1                   	// #1
  403bd8:	mov	w9, #0x100                 	// #256
  403bdc:	mov	w10, #0x5                   	// #5
  403be0:	add	x0, x0, #0x4e0
  403be4:	strb	wzr, [sp, #16]
  403be8:	sturh	wzr, [sp, #41]
  403bec:	strb	w8, [sp, #26]
  403bf0:	strh	w9, [sp, #24]
  403bf4:	str	w10, [sp, #20]
  403bf8:	strb	w8, [sp, #43]
  403bfc:	bl	40da14 <__fxstatat@plt+0xa924>
  403c00:	str	x0, [sp, #32]
  403c04:	cbz	x0, 403c58 <__fxstatat@plt+0xb68>
  403c08:	strb	wzr, [sp, #40]
  403c0c:	ldrb	w8, [x19, #46]
  403c10:	mov	x0, sp
  403c14:	add	x1, sp, #0x10
  403c18:	stp	x20, xzr, [sp]
  403c1c:	strb	w8, [sp, #42]
  403c20:	bl	403cbc <__fxstatat@plt+0xbcc>
  403c24:	sub	w8, w0, #0x2
  403c28:	cmp	w8, #0x2
  403c2c:	b.cc	403c3c <__fxstatat@plt+0xb4c>  // b.lo, b.ul, b.last
  403c30:	cmp	w0, #0x4
  403c34:	b.ne	403c9c <__fxstatat@plt+0xbac>  // b.any
  403c38:	mov	w21, wzr
  403c3c:	tst	w21, #0xff
  403c40:	cset	w0, ne  // ne = any
  403c44:	ldp	x20, x19, [sp, #80]
  403c48:	ldr	x21, [sp, #64]
  403c4c:	ldp	x29, x30, [sp, #48]
  403c50:	add	sp, sp, #0x60
  403c54:	ret
  403c58:	bl	403040 <__errno_location@plt>
  403c5c:	ldr	w19, [x0]
  403c60:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403c64:	add	x1, x1, #0xee4
  403c68:	mov	w2, #0x5                   	// #5
  403c6c:	mov	x0, xzr
  403c70:	bl	402f90 <dcgettext@plt>
  403c74:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  403c78:	mov	x20, x0
  403c7c:	add	x1, x1, #0xd7e
  403c80:	mov	w0, #0x4                   	// #4
  403c84:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  403c88:	mov	x3, x0
  403c8c:	mov	w0, #0x1                   	// #1
  403c90:	mov	w1, w19
  403c94:	mov	x2, x20
  403c98:	bl	402950 <error@plt>
  403c9c:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  403ca0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403ca4:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  403ca8:	add	x0, x0, #0xe89
  403cac:	add	x1, x1, #0xa75
  403cb0:	add	x3, x3, #0xe9f
  403cb4:	mov	w2, #0xef                  	// #239
  403cb8:	bl	403030 <__assert_fail@plt>
  403cbc:	sub	sp, sp, #0xe0
  403cc0:	stp	x29, x30, [sp, #128]
  403cc4:	stp	x28, x27, [sp, #144]
  403cc8:	stp	x26, x25, [sp, #160]
  403ccc:	stp	x24, x23, [sp, #176]
  403cd0:	stp	x22, x21, [sp, #192]
  403cd4:	stp	x20, x19, [sp, #208]
  403cd8:	ldr	x8, [x0]
  403cdc:	add	x29, sp, #0x80
  403ce0:	cbz	x8, 4042f8 <__fxstatat@plt+0x1208>
  403ce4:	ldrb	w8, [x1, #8]
  403ce8:	mov	w9, #0x258                 	// #600
  403cec:	mov	x20, x1
  403cf0:	mov	x2, xzr
  403cf4:	cmp	w8, #0x0
  403cf8:	mov	w8, #0x218                 	// #536
  403cfc:	csel	w1, w8, w9, eq  // eq = none
  403d00:	bl	40fc78 <__fxstatat@plt+0xcb88>
  403d04:	mov	x19, x0
  403d08:	bl	410a58 <__fxstatat@plt+0xd968>
  403d0c:	cbz	x0, 404300 <__fxstatat@plt+0x1210>
  403d10:	adrp	x21, 414000 <__fxstatat@plt+0x10f10>
  403d14:	adrp	x26, 414000 <__fxstatat@plt+0x10f10>
  403d18:	mov	x25, x0
  403d1c:	mov	w23, #0x2                   	// #2
  403d20:	add	x21, x21, #0xf04
  403d24:	add	x26, x26, #0xf99
  403d28:	mov	w27, #0x1                   	// #1
  403d2c:	mov	w28, #0x27                  	// #39
  403d30:	b	403d50 <__fxstatat@plt+0xc60>
  403d34:	cmp	w22, #0x4
  403d38:	b.ne	4043e8 <__fxstatat@plt+0x12f8>  // b.any
  403d3c:	mov	w23, w22
  403d40:	mov	x0, x19
  403d44:	bl	410a58 <__fxstatat@plt+0xd968>
  403d48:	mov	x25, x0
  403d4c:	cbz	x0, 404304 <__fxstatat@plt+0x1214>
  403d50:	ldrh	w8, [x25, #108]
  403d54:	sub	w9, w8, #0x1
  403d58:	cmp	w9, #0xc
  403d5c:	b.hi	404398 <__fxstatat@plt+0x12a8>  // b.pmore
  403d60:	adr	x10, 403d70 <__fxstatat@plt+0xc80>
  403d64:	ldrh	w11, [x21, x9, lsl #1]
  403d68:	add	x10, x10, x11, lsl #2
  403d6c:	br	x10
  403d70:	ldr	w0, [x19, #44]
  403d74:	orr	w24, w8, #0x2
  403d78:	cmp	w24, #0x6
  403d7c:	cset	w2, eq  // eq = none
  403d80:	mov	w4, #0x3                   	// #3
  403d84:	mov	x1, x25
  403d88:	mov	x3, x20
  403d8c:	mov	x5, xzr
  403d90:	bl	4044d8 <__fxstatat@plt+0x13e8>
  403d94:	mov	w22, w0
  403d98:	cmp	w0, #0x2
  403d9c:	b.ne	403dbc <__fxstatat@plt+0xccc>  // b.any
  403da0:	cmp	w24, #0x6
  403da4:	cset	w3, eq  // eq = none
  403da8:	mov	x0, x19
  403dac:	mov	x1, x25
  403db0:	mov	x2, x20
  403db4:	bl	404914 <__fxstatat@plt+0x1824>
  403db8:	mov	w22, w0
  403dbc:	sub	w8, w22, #0x2
  403dc0:	cmp	w8, #0x2
  403dc4:	b.cs	403d34 <__fxstatat@plt+0xc44>  // b.hs, b.nlast
  403dc8:	cmp	w23, #0x2
  403dcc:	b.ne	403d40 <__fxstatat@plt+0xc50>  // b.any
  403dd0:	cmp	w22, #0x3
  403dd4:	b.eq	403d3c <__fxstatat@plt+0xc4c>  // b.none
  403dd8:	b	403d40 <__fxstatat@plt+0xc50>
  403ddc:	ldrb	w8, [x20, #9]
  403de0:	cbz	w8, 403fbc <__fxstatat@plt+0xecc>
  403de4:	ldr	x8, [x25, #88]
  403de8:	cbz	x8, 403fe8 <__fxstatat@plt+0xef8>
  403dec:	ldr	w0, [x19, #44]
  403df0:	mov	x5, sp
  403df4:	mov	w2, #0x1                   	// #1
  403df8:	mov	w4, #0x2                   	// #2
  403dfc:	mov	x1, x25
  403e00:	mov	x3, x20
  403e04:	bl	4044d8 <__fxstatat@plt+0x13e8>
  403e08:	mov	w22, w0
  403e0c:	cmp	w0, #0x2
  403e10:	b.ne	403e50 <__fxstatat@plt+0xd60>  // b.any
  403e14:	ldr	w8, [sp]
  403e18:	cmp	w8, #0x4
  403e1c:	b.ne	403e50 <__fxstatat@plt+0xd60>  // b.any
  403e20:	mov	w3, #0x1                   	// #1
  403e24:	mov	x0, x19
  403e28:	mov	x1, x25
  403e2c:	mov	x2, x20
  403e30:	bl	404914 <__fxstatat@plt+0x1824>
  403e34:	mov	w22, w0
  403e38:	mov	w2, #0x4                   	// #4
  403e3c:	mov	x0, x19
  403e40:	mov	x1, x25
  403e44:	bl	411f24 <__fxstatat@plt+0xee34>
  403e48:	mov	x0, x19
  403e4c:	bl	410a58 <__fxstatat@plt+0xd968>
  403e50:	cmp	w22, #0x2
  403e54:	b.eq	403dbc <__fxstatat@plt+0xccc>  // b.none
  403e58:	ldr	x8, [x25, #8]
  403e5c:	ldr	x9, [x8, #88]
  403e60:	tbnz	x9, #63, 403e7c <__fxstatat@plt+0xd8c>
  403e64:	ldr	x9, [x8, #32]
  403e68:	cbnz	x9, 403e7c <__fxstatat@plt+0xd8c>
  403e6c:	str	x27, [x8, #32]
  403e70:	ldr	x8, [x8, #8]
  403e74:	ldr	x9, [x8, #88]
  403e78:	tbz	x9, #63, 403e64 <__fxstatat@plt+0xd74>
  403e7c:	mov	w2, #0x4                   	// #4
  403e80:	mov	x0, x19
  403e84:	mov	x1, x25
  403e88:	bl	411f24 <__fxstatat@plt+0xee34>
  403e8c:	mov	x0, x19
  403e90:	bl	410a58 <__fxstatat@plt+0xd968>
  403e94:	b	403dbc <__fxstatat@plt+0xccc>
  403e98:	ldr	w22, [x25, #64]
  403e9c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  403ea0:	mov	w2, #0x5                   	// #5
  403ea4:	mov	x0, xzr
  403ea8:	add	x1, x1, #0x1a4
  403eac:	bl	402f90 <dcgettext@plt>
  403eb0:	ldr	x2, [x25, #56]
  403eb4:	mov	x23, x0
  403eb8:	mov	w1, #0x3                   	// #3
  403ebc:	mov	w0, wzr
  403ec0:	bl	40d5ec <__fxstatat@plt+0xa4fc>
  403ec4:	mov	x3, x0
  403ec8:	mov	w0, wzr
  403ecc:	mov	w1, w22
  403ed0:	mov	x2, x23
  403ed4:	b	403f10 <__fxstatat@plt+0xe20>
  403ed8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  403edc:	mov	w2, #0x5                   	// #5
  403ee0:	mov	x0, xzr
  403ee4:	add	x1, x1, #0xea
  403ee8:	bl	402f90 <dcgettext@plt>
  403eec:	ldr	x2, [x25, #56]
  403ef0:	mov	x22, x0
  403ef4:	mov	w1, #0x3                   	// #3
  403ef8:	mov	w0, wzr
  403efc:	bl	40d5ec <__fxstatat@plt+0xa4fc>
  403f00:	mov	x3, x0
  403f04:	mov	w0, wzr
  403f08:	mov	w1, wzr
  403f0c:	mov	x2, x22
  403f10:	bl	402950 <error@plt>
  403f14:	mov	w2, #0x4                   	// #4
  403f18:	mov	w22, #0x4                   	// #4
  403f1c:	mov	x0, x19
  403f20:	mov	x1, x25
  403f24:	bl	411f24 <__fxstatat@plt+0xee34>
  403f28:	mov	x0, x19
  403f2c:	bl	410a58 <__fxstatat@plt+0xd968>
  403f30:	b	403d3c <__fxstatat@plt+0xc4c>
  403f34:	ldrb	w9, [x20, #8]
  403f38:	cbz	w9, 403d70 <__fxstatat@plt+0xc80>
  403f3c:	ldr	x9, [x25, #88]
  403f40:	cmp	x9, #0x1
  403f44:	b.lt	403d70 <__fxstatat@plt+0xc80>  // b.tstop
  403f48:	ldr	x9, [x25, #120]
  403f4c:	ldr	x10, [x19, #24]
  403f50:	cmp	x9, x10
  403f54:	b.eq	403d70 <__fxstatat@plt+0xc80>  // b.none
  403f58:	ldr	x8, [x25, #8]
  403f5c:	ldr	x9, [x8, #88]
  403f60:	tbnz	x9, #63, 403f7c <__fxstatat@plt+0xe8c>
  403f64:	ldr	x9, [x8, #32]
  403f68:	cbnz	x9, 403f7c <__fxstatat@plt+0xe8c>
  403f6c:	str	x27, [x8, #32]
  403f70:	ldr	x8, [x8, #8]
  403f74:	ldr	x9, [x8, #88]
  403f78:	tbz	x9, #63, 403f64 <__fxstatat@plt+0xe74>
  403f7c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  403f80:	mov	w2, #0x5                   	// #5
  403f84:	mov	x0, xzr
  403f88:	add	x1, x1, #0x97
  403f8c:	bl	402f90 <dcgettext@plt>
  403f90:	ldr	x1, [x25, #56]
  403f94:	mov	x23, x0
  403f98:	mov	w0, #0x4                   	// #4
  403f9c:	mov	w22, #0x4                   	// #4
  403fa0:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  403fa4:	mov	x3, x0
  403fa8:	mov	w0, wzr
  403fac:	mov	w1, wzr
  403fb0:	mov	x2, x23
  403fb4:	bl	402950 <error@plt>
  403fb8:	b	403d3c <__fxstatat@plt+0xc4c>
  403fbc:	ldrb	w8, [x20, #10]
  403fc0:	cbz	w8, 4041d8 <__fxstatat@plt+0x10e8>
  403fc4:	ldr	w0, [x19, #44]
  403fc8:	ldr	x1, [x25, #48]
  403fcc:	bl	404408 <__fxstatat@plt+0x1318>
  403fd0:	tbnz	w0, #0, 403de4 <__fxstatat@plt+0xcf4>
  403fd4:	ldrb	w8, [x20, #10]
  403fd8:	cmp	w8, #0x0
  403fdc:	mov	w8, #0x15                  	// #21
  403fe0:	csel	w22, w8, w28, eq  // eq = none
  403fe4:	b	4041dc <__fxstatat@plt+0x10ec>
  403fe8:	ldr	x22, [x25, #48]
  403fec:	mov	x0, x22
  403ff0:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  403ff4:	ldrb	w8, [x0]
  403ff8:	cmp	w8, #0x2e
  403ffc:	b.ne	4040a8 <__fxstatat@plt+0xfb8>  // b.any
  404000:	ldrb	w8, [x0, #1]
  404004:	cmp	w8, #0x2e
  404008:	cinc	x8, x27, eq  // eq = none
  40400c:	ldrb	w8, [x0, x8]
  404010:	cmp	w8, #0x2f
  404014:	b.eq	40401c <__fxstatat@plt+0xf2c>  // b.none
  404018:	cbnz	w8, 4040a8 <__fxstatat@plt+0xfb8>
  40401c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404020:	mov	w2, #0x5                   	// #5
  404024:	mov	x0, xzr
  404028:	add	x1, x1, #0xfaa
  40402c:	bl	402f90 <dcgettext@plt>
  404030:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  404034:	mov	x23, x0
  404038:	mov	w1, #0x4                   	// #4
  40403c:	mov	w0, wzr
  404040:	add	x2, x2, #0xfde
  404044:	mov	w22, #0x4                   	// #4
  404048:	bl	40d330 <__fxstatat@plt+0xa240>
  40404c:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  404050:	mov	x24, x0
  404054:	mov	w0, #0x1                   	// #1
  404058:	mov	w1, #0x4                   	// #4
  40405c:	add	x2, x2, #0xfdd
  404060:	bl	40d330 <__fxstatat@plt+0xa240>
  404064:	ldr	x2, [x25, #56]
  404068:	mov	x28, x26
  40406c:	mov	x26, x0
  404070:	mov	w0, #0x2                   	// #2
  404074:	mov	w1, #0x4                   	// #4
  404078:	bl	40d330 <__fxstatat@plt+0xa240>
  40407c:	mov	x5, x0
  404080:	mov	w0, wzr
  404084:	mov	w1, wzr
  404088:	mov	x2, x23
  40408c:	mov	x3, x24
  404090:	mov	x4, x26
  404094:	mov	x26, x28
  404098:	mov	w28, #0x27                  	// #39
  40409c:	bl	402950 <error@plt>
  4040a0:	mov	w2, #0x4                   	// #4
  4040a4:	b	403f1c <__fxstatat@plt+0xe2c>
  4040a8:	ldr	x8, [x20, #16]
  4040ac:	cbz	x8, 404140 <__fxstatat@plt+0x1050>
  4040b0:	ldr	x9, [x25, #128]
  4040b4:	ldr	x10, [x8]
  4040b8:	cmp	x9, x10
  4040bc:	b.ne	404140 <__fxstatat@plt+0x1050>  // b.any
  4040c0:	ldr	x9, [x25, #120]
  4040c4:	ldr	x8, [x8, #8]
  4040c8:	cmp	x9, x8
  4040cc:	b.ne	404140 <__fxstatat@plt+0x1050>  // b.any
  4040d0:	ldr	x0, [x25, #56]
  4040d4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4040d8:	add	x1, x1, #0xd7e
  4040dc:	bl	402da0 <strcmp@plt>
  4040e0:	mov	w2, #0x5                   	// #5
  4040e4:	cbz	w0, 40429c <__fxstatat@plt+0x11ac>
  4040e8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4040ec:	mov	x0, xzr
  4040f0:	add	x1, x1, #0xd
  4040f4:	bl	402f90 <dcgettext@plt>
  4040f8:	ldr	x2, [x25, #56]
  4040fc:	mov	x22, x0
  404100:	mov	w1, #0x4                   	// #4
  404104:	mov	w0, wzr
  404108:	bl	40d330 <__fxstatat@plt+0xa240>
  40410c:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  404110:	mov	x23, x0
  404114:	mov	w0, #0x1                   	// #1
  404118:	mov	w1, #0x4                   	// #4
  40411c:	add	x2, x2, #0xd7e
  404120:	bl	40d330 <__fxstatat@plt+0xa240>
  404124:	mov	x4, x0
  404128:	mov	w0, wzr
  40412c:	mov	w1, wzr
  404130:	mov	x2, x22
  404134:	mov	x3, x23
  404138:	bl	402950 <error@plt>
  40413c:	b	4042d0 <__fxstatat@plt+0x11e0>
  404140:	ldrb	w8, [x20, #24]
  404144:	cbz	w8, 403dec <__fxstatat@plt+0xcfc>
  404148:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40414c:	mov	x0, x22
  404150:	add	x1, x1, #0xfdd
  404154:	mov	x2, xzr
  404158:	bl	40a76c <__fxstatat@plt+0x767c>
  40415c:	mov	x22, x0
  404160:	cbz	x0, 404178 <__fxstatat@plt+0x1088>
  404164:	mov	x2, sp
  404168:	mov	w0, wzr
  40416c:	mov	x1, x22
  404170:	bl	402f30 <__lxstat@plt>
  404174:	cbz	w0, 404238 <__fxstatat@plt+0x1148>
  404178:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40417c:	mov	w2, #0x5                   	// #5
  404180:	mov	x0, xzr
  404184:	add	x1, x1, #0x78
  404188:	bl	402f90 <dcgettext@plt>
  40418c:	mov	x23, x0
  404190:	mov	w1, #0x4                   	// #4
  404194:	mov	w0, wzr
  404198:	mov	x2, x22
  40419c:	bl	40d330 <__fxstatat@plt+0xa240>
  4041a0:	ldr	x2, [x25, #48]
  4041a4:	mov	x24, x0
  4041a8:	mov	w0, #0x1                   	// #1
  4041ac:	mov	w1, #0x4                   	// #4
  4041b0:	bl	40d330 <__fxstatat@plt+0xa240>
  4041b4:	mov	x4, x0
  4041b8:	mov	w0, wzr
  4041bc:	mov	w1, wzr
  4041c0:	mov	x2, x23
  4041c4:	mov	x3, x24
  4041c8:	bl	402950 <error@plt>
  4041cc:	mov	x0, x22
  4041d0:	bl	402e10 <free@plt>
  4041d4:	b	403f14 <__fxstatat@plt+0xe24>
  4041d8:	mov	w22, #0x15                  	// #21
  4041dc:	mov	w2, #0x5                   	// #5
  4041e0:	mov	x0, xzr
  4041e4:	mov	x1, x26
  4041e8:	bl	402f90 <dcgettext@plt>
  4041ec:	ldr	x1, [x25, #56]
  4041f0:	mov	x23, x0
  4041f4:	mov	w0, #0x4                   	// #4
  4041f8:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4041fc:	mov	x3, x0
  404200:	mov	w0, wzr
  404204:	mov	w1, w22
  404208:	mov	x2, x23
  40420c:	bl	402950 <error@plt>
  404210:	ldr	x8, [x25, #8]
  404214:	ldr	x9, [x8, #88]
  404218:	tbnz	x9, #63, 403f14 <__fxstatat@plt+0xe24>
  40421c:	ldr	x9, [x8, #32]
  404220:	cbnz	x9, 403f14 <__fxstatat@plt+0xe24>
  404224:	str	x27, [x8, #32]
  404228:	ldr	x8, [x8, #8]
  40422c:	ldr	x9, [x8, #88]
  404230:	tbz	x9, #63, 40421c <__fxstatat@plt+0x112c>
  404234:	b	403f14 <__fxstatat@plt+0xe24>
  404238:	mov	x0, x22
  40423c:	bl	402e10 <free@plt>
  404240:	ldr	x8, [x19, #24]
  404244:	ldr	x9, [sp]
  404248:	cmp	x8, x9
  40424c:	b.eq	403dec <__fxstatat@plt+0xcfc>  // b.none
  404250:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404254:	mov	w2, #0x5                   	// #5
  404258:	mov	x0, xzr
  40425c:	add	x1, x1, #0x97
  404260:	bl	402f90 <dcgettext@plt>
  404264:	ldr	x1, [x25, #56]
  404268:	mov	x22, x0
  40426c:	mov	w0, #0x4                   	// #4
  404270:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  404274:	mov	x3, x0
  404278:	mov	w0, wzr
  40427c:	mov	w1, wzr
  404280:	mov	x2, x22
  404284:	bl	402950 <error@plt>
  404288:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40428c:	mov	w2, #0x5                   	// #5
  404290:	mov	x0, xzr
  404294:	add	x1, x1, #0xc5
  404298:	b	4042e0 <__fxstatat@plt+0x11f0>
  40429c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4042a0:	mov	x0, xzr
  4042a4:	add	x1, x1, #0xfe0
  4042a8:	bl	402f90 <dcgettext@plt>
  4042ac:	ldr	x1, [x25, #56]
  4042b0:	mov	x22, x0
  4042b4:	mov	w0, #0x4                   	// #4
  4042b8:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4042bc:	mov	x3, x0
  4042c0:	mov	w0, wzr
  4042c4:	mov	w1, wzr
  4042c8:	mov	x2, x22
  4042cc:	bl	402950 <error@plt>
  4042d0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4042d4:	mov	w2, #0x5                   	// #5
  4042d8:	mov	x0, xzr
  4042dc:	add	x1, x1, #0x47
  4042e0:	bl	402f90 <dcgettext@plt>
  4042e4:	mov	x2, x0
  4042e8:	mov	w0, wzr
  4042ec:	mov	w1, wzr
  4042f0:	bl	402950 <error@plt>
  4042f4:	b	403f14 <__fxstatat@plt+0xe24>
  4042f8:	mov	w23, #0x2                   	// #2
  4042fc:	b	404374 <__fxstatat@plt+0x1284>
  404300:	mov	w23, #0x2                   	// #2
  404304:	bl	403040 <__errno_location@plt>
  404308:	ldr	w21, [x0]
  40430c:	mov	x20, x0
  404310:	cbz	w21, 40433c <__fxstatat@plt+0x124c>
  404314:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404318:	add	x1, x1, #0xf1e
  40431c:	mov	w2, #0x5                   	// #5
  404320:	mov	x0, xzr
  404324:	bl	402f90 <dcgettext@plt>
  404328:	mov	x2, x0
  40432c:	mov	w0, wzr
  404330:	mov	w1, w21
  404334:	bl	402950 <error@plt>
  404338:	mov	w23, #0x4                   	// #4
  40433c:	mov	x0, x19
  404340:	bl	4108d0 <__fxstatat@plt+0xd7e0>
  404344:	cbz	w0, 404374 <__fxstatat@plt+0x1284>
  404348:	ldr	w19, [x20]
  40434c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404350:	add	x1, x1, #0xf88
  404354:	mov	w2, #0x5                   	// #5
  404358:	mov	x0, xzr
  40435c:	bl	402f90 <dcgettext@plt>
  404360:	mov	x2, x0
  404364:	mov	w0, wzr
  404368:	mov	w1, w19
  40436c:	bl	402950 <error@plt>
  404370:	mov	w23, #0x4                   	// #4
  404374:	mov	w0, w23
  404378:	ldp	x20, x19, [sp, #208]
  40437c:	ldp	x22, x21, [sp, #192]
  404380:	ldp	x24, x23, [sp, #176]
  404384:	ldp	x26, x25, [sp, #160]
  404388:	ldp	x28, x27, [sp, #144]
  40438c:	ldp	x29, x30, [sp, #128]
  404390:	add	sp, sp, #0xe0
  404394:	ret
  404398:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40439c:	add	x1, x1, #0x1b9
  4043a0:	mov	w2, #0x5                   	// #5
  4043a4:	mov	x0, xzr
  4043a8:	bl	402f90 <dcgettext@plt>
  4043ac:	ldr	x2, [x25, #56]
  4043b0:	ldrh	w19, [x25, #108]
  4043b4:	mov	x20, x0
  4043b8:	mov	w1, #0x3                   	// #3
  4043bc:	mov	w0, wzr
  4043c0:	bl	40d5ec <__fxstatat@plt+0xa4fc>
  4043c4:	adrp	x5, 415000 <__fxstatat@plt+0x11f10>
  4043c8:	mov	x4, x0
  4043cc:	add	x5, x5, #0x1f1
  4043d0:	mov	w0, wzr
  4043d4:	mov	w1, wzr
  4043d8:	mov	x2, x20
  4043dc:	mov	w3, w19
  4043e0:	bl	402950 <error@plt>
  4043e4:	bl	402cf0 <abort@plt>
  4043e8:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  4043ec:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4043f0:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  4043f4:	add	x0, x0, #0xf2e
  4043f8:	add	x1, x1, #0xf3f
  4043fc:	add	x3, x3, #0xf4c
  404400:	mov	w2, #0x261                 	// #609
  404404:	bl	403030 <__assert_fail@plt>
  404408:	stp	x29, x30, [sp, #-48]!
  40440c:	mov	w2, #0xc900                	// #51456
  404410:	str	x21, [sp, #16]
  404414:	stp	x20, x19, [sp, #32]
  404418:	mov	x29, sp
  40441c:	bl	403020 <openat@plt>
  404420:	tbnz	w0, #31, 4044a0 <__fxstatat@plt+0x13b0>
  404424:	mov	w20, w0
  404428:	bl	402cd0 <fdopendir@plt>
  40442c:	cbz	x0, 404498 <__fxstatat@plt+0x13a8>
  404430:	mov	x19, x0
  404434:	bl	403040 <__errno_location@plt>
  404438:	mov	x20, x0
  40443c:	str	wzr, [x0]
  404440:	mov	x0, x19
  404444:	bl	402c30 <readdir@plt>
  404448:	cbz	x0, 4044b4 <__fxstatat@plt+0x13c4>
  40444c:	mov	w21, #0x1                   	// #1
  404450:	b	404460 <__fxstatat@plt+0x1370>
  404454:	mov	x0, x19
  404458:	bl	402c30 <readdir@plt>
  40445c:	cbz	x0, 4044b4 <__fxstatat@plt+0x13c4>
  404460:	ldrb	w8, [x0, #19]
  404464:	cmp	w8, #0x2e
  404468:	b.ne	40448c <__fxstatat@plt+0x139c>  // b.any
  40446c:	ldrb	w8, [x0, #20]
  404470:	cmp	w8, #0x2e
  404474:	cinc	x8, x21, eq  // eq = none
  404478:	add	x8, x0, x8
  40447c:	ldrb	w8, [x8, #19]
  404480:	cmp	w8, #0x2f
  404484:	b.eq	404454 <__fxstatat@plt+0x1364>  // b.none
  404488:	cbz	w8, 404454 <__fxstatat@plt+0x1364>
  40448c:	mov	x0, x19
  404490:	bl	402c90 <closedir@plt>
  404494:	b	4044a0 <__fxstatat@plt+0x13b0>
  404498:	mov	w0, w20
  40449c:	bl	402ca0 <close@plt>
  4044a0:	mov	w0, wzr
  4044a4:	ldp	x20, x19, [sp, #32]
  4044a8:	ldr	x21, [sp, #16]
  4044ac:	ldp	x29, x30, [sp], #48
  4044b0:	ret
  4044b4:	ldr	w20, [x20]
  4044b8:	mov	x0, x19
  4044bc:	bl	402c90 <closedir@plt>
  4044c0:	cmp	w20, #0x0
  4044c4:	cset	w0, eq  // eq = none
  4044c8:	ldp	x20, x19, [sp, #32]
  4044cc:	ldr	x21, [sp, #16]
  4044d0:	ldp	x29, x30, [sp], #48
  4044d4:	ret
  4044d8:	sub	sp, sp, #0xe0
  4044dc:	stp	x29, x30, [sp, #128]
  4044e0:	stp	x28, x27, [sp, #144]
  4044e4:	stp	x26, x25, [sp, #160]
  4044e8:	stp	x24, x23, [sp, #176]
  4044ec:	stp	x22, x21, [sp, #192]
  4044f0:	stp	x20, x19, [sp, #208]
  4044f4:	ldp	x20, x19, [x1, #48]
  4044f8:	mov	w22, w4
  4044fc:	mov	x24, x3
  404500:	mov	w25, w2
  404504:	mov	x26, x1
  404508:	mov	w21, w0
  40450c:	add	x29, sp, #0x80
  404510:	cbz	x5, 404560 <__fxstatat@plt+0x1470>
  404514:	mov	w8, #0x2                   	// #2
  404518:	mov	x9, #0xffffffffffffffff    	// #-1
  40451c:	tst	w25, #0x1
  404520:	mov	w10, #0x4                   	// #4
  404524:	mov	w0, w21
  404528:	mov	x1, x20
  40452c:	mov	x27, x5
  404530:	str	w8, [x5]
  404534:	str	x9, [sp, #48]
  404538:	csel	w28, w10, wzr, ne  // ne = any
  40453c:	bl	404408 <__fxstatat@plt+0x1318>
  404540:	tst	w0, #0x1
  404544:	mov	w8, #0x3                   	// #3
  404548:	mov	w23, w0
  40454c:	cinc	w8, w8, ne  // ne = any
  404550:	str	w8, [x27]
  404554:	ldr	x8, [x26, #32]
  404558:	cbnz	x8, 404580 <__fxstatat@plt+0x1490>
  40455c:	b	404588 <__fxstatat@plt+0x1498>
  404560:	mov	x8, #0xffffffffffffffff    	// #-1
  404564:	tst	w25, #0x1
  404568:	mov	w9, #0x4                   	// #4
  40456c:	mov	w23, wzr
  404570:	str	x8, [sp, #48]
  404574:	csel	w28, w9, wzr, ne  // ne = any
  404578:	ldr	x8, [x26, #32]
  40457c:	cbz	x8, 404588 <__fxstatat@plt+0x1498>
  404580:	mov	w20, #0x3                   	// #3
  404584:	b	404878 <__fxstatat@plt+0x1788>
  404588:	ldr	w8, [x24, #4]
  40458c:	cmp	w8, #0x5
  404590:	b.eq	404874 <__fxstatat@plt+0x1784>  // b.none
  404594:	ldrb	w9, [x24]
  404598:	cbz	w9, 4045ac <__fxstatat@plt+0x14bc>
  40459c:	mov	w26, wzr
  4045a0:	cmp	w8, #0x3
  4045a4:	b.ne	404874 <__fxstatat@plt+0x1784>  // b.any
  4045a8:	b	4045d8 <__fxstatat@plt+0x14e8>
  4045ac:	cmp	w8, #0x3
  4045b0:	b.eq	4045bc <__fxstatat@plt+0x14cc>  // b.none
  4045b4:	ldrb	w9, [x24, #25]
  4045b8:	cbz	w9, 40459c <__fxstatat@plt+0x14ac>
  4045bc:	bl	40f858 <__fxstatat@plt+0xc768>
  4045c0:	tbz	w0, #0, 404620 <__fxstatat@plt+0x1530>
  4045c4:	bl	403040 <__errno_location@plt>
  4045c8:	ldr	w26, [x0]
  4045cc:	ldr	w8, [x24, #4]
  4045d0:	cmp	w8, #0x3
  4045d4:	b.ne	404874 <__fxstatat@plt+0x1784>  // b.any
  4045d8:	mov	w27, wzr
  4045dc:	tbnz	w27, #31, 404720 <__fxstatat@plt+0x1630>
  4045e0:	tbnz	w25, #0, 404720 <__fxstatat@plt+0x1630>
  4045e4:	ldr	x8, [sp, #48]
  4045e8:	cmn	x8, #0x1
  4045ec:	b.eq	404678 <__fxstatat@plt+0x1588>  // b.none
  4045f0:	tbnz	x8, #63, 4046f0 <__fxstatat@plt+0x1600>
  4045f4:	ldr	w8, [sp, #16]
  4045f8:	and	w8, w8, #0xf000
  4045fc:	cmp	w8, #0x4, lsl #12
  404600:	b.eq	404728 <__fxstatat@plt+0x1638>  // b.none
  404604:	cmp	w8, #0xa, lsl #12
  404608:	b.ne	4046e0 <__fxstatat@plt+0x15f0>  // b.any
  40460c:	ldr	w8, [x24, #4]
  404610:	cmp	w8, #0x3
  404614:	b.ne	404874 <__fxstatat@plt+0x1784>  // b.any
  404618:	mov	w28, #0xa                   	// #10
  40461c:	b	404748 <__fxstatat@plt+0x1658>
  404620:	ldr	x8, [sp, #48]
  404624:	cmn	x8, #0x1
  404628:	b.eq	4046ac <__fxstatat@plt+0x15bc>  // b.none
  40462c:	tbnz	x8, #63, 404708 <__fxstatat@plt+0x1618>
  404630:	ldr	w8, [sp, #16]
  404634:	and	w8, w8, #0xf000
  404638:	cmp	w8, #0xa, lsl #12
  40463c:	b.eq	4045c4 <__fxstatat@plt+0x14d4>  // b.none
  404640:	mov	w2, #0x2                   	// #2
  404644:	mov	w3, #0x200                 	// #512
  404648:	mov	w0, w21
  40464c:	mov	x1, x20
  404650:	bl	403010 <faccessat@plt>
  404654:	cbz	w0, 4045c4 <__fxstatat@plt+0x14d4>
  404658:	bl	403040 <__errno_location@plt>
  40465c:	ldr	w8, [x0]
  404660:	ldr	w26, [x0]
  404664:	cmp	w8, #0xd
  404668:	mov	w8, #0x1                   	// #1
  40466c:	cneg	w27, w8, ne  // ne = any
  404670:	tbz	w27, #31, 4045e0 <__fxstatat@plt+0x14f0>
  404674:	b	404720 <__fxstatat@plt+0x1630>
  404678:	mov	x3, sp
  40467c:	mov	w4, #0x100                 	// #256
  404680:	mov	w0, wzr
  404684:	mov	w1, w21
  404688:	mov	x2, x20
  40468c:	bl	4030f0 <__fxstatat@plt>
  404690:	cbz	w0, 4046e8 <__fxstatat@plt+0x15f8>
  404694:	mov	x8, #0xfffffffffffffffe    	// #-2
  404698:	str	x8, [sp, #48]
  40469c:	bl	403040 <__errno_location@plt>
  4046a0:	ldrsw	x26, [x0]
  4046a4:	str	x26, [sp, #8]
  4046a8:	b	4046f8 <__fxstatat@plt+0x1608>
  4046ac:	mov	x3, sp
  4046b0:	mov	w4, #0x100                 	// #256
  4046b4:	mov	w0, wzr
  4046b8:	mov	w1, w21
  4046bc:	mov	x2, x20
  4046c0:	bl	4030f0 <__fxstatat@plt>
  4046c4:	cbz	w0, 404700 <__fxstatat@plt+0x1610>
  4046c8:	mov	x8, #0xfffffffffffffffe    	// #-2
  4046cc:	str	x8, [sp, #48]
  4046d0:	bl	403040 <__errno_location@plt>
  4046d4:	ldrsw	x26, [x0]
  4046d8:	str	x26, [sp, #8]
  4046dc:	b	404710 <__fxstatat@plt+0x1620>
  4046e0:	mov	w28, wzr
  4046e4:	b	404748 <__fxstatat@plt+0x1658>
  4046e8:	ldr	x8, [sp, #48]
  4046ec:	tbz	x8, #63, 4045f4 <__fxstatat@plt+0x1504>
  4046f0:	ldr	x26, [sp, #8]
  4046f4:	bl	403040 <__errno_location@plt>
  4046f8:	str	w26, [x0]
  4046fc:	b	4047e4 <__fxstatat@plt+0x16f4>
  404700:	ldr	x8, [sp, #48]
  404704:	tbz	x8, #63, 404630 <__fxstatat@plt+0x1540>
  404708:	ldr	x26, [sp, #8]
  40470c:	bl	403040 <__errno_location@plt>
  404710:	str	w26, [x0]
  404714:	mov	w27, #0xffffffff            	// #-1
  404718:	mov	w26, w26
  40471c:	tbz	w27, #31, 4045e0 <__fxstatat@plt+0x14f0>
  404720:	tbnz	w27, #31, 4047e4 <__fxstatat@plt+0x16f4>
  404724:	tbz	w25, #0, 404748 <__fxstatat@plt+0x1658>
  404728:	ldrb	w8, [x24, #9]
  40472c:	cbnz	w8, 404744 <__fxstatat@plt+0x1654>
  404730:	ldrb	w8, [x24, #10]
  404734:	mov	w26, #0x15                  	// #21
  404738:	cbz	w8, 4047e4 <__fxstatat@plt+0x16f4>
  40473c:	eor	w8, w23, #0x1
  404740:	tbnz	w8, #0, 4047e4 <__fxstatat@plt+0x16f4>
  404744:	mov	w28, #0x4                   	// #4
  404748:	mov	w0, #0x4                   	// #4
  40474c:	mov	x1, x19
  404750:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  404754:	cmp	w28, #0x4
  404758:	cset	w8, ne  // ne = any
  40475c:	cmp	w22, #0x2
  404760:	cset	w9, ne  // ne = any
  404764:	orr	w8, w9, w8
  404768:	orr	w8, w23, w8
  40476c:	mov	x19, x0
  404770:	tbz	w8, #0, 404824 <__fxstatat@plt+0x1734>
  404774:	ldr	x8, [sp, #48]
  404778:	cmn	x8, #0x1
  40477c:	b.eq	40489c <__fxstatat@plt+0x17ac>  // b.none
  404780:	tbnz	x8, #63, 4048d8 <__fxstatat@plt+0x17e8>
  404784:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  404788:	ldr	x20, [x8, #1184]
  40478c:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  404790:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  404794:	add	x8, x8, #0x257
  404798:	add	x9, x9, #0x27a
  40479c:	cmp	w27, #0x0
  4047a0:	csel	x1, x9, x8, eq  // eq = none
  4047a4:	mov	w2, #0x5                   	// #5
  4047a8:	mov	x0, xzr
  4047ac:	bl	402f90 <dcgettext@plt>
  4047b0:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  4047b4:	ldr	x21, [x8, #2360]
  4047b8:	mov	x22, x0
  4047bc:	mov	x0, sp
  4047c0:	bl	40a568 <__fxstatat@plt+0x7478>
  4047c4:	mov	x4, x0
  4047c8:	mov	w1, #0x1                   	// #1
  4047cc:	mov	x0, x20
  4047d0:	mov	x2, x22
  4047d4:	mov	x3, x21
  4047d8:	mov	x5, x19
  4047dc:	bl	402d90 <__fprintf_chk@plt>
  4047e0:	b	40486c <__fxstatat@plt+0x177c>
  4047e4:	mov	w0, #0x4                   	// #4
  4047e8:	mov	x1, x19
  4047ec:	mov	w20, #0x4                   	// #4
  4047f0:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4047f4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4047f8:	mov	x19, x0
  4047fc:	add	x1, x1, #0xf99
  404800:	mov	w2, #0x5                   	// #5
  404804:	mov	x0, xzr
  404808:	bl	402f90 <dcgettext@plt>
  40480c:	mov	x2, x0
  404810:	mov	w0, wzr
  404814:	mov	w1, w26
  404818:	mov	x3, x19
  40481c:	bl	402950 <error@plt>
  404820:	b	404878 <__fxstatat@plt+0x1788>
  404824:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  404828:	ldr	x20, [x8, #1184]
  40482c:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  404830:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  404834:	add	x8, x8, #0x207
  404838:	add	x9, x9, #0x237
  40483c:	cmp	w27, #0x0
  404840:	csel	x1, x9, x8, eq  // eq = none
  404844:	mov	w2, #0x5                   	// #5
  404848:	mov	x0, xzr
  40484c:	bl	402f90 <dcgettext@plt>
  404850:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  404854:	ldr	x3, [x8, #2360]
  404858:	mov	x2, x0
  40485c:	mov	w1, #0x1                   	// #1
  404860:	mov	x0, x20
  404864:	mov	x4, x19
  404868:	bl	402d90 <__fprintf_chk@plt>
  40486c:	bl	40fec8 <__fxstatat@plt+0xcdd8>
  404870:	tbz	w0, #0, 404580 <__fxstatat@plt+0x1490>
  404874:	mov	w20, #0x2                   	// #2
  404878:	mov	w0, w20
  40487c:	ldp	x20, x19, [sp, #208]
  404880:	ldp	x22, x21, [sp, #192]
  404884:	ldp	x24, x23, [sp, #176]
  404888:	ldp	x26, x25, [sp, #160]
  40488c:	ldp	x28, x27, [sp, #144]
  404890:	ldp	x29, x30, [sp, #128]
  404894:	add	sp, sp, #0xe0
  404898:	ret
  40489c:	mov	x3, sp
  4048a0:	mov	w4, #0x100                 	// #256
  4048a4:	mov	w0, wzr
  4048a8:	mov	w1, w21
  4048ac:	mov	x2, x20
  4048b0:	bl	4030f0 <__fxstatat@plt>
  4048b4:	cbz	w0, 4048d0 <__fxstatat@plt+0x17e0>
  4048b8:	mov	x8, #0xfffffffffffffffe    	// #-2
  4048bc:	str	x8, [sp, #48]
  4048c0:	bl	403040 <__errno_location@plt>
  4048c4:	ldrsw	x20, [x0]
  4048c8:	str	x20, [sp, #8]
  4048cc:	b	4048e0 <__fxstatat@plt+0x17f0>
  4048d0:	ldr	x8, [sp, #48]
  4048d4:	tbz	x8, #63, 404784 <__fxstatat@plt+0x1694>
  4048d8:	ldr	x20, [sp, #8]
  4048dc:	bl	403040 <__errno_location@plt>
  4048e0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4048e4:	str	w20, [x0]
  4048e8:	add	x1, x1, #0xf99
  4048ec:	mov	w2, #0x5                   	// #5
  4048f0:	mov	x0, xzr
  4048f4:	bl	402f90 <dcgettext@plt>
  4048f8:	mov	x2, x0
  4048fc:	mov	w0, wzr
  404900:	mov	w1, w20
  404904:	mov	x3, x19
  404908:	bl	402950 <error@plt>
  40490c:	mov	w20, #0x4                   	// #4
  404910:	b	404878 <__fxstatat@plt+0x1788>
  404914:	sub	sp, sp, #0xc0
  404918:	stp	x29, x30, [sp, #128]
  40491c:	stp	x22, x21, [sp, #160]
  404920:	stp	x20, x19, [sp, #176]
  404924:	str	x23, [sp, #144]
  404928:	mov	x19, x1
  40492c:	mov	x23, x0
  404930:	ldr	w0, [x0, #44]
  404934:	ldr	x1, [x1, #48]
  404938:	tst	w3, #0x1
  40493c:	mov	w8, #0x200                 	// #512
  404940:	mov	x22, x2
  404944:	csel	w2, w8, wzr, ne  // ne = any
  404948:	add	x29, sp, #0x80
  40494c:	mov	w20, w3
  404950:	bl	402a00 <unlinkat@plt>
  404954:	cbz	w0, 404a8c <__fxstatat@plt+0x199c>
  404958:	bl	403040 <__errno_location@plt>
  40495c:	ldr	w20, [x0]
  404960:	mov	x21, x0
  404964:	cmp	w20, #0x1e
  404968:	b.ne	4049a0 <__fxstatat@plt+0x18b0>  // b.any
  40496c:	ldr	w1, [x23, #44]
  404970:	ldr	x2, [x19, #48]
  404974:	mov	x3, sp
  404978:	mov	w4, #0x100                 	// #256
  40497c:	mov	w0, wzr
  404980:	bl	4030f0 <__fxstatat@plt>
  404984:	cbz	w0, 404994 <__fxstatat@plt+0x18a4>
  404988:	ldr	w8, [x21]
  40498c:	cmp	w8, #0x2
  404990:	b.eq	40499c <__fxstatat@plt+0x18ac>  // b.none
  404994:	mov	w8, #0x1e                  	// #30
  404998:	str	w8, [x21]
  40499c:	ldr	w20, [x21]
  4049a0:	ldrb	w8, [x22]
  4049a4:	cbz	w8, 4049d4 <__fxstatat@plt+0x18e4>
  4049a8:	cmp	w20, #0x16
  4049ac:	mov	w22, #0x2                   	// #2
  4049b0:	b.hi	4049cc <__fxstatat@plt+0x18dc>  // b.pmore
  4049b4:	mov	w8, #0x1                   	// #1
  4049b8:	mov	w9, #0x4                   	// #4
  4049bc:	lsl	w8, w8, w20
  4049c0:	movk	w9, #0x50, lsl #16
  4049c4:	tst	w8, w9
  4049c8:	b.ne	404adc <__fxstatat@plt+0x19ec>  // b.any
  4049cc:	cmp	w20, #0x54
  4049d0:	b.eq	404adc <__fxstatat@plt+0x19ec>  // b.none
  4049d4:	ldrh	w8, [x19, #108]
  4049d8:	cmp	w8, #0x4
  4049dc:	b.ne	404a20 <__fxstatat@plt+0x1930>  // b.any
  4049e0:	cmp	w20, #0x27
  4049e4:	b.hi	404a20 <__fxstatat@plt+0x1930>  // b.pmore
  4049e8:	mov	w8, w20
  4049ec:	mov	w9, #0x1                   	// #1
  4049f0:	lsl	x8, x9, x8
  4049f4:	mov	x9, #0x320000              	// #3276800
  4049f8:	movk	x9, #0x80, lsl #32
  4049fc:	tst	x8, x9
  404a00:	b.eq	404a20 <__fxstatat@plt+0x1930>  // b.none
  404a04:	ldr	w8, [x19, #64]
  404a08:	cmp	w8, #0xd
  404a0c:	b.eq	404a18 <__fxstatat@plt+0x1928>  // b.none
  404a10:	cmp	w8, #0x1
  404a14:	b.ne	404a20 <__fxstatat@plt+0x1930>  // b.any
  404a18:	mov	w20, w8
  404a1c:	str	w8, [x21]
  404a20:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  404a24:	add	x1, x1, #0xf99
  404a28:	mov	w2, #0x5                   	// #5
  404a2c:	mov	x0, xzr
  404a30:	bl	402f90 <dcgettext@plt>
  404a34:	ldr	x1, [x19, #56]
  404a38:	mov	x21, x0
  404a3c:	mov	w0, #0x4                   	// #4
  404a40:	mov	w22, #0x4                   	// #4
  404a44:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  404a48:	mov	x3, x0
  404a4c:	mov	w0, wzr
  404a50:	mov	w1, w20
  404a54:	mov	x2, x21
  404a58:	bl	402950 <error@plt>
  404a5c:	ldr	x8, [x19, #8]
  404a60:	ldr	x9, [x8, #88]
  404a64:	tbnz	x9, #63, 404adc <__fxstatat@plt+0x19ec>
  404a68:	mov	w9, #0x1                   	// #1
  404a6c:	ldr	x10, [x8, #32]
  404a70:	cbnz	x10, 404a84 <__fxstatat@plt+0x1994>
  404a74:	str	x9, [x8, #32]
  404a78:	ldr	x8, [x8, #8]
  404a7c:	ldr	x10, [x8, #88]
  404a80:	tbz	x10, #63, 404a6c <__fxstatat@plt+0x197c>
  404a84:	mov	w22, #0x4                   	// #4
  404a88:	b	404adc <__fxstatat@plt+0x19ec>
  404a8c:	ldrb	w8, [x22, #26]
  404a90:	cbz	w8, 404ad8 <__fxstatat@plt+0x19e8>
  404a94:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  404a98:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  404a9c:	add	x8, x8, #0x2a3
  404aa0:	add	x9, x9, #0x28d
  404aa4:	tst	w20, #0x1
  404aa8:	csel	x1, x9, x8, ne  // ne = any
  404aac:	mov	w2, #0x5                   	// #5
  404ab0:	mov	x0, xzr
  404ab4:	bl	402f90 <dcgettext@plt>
  404ab8:	ldr	x1, [x19, #56]
  404abc:	mov	x19, x0
  404ac0:	mov	w0, #0x4                   	// #4
  404ac4:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  404ac8:	mov	x2, x0
  404acc:	mov	w0, #0x1                   	// #1
  404ad0:	mov	x1, x19
  404ad4:	bl	402ba0 <__printf_chk@plt>
  404ad8:	mov	w22, #0x2                   	// #2
  404adc:	mov	w0, w22
  404ae0:	ldp	x20, x19, [sp, #176]
  404ae4:	ldp	x22, x21, [sp, #160]
  404ae8:	ldr	x23, [sp, #144]
  404aec:	ldp	x29, x30, [sp, #128]
  404af0:	add	sp, sp, #0xc0
  404af4:	ret
  404af8:	stp	x29, x30, [sp, #-48]!
  404afc:	stp	x20, x19, [sp, #32]
  404b00:	ldrb	w8, [x4, #37]
  404b04:	mov	x19, x4
  404b08:	str	x21, [sp, #16]
  404b0c:	mov	x29, sp
  404b10:	cbz	w8, 404b88 <__fxstatat@plt+0x1a98>
  404b14:	ldrb	w8, [x19, #35]
  404b18:	mov	x20, x0
  404b1c:	cbz	w8, 404b28 <__fxstatat@plt+0x1a38>
  404b20:	ldrb	w8, [x19, #38]
  404b24:	cbz	w8, 404b98 <__fxstatat@plt+0x1aa8>
  404b28:	bl	403040 <__errno_location@plt>
  404b2c:	mov	w8, #0x5f                  	// #95
  404b30:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404b34:	str	w8, [x0]
  404b38:	add	x1, x1, #0x2c8
  404b3c:	mov	w2, #0x5                   	// #5
  404b40:	mov	x0, xzr
  404b44:	bl	402f90 <dcgettext@plt>
  404b48:	mov	x21, x0
  404b4c:	mov	w0, #0x4                   	// #4
  404b50:	mov	x1, x20
  404b54:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  404b58:	mov	x3, x0
  404b5c:	mov	w1, #0x5f                  	// #95
  404b60:	mov	w0, wzr
  404b64:	mov	x2, x21
  404b68:	bl	402950 <error@plt>
  404b6c:	ldrb	w8, [x19, #38]
  404b70:	cmp	w8, #0x0
  404b74:	cset	w0, eq  // eq = none
  404b78:	ldp	x20, x19, [sp, #32]
  404b7c:	ldr	x21, [sp, #16]
  404b80:	ldp	x29, x30, [sp], #48
  404b84:	ret
  404b88:	ldrb	w8, [x19, #33]
  404b8c:	mov	w0, #0x1                   	// #1
  404b90:	cbz	w8, 404b78 <__fxstatat@plt+0x1a88>
  404b94:	tbz	w3, #0, 404b78 <__fxstatat@plt+0x1a88>
  404b98:	bl	403040 <__errno_location@plt>
  404b9c:	mov	w8, #0x5f                  	// #95
  404ba0:	str	w8, [x0]
  404ba4:	mov	w0, #0x1                   	// #1
  404ba8:	ldp	x20, x19, [sp, #32]
  404bac:	ldr	x21, [sp, #16]
  404bb0:	ldp	x29, x30, [sp], #48
  404bb4:	ret
  404bb8:	stp	x29, x30, [sp, #-32]!
  404bbc:	stp	x20, x19, [sp, #16]
  404bc0:	ldrb	w8, [x3, #35]
  404bc4:	mov	x19, x0
  404bc8:	mov	x29, sp
  404bcc:	cbz	w8, 404bd8 <__fxstatat@plt+0x1ae8>
  404bd0:	ldrb	w8, [x3, #38]
  404bd4:	cbz	w8, 404c30 <__fxstatat@plt+0x1b40>
  404bd8:	bl	403040 <__errno_location@plt>
  404bdc:	mov	w8, #0x5f                  	// #95
  404be0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404be4:	str	w8, [x0]
  404be8:	add	x1, x1, #0x2ed
  404bec:	mov	w2, #0x5                   	// #5
  404bf0:	mov	x0, xzr
  404bf4:	bl	402f90 <dcgettext@plt>
  404bf8:	mov	x20, x0
  404bfc:	mov	w1, #0x4                   	// #4
  404c00:	mov	w0, wzr
  404c04:	mov	x2, x19
  404c08:	bl	40d330 <__fxstatat@plt+0xa240>
  404c0c:	mov	x3, x0
  404c10:	mov	w1, #0x5f                  	// #95
  404c14:	mov	w0, wzr
  404c18:	mov	x2, x20
  404c1c:	bl	402950 <error@plt>
  404c20:	ldp	x20, x19, [sp, #16]
  404c24:	mov	w0, wzr
  404c28:	ldp	x29, x30, [sp], #32
  404c2c:	ret
  404c30:	bl	403040 <__errno_location@plt>
  404c34:	mov	w8, #0x5f                  	// #95
  404c38:	str	w8, [x0]
  404c3c:	ldp	x20, x19, [sp, #16]
  404c40:	mov	w0, wzr
  404c44:	ldp	x29, x30, [sp], #32
  404c48:	ret
  404c4c:	stp	x29, x30, [sp, #-32]!
  404c50:	adrp	x2, 40b000 <__fxstatat@plt+0x7f10>
  404c54:	adrp	x3, 40b000 <__fxstatat@plt+0x7f10>
  404c58:	adrp	x4, 40b000 <__fxstatat@plt+0x7f10>
  404c5c:	str	x19, [sp, #16]
  404c60:	mov	x19, x0
  404c64:	add	x2, x2, #0xad4
  404c68:	add	x3, x3, #0xb1c
  404c6c:	add	x4, x4, #0xba0
  404c70:	mov	w0, #0x3d                  	// #61
  404c74:	mov	x1, xzr
  404c78:	mov	x29, sp
  404c7c:	bl	40adc4 <__fxstatat@plt+0x7cd4>
  404c80:	str	x0, [x19, #64]
  404c84:	ldr	x19, [sp, #16]
  404c88:	ldp	x29, x30, [sp], #32
  404c8c:	ret
  404c90:	stp	x29, x30, [sp, #-32]!
  404c94:	adrp	x2, 40b000 <__fxstatat@plt+0x7f10>
  404c98:	adrp	x3, 40b000 <__fxstatat@plt+0x7f10>
  404c9c:	adrp	x4, 40b000 <__fxstatat@plt+0x7f10>
  404ca0:	str	x19, [sp, #16]
  404ca4:	mov	x19, x0
  404ca8:	add	x2, x2, #0xb0c
  404cac:	add	x3, x3, #0xb1c
  404cb0:	add	x4, x4, #0xba0
  404cb4:	mov	w0, #0x3d                  	// #61
  404cb8:	mov	x1, xzr
  404cbc:	mov	x29, sp
  404cc0:	bl	40adc4 <__fxstatat@plt+0x7cd4>
  404cc4:	str	x0, [x19, #72]
  404cc8:	ldr	x19, [sp, #16]
  404ccc:	ldp	x29, x30, [sp], #32
  404cd0:	ret
  404cd4:	sub	sp, sp, #0x30
  404cd8:	stp	x29, x30, [sp, #32]
  404cdc:	add	x29, sp, #0x20
  404ce0:	mov	x8, x3
  404ce4:	adrp	x9, 427000 <__fxstatat@plt+0x23f10>
  404ce8:	add	x9, x9, #0x4f8
  404cec:	and	w2, w2, #0x1
  404cf0:	sub	x7, x29, #0x4
  404cf4:	stp	x4, x5, [sp]
  404cf8:	mov	w6, #0x1                   	// #1
  404cfc:	mov	x3, xzr
  404d00:	mov	x4, xzr
  404d04:	mov	x5, x8
  404d08:	stp	x0, x1, [x9]
  404d0c:	sturb	wzr, [x29, #-4]
  404d10:	bl	404d24 <__fxstatat@plt+0x1c34>
  404d14:	ldp	x29, x30, [sp, #32]
  404d18:	and	w0, w0, #0x1
  404d1c:	add	sp, sp, #0x30
  404d20:	ret
  404d24:	stp	x29, x30, [sp, #-96]!
  404d28:	stp	x28, x27, [sp, #16]
  404d2c:	stp	x26, x25, [sp, #32]
  404d30:	stp	x24, x23, [sp, #48]
  404d34:	stp	x22, x21, [sp, #64]
  404d38:	stp	x20, x19, [sp, #80]
  404d3c:	mov	x29, sp
  404d40:	sub	sp, sp, #0x340
  404d44:	ldr	x24, [x29, #96]
  404d48:	mov	x19, sp
  404d4c:	stp	x7, x4, [x19, #136]
  404d50:	str	x3, [x19, #128]
  404d54:	strb	wzr, [x24]
  404d58:	mov	x28, x5
  404d5c:	ldrb	w8, [x28, #24]!
  404d60:	ldr	x25, [x29, #104]
  404d64:	mov	x21, x5
  404d68:	mov	x22, x1
  404d6c:	ldr	w23, [x28, #28]
  404d70:	mov	x27, x0
  404d74:	str	w6, [x19, #156]
  404d78:	cbz	w8, 404da8 <__fxstatat@plt+0x1cb8>
  404d7c:	tbz	w23, #31, 404db8 <__fxstatat@plt+0x1cc8>
  404d80:	mov	w0, #0xffffff9c            	// #-100
  404d84:	mov	w2, #0xffffff9c            	// #-100
  404d88:	mov	w4, #0x1                   	// #1
  404d8c:	mov	x1, x27
  404d90:	mov	x3, x22
  404d94:	bl	40d844 <__fxstatat@plt+0xa754>
  404d98:	cbz	w0, 404db0 <__fxstatat@plt+0x1cc0>
  404d9c:	bl	403040 <__errno_location@plt>
  404da0:	ldr	w23, [x0]
  404da4:	b	404db4 <__fxstatat@plt+0x1cc4>
  404da8:	and	w20, w2, #0x1
  404dac:	b	404dc8 <__fxstatat@plt+0x1cd8>
  404db0:	mov	w23, wzr
  404db4:	ldr	w6, [x19, #156]
  404db8:	cmp	w23, #0x0
  404dbc:	cset	w20, eq  // eq = none
  404dc0:	cbz	x25, 404dc8 <__fxstatat@plt+0x1cd8>
  404dc4:	strb	w20, [x25]
  404dc8:	cbz	w23, 404de4 <__fxstatat@plt+0x1cf4>
  404dcc:	cmp	w23, #0x11
  404dd0:	b.ne	404dec <__fxstatat@plt+0x1cfc>  // b.any
  404dd4:	ldr	w8, [x21, #8]
  404dd8:	cmp	w8, #0x2
  404ddc:	b.ne	404dec <__fxstatat@plt+0x1cfc>  // b.any
  404de0:	b	404eb8 <__fxstatat@plt+0x1dc8>
  404de4:	ldrb	w8, [x21, #49]
  404de8:	cbnz	w8, 404eb8 <__fxstatat@plt+0x1dc8>
  404dec:	ldr	w8, [x21, #4]
  404df0:	cmp	w23, #0x0
  404df4:	mov	x26, x27
  404df8:	csel	x27, x22, x27, eq  // eq = none
  404dfc:	add	x2, x19, #0x120
  404e00:	cmp	w8, #0x2
  404e04:	b.ne	404e80 <__fxstatat@plt+0x1d90>  // b.any
  404e08:	mov	w0, wzr
  404e0c:	mov	x1, x27
  404e10:	bl	402f30 <__lxstat@plt>
  404e14:	cbz	w0, 404e90 <__fxstatat@plt+0x1da0>
  404e18:	bl	403040 <__errno_location@plt>
  404e1c:	ldr	w20, [x0]
  404e20:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404e24:	add	x1, x1, #0x316
  404e28:	mov	w2, #0x5                   	// #5
  404e2c:	mov	x0, xzr
  404e30:	bl	402f90 <dcgettext@plt>
  404e34:	mov	x21, x0
  404e38:	mov	w0, #0x4                   	// #4
  404e3c:	mov	x1, x27
  404e40:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  404e44:	mov	x3, x0
  404e48:	mov	w0, wzr
  404e4c:	mov	w1, w20
  404e50:	mov	x2, x21
  404e54:	bl	402950 <error@plt>
  404e58:	mov	w23, wzr
  404e5c:	and	w0, w23, #0x1
  404e60:	mov	sp, x29
  404e64:	ldp	x20, x19, [sp, #80]
  404e68:	ldp	x22, x21, [sp, #64]
  404e6c:	ldp	x24, x23, [sp, #48]
  404e70:	ldp	x26, x25, [sp, #32]
  404e74:	ldp	x28, x27, [sp, #16]
  404e78:	ldp	x29, x30, [sp], #96
  404e7c:	ret
  404e80:	mov	w0, wzr
  404e84:	mov	x1, x27
  404e88:	bl	403060 <__xstat@plt>
  404e8c:	cbnz	w0, 404e18 <__fxstatat@plt+0x1d28>
  404e90:	ldr	w8, [x19, #304]
  404e94:	mov	w9, w8
  404e98:	and	w8, w8, #0xf000
  404e9c:	cmp	w8, #0x4, lsl #12
  404ea0:	b.ne	404f28 <__fxstatat@plt+0x1e38>  // b.any
  404ea4:	ldrb	w8, [x21, #42]
  404ea8:	ldr	w6, [x19, #156]
  404eac:	mov	x27, x26
  404eb0:	mov	w26, w9
  404eb4:	cbz	w8, 404f8c <__fxstatat@plt+0x1e9c>
  404eb8:	tbz	w6, #0, 404f38 <__fxstatat@plt+0x1e48>
  404ebc:	ldr	x0, [x21, #72]
  404ec0:	cbz	x0, 404f38 <__fxstatat@plt+0x1e48>
  404ec4:	and	w8, w26, #0xf000
  404ec8:	cmp	w8, #0x4, lsl #12
  404ecc:	b.eq	404fdc <__fxstatat@plt+0x1eec>  // b.none
  404ed0:	ldr	w8, [x21]
  404ed4:	cbnz	w8, 404fdc <__fxstatat@plt+0x1eec>
  404ed8:	add	x2, x19, #0x120
  404edc:	mov	x1, x27
  404ee0:	bl	40a52c <__fxstatat@plt+0x743c>
  404ee4:	tbz	w0, #0, 404fd8 <__fxstatat@plt+0x1ee8>
  404ee8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404eec:	add	x1, x1, #0x34d
  404ef0:	mov	w2, #0x5                   	// #5
  404ef4:	mov	x0, xzr
  404ef8:	bl	402f90 <dcgettext@plt>
  404efc:	mov	x20, x0
  404f00:	mov	w0, #0x4                   	// #4
  404f04:	mov	x1, x27
  404f08:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  404f0c:	mov	x3, x0
  404f10:	mov	w0, wzr
  404f14:	mov	w1, wzr
  404f18:	mov	x2, x20
  404f1c:	bl	402950 <error@plt>
  404f20:	mov	w23, #0x1                   	// #1
  404f24:	b	404e5c <__fxstatat@plt+0x1d6c>
  404f28:	ldr	w6, [x19, #156]
  404f2c:	mov	x27, x26
  404f30:	mov	w26, w9
  404f34:	tbnz	w6, #0, 404ebc <__fxstatat@plt+0x1dcc>
  404f38:	ldr	w8, [x21, #4]
  404f3c:	cmp	w8, #0x4
  404f40:	b.ne	404ff8 <__fxstatat@plt+0x1f08>  // b.any
  404f44:	mov	w8, #0x1                   	// #1
  404f48:	str	w8, [x19, #104]
  404f4c:	cbz	w20, 40500c <__fxstatat@plt+0x1f1c>
  404f50:	mov	w8, #0x1                   	// #1
  404f54:	mov	w10, wzr
  404f58:	str	xzr, [x19, #112]
  404f5c:	str	w8, [x19, #120]
  404f60:	tbz	w6, #0, 405670 <__fxstatat@plt+0x2580>
  404f64:	ldr	x8, [x21, #64]
  404f68:	cbz	x8, 405670 <__fxstatat@plt+0x2580>
  404f6c:	ldrb	w8, [x28]
  404f70:	cbnz	w8, 405670 <__fxstatat@plt+0x2580>
  404f74:	ldr	w8, [x21]
  404f78:	cbnz	w8, 405670 <__fxstatat@plt+0x2580>
  404f7c:	mov	x20, x27
  404f80:	tbz	w10, #0, 4055ec <__fxstatat@plt+0x24fc>
  404f84:	add	x27, x19, #0xa0
  404f88:	b	405608 <__fxstatat@plt+0x2518>
  404f8c:	ldrb	w8, [x21, #25]
  404f90:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  404f94:	adrp	x10, 415000 <__fxstatat@plt+0x11f10>
  404f98:	add	x9, x9, #0x337
  404f9c:	add	x10, x10, #0x325
  404fa0:	cmp	w8, #0x0
  404fa4:	csel	x1, x10, x9, eq  // eq = none
  404fa8:	mov	w2, #0x5                   	// #5
  404fac:	mov	x0, xzr
  404fb0:	bl	402f90 <dcgettext@plt>
  404fb4:	mov	x20, x0
  404fb8:	mov	w0, #0x4                   	// #4
  404fbc:	mov	x1, x27
  404fc0:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  404fc4:	mov	x3, x0
  404fc8:	mov	w0, wzr
  404fcc:	mov	w1, wzr
  404fd0:	mov	x2, x20
  404fd4:	b	404e54 <__fxstatat@plt+0x1d64>
  404fd8:	ldr	x0, [x21, #72]
  404fdc:	add	x2, x19, #0x120
  404fe0:	mov	x1, x27
  404fe4:	bl	40a4a8 <__fxstatat@plt+0x73b8>
  404fe8:	ldr	w6, [x19, #156]
  404fec:	ldr	w8, [x21, #4]
  404ff0:	cmp	w8, #0x4
  404ff4:	b.eq	404f44 <__fxstatat@plt+0x1e54>  // b.none
  404ff8:	cmp	w8, #0x3
  404ffc:	cset	w8, eq  // eq = none
  405000:	and	w8, w8, w6
  405004:	str	w8, [x19, #104]
  405008:	cbnz	w20, 404f50 <__fxstatat@plt+0x1e60>
  40500c:	cmp	w23, #0x11
  405010:	b.ne	40502c <__fxstatat@plt+0x1f3c>  // b.any
  405014:	ldr	w8, [x21, #8]
  405018:	cmp	w8, #0x2
  40501c:	b.ne	40502c <__fxstatat@plt+0x1f3c>  // b.any
  405020:	mov	w10, wzr
  405024:	str	wzr, [x19, #120]
  405028:	b	405164 <__fxstatat@plt+0x2074>
  40502c:	mov	w8, w26
  405030:	str	x25, [x19, #96]
  405034:	mov	w25, w8
  405038:	and	w8, w8, #0xf000
  40503c:	mov	x26, x24
  405040:	cmp	w8, #0x8, lsl #12
  405044:	b.ne	405080 <__fxstatat@plt+0x1f90>  // b.any
  405048:	ldrb	w8, [x28]
  40504c:	cbnz	w8, 405098 <__fxstatat@plt+0x1fa8>
  405050:	ldrb	w8, [x21, #44]
  405054:	cbnz	w8, 405098 <__fxstatat@plt+0x1fa8>
  405058:	ldrb	w8, [x21, #23]
  40505c:	cbnz	w8, 405098 <__fxstatat@plt+0x1fa8>
  405060:	ldr	w8, [x21]
  405064:	cbnz	w8, 405098 <__fxstatat@plt+0x1fa8>
  405068:	ldrb	w8, [x21, #21]
  40506c:	cbnz	w8, 405098 <__fxstatat@plt+0x1fa8>
  405070:	mov	x20, x27
  405074:	mov	w24, wzr
  405078:	mov	w4, wzr
  40507c:	b	4050a4 <__fxstatat@plt+0x1fb4>
  405080:	ldrb	w9, [x21, #20]
  405084:	cbz	w9, 405098 <__fxstatat@plt+0x1fa8>
  405088:	cmp	w8, #0x4, lsl #12
  40508c:	b.eq	405098 <__fxstatat@plt+0x1fa8>  // b.none
  405090:	cmp	w8, #0xa, lsl #12
  405094:	b.ne	405048 <__fxstatat@plt+0x1f58>  // b.any
  405098:	mov	x20, x27
  40509c:	mov	w4, #0x100                 	// #256
  4050a0:	mov	w24, #0x1                   	// #1
  4050a4:	add	x3, x19, #0xa0
  4050a8:	mov	w1, #0xffffff9c            	// #-100
  4050ac:	mov	w0, wzr
  4050b0:	mov	x2, x22
  4050b4:	bl	4030f0 <__fxstatat@plt>
  4050b8:	cbz	w0, 4050ec <__fxstatat@plt+0x1ffc>
  4050bc:	bl	403040 <__errno_location@plt>
  4050c0:	ldr	w27, [x0]
  4050c4:	cmp	w27, #0x2
  4050c8:	b.eq	40513c <__fxstatat@plt+0x204c>  // b.none
  4050cc:	ldr	w6, [x19, #156]
  4050d0:	cmp	w27, #0x28
  4050d4:	b.ne	405108 <__fxstatat@plt+0x2018>  // b.any
  4050d8:	ldrb	w8, [x21, #22]
  4050dc:	cbz	w8, 405108 <__fxstatat@plt+0x2018>
  4050e0:	mov	x24, x26
  4050e4:	str	wzr, [x19, #120]
  4050e8:	b	40514c <__fxstatat@plt+0x205c>
  4050ec:	ldr	w6, [x19, #156]
  4050f0:	str	wzr, [x19, #120]
  4050f4:	mov	x27, x20
  4050f8:	mov	w10, w24
  4050fc:	mov	x24, x26
  405100:	mov	w26, w25
  405104:	b	405160 <__fxstatat@plt+0x2070>
  405108:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40510c:	add	x1, x1, #0x316
  405110:	mov	w2, #0x5                   	// #5
  405114:	mov	x0, xzr
  405118:	bl	402f90 <dcgettext@plt>
  40511c:	mov	x21, x0
  405120:	mov	w0, #0x4                   	// #4
  405124:	mov	x1, x22
  405128:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  40512c:	mov	x3, x0
  405130:	mov	w0, wzr
  405134:	mov	w1, w27
  405138:	b	404e50 <__fxstatat@plt+0x1d60>
  40513c:	ldr	w6, [x19, #156]
  405140:	mov	w8, #0x1                   	// #1
  405144:	str	w8, [x19, #120]
  405148:	mov	x24, x26
  40514c:	cmp	w23, #0x11
  405150:	mov	w10, wzr
  405154:	mov	x27, x20
  405158:	mov	w26, w25
  40515c:	b.ne	405254 <__fxstatat@plt+0x2164>  // b.any
  405160:	ldr	x25, [x19, #96]
  405164:	ldr	w8, [x21, #8]
  405168:	str	x27, [x19, #80]
  40516c:	str	w10, [x19, #96]
  405170:	cmp	w8, #0x2
  405174:	b.ne	4051c0 <__fxstatat@plt+0x20d0>  // b.any
  405178:	mov	x27, x22
  40517c:	mov	w22, wzr
  405180:	and	w20, w26, #0xf000
  405184:	cmp	w20, #0x4, lsl #12
  405188:	b.eq	4052c0 <__fxstatat@plt+0x21d0>  // b.none
  40518c:	ldrb	w8, [x21, #45]
  405190:	cbz	w8, 4052c0 <__fxstatat@plt+0x21d0>
  405194:	ldrb	w8, [x21, #31]
  405198:	cbz	w8, 405260 <__fxstatat@plt+0x2170>
  40519c:	ldrb	w8, [x28]
  4051a0:	ldr	x9, [x19, #160]
  4051a4:	ldr	x10, [x19, #288]
  4051a8:	cmp	w8, #0x0
  4051ac:	cset	w8, eq  // eq = none
  4051b0:	cmp	x9, x10
  4051b4:	cset	w9, ne  // ne = any
  4051b8:	orr	w3, w8, w9
  4051bc:	b	405264 <__fxstatat@plt+0x2174>
  4051c0:	ldr	x8, [x19, #296]
  4051c4:	ldr	x9, [x19, #168]
  4051c8:	mov	x27, x22
  4051cc:	cmp	x8, x9
  4051d0:	b.ne	4051f4 <__fxstatat@plt+0x2104>  // b.any
  4051d4:	ldr	x8, [x19, #288]
  4051d8:	ldr	x9, [x19, #160]
  4051dc:	cmp	x8, x9
  4051e0:	b.ne	4054e8 <__fxstatat@plt+0x23f8>  // b.any
  4051e4:	ldrb	w8, [x21, #23]
  4051e8:	mov	w22, #0x1                   	// #1
  4051ec:	cbnz	w8, 405180 <__fxstatat@plt+0x2090>
  4051f0:	b	4051f8 <__fxstatat@plt+0x2108>
  4051f4:	mov	w22, wzr
  4051f8:	ldr	w8, [x21, #4]
  4051fc:	cmp	w8, #0x2
  405200:	b.ne	4054f8 <__fxstatat@plt+0x2408>  // b.any
  405204:	ldr	w8, [x19, #304]
  405208:	and	w9, w8, #0xf000
  40520c:	cmp	w9, #0xa, lsl #12
  405210:	b.ne	4053e4 <__fxstatat@plt+0x22f4>  // b.any
  405214:	ldr	w9, [x19, #176]
  405218:	and	w9, w9, #0xf000
  40521c:	cmp	w9, #0xa, lsl #12
  405220:	b.ne	4053e4 <__fxstatat@plt+0x22f4>  // b.any
  405224:	ldr	x0, [x19, #80]
  405228:	mov	x1, x27
  40522c:	bl	40dae4 <__fxstatat@plt+0xa9f4>
  405230:	tbnz	w0, #0, 406e10 <__fxstatat@plt+0x3d20>
  405234:	ldr	w8, [x21]
  405238:	cbnz	w8, 405408 <__fxstatat@plt+0x2318>
  40523c:	tbz	w22, #0, 405408 <__fxstatat@plt+0x2318>
  405240:	ldrb	w8, [x28]
  405244:	cbnz	w8, 406e10 <__fxstatat@plt+0x3d20>
  405248:	ldr	w6, [x19, #156]
  40524c:	mov	w22, #0x1                   	// #1
  405250:	b	405180 <__fxstatat@plt+0x2090>
  405254:	ldr	x25, [x19, #96]
  405258:	str	xzr, [x19, #112]
  40525c:	b	404f60 <__fxstatat@plt+0x1e70>
  405260:	mov	w3, wzr
  405264:	add	x1, x19, #0xa0
  405268:	add	x2, x19, #0x120
  40526c:	mov	x0, x27
  405270:	bl	40e354 <__fxstatat@plt+0xb264>
  405274:	ldr	w6, [x19, #156]
  405278:	tbnz	w0, #31, 4052c0 <__fxstatat@plt+0x21d0>
  40527c:	cbz	x25, 405288 <__fxstatat@plt+0x2198>
  405280:	mov	w8, #0x1                   	// #1
  405284:	strb	w8, [x25]
  405288:	ldp	x2, x1, [x19, #288]
  40528c:	mov	x0, x27
  405290:	bl	408f0c <__fxstatat@plt+0x5e1c>
  405294:	cbz	x0, 4059dc <__fxstatat@plt+0x28ec>
  405298:	ldrb	w3, [x21, #46]
  40529c:	ldr	w4, [x19, #104]
  4052a0:	mov	w2, #0x1                   	// #1
  4052a4:	mov	x1, x27
  4052a8:	mov	w23, #0x1                   	// #1
  4052ac:	stp	x0, x27, [x19, #88]
  4052b0:	bl	408310 <__fxstatat@plt+0x5220>
  4052b4:	tbnz	w0, #0, 404e5c <__fxstatat@plt+0x1d6c>
  4052b8:	str	xzr, [x19, #112]
  4052bc:	b	4062f8 <__fxstatat@plt+0x3208>
  4052c0:	ldrb	w8, [x28]
  4052c4:	cbz	w8, 405344 <__fxstatat@plt+0x2254>
  4052c8:	ldr	w8, [x21, #8]
  4052cc:	cmp	w8, #0x2
  4052d0:	b.eq	405334 <__fxstatat@plt+0x2244>  // b.none
  4052d4:	cmp	w8, #0x3
  4052d8:	b.eq	40531c <__fxstatat@plt+0x222c>  // b.none
  4052dc:	cmp	w8, #0x4
  4052e0:	b.ne	405384 <__fxstatat@plt+0x2294>  // b.any
  4052e4:	ldrb	w8, [x21, #47]
  4052e8:	cbz	w8, 405384 <__fxstatat@plt+0x2294>
  4052ec:	ldr	w8, [x19, #176]
  4052f0:	and	w8, w8, #0xf000
  4052f4:	cmp	w8, #0xa, lsl #12
  4052f8:	b.eq	405384 <__fxstatat@plt+0x2294>  // b.none
  4052fc:	bl	40f858 <__fxstatat@plt+0xc768>
  405300:	ldr	w6, [x19, #156]
  405304:	tbnz	w0, #0, 405384 <__fxstatat@plt+0x2294>
  405308:	mov	w1, #0x2                   	// #2
  40530c:	mov	x0, x27
  405310:	bl	402a50 <euidaccess@plt>
  405314:	ldr	w6, [x19, #156]
  405318:	cbz	w0, 405384 <__fxstatat@plt+0x2294>
  40531c:	add	x2, x19, #0xa0
  405320:	mov	x0, x21
  405324:	mov	x1, x27
  405328:	bl	408414 <__fxstatat@plt+0x5324>
  40532c:	ldr	w6, [x19, #156]
  405330:	tbnz	w0, #0, 405384 <__fxstatat@plt+0x2294>
  405334:	mov	w23, #0x1                   	// #1
  405338:	cbz	x25, 404e5c <__fxstatat@plt+0x1d6c>
  40533c:	strb	w23, [x25]
  405340:	b	404e5c <__fxstatat@plt+0x1d6c>
  405344:	cmp	w20, #0x4, lsl #12
  405348:	b.eq	405384 <__fxstatat@plt+0x2294>  // b.none
  40534c:	ldr	w8, [x21, #8]
  405350:	cmp	w8, #0x2
  405354:	b.eq	4059dc <__fxstatat@plt+0x28ec>  // b.none
  405358:	cmp	w8, #0x3
  40535c:	b.ne	405384 <__fxstatat@plt+0x2294>  // b.any
  405360:	add	x2, x19, #0xa0
  405364:	mov	x0, x21
  405368:	mov	x1, x27
  40536c:	bl	408414 <__fxstatat@plt+0x5324>
  405370:	mov	w23, #0x1                   	// #1
  405374:	cbnz	w22, 404e5c <__fxstatat@plt+0x1d6c>
  405378:	ldr	w6, [x19, #156]
  40537c:	tbnz	w0, #0, 405388 <__fxstatat@plt+0x2298>
  405380:	b	404e5c <__fxstatat@plt+0x1d6c>
  405384:	cbnz	w22, 4059dc <__fxstatat@plt+0x28ec>
  405388:	ldr	w8, [x19, #176]
  40538c:	and	w8, w8, #0xf000
  405390:	cmp	w8, #0x4, lsl #12
  405394:	b.eq	405410 <__fxstatat@plt+0x2320>  // b.none
  405398:	cmp	w20, #0x4, lsl #12
  40539c:	b.ne	4053b0 <__fxstatat@plt+0x22c0>  // b.any
  4053a0:	ldrb	w8, [x28]
  4053a4:	cbz	w8, 406108 <__fxstatat@plt+0x3018>
  4053a8:	ldr	w8, [x21]
  4053ac:	cbz	w8, 406108 <__fxstatat@plt+0x3018>
  4053b0:	tbz	w6, #0, 405410 <__fxstatat@plt+0x2320>
  4053b4:	ldr	w8, [x21]
  4053b8:	cmp	w8, #0x3
  4053bc:	b.eq	405410 <__fxstatat@plt+0x2320>  // b.none
  4053c0:	ldr	x0, [x21, #64]
  4053c4:	add	x2, x19, #0xa0
  4053c8:	mov	x1, x27
  4053cc:	bl	40a52c <__fxstatat@plt+0x743c>
  4053d0:	ldr	w6, [x19, #156]
  4053d4:	tbz	w0, #0, 405410 <__fxstatat@plt+0x2320>
  4053d8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4053dc:	add	x1, x1, #0x3ce
  4053e0:	b	406110 <__fxstatat@plt+0x3020>
  4053e4:	add	x12, x19, #0x120
  4053e8:	add	x11, x19, #0xa0
  4053ec:	ldr	w9, [x21]
  4053f0:	cbz	w9, 405588 <__fxstatat@plt+0x2498>
  4053f4:	tbz	w22, #0, 405e70 <__fxstatat@plt+0x2d80>
  4053f8:	ldr	x0, [x19, #80]
  4053fc:	mov	x1, x27
  405400:	bl	40dae4 <__fxstatat@plt+0xa9f4>
  405404:	tbnz	w0, #0, 406e10 <__fxstatat@plt+0x3d20>
  405408:	ldr	w6, [x19, #156]
  40540c:	b	40517c <__fxstatat@plt+0x208c>
  405410:	cmp	w20, #0x4, lsl #12
  405414:	b.eq	405438 <__fxstatat@plt+0x2348>  // b.none
  405418:	ldr	w8, [x19, #176]
  40541c:	and	w8, w8, #0xf000
  405420:	cmp	w8, #0x4, lsl #12
  405424:	b.ne	405438 <__fxstatat@plt+0x2348>  // b.any
  405428:	ldrb	w8, [x28]
  40542c:	cbz	w8, 4063c4 <__fxstatat@plt+0x32d4>
  405430:	ldr	w8, [x21]
  405434:	cbz	w8, 4063c4 <__fxstatat@plt+0x32d4>
  405438:	ldrb	w20, [x28]
  40543c:	cbz	w20, 405468 <__fxstatat@plt+0x2378>
  405440:	ldr	w8, [x19, #304]
  405444:	and	w8, w8, #0xf000
  405448:	cmp	w8, #0x4, lsl #12
  40544c:	b.ne	405468 <__fxstatat@plt+0x2378>  // b.any
  405450:	ldr	w8, [x19, #176]
  405454:	and	w8, w8, #0xf000
  405458:	cmp	w8, #0x4, lsl #12
  40545c:	b.eq	405468 <__fxstatat@plt+0x2378>  // b.none
  405460:	ldr	w8, [x21]
  405464:	cbz	w8, 4065e4 <__fxstatat@plt+0x34f4>
  405468:	ldr	w22, [x21]
  40546c:	cbz	w22, 4054c0 <__fxstatat@plt+0x23d0>
  405470:	ldr	x0, [x19, #80]
  405474:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  405478:	ldrb	w8, [x0]
  40547c:	ldr	w6, [x19, #156]
  405480:	mov	x23, x0
  405484:	cmp	w8, #0x2e
  405488:	b.ne	4054ac <__fxstatat@plt+0x23bc>  // b.any
  40548c:	ldrb	w8, [x23, #1]
  405490:	cmp	w8, #0x2e
  405494:	mov	w8, #0x1                   	// #1
  405498:	cinc	x8, x8, eq  // eq = none
  40549c:	ldrb	w8, [x23, x8]
  4054a0:	cbz	w8, 4054c0 <__fxstatat@plt+0x23d0>
  4054a4:	cmp	w8, #0x2f
  4054a8:	b.eq	4054c0 <__fxstatat@plt+0x23d0>  // b.none
  4054ac:	cbnz	w20, 405ea8 <__fxstatat@plt+0x2db8>
  4054b0:	ldr	w8, [x19, #176]
  4054b4:	and	w8, w8, #0xf000
  4054b8:	cmp	w8, #0x4, lsl #12
  4054bc:	b.ne	405ea8 <__fxstatat@plt+0x2db8>  // b.any
  4054c0:	ldr	w8, [x19, #176]
  4054c4:	and	w8, w8, #0xf000
  4054c8:	cmp	w8, #0x4, lsl #12
  4054cc:	b.ne	406044 <__fxstatat@plt+0x2f54>  // b.any
  4054d0:	mov	x22, x27
  4054d4:	ldr	x27, [x19, #80]
  4054d8:	ldr	w10, [x19, #96]
  4054dc:	str	xzr, [x19, #112]
  4054e0:	mov	w23, #0x11                  	// #17
  4054e4:	b	404f60 <__fxstatat@plt+0x1e70>
  4054e8:	mov	w22, wzr
  4054ec:	ldr	w8, [x21, #4]
  4054f0:	cmp	w8, #0x2
  4054f4:	b.eq	405204 <__fxstatat@plt+0x2114>  // b.none
  4054f8:	cbz	w22, 405180 <__fxstatat@plt+0x2090>
  4054fc:	sub	x2, x29, #0xa0
  405500:	mov	w0, wzr
  405504:	mov	x1, x27
  405508:	bl	402f30 <__lxstat@plt>
  40550c:	ldr	w6, [x19, #156]
  405510:	mov	w22, wzr
  405514:	cbnz	w0, 405180 <__fxstatat@plt+0x2090>
  405518:	ldr	x1, [x19, #80]
  40551c:	add	x2, x19, #0x220
  405520:	bl	402f30 <__lxstat@plt>
  405524:	ldr	w6, [x19, #156]
  405528:	mov	w22, wzr
  40552c:	cbnz	w0, 405180 <__fxstatat@plt+0x2090>
  405530:	ldp	x12, x9, [x29, #-160]
  405534:	ldr	x10, [x19, #552]
  405538:	ldr	x11, [x19, #544]
  40553c:	ldr	w8, [x19, #560]
  405540:	cmp	x10, x9
  405544:	cset	w10, eq  // eq = none
  405548:	cmp	x11, x12
  40554c:	and	w9, w8, #0xf000
  405550:	cset	w11, eq  // eq = none
  405554:	cmp	w9, #0xa, lsl #12
  405558:	and	w22, w10, w11
  40555c:	b.ne	405578 <__fxstatat@plt+0x2488>  // b.any
  405560:	ldur	w9, [x29, #-144]
  405564:	and	w9, w9, #0xf000
  405568:	cmp	w9, #0xa, lsl #12
  40556c:	b.ne	405578 <__fxstatat@plt+0x2488>  // b.any
  405570:	ldrb	w9, [x21, #21]
  405574:	cbnz	w9, 40517c <__fxstatat@plt+0x208c>
  405578:	add	x12, x19, #0x220
  40557c:	sub	x11, x29, #0xa0
  405580:	ldr	w9, [x21]
  405584:	cbnz	w9, 4053f4 <__fxstatat@plt+0x2304>
  405588:	ldrb	w9, [x28]
  40558c:	cbnz	w9, 405598 <__fxstatat@plt+0x24a8>
  405590:	ldrb	w9, [x21, #21]
  405594:	cbz	w9, 406160 <__fxstatat@plt+0x3070>
  405598:	ldr	w9, [x11, #16]
  40559c:	and	w9, w9, #0xf000
  4055a0:	cmp	w9, #0xa, lsl #12
  4055a4:	b.eq	40517c <__fxstatat@plt+0x208c>  // b.none
  4055a8:	cbz	w22, 406160 <__fxstatat@plt+0x3070>
  4055ac:	ldr	w9, [x11, #20]
  4055b0:	ldr	x22, [x19, #80]
  4055b4:	mov	x20, x27
  4055b8:	cmp	w9, #0x2
  4055bc:	b.cc	406168 <__fxstatat@plt+0x3078>  // b.lo, b.ul, b.last
  4055c0:	mov	x0, x22
  4055c4:	mov	x1, x20
  4055c8:	mov	x27, x12
  4055cc:	mov	x23, x11
  4055d0:	bl	40dae4 <__fxstatat@plt+0xa9f4>
  4055d4:	tbz	w0, #0, 406e04 <__fxstatat@plt+0x3d14>
  4055d8:	ldr	w8, [x27, #16]
  4055dc:	ldr	w6, [x19, #156]
  4055e0:	mov	x12, x27
  4055e4:	mov	x11, x23
  4055e8:	b	406168 <__fxstatat@plt+0x3078>
  4055ec:	sub	x2, x29, #0xa0
  4055f0:	mov	w0, wzr
  4055f4:	mov	x1, x22
  4055f8:	sub	x27, x29, #0xa0
  4055fc:	bl	402f30 <__lxstat@plt>
  405600:	ldr	w6, [x19, #156]
  405604:	cbnz	w0, 40566c <__fxstatat@plt+0x257c>
  405608:	ldr	w8, [x27, #16]
  40560c:	and	w8, w8, #0xf000
  405610:	cmp	w8, #0xa, lsl #12
  405614:	b.ne	40566c <__fxstatat@plt+0x257c>  // b.any
  405618:	ldr	x0, [x21, #64]
  40561c:	mov	x1, x22
  405620:	mov	x2, x27
  405624:	bl	40a52c <__fxstatat@plt+0x743c>
  405628:	ldr	w6, [x19, #156]
  40562c:	tbz	w0, #0, 40566c <__fxstatat@plt+0x257c>
  405630:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405634:	add	x1, x1, #0x4d3
  405638:	mov	w2, #0x5                   	// #5
  40563c:	mov	x0, xzr
  405640:	bl	402f90 <dcgettext@plt>
  405644:	mov	x21, x0
  405648:	mov	w1, #0x4                   	// #4
  40564c:	mov	w0, wzr
  405650:	mov	x2, x20
  405654:	bl	40d330 <__fxstatat@plt+0xa240>
  405658:	mov	x2, x22
  40565c:	mov	x22, x0
  405660:	mov	w0, #0x1                   	// #1
  405664:	mov	w1, #0x4                   	// #4
  405668:	b	406e48 <__fxstatat@plt+0x3d58>
  40566c:	mov	x27, x20
  405670:	ldrb	w8, [x21, #46]
  405674:	cbz	w8, 4056a0 <__fxstatat@plt+0x25b0>
  405678:	and	w8, w26, #0xf000
  40567c:	cmp	w8, #0x4, lsl #12
  405680:	b.eq	4056a0 <__fxstatat@plt+0x25b0>  // b.none
  405684:	ldrb	w8, [x28]
  405688:	cbnz	w8, 4056a0 <__fxstatat@plt+0x25b0>
  40568c:	ldr	x2, [x19, #112]
  405690:	mov	x0, x27
  405694:	mov	x1, x22
  405698:	bl	40856c <__fxstatat@plt+0x547c>
  40569c:	ldr	w6, [x19, #156]
  4056a0:	cbz	w23, 4058e0 <__fxstatat@plt+0x27f0>
  4056a4:	and	w20, w26, #0xf000
  4056a8:	cmp	w20, #0x4, lsl #12
  4056ac:	b.ne	4056d4 <__fxstatat@plt+0x25e4>  // b.any
  4056b0:	ldrb	w8, [x21, #42]
  4056b4:	cbz	w8, 4056d4 <__fxstatat@plt+0x25e4>
  4056b8:	ldp	x2, x1, [x19, #288]
  4056bc:	tbz	w6, #0, 405720 <__fxstatat@plt+0x2630>
  4056c0:	mov	x0, x22
  4056c4:	bl	408f0c <__fxstatat@plt+0x5e1c>
  4056c8:	mov	x1, x0
  4056cc:	cbnz	x0, 405734 <__fxstatat@plt+0x2644>
  4056d0:	b	4058e0 <__fxstatat@plt+0x27f0>
  4056d4:	ldrb	w8, [x28]
  4056d8:	cbz	w8, 4056fc <__fxstatat@plt+0x260c>
  4056dc:	ldr	w8, [x19, #308]
  4056e0:	cmp	w8, #0x1
  4056e4:	b.ne	4056fc <__fxstatat@plt+0x260c>  // b.any
  4056e8:	ldp	x1, x0, [x19, #288]
  4056ec:	bl	408ed4 <__fxstatat@plt+0x5de4>
  4056f0:	mov	x1, x0
  4056f4:	cbnz	x0, 405734 <__fxstatat@plt+0x2644>
  4056f8:	b	4058e0 <__fxstatat@plt+0x27f0>
  4056fc:	ldrb	w8, [x21, #34]
  405700:	cbz	w8, 4058e0 <__fxstatat@plt+0x27f0>
  405704:	ldrb	w8, [x21, #23]
  405708:	cbnz	w8, 4058e0 <__fxstatat@plt+0x27f0>
  40570c:	ldr	w8, [x19, #308]
  405710:	cmp	w8, #0x1
  405714:	b.ls	4058c4 <__fxstatat@plt+0x27d4>  // b.plast
  405718:	ldp	x2, x1, [x19, #288]
  40571c:	b	4056c0 <__fxstatat@plt+0x25d0>
  405720:	mov	x0, x1
  405724:	mov	x1, x2
  405728:	bl	408ed4 <__fxstatat@plt+0x5de4>
  40572c:	mov	x1, x0
  405730:	cbz	x0, 4058e0 <__fxstatat@plt+0x27f0>
  405734:	cmp	w20, #0x4, lsl #12
  405738:	str	x1, [x19, #88]
  40573c:	b.ne	4057bc <__fxstatat@plt+0x26cc>  // b.any
  405740:	mov	x0, x27
  405744:	mov	x20, x1
  405748:	bl	40dae4 <__fxstatat@plt+0xa9f4>
  40574c:	tbz	w0, #0, 4057e4 <__fxstatat@plt+0x26f4>
  405750:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405754:	add	x1, x1, #0x504
  405758:	mov	w2, #0x5                   	// #5
  40575c:	mov	x0, xzr
  405760:	str	x22, [x19, #96]
  405764:	bl	402f90 <dcgettext@plt>
  405768:	adrp	x20, 427000 <__fxstatat@plt+0x23f10>
  40576c:	add	x20, x20, #0x4f8
  405770:	ldr	x2, [x20]
  405774:	mov	x22, x0
  405778:	mov	w1, #0x4                   	// #4
  40577c:	mov	w0, wzr
  405780:	bl	40d330 <__fxstatat@plt+0xa240>
  405784:	ldr	x2, [x20, #8]
  405788:	mov	x23, x0
  40578c:	mov	w0, #0x1                   	// #1
  405790:	mov	w1, #0x4                   	// #4
  405794:	mov	w20, #0x1                   	// #1
  405798:	bl	40d330 <__fxstatat@plt+0xa240>
  40579c:	mov	x4, x0
  4057a0:	mov	w0, wzr
  4057a4:	mov	w1, wzr
  4057a8:	mov	x2, x22
  4057ac:	mov	x3, x23
  4057b0:	bl	402950 <error@plt>
  4057b4:	strb	w20, [x24]
  4057b8:	b	4062f8 <__fxstatat@plt+0x3208>
  4057bc:	ldrb	w3, [x21, #46]
  4057c0:	ldr	w4, [x19, #104]
  4057c4:	mov	w2, #0x1                   	// #1
  4057c8:	mov	x0, x1
  4057cc:	mov	x1, x22
  4057d0:	mov	w23, #0x1                   	// #1
  4057d4:	str	x22, [x19, #96]
  4057d8:	bl	408310 <__fxstatat@plt+0x5220>
  4057dc:	tbnz	w0, #0, 404e5c <__fxstatat@plt+0x1d6c>
  4057e0:	b	4062f8 <__fxstatat@plt+0x3208>
  4057e4:	mov	x0, x22
  4057e8:	mov	x1, x20
  4057ec:	bl	40dae4 <__fxstatat@plt+0xa9f4>
  4057f0:	tbz	w0, #0, 40584c <__fxstatat@plt+0x275c>
  4057f4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4057f8:	add	x1, x1, #0x531
  4057fc:	mov	w2, #0x5                   	// #5
  405800:	mov	x0, xzr
  405804:	bl	402f90 <dcgettext@plt>
  405808:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40580c:	ldr	x1, [x8, #1272]
  405810:	mov	x20, x0
  405814:	mov	w0, #0x4                   	// #4
  405818:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  40581c:	mov	x3, x0
  405820:	mov	w0, wzr
  405824:	mov	w1, wzr
  405828:	mov	x2, x20
  40582c:	bl	402950 <error@plt>
  405830:	mov	w23, #0x1                   	// #1
  405834:	cbz	x25, 404e5c <__fxstatat@plt+0x1d6c>
  405838:	ldrb	w8, [x28]
  40583c:	cbz	w8, 404e5c <__fxstatat@plt+0x1d6c>
  405840:	mov	w23, #0x1                   	// #1
  405844:	strb	w23, [x25]
  405848:	b	404e5c <__fxstatat@plt+0x1d6c>
  40584c:	ldr	w9, [x21, #4]
  405850:	cmp	w9, #0x3
  405854:	cset	w8, eq  // eq = none
  405858:	cmp	w9, #0x4
  40585c:	b.eq	4058e4 <__fxstatat@plt+0x27f4>  // b.none
  405860:	ldr	w9, [x19, #156]
  405864:	and	w8, w8, w9
  405868:	tbnz	w8, #0, 4058e4 <__fxstatat@plt+0x27f4>
  40586c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405870:	add	x1, x1, #0x567
  405874:	mov	w2, #0x5                   	// #5
  405878:	mov	x0, xzr
  40587c:	bl	402f90 <dcgettext@plt>
  405880:	mov	x2, x22
  405884:	mov	x22, x0
  405888:	mov	w1, #0x4                   	// #4
  40588c:	mov	w0, wzr
  405890:	str	x2, [x19, #96]
  405894:	bl	40d330 <__fxstatat@plt+0xa240>
  405898:	ldr	x2, [x19, #88]
  40589c:	mov	x23, x0
  4058a0:	mov	w0, #0x1                   	// #1
  4058a4:	mov	w1, #0x4                   	// #4
  4058a8:	bl	40d330 <__fxstatat@plt+0xa240>
  4058ac:	mov	x4, x0
  4058b0:	mov	w0, wzr
  4058b4:	mov	w1, wzr
  4058b8:	mov	x2, x22
  4058bc:	mov	x3, x23
  4058c0:	b	4062f4 <__fxstatat@plt+0x3204>
  4058c4:	ldr	w9, [x21, #4]
  4058c8:	cmp	w9, #0x3
  4058cc:	cset	w8, eq  // eq = none
  4058d0:	cmp	w9, #0x4
  4058d4:	b.eq	405718 <__fxstatat@plt+0x2628>  // b.none
  4058d8:	and	w8, w8, w6
  4058dc:	cbnz	w8, 405718 <__fxstatat@plt+0x2628>
  4058e0:	str	xzr, [x19, #88]
  4058e4:	ldrb	w8, [x28]
  4058e8:	cbz	w8, 405ad8 <__fxstatat@plt+0x29e8>
  4058ec:	cmp	w23, #0x11
  4058f0:	b.ne	40590c <__fxstatat@plt+0x281c>  // b.any
  4058f4:	mov	x0, x27
  4058f8:	mov	x1, x22
  4058fc:	bl	402ea0 <rename@plt>
  405900:	cbz	w0, 405920 <__fxstatat@plt+0x2830>
  405904:	bl	403040 <__errno_location@plt>
  405908:	ldr	w23, [x0]
  40590c:	cmp	w23, #0x16
  405910:	b.eq	4059fc <__fxstatat@plt+0x290c>  // b.none
  405914:	cmp	w23, #0x12
  405918:	b.eq	4059e4 <__fxstatat@plt+0x28f4>  // b.none
  40591c:	cbnz	w23, 405a64 <__fxstatat@plt+0x2974>
  405920:	ldrb	w8, [x21, #46]
  405924:	cbz	w8, 405958 <__fxstatat@plt+0x2868>
  405928:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40592c:	add	x1, x1, #0x594
  405930:	mov	w2, #0x5                   	// #5
  405934:	mov	x0, xzr
  405938:	bl	402f90 <dcgettext@plt>
  40593c:	mov	x1, x0
  405940:	mov	w0, #0x1                   	// #1
  405944:	bl	402ba0 <__printf_chk@plt>
  405948:	ldr	x2, [x19, #112]
  40594c:	mov	x0, x27
  405950:	mov	x1, x22
  405954:	bl	40856c <__fxstatat@plt+0x547c>
  405958:	ldrb	w8, [x21, #33]
  40595c:	cbz	w8, 4059c0 <__fxstatat@plt+0x28d0>
  405960:	ldrb	w8, [x21, #35]
  405964:	cbz	w8, 405970 <__fxstatat@plt+0x2880>
  405968:	ldrb	w8, [x21, #38]
  40596c:	cbz	w8, 405df0 <__fxstatat@plt+0x2d00>
  405970:	bl	403040 <__errno_location@plt>
  405974:	mov	w8, #0x5f                  	// #95
  405978:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40597c:	str	w8, [x0]
  405980:	add	x1, x1, #0x2ed
  405984:	mov	w2, #0x5                   	// #5
  405988:	mov	x0, xzr
  40598c:	bl	402f90 <dcgettext@plt>
  405990:	mov	x20, x22
  405994:	mov	x22, x0
  405998:	mov	w1, #0x4                   	// #4
  40599c:	mov	w0, wzr
  4059a0:	mov	x2, x20
  4059a4:	bl	40d330 <__fxstatat@plt+0xa240>
  4059a8:	mov	x3, x0
  4059ac:	mov	w1, #0x5f                  	// #95
  4059b0:	mov	w0, wzr
  4059b4:	mov	x2, x22
  4059b8:	mov	x22, x20
  4059bc:	bl	402950 <error@plt>
  4059c0:	cbz	x25, 4059cc <__fxstatat@plt+0x28dc>
  4059c4:	mov	w8, #0x1                   	// #1
  4059c8:	strb	w8, [x25]
  4059cc:	ldr	w8, [x19, #156]
  4059d0:	tbz	w8, #0, 4059dc <__fxstatat@plt+0x28ec>
  4059d4:	ldrb	w8, [x21, #49]
  4059d8:	cbz	w8, 405d5c <__fxstatat@plt+0x2c6c>
  4059dc:	mov	w23, #0x1                   	// #1
  4059e0:	b	404e5c <__fxstatat@plt+0x1d6c>
  4059e4:	and	w20, w26, #0xf000
  4059e8:	mov	x0, x22
  4059ec:	cmp	w20, #0x4, lsl #12
  4059f0:	b.ne	405a70 <__fxstatat@plt+0x2980>  // b.any
  4059f4:	bl	402dd0 <rmdir@plt>
  4059f8:	b	405a74 <__fxstatat@plt+0x2984>
  4059fc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405a00:	add	x1, x1, #0x59d
  405a04:	mov	w2, #0x5                   	// #5
  405a08:	mov	x0, xzr
  405a0c:	bl	402f90 <dcgettext@plt>
  405a10:	adrp	x21, 427000 <__fxstatat@plt+0x23f10>
  405a14:	add	x21, x21, #0x4f8
  405a18:	ldr	x2, [x21]
  405a1c:	mov	x20, x0
  405a20:	mov	w1, #0x4                   	// #4
  405a24:	mov	w0, wzr
  405a28:	bl	40d330 <__fxstatat@plt+0xa240>
  405a2c:	ldr	x2, [x21, #8]
  405a30:	mov	x21, x0
  405a34:	mov	w0, #0x1                   	// #1
  405a38:	mov	w1, #0x4                   	// #4
  405a3c:	mov	w23, #0x1                   	// #1
  405a40:	bl	40d330 <__fxstatat@plt+0xa240>
  405a44:	mov	x4, x0
  405a48:	mov	w0, wzr
  405a4c:	mov	w1, wzr
  405a50:	mov	x2, x20
  405a54:	mov	x3, x21
  405a58:	bl	402950 <error@plt>
  405a5c:	strb	w23, [x24]
  405a60:	b	404e5c <__fxstatat@plt+0x1d6c>
  405a64:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405a68:	add	x1, x1, #0x5cc
  405a6c:	b	405d98 <__fxstatat@plt+0x2ca8>
  405a70:	bl	403080 <unlink@plt>
  405a74:	cbz	w0, 405a88 <__fxstatat@plt+0x2998>
  405a78:	bl	403040 <__errno_location@plt>
  405a7c:	ldr	w23, [x0]
  405a80:	cmp	w23, #0x2
  405a84:	b.ne	405d90 <__fxstatat@plt+0x2ca0>  // b.any
  405a88:	cmp	w20, #0x4, lsl #12
  405a8c:	mov	w8, #0x1                   	// #1
  405a90:	str	w8, [x19, #120]
  405a94:	b.eq	405ad8 <__fxstatat@plt+0x29e8>  // b.none
  405a98:	ldrb	w8, [x21, #46]
  405a9c:	cbz	w8, 405ad8 <__fxstatat@plt+0x29e8>
  405aa0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405aa4:	add	x1, x1, #0x61d
  405aa8:	mov	w2, #0x5                   	// #5
  405aac:	mov	x0, xzr
  405ab0:	bl	402f90 <dcgettext@plt>
  405ab4:	mov	x1, x0
  405ab8:	mov	w0, #0x1                   	// #1
  405abc:	mov	w8, #0x1                   	// #1
  405ac0:	str	w8, [x19, #120]
  405ac4:	bl	402ba0 <__printf_chk@plt>
  405ac8:	ldr	x2, [x19, #112]
  405acc:	mov	x0, x27
  405ad0:	mov	x1, x22
  405ad4:	bl	40856c <__fxstatat@plt+0x547c>
  405ad8:	ldrb	w8, [x21, #43]
  405adc:	mov	w20, w26
  405ae0:	str	x22, [x19, #96]
  405ae4:	cbz	w8, 405aec <__fxstatat@plt+0x29fc>
  405ae8:	ldr	w20, [x21, #16]
  405aec:	ldrb	w8, [x21, #29]
  405af0:	ldr	x1, [x19, #96]
  405af4:	ldr	w3, [x19, #120]
  405af8:	str	w26, [x19, #72]
  405afc:	and	w26, w26, #0xf000
  405b00:	mov	w9, #0x12                  	// #18
  405b04:	cmp	w26, #0x4, lsl #12
  405b08:	csel	w9, w9, wzr, eq  // eq = none
  405b0c:	cmp	w8, #0x0
  405b10:	mov	w8, #0x3f                  	// #63
  405b14:	mov	x0, x27
  405b18:	mov	x4, x21
  405b1c:	csel	w22, w9, w8, eq  // eq = none
  405b20:	str	x27, [x19, #80]
  405b24:	bl	404af8 <__fxstatat@plt+0x1a08>
  405b28:	mov	w23, wzr
  405b2c:	tbz	w0, #0, 404e5c <__fxstatat@plt+0x1d6c>
  405b30:	cmp	w26, #0x4, lsl #12
  405b34:	and	w25, w22, w20
  405b38:	mov	w23, w26
  405b3c:	b.ne	405bb0 <__fxstatat@plt+0x2ac0>  // b.any
  405b40:	ldp	x8, x9, [x19, #288]
  405b44:	ldr	x22, [x19, #96]
  405b48:	ldr	x27, [x19, #80]
  405b4c:	ldr	x12, [x19, #144]
  405b50:	cbz	x12, 405c84 <__fxstatat@plt+0x2b94>
  405b54:	mov	x10, x12
  405b58:	b	405b64 <__fxstatat@plt+0x2a74>
  405b5c:	ldr	x10, [x10]
  405b60:	cbz	x10, 405c84 <__fxstatat@plt+0x2b94>
  405b64:	ldr	x11, [x10, #8]
  405b68:	cmp	x11, x9
  405b6c:	b.ne	405b5c <__fxstatat@plt+0x2a6c>  // b.any
  405b70:	ldr	x11, [x10, #16]
  405b74:	cmp	x11, x8
  405b78:	b.ne	405b5c <__fxstatat@plt+0x2a6c>  // b.any
  405b7c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405b80:	add	x1, x1, #0x625
  405b84:	mov	w2, #0x5                   	// #5
  405b88:	mov	x0, xzr
  405b8c:	bl	402f90 <dcgettext@plt>
  405b90:	mov	x23, x0
  405b94:	mov	w0, #0x4                   	// #4
  405b98:	mov	x1, x27
  405b9c:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  405ba0:	mov	x3, x0
  405ba4:	mov	w0, wzr
  405ba8:	mov	w1, wzr
  405bac:	b	405e50 <__fxstatat@plt+0x2d60>
  405bb0:	ldrb	w8, [x21, #44]
  405bb4:	ldr	x22, [x19, #96]
  405bb8:	str	w23, [x19, #64]
  405bbc:	cbz	w8, 405d74 <__fxstatat@plt+0x2c84>
  405bc0:	ldr	x26, [x19, #80]
  405bc4:	ldrb	w8, [x26]
  405bc8:	cmp	w8, #0x2f
  405bcc:	b.eq	405c24 <__fxstatat@plt+0x2b34>  // b.none
  405bd0:	mov	x0, x22
  405bd4:	bl	40a1d8 <__fxstatat@plt+0x70e8>
  405bd8:	mov	x23, x0
  405bdc:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  405be0:	add	x0, x0, #0xfde
  405be4:	mov	x1, x23
  405be8:	bl	402da0 <strcmp@plt>
  405bec:	cbz	w0, 405c18 <__fxstatat@plt+0x2b28>
  405bf0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  405bf4:	add	x1, x1, #0xfde
  405bf8:	sub	x2, x29, #0xa0
  405bfc:	mov	w0, wzr
  405c00:	bl	403060 <__xstat@plt>
  405c04:	cbnz	w0, 405c18 <__fxstatat@plt+0x2b28>
  405c08:	add	x2, x19, #0x220
  405c0c:	mov	x1, x23
  405c10:	bl	403060 <__xstat@plt>
  405c14:	cbz	w0, 406624 <__fxstatat@plt+0x3534>
  405c18:	mov	x0, x23
  405c1c:	bl	402e10 <free@plt>
  405c20:	ldr	x22, [x19, #96]
  405c24:	ldrb	w3, [x21, #22]
  405c28:	mov	w1, #0xffffff9c            	// #-100
  405c2c:	mov	w4, #0xffffffff            	// #-1
  405c30:	mov	x0, x26
  405c34:	mov	x2, x22
  405c38:	bl	4094d4 <__fxstatat@plt+0x63e4>
  405c3c:	cmp	w0, #0x1
  405c40:	b.lt	405e5c <__fxstatat@plt+0x2d6c>  // b.tstop
  405c44:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405c48:	mov	w23, w0
  405c4c:	add	x1, x1, #0x6d4
  405c50:	mov	w2, #0x5                   	// #5
  405c54:	mov	x0, xzr
  405c58:	bl	402f90 <dcgettext@plt>
  405c5c:	mov	x24, x0
  405c60:	mov	w1, #0x4                   	// #4
  405c64:	mov	w0, wzr
  405c68:	mov	x2, x22
  405c6c:	bl	40d330 <__fxstatat@plt+0xa240>
  405c70:	mov	x25, x0
  405c74:	mov	w0, #0x1                   	// #1
  405c78:	mov	w1, #0x4                   	// #4
  405c7c:	mov	x2, x26
  405c80:	b	4062dc <__fxstatat@plt+0x31ec>
  405c84:	mov	x10, sp
  405c88:	sub	x11, x10, #0x20
  405c8c:	str	x11, [x19, #104]
  405c90:	mov	sp, x11
  405c94:	stur	x8, [x10, #-16]
  405c98:	ldr	w8, [x19, #120]
  405c9c:	stp	x12, x9, [x10, #-32]
  405ca0:	cbnz	w8, 405d30 <__fxstatat@plt+0x2c40>
  405ca4:	ldr	w8, [x19, #176]
  405ca8:	and	w8, w8, #0xf000
  405cac:	cmp	w8, #0x4, lsl #12
  405cb0:	b.ne	405d30 <__fxstatat@plt+0x2c40>  // b.any
  405cb4:	ldrb	w8, [x21, #33]
  405cb8:	cbnz	w8, 405cc4 <__fxstatat@plt+0x2bd4>
  405cbc:	ldrb	w8, [x21, #37]
  405cc0:	cbz	w8, 405d24 <__fxstatat@plt+0x2c34>
  405cc4:	ldrb	w8, [x21, #35]
  405cc8:	cbz	w8, 405cd4 <__fxstatat@plt+0x2be4>
  405ccc:	ldrb	w8, [x21, #38]
  405cd0:	cbz	w8, 4065c0 <__fxstatat@plt+0x34d0>
  405cd4:	bl	403040 <__errno_location@plt>
  405cd8:	mov	w8, #0x5f                  	// #95
  405cdc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405ce0:	str	w8, [x0]
  405ce4:	add	x1, x1, #0x2ed
  405ce8:	mov	w2, #0x5                   	// #5
  405cec:	mov	x0, xzr
  405cf0:	bl	402f90 <dcgettext@plt>
  405cf4:	mov	x26, x0
  405cf8:	mov	w1, #0x4                   	// #4
  405cfc:	mov	w0, wzr
  405d00:	mov	x2, x22
  405d04:	bl	40d330 <__fxstatat@plt+0xa240>
  405d08:	mov	x3, x0
  405d0c:	mov	w1, #0x5f                  	// #95
  405d10:	mov	w0, wzr
  405d14:	mov	x2, x26
  405d18:	bl	402950 <error@plt>
  405d1c:	ldrb	w8, [x21, #38]
  405d20:	cbnz	w8, 4062f8 <__fxstatat@plt+0x3208>
  405d24:	mov	w26, wzr
  405d28:	mov	w25, wzr
  405d2c:	b	4065d4 <__fxstatat@plt+0x34e4>
  405d30:	and	w8, w20, #0xfff
  405d34:	bic	w1, w8, w25
  405d38:	mov	x0, x22
  405d3c:	bl	4030a0 <mkdir@plt>
  405d40:	cbz	w0, 405e04 <__fxstatat@plt+0x2d14>
  405d44:	bl	403040 <__errno_location@plt>
  405d48:	mov	x20, x22
  405d4c:	ldr	w22, [x0]
  405d50:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405d54:	add	x1, x1, #0x649
  405d58:	b	405e28 <__fxstatat@plt+0x2d38>
  405d5c:	ldr	x0, [x21, #64]
  405d60:	add	x2, x19, #0x120
  405d64:	mov	x1, x22
  405d68:	bl	40a4a8 <__fxstatat@plt+0x73b8>
  405d6c:	mov	w23, #0x1                   	// #1
  405d70:	b	404e5c <__fxstatat@plt+0x1d6c>
  405d74:	ldrb	w8, [x21, #23]
  405d78:	ldr	x27, [x19, #80]
  405d7c:	cbz	w8, 406060 <__fxstatat@plt+0x2f70>
  405d80:	ldrb	w8, [x21, #22]
  405d84:	cbz	w8, 406264 <__fxstatat@plt+0x3174>
  405d88:	mov	w5, #0x1                   	// #1
  405d8c:	b	406270 <__fxstatat@plt+0x3180>
  405d90:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405d94:	add	x1, x1, #0x5e1
  405d98:	mov	w2, #0x5                   	// #5
  405d9c:	mov	x0, xzr
  405da0:	bl	402f90 <dcgettext@plt>
  405da4:	mov	x21, x0
  405da8:	mov	w1, #0x4                   	// #4
  405dac:	mov	w0, wzr
  405db0:	mov	x2, x27
  405db4:	bl	40d330 <__fxstatat@plt+0xa240>
  405db8:	mov	x2, x22
  405dbc:	mov	x22, x0
  405dc0:	mov	w0, #0x1                   	// #1
  405dc4:	mov	w1, #0x4                   	// #4
  405dc8:	bl	40d330 <__fxstatat@plt+0xa240>
  405dcc:	mov	x4, x0
  405dd0:	mov	w0, wzr
  405dd4:	mov	w1, w23
  405dd8:	mov	x2, x21
  405ddc:	mov	x3, x22
  405de0:	bl	402950 <error@plt>
  405de4:	ldp	x1, x0, [x19, #288]
  405de8:	bl	408e58 <__fxstatat@plt+0x5d68>
  405dec:	b	404e58 <__fxstatat@plt+0x1d68>
  405df0:	bl	403040 <__errno_location@plt>
  405df4:	mov	w8, #0x5f                  	// #95
  405df8:	str	w8, [x0]
  405dfc:	cbnz	x25, 4059c4 <__fxstatat@plt+0x28d4>
  405e00:	b	4059cc <__fxstatat@plt+0x28dc>
  405e04:	add	x2, x19, #0xa0
  405e08:	mov	x1, x22
  405e0c:	bl	402f30 <__lxstat@plt>
  405e10:	cbz	w0, 40624c <__fxstatat@plt+0x315c>
  405e14:	bl	403040 <__errno_location@plt>
  405e18:	mov	x20, x22
  405e1c:	ldr	w22, [x0]
  405e20:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405e24:	add	x1, x1, #0x316
  405e28:	mov	w2, #0x5                   	// #5
  405e2c:	mov	x0, xzr
  405e30:	bl	402f90 <dcgettext@plt>
  405e34:	mov	x23, x0
  405e38:	mov	w0, #0x4                   	// #4
  405e3c:	mov	x1, x20
  405e40:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  405e44:	mov	x3, x0
  405e48:	mov	w0, wzr
  405e4c:	mov	w1, w22
  405e50:	mov	x2, x23
  405e54:	bl	402950 <error@plt>
  405e58:	b	4062f8 <__fxstatat@plt+0x3208>
  405e5c:	str	w25, [x19, #144]
  405e60:	mov	w25, wzr
  405e64:	mov	w26, wzr
  405e68:	mov	w27, #0x1                   	// #1
  405e6c:	b	406568 <__fxstatat@plt+0x3478>
  405e70:	ldrb	w9, [x28]
  405e74:	cbnz	w9, 40517c <__fxstatat@plt+0x208c>
  405e78:	and	w8, w8, #0xf000
  405e7c:	cmp	w8, #0xa, lsl #12
  405e80:	mov	w22, wzr
  405e84:	b.ne	405180 <__fxstatat@plt+0x2090>  // b.any
  405e88:	ldr	w8, [x21, #4]
  405e8c:	cmp	w8, #0x2
  405e90:	b.eq	405180 <__fxstatat@plt+0x2090>  // b.none
  405e94:	ldr	w8, [x11, #16]
  405e98:	and	w8, w8, #0xf000
  405e9c:	cmp	w8, #0xa, lsl #12
  405ea0:	b.eq	40517c <__fxstatat@plt+0x208c>  // b.none
  405ea4:	b	406e10 <__fxstatat@plt+0x3d20>
  405ea8:	cmp	w22, #0x3
  405eac:	mov	x22, x27
  405eb0:	ldr	x27, [x19, #80]
  405eb4:	b.eq	405ff8 <__fxstatat@plt+0x2f08>  // b.none
  405eb8:	mov	x0, x23
  405ebc:	bl	402920 <strlen@plt>
  405ec0:	str	x0, [x19, #120]
  405ec4:	mov	x0, x22
  405ec8:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  405ecc:	str	x0, [x19, #88]
  405ed0:	bl	402920 <strlen@plt>
  405ed4:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  405ed8:	ldr	x8, [x8, #2328]
  405edc:	mov	x20, x0
  405ee0:	mov	x0, x8
  405ee4:	str	x8, [x19, #72]
  405ee8:	bl	402920 <strlen@plt>
  405eec:	ldr	x9, [x19, #120]
  405ef0:	add	x8, x0, x20
  405ef4:	str	x0, [x19, #64]
  405ef8:	str	x20, [x19, #112]
  405efc:	cmp	x9, x8
  405f00:	b.ne	405ff8 <__fxstatat@plt+0x2f08>  // b.any
  405f04:	ldr	x1, [x19, #88]
  405f08:	ldr	x2, [x19, #112]
  405f0c:	mov	x0, x23
  405f10:	bl	402c20 <bcmp@plt>
  405f14:	cbnz	w0, 405ff8 <__fxstatat@plt+0x2f08>
  405f18:	ldr	x8, [x19, #112]
  405f1c:	ldr	x1, [x19, #72]
  405f20:	add	x0, x23, x8
  405f24:	bl	402da0 <strcmp@plt>
  405f28:	cbnz	w0, 405ff8 <__fxstatat@plt+0x2f08>
  405f2c:	mov	x0, x22
  405f30:	bl	402920 <strlen@plt>
  405f34:	ldr	x8, [x19, #64]
  405f38:	mov	x20, x0
  405f3c:	add	x8, x8, x0
  405f40:	add	x0, x8, #0x1
  405f44:	bl	40f8f8 <__fxstatat@plt+0xc808>
  405f48:	mov	x3, #0xffffffffffffffff    	// #-1
  405f4c:	mov	x1, x22
  405f50:	mov	x2, x20
  405f54:	mov	x23, x0
  405f58:	bl	402f60 <__mempcpy_chk@plt>
  405f5c:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  405f60:	ldr	x1, [x8, #2328]
  405f64:	bl	402f00 <strcpy@plt>
  405f68:	sub	x2, x29, #0xa0
  405f6c:	mov	w0, wzr
  405f70:	mov	x1, x23
  405f74:	bl	403060 <__xstat@plt>
  405f78:	mov	w20, w0
  405f7c:	mov	x0, x23
  405f80:	bl	402e10 <free@plt>
  405f84:	cbnz	w20, 405ff8 <__fxstatat@plt+0x2f08>
  405f88:	ldr	x8, [x19, #296]
  405f8c:	ldur	x9, [x29, #-152]
  405f90:	cmp	x8, x9
  405f94:	b.ne	405ff8 <__fxstatat@plt+0x2f08>  // b.any
  405f98:	ldr	x8, [x19, #288]
  405f9c:	ldur	x9, [x29, #-160]
  405fa0:	cmp	x8, x9
  405fa4:	b.ne	405ff8 <__fxstatat@plt+0x2f08>  // b.any
  405fa8:	ldrb	w8, [x28]
  405fac:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  405fb0:	adrp	x10, 415000 <__fxstatat@plt+0x11f10>
  405fb4:	add	x9, x9, #0x45d
  405fb8:	add	x10, x10, #0x48f
  405fbc:	cmp	w8, #0x0
  405fc0:	csel	x1, x10, x9, eq  // eq = none
  405fc4:	mov	w2, #0x5                   	// #5
  405fc8:	mov	x0, xzr
  405fcc:	bl	402f90 <dcgettext@plt>
  405fd0:	mov	x21, x0
  405fd4:	mov	w1, #0x4                   	// #4
  405fd8:	mov	w0, wzr
  405fdc:	mov	x2, x22
  405fe0:	bl	40d330 <__fxstatat@plt+0xa240>
  405fe4:	mov	x20, x0
  405fe8:	mov	w0, #0x1                   	// #1
  405fec:	mov	w1, #0x4                   	// #4
  405ff0:	mov	x2, x27
  405ff4:	b	406140 <__fxstatat@plt+0x3050>
  405ff8:	ldr	w2, [x21]
  405ffc:	mov	w0, #0xffffff9c            	// #-100
  406000:	mov	x1, x22
  406004:	bl	409e6c <__fxstatat@plt+0x6d7c>
  406008:	cbz	x0, 4063f8 <__fxstatat@plt+0x3308>
  40600c:	mov	x23, x0
  406010:	bl	402920 <strlen@plt>
  406014:	add	x9, x0, #0x10
  406018:	mov	x8, sp
  40601c:	and	x9, x9, #0xfffffffffffffff0
  406020:	add	x2, x0, #0x1
  406024:	sub	x0, x8, x9
  406028:	mov	sp, x0
  40602c:	mov	x1, x23
  406030:	str	x0, [x19, #112]
  406034:	bl	4028f0 <memcpy@plt>
  406038:	mov	x0, x23
  40603c:	bl	402e10 <free@plt>
  406040:	b	40640c <__fxstatat@plt+0x331c>
  406044:	ldr	w10, [x19, #96]
  406048:	mov	x22, x27
  40604c:	cbz	w20, 406420 <__fxstatat@plt+0x3330>
  406050:	ldr	x27, [x19, #80]
  406054:	str	xzr, [x19, #112]
  406058:	mov	w23, #0x11                  	// #17
  40605c:	b	404f60 <__fxstatat@plt+0x1e70>
  406060:	ldr	w12, [x19, #72]
  406064:	cmp	w23, #0x8, lsl #12
  406068:	b.eq	40607c <__fxstatat@plt+0x2f8c>  // b.none
  40606c:	cmp	w23, #0xa, lsl #12
  406070:	b.eq	406504 <__fxstatat@plt+0x3414>  // b.none
  406074:	ldrb	w8, [x21, #20]
  406078:	cbz	w8, 406504 <__fxstatat@plt+0x3414>
  40607c:	ldr	w8, [x21, #4]
  406080:	ldr	w9, [x19, #304]
  406084:	ldrb	w24, [x21, #35]
  406088:	mov	x0, x27
  40608c:	cmp	w8, #0x2
  406090:	cset	w8, eq  // eq = none
  406094:	lsl	w1, w8, #15
  406098:	str	w9, [x19, #128]
  40609c:	bl	40a404 <__fxstatat@plt+0x7314>
  4060a0:	tbnz	w0, #31, 4064c0 <__fxstatat@plt+0x33d0>
  4060a4:	mov	w8, w0
  4060a8:	add	x2, x19, #0x220
  4060ac:	mov	w0, wzr
  4060b0:	mov	w1, w8
  4060b4:	str	w8, [x19, #136]
  4060b8:	bl	402f80 <__fxstat@plt>
  4060bc:	cbz	w0, 406690 <__fxstatat@plt+0x35a0>
  4060c0:	bl	403040 <__errno_location@plt>
  4060c4:	ldr	w23, [x0]
  4060c8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4060cc:	add	x1, x1, #0x8d1
  4060d0:	mov	w2, #0x5                   	// #5
  4060d4:	mov	x0, xzr
  4060d8:	bl	402f90 <dcgettext@plt>
  4060dc:	mov	w20, w25
  4060e0:	mov	x25, x0
  4060e4:	mov	w0, #0x4                   	// #4
  4060e8:	mov	x1, x27
  4060ec:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4060f0:	mov	x3, x0
  4060f4:	mov	w0, wzr
  4060f8:	mov	w1, w23
  4060fc:	mov	x2, x25
  406100:	mov	w25, w20
  406104:	b	40676c <__fxstatat@plt+0x367c>
  406108:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40610c:	add	x1, x1, #0x39a
  406110:	mov	w2, #0x5                   	// #5
  406114:	mov	x0, xzr
  406118:	bl	402f90 <dcgettext@plt>
  40611c:	mov	x21, x0
  406120:	mov	w1, #0x4                   	// #4
  406124:	mov	w0, wzr
  406128:	mov	x2, x27
  40612c:	bl	40d330 <__fxstatat@plt+0xa240>
  406130:	ldr	x2, [x19, #80]
  406134:	mov	x20, x0
  406138:	mov	w0, #0x1                   	// #1
  40613c:	mov	w1, #0x4                   	// #4
  406140:	bl	40d330 <__fxstatat@plt+0xa240>
  406144:	mov	x4, x0
  406148:	mov	w0, wzr
  40614c:	mov	w1, wzr
  406150:	mov	x2, x21
  406154:	mov	x3, x20
  406158:	bl	402950 <error@plt>
  40615c:	b	404e58 <__fxstatat@plt+0x1d68>
  406160:	ldr	x22, [x19, #80]
  406164:	mov	x20, x27
  406168:	and	w8, w8, #0xf000
  40616c:	cmp	w8, #0xa, lsl #12
  406170:	b.eq	406184 <__fxstatat@plt+0x3094>  // b.none
  406174:	ldr	w8, [x11, #16]
  406178:	and	w8, w8, #0xf000
  40617c:	cmp	w8, #0xa, lsl #12
  406180:	b.ne	406584 <__fxstatat@plt+0x3494>  // b.any
  406184:	ldrb	w8, [x28]
  406188:	cbz	w8, 4061ec <__fxstatat@plt+0x30fc>
  40618c:	ldr	w8, [x19, #304]
  406190:	and	w8, w8, #0xf000
  406194:	cmp	w8, #0xa, lsl #12
  406198:	b.ne	4061ec <__fxstatat@plt+0x30fc>  // b.any
  40619c:	ldr	w8, [x11, #20]
  4061a0:	cmp	w8, #0x2
  4061a4:	b.cc	4061ec <__fxstatat@plt+0x30fc>  // b.lo, b.ul, b.last
  4061a8:	mov	x0, x22
  4061ac:	mov	x22, x11
  4061b0:	mov	x23, x12
  4061b4:	bl	402d50 <canonicalize_file_name@plt>
  4061b8:	ldr	w6, [x19, #156]
  4061bc:	mov	x12, x23
  4061c0:	mov	x11, x22
  4061c4:	cbz	x0, 4061ec <__fxstatat@plt+0x30fc>
  4061c8:	mov	x1, x20
  4061cc:	mov	x23, x0
  4061d0:	mov	x27, x20
  4061d4:	bl	40dae4 <__fxstatat@plt+0xa9f4>
  4061d8:	mov	w20, w0
  4061dc:	mov	x0, x23
  4061e0:	bl	402e10 <free@plt>
  4061e4:	tbz	w20, #0, 405408 <__fxstatat@plt+0x2318>
  4061e8:	b	406e10 <__fxstatat@plt+0x3d20>
  4061ec:	ldrb	w8, [x21, #44]
  4061f0:	cbz	w8, 406204 <__fxstatat@plt+0x3114>
  4061f4:	ldr	w8, [x11, #16]
  4061f8:	and	w8, w8, #0xf000
  4061fc:	cmp	w8, #0xa, lsl #12
  406200:	b.eq	4065b8 <__fxstatat@plt+0x34c8>  // b.none
  406204:	ldr	w8, [x21, #4]
  406208:	mov	x27, x20
  40620c:	cmp	w8, #0x2
  406210:	b.ne	406e10 <__fxstatat@plt+0x3d20>  // b.any
  406214:	ldr	w8, [x12, #16]
  406218:	and	w8, w8, #0xf000
  40621c:	cmp	w8, #0xa, lsl #12
  406220:	b.ne	40686c <__fxstatat@plt+0x377c>  // b.any
  406224:	ldr	x1, [x19, #80]
  406228:	add	x2, x19, #0x220
  40622c:	mov	w0, wzr
  406230:	mov	x20, x11
  406234:	bl	403060 <__xstat@plt>
  406238:	ldr	w6, [x19, #156]
  40623c:	mov	x11, x20
  406240:	mov	w22, wzr
  406244:	cbnz	w0, 405180 <__fxstatat@plt+0x2090>
  406248:	b	40688c <__fxstatat@plt+0x379c>
  40624c:	ldr	w20, [x19, #176]
  406250:	mvn	w8, w20
  406254:	tst	w8, #0x1c0
  406258:	b.ne	406498 <__fxstatat@plt+0x33a8>  // b.any
  40625c:	mov	w26, wzr
  406260:	b	4067f4 <__fxstatat@plt+0x3704>
  406264:	ldr	w8, [x21, #8]
  406268:	cmp	w8, #0x3
  40626c:	cset	w5, eq  // eq = none
  406270:	ldr	w8, [x19, #104]
  406274:	mov	w0, #0xffffff9c            	// #-100
  406278:	mov	w2, #0xffffff9c            	// #-100
  40627c:	mov	w6, #0xffffffff            	// #-1
  406280:	cmp	w8, #0x0
  406284:	mov	w8, #0x400                 	// #1024
  406288:	csel	w4, w8, wzr, ne  // ne = any
  40628c:	mov	x1, x27
  406290:	mov	x3, x22
  406294:	bl	409328 <__fxstatat@plt+0x6238>
  406298:	cmp	w0, #0x1
  40629c:	b.lt	406558 <__fxstatat@plt+0x3468>  // b.tstop
  4062a0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4062a4:	mov	w23, w0
  4062a8:	add	x1, x1, #0x805
  4062ac:	mov	w2, #0x5                   	// #5
  4062b0:	mov	x0, xzr
  4062b4:	bl	402f90 <dcgettext@plt>
  4062b8:	mov	x24, x0
  4062bc:	mov	w1, #0x4                   	// #4
  4062c0:	mov	w0, wzr
  4062c4:	mov	x2, x22
  4062c8:	bl	40d330 <__fxstatat@plt+0xa240>
  4062cc:	mov	x25, x0
  4062d0:	mov	w0, #0x1                   	// #1
  4062d4:	mov	w1, #0x4                   	// #4
  4062d8:	mov	x2, x27
  4062dc:	bl	40d330 <__fxstatat@plt+0xa240>
  4062e0:	mov	x4, x0
  4062e4:	mov	w0, wzr
  4062e8:	mov	w1, w23
  4062ec:	mov	x2, x24
  4062f0:	mov	x3, x25
  4062f4:	bl	402950 <error@plt>
  4062f8:	ldrb	w8, [x21, #37]
  4062fc:	cbnz	w8, 407460 <__fxstatat@plt+0x4370>
  406300:	ldp	x8, x20, [x19, #88]
  406304:	ldr	x22, [x19, #112]
  406308:	cbnz	x8, 406314 <__fxstatat@plt+0x3224>
  40630c:	ldp	x1, x0, [x19, #288]
  406310:	bl	408e58 <__fxstatat@plt+0x5d68>
  406314:	cbz	x22, 404e58 <__fxstatat@plt+0x1d68>
  406318:	mov	x0, x22
  40631c:	mov	x1, x20
  406320:	bl	402ea0 <rename@plt>
  406324:	cbz	w0, 406368 <__fxstatat@plt+0x3278>
  406328:	bl	403040 <__errno_location@plt>
  40632c:	ldr	w21, [x0]
  406330:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406334:	add	x1, x1, #0x7dc
  406338:	mov	w2, #0x5                   	// #5
  40633c:	mov	x0, xzr
  406340:	bl	402f90 <dcgettext@plt>
  406344:	mov	x22, x0
  406348:	mov	w0, #0x4                   	// #4
  40634c:	mov	x1, x20
  406350:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  406354:	mov	x3, x0
  406358:	mov	w0, wzr
  40635c:	mov	w1, w21
  406360:	mov	x2, x22
  406364:	b	404e54 <__fxstatat@plt+0x1d64>
  406368:	ldrb	w8, [x21, #46]
  40636c:	cbz	w8, 404e58 <__fxstatat@plt+0x1d68>
  406370:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406374:	add	x1, x1, #0x7f0
  406378:	mov	w2, #0x5                   	// #5
  40637c:	mov	x0, xzr
  406380:	bl	402f90 <dcgettext@plt>
  406384:	mov	x21, x0
  406388:	mov	w1, #0x4                   	// #4
  40638c:	mov	w0, wzr
  406390:	mov	x2, x22
  406394:	bl	40d330 <__fxstatat@plt+0xa240>
  406398:	mov	x22, x0
  40639c:	mov	w0, #0x1                   	// #1
  4063a0:	mov	w1, #0x4                   	// #4
  4063a4:	mov	x2, x20
  4063a8:	bl	40d330 <__fxstatat@plt+0xa240>
  4063ac:	mov	x3, x0
  4063b0:	mov	w0, #0x1                   	// #1
  4063b4:	mov	x1, x21
  4063b8:	mov	x2, x22
  4063bc:	bl	402ba0 <__printf_chk@plt>
  4063c0:	b	404e58 <__fxstatat@plt+0x1d68>
  4063c4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4063c8:	add	x1, x1, #0x3f9
  4063cc:	mov	w2, #0x5                   	// #5
  4063d0:	mov	x0, xzr
  4063d4:	bl	402f90 <dcgettext@plt>
  4063d8:	mov	x21, x0
  4063dc:	mov	w0, #0x4                   	// #4
  4063e0:	mov	x1, x27
  4063e4:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4063e8:	mov	x3, x0
  4063ec:	mov	w0, wzr
  4063f0:	mov	w1, wzr
  4063f4:	b	404e50 <__fxstatat@plt+0x1d60>
  4063f8:	bl	403040 <__errno_location@plt>
  4063fc:	ldr	w23, [x0]
  406400:	cmp	w23, #0x2
  406404:	b.ne	4065d8 <__fxstatat@plt+0x34e8>  // b.any
  406408:	str	xzr, [x19, #112]
  40640c:	ldr	w6, [x19, #156]
  406410:	ldr	w10, [x19, #96]
  406414:	mov	w8, #0x1                   	// #1
  406418:	mov	w23, #0x11                  	// #17
  40641c:	b	404f5c <__fxstatat@plt+0x1e6c>
  406420:	ldrb	w8, [x21, #21]
  406424:	cbz	w8, 406700 <__fxstatat@plt+0x3610>
  406428:	mov	x0, x22
  40642c:	mov	w20, w10
  406430:	bl	403080 <unlink@plt>
  406434:	cbz	w0, 406448 <__fxstatat@plt+0x3358>
  406438:	bl	403040 <__errno_location@plt>
  40643c:	ldr	w23, [x0]
  406440:	cmp	w23, #0x2
  406444:	b.ne	406e68 <__fxstatat@plt+0x3d78>  // b.any
  406448:	ldrb	w8, [x21, #46]
  40644c:	cbz	w8, 406eac <__fxstatat@plt+0x3dbc>
  406450:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406454:	add	x1, x1, #0x2a3
  406458:	mov	w2, #0x5                   	// #5
  40645c:	mov	x0, xzr
  406460:	bl	402f90 <dcgettext@plt>
  406464:	mov	x23, x0
  406468:	mov	w0, #0x4                   	// #4
  40646c:	mov	x1, x22
  406470:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  406474:	mov	x2, x0
  406478:	mov	w0, #0x1                   	// #1
  40647c:	mov	w8, #0x1                   	// #1
  406480:	mov	x1, x23
  406484:	str	w8, [x19, #120]
  406488:	bl	402ba0 <__printf_chk@plt>
  40648c:	mov	w23, #0x11                  	// #17
  406490:	str	xzr, [x19, #112]
  406494:	b	406ebc <__fxstatat@plt+0x3dcc>
  406498:	orr	w1, w20, #0x1c0
  40649c:	mov	x0, x22
  4064a0:	bl	402b20 <chmod@plt>
  4064a4:	cbz	w0, 4067f0 <__fxstatat@plt+0x3700>
  4064a8:	bl	403040 <__errno_location@plt>
  4064ac:	mov	x20, x22
  4064b0:	ldr	w22, [x0]
  4064b4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4064b8:	add	x1, x1, #0x664
  4064bc:	b	405e28 <__fxstatat@plt+0x2d38>
  4064c0:	bl	403040 <__errno_location@plt>
  4064c4:	ldr	w23, [x0]
  4064c8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4064cc:	add	x1, x1, #0x8b6
  4064d0:	mov	w2, #0x5                   	// #5
  4064d4:	mov	x0, xzr
  4064d8:	bl	402f90 <dcgettext@plt>
  4064dc:	mov	x24, x0
  4064e0:	mov	w0, #0x4                   	// #4
  4064e4:	mov	x1, x27
  4064e8:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4064ec:	mov	x3, x0
  4064f0:	mov	w0, wzr
  4064f4:	mov	w1, w23
  4064f8:	mov	x2, x24
  4064fc:	bl	402950 <error@plt>
  406500:	b	4062f8 <__fxstatat@plt+0x3208>
  406504:	sub	w8, w23, #0x1, lsl #12
  406508:	lsr	w8, w8, #12
  40650c:	cmp	w8, #0xb
  406510:	b.hi	406f8c <__fxstatat@plt+0x3e9c>  // b.pmore
  406514:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  406518:	add	x9, x9, #0x2b0
  40651c:	adr	x10, 40652c <__fxstatat@plt+0x343c>
  406520:	ldrh	w11, [x9, x8, lsl #1]
  406524:	add	x10, x10, x11, lsl #2
  406528:	br	x10
  40652c:	ldr	x2, [x19, #320]
  406530:	bic	w1, w12, w25
  406534:	mov	x0, x22
  406538:	bl	41232c <__fxstatat@plt+0xf23c>
  40653c:	cbz	w0, 406558 <__fxstatat@plt+0x3468>
  406540:	mov	x20, x22
  406544:	bl	403040 <__errno_location@plt>
  406548:	ldr	w22, [x0]
  40654c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406550:	add	x1, x1, #0x70f
  406554:	b	405e28 <__fxstatat@plt+0x2d38>
  406558:	str	w25, [x19, #144]
  40655c:	mov	w27, wzr
  406560:	mov	w25, wzr
  406564:	mov	w26, wzr
  406568:	ldr	w9, [x19, #156]
  40656c:	mov	w24, #0x1                   	// #1
  406570:	ldr	w8, [x19, #120]
  406574:	ldr	w20, [x19, #64]
  406578:	tst	w8, #0xff
  40657c:	b.ne	406ba0 <__fxstatat@plt+0x3ab0>  // b.any
  406580:	b	406b00 <__fxstatat@plt+0x3a10>
  406584:	ldr	x8, [x12, #8]
  406588:	ldr	x9, [x11, #8]
  40658c:	cmp	x8, x9
  406590:	b.ne	4065b8 <__fxstatat@plt+0x34c8>  // b.any
  406594:	ldr	x8, [x12]
  406598:	ldr	x9, [x11]
  40659c:	cmp	x8, x9
  4065a0:	b.ne	4065b8 <__fxstatat@plt+0x34c8>  // b.any
  4065a4:	ldrb	w8, [x21, #23]
  4065a8:	cbz	w8, 406184 <__fxstatat@plt+0x3094>
  4065ac:	mov	x27, x20
  4065b0:	mov	w22, #0x1                   	// #1
  4065b4:	b	405180 <__fxstatat@plt+0x2090>
  4065b8:	mov	x27, x20
  4065bc:	b	40517c <__fxstatat@plt+0x208c>
  4065c0:	bl	403040 <__errno_location@plt>
  4065c4:	mov	w8, #0x5f                  	// #95
  4065c8:	mov	w26, wzr
  4065cc:	mov	w25, wzr
  4065d0:	str	w8, [x0]
  4065d4:	b	406864 <__fxstatat@plt+0x3774>
  4065d8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4065dc:	add	x1, x1, #0x4c2
  4065e0:	b	406e70 <__fxstatat@plt+0x3d80>
  4065e4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4065e8:	add	x1, x1, #0x42a
  4065ec:	mov	w2, #0x5                   	// #5
  4065f0:	mov	x0, xzr
  4065f4:	bl	402f90 <dcgettext@plt>
  4065f8:	ldr	x2, [x19, #80]
  4065fc:	mov	x21, x0
  406600:	mov	w1, #0x3                   	// #3
  406604:	mov	w0, wzr
  406608:	bl	40d5ec <__fxstatat@plt+0xa4fc>
  40660c:	mov	x22, x0
  406610:	mov	w1, #0x3                   	// #3
  406614:	mov	w0, wzr
  406618:	mov	x2, x27
  40661c:	bl	40d5ec <__fxstatat@plt+0xa4fc>
  406620:	b	406e4c <__fxstatat@plt+0x3d5c>
  406624:	ldp	x20, x24, [x29, #-160]
  406628:	mov	w27, w25
  40662c:	ldr	x25, [x19, #552]
  406630:	ldr	x22, [x19, #544]
  406634:	mov	x0, x23
  406638:	bl	402e10 <free@plt>
  40663c:	cmp	x24, x25
  406640:	b.ne	406650 <__fxstatat@plt+0x3560>  // b.any
  406644:	mov	w25, w27
  406648:	cmp	x20, x22
  40664c:	b.eq	405c20 <__fxstatat@plt+0x2b30>  // b.none
  406650:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406654:	add	x1, x1, #0x695
  406658:	mov	w2, #0x5                   	// #5
  40665c:	mov	x0, xzr
  406660:	bl	402f90 <dcgettext@plt>
  406664:	ldr	x2, [x19, #96]
  406668:	mov	x22, x0
  40666c:	mov	w1, #0x3                   	// #3
  406670:	mov	w0, wzr
  406674:	bl	40d5ec <__fxstatat@plt+0xa4fc>
  406678:	mov	x3, x0
  40667c:	mov	w0, wzr
  406680:	mov	w1, wzr
  406684:	mov	x2, x22
  406688:	bl	402950 <error@plt>
  40668c:	b	4062f8 <__fxstatat@plt+0x3208>
  406690:	ldr	x8, [x19, #296]
  406694:	ldr	x9, [x19, #552]
  406698:	cmp	x8, x9
  40669c:	b.ne	406738 <__fxstatat@plt+0x3648>  // b.any
  4066a0:	ldr	x8, [x19, #288]
  4066a4:	ldr	x9, [x19, #544]
  4066a8:	cmp	x8, x9
  4066ac:	b.ne	406738 <__fxstatat@plt+0x3648>  // b.any
  4066b0:	ldr	w8, [x19, #120]
  4066b4:	and	w20, w20, #0x1ff
  4066b8:	str	w25, [x19, #144]
  4066bc:	str	w25, [x19, #104]
  4066c0:	cbnz	w8, 407498 <__fxstatat@plt+0x43a8>
  4066c4:	ldrb	w8, [x21, #35]
  4066c8:	mov	x0, x22
  4066cc:	cmp	w8, #0x0
  4066d0:	mov	w8, #0x201                 	// #513
  4066d4:	csinc	w1, w8, wzr, ne  // ne = any
  4066d8:	bl	40a404 <__fxstatat@plt+0x7314>
  4066dc:	mov	w25, w0
  4066e0:	bl	403040 <__errno_location@plt>
  4066e4:	ldrb	w8, [x21, #33]
  4066e8:	ldr	w23, [x0]
  4066ec:	mov	x26, x0
  4066f0:	str	x21, [x19, #56]
  4066f4:	cbz	w8, 407224 <__fxstatat@plt+0x4134>
  4066f8:	tbz	w25, #31, 407234 <__fxstatat@plt+0x4144>
  4066fc:	b	4072b4 <__fxstatat@plt+0x41c4>
  406700:	ldrb	w8, [x21, #34]
  406704:	cbz	w8, 406714 <__fxstatat@plt+0x3624>
  406708:	ldr	w8, [x19, #180]
  40670c:	cmp	w8, #0x1
  406710:	b.hi	406428 <__fxstatat@plt+0x3338>  // b.pmore
  406714:	ldr	w8, [x21, #4]
  406718:	ldr	x27, [x19, #80]
  40671c:	cmp	w8, #0x2
  406720:	b.ne	406f28 <__fxstatat@plt+0x3e38>  // b.any
  406724:	ldr	w8, [x19, #304]
  406728:	and	w8, w8, #0xf000
  40672c:	cmp	w8, #0x8, lsl #12
  406730:	b.eq	406050 <__fxstatat@plt+0x2f60>  // b.none
  406734:	b	406428 <__fxstatat@plt+0x3338>
  406738:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40673c:	add	x1, x1, #0x8e1
  406740:	mov	w2, #0x5                   	// #5
  406744:	mov	x0, xzr
  406748:	bl	402f90 <dcgettext@plt>
  40674c:	mov	x23, x0
  406750:	mov	w0, #0x4                   	// #4
  406754:	mov	x1, x27
  406758:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  40675c:	mov	x3, x0
  406760:	mov	w0, wzr
  406764:	mov	w1, wzr
  406768:	mov	x2, x23
  40676c:	bl	402950 <error@plt>
  406770:	mov	w20, wzr
  406774:	mov	x26, xzr
  406778:	ldr	w0, [x19, #136]
  40677c:	bl	402ca0 <close@plt>
  406780:	tbnz	w0, #31, 4067a4 <__fxstatat@plt+0x36b4>
  406784:	mov	x0, x26
  406788:	bl	402e10 <free@plt>
  40678c:	tbz	w20, #0, 4062f8 <__fxstatat@plt+0x3208>
  406790:	str	w25, [x19, #144]
  406794:	mov	w27, wzr
  406798:	mov	w26, wzr
  40679c:	mov	w25, #0x1                   	// #1
  4067a0:	b	406568 <__fxstatat@plt+0x3478>
  4067a4:	bl	403040 <__errno_location@plt>
  4067a8:	ldr	w23, [x0]
  4067ac:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4067b0:	add	x1, x1, #0x98e
  4067b4:	mov	w2, #0x5                   	// #5
  4067b8:	mov	x0, xzr
  4067bc:	bl	402f90 <dcgettext@plt>
  4067c0:	mov	x24, x0
  4067c4:	mov	w0, #0x4                   	// #4
  4067c8:	mov	x1, x27
  4067cc:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4067d0:	mov	x3, x0
  4067d4:	mov	w0, wzr
  4067d8:	mov	w1, w23
  4067dc:	mov	x2, x24
  4067e0:	bl	402950 <error@plt>
  4067e4:	mov	x0, x26
  4067e8:	bl	402e10 <free@plt>
  4067ec:	b	4062f8 <__fxstatat@plt+0x3208>
  4067f0:	mov	w26, #0x1                   	// #1
  4067f4:	ldr	x8, [x19, #136]
  4067f8:	ldrb	w8, [x8]
  4067fc:	cbnz	w8, 406818 <__fxstatat@plt+0x3728>
  406800:	ldp	x2, x1, [x19, #160]
  406804:	mov	x0, x22
  406808:	bl	408f0c <__fxstatat@plt+0x5e1c>
  40680c:	ldr	x9, [x19, #136]
  406810:	mov	w8, #0x1                   	// #1
  406814:	strb	w8, [x9]
  406818:	ldrb	w8, [x21, #46]
  40681c:	cbz	w8, 406864 <__fxstatat@plt+0x3774>
  406820:	ldrb	w8, [x28]
  406824:	str	w26, [x19, #56]
  406828:	cbz	w8, 4068c4 <__fxstatat@plt+0x37d4>
  40682c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406830:	add	x1, x1, #0x67f
  406834:	mov	w2, #0x5                   	// #5
  406838:	mov	x0, xzr
  40683c:	bl	402f90 <dcgettext@plt>
  406840:	mov	x26, x0
  406844:	mov	w0, #0x4                   	// #4
  406848:	mov	x1, x22
  40684c:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  406850:	mov	x2, x0
  406854:	mov	w0, #0x1                   	// #1
  406858:	mov	x1, x26
  40685c:	bl	402ba0 <__printf_chk@plt>
  406860:	b	406924 <__fxstatat@plt+0x3834>
  406864:	ldr	x9, [x19, #128]
  406868:	b	40692c <__fxstatat@plt+0x383c>
  40686c:	ldp	q1, q0, [x12, #32]
  406870:	ldp	q3, q2, [x12]
  406874:	stp	q1, q0, [x19, #576]
  406878:	stp	q3, q2, [x19, #544]
  40687c:	ldp	q1, q0, [x12, #96]
  406880:	ldp	q3, q2, [x12, #64]
  406884:	stp	q1, q0, [x19, #640]
  406888:	stp	q3, q2, [x19, #608]
  40688c:	ldr	w8, [x11, #16]
  406890:	and	w8, w8, #0xf000
  406894:	cmp	w8, #0xa, lsl #12
  406898:	b.ne	406ecc <__fxstatat@plt+0x3ddc>  // b.any
  40689c:	sub	x2, x29, #0xa0
  4068a0:	mov	w0, wzr
  4068a4:	mov	x1, x27
  4068a8:	mov	x20, x11
  4068ac:	bl	403060 <__xstat@plt>
  4068b0:	ldr	w6, [x19, #156]
  4068b4:	mov	x11, x20
  4068b8:	mov	w22, wzr
  4068bc:	cbnz	w0, 405180 <__fxstatat@plt+0x2090>
  4068c0:	b	406eec <__fxstatat@plt+0x3dfc>
  4068c4:	mov	w1, #0x4                   	// #4
  4068c8:	mov	w0, wzr
  4068cc:	mov	x2, x27
  4068d0:	bl	40d330 <__fxstatat@plt+0xa240>
  4068d4:	mov	x26, x0
  4068d8:	mov	w0, #0x1                   	// #1
  4068dc:	mov	w1, #0x4                   	// #4
  4068e0:	mov	x2, x22
  4068e4:	bl	40d330 <__fxstatat@plt+0xa240>
  4068e8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4068ec:	mov	x3, x0
  4068f0:	add	x1, x1, #0x454
  4068f4:	mov	w0, #0x1                   	// #1
  4068f8:	mov	x2, x26
  4068fc:	bl	402ba0 <__printf_chk@plt>
  406900:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  406904:	ldr	x0, [x8, #1208]
  406908:	ldp	x8, x9, [x0, #40]
  40690c:	cmp	x8, x9
  406910:	b.cs	407454 <__fxstatat@plt+0x4364>  // b.hs, b.nlast
  406914:	add	x9, x8, #0x1
  406918:	mov	w10, #0xa                   	// #10
  40691c:	str	x9, [x0, #40]
  406920:	strb	w10, [x8]
  406924:	ldr	x9, [x19, #128]
  406928:	ldr	w26, [x19, #56]
  40692c:	str	w25, [x19, #144]
  406930:	str	w23, [x19, #64]
  406934:	str	w20, [x19, #128]
  406938:	cbz	x9, 406954 <__fxstatat@plt+0x3864>
  40693c:	ldrb	w8, [x21, #28]
  406940:	cbz	w8, 406954 <__fxstatat@plt+0x3864>
  406944:	ldr	x8, [x9]
  406948:	ldr	x9, [x19, #288]
  40694c:	cmp	x8, x9
  406950:	b.ne	406ab4 <__fxstatat@plt+0x39c4>  // b.any
  406954:	ldp	q0, q3, [x21]
  406958:	mov	w1, #0x2                   	// #2
  40695c:	mov	x0, x27
  406960:	stp	q0, q3, [x29, #-160]
  406964:	ldp	q1, q0, [x21, #48]
  406968:	ldr	q2, [x21, #32]
  40696c:	stp	q1, q0, [x29, #-112]
  406970:	stur	q2, [x29, #-128]
  406974:	bl	40df88 <__fxstatat@plt+0xae98>
  406978:	cbz	x0, 406a6c <__fxstatat@plt+0x397c>
  40697c:	ldr	w8, [x21, #4]
  406980:	cmp	w8, #0x3
  406984:	b.ne	406990 <__fxstatat@plt+0x38a0>  // b.any
  406988:	mov	w8, #0x2                   	// #2
  40698c:	stur	w8, [x29, #-156]
  406990:	ldrb	w8, [x0]
  406994:	str	w26, [x19, #56]
  406998:	str	x0, [x19, #48]
  40699c:	cbz	w8, 406abc <__fxstatat@plt+0x39cc>
  4069a0:	mov	x22, x24
  4069a4:	mov	w20, wzr
  4069a8:	mov	w24, #0x1                   	// #1
  4069ac:	mov	x26, x0
  4069b0:	mov	x0, x27
  4069b4:	mov	x1, x26
  4069b8:	mov	x2, xzr
  4069bc:	bl	40a76c <__fxstatat@plt+0x767c>
  4069c0:	mov	x27, x0
  4069c4:	ldr	x0, [x19, #96]
  4069c8:	mov	x1, x26
  4069cc:	mov	x2, xzr
  4069d0:	bl	40a76c <__fxstatat@plt+0x767c>
  4069d4:	ldr	x8, [x19, #136]
  4069d8:	mov	x25, x0
  4069dc:	add	x3, x19, #0x120
  4069e0:	sub	x5, x29, #0xa0
  4069e4:	ldrb	w8, [x8]
  4069e8:	add	x7, x19, #0x1a0
  4069ec:	strb	w8, [x19, #416]
  4069f0:	add	x8, x19, #0x220
  4069f4:	stp	x8, xzr, [sp, #-16]!
  4069f8:	ldr	w2, [x19, #120]
  4069fc:	ldr	x4, [x19, #104]
  406a00:	mov	x0, x27
  406a04:	mov	x1, x25
  406a08:	mov	w6, wzr
  406a0c:	bl	404d24 <__fxstatat@plt+0x1c34>
  406a10:	add	sp, sp, #0x10
  406a14:	ldrb	w23, [x19, #544]
  406a18:	ldrb	w8, [x22]
  406a1c:	and	w24, w24, w0
  406a20:	mov	x0, x25
  406a24:	orr	w8, w8, w23
  406a28:	strb	w8, [x22]
  406a2c:	bl	402e10 <free@plt>
  406a30:	mov	x0, x27
  406a34:	bl	402e10 <free@plt>
  406a38:	cbnz	w23, 406ac4 <__fxstatat@plt+0x39d4>
  406a3c:	ldrb	w8, [x19, #416]
  406a40:	and	w9, w20, #0x1
  406a44:	mov	x0, x26
  406a48:	orr	w8, w8, w9
  406a4c:	cmp	w8, #0x0
  406a50:	cset	w20, ne  // ne = any
  406a54:	bl	402920 <strlen@plt>
  406a58:	add	x26, x0, x26
  406a5c:	ldrb	w8, [x26, #1]!
  406a60:	ldr	x27, [x19, #80]
  406a64:	cbnz	w8, 4069b0 <__fxstatat@plt+0x38c0>
  406a68:	b	406ac4 <__fxstatat@plt+0x39d4>
  406a6c:	bl	403040 <__errno_location@plt>
  406a70:	ldr	w23, [x0]
  406a74:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406a78:	add	x1, x1, #0x8a5
  406a7c:	mov	w2, #0x5                   	// #5
  406a80:	mov	x0, xzr
  406a84:	bl	402f90 <dcgettext@plt>
  406a88:	mov	x25, x0
  406a8c:	mov	w0, #0x4                   	// #4
  406a90:	mov	x1, x27
  406a94:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  406a98:	mov	x3, x0
  406a9c:	mov	w0, wzr
  406aa0:	mov	w1, w23
  406aa4:	mov	x2, x25
  406aa8:	bl	402950 <error@plt>
  406aac:	mov	w24, wzr
  406ab0:	b	406adc <__fxstatat@plt+0x39ec>
  406ab4:	mov	w24, #0x1                   	// #1
  406ab8:	b	406adc <__fxstatat@plt+0x39ec>
  406abc:	mov	w20, wzr
  406ac0:	mov	w24, #0x1                   	// #1
  406ac4:	ldr	x0, [x19, #48]
  406ac8:	bl	402e10 <free@plt>
  406acc:	ldr	x9, [x19, #136]
  406ad0:	ldr	w26, [x19, #56]
  406ad4:	and	w8, w20, #0x1
  406ad8:	strb	w8, [x9]
  406adc:	ldr	w9, [x19, #156]
  406ae0:	cmp	w26, #0x0
  406ae4:	mov	w27, wzr
  406ae8:	mov	w25, wzr
  406aec:	cset	w26, ne  // ne = any
  406af0:	ldr	w8, [x19, #120]
  406af4:	ldr	w20, [x19, #64]
  406af8:	tst	w8, #0xff
  406afc:	b.ne	406ba0 <__fxstatat@plt+0x3ab0>  // b.any
  406b00:	cmp	w20, #0x4, lsl #12
  406b04:	b.eq	406ba0 <__fxstatat@plt+0x3ab0>  // b.none
  406b08:	ldrb	w8, [x21, #20]
  406b0c:	cbnz	w8, 406ba0 <__fxstatat@plt+0x3ab0>
  406b10:	ldrb	w8, [x21, #33]
  406b14:	cbnz	w8, 406b20 <__fxstatat@plt+0x3a30>
  406b18:	ldrb	w8, [x21, #37]
  406b1c:	cbz	w8, 406ba0 <__fxstatat@plt+0x3ab0>
  406b20:	ldrb	w8, [x21, #35]
  406b24:	cbz	w8, 406b30 <__fxstatat@plt+0x3a40>
  406b28:	ldrb	w8, [x21, #38]
  406b2c:	cbz	w8, 406b90 <__fxstatat@plt+0x3aa0>
  406b30:	bl	403040 <__errno_location@plt>
  406b34:	mov	w8, #0x5f                  	// #95
  406b38:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406b3c:	str	w8, [x0]
  406b40:	add	x1, x1, #0x2ed
  406b44:	mov	w2, #0x5                   	// #5
  406b48:	mov	x0, xzr
  406b4c:	bl	402f90 <dcgettext@plt>
  406b50:	ldr	x2, [x19, #96]
  406b54:	mov	w22, w24
  406b58:	mov	x24, x0
  406b5c:	mov	w1, #0x4                   	// #4
  406b60:	mov	w0, wzr
  406b64:	bl	40d330 <__fxstatat@plt+0xa240>
  406b68:	mov	x3, x0
  406b6c:	mov	w1, #0x5f                  	// #95
  406b70:	mov	w0, wzr
  406b74:	mov	x2, x24
  406b78:	mov	w24, w22
  406b7c:	bl	402950 <error@plt>
  406b80:	ldrb	w8, [x21, #38]
  406b84:	ldr	w9, [x19, #156]
  406b88:	cbnz	w8, 4062f8 <__fxstatat@plt+0x3208>
  406b8c:	b	406ba0 <__fxstatat@plt+0x3ab0>
  406b90:	bl	403040 <__errno_location@plt>
  406b94:	ldr	w9, [x19, #156]
  406b98:	mov	w8, #0x5f                  	// #95
  406b9c:	str	w8, [x0]
  406ba0:	ldr	x22, [x19, #96]
  406ba4:	tbz	w9, #0, 406bd4 <__fxstatat@plt+0x3ae4>
  406ba8:	ldr	x8, [x21, #64]
  406bac:	cbz	x8, 406bd4 <__fxstatat@plt+0x3ae4>
  406bb0:	sub	x2, x29, #0xa0
  406bb4:	mov	w0, wzr
  406bb8:	mov	x1, x22
  406bbc:	bl	402f30 <__lxstat@plt>
  406bc0:	cbnz	w0, 406bd4 <__fxstatat@plt+0x3ae4>
  406bc4:	ldr	x0, [x21, #64]
  406bc8:	sub	x2, x29, #0xa0
  406bcc:	mov	x1, x22
  406bd0:	bl	40a4a8 <__fxstatat@plt+0x73b8>
  406bd4:	ldrb	w8, [x21, #23]
  406bd8:	cmp	w20, #0x4, lsl #12
  406bdc:	cset	w9, ne  // ne = any
  406be0:	cmp	w8, #0x0
  406be4:	cset	w8, ne  // ne = any
  406be8:	and	w8, w9, w8
  406bec:	orr	w8, w25, w8
  406bf0:	tbz	w8, #0, 406bfc <__fxstatat@plt+0x3b0c>
  406bf4:	mov	w23, w24
  406bf8:	b	404e5c <__fxstatat@plt+0x1d6c>
  406bfc:	ldrb	w8, [x21, #31]
  406c00:	cbz	w8, 406c94 <__fxstatat@plt+0x3ba4>
  406c04:	add	x8, x19, #0x120
  406c08:	ldur	q0, [x8, #72]
  406c0c:	ldur	q1, [x8, #88]
  406c10:	sub	x1, x29, #0xa0
  406c14:	mov	x0, x22
  406c18:	stp	q0, q1, [x29, #-160]
  406c1c:	cbz	w27, 406c3c <__fxstatat@plt+0x3b4c>
  406c20:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  406c24:	cbz	w0, 406c94 <__fxstatat@plt+0x3ba4>
  406c28:	bl	403040 <__errno_location@plt>
  406c2c:	ldr	w8, [x0]
  406c30:	cmp	w8, #0x26
  406c34:	b.ne	406c48 <__fxstatat@plt+0x3b58>  // b.any
  406c38:	b	406c94 <__fxstatat@plt+0x3ba4>
  406c3c:	bl	40ecc4 <__fxstatat@plt+0xbbd4>
  406c40:	cbz	w0, 406c94 <__fxstatat@plt+0x3ba4>
  406c44:	bl	403040 <__errno_location@plt>
  406c48:	ldr	w25, [x0]
  406c4c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406c50:	add	x1, x1, #0x7a6
  406c54:	mov	w2, #0x5                   	// #5
  406c58:	mov	x0, xzr
  406c5c:	bl	402f90 <dcgettext@plt>
  406c60:	mov	w20, w24
  406c64:	mov	x24, x0
  406c68:	mov	w0, #0x4                   	// #4
  406c6c:	mov	x1, x22
  406c70:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  406c74:	mov	x3, x0
  406c78:	mov	w0, wzr
  406c7c:	mov	w1, w25
  406c80:	mov	x2, x24
  406c84:	mov	w24, w20
  406c88:	bl	402950 <error@plt>
  406c8c:	ldrb	w8, [x21, #36]
  406c90:	cbnz	w8, 404e58 <__fxstatat@plt+0x1d68>
  406c94:	tbnz	w27, #0, 406d08 <__fxstatat@plt+0x3c18>
  406c98:	ldrb	w8, [x21, #29]
  406c9c:	cbz	w8, 406d08 <__fxstatat@plt+0x3c18>
  406ca0:	ldr	w8, [x19, #120]
  406ca4:	tst	w8, #0xff
  406ca8:	b.ne	406ccc <__fxstatat@plt+0x3bdc>  // b.any
  406cac:	ldr	w8, [x19, #312]
  406cb0:	ldr	w9, [x19, #184]
  406cb4:	cmp	w8, w9
  406cb8:	b.ne	406ccc <__fxstatat@plt+0x3bdc>  // b.any
  406cbc:	ldr	w8, [x19, #316]
  406cc0:	ldr	w9, [x19, #188]
  406cc4:	cmp	w8, w9
  406cc8:	b.eq	406d08 <__fxstatat@plt+0x3c18>  // b.none
  406ccc:	ldr	w8, [x19, #120]
  406cd0:	ldr	w5, [x19, #176]
  406cd4:	add	x3, x19, #0x120
  406cd8:	mov	w2, #0xffffffff            	// #-1
  406cdc:	tst	w8, #0xff
  406ce0:	cset	w4, ne  // ne = any
  406ce4:	mov	x0, x21
  406ce8:	mov	x1, x22
  406cec:	bl	408640 <__fxstatat@plt+0x5550>
  406cf0:	cmn	w0, #0x1
  406cf4:	b.eq	404e58 <__fxstatat@plt+0x1d68>  // b.none
  406cf8:	cbnz	w0, 406d08 <__fxstatat@plt+0x3c18>
  406cfc:	ldr	w8, [x19, #72]
  406d00:	and	w8, w8, #0xfffff1ff
  406d04:	str	w8, [x19, #72]
  406d08:	ldrb	w8, [x21, #39]
  406d0c:	cbz	w8, 406dc8 <__fxstatat@plt+0x3cd8>
  406d10:	ldrb	w8, [x21, #35]
  406d14:	cbz	w8, 406d24 <__fxstatat@plt+0x3c34>
  406d18:	ldrb	w8, [x21, #40]
  406d1c:	cbz	w8, 406d2c <__fxstatat@plt+0x3c3c>
  406d20:	mov	w8, wzr
  406d24:	mov	w9, #0x1                   	// #1
  406d28:	b	406d3c <__fxstatat@plt+0x3c4c>
  406d2c:	ldrb	w8, [x21, #41]
  406d30:	mov	w9, wzr
  406d34:	cmp	w8, #0x0
  406d38:	cset	w8, eq  // eq = none
  406d3c:	ldrb	w10, [x21, #37]
  406d40:	adrp	x2, 408000 <__fxstatat@plt+0x4f10>
  406d44:	add	x2, x2, #0xe10
  406d48:	cbnz	w10, 406d58 <__fxstatat@plt+0x3c68>
  406d4c:	ldrb	w10, [x21, #33]
  406d50:	cmp	w10, #0x0
  406d54:	csel	x2, xzr, x2, eq  // eq = none
  406d58:	adrp	x10, 408000 <__fxstatat@plt+0x4f10>
  406d5c:	adrp	x11, 408000 <__fxstatat@plt+0x4f10>
  406d60:	ldr	x0, [x19, #80]
  406d64:	add	x10, x10, #0xd5c
  406d68:	add	x11, x11, #0xcd4
  406d6c:	cmp	w9, #0x0
  406d70:	orr	w8, w9, w8
  406d74:	adrp	x12, 408000 <__fxstatat@plt+0x4f10>
  406d78:	adrp	x13, 408000 <__fxstatat@plt+0x4f10>
  406d7c:	sub	x9, x29, #0xa0
  406d80:	csel	x10, x11, x10, ne  // ne = any
  406d84:	cmp	w8, #0x0
  406d88:	add	x12, x12, #0xe04
  406d8c:	add	x13, x13, #0xe0c
  406d90:	csel	x3, x9, xzr, ne  // ne = any
  406d94:	mov	x1, x22
  406d98:	stp	x12, x13, [x29, #-152]
  406d9c:	stur	x10, [x29, #-160]
  406da0:	bl	402ed0 <attr_copy_file@plt>
  406da4:	cbz	w0, 406dc8 <__fxstatat@plt+0x3cd8>
  406da8:	ldrb	w8, [x21, #40]
  406dac:	cmp	w8, #0x0
  406db0:	cset	w8, ne  // ne = any
  406db4:	orr	w9, w27, w8
  406db8:	cset	w8, eq  // eq = none
  406dbc:	tbz	w9, #0, 406dcc <__fxstatat@plt+0x3cdc>
  406dc0:	and	w23, w24, w8
  406dc4:	b	404e5c <__fxstatat@plt+0x1d6c>
  406dc8:	tbnz	w27, #0, 406bf4 <__fxstatat@plt+0x3b04>
  406dcc:	ldrb	w8, [x21, #30]
  406dd0:	cbnz	w8, 406ddc <__fxstatat@plt+0x3cec>
  406dd4:	ldrb	w8, [x28]
  406dd8:	cbz	w8, 406e9c <__fxstatat@plt+0x3dac>
  406ddc:	ldr	x0, [x19, #80]
  406de0:	ldr	w4, [x19, #72]
  406de4:	mov	w1, #0xffffffff            	// #-1
  406de8:	mov	w3, #0xffffffff            	// #-1
  406dec:	mov	x2, x22
  406df0:	bl	409668 <__fxstatat@plt+0x6578>
  406df4:	cbz	w0, 406bf4 <__fxstatat@plt+0x3b04>
  406df8:	ldrb	w8, [x21, #36]
  406dfc:	cbnz	w8, 404e58 <__fxstatat@plt+0x1d68>
  406e00:	b	406bf4 <__fxstatat@plt+0x3b04>
  406e04:	ldrb	w8, [x28]
  406e08:	mov	x27, x20
  406e0c:	cbz	w8, 405408 <__fxstatat@plt+0x2318>
  406e10:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406e14:	add	x1, x1, #0x37e
  406e18:	mov	w2, #0x5                   	// #5
  406e1c:	mov	x0, xzr
  406e20:	bl	402f90 <dcgettext@plt>
  406e24:	ldr	x2, [x19, #80]
  406e28:	mov	x21, x0
  406e2c:	mov	w1, #0x4                   	// #4
  406e30:	mov	w0, wzr
  406e34:	bl	40d330 <__fxstatat@plt+0xa240>
  406e38:	mov	x22, x0
  406e3c:	mov	w0, #0x1                   	// #1
  406e40:	mov	w1, #0x4                   	// #4
  406e44:	mov	x2, x27
  406e48:	bl	40d330 <__fxstatat@plt+0xa240>
  406e4c:	mov	x4, x0
  406e50:	mov	w0, wzr
  406e54:	mov	w1, wzr
  406e58:	mov	x2, x21
  406e5c:	mov	x3, x22
  406e60:	bl	402950 <error@plt>
  406e64:	b	404e58 <__fxstatat@plt+0x1d68>
  406e68:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  406e6c:	add	x1, x1, #0xf99
  406e70:	mov	w2, #0x5                   	// #5
  406e74:	mov	x0, xzr
  406e78:	bl	402f90 <dcgettext@plt>
  406e7c:	mov	x21, x0
  406e80:	mov	w0, #0x4                   	// #4
  406e84:	mov	x1, x22
  406e88:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  406e8c:	mov	x3, x0
  406e90:	mov	w0, wzr
  406e94:	mov	w1, w23
  406e98:	b	404e50 <__fxstatat@plt+0x1d60>
  406e9c:	ldrb	w8, [x21, #43]
  406ea0:	cbz	w8, 40706c <__fxstatat@plt+0x3f7c>
  406ea4:	ldr	w2, [x21, #16]
  406ea8:	b	4070c4 <__fxstatat@plt+0x3fd4>
  406eac:	mov	w8, #0x1                   	// #1
  406eb0:	str	xzr, [x19, #112]
  406eb4:	mov	w23, #0x11                  	// #17
  406eb8:	str	w8, [x19, #120]
  406ebc:	ldr	x27, [x19, #80]
  406ec0:	ldr	w6, [x19, #156]
  406ec4:	mov	w10, w20
  406ec8:	b	404f60 <__fxstatat@plt+0x1e70>
  406ecc:	ldp	q1, q0, [x11, #32]
  406ed0:	ldp	q3, q2, [x11]
  406ed4:	stp	q1, q0, [x29, #-128]
  406ed8:	stp	q3, q2, [x29, #-160]
  406edc:	ldp	q1, q0, [x11, #96]
  406ee0:	ldp	q3, q2, [x11, #64]
  406ee4:	stp	q1, q0, [x29, #-64]
  406ee8:	stp	q3, q2, [x29, #-96]
  406eec:	ldr	x8, [x19, #552]
  406ef0:	ldur	x9, [x29, #-152]
  406ef4:	cmp	x8, x9
  406ef8:	b.ne	40517c <__fxstatat@plt+0x208c>  // b.any
  406efc:	ldr	x8, [x19, #544]
  406f00:	ldur	x9, [x29, #-160]
  406f04:	cmp	x8, x9
  406f08:	b.ne	40517c <__fxstatat@plt+0x208c>  // b.any
  406f0c:	ldrb	w8, [x21, #23]
  406f10:	cbz	w8, 406e10 <__fxstatat@plt+0x3d20>
  406f14:	ldr	w8, [x11, #16]
  406f18:	and	w8, w8, #0xf000
  406f1c:	cmp	w8, #0xa, lsl #12
  406f20:	cset	w22, ne  // ne = any
  406f24:	b	405180 <__fxstatat@plt+0x2090>
  406f28:	str	xzr, [x19, #112]
  406f2c:	mov	w23, #0x11                  	// #17
  406f30:	b	404f60 <__fxstatat@plt+0x1e70>
  406f34:	bic	w23, w12, w25
  406f38:	mov	x0, x22
  406f3c:	mov	w1, w23
  406f40:	mov	x2, xzr
  406f44:	str	w25, [x19, #144]
  406f48:	bl	41232c <__fxstatat@plt+0xf23c>
  406f4c:	cbz	w0, 40655c <__fxstatat@plt+0x346c>
  406f50:	and	w1, w23, #0xffffefff
  406f54:	mov	x0, x22
  406f58:	bl	402a70 <mkfifo@plt>
  406f5c:	cbz	w0, 40655c <__fxstatat@plt+0x346c>
  406f60:	bl	403040 <__errno_location@plt>
  406f64:	ldr	w22, [x0]
  406f68:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406f6c:	add	x1, x1, #0x6f9
  406f70:	mov	w2, #0x5                   	// #5
  406f74:	mov	x0, xzr
  406f78:	bl	402f90 <dcgettext@plt>
  406f7c:	ldr	x1, [x19, #96]
  406f80:	mov	x23, x0
  406f84:	mov	w0, #0x4                   	// #4
  406f88:	b	405e40 <__fxstatat@plt+0x2d50>
  406f8c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406f90:	add	x1, x1, #0x78d
  406f94:	b	405b84 <__fxstatat@plt+0x2a94>
  406f98:	ldr	x1, [x19, #336]
  406f9c:	mov	x0, x27
  406fa0:	str	w25, [x19, #144]
  406fa4:	bl	409780 <__fxstatat@plt+0x6690>
  406fa8:	cbz	x0, 40716c <__fxstatat@plt+0x407c>
  406fac:	ldrb	w3, [x21, #22]
  406fb0:	mov	w1, #0xffffff9c            	// #-100
  406fb4:	mov	w4, #0xffffffff            	// #-1
  406fb8:	mov	x2, x22
  406fbc:	mov	x25, x0
  406fc0:	bl	4094d4 <__fxstatat@plt+0x63e4>
  406fc4:	cmp	w0, #0x1
  406fc8:	b.lt	407180 <__fxstatat@plt+0x4090>  // b.tstop
  406fcc:	ldr	w8, [x19, #120]
  406fd0:	mov	w23, w0
  406fd4:	cbnz	w8, 407030 <__fxstatat@plt+0x3f40>
  406fd8:	ldrb	w8, [x21, #45]
  406fdc:	cbz	w8, 407030 <__fxstatat@plt+0x3f40>
  406fe0:	ldr	w8, [x19, #176]
  406fe4:	and	w8, w8, #0xf000
  406fe8:	cmp	w8, #0xa, lsl #12
  406fec:	b.ne	407030 <__fxstatat@plt+0x3f40>  // b.any
  406ff0:	ldr	x26, [x19, #208]
  406ff4:	mov	x0, x25
  406ff8:	bl	402920 <strlen@plt>
  406ffc:	cmp	x26, x0
  407000:	b.ne	407030 <__fxstatat@plt+0x3f40>  // b.any
  407004:	ldr	x0, [x19, #96]
  407008:	mov	x1, x26
  40700c:	bl	409780 <__fxstatat@plt+0x6690>
  407010:	cbz	x0, 407030 <__fxstatat@plt+0x3f40>
  407014:	mov	x1, x25
  407018:	mov	x26, x0
  40701c:	bl	402da0 <strcmp@plt>
  407020:	mov	w27, w0
  407024:	mov	x0, x26
  407028:	bl	402e10 <free@plt>
  40702c:	cbz	w27, 407180 <__fxstatat@plt+0x4090>
  407030:	mov	x0, x25
  407034:	bl	402e10 <free@plt>
  407038:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40703c:	add	x1, x1, #0x74a
  407040:	mov	w2, #0x5                   	// #5
  407044:	mov	x0, xzr
  407048:	bl	402f90 <dcgettext@plt>
  40704c:	ldr	x1, [x19, #96]
  407050:	mov	x22, x0
  407054:	mov	w0, #0x4                   	// #4
  407058:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  40705c:	mov	x3, x0
  407060:	mov	w0, wzr
  407064:	mov	w1, w23
  407068:	b	406684 <__fxstatat@plt+0x3594>
  40706c:	ldr	w8, [x19, #120]
  407070:	tst	w8, #0xff
  407074:	b.eq	4070d8 <__fxstatat@plt+0x3fe8>  // b.none
  407078:	ldrb	w8, [x21, #32]
  40707c:	cbz	w8, 4070d8 <__fxstatat@plt+0x3fe8>
  407080:	ldr	w8, [x19, #72]
  407084:	adrp	x21, 427000 <__fxstatat@plt+0x23f10>
  407088:	mov	w10, #0x1ff                 	// #511
  40708c:	and	w8, w8, #0x7000
  407090:	orr	w9, w8, #0x8000
  407094:	ldr	w8, [x21, #1056]
  407098:	cmp	w9, #0xc, lsl #12
  40709c:	mov	w9, #0x1b6                 	// #438
  4070a0:	csel	w20, w10, w9, eq  // eq = none
  4070a4:	cmn	w8, #0x1
  4070a8:	b.ne	4070c0 <__fxstatat@plt+0x3fd0>  // b.any
  4070ac:	mov	w0, wzr
  4070b0:	bl	403000 <umask@plt>
  4070b4:	str	w0, [x21, #1056]
  4070b8:	bl	403000 <umask@plt>
  4070bc:	ldr	w8, [x21, #1056]
  4070c0:	bic	w2, w20, w8
  4070c4:	mov	w1, #0xffffffff            	// #-1
  4070c8:	mov	x0, x22
  4070cc:	bl	409710 <__fxstatat@plt+0x6620>
  4070d0:	cbnz	w0, 404e58 <__fxstatat@plt+0x1d68>
  4070d4:	b	406bf4 <__fxstatat@plt+0x3b04>
  4070d8:	ldr	w8, [x19, #144]
  4070dc:	mov	w25, w24
  4070e0:	cbz	w8, 4072a4 <__fxstatat@plt+0x41b4>
  4070e4:	adrp	x20, 427000 <__fxstatat@plt+0x23f10>
  4070e8:	ldr	w8, [x20, #1056]
  4070ec:	cmn	w8, #0x1
  4070f0:	b.ne	407108 <__fxstatat@plt+0x4018>  // b.any
  4070f4:	mov	w0, wzr
  4070f8:	bl	403000 <umask@plt>
  4070fc:	str	w0, [x20, #1056]
  407100:	bl	403000 <umask@plt>
  407104:	ldr	w8, [x20, #1056]
  407108:	ldr	w10, [x19, #144]
  40710c:	bics	wzr, w10, w8
  407110:	cset	w9, eq  // eq = none
  407114:	orr	w9, w26, w9
  407118:	bic	w20, w10, w8
  40711c:	tbnz	w9, #0, 4072a8 <__fxstatat@plt+0x41b8>
  407120:	ldr	w8, [x19, #120]
  407124:	tst	w8, #0xff
  407128:	b.eq	407330 <__fxstatat@plt+0x4240>  // b.none
  40712c:	ldr	x1, [x19, #96]
  407130:	add	x2, x19, #0xa0
  407134:	mov	w0, wzr
  407138:	bl	402f30 <__lxstat@plt>
  40713c:	cbz	w0, 407330 <__fxstatat@plt+0x4240>
  407140:	bl	403040 <__errno_location@plt>
  407144:	ldr	w21, [x0]
  407148:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40714c:	add	x1, x1, #0x316
  407150:	mov	w2, #0x5                   	// #5
  407154:	mov	x0, xzr
  407158:	bl	402f90 <dcgettext@plt>
  40715c:	ldr	x1, [x19, #96]
  407160:	mov	x22, x0
  407164:	mov	w0, #0x4                   	// #4
  407168:	b	406350 <__fxstatat@plt+0x3260>
  40716c:	bl	403040 <__errno_location@plt>
  407170:	ldr	w23, [x0]
  407174:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407178:	add	x1, x1, #0x72d
  40717c:	b	4064d0 <__fxstatat@plt+0x33e0>
  407180:	mov	x0, x25
  407184:	bl	402e10 <free@plt>
  407188:	ldrb	w8, [x21, #37]
  40718c:	cbnz	w8, 407460 <__fxstatat@plt+0x4370>
  407190:	ldrb	w8, [x21, #29]
  407194:	mov	x20, x21
  407198:	cbz	w8, 407208 <__fxstatat@plt+0x4118>
  40719c:	ldr	w1, [x19, #312]
  4071a0:	ldr	w2, [x19, #316]
  4071a4:	ldr	x0, [x19, #96]
  4071a8:	bl	402de0 <lchown@plt>
  4071ac:	cbz	w0, 407208 <__fxstatat@plt+0x4118>
  4071b0:	bl	403040 <__errno_location@plt>
  4071b4:	ldr	w23, [x0]
  4071b8:	cmp	w23, #0x16
  4071bc:	b.eq	4071c8 <__fxstatat@plt+0x40d8>  // b.none
  4071c0:	cmp	w23, #0x1
  4071c4:	b.ne	4071d0 <__fxstatat@plt+0x40e0>  // b.any
  4071c8:	ldrb	w8, [x20, #26]
  4071cc:	cbz	w8, 407208 <__fxstatat@plt+0x4118>
  4071d0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4071d4:	add	x1, x1, #0x769
  4071d8:	mov	w2, #0x5                   	// #5
  4071dc:	mov	x0, xzr
  4071e0:	bl	402f90 <dcgettext@plt>
  4071e4:	ldr	x3, [x19, #96]
  4071e8:	mov	x2, x0
  4071ec:	mov	w0, wzr
  4071f0:	mov	w1, w23
  4071f4:	bl	402950 <error@plt>
  4071f8:	ldrb	w8, [x20, #36]
  4071fc:	cbz	w8, 407208 <__fxstatat@plt+0x4118>
  407200:	mov	x21, x20
  407204:	b	4062f8 <__fxstatat@plt+0x3208>
  407208:	ldr	w9, [x19, #156]
  40720c:	mov	w25, wzr
  407210:	mov	w26, wzr
  407214:	mov	w27, #0x1                   	// #1
  407218:	mov	w24, #0x1                   	// #1
  40721c:	mov	x21, x20
  407220:	b	406570 <__fxstatat@plt+0x3480>
  407224:	tbnz	w25, #31, 4072b0 <__fxstatat@plt+0x41c0>
  407228:	ldr	x8, [x19, #56]
  40722c:	ldrb	w8, [x8, #37]
  407230:	cbz	w8, 4072b0 <__fxstatat@plt+0x41c0>
  407234:	ldr	x21, [x19, #56]
  407238:	ldrb	w8, [x21, #35]
  40723c:	cbz	w8, 407248 <__fxstatat@plt+0x4158>
  407240:	ldrb	w8, [x21, #38]
  407244:	cbz	w8, 4073b0 <__fxstatat@plt+0x42c0>
  407248:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40724c:	mov	w8, #0x5f                  	// #95
  407250:	add	x1, x1, #0x2ed
  407254:	mov	w2, #0x5                   	// #5
  407258:	mov	x0, xzr
  40725c:	str	w8, [x26]
  407260:	bl	402f90 <dcgettext@plt>
  407264:	ldr	x2, [x19, #96]
  407268:	mov	x26, x0
  40726c:	mov	w1, #0x4                   	// #4
  407270:	mov	w0, wzr
  407274:	bl	40d330 <__fxstatat@plt+0xa240>
  407278:	mov	x3, x0
  40727c:	mov	w1, #0x5f                  	// #95
  407280:	mov	w0, wzr
  407284:	mov	x2, x26
  407288:	bl	402950 <error@plt>
  40728c:	ldrb	w8, [x21, #38]
  407290:	cbz	w8, 407318 <__fxstatat@plt+0x4228>
  407294:	mov	x26, xzr
  407298:	str	wzr, [x19, #120]
  40729c:	mov	w24, wzr
  4072a0:	b	40762c <__fxstatat@plt+0x453c>
  4072a4:	mov	w20, wzr
  4072a8:	cbnz	w26, 407340 <__fxstatat@plt+0x4250>
  4072ac:	b	4073a8 <__fxstatat@plt+0x42b8>
  4072b0:	tbz	w25, #31, 407318 <__fxstatat@plt+0x4228>
  4072b4:	ldr	x8, [x19, #56]
  4072b8:	ldrb	w8, [x8, #22]
  4072bc:	cbz	w8, 407318 <__fxstatat@plt+0x4228>
  4072c0:	ldr	x0, [x19, #96]
  4072c4:	bl	403080 <unlink@plt>
  4072c8:	cbz	w0, 4073cc <__fxstatat@plt+0x42dc>
  4072cc:	ldr	w23, [x26]
  4072d0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4072d4:	add	x1, x1, #0xf99
  4072d8:	mov	w2, #0x5                   	// #5
  4072dc:	mov	x0, xzr
  4072e0:	bl	402f90 <dcgettext@plt>
  4072e4:	ldr	x1, [x19, #96]
  4072e8:	mov	x25, x0
  4072ec:	mov	w0, #0x4                   	// #4
  4072f0:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4072f4:	mov	x3, x0
  4072f8:	mov	w0, wzr
  4072fc:	mov	w1, w23
  407300:	mov	x2, x25
  407304:	bl	402950 <error@plt>
  407308:	str	wzr, [x19, #120]
  40730c:	mov	w20, wzr
  407310:	mov	x26, xzr
  407314:	b	407684 <__fxstatat@plt+0x4594>
  407318:	ldr	x22, [x19, #96]
  40731c:	ldr	x27, [x19, #80]
  407320:	ldr	x21, [x19, #56]
  407324:	str	wzr, [x19, #120]
  407328:	str	wzr, [x19, #104]
  40732c:	b	40756c <__fxstatat@plt+0x447c>
  407330:	ldr	w8, [x19, #176]
  407334:	bics	wzr, w20, w8
  407338:	str	w8, [x19, #128]
  40733c:	b.eq	4073a8 <__fxstatat@plt+0x42b8>  // b.none
  407340:	ldr	w8, [x19, #128]
  407344:	ldr	x0, [x19, #96]
  407348:	orr	w1, w20, w8
  40734c:	bl	402b20 <chmod@plt>
  407350:	cbz	w0, 4073a8 <__fxstatat@plt+0x42b8>
  407354:	bl	403040 <__errno_location@plt>
  407358:	ldr	w22, [x0]
  40735c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407360:	add	x1, x1, #0x7be
  407364:	mov	w2, #0x5                   	// #5
  407368:	mov	x0, xzr
  40736c:	bl	402f90 <dcgettext@plt>
  407370:	ldr	x1, [x19, #96]
  407374:	mov	x24, x0
  407378:	mov	w0, #0x4                   	// #4
  40737c:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  407380:	mov	x3, x0
  407384:	mov	w0, wzr
  407388:	mov	w1, w22
  40738c:	mov	x2, x24
  407390:	bl	402950 <error@plt>
  407394:	ldrb	w8, [x21, #36]
  407398:	mov	w23, wzr
  40739c:	mov	w24, w25
  4073a0:	cbnz	w8, 404e5c <__fxstatat@plt+0x1d6c>
  4073a4:	b	406bf4 <__fxstatat@plt+0x3b04>
  4073a8:	mov	w23, w25
  4073ac:	b	404e5c <__fxstatat@plt+0x1d6c>
  4073b0:	ldr	x22, [x19, #96]
  4073b4:	ldr	x27, [x19, #80]
  4073b8:	mov	w8, #0x5f                  	// #95
  4073bc:	str	wzr, [x19, #120]
  4073c0:	str	wzr, [x19, #104]
  4073c4:	str	w8, [x26]
  4073c8:	b	40756c <__fxstatat@plt+0x447c>
  4073cc:	ldr	x8, [x19, #56]
  4073d0:	ldrb	w8, [x8, #46]
  4073d4:	cbz	w8, 40740c <__fxstatat@plt+0x431c>
  4073d8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4073dc:	add	x1, x1, #0x2a3
  4073e0:	mov	w2, #0x5                   	// #5
  4073e4:	mov	x0, xzr
  4073e8:	bl	402f90 <dcgettext@plt>
  4073ec:	ldr	x1, [x19, #96]
  4073f0:	mov	x23, x0
  4073f4:	mov	w0, #0x4                   	// #4
  4073f8:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4073fc:	mov	x2, x0
  407400:	mov	w0, #0x1                   	// #1
  407404:	mov	x1, x23
  407408:	bl	402ba0 <__printf_chk@plt>
  40740c:	ldr	x21, [x19, #56]
  407410:	ldr	w9, [x19, #144]
  407414:	ldr	x22, [x19, #96]
  407418:	ldr	x27, [x19, #80]
  40741c:	ldrb	w8, [x21, #33]
  407420:	str	w9, [x19, #104]
  407424:	cbz	w8, 407498 <__fxstatat@plt+0x43a8>
  407428:	mov	w3, #0x1                   	// #1
  40742c:	mov	w8, #0x1                   	// #1
  407430:	mov	x0, x27
  407434:	mov	x1, x22
  407438:	mov	x4, x21
  40743c:	str	w8, [x19, #120]
  407440:	bl	404af8 <__fxstatat@plt+0x1a08>
  407444:	ldr	w8, [x19, #144]
  407448:	str	w8, [x19, #104]
  40744c:	tbnz	w0, #0, 407498 <__fxstatat@plt+0x43a8>
  407450:	b	407490 <__fxstatat@plt+0x43a0>
  407454:	mov	w1, #0xa                   	// #10
  407458:	bl	402d20 <__overflow@plt>
  40745c:	b	406924 <__fxstatat@plt+0x3834>
  407460:	bl	403040 <__errno_location@plt>
  407464:	mov	w8, #0x5f                  	// #95
  407468:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40746c:	str	w8, [x0]
  407470:	add	x1, x1, #0xa2d
  407474:	mov	w2, #0x5                   	// #5
  407478:	mov	x0, xzr
  40747c:	bl	402f90 <dcgettext@plt>
  407480:	mov	x2, x0
  407484:	mov	w0, #0x1                   	// #1
  407488:	mov	w1, #0x5f                  	// #95
  40748c:	bl	402950 <error@plt>
  407490:	ldr	w25, [x19, #144]
  407494:	b	406770 <__fxstatat@plt+0x3680>
  407498:	ldr	w8, [x19, #104]
  40749c:	mov	w1, #0xc1                  	// #193
  4074a0:	mov	x0, x22
  4074a4:	bic	w26, w20, w8
  4074a8:	mov	w2, w26
  4074ac:	bl	40a404 <__fxstatat@plt+0x7314>
  4074b0:	mov	w25, w0
  4074b4:	bl	403040 <__errno_location@plt>
  4074b8:	ldr	w23, [x0]
  4074bc:	tbz	w25, #31, 407520 <__fxstatat@plt+0x4430>
  4074c0:	cmp	w23, #0x11
  4074c4:	b.ne	407520 <__fxstatat@plt+0x4430>  // b.any
  4074c8:	ldrb	w8, [x28]
  4074cc:	cbnz	w8, 40751c <__fxstatat@plt+0x442c>
  4074d0:	mov	x27, x0
  4074d4:	add	x2, x19, #0x1a0
  4074d8:	mov	w0, wzr
  4074dc:	mov	x1, x22
  4074e0:	bl	402f30 <__lxstat@plt>
  4074e4:	cbnz	w0, 40751c <__fxstatat@plt+0x442c>
  4074e8:	ldr	w8, [x19, #432]
  4074ec:	and	w8, w8, #0xf000
  4074f0:	cmp	w8, #0xa, lsl #12
  4074f4:	b.ne	40751c <__fxstatat@plt+0x442c>  // b.any
  4074f8:	ldrb	w8, [x21, #48]
  4074fc:	cbz	w8, 4079f0 <__fxstatat@plt+0x4900>
  407500:	mov	w1, #0x41                  	// #65
  407504:	mov	x0, x22
  407508:	mov	w2, w26
  40750c:	bl	40a404 <__fxstatat@plt+0x7314>
  407510:	ldr	w23, [x27]
  407514:	mov	w25, w0
  407518:	b	407520 <__fxstatat@plt+0x4430>
  40751c:	mov	w23, #0x11                  	// #17
  407520:	ldr	x27, [x19, #80]
  407524:	cmp	w23, #0x15
  407528:	mov	w8, #0x1                   	// #1
  40752c:	str	w8, [x19, #120]
  407530:	b.ne	40756c <__fxstatat@plt+0x447c>  // b.any
  407534:	tbz	w25, #31, 40756c <__fxstatat@plt+0x447c>
  407538:	ldrb	w8, [x22]
  40753c:	cbnz	w8, 407548 <__fxstatat@plt+0x4458>
  407540:	mov	w23, #0x15                  	// #21
  407544:	b	407564 <__fxstatat@plt+0x4474>
  407548:	mov	x0, x22
  40754c:	bl	402920 <strlen@plt>
  407550:	add	x8, x0, x22
  407554:	ldurb	w8, [x8, #-1]
  407558:	mov	w9, #0x14                  	// #20
  40755c:	cmp	w8, #0x2f
  407560:	cinc	w23, w9, ne  // ne = any
  407564:	mov	w8, #0x1                   	// #1
  407568:	str	w8, [x19, #120]
  40756c:	tbz	w25, #31, 4075c8 <__fxstatat@plt+0x44d8>
  407570:	ldr	w8, [x19, #120]
  407574:	tst	w8, #0xff
  407578:	b.ne	40758c <__fxstatat@plt+0x449c>  // b.any
  40757c:	cmp	w23, #0x2
  407580:	b.ne	40758c <__fxstatat@plt+0x449c>  // b.any
  407584:	ldrb	w8, [x28]
  407588:	cbz	w8, 407498 <__fxstatat@plt+0x43a8>
  40758c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407590:	add	x1, x1, #0x941
  407594:	mov	w2, #0x5                   	// #5
  407598:	mov	x0, xzr
  40759c:	bl	402f90 <dcgettext@plt>
  4075a0:	mov	x25, x0
  4075a4:	mov	w0, #0x4                   	// #4
  4075a8:	mov	x1, x22
  4075ac:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4075b0:	mov	x3, x0
  4075b4:	mov	w0, wzr
  4075b8:	mov	w1, w23
  4075bc:	mov	x2, x25
  4075c0:	bl	402950 <error@plt>
  4075c4:	b	407490 <__fxstatat@plt+0x43a0>
  4075c8:	sub	x2, x29, #0xa0
  4075cc:	mov	w0, wzr
  4075d0:	mov	w1, w25
  4075d4:	str	x21, [x19, #56]
  4075d8:	str	w20, [x19, #48]
  4075dc:	bl	402f80 <__fxstat@plt>
  4075e0:	cbz	w0, 407694 <__fxstatat@plt+0x45a4>
  4075e4:	bl	403040 <__errno_location@plt>
  4075e8:	ldr	w23, [x0]
  4075ec:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4075f0:	add	x1, x1, #0x8d1
  4075f4:	mov	w2, #0x5                   	// #5
  4075f8:	mov	x0, xzr
  4075fc:	bl	402f90 <dcgettext@plt>
  407600:	ldr	x1, [x19, #96]
  407604:	mov	x26, x0
  407608:	mov	w0, #0x4                   	// #4
  40760c:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  407610:	mov	x3, x0
  407614:	mov	w0, wzr
  407618:	mov	w1, w23
  40761c:	mov	x2, x26
  407620:	bl	402950 <error@plt>
  407624:	mov	w24, wzr
  407628:	mov	x26, xzr
  40762c:	mov	w0, w25
  407630:	bl	402ca0 <close@plt>
  407634:	tbnz	w0, #31, 407640 <__fxstatat@plt+0x4550>
  407638:	and	w20, w24, #0x1
  40763c:	b	407684 <__fxstatat@plt+0x4594>
  407640:	bl	403040 <__errno_location@plt>
  407644:	ldr	w23, [x0]
  407648:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40764c:	add	x1, x1, #0x98e
  407650:	mov	w2, #0x5                   	// #5
  407654:	mov	x0, xzr
  407658:	bl	402f90 <dcgettext@plt>
  40765c:	ldr	x1, [x19, #96]
  407660:	mov	x25, x0
  407664:	mov	w0, #0x4                   	// #4
  407668:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  40766c:	mov	x3, x0
  407670:	mov	w0, wzr
  407674:	mov	w1, w23
  407678:	mov	x2, x25
  40767c:	bl	402950 <error@plt>
  407680:	mov	w20, wzr
  407684:	ldr	x27, [x19, #80]
  407688:	ldr	w25, [x19, #144]
  40768c:	ldr	x21, [x19, #56]
  407690:	b	406778 <__fxstatat@plt+0x3688>
  407694:	cbz	w24, 40772c <__fxstatat@plt+0x463c>
  407698:	ldr	x8, [x19, #56]
  40769c:	ldr	w8, [x8, #56]
  4076a0:	cbz	w8, 407844 <__fxstatat@plt+0x4754>
  4076a4:	ldr	w2, [x19, #136]
  4076a8:	mov	w1, #0x9409                	// #37897
  4076ac:	movk	w1, #0x4004, lsl #16
  4076b0:	mov	w0, w25
  4076b4:	bl	4030c0 <ioctl@plt>
  4076b8:	cbz	w0, 40772c <__fxstatat@plt+0x463c>
  4076bc:	ldr	x8, [x19, #56]
  4076c0:	ldr	w8, [x8, #56]
  4076c4:	cmp	w8, #0x2
  4076c8:	b.ne	407844 <__fxstatat@plt+0x4754>  // b.any
  4076cc:	bl	403040 <__errno_location@plt>
  4076d0:	ldr	w23, [x0]
  4076d4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4076d8:	add	x1, x1, #0x95f
  4076dc:	mov	w2, #0x5                   	// #5
  4076e0:	mov	x0, xzr
  4076e4:	bl	402f90 <dcgettext@plt>
  4076e8:	ldr	x2, [x19, #96]
  4076ec:	mov	x26, x0
  4076f0:	mov	w1, #0x4                   	// #4
  4076f4:	mov	w0, wzr
  4076f8:	bl	40d330 <__fxstatat@plt+0xa240>
  4076fc:	ldr	x2, [x19, #80]
  407700:	mov	x27, x0
  407704:	mov	w0, #0x1                   	// #1
  407708:	mov	w1, #0x4                   	// #4
  40770c:	bl	40d330 <__fxstatat@plt+0xa240>
  407710:	mov	x4, x0
  407714:	mov	w0, wzr
  407718:	mov	w1, w23
  40771c:	mov	x2, x26
  407720:	mov	x3, x27
  407724:	bl	402950 <error@plt>
  407728:	b	407624 <__fxstatat@plt+0x4534>
  40772c:	mov	x26, xzr
  407730:	ldr	x8, [x19, #56]
  407734:	ldrb	w8, [x8, #31]
  407738:	cbz	w8, 4077ac <__fxstatat@plt+0x46bc>
  40773c:	add	x8, x19, #0x120
  407740:	ldur	q0, [x8, #72]
  407744:	ldur	q1, [x8, #88]
  407748:	ldr	x1, [x19, #96]
  40774c:	add	x2, x19, #0x1a0
  407750:	mov	w0, w25
  407754:	stp	q0, q1, [x19, #416]
  407758:	bl	40e83c <__fxstatat@plt+0xb74c>
  40775c:	cbz	w0, 4077ac <__fxstatat@plt+0x46bc>
  407760:	bl	403040 <__errno_location@plt>
  407764:	ldr	w23, [x0]
  407768:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40776c:	add	x1, x1, #0x7a6
  407770:	mov	w2, #0x5                   	// #5
  407774:	mov	x0, xzr
  407778:	bl	402f90 <dcgettext@plt>
  40777c:	ldr	x1, [x19, #96]
  407780:	mov	x27, x0
  407784:	mov	w0, #0x4                   	// #4
  407788:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  40778c:	mov	x3, x0
  407790:	mov	w0, wzr
  407794:	mov	w1, w23
  407798:	mov	x2, x27
  40779c:	bl	402950 <error@plt>
  4077a0:	ldr	x8, [x19, #56]
  4077a4:	ldrb	w8, [x8, #36]
  4077a8:	cbnz	w8, 408148 <__fxstatat@plt+0x5058>
  4077ac:	ldr	x8, [x19, #56]
  4077b0:	ldrb	w8, [x8, #29]
  4077b4:	cbz	w8, 407814 <__fxstatat@plt+0x4724>
  4077b8:	ldr	w8, [x19, #312]
  4077bc:	ldur	w9, [x29, #-136]
  4077c0:	cmp	w8, w9
  4077c4:	b.ne	4077d8 <__fxstatat@plt+0x46e8>  // b.any
  4077c8:	ldr	w8, [x19, #316]
  4077cc:	ldur	w9, [x29, #-132]
  4077d0:	cmp	w8, w9
  4077d4:	b.eq	407814 <__fxstatat@plt+0x4724>  // b.none
  4077d8:	ldr	w8, [x19, #120]
  4077dc:	ldur	w5, [x29, #-144]
  4077e0:	ldr	x0, [x19, #56]
  4077e4:	ldr	x1, [x19, #96]
  4077e8:	tst	w8, #0xff
  4077ec:	cset	w4, ne  // ne = any
  4077f0:	add	x3, x19, #0x120
  4077f4:	mov	w2, w25
  4077f8:	bl	408640 <__fxstatat@plt+0x5550>
  4077fc:	cmn	w0, #0x1
  407800:	b.eq	408148 <__fxstatat@plt+0x5058>  // b.none
  407804:	cbnz	w0, 407814 <__fxstatat@plt+0x4724>
  407808:	ldr	w8, [x19, #128]
  40780c:	and	w8, w8, #0xfffff1ff
  407810:	str	w8, [x19, #128]
  407814:	ldr	x8, [x19, #56]
  407818:	ldrb	w8, [x8, #39]
  40781c:	cbz	w8, 4079e8 <__fxstatat@plt+0x48f8>
  407820:	ldurb	w8, [x29, #-144]
  407824:	tbnz	w8, #7, 4079e0 <__fxstatat@plt+0x48f0>
  407828:	bl	402990 <geteuid@plt>
  40782c:	cbz	w0, 4079e0 <__fxstatat@plt+0x48f0>
  407830:	mov	w1, #0x180                 	// #384
  407834:	tbnz	w25, #31, 407a44 <__fxstatat@plt+0x4954>
  407838:	mov	w0, w25
  40783c:	bl	402c00 <fchmod@plt>
  407840:	b	407a4c <__fxstatat@plt+0x495c>
  407844:	bl	402c60 <getpagesize@plt>
  407848:	ldur	w8, [x29, #-104]
  40784c:	mov	w23, w0
  407850:	ldr	w0, [x19, #136]
  407854:	mov	w9, #0x20000               	// #131072
  407858:	cmp	w8, #0x20, lsl #12
  40785c:	csel	w9, w8, w9, gt
  407860:	str	x9, [x19, #40]
  407864:	cmp	w8, #0x0
  407868:	mov	w9, #0x200                 	// #512
  40786c:	mov	w3, #0x2                   	// #2
  407870:	mov	x1, xzr
  407874:	mov	x2, xzr
  407878:	csel	w20, w8, w9, gt
  40787c:	bl	40a3cc <__fxstatat@plt+0x72dc>
  407880:	ldr	w8, [x19, #560]
  407884:	ldr	x26, [x19, #592]
  407888:	and	w27, w8, #0xf000
  40788c:	cmp	w27, #0x8, lsl #12
  407890:	b.ne	4078b0 <__fxstatat@plt+0x47c0>  // b.any
  407894:	ldr	x8, [x19, #608]
  407898:	add	x9, x26, #0x1ff
  40789c:	cmp	x26, #0x0
  4078a0:	csel	x9, x9, x26, lt  // lt = tstop
  4078a4:	cmp	x8, x9, asr #9
  4078a8:	cset	w22, lt  // lt = tstop
  4078ac:	b	4078b4 <__fxstatat@plt+0x47c4>
  4078b0:	mov	w22, wzr
  4078b4:	ldur	w8, [x29, #-144]
  4078b8:	sxtw	x24, w23
  4078bc:	and	w8, w8, #0xf000
  4078c0:	cmp	w8, #0x8, lsl #12
  4078c4:	b.ne	4078f0 <__fxstatat@plt+0x4800>  // b.any
  4078c8:	ldr	x8, [x19, #56]
  4078cc:	ldr	w9, [x8, #12]
  4078d0:	cmp	w9, #0x2
  4078d4:	cset	w8, eq  // eq = none
  4078d8:	cmp	w9, #0x3
  4078dc:	mov	w9, #0x1                   	// #1
  4078e0:	str	w9, [x19, #8]
  4078e4:	b.eq	40794c <__fxstatat@plt+0x485c>  // b.none
  4078e8:	and	w8, w22, w8
  4078ec:	tbnz	w8, #0, 40794c <__fxstatat@plt+0x485c>
  4078f0:	ldr	w8, [x19, #600]
  4078f4:	ldr	x21, [x19, #40]
  4078f8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4078fc:	sub	x23, x9, x24
  407900:	cmp	w8, #0x20, lsl #12
  407904:	mov	w9, #0x20000               	// #131072
  407908:	csel	w0, w8, w9, gt
  40790c:	mov	x1, x21
  407910:	mov	x2, x23
  407914:	bl	409f7c <__fxstatat@plt+0x6e8c>
  407918:	cmp	x26, x21
  40791c:	mov	w8, #0x8000                	// #32768
  407920:	ccmp	w27, w8, #0x0, cc  // cc = lo, ul, last
  407924:	csinc	x8, x21, x26, ne  // ne = any
  407928:	add	x8, x8, x0
  40792c:	sub	x8, x8, #0x1
  407930:	udiv	x8, x8, x0
  407934:	mul	x8, x8, x0
  407938:	sub	x9, x8, #0x1
  40793c:	cmp	x9, x23
  407940:	csel	x8, x8, x0, cc  // cc = lo, ul, last
  407944:	str	wzr, [x19, #8]
  407948:	str	x8, [x19, #40]
  40794c:	sxtw	x8, w20
  407950:	str	x8, [x19]
  407954:	ldr	x8, [x19, #40]
  407958:	add	x0, x8, x24
  40795c:	bl	40f8f8 <__fxstatat@plt+0xc808>
  407960:	add	x8, x0, x24
  407964:	sub	x8, x8, #0x1
  407968:	udiv	x8, x8, x24
  40796c:	mov	x26, x0
  407970:	mul	x8, x8, x24
  407974:	str	x8, [x19, #24]
  407978:	cbz	w22, 408094 <__fxstatat@plt+0x4fa4>
  40797c:	ldr	x8, [x19, #592]
  407980:	str	x8, [x19, #32]
  407984:	mov	w8, #0x1                   	// #1
  407988:	str	w8, [x19, #12]
  40798c:	ldr	w8, [x19, #8]
  407990:	cbz	w8, 4079a0 <__fxstatat@plt+0x48b0>
  407994:	ldr	x8, [x19, #56]
  407998:	ldr	w8, [x8, #12]
  40799c:	str	w8, [x19, #12]
  4079a0:	ldr	w0, [x19, #136]
  4079a4:	add	x1, x19, #0x1a0
  4079a8:	bl	409030 <__fxstatat@plt+0x5f40>
  4079ac:	ldr	w8, [x19, #12]
  4079b0:	adrp	x27, 427000 <__fxstatat@plt+0x23f10>
  4079b4:	mov	x24, xzr
  4079b8:	mov	x23, xzr
  4079bc:	cmp	w8, #0x3
  4079c0:	ldr	x8, [x19]
  4079c4:	mov	x21, xzr
  4079c8:	add	x27, x27, #0x4f0
  4079cc:	mov	w20, #0x1                   	// #1
  4079d0:	csel	w8, w8, wzr, eq  // eq = none
  4079d4:	sxtw	x8, w8
  4079d8:	str	x8, [x19, #16]
  4079dc:	b	407c9c <__fxstatat@plt+0x4bac>
  4079e0:	mov	w20, wzr
  4079e4:	b	407a54 <__fxstatat@plt+0x4964>
  4079e8:	mov	w24, #0x1                   	// #1
  4079ec:	b	407b68 <__fxstatat@plt+0x4a78>
  4079f0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4079f4:	add	x1, x1, #0x919
  4079f8:	mov	w2, #0x5                   	// #5
  4079fc:	mov	x0, xzr
  407a00:	bl	402f90 <dcgettext@plt>
  407a04:	mov	x23, x0
  407a08:	mov	w0, #0x4                   	// #4
  407a0c:	mov	x1, x22
  407a10:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  407a14:	mov	x3, x0
  407a18:	mov	w0, wzr
  407a1c:	mov	w1, wzr
  407a20:	mov	x2, x23
  407a24:	bl	402950 <error@plt>
  407a28:	ldr	x27, [x19, #80]
  407a2c:	ldr	w25, [x19, #144]
  407a30:	mov	w8, #0x1                   	// #1
  407a34:	mov	w20, wzr
  407a38:	mov	x26, xzr
  407a3c:	str	w8, [x19, #120]
  407a40:	b	406778 <__fxstatat@plt+0x3688>
  407a44:	ldr	x0, [x19, #96]
  407a48:	bl	402b20 <chmod@plt>
  407a4c:	cmp	w0, #0x0
  407a50:	cset	w20, eq  // eq = none
  407a54:	ldr	x8, [x19, #56]
  407a58:	ldrb	w8, [x8, #35]
  407a5c:	cbz	w8, 407a70 <__fxstatat@plt+0x4980>
  407a60:	ldr	x8, [x19, #56]
  407a64:	ldrb	w8, [x8, #40]
  407a68:	cbz	w8, 407a78 <__fxstatat@plt+0x4988>
  407a6c:	mov	w8, wzr
  407a70:	mov	w9, #0x1                   	// #1
  407a74:	b	407a8c <__fxstatat@plt+0x499c>
  407a78:	ldr	x8, [x19, #56]
  407a7c:	mov	w9, wzr
  407a80:	ldrb	w8, [x8, #41]
  407a84:	cmp	w8, #0x0
  407a88:	cset	w8, eq  // eq = none
  407a8c:	ldr	x10, [x19, #56]
  407a90:	adrp	x4, 408000 <__fxstatat@plt+0x4f10>
  407a94:	add	x4, x4, #0xe10
  407a98:	ldrb	w10, [x10, #37]
  407a9c:	cbnz	w10, 407ab0 <__fxstatat@plt+0x49c0>
  407aa0:	ldr	x10, [x19, #56]
  407aa4:	ldrb	w10, [x10, #33]
  407aa8:	cmp	w10, #0x0
  407aac:	csel	x4, xzr, x4, eq  // eq = none
  407ab0:	ldr	w14, [x19, #136]
  407ab4:	adrp	x10, 408000 <__fxstatat@plt+0x4f10>
  407ab8:	adrp	x11, 408000 <__fxstatat@plt+0x4f10>
  407abc:	add	x10, x10, #0xd5c
  407ac0:	add	x11, x11, #0xcd4
  407ac4:	cmp	w9, #0x0
  407ac8:	orr	w8, w9, w8
  407acc:	adrp	x12, 408000 <__fxstatat@plt+0x4f10>
  407ad0:	adrp	x13, 408000 <__fxstatat@plt+0x4f10>
  407ad4:	add	x9, x19, #0x1a0
  407ad8:	csel	x10, x11, x10, ne  // ne = any
  407adc:	cmp	w8, #0x0
  407ae0:	add	x12, x12, #0xe04
  407ae4:	add	x13, x13, #0xe0c
  407ae8:	orr	w14, w25, w14
  407aec:	csel	x5, x9, xzr, ne  // ne = any
  407af0:	stp	x12, x13, [x19, #424]
  407af4:	str	x10, [x19, #416]
  407af8:	tbnz	w14, #31, 407b14 <__fxstatat@plt+0x4a24>
  407afc:	ldr	x0, [x19, #80]
  407b00:	ldr	w1, [x19, #136]
  407b04:	ldr	x2, [x19, #96]
  407b08:	mov	w3, w25
  407b0c:	bl	402e50 <attr_copy_fd@plt>
  407b10:	b	407b28 <__fxstatat@plt+0x4a38>
  407b14:	ldr	x0, [x19, #80]
  407b18:	ldr	x1, [x19, #96]
  407b1c:	mov	x2, x4
  407b20:	mov	x3, x5
  407b24:	bl	402ed0 <attr_copy_file@plt>
  407b28:	cbz	w0, 407b3c <__fxstatat@plt+0x4a4c>
  407b2c:	ldr	x8, [x19, #56]
  407b30:	ldrb	w8, [x8, #40]
  407b34:	eor	w24, w8, #0x1
  407b38:	b	407b40 <__fxstatat@plt+0x4a50>
  407b3c:	mov	w24, #0x1                   	// #1
  407b40:	cbz	w20, 407b68 <__fxstatat@plt+0x4a78>
  407b44:	ldr	w8, [x19, #48]
  407b48:	ldr	w9, [x19, #104]
  407b4c:	bic	w1, w8, w9
  407b50:	tbnz	w25, #31, 407b60 <__fxstatat@plt+0x4a70>
  407b54:	mov	w0, w25
  407b58:	bl	402c00 <fchmod@plt>
  407b5c:	b	407b68 <__fxstatat@plt+0x4a78>
  407b60:	ldr	x0, [x19, #96]
  407b64:	bl	402b20 <chmod@plt>
  407b68:	ldr	x8, [x19, #56]
  407b6c:	ldrb	w8, [x8, #30]
  407b70:	cbnz	w8, 407b7c <__fxstatat@plt+0x4a8c>
  407b74:	ldrb	w8, [x28]
  407b78:	cbz	w8, 407bac <__fxstatat@plt+0x4abc>
  407b7c:	ldr	x0, [x19, #80]
  407b80:	ldr	w1, [x19, #136]
  407b84:	ldr	x2, [x19, #96]
  407b88:	ldr	w4, [x19, #128]
  407b8c:	mov	w3, w25
  407b90:	bl	409668 <__fxstatat@plt+0x6578>
  407b94:	cbz	w0, 40762c <__fxstatat@plt+0x453c>
  407b98:	ldr	x8, [x19, #56]
  407b9c:	ldrb	w8, [x8, #36]
  407ba0:	cmp	w8, #0x0
  407ba4:	csel	w24, w24, wzr, eq  // eq = none
  407ba8:	b	40762c <__fxstatat@plt+0x453c>
  407bac:	ldr	x8, [x19, #56]
  407bb0:	ldrb	w8, [x8, #43]
  407bb4:	cbz	w8, 407bc4 <__fxstatat@plt+0x4ad4>
  407bb8:	ldr	x8, [x19, #56]
  407bbc:	ldr	w2, [x8, #16]
  407bc0:	b	407c08 <__fxstatat@plt+0x4b18>
  407bc4:	ldr	w8, [x19, #120]
  407bc8:	tst	w8, #0xff
  407bcc:	b.eq	407c1c <__fxstatat@plt+0x4b2c>  // b.none
  407bd0:	ldr	x8, [x19, #56]
  407bd4:	ldrb	w8, [x8, #32]
  407bd8:	cbz	w8, 407c1c <__fxstatat@plt+0x4b2c>
  407bdc:	adrp	x20, 427000 <__fxstatat@plt+0x23f10>
  407be0:	ldr	w8, [x20, #1056]
  407be4:	cmn	w8, #0x1
  407be8:	b.ne	407c00 <__fxstatat@plt+0x4b10>  // b.any
  407bec:	mov	w0, wzr
  407bf0:	bl	403000 <umask@plt>
  407bf4:	str	w0, [x20, #1056]
  407bf8:	bl	403000 <umask@plt>
  407bfc:	ldr	w8, [x20, #1056]
  407c00:	mov	w9, #0x1b6                 	// #438
  407c04:	bic	w2, w9, w8
  407c08:	ldr	x0, [x19, #96]
  407c0c:	mov	w1, w25
  407c10:	bl	409710 <__fxstatat@plt+0x6620>
  407c14:	cmp	w0, #0x0
  407c18:	b	407ba4 <__fxstatat@plt+0x4ab4>
  407c1c:	ldr	w8, [x19, #104]
  407c20:	cbz	w8, 40762c <__fxstatat@plt+0x453c>
  407c24:	adrp	x20, 427000 <__fxstatat@plt+0x23f10>
  407c28:	ldr	w8, [x20, #1056]
  407c2c:	cmn	w8, #0x1
  407c30:	b.ne	407c48 <__fxstatat@plt+0x4b58>  // b.any
  407c34:	mov	w0, wzr
  407c38:	bl	403000 <umask@plt>
  407c3c:	str	w0, [x20, #1056]
  407c40:	bl	403000 <umask@plt>
  407c44:	ldr	w8, [x20, #1056]
  407c48:	ldr	w9, [x19, #104]
  407c4c:	bics	wzr, w9, w8
  407c50:	b.eq	40762c <__fxstatat@plt+0x453c>  // b.none
  407c54:	tbnz	w25, #31, 4081dc <__fxstatat@plt+0x50ec>
  407c58:	ldr	w1, [x19, #48]
  407c5c:	mov	w0, w25
  407c60:	bl	402c00 <fchmod@plt>
  407c64:	b	4081e8 <__fxstatat@plt+0x50f8>
  407c68:	mov	w22, wzr
  407c6c:	ldr	x23, [x19, #32]
  407c70:	cmp	x8, #0x0
  407c74:	csel	w8, w22, w9, eq  // eq = none
  407c78:	mov	w9, #0x1                   	// #1
  407c7c:	strb	w9, [x19, #449]
  407c80:	and	w20, w8, #0x1
  407c84:	ldr	x0, [x19, #456]
  407c88:	bl	402e10 <free@plt>
  407c8c:	ldrb	w8, [x19, #449]
  407c90:	str	xzr, [x19, #456]
  407c94:	str	xzr, [x19, #440]
  407c98:	cbnz	w8, 407fa0 <__fxstatat@plt+0x4eb0>
  407c9c:	add	x0, x19, #0x1a0
  407ca0:	bl	409050 <__fxstatat@plt+0x5f60>
  407ca4:	tbz	w0, #0, 407f98 <__fxstatat@plt+0x4ea8>
  407ca8:	ldr	x8, [x19, #440]
  407cac:	cbz	x8, 407c84 <__fxstatat@plt+0x4b94>
  407cb0:	ldr	w8, [x19, #12]
  407cb4:	cmp	w8, #0x1
  407cb8:	b.ne	407e08 <__fxstatat@plt+0x4d18>  // b.any
  407cbc:	mov	x20, xzr
  407cc0:	ldr	x8, [x19, #456]
  407cc4:	mov	w9, #0x18                  	// #24
  407cc8:	ldr	x14, [x19, #32]
  407ccc:	mov	x11, x21
  407cd0:	madd	x8, x20, x9, x8
  407cd4:	ldp	x9, x8, [x8]
  407cd8:	mov	x10, x24
  407cdc:	add	x12, x8, x9
  407ce0:	cmp	x9, x14
  407ce4:	csel	x13, x14, x9, gt
  407ce8:	cmp	x12, x14
  407cec:	sub	x12, x14, x13
  407cf0:	csel	x9, x13, x9, gt
  407cf4:	csel	x24, x12, x8, gt
  407cf8:	sub	x8, x9, x11
  407cfc:	mov	x21, x9
  407d00:	subs	x22, x8, x10
  407d04:	b.eq	407d9c <__fxstatat@plt+0x4cac>  // b.none
  407d08:	ldr	w0, [x19, #136]
  407d0c:	mov	x1, x21
  407d10:	mov	w2, wzr
  407d14:	bl	402a60 <lseek@plt>
  407d18:	tbnz	x0, #63, 407f40 <__fxstatat@plt+0x4e50>
  407d1c:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  407d20:	ldr	x8, [x8, #1288]
  407d24:	cbnz	x8, 407d5c <__fxstatat@plt+0x4c6c>
  407d28:	ldrb	w8, [x27]
  407d2c:	mov	w9, #0x400                 	// #1024
  407d30:	mov	w1, #0x1                   	// #1
  407d34:	cmp	w8, #0x0
  407d38:	mov	w8, #0x20000               	// #131072
  407d3c:	csel	x0, x9, x8, ne  // ne = any
  407d40:	bl	40ff48 <__fxstatat@plt+0xce58>
  407d44:	str	x0, [x27, #24]
  407d48:	cbnz	x0, 407d5c <__fxstatat@plt+0x4c6c>
  407d4c:	add	x8, x27, #0x20
  407d50:	str	x8, [x27, #24]
  407d54:	mov	w8, #0x1                   	// #1
  407d58:	strb	w8, [x27]
  407d5c:	cbz	x22, 407d9c <__fxstatat@plt+0x4cac>
  407d60:	ldrb	w8, [x27]
  407d64:	mov	w9, #0x400                 	// #1024
  407d68:	ldr	x1, [x27, #24]
  407d6c:	mov	w0, w25
  407d70:	cmp	w8, #0x0
  407d74:	mov	w8, #0x20000               	// #131072
  407d78:	csel	x8, x9, x8, ne  // ne = any
  407d7c:	cmp	x8, x22
  407d80:	csel	x23, x8, x22, cc  // cc = lo, ul, last
  407d84:	mov	x2, x23
  407d88:	bl	40a884 <__fxstatat@plt+0x7794>
  407d8c:	cmp	x0, x23
  407d90:	sub	x22, x22, x23
  407d94:	b.eq	407d5c <__fxstatat@plt+0x4c6c>  // b.none
  407d98:	b	407f0c <__fxstatat@plt+0x4e1c>
  407d9c:	sub	sp, sp, #0x20
  407da0:	ldr	w0, [x19, #136]
  407da4:	ldp	x4, x2, [x19, #16]
  407da8:	ldr	x3, [x19, #40]
  407dac:	ldr	x6, [x19, #80]
  407db0:	ldr	x7, [x19, #96]
  407db4:	sub	x8, x29, #0x1c
  407db8:	str	x8, [sp, #16]
  407dbc:	sub	x8, x29, #0x18
  407dc0:	mov	w5, #0x1                   	// #1
  407dc4:	mov	w1, w25
  407dc8:	stp	x24, x8, [sp]
  407dcc:	bl	408820 <__fxstatat@plt+0x5730>
  407dd0:	add	sp, sp, #0x20
  407dd4:	tbz	w0, #0, 407f80 <__fxstatat@plt+0x4e90>
  407dd8:	ldur	x8, [x29, #-24]
  407ddc:	ldr	x10, [x19, #32]
  407de0:	ldurb	w9, [x29, #-28]
  407de4:	add	x23, x8, x21
  407de8:	cmp	x23, x10
  407dec:	b.eq	407c68 <__fxstatat@plt+0x4b78>  // b.none
  407df0:	ldr	x10, [x19, #440]
  407df4:	add	w20, w20, #0x1
  407df8:	cmp	x10, x20
  407dfc:	b.hi	407cc0 <__fxstatat@plt+0x4bd0>  // b.pmore
  407e00:	mov	w22, wzr
  407e04:	b	407f00 <__fxstatat@plt+0x4e10>
  407e08:	mov	x10, xzr
  407e0c:	mov	w20, #0x1                   	// #1
  407e10:	ldr	x8, [x19, #456]
  407e14:	mov	w9, #0x18                  	// #24
  407e18:	ldr	x14, [x19, #32]
  407e1c:	mov	x11, x21
  407e20:	madd	x8, x10, x9, x8
  407e24:	ldp	x9, x8, [x8]
  407e28:	mov	x10, x24
  407e2c:	add	x12, x8, x9
  407e30:	cmp	x9, x14
  407e34:	csel	x13, x14, x9, gt
  407e38:	cmp	x12, x14
  407e3c:	sub	x12, x14, x13
  407e40:	csel	x9, x13, x9, gt
  407e44:	csel	x24, x12, x8, gt
  407e48:	sub	x8, x9, x11
  407e4c:	mov	x21, x9
  407e50:	subs	x23, x8, x10
  407e54:	b.eq	407e94 <__fxstatat@plt+0x4da4>  // b.none
  407e58:	ldr	w0, [x19, #136]
  407e5c:	mov	x1, x21
  407e60:	mov	w2, wzr
  407e64:	bl	402a60 <lseek@plt>
  407e68:	tbnz	x0, #63, 407f40 <__fxstatat@plt+0x4e50>
  407e6c:	ldr	w8, [x19, #12]
  407e70:	ldr	x1, [x19, #96]
  407e74:	mov	w0, w25
  407e78:	mov	x3, x23
  407e7c:	cmp	w8, #0x3
  407e80:	cset	w2, eq  // eq = none
  407e84:	bl	408be4 <__fxstatat@plt+0x5af4>
  407e88:	tbz	w0, #0, 407f80 <__fxstatat@plt+0x4e90>
  407e8c:	mov	w22, #0x1                   	// #1
  407e90:	b	407e98 <__fxstatat@plt+0x4da8>
  407e94:	mov	w22, wzr
  407e98:	sub	sp, sp, #0x20
  407e9c:	ldr	w0, [x19, #136]
  407ea0:	ldp	x4, x2, [x19, #16]
  407ea4:	ldr	x3, [x19, #40]
  407ea8:	ldr	x6, [x19, #80]
  407eac:	ldr	x7, [x19, #96]
  407eb0:	sub	x8, x29, #0x1c
  407eb4:	str	x8, [sp, #16]
  407eb8:	sub	x8, x29, #0x18
  407ebc:	mov	w5, #0x1                   	// #1
  407ec0:	mov	w1, w25
  407ec4:	stp	x24, x8, [sp]
  407ec8:	bl	408820 <__fxstatat@plt+0x5730>
  407ecc:	add	sp, sp, #0x20
  407ed0:	tbz	w0, #0, 407f80 <__fxstatat@plt+0x4e90>
  407ed4:	ldur	x8, [x29, #-24]
  407ed8:	ldr	x10, [x19, #32]
  407edc:	ldurb	w9, [x29, #-28]
  407ee0:	add	x23, x8, x21
  407ee4:	cmp	x23, x10
  407ee8:	b.eq	407c6c <__fxstatat@plt+0x4b7c>  // b.none
  407eec:	ldr	x11, [x19, #440]
  407ef0:	mov	w10, w20
  407ef4:	add	w20, w20, #0x1
  407ef8:	cmp	x11, x10
  407efc:	b.hi	407e10 <__fxstatat@plt+0x4d20>  // b.pmore
  407f00:	cmp	x8, #0x0
  407f04:	csel	w8, w22, w9, eq  // eq = none
  407f08:	b	407c80 <__fxstatat@plt+0x4b90>
  407f0c:	bl	403040 <__errno_location@plt>
  407f10:	ldr	w23, [x0]
  407f14:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407f18:	add	x1, x1, #0x9d0
  407f1c:	mov	w2, #0x5                   	// #5
  407f20:	mov	x0, xzr
  407f24:	bl	402f90 <dcgettext@plt>
  407f28:	ldr	x2, [x19, #96]
  407f2c:	mov	x27, x0
  407f30:	mov	w1, #0x3                   	// #3
  407f34:	mov	w0, wzr
  407f38:	bl	40d5ec <__fxstatat@plt+0xa4fc>
  407f3c:	b	407f6c <__fxstatat@plt+0x4e7c>
  407f40:	bl	403040 <__errno_location@plt>
  407f44:	ldr	w23, [x0]
  407f48:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407f4c:	add	x1, x1, #0x9c0
  407f50:	mov	w2, #0x5                   	// #5
  407f54:	mov	x0, xzr
  407f58:	bl	402f90 <dcgettext@plt>
  407f5c:	ldr	x1, [x19, #80]
  407f60:	mov	x27, x0
  407f64:	mov	w0, #0x4                   	// #4
  407f68:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  407f6c:	mov	x3, x0
  407f70:	mov	w0, wzr
  407f74:	mov	w1, w23
  407f78:	mov	x2, x27
  407f7c:	bl	402950 <error@plt>
  407f80:	ldr	x0, [x19, #456]
  407f84:	bl	402e10 <free@plt>
  407f88:	str	xzr, [x19, #456]
  407f8c:	str	xzr, [x19, #440]
  407f90:	mov	w24, wzr
  407f94:	b	40762c <__fxstatat@plt+0x453c>
  407f98:	ldrb	w8, [x19, #449]
  407f9c:	cbz	w8, 40808c <__fxstatat@plt+0x4f9c>
  407fa0:	ldr	x8, [x19, #32]
  407fa4:	subs	x22, x8, x23
  407fa8:	b.gt	408000 <__fxstatat@plt+0x4f10>
  407fac:	tbnz	w20, #0, 408000 <__fxstatat@plt+0x4f10>
  407fb0:	ldr	w8, [x19, #12]
  407fb4:	cmp	w8, #0x3
  407fb8:	b.ne	407730 <__fxstatat@plt+0x4640>  // b.any
  407fbc:	ldr	x8, [x19, #32]
  407fc0:	subs	x3, x8, x23
  407fc4:	b.le	407730 <__fxstatat@plt+0x4640>
  407fc8:	mov	w1, #0x3                   	// #3
  407fcc:	mov	w0, w25
  407fd0:	mov	x2, x23
  407fd4:	bl	402fe0 <fallocate@plt>
  407fd8:	tbz	w0, #31, 407730 <__fxstatat@plt+0x4640>
  407fdc:	bl	403040 <__errno_location@plt>
  407fe0:	ldr	w23, [x0]
  407fe4:	cmp	w23, #0x26
  407fe8:	b.eq	407730 <__fxstatat@plt+0x4640>  // b.none
  407fec:	cmp	w23, #0x5f
  407ff0:	b.eq	407730 <__fxstatat@plt+0x4640>  // b.none
  407ff4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407ff8:	add	x1, x1, #0x9e1
  407ffc:	b	408170 <__fxstatat@plt+0x5080>
  408000:	ldr	w8, [x19, #12]
  408004:	cmp	w8, #0x1
  408008:	b.ne	408150 <__fxstatat@plt+0x5060>  // b.any
  40800c:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  408010:	ldr	x8, [x8, #1288]
  408014:	cbnz	x8, 40804c <__fxstatat@plt+0x4f5c>
  408018:	ldrb	w8, [x27]
  40801c:	mov	w9, #0x20000               	// #131072
  408020:	mov	w1, #0x1                   	// #1
  408024:	mov	w20, #0x1                   	// #1
  408028:	cmp	w8, #0x0
  40802c:	mov	w8, #0x400                 	// #1024
  408030:	csel	x0, x8, x9, ne  // ne = any
  408034:	bl	40ff48 <__fxstatat@plt+0xce58>
  408038:	str	x0, [x27, #24]
  40803c:	cbnz	x0, 40804c <__fxstatat@plt+0x4f5c>
  408040:	add	x8, x27, #0x20
  408044:	str	x8, [x27, #24]
  408048:	strb	w20, [x27]
  40804c:	mov	w20, #0x20000               	// #131072
  408050:	mov	w24, #0x400                 	// #1024
  408054:	cbz	x22, 407fb0 <__fxstatat@plt+0x4ec0>
  408058:	ldrb	w8, [x27]
  40805c:	ldr	x1, [x27, #24]
  408060:	mov	w0, w25
  408064:	cmp	w8, #0x0
  408068:	csel	x8, x24, x20, ne  // ne = any
  40806c:	cmp	x8, x22
  408070:	csel	x21, x8, x22, cc  // cc = lo, ul, last
  408074:	mov	x2, x21
  408078:	bl	40a884 <__fxstatat@plt+0x7794>
  40807c:	cmp	x0, x21
  408080:	sub	x22, x22, x21
  408084:	b.eq	408054 <__fxstatat@plt+0x4f64>  // b.none
  408088:	b	408160 <__fxstatat@plt+0x5070>
  40808c:	ldrb	w8, [x19, #448]
  408090:	cbz	w8, 408190 <__fxstatat@plt+0x50a0>
  408094:	ldr	x8, [x19, #56]
  408098:	ldr	w9, [x19, #8]
  40809c:	ldr	w8, [x8, #12]
  4080a0:	cmp	w9, #0x0
  4080a4:	ldr	x9, [x19]
  4080a8:	csel	x4, x9, xzr, ne  // ne = any
  4080ac:	cmp	w8, #0x3
  4080b0:	cset	w5, eq  // eq = none
  4080b4:	sub	sp, sp, #0x20
  4080b8:	ldr	w0, [x19, #136]
  4080bc:	ldr	x2, [x19, #24]
  4080c0:	ldr	x3, [x19, #40]
  4080c4:	ldr	x6, [x19, #80]
  4080c8:	ldr	x7, [x19, #96]
  4080cc:	sub	x8, x29, #0x18
  4080d0:	add	x9, x19, #0x1a0
  4080d4:	mov	x10, #0xffffffffffffffff    	// #-1
  4080d8:	mov	w1, w25
  4080dc:	stp	x9, x8, [sp, #8]
  4080e0:	str	x10, [sp]
  4080e4:	bl	408820 <__fxstatat@plt+0x5730>
  4080e8:	add	sp, sp, #0x20
  4080ec:	tbz	w0, #0, 408148 <__fxstatat@plt+0x5058>
  4080f0:	ldurb	w8, [x29, #-24]
  4080f4:	cbz	w8, 407730 <__fxstatat@plt+0x4640>
  4080f8:	ldr	x1, [x19, #416]
  4080fc:	mov	w0, w25
  408100:	bl	402fc0 <ftruncate@plt>
  408104:	tbz	w0, #31, 407730 <__fxstatat@plt+0x4640>
  408108:	bl	403040 <__errno_location@plt>
  40810c:	ldr	w23, [x0]
  408110:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408114:	add	x1, x1, #0x97a
  408118:	mov	w2, #0x5                   	// #5
  40811c:	mov	x0, xzr
  408120:	bl	402f90 <dcgettext@plt>
  408124:	ldr	x1, [x19, #96]
  408128:	mov	x27, x0
  40812c:	mov	w0, #0x4                   	// #4
  408130:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  408134:	mov	x3, x0
  408138:	mov	w0, wzr
  40813c:	mov	w1, w23
  408140:	mov	x2, x27
  408144:	bl	402950 <error@plt>
  408148:	mov	w24, wzr
  40814c:	b	40762c <__fxstatat@plt+0x453c>
  408150:	ldr	x1, [x19, #32]
  408154:	mov	w0, w25
  408158:	bl	402fc0 <ftruncate@plt>
  40815c:	cbz	w0, 407fb0 <__fxstatat@plt+0x4ec0>
  408160:	bl	403040 <__errno_location@plt>
  408164:	ldr	w23, [x0]
  408168:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40816c:	add	x1, x1, #0x97a
  408170:	mov	w2, #0x5                   	// #5
  408174:	mov	x0, xzr
  408178:	bl	402f90 <dcgettext@plt>
  40817c:	ldr	x1, [x19, #96]
  408180:	mov	x27, x0
  408184:	mov	w0, #0x4                   	// #4
  408188:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  40818c:	b	4081c0 <__fxstatat@plt+0x50d0>
  408190:	bl	403040 <__errno_location@plt>
  408194:	ldr	w23, [x0]
  408198:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40819c:	add	x1, x1, #0x9a1
  4081a0:	mov	w2, #0x5                   	// #5
  4081a4:	mov	x0, xzr
  4081a8:	bl	402f90 <dcgettext@plt>
  4081ac:	ldr	x2, [x19, #80]
  4081b0:	mov	x27, x0
  4081b4:	mov	w1, #0x3                   	// #3
  4081b8:	mov	w0, wzr
  4081bc:	bl	40d5ec <__fxstatat@plt+0xa4fc>
  4081c0:	mov	x3, x0
  4081c4:	mov	w0, wzr
  4081c8:	mov	w1, w23
  4081cc:	mov	x2, x27
  4081d0:	bl	402950 <error@plt>
  4081d4:	mov	w24, wzr
  4081d8:	b	40762c <__fxstatat@plt+0x453c>
  4081dc:	ldr	x0, [x19, #96]
  4081e0:	ldr	w1, [x19, #48]
  4081e4:	bl	402b20 <chmod@plt>
  4081e8:	cbz	w0, 40762c <__fxstatat@plt+0x453c>
  4081ec:	bl	403040 <__errno_location@plt>
  4081f0:	ldr	w23, [x0]
  4081f4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4081f8:	add	x1, x1, #0x7be
  4081fc:	mov	w2, #0x5                   	// #5
  408200:	mov	x0, xzr
  408204:	bl	402f90 <dcgettext@plt>
  408208:	ldr	x1, [x19, #96]
  40820c:	mov	x27, x0
  408210:	mov	w0, #0x4                   	// #4
  408214:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  408218:	mov	x3, x0
  40821c:	mov	w0, wzr
  408220:	mov	w1, w23
  408224:	mov	x2, x27
  408228:	bl	402950 <error@plt>
  40822c:	b	407b98 <__fxstatat@plt+0x4aa8>
  408230:	stp	x29, x30, [sp, #-32]!
  408234:	movi	v0.2d, #0x0
  408238:	str	x19, [sp, #16]
  40823c:	mov	x29, sp
  408240:	mov	x19, x0
  408244:	stp	q0, q0, [x0, #48]
  408248:	stp	q0, q0, [x0, #16]
  40824c:	str	q0, [x0]
  408250:	bl	402990 <geteuid@plt>
  408254:	cmp	w0, #0x0
  408258:	mov	w8, #0xffffffff            	// #-1
  40825c:	cset	w9, eq  // eq = none
  408260:	strb	w9, [x19, #27]
  408264:	strb	w9, [x19, #26]
  408268:	str	w8, [x19, #52]
  40826c:	ldr	x19, [sp, #16]
  408270:	ldp	x29, x30, [sp], #32
  408274:	ret
  408278:	stp	x29, x30, [sp, #-32]!
  40827c:	str	x19, [sp, #16]
  408280:	mov	x29, sp
  408284:	mov	x19, x0
  408288:	bl	403040 <__errno_location@plt>
  40828c:	ldr	w8, [x0]
  408290:	cmp	w8, #0x16
  408294:	b.eq	4082a0 <__fxstatat@plt+0x51b0>  // b.none
  408298:	cmp	w8, #0x1
  40829c:	b.ne	4082b8 <__fxstatat@plt+0x51c8>  // b.any
  4082a0:	ldrb	w8, [x19, #26]
  4082a4:	cmp	w8, #0x0
  4082a8:	cset	w0, eq  // eq = none
  4082ac:	ldr	x19, [sp, #16]
  4082b0:	ldp	x29, x30, [sp], #32
  4082b4:	ret
  4082b8:	mov	w0, wzr
  4082bc:	ldr	x19, [sp, #16]
  4082c0:	ldp	x29, x30, [sp], #32
  4082c4:	ret
  4082c8:	stp	x29, x30, [sp, #-32]!
  4082cc:	str	x19, [sp, #16]
  4082d0:	adrp	x19, 427000 <__fxstatat@plt+0x23f10>
  4082d4:	ldr	w0, [x19, #1056]
  4082d8:	mov	x29, sp
  4082dc:	cmn	w0, #0x1
  4082e0:	b.eq	4082f0 <__fxstatat@plt+0x5200>  // b.none
  4082e4:	ldr	x19, [sp, #16]
  4082e8:	ldp	x29, x30, [sp], #32
  4082ec:	ret
  4082f0:	mov	w0, wzr
  4082f4:	bl	403000 <umask@plt>
  4082f8:	str	w0, [x19, #1056]
  4082fc:	bl	403000 <umask@plt>
  408300:	ldr	w0, [x19, #1056]
  408304:	ldr	x19, [sp, #16]
  408308:	ldp	x29, x30, [sp], #32
  40830c:	ret
  408310:	stp	x29, x30, [sp, #-48]!
  408314:	stp	x20, x19, [sp, #32]
  408318:	mov	x19, x1
  40831c:	mov	x20, x0
  408320:	tst	w4, #0x1
  408324:	mov	w8, #0x400                 	// #1024
  408328:	stp	x22, x21, [sp, #16]
  40832c:	mov	w22, w3
  408330:	csel	w4, w8, wzr, ne  // ne = any
  408334:	and	w5, w2, #0x1
  408338:	mov	w0, #0xffffff9c            	// #-100
  40833c:	mov	w2, #0xffffff9c            	// #-100
  408340:	mov	w6, #0xffffffff            	// #-1
  408344:	mov	x1, x20
  408348:	mov	x3, x19
  40834c:	mov	x29, sp
  408350:	bl	409328 <__fxstatat@plt+0x6238>
  408354:	mov	w21, w0
  408358:	cmp	w0, #0x1
  40835c:	b.lt	4083bc <__fxstatat@plt+0x52cc>  // b.tstop
  408360:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408364:	add	x1, x1, #0x805
  408368:	mov	w2, #0x5                   	// #5
  40836c:	mov	x0, xzr
  408370:	bl	402f90 <dcgettext@plt>
  408374:	mov	x22, x0
  408378:	mov	w1, #0x4                   	// #4
  40837c:	mov	w0, wzr
  408380:	mov	x2, x19
  408384:	bl	40d330 <__fxstatat@plt+0xa240>
  408388:	mov	x19, x0
  40838c:	mov	w0, #0x1                   	// #1
  408390:	mov	w1, #0x4                   	// #4
  408394:	mov	x2, x20
  408398:	bl	40d330 <__fxstatat@plt+0xa240>
  40839c:	mov	x4, x0
  4083a0:	mov	w0, wzr
  4083a4:	mov	w1, w21
  4083a8:	mov	x2, x22
  4083ac:	mov	x3, x19
  4083b0:	bl	402950 <error@plt>
  4083b4:	mov	w20, wzr
  4083b8:	b	408400 <__fxstatat@plt+0x5310>
  4083bc:	mov	w20, #0x1                   	// #1
  4083c0:	cbz	w21, 408400 <__fxstatat@plt+0x5310>
  4083c4:	tbz	w22, #0, 408400 <__fxstatat@plt+0x5310>
  4083c8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4083cc:	add	x1, x1, #0x2a3
  4083d0:	mov	w2, #0x5                   	// #5
  4083d4:	mov	x0, xzr
  4083d8:	bl	402f90 <dcgettext@plt>
  4083dc:	mov	x21, x0
  4083e0:	mov	w0, #0x4                   	// #4
  4083e4:	mov	x1, x19
  4083e8:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4083ec:	mov	x2, x0
  4083f0:	mov	w0, #0x1                   	// #1
  4083f4:	mov	x1, x21
  4083f8:	mov	w20, #0x1                   	// #1
  4083fc:	bl	402ba0 <__printf_chk@plt>
  408400:	mov	w0, w20
  408404:	ldp	x20, x19, [sp, #32]
  408408:	ldp	x22, x21, [sp, #16]
  40840c:	ldp	x29, x30, [sp], #48
  408410:	ret
  408414:	sub	sp, sp, #0x50
  408418:	stp	x29, x30, [sp, #16]
  40841c:	stp	x24, x23, [sp, #32]
  408420:	stp	x22, x21, [sp, #48]
  408424:	stp	x20, x19, [sp, #64]
  408428:	ldr	w8, [x2, #16]
  40842c:	mov	x19, x1
  408430:	add	x29, sp, #0x10
  408434:	and	w8, w8, #0xf000
  408438:	cmp	w8, #0xa, lsl #12
  40843c:	b.eq	408490 <__fxstatat@plt+0x53a0>  // b.none
  408440:	mov	x20, x2
  408444:	mov	x22, x0
  408448:	bl	40f858 <__fxstatat@plt+0xc768>
  40844c:	tbnz	w0, #0, 408490 <__fxstatat@plt+0x53a0>
  408450:	mov	w1, #0x2                   	// #2
  408454:	mov	x0, x19
  408458:	bl	402a50 <euidaccess@plt>
  40845c:	cbz	w0, 408490 <__fxstatat@plt+0x53a0>
  408460:	ldr	w0, [x20, #16]
  408464:	add	x1, sp, #0x4
  408468:	add	x24, sp, #0x4
  40846c:	bl	40a640 <__fxstatat@plt+0x7550>
  408470:	strb	wzr, [sp, #14]
  408474:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  408478:	ldrb	w9, [x22, #24]
  40847c:	ldr	x21, [x8, #1184]
  408480:	cbz	w9, 4084fc <__fxstatat@plt+0x540c>
  408484:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408488:	add	x1, x1, #0x826
  40848c:	b	408520 <__fxstatat@plt+0x5430>
  408490:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  408494:	ldr	x20, [x8, #1184]
  408498:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40849c:	add	x1, x1, #0x884
  4084a0:	mov	w2, #0x5                   	// #5
  4084a4:	mov	x0, xzr
  4084a8:	bl	402f90 <dcgettext@plt>
  4084ac:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  4084b0:	ldr	x21, [x8, #2360]
  4084b4:	mov	x22, x0
  4084b8:	mov	w0, #0x4                   	// #4
  4084bc:	mov	x1, x19
  4084c0:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4084c4:	mov	x4, x0
  4084c8:	mov	w1, #0x1                   	// #1
  4084cc:	mov	x0, x20
  4084d0:	mov	x2, x22
  4084d4:	mov	x3, x21
  4084d8:	bl	402d90 <__fprintf_chk@plt>
  4084dc:	bl	40fec8 <__fxstatat@plt+0xcdd8>
  4084e0:	ldp	x20, x19, [sp, #64]
  4084e4:	ldp	x22, x21, [sp, #48]
  4084e8:	ldp	x24, x23, [sp, #32]
  4084ec:	ldp	x29, x30, [sp, #16]
  4084f0:	and	w0, w0, #0x1
  4084f4:	add	sp, sp, #0x50
  4084f8:	ret
  4084fc:	ldrb	w8, [x22, #21]
  408500:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408504:	add	x1, x1, #0x826
  408508:	cbnz	w8, 408520 <__fxstatat@plt+0x5430>
  40850c:	ldrb	w8, [x22, #22]
  408510:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  408514:	add	x9, x9, #0x853
  408518:	cmp	w8, #0x0
  40851c:	csel	x1, x9, x1, eq  // eq = none
  408520:	mov	w2, #0x5                   	// #5
  408524:	mov	x0, xzr
  408528:	bl	402f90 <dcgettext@plt>
  40852c:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  408530:	ldr	x22, [x8, #2360]
  408534:	mov	x23, x0
  408538:	mov	w0, #0x4                   	// #4
  40853c:	mov	x1, x19
  408540:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  408544:	ldr	w8, [x20, #16]
  408548:	mov	x4, x0
  40854c:	orr	x6, x24, #0x1
  408550:	mov	w1, #0x1                   	// #1
  408554:	and	x5, x8, #0xfff
  408558:	mov	x0, x21
  40855c:	mov	x2, x23
  408560:	mov	x3, x22
  408564:	bl	402d90 <__fprintf_chk@plt>
  408568:	b	4084dc <__fxstatat@plt+0x53ec>
  40856c:	stp	x29, x30, [sp, #-48]!
  408570:	stp	x20, x19, [sp, #32]
  408574:	mov	x19, x2
  408578:	mov	x20, x1
  40857c:	mov	x2, x0
  408580:	mov	w1, #0x4                   	// #4
  408584:	mov	w0, wzr
  408588:	str	x21, [sp, #16]
  40858c:	mov	x29, sp
  408590:	bl	40d330 <__fxstatat@plt+0xa240>
  408594:	mov	x21, x0
  408598:	mov	w0, #0x1                   	// #1
  40859c:	mov	w1, #0x4                   	// #4
  4085a0:	mov	x2, x20
  4085a4:	bl	40d330 <__fxstatat@plt+0xa240>
  4085a8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4085ac:	mov	x3, x0
  4085b0:	add	x1, x1, #0x454
  4085b4:	mov	w0, #0x1                   	// #1
  4085b8:	mov	x2, x21
  4085bc:	bl	402ba0 <__printf_chk@plt>
  4085c0:	cbz	x19, 4085f8 <__fxstatat@plt+0x5508>
  4085c4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4085c8:	add	x1, x1, #0x897
  4085cc:	mov	w2, #0x5                   	// #5
  4085d0:	mov	x0, xzr
  4085d4:	bl	402f90 <dcgettext@plt>
  4085d8:	mov	x20, x0
  4085dc:	mov	w0, #0x4                   	// #4
  4085e0:	mov	x1, x19
  4085e4:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4085e8:	mov	x2, x0
  4085ec:	mov	w0, #0x1                   	// #1
  4085f0:	mov	x1, x20
  4085f4:	bl	402ba0 <__printf_chk@plt>
  4085f8:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  4085fc:	ldr	x0, [x8, #1208]
  408600:	ldp	x8, x9, [x0, #40]
  408604:	cmp	x8, x9
  408608:	b.cs	40862c <__fxstatat@plt+0x553c>  // b.hs, b.nlast
  40860c:	add	x9, x8, #0x1
  408610:	mov	w10, #0xa                   	// #10
  408614:	str	x9, [x0, #40]
  408618:	strb	w10, [x8]
  40861c:	ldp	x20, x19, [sp, #32]
  408620:	ldr	x21, [sp, #16]
  408624:	ldp	x29, x30, [sp], #48
  408628:	ret
  40862c:	ldp	x20, x19, [sp, #32]
  408630:	ldr	x21, [sp, #16]
  408634:	mov	w1, #0xa                   	// #10
  408638:	ldp	x29, x30, [sp], #48
  40863c:	b	402d20 <__overflow@plt>
  408640:	stp	x29, x30, [sp, #-64]!
  408644:	stp	x24, x23, [sp, #16]
  408648:	stp	x22, x21, [sp, #32]
  40864c:	stp	x20, x19, [sp, #48]
  408650:	ldp	w22, w21, [x3, #24]
  408654:	mov	w23, w2
  408658:	mov	x20, x1
  40865c:	mov	x19, x0
  408660:	mov	x29, sp
  408664:	tbnz	w4, #0, 40870c <__fxstatat@plt+0x561c>
  408668:	ldrb	w8, [x19, #30]
  40866c:	cbnz	w8, 408678 <__fxstatat@plt+0x5588>
  408670:	ldrb	w8, [x19, #24]
  408674:	cbz	w8, 4086fc <__fxstatat@plt+0x560c>
  408678:	add	x8, x3, #0x10
  40867c:	ldr	w8, [x8]
  408680:	mov	x0, x20
  408684:	mov	w1, w23
  408688:	and	w8, w5, w8
  40868c:	and	w2, w8, #0x1c0
  408690:	bl	40bd5c <__fxstatat@plt+0x8c6c>
  408694:	cbz	w0, 40870c <__fxstatat@plt+0x561c>
  408698:	bl	403040 <__errno_location@plt>
  40869c:	ldr	w21, [x0]
  4086a0:	cmp	w21, #0x16
  4086a4:	b.eq	4086b0 <__fxstatat@plt+0x55c0>  // b.none
  4086a8:	cmp	w21, #0x1
  4086ac:	b.ne	4086b8 <__fxstatat@plt+0x55c8>  // b.any
  4086b0:	ldrb	w8, [x19, #27]
  4086b4:	cbz	w8, 4086f0 <__fxstatat@plt+0x5600>
  4086b8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4086bc:	add	x1, x1, #0xa61
  4086c0:	mov	w2, #0x5                   	// #5
  4086c4:	mov	x0, xzr
  4086c8:	bl	402f90 <dcgettext@plt>
  4086cc:	mov	x22, x0
  4086d0:	mov	w0, #0x4                   	// #4
  4086d4:	mov	x1, x20
  4086d8:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4086dc:	mov	x3, x0
  4086e0:	mov	w0, wzr
  4086e4:	mov	w1, w21
  4086e8:	mov	x2, x22
  4086ec:	bl	402950 <error@plt>
  4086f0:	ldrb	w8, [x19, #36]
  4086f4:	neg	w0, w8
  4086f8:	b	40880c <__fxstatat@plt+0x571c>
  4086fc:	ldrb	w8, [x19, #43]
  408700:	cbz	w8, 40870c <__fxstatat@plt+0x561c>
  408704:	add	x8, x19, #0x10
  408708:	b	40867c <__fxstatat@plt+0x558c>
  40870c:	cmn	w23, #0x1
  408710:	b.eq	40875c <__fxstatat@plt+0x566c>  // b.none
  408714:	mov	w0, w23
  408718:	mov	w1, w22
  40871c:	mov	w2, w21
  408720:	bl	403090 <fchown@plt>
  408724:	cbz	w0, 408800 <__fxstatat@plt+0x5710>
  408728:	bl	403040 <__errno_location@plt>
  40872c:	ldr	w22, [x0]
  408730:	mov	x24, x0
  408734:	cmp	w22, #0x16
  408738:	b.eq	408744 <__fxstatat@plt+0x5654>  // b.none
  40873c:	cmp	w22, #0x1
  408740:	b.ne	4087a0 <__fxstatat@plt+0x56b0>  // b.any
  408744:	mov	w1, #0xffffffff            	// #-1
  408748:	mov	w0, w23
  40874c:	mov	w2, w21
  408750:	bl	403090 <fchown@plt>
  408754:	str	w22, [x24]
  408758:	b	4087a0 <__fxstatat@plt+0x56b0>
  40875c:	mov	x0, x20
  408760:	mov	w1, w22
  408764:	mov	w2, w21
  408768:	bl	402de0 <lchown@plt>
  40876c:	cbz	w0, 408800 <__fxstatat@plt+0x5710>
  408770:	bl	403040 <__errno_location@plt>
  408774:	ldr	w22, [x0]
  408778:	mov	x23, x0
  40877c:	cmp	w22, #0x16
  408780:	b.eq	40878c <__fxstatat@plt+0x569c>  // b.none
  408784:	cmp	w22, #0x1
  408788:	b.ne	4087a0 <__fxstatat@plt+0x56b0>  // b.any
  40878c:	mov	w1, #0xffffffff            	// #-1
  408790:	mov	x0, x20
  408794:	mov	w2, w21
  408798:	bl	402de0 <lchown@plt>
  40879c:	str	w22, [x23]
  4087a0:	cmp	w22, #0x16
  4087a4:	b.eq	4087b0 <__fxstatat@plt+0x56c0>  // b.none
  4087a8:	cmp	w22, #0x1
  4087ac:	b.ne	4087b8 <__fxstatat@plt+0x56c8>  // b.any
  4087b0:	ldrb	w8, [x19, #26]
  4087b4:	cbz	w8, 408808 <__fxstatat@plt+0x5718>
  4087b8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4087bc:	add	x1, x1, #0x769
  4087c0:	mov	w2, #0x5                   	// #5
  4087c4:	mov	x0, xzr
  4087c8:	bl	402f90 <dcgettext@plt>
  4087cc:	mov	x21, x0
  4087d0:	mov	w0, #0x4                   	// #4
  4087d4:	mov	x1, x20
  4087d8:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  4087dc:	mov	x3, x0
  4087e0:	mov	w0, wzr
  4087e4:	mov	w1, w22
  4087e8:	mov	x2, x21
  4087ec:	bl	402950 <error@plt>
  4087f0:	ldrb	w8, [x19, #36]
  4087f4:	cbz	w8, 408808 <__fxstatat@plt+0x5718>
  4087f8:	mov	w0, #0xffffffff            	// #-1
  4087fc:	b	40880c <__fxstatat@plt+0x571c>
  408800:	mov	w0, #0x1                   	// #1
  408804:	b	40880c <__fxstatat@plt+0x571c>
  408808:	mov	w0, wzr
  40880c:	ldp	x20, x19, [sp, #48]
  408810:	ldp	x22, x21, [sp, #32]
  408814:	ldp	x24, x23, [sp, #16]
  408818:	ldp	x29, x30, [sp], #64
  40881c:	ret
  408820:	sub	sp, sp, #0xc0
  408824:	stp	x29, x30, [sp, #96]
  408828:	add	x29, sp, #0x60
  40882c:	stp	x28, x27, [sp, #112]
  408830:	stp	x26, x25, [sp, #128]
  408834:	ldp	x25, x8, [x29, #104]
  408838:	ldr	x27, [x29, #96]
  40883c:	stp	x24, x23, [sp, #144]
  408840:	stp	x22, x21, [sp, #160]
  408844:	stp	x20, x19, [sp, #176]
  408848:	stur	x7, [x29, #-16]
  40884c:	stur	w5, [x29, #-20]
  408850:	stur	w1, [x29, #-4]
  408854:	str	x8, [sp, #48]
  408858:	strb	wzr, [x8]
  40885c:	str	xzr, [x25]
  408860:	cbz	x27, 408b0c <__fxstatat@plt+0x5a1c>
  408864:	mov	x21, x4
  408868:	mov	x22, x3
  40886c:	mov	x23, x2
  408870:	mov	w24, w0
  408874:	mov	w26, wzr
  408878:	mov	x19, xzr
  40887c:	stp	x6, x25, [sp]
  408880:	stp	x2, x3, [sp, #24]
  408884:	str	x4, [sp, #40]
  408888:	str	w0, [sp, #20]
  40888c:	cmp	x27, x22
  408890:	csel	x2, x27, x22, cc  // cc = lo, ul, last
  408894:	mov	w0, w24
  408898:	mov	x1, x23
  40889c:	bl	402f40 <read@plt>
  4088a0:	tbnz	x0, #63, 408a10 <__fxstatat@plt+0x5920>
  4088a4:	cbz	x0, 408aec <__fxstatat@plt+0x59fc>
  4088a8:	ldr	x8, [x25]
  4088ac:	add	x8, x8, x0
  4088b0:	str	x8, [x25]
  4088b4:	stp	x0, x27, [x29, #-40]
  4088b8:	cbz	x21, 408a28 <__fxstatat@plt+0x5938>
  4088bc:	mov	x20, x23
  4088c0:	mov	x25, x23
  4088c4:	mov	x28, x0
  4088c8:	b	4088f4 <__fxstatat@plt+0x5804>
  4088cc:	cmp	x27, #0x0
  4088d0:	csel	x28, x28, xzr, ne  // ne = any
  4088d4:	cmp	w21, #0x0
  4088d8:	csel	x19, x27, xzr, ne  // ne = any
  4088dc:	mov	x27, x24
  4088e0:	mov	x20, x25
  4088e4:	subs	x28, x28, x27
  4088e8:	add	x25, x25, x27
  4088ec:	mov	x21, x27
  4088f0:	b.eq	408ac8 <__fxstatat@plt+0x59d8>  // b.none
  4088f4:	cmp	x21, x28
  4088f8:	csel	x27, x21, x28, cc  // cc = lo, ul, last
  4088fc:	mov	w23, w26
  408900:	cbz	x27, 408954 <__fxstatat@plt+0x5864>
  408904:	add	x8, x27, #0xf
  408908:	and	x9, x8, #0xf
  40890c:	orr	x8, x8, #0xfffffffffffffff0
  408910:	add	x9, x9, x25
  408914:	eor	x8, x8, #0xf
  408918:	add	x1, x9, #0x1
  40891c:	add	x2, x8, x27
  408920:	sub	x8, x27, #0x1
  408924:	mov	x9, x25
  408928:	ldrb	w10, [x9]
  40892c:	cbnz	w10, 408a00 <__fxstatat@plt+0x5910>
  408930:	cbz	x8, 408a08 <__fxstatat@plt+0x5918>
  408934:	add	x9, x9, #0x1
  408938:	and	x10, x8, #0xf
  40893c:	sub	x8, x8, #0x1
  408940:	cbnz	x10, 408928 <__fxstatat@plt+0x5838>
  408944:	mov	x0, x25
  408948:	bl	402c20 <bcmp@plt>
  40894c:	cmp	w0, #0x0
  408950:	cset	w26, eq  // eq = none
  408954:	cmp	x27, #0x0
  408958:	cset	w9, ne  // ne = any
  40895c:	cmp	x21, x28
  408960:	cset	w10, cc  // cc = lo, ul, last
  408964:	cmp	x19, #0x0
  408968:	eor	w8, w23, w26
  40896c:	cset	w11, ne  // ne = any
  408970:	and	w21, w11, w8
  408974:	orr	w8, w10, w26
  408978:	and	w22, w9, w8
  40897c:	tbnz	w21, #0, 4089ac <__fxstatat@plt+0x58bc>
  408980:	cbz	w22, 4089ac <__fxstatat@plt+0x58bc>
  408984:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408988:	sub	x8, x8, x27
  40898c:	cmp	x19, x8
  408990:	b.hi	408b14 <__fxstatat@plt+0x5a24>  // b.pmore
  408994:	add	x19, x27, x19
  408998:	subs	x28, x28, x27
  40899c:	add	x25, x25, x27
  4089a0:	mov	x21, x27
  4089a4:	b.ne	4088f4 <__fxstatat@plt+0x5804>  // b.any
  4089a8:	b	408ac8 <__fxstatat@plt+0x59d8>
  4089ac:	cmp	w21, #0x0
  4089b0:	csel	x24, xzr, x27, ne  // ne = any
  4089b4:	add	x19, x24, x19
  4089b8:	tbz	w23, #0, 4089dc <__fxstatat@plt+0x58ec>
  4089bc:	ldur	w8, [x29, #-20]
  4089c0:	ldur	w0, [x29, #-4]
  4089c4:	ldur	x1, [x29, #-16]
  4089c8:	mov	x3, x19
  4089cc:	and	w2, w8, #0x1
  4089d0:	bl	408be4 <__fxstatat@plt+0x5af4>
  4089d4:	tbnz	w0, #0, 4089f4 <__fxstatat@plt+0x5904>
  4089d8:	b	408b8c <__fxstatat@plt+0x5a9c>
  4089dc:	ldur	w0, [x29, #-4]
  4089e0:	mov	x1, x20
  4089e4:	mov	x2, x19
  4089e8:	bl	40a884 <__fxstatat@plt+0x7794>
  4089ec:	cmp	x0, x19
  4089f0:	b.ne	408b4c <__fxstatat@plt+0x5a5c>  // b.any
  4089f4:	tbz	w22, #0, 4088cc <__fxstatat@plt+0x57dc>
  4089f8:	mov	x19, x27
  4089fc:	b	4088e0 <__fxstatat@plt+0x57f0>
  408a00:	mov	w26, wzr
  408a04:	b	408954 <__fxstatat@plt+0x5864>
  408a08:	mov	w26, #0x1                   	// #1
  408a0c:	b	408954 <__fxstatat@plt+0x5864>
  408a10:	bl	403040 <__errno_location@plt>
  408a14:	ldr	w20, [x0]
  408a18:	cmp	w20, #0x4
  408a1c:	b.ne	408bb0 <__fxstatat@plt+0x5ac0>  // b.any
  408a20:	cbnz	x27, 40888c <__fxstatat@plt+0x579c>
  408a24:	b	408aec <__fxstatat@plt+0x59fc>
  408a28:	mov	x1, x23
  408a2c:	mov	x21, x0
  408a30:	b	408a6c <__fxstatat@plt+0x597c>
  408a34:	ldur	w8, [x29, #-20]
  408a38:	ldur	w0, [x29, #-4]
  408a3c:	ldur	x1, [x29, #-16]
  408a40:	mov	x3, x20
  408a44:	and	w2, w8, #0x1
  408a48:	bl	408be4 <__fxstatat@plt+0x5af4>
  408a4c:	tbz	w0, #0, 408b8c <__fxstatat@plt+0x5a9c>
  408a50:	cmp	x22, #0x0
  408a54:	mov	x19, xzr
  408a58:	csel	x21, x21, xzr, ne  // ne = any
  408a5c:	mov	x1, x23
  408a60:	subs	x21, x21, x22
  408a64:	add	x23, x23, x22
  408a68:	b.eq	408ac8 <__fxstatat@plt+0x59d8>  // b.none
  408a6c:	cmp	x22, x21
  408a70:	csel	x22, x22, x21, cc  // cc = lo, ul, last
  408a74:	cset	w8, cc  // cc = lo, ul, last
  408a78:	cbz	x22, 408aa8 <__fxstatat@plt+0x59b8>
  408a7c:	orr	w8, w8, w26
  408a80:	tbz	w8, #0, 408aa8 <__fxstatat@plt+0x59b8>
  408a84:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408a88:	sub	x8, x8, x22
  408a8c:	cmp	x19, x8
  408a90:	b.hi	408b14 <__fxstatat@plt+0x5a24>  // b.pmore
  408a94:	add	x19, x22, x19
  408a98:	subs	x21, x21, x22
  408a9c:	add	x23, x23, x22
  408aa0:	b.ne	408a6c <__fxstatat@plt+0x597c>  // b.any
  408aa4:	b	408ac8 <__fxstatat@plt+0x59d8>
  408aa8:	add	x20, x22, x19
  408aac:	tbnz	w26, #0, 408a34 <__fxstatat@plt+0x5944>
  408ab0:	ldur	w0, [x29, #-4]
  408ab4:	mov	x2, x20
  408ab8:	bl	40a884 <__fxstatat@plt+0x7794>
  408abc:	cmp	x0, x20
  408ac0:	b.eq	408a50 <__fxstatat@plt+0x5960>  // b.none
  408ac4:	b	408b4c <__fxstatat@plt+0x5a5c>
  408ac8:	ldp	x8, x27, [x29, #-40]
  408acc:	ldp	x21, x9, [sp, #40]
  408ad0:	ldr	w24, [sp, #20]
  408ad4:	ldr	x25, [sp, #8]
  408ad8:	sub	x27, x27, x8
  408adc:	and	w8, w26, #0x1
  408ae0:	strb	w8, [x9]
  408ae4:	ldp	x23, x22, [sp, #24]
  408ae8:	cbnz	x27, 40888c <__fxstatat@plt+0x579c>
  408aec:	tbz	w26, #0, 408b0c <__fxstatat@plt+0x5a1c>
  408af0:	ldur	w8, [x29, #-20]
  408af4:	ldur	w0, [x29, #-4]
  408af8:	ldur	x1, [x29, #-16]
  408afc:	mov	x3, x19
  408b00:	and	w2, w8, #0x1
  408b04:	bl	408be4 <__fxstatat@plt+0x5af4>
  408b08:	tbz	w0, #0, 408b8c <__fxstatat@plt+0x5a9c>
  408b0c:	mov	w0, #0x1                   	// #1
  408b10:	b	408b90 <__fxstatat@plt+0x5aa0>
  408b14:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408b18:	add	x1, x1, #0xa19
  408b1c:	mov	w2, #0x5                   	// #5
  408b20:	mov	x0, xzr
  408b24:	bl	402f90 <dcgettext@plt>
  408b28:	ldr	x1, [sp]
  408b2c:	mov	x19, x0
  408b30:	mov	w0, #0x4                   	// #4
  408b34:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  408b38:	mov	x3, x0
  408b3c:	mov	w0, wzr
  408b40:	mov	w1, wzr
  408b44:	mov	x2, x19
  408b48:	b	408b88 <__fxstatat@plt+0x5a98>
  408b4c:	bl	403040 <__errno_location@plt>
  408b50:	ldr	w20, [x0]
  408b54:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408b58:	add	x1, x1, #0xa08
  408b5c:	mov	w2, #0x5                   	// #5
  408b60:	mov	x0, xzr
  408b64:	bl	402f90 <dcgettext@plt>
  408b68:	ldur	x1, [x29, #-16]
  408b6c:	mov	x21, x0
  408b70:	mov	w0, #0x4                   	// #4
  408b74:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  408b78:	mov	x3, x0
  408b7c:	mov	w0, wzr
  408b80:	mov	w1, w20
  408b84:	mov	x2, x21
  408b88:	bl	402950 <error@plt>
  408b8c:	mov	w0, wzr
  408b90:	ldp	x20, x19, [sp, #176]
  408b94:	ldp	x22, x21, [sp, #160]
  408b98:	ldp	x24, x23, [sp, #144]
  408b9c:	ldp	x26, x25, [sp, #128]
  408ba0:	ldp	x28, x27, [sp, #112]
  408ba4:	ldp	x29, x30, [sp, #96]
  408ba8:	add	sp, sp, #0xc0
  408bac:	ret
  408bb0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408bb4:	add	x1, x1, #0x9f7
  408bb8:	mov	w2, #0x5                   	// #5
  408bbc:	mov	x0, xzr
  408bc0:	bl	402f90 <dcgettext@plt>
  408bc4:	ldr	x1, [sp]
  408bc8:	mov	x19, x0
  408bcc:	mov	w0, #0x4                   	// #4
  408bd0:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  408bd4:	mov	x3, x0
  408bd8:	mov	w0, wzr
  408bdc:	mov	w1, w20
  408be0:	b	408b44 <__fxstatat@plt+0x5a54>
  408be4:	stp	x29, x30, [sp, #-48]!
  408be8:	stp	x22, x21, [sp, #16]
  408bec:	stp	x20, x19, [sp, #32]
  408bf0:	mov	w22, w2
  408bf4:	mov	x19, x1
  408bf8:	mov	w2, #0x1                   	// #1
  408bfc:	mov	x1, x3
  408c00:	mov	x29, sp
  408c04:	mov	x20, x3
  408c08:	mov	w21, w0
  408c0c:	bl	402a60 <lseek@plt>
  408c10:	tbnz	x0, #63, 408c44 <__fxstatat@plt+0x5b54>
  408c14:	tbz	w22, #0, 408c98 <__fxstatat@plt+0x5ba8>
  408c18:	sub	x2, x0, x20
  408c1c:	mov	w1, #0x3                   	// #3
  408c20:	mov	w0, w21
  408c24:	mov	x3, x20
  408c28:	bl	402fe0 <fallocate@plt>
  408c2c:	tbnz	w0, #31, 408cac <__fxstatat@plt+0x5bbc>
  408c30:	mov	w0, #0x1                   	// #1
  408c34:	ldp	x20, x19, [sp, #32]
  408c38:	ldp	x22, x21, [sp, #16]
  408c3c:	ldp	x29, x30, [sp], #48
  408c40:	ret
  408c44:	bl	403040 <__errno_location@plt>
  408c48:	ldr	w20, [x0]
  408c4c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408c50:	add	x1, x1, #0x9c0
  408c54:	mov	w2, #0x5                   	// #5
  408c58:	mov	x0, xzr
  408c5c:	bl	402f90 <dcgettext@plt>
  408c60:	mov	x21, x0
  408c64:	mov	w0, #0x4                   	// #4
  408c68:	mov	x1, x19
  408c6c:	bl	40d3c8 <__fxstatat@plt+0xa2d8>
  408c70:	mov	x3, x0
  408c74:	mov	w0, wzr
  408c78:	mov	w1, w20
  408c7c:	mov	x2, x21
  408c80:	bl	402950 <error@plt>
  408c84:	mov	w0, wzr
  408c88:	ldp	x20, x19, [sp, #32]
  408c8c:	ldp	x22, x21, [sp, #16]
  408c90:	ldp	x29, x30, [sp], #48
  408c94:	ret
  408c98:	mov	w0, #0x1                   	// #1
  408c9c:	ldp	x20, x19, [sp, #32]
  408ca0:	ldp	x22, x21, [sp, #16]
  408ca4:	ldp	x29, x30, [sp], #48
  408ca8:	ret
  408cac:	bl	403040 <__errno_location@plt>
  408cb0:	ldr	w20, [x0]
  408cb4:	mov	w0, #0x1                   	// #1
  408cb8:	cmp	w20, #0x26
  408cbc:	b.eq	408c34 <__fxstatat@plt+0x5b44>  // b.none
  408cc0:	cmp	w20, #0x5f
  408cc4:	b.eq	408c34 <__fxstatat@plt+0x5b44>  // b.none
  408cc8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408ccc:	add	x1, x1, #0x9e1
  408cd0:	b	408c54 <__fxstatat@plt+0x5b64>
  408cd4:	sub	sp, sp, #0x110
  408cd8:	stp	x29, x30, [sp, #240]
  408cdc:	add	x29, sp, #0xf0
  408ce0:	stp	x28, x19, [sp, #256]
  408ce4:	mov	x19, x1
  408ce8:	stp	x2, x3, [x29, #-112]
  408cec:	stp	x4, x5, [x29, #-96]
  408cf0:	stp	x6, x7, [x29, #-80]
  408cf4:	stp	q1, q2, [sp, #16]
  408cf8:	stp	q3, q4, [sp, #48]
  408cfc:	str	q0, [sp]
  408d00:	stp	q5, q6, [sp, #80]
  408d04:	str	q7, [sp, #112]
  408d08:	bl	403040 <__errno_location@plt>
  408d0c:	mov	x8, #0xffffffffffffffd0    	// #-48
  408d10:	mov	x9, sp
  408d14:	movk	x8, #0xff80, lsl #32
  408d18:	sub	x10, x29, #0x70
  408d1c:	add	x9, x9, #0x80
  408d20:	ldr	w1, [x0]
  408d24:	stp	x9, x8, [x29, #-16]
  408d28:	add	x8, x29, #0x20
  408d2c:	add	x9, x10, #0x30
  408d30:	stp	x8, x9, [x29, #-32]
  408d34:	ldp	q0, q1, [x29, #-32]
  408d38:	sub	x3, x29, #0x40
  408d3c:	mov	w0, wzr
  408d40:	mov	x2, x19
  408d44:	stp	q0, q1, [x29, #-64]
  408d48:	bl	40efe8 <__fxstatat@plt+0xbef8>
  408d4c:	ldp	x28, x19, [sp, #256]
  408d50:	ldp	x29, x30, [sp, #240]
  408d54:	add	sp, sp, #0x110
  408d58:	ret
  408d5c:	sub	sp, sp, #0x110
  408d60:	stp	x29, x30, [sp, #240]
  408d64:	add	x29, sp, #0xf0
  408d68:	stp	x28, x19, [sp, #256]
  408d6c:	mov	x19, x1
  408d70:	stp	x2, x3, [x29, #-112]
  408d74:	stp	x4, x5, [x29, #-96]
  408d78:	stp	x6, x7, [x29, #-80]
  408d7c:	stp	q1, q2, [sp, #16]
  408d80:	stp	q3, q4, [sp, #48]
  408d84:	str	q0, [sp]
  408d88:	stp	q5, q6, [sp, #80]
  408d8c:	str	q7, [sp, #112]
  408d90:	bl	403040 <__errno_location@plt>
  408d94:	ldr	w1, [x0]
  408d98:	cmp	w1, #0x3d
  408d9c:	b.eq	408da8 <__fxstatat@plt+0x5cb8>  // b.none
  408da0:	cmp	w1, #0x5f
  408da4:	b.ne	408db8 <__fxstatat@plt+0x5cc8>  // b.any
  408da8:	ldp	x28, x19, [sp, #256]
  408dac:	ldp	x29, x30, [sp, #240]
  408db0:	add	sp, sp, #0x110
  408db4:	ret
  408db8:	mov	x8, #0xffffffffffffffd0    	// #-48
  408dbc:	mov	x10, sp
  408dc0:	sub	x11, x29, #0x70
  408dc4:	movk	x8, #0xff80, lsl #32
  408dc8:	add	x9, x29, #0x20
  408dcc:	add	x10, x10, #0x80
  408dd0:	add	x11, x11, #0x30
  408dd4:	stp	x10, x8, [x29, #-16]
  408dd8:	stp	x9, x11, [x29, #-32]
  408ddc:	ldp	q0, q1, [x29, #-32]
  408de0:	sub	x3, x29, #0x40
  408de4:	mov	w0, wzr
  408de8:	mov	x2, x19
  408dec:	stp	q0, q1, [x29, #-64]
  408df0:	bl	40efe8 <__fxstatat@plt+0xbef8>
  408df4:	ldp	x28, x19, [sp, #256]
  408df8:	ldp	x29, x30, [sp, #240]
  408dfc:	add	sp, sp, #0x110
  408e00:	ret
  408e04:	mov	w0, #0x4                   	// #4
  408e08:	b	40d3c8 <__fxstatat@plt+0xa2d8>
  408e0c:	ret
  408e10:	stp	x29, x30, [sp, #-32]!
  408e14:	stp	x20, x19, [sp, #16]
  408e18:	mov	x19, x1
  408e1c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408e20:	add	x1, x1, #0xa7d
  408e24:	mov	w2, #0x10                  	// #16
  408e28:	mov	x29, sp
  408e2c:	mov	x20, x0
  408e30:	bl	402b70 <strncmp@plt>
  408e34:	cbz	w0, 408e4c <__fxstatat@plt+0x5d5c>
  408e38:	mov	x0, x20
  408e3c:	mov	x1, x19
  408e40:	bl	402ef0 <attr_copy_check_permissions@plt>
  408e44:	cmp	w0, #0x0
  408e48:	cset	w0, ne  // ne = any
  408e4c:	ldp	x20, x19, [sp, #16]
  408e50:	ldp	x29, x30, [sp], #32
  408e54:	ret
  408e58:	sub	sp, sp, #0x40
  408e5c:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  408e60:	ldr	x8, [x8, #2320]
  408e64:	stp	x0, x1, [sp, #8]
  408e68:	add	x1, sp, #0x8
  408e6c:	stp	x29, x30, [sp, #32]
  408e70:	mov	x0, x8
  408e74:	str	x19, [sp, #48]
  408e78:	add	x29, sp, #0x20
  408e7c:	str	xzr, [sp, #24]
  408e80:	bl	40b89c <__fxstatat@plt+0x87ac>
  408e84:	cbz	x0, 408e9c <__fxstatat@plt+0x5dac>
  408e88:	mov	x19, x0
  408e8c:	ldr	x0, [x0, #16]
  408e90:	bl	402e10 <free@plt>
  408e94:	mov	x0, x19
  408e98:	bl	402e10 <free@plt>
  408e9c:	ldr	x19, [sp, #48]
  408ea0:	ldp	x29, x30, [sp, #32]
  408ea4:	add	sp, sp, #0x40
  408ea8:	ret
  408eac:	stp	x29, x30, [sp, #-32]!
  408eb0:	str	x19, [sp, #16]
  408eb4:	mov	x19, x0
  408eb8:	ldr	x0, [x0, #16]
  408ebc:	mov	x29, sp
  408ec0:	bl	402e10 <free@plt>
  408ec4:	mov	x0, x19
  408ec8:	ldr	x19, [sp, #16]
  408ecc:	ldp	x29, x30, [sp], #32
  408ed0:	b	402e10 <free@plt>
  408ed4:	sub	sp, sp, #0x30
  408ed8:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  408edc:	ldr	x8, [x8, #2320]
  408ee0:	stp	x0, x1, [sp, #8]
  408ee4:	add	x1, sp, #0x8
  408ee8:	stp	x29, x30, [sp, #32]
  408eec:	mov	x0, x8
  408ef0:	add	x29, sp, #0x20
  408ef4:	bl	40aabc <__fxstatat@plt+0x79cc>
  408ef8:	cbz	x0, 408f00 <__fxstatat@plt+0x5e10>
  408efc:	ldr	x0, [x0, #16]
  408f00:	ldp	x29, x30, [sp, #32]
  408f04:	add	sp, sp, #0x30
  408f08:	ret
  408f0c:	stp	x29, x30, [sp, #-48]!
  408f10:	stp	x22, x21, [sp, #16]
  408f14:	mov	x22, x0
  408f18:	mov	w0, #0x18                  	// #24
  408f1c:	stp	x20, x19, [sp, #32]
  408f20:	mov	x29, sp
  408f24:	mov	x20, x2
  408f28:	mov	x21, x1
  408f2c:	bl	40f8f8 <__fxstatat@plt+0xc808>
  408f30:	mov	x19, x0
  408f34:	mov	x0, x22
  408f38:	bl	40fbdc <__fxstatat@plt+0xcaec>
  408f3c:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  408f40:	ldr	x8, [x8, #2320]
  408f44:	stp	x20, x0, [x19, #8]
  408f48:	mov	x1, x19
  408f4c:	str	x21, [x19]
  408f50:	mov	x0, x8
  408f54:	bl	40b864 <__fxstatat@plt+0x8774>
  408f58:	cbz	x0, 408fa0 <__fxstatat@plt+0x5eb0>
  408f5c:	mov	x20, x0
  408f60:	cmp	x0, x19
  408f64:	b.eq	408f8c <__fxstatat@plt+0x5e9c>  // b.none
  408f68:	ldr	x0, [x19, #16]
  408f6c:	bl	402e10 <free@plt>
  408f70:	mov	x0, x19
  408f74:	bl	402e10 <free@plt>
  408f78:	ldr	x0, [x20, #16]
  408f7c:	ldp	x20, x19, [sp, #32]
  408f80:	ldp	x22, x21, [sp, #16]
  408f84:	ldp	x29, x30, [sp], #48
  408f88:	ret
  408f8c:	mov	x0, xzr
  408f90:	ldp	x20, x19, [sp, #32]
  408f94:	ldp	x22, x21, [sp, #16]
  408f98:	ldp	x29, x30, [sp], #48
  408f9c:	ret
  408fa0:	bl	40fc34 <__fxstatat@plt+0xcb44>
  408fa4:	stp	x29, x30, [sp, #-16]!
  408fa8:	adrp	x2, 408000 <__fxstatat@plt+0x4f10>
  408fac:	adrp	x3, 408000 <__fxstatat@plt+0x4f10>
  408fb0:	adrp	x4, 408000 <__fxstatat@plt+0x4f10>
  408fb4:	add	x2, x2, #0xfe8
  408fb8:	add	x3, x3, #0xff8
  408fbc:	add	x4, x4, #0xeac
  408fc0:	mov	w0, #0x67                  	// #103
  408fc4:	mov	x1, xzr
  408fc8:	mov	x29, sp
  408fcc:	bl	40adc4 <__fxstatat@plt+0x7cd4>
  408fd0:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  408fd4:	str	x0, [x8, #2320]
  408fd8:	cbz	x0, 408fe4 <__fxstatat@plt+0x5ef4>
  408fdc:	ldp	x29, x30, [sp], #16
  408fe0:	ret
  408fe4:	bl	40fc34 <__fxstatat@plt+0xcb44>
  408fe8:	ldr	x8, [x0]
  408fec:	udiv	x9, x8, x1
  408ff0:	msub	x0, x9, x1, x8
  408ff4:	ret
  408ff8:	ldr	x8, [x0]
  408ffc:	ldr	x9, [x1]
  409000:	cmp	x8, x9
  409004:	b.ne	40901c <__fxstatat@plt+0x5f2c>  // b.any
  409008:	ldr	x8, [x0, #8]
  40900c:	ldr	x9, [x1, #8]
  409010:	cmp	x8, x9
  409014:	cset	w0, eq  // eq = none
  409018:	ret
  40901c:	mov	w0, wzr
  409020:	ret
  409024:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  409028:	ldr	x0, [x8, #2320]
  40902c:	b	40b070 <__fxstatat@plt+0x7f80>
  409030:	mov	w8, #0x1                   	// #1
  409034:	str	w0, [x1]
  409038:	str	xzr, [x1, #24]
  40903c:	str	xzr, [x1, #40]
  409040:	str	xzr, [x1, #8]
  409044:	strh	wzr, [x1, #32]
  409048:	str	w8, [x1, #16]
  40904c:	ret
  409050:	stp	x29, x30, [sp, #-96]!
  409054:	stp	x28, x27, [sp, #16]
  409058:	stp	x26, x25, [sp, #32]
  40905c:	stp	x24, x23, [sp, #48]
  409060:	stp	x22, x21, [sp, #64]
  409064:	stp	x20, x19, [sp, #80]
  409068:	mov	x29, sp
  40906c:	sub	sp, sp, #0x1, lsl #12
  409070:	sub	sp, sp, #0x10
  409074:	ldr	x23, [x0, #40]
  409078:	mov	x19, x0
  40907c:	add	x0, sp, #0x8
  409080:	mov	w2, #0x1000                	// #4096
  409084:	mov	w1, wzr
  409088:	add	x20, sp, #0x8
  40908c:	bl	402bd0 <memset@plt>
  409090:	ldr	x8, [x19, #8]
  409094:	mov	w21, #0x48                  	// #72
  409098:	mov	w1, #0x660b                	// #26123
  40909c:	add	x2, sp, #0x8
  4090a0:	str	x8, [sp, #8]
  4090a4:	ldr	w9, [x19, #16]
  4090a8:	mvn	x8, x8
  4090ac:	str	w21, [sp, #32]
  4090b0:	str	x8, [sp, #16]
  4090b4:	str	w9, [sp, #24]
  4090b8:	ldr	w0, [x19]
  4090bc:	movk	w1, #0xc020, lsl #16
  4090c0:	bl	4030c0 <ioctl@plt>
  4090c4:	tbnz	w0, #31, 40927c <__fxstatat@plt+0x618c>
  4090c8:	mov	x24, #0x5555555555555555    	// #6148914691236517205
  4090cc:	movk	x24, #0x5556
  4090d0:	mov	w22, wzr
  4090d4:	movk	x24, #0x555, lsl #48
  4090d8:	mov	w25, #0x18                  	// #24
  4090dc:	mov	w27, #0x38                  	// #56
  4090e0:	mov	x28, #0x7fffffffffffffff    	// #9223372036854775807
  4090e4:	ldr	w8, [sp, #28]
  4090e8:	cbz	w8, 40929c <__fxstatat@plt+0x61ac>
  4090ec:	ldr	x9, [x19, #24]
  4090f0:	mvn	x10, x8
  4090f4:	cmp	x9, x10
  4090f8:	b.hi	409304 <__fxstatat@plt+0x6214>  // b.pmore
  4090fc:	add	x8, x9, x8
  409100:	cmp	x8, x24
  409104:	str	x8, [x19, #24]
  409108:	b.cs	409324 <__fxstatat@plt+0x6234>  // b.hs, b.nlast
  40910c:	ldr	x0, [x19, #40]
  409110:	add	x8, x8, x8, lsl #1
  409114:	lsl	x1, x8, #3
  409118:	sub	x23, x23, x0
  40911c:	bl	40f978 <__fxstatat@plt+0xc888>
  409120:	str	x0, [x19, #40]
  409124:	ldr	w8, [sp, #28]
  409128:	add	x23, x0, x23
  40912c:	cbz	w8, 4091ec <__fxstatat@plt+0x60fc>
  409130:	mov	w9, wzr
  409134:	b	409150 <__fxstatat@plt+0x6060>
  409138:	add	x10, x16, x10
  40913c:	str	x10, [x23, #8]
  409140:	str	w14, [x23, #16]
  409144:	add	w9, w9, #0x1
  409148:	cmp	w9, w8
  40914c:	b.cs	4091ec <__fxstatat@plt+0x60fc>  // b.hs, b.nlast
  409150:	umaddl	x12, w9, w27, x20
  409154:	ldr	x11, [x12, #32]!
  409158:	mov	x13, x12
  40915c:	ldr	x10, [x13, #16]!
  409160:	sub	x14, x28, x10
  409164:	cmp	x11, x14
  409168:	b.hi	4092e4 <__fxstatat@plt+0x61f4>  // b.pmore
  40916c:	mov	w14, w9
  409170:	cbz	w22, 4091a8 <__fxstatat@plt+0x60b8>
  409174:	madd	x14, x14, x27, x20
  409178:	ldr	w14, [x14, #72]
  40917c:	ldr	w15, [x23, #16]
  409180:	ldp	x17, x16, [x23]
  409184:	and	w18, w14, #0xfffffffe
  409188:	cmp	w15, w18
  40918c:	add	x15, x16, x17
  409190:	b.ne	40919c <__fxstatat@plt+0x60ac>  // b.any
  409194:	cmp	x15, x11
  409198:	b.eq	409138 <__fxstatat@plt+0x6048>  // b.none
  40919c:	cmp	x15, x11
  4091a0:	b.hi	4091b4 <__fxstatat@plt+0x60c4>  // b.pmore
  4091a4:	b	4091d8 <__fxstatat@plt+0x60e8>
  4091a8:	ldr	x15, [x19, #8]
  4091ac:	cmp	x15, x11
  4091b0:	b.ls	4091d0 <__fxstatat@plt+0x60e0>  // b.plast
  4091b4:	sub	x11, x15, x11
  4091b8:	subs	x10, x10, x11
  4091bc:	b.hi	40927c <__fxstatat@plt+0x618c>  // b.pmore
  4091c0:	sub	w9, w9, #0x1
  4091c4:	str	x15, [x12]
  4091c8:	str	x10, [x13]
  4091cc:	b	409144 <__fxstatat@plt+0x6054>
  4091d0:	madd	x12, x14, x27, x20
  4091d4:	ldr	w14, [x12, #72]
  4091d8:	umaddl	x23, w22, w25, x0
  4091dc:	stp	x11, x10, [x23]
  4091e0:	str	w14, [x23, #16]
  4091e4:	add	w22, w22, #0x1
  4091e8:	b	409144 <__fxstatat@plt+0x6054>
  4091ec:	ldrb	w8, [x23, #16]
  4091f0:	tbz	w8, #0, 4091fc <__fxstatat@plt+0x610c>
  4091f4:	mov	w8, #0x1                   	// #1
  4091f8:	strb	w8, [x19, #33]
  4091fc:	ldrb	w8, [x19, #33]
  409200:	cmp	w22, #0x49
  409204:	b.cc	409220 <__fxstatat@plt+0x6130>  // b.lo, b.ul, b.last
  409208:	cbnz	w8, 4092b4 <__fxstatat@plt+0x61c4>
  40920c:	sub	w22, w22, #0x1
  409210:	umaddl	x8, w22, w25, x0
  409214:	sub	x23, x8, #0x18
  409218:	str	x22, [x19, #24]
  40921c:	b	40922c <__fxstatat@plt+0x613c>
  409220:	mov	w9, w22
  409224:	str	x9, [x19, #24]
  409228:	cbnz	w8, 4092bc <__fxstatat@plt+0x61cc>
  40922c:	ldp	x8, x9, [x23]
  409230:	cmp	w22, #0x47
  409234:	add	x26, x9, x8
  409238:	str	x26, [x19, #8]
  40923c:	b.hi	4092bc <__fxstatat@plt+0x61cc>  // b.pmore
  409240:	add	x0, sp, #0x8
  409244:	mov	w2, #0x1000                	// #4096
  409248:	mov	w1, wzr
  40924c:	bl	402bd0 <memset@plt>
  409250:	ldr	w8, [x19, #16]
  409254:	mvn	x9, x26
  409258:	str	w21, [sp, #32]
  40925c:	stp	x26, x9, [sp, #8]
  409260:	str	w8, [sp, #24]
  409264:	ldr	w0, [x19]
  409268:	mov	w1, #0x660b                	// #26123
  40926c:	add	x2, sp, #0x8
  409270:	movk	w1, #0xc020, lsl #16
  409274:	bl	4030c0 <ioctl@plt>
  409278:	tbz	w0, #31, 4090e4 <__fxstatat@plt+0x5ff4>
  40927c:	ldr	x8, [x19, #8]
  409280:	cbz	x8, 40928c <__fxstatat@plt+0x619c>
  409284:	mov	w0, wzr
  409288:	b	4092c0 <__fxstatat@plt+0x61d0>
  40928c:	mov	w0, wzr
  409290:	mov	w8, #0x1                   	// #1
  409294:	strb	w8, [x19, #32]
  409298:	b	4092c0 <__fxstatat@plt+0x61d0>
  40929c:	ldr	x8, [x19, #8]
  4092a0:	mov	w9, #0x1                   	// #1
  4092a4:	strb	w9, [x19, #33]
  4092a8:	cmp	x8, #0x0
  4092ac:	cset	w0, ne  // ne = any
  4092b0:	b	4092c0 <__fxstatat@plt+0x61d0>
  4092b4:	mov	w8, w22
  4092b8:	str	x8, [x19, #24]
  4092bc:	mov	w0, #0x1                   	// #1
  4092c0:	add	sp, sp, #0x1, lsl #12
  4092c4:	add	sp, sp, #0x10
  4092c8:	ldp	x20, x19, [sp, #80]
  4092cc:	ldp	x22, x21, [sp, #64]
  4092d0:	ldp	x24, x23, [sp, #48]
  4092d4:	ldp	x26, x25, [sp, #32]
  4092d8:	ldp	x28, x27, [sp, #16]
  4092dc:	ldp	x29, x30, [sp], #96
  4092e0:	ret
  4092e4:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  4092e8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4092ec:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  4092f0:	add	x0, x0, #0xb04
  4092f4:	add	x1, x1, #0xac5
  4092f8:	add	x3, x3, #0xad7
  4092fc:	mov	w2, #0x8d                  	// #141
  409300:	bl	403030 <__assert_fail@plt>
  409304:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409308:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40930c:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  409310:	add	x0, x0, #0xa8e
  409314:	add	x1, x1, #0xac5
  409318:	add	x3, x3, #0xad7
  40931c:	mov	w2, #0x7e                  	// #126
  409320:	bl	403030 <__assert_fail@plt>
  409324:	bl	40fc34 <__fxstatat@plt+0xcb44>
  409328:	sub	sp, sp, #0x170
  40932c:	stp	x28, x25, [sp, #304]
  409330:	stp	x24, x23, [sp, #320]
  409334:	stp	x22, x21, [sp, #336]
  409338:	stp	x20, x19, [sp, #352]
  40933c:	mov	w25, w6
  409340:	mov	w21, w5
  409344:	mov	w22, w4
  409348:	mov	x20, x3
  40934c:	mov	w19, w2
  409350:	mov	x23, x1
  409354:	mov	w24, w0
  409358:	stp	x29, x30, [sp, #288]
  40935c:	add	x29, sp, #0x120
  409360:	tbnz	w6, #31, 409370 <__fxstatat@plt+0x6280>
  409364:	cmp	w25, #0x11
  409368:	b.eq	40939c <__fxstatat@plt+0x62ac>  // b.none
  40936c:	b	409498 <__fxstatat@plt+0x63a8>
  409370:	mov	w0, w24
  409374:	mov	x1, x23
  409378:	mov	w2, w19
  40937c:	mov	x3, x20
  409380:	mov	w4, w22
  409384:	bl	4029b0 <linkat@plt>
  409388:	cbz	w0, 409438 <__fxstatat@plt+0x6348>
  40938c:	bl	403040 <__errno_location@plt>
  409390:	ldr	w25, [x0]
  409394:	cmp	w25, #0x11
  409398:	b.ne	409498 <__fxstatat@plt+0x63a8>  // b.any
  40939c:	tbz	w21, #0, 409498 <__fxstatat@plt+0x63a8>
  4093a0:	mov	x0, x20
  4093a4:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  4093a8:	sub	x25, x0, x20
  4093ac:	add	x0, x25, #0x9
  4093b0:	cmp	x0, #0x101
  4093b4:	b.cs	4093c0 <__fxstatat@plt+0x62d0>  // b.hs, b.nlast
  4093b8:	add	x21, sp, #0x20
  4093bc:	b	4093cc <__fxstatat@plt+0x62dc>
  4093c0:	bl	402b00 <malloc@plt>
  4093c4:	mov	x21, x0
  4093c8:	cbz	x0, 409464 <__fxstatat@plt+0x6374>
  4093cc:	mov	x3, #0xffffffffffffffff    	// #-1
  4093d0:	mov	x0, x21
  4093d4:	mov	x1, x20
  4093d8:	mov	x2, x25
  4093dc:	bl	402f60 <__mempcpy_chk@plt>
  4093e0:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  4093e4:	add	x8, x8, #0xb44
  4093e8:	ldr	x8, [x8]
  4093ec:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  4093f0:	strb	wzr, [x0, #8]
  4093f4:	add	x3, x3, #0x4b8
  4093f8:	str	x8, [x0]
  4093fc:	add	x2, sp, #0x8
  409400:	mov	w4, #0x6                   	// #6
  409404:	mov	x0, x21
  409408:	mov	w1, wzr
  40940c:	str	w24, [sp, #8]
  409410:	str	x23, [sp, #16]
  409414:	stp	w19, w22, [sp, #24]
  409418:	bl	40e01c <__fxstatat@plt+0xaf2c>
  40941c:	cbz	w0, 409440 <__fxstatat@plt+0x6350>
  409420:	bl	403040 <__errno_location@plt>
  409424:	ldr	w25, [x0]
  409428:	add	x8, sp, #0x20
  40942c:	cmp	x21, x8
  409430:	b.ne	409490 <__fxstatat@plt+0x63a0>  // b.any
  409434:	b	409498 <__fxstatat@plt+0x63a8>
  409438:	mov	w25, wzr
  40943c:	b	409498 <__fxstatat@plt+0x63a8>
  409440:	mov	w0, w19
  409444:	mov	x1, x21
  409448:	mov	w2, w19
  40944c:	mov	x3, x20
  409450:	bl	402e60 <renameat@plt>
  409454:	cbz	w0, 409470 <__fxstatat@plt+0x6380>
  409458:	bl	403040 <__errno_location@plt>
  40945c:	ldr	w25, [x0]
  409460:	b	409474 <__fxstatat@plt+0x6384>
  409464:	bl	403040 <__errno_location@plt>
  409468:	ldr	w25, [x0]
  40946c:	b	409498 <__fxstatat@plt+0x63a8>
  409470:	mov	w25, #0xffffffff            	// #-1
  409474:	mov	w0, w19
  409478:	mov	x1, x21
  40947c:	mov	w2, wzr
  409480:	bl	402a00 <unlinkat@plt>
  409484:	add	x8, sp, #0x20
  409488:	cmp	x21, x8
  40948c:	b.eq	409498 <__fxstatat@plt+0x63a8>  // b.none
  409490:	mov	x0, x21
  409494:	bl	402e10 <free@plt>
  409498:	mov	w0, w25
  40949c:	ldp	x20, x19, [sp, #352]
  4094a0:	ldp	x22, x21, [sp, #336]
  4094a4:	ldp	x24, x23, [sp, #320]
  4094a8:	ldp	x28, x25, [sp, #304]
  4094ac:	ldp	x29, x30, [sp, #288]
  4094b0:	add	sp, sp, #0x170
  4094b4:	ret
  4094b8:	ldr	w8, [x1]
  4094bc:	ldr	x9, [x1, #8]
  4094c0:	ldp	w2, w4, [x1, #16]
  4094c4:	mov	x3, x0
  4094c8:	mov	w0, w8
  4094cc:	mov	x1, x9
  4094d0:	b	4029b0 <linkat@plt>
  4094d4:	sub	sp, sp, #0x150
  4094d8:	stp	x28, x23, [sp, #288]
  4094dc:	stp	x22, x21, [sp, #304]
  4094e0:	stp	x20, x19, [sp, #320]
  4094e4:	mov	w23, w4
  4094e8:	mov	w21, w3
  4094ec:	mov	x20, x2
  4094f0:	mov	w19, w1
  4094f4:	mov	x22, x0
  4094f8:	stp	x29, x30, [sp, #272]
  4094fc:	add	x29, sp, #0x110
  409500:	tbnz	w4, #31, 409510 <__fxstatat@plt+0x6420>
  409504:	cmp	w23, #0x11
  409508:	b.eq	409534 <__fxstatat@plt+0x6444>  // b.none
  40950c:	b	409638 <__fxstatat@plt+0x6548>
  409510:	mov	x0, x22
  409514:	mov	w1, w19
  409518:	mov	x2, x20
  40951c:	bl	402fd0 <symlinkat@plt>
  409520:	cbz	w0, 4095cc <__fxstatat@plt+0x64dc>
  409524:	bl	403040 <__errno_location@plt>
  409528:	ldr	w23, [x0]
  40952c:	cmp	w23, #0x11
  409530:	b.ne	409638 <__fxstatat@plt+0x6548>  // b.any
  409534:	tbz	w21, #0, 409638 <__fxstatat@plt+0x6548>
  409538:	mov	x0, x20
  40953c:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  409540:	sub	x23, x0, x20
  409544:	add	x0, x23, #0x9
  409548:	cmp	x0, #0x101
  40954c:	b.cs	409558 <__fxstatat@plt+0x6468>  // b.hs, b.nlast
  409550:	add	x21, sp, #0x10
  409554:	b	409564 <__fxstatat@plt+0x6474>
  409558:	bl	402b00 <malloc@plt>
  40955c:	mov	x21, x0
  409560:	cbz	x0, 409614 <__fxstatat@plt+0x6524>
  409564:	mov	x3, #0xffffffffffffffff    	// #-1
  409568:	mov	x0, x21
  40956c:	mov	x1, x20
  409570:	mov	x2, x23
  409574:	bl	402f60 <__mempcpy_chk@plt>
  409578:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40957c:	add	x8, x8, #0xb44
  409580:	ldr	x8, [x8]
  409584:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  409588:	strb	wzr, [x0, #8]
  40958c:	add	x3, x3, #0x654
  409590:	str	x8, [x0]
  409594:	mov	x2, sp
  409598:	mov	w4, #0x6                   	// #6
  40959c:	mov	x0, x21
  4095a0:	mov	w1, wzr
  4095a4:	str	x22, [sp]
  4095a8:	str	w19, [sp, #8]
  4095ac:	bl	40e01c <__fxstatat@plt+0xaf2c>
  4095b0:	cbz	w0, 4095d4 <__fxstatat@plt+0x64e4>
  4095b4:	bl	403040 <__errno_location@plt>
  4095b8:	ldr	w23, [x0]
  4095bc:	add	x8, sp, #0x10
  4095c0:	cmp	x21, x8
  4095c4:	b.ne	409630 <__fxstatat@plt+0x6540>  // b.any
  4095c8:	b	409638 <__fxstatat@plt+0x6548>
  4095cc:	mov	w23, wzr
  4095d0:	b	409638 <__fxstatat@plt+0x6548>
  4095d4:	mov	w0, w19
  4095d8:	mov	x1, x21
  4095dc:	mov	w2, w19
  4095e0:	mov	x3, x20
  4095e4:	bl	402e60 <renameat@plt>
  4095e8:	cbz	w0, 409620 <__fxstatat@plt+0x6530>
  4095ec:	bl	403040 <__errno_location@plt>
  4095f0:	ldr	w23, [x0]
  4095f4:	mov	w0, w19
  4095f8:	mov	x1, x21
  4095fc:	mov	w2, wzr
  409600:	bl	402a00 <unlinkat@plt>
  409604:	add	x8, sp, #0x10
  409608:	cmp	x21, x8
  40960c:	b.ne	409630 <__fxstatat@plt+0x6540>  // b.any
  409610:	b	409638 <__fxstatat@plt+0x6548>
  409614:	bl	403040 <__errno_location@plt>
  409618:	ldr	w23, [x0]
  40961c:	b	409638 <__fxstatat@plt+0x6548>
  409620:	mov	w23, #0xffffffff            	// #-1
  409624:	add	x8, sp, #0x10
  409628:	cmp	x21, x8
  40962c:	b.eq	409638 <__fxstatat@plt+0x6548>  // b.none
  409630:	mov	x0, x21
  409634:	bl	402e10 <free@plt>
  409638:	mov	w0, w23
  40963c:	ldp	x20, x19, [sp, #320]
  409640:	ldp	x22, x21, [sp, #304]
  409644:	ldp	x28, x23, [sp, #288]
  409648:	ldp	x29, x30, [sp, #272]
  40964c:	add	sp, sp, #0x150
  409650:	ret
  409654:	ldr	x8, [x1]
  409658:	ldr	w1, [x1, #8]
  40965c:	mov	x2, x0
  409660:	mov	x0, x8
  409664:	b	402fd0 <symlinkat@plt>
  409668:	stp	x29, x30, [sp, #-48]!
  40966c:	stp	x22, x21, [sp, #16]
  409670:	stp	x20, x19, [sp, #32]
  409674:	mov	x29, sp
  409678:	mov	x20, x2
  40967c:	mov	x21, x0
  409680:	bl	40bcfc <__fxstatat@plt+0x8c0c>
  409684:	mov	w19, w0
  409688:	cmn	w0, #0x1
  40968c:	b.eq	4096c0 <__fxstatat@plt+0x65d0>  // b.none
  409690:	cmn	w19, #0x2
  409694:	b.ne	4096fc <__fxstatat@plt+0x660c>  // b.any
  409698:	bl	403040 <__errno_location@plt>
  40969c:	ldr	w20, [x0]
  4096a0:	mov	x0, x21
  4096a4:	bl	40d82c <__fxstatat@plt+0xa73c>
  4096a8:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  4096ac:	mov	x3, x0
  4096b0:	add	x2, x2, #0x5c9
  4096b4:	mov	w0, wzr
  4096b8:	mov	w1, w20
  4096bc:	b	4096f8 <__fxstatat@plt+0x6608>
  4096c0:	bl	403040 <__errno_location@plt>
  4096c4:	ldr	w21, [x0]
  4096c8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4096cc:	add	x1, x1, #0x7be
  4096d0:	mov	w2, #0x5                   	// #5
  4096d4:	mov	x0, xzr
  4096d8:	bl	402f90 <dcgettext@plt>
  4096dc:	mov	x22, x0
  4096e0:	mov	x0, x20
  4096e4:	bl	40d82c <__fxstatat@plt+0xa73c>
  4096e8:	mov	x3, x0
  4096ec:	mov	w0, wzr
  4096f0:	mov	w1, w21
  4096f4:	mov	x2, x22
  4096f8:	bl	402950 <error@plt>
  4096fc:	mov	w0, w19
  409700:	ldp	x20, x19, [sp, #32]
  409704:	ldp	x22, x21, [sp, #16]
  409708:	ldp	x29, x30, [sp], #48
  40970c:	ret
  409710:	stp	x29, x30, [sp, #-48]!
  409714:	stp	x22, x21, [sp, #16]
  409718:	stp	x20, x19, [sp, #32]
  40971c:	mov	x29, sp
  409720:	mov	x20, x0
  409724:	bl	40bd5c <__fxstatat@plt+0x8c6c>
  409728:	mov	w19, w0
  40972c:	cbz	w0, 40976c <__fxstatat@plt+0x667c>
  409730:	bl	403040 <__errno_location@plt>
  409734:	ldr	w21, [x0]
  409738:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40973c:	add	x1, x1, #0x664
  409740:	mov	w2, #0x5                   	// #5
  409744:	mov	x0, xzr
  409748:	bl	402f90 <dcgettext@plt>
  40974c:	mov	x22, x0
  409750:	mov	x0, x20
  409754:	bl	40d82c <__fxstatat@plt+0xa73c>
  409758:	mov	x3, x0
  40975c:	mov	w0, wzr
  409760:	mov	w1, w21
  409764:	mov	x2, x22
  409768:	bl	402950 <error@plt>
  40976c:	mov	w0, w19
  409770:	ldp	x20, x19, [sp, #32]
  409774:	ldp	x22, x21, [sp, #16]
  409778:	ldp	x29, x30, [sp], #48
  40977c:	ret
  409780:	stp	x29, x30, [sp, #-64]!
  409784:	cmp	x1, #0x401
  409788:	mov	w8, #0x401                 	// #1025
  40978c:	stp	x20, x19, [sp, #48]
  409790:	mov	x19, x0
  409794:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  409798:	stp	x24, x23, [sp, #16]
  40979c:	stp	x22, x21, [sp, #32]
  4097a0:	mov	x29, sp
  4097a4:	b	4097ac <__fxstatat@plt+0x66bc>
  4097a8:	lsl	x20, x20, #1
  4097ac:	mov	x0, x20
  4097b0:	bl	402b00 <malloc@plt>
  4097b4:	mov	x21, x0
  4097b8:	cbz	x0, 40983c <__fxstatat@plt+0x674c>
  4097bc:	mov	x0, x19
  4097c0:	mov	x1, x21
  4097c4:	mov	x2, x20
  4097c8:	bl	4029c0 <readlink@plt>
  4097cc:	mov	x22, x0
  4097d0:	tbz	x0, #63, 4097e4 <__fxstatat@plt+0x66f4>
  4097d4:	bl	403040 <__errno_location@plt>
  4097d8:	ldr	w24, [x0]
  4097dc:	cmp	w24, #0x22
  4097e0:	b.ne	409828 <__fxstatat@plt+0x6738>  // b.any
  4097e4:	cmp	x22, x20
  4097e8:	b.cc	409820 <__fxstatat@plt+0x6730>  // b.lo, b.ul, b.last
  4097ec:	mov	x0, x21
  4097f0:	bl	402e10 <free@plt>
  4097f4:	lsr	x8, x20, #62
  4097f8:	cbz	x8, 4097a8 <__fxstatat@plt+0x66b8>
  4097fc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409800:	cmp	x20, x8
  409804:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  409808:	b.cc	4097ac <__fxstatat@plt+0x66bc>  // b.lo, b.ul, b.last
  40980c:	bl	403040 <__errno_location@plt>
  409810:	mov	x21, xzr
  409814:	mov	w8, #0xc                   	// #12
  409818:	str	w8, [x0]
  40981c:	b	40983c <__fxstatat@plt+0x674c>
  409820:	strb	wzr, [x21, x22]
  409824:	b	40983c <__fxstatat@plt+0x674c>
  409828:	mov	x23, x0
  40982c:	mov	x0, x21
  409830:	bl	402e10 <free@plt>
  409834:	mov	x21, xzr
  409838:	str	w24, [x23]
  40983c:	mov	x0, x21
  409840:	ldp	x20, x19, [sp, #48]
  409844:	ldp	x22, x21, [sp, #32]
  409848:	ldp	x24, x23, [sp, #16]
  40984c:	ldp	x29, x30, [sp], #64
  409850:	ret
  409854:	stp	x29, x30, [sp, #-32]!
  409858:	stp	x20, x19, [sp, #16]
  40985c:	mov	x19, x0
  409860:	mov	x29, sp
  409864:	cbnz	x0, 40987c <__fxstatat@plt+0x678c>
  409868:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40986c:	add	x0, x0, #0xb52
  409870:	bl	403050 <getenv@plt>
  409874:	mov	x19, x0
  409878:	cbz	x0, 4098a0 <__fxstatat@plt+0x67b0>
  40987c:	ldrb	w8, [x19]
  409880:	adrp	x20, 415000 <__fxstatat@plt+0x11f10>
  409884:	add	x20, x20, #0xb6a
  409888:	cbz	w8, 4098a8 <__fxstatat@plt+0x67b8>
  40988c:	mov	x0, x19
  409890:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  409894:	cmp	x19, x0
  409898:	csel	x20, x19, x20, eq  // eq = none
  40989c:	b	4098a8 <__fxstatat@plt+0x67b8>
  4098a0:	adrp	x20, 415000 <__fxstatat@plt+0x11f10>
  4098a4:	add	x20, x20, #0xb6a
  4098a8:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  4098ac:	str	x20, [x8, #2328]
  4098b0:	ldp	x20, x19, [sp, #16]
  4098b4:	ldp	x29, x30, [sp], #32
  4098b8:	ret
  4098bc:	sub	sp, sp, #0xe0
  4098c0:	str	w0, [sp, #28]
  4098c4:	mov	x0, x1
  4098c8:	stp	x29, x30, [sp, #128]
  4098cc:	stp	x28, x27, [sp, #144]
  4098d0:	stp	x26, x25, [sp, #160]
  4098d4:	stp	x24, x23, [sp, #176]
  4098d8:	stp	x22, x21, [sp, #192]
  4098dc:	stp	x20, x19, [sp, #208]
  4098e0:	add	x29, sp, #0x80
  4098e4:	mov	w22, w3
  4098e8:	mov	w21, w2
  4098ec:	mov	x26, x1
  4098f0:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  4098f4:	sub	x25, x0, x26
  4098f8:	bl	402920 <strlen@plt>
  4098fc:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  409900:	ldr	x19, [x8, #2328]
  409904:	add	x28, x25, x0
  409908:	cbnz	x19, 40995c <__fxstatat@plt+0x686c>
  40990c:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409910:	add	x0, x0, #0xb52
  409914:	mov	w20, w21
  409918:	bl	403050 <getenv@plt>
  40991c:	cbz	x0, 409948 <__fxstatat@plt+0x6858>
  409920:	ldrb	w8, [x0]
  409924:	adrp	x19, 415000 <__fxstatat@plt+0x11f10>
  409928:	mov	x21, x0
  40992c:	add	x19, x19, #0xb6a
  409930:	cbz	w8, 409950 <__fxstatat@plt+0x6860>
  409934:	mov	x0, x21
  409938:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  40993c:	cmp	x21, x0
  409940:	csel	x19, x21, x19, eq  // eq = none
  409944:	b	409950 <__fxstatat@plt+0x6860>
  409948:	adrp	x19, 415000 <__fxstatat@plt+0x11f10>
  40994c:	add	x19, x19, #0xb6a
  409950:	mov	w21, w20
  409954:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  409958:	str	x19, [x8, #2328]
  40995c:	mov	x0, x19
  409960:	bl	402920 <strlen@plt>
  409964:	add	x9, x0, #0x1
  409968:	mov	w8, #0x9                   	// #9
  40996c:	cmp	x9, #0x9
  409970:	stur	x9, [x29, #-48]
  409974:	csinc	x8, x8, x0, ls  // ls = plast
  409978:	add	x9, x28, #0x1
  40997c:	add	x0, x9, x8
  409980:	stur	x9, [x29, #-24]
  409984:	str	x0, [sp, #56]
  409988:	bl	402b00 <malloc@plt>
  40998c:	mov	x23, x0
  409990:	cbz	x0, 409e48 <__fxstatat@plt+0x6d58>
  409994:	mov	x27, xzr
  409998:	mov	w8, #0xffffffff            	// #-1
  40999c:	add	x9, x28, #0x4
  4099a0:	stp	x9, xzr, [sp, #8]
  4099a4:	stur	w8, [x29, #-12]
  4099a8:	str	w22, [sp, #52]
  4099ac:	str	x26, [sp, #32]
  4099b0:	stur	x28, [x29, #-40]
  4099b4:	ldur	x2, [x29, #-24]
  4099b8:	mov	x0, x23
  4099bc:	mov	x1, x26
  4099c0:	bl	4028f0 <memcpy@plt>
  4099c4:	cmp	w21, #0x1
  4099c8:	b.ne	4099e4 <__fxstatat@plt+0x68f4>  // b.any
  4099cc:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  4099d0:	ldr	x1, [x8, #2328]
  4099d4:	ldur	x2, [x29, #-48]
  4099d8:	add	x0, x23, x28
  4099dc:	bl	4028f0 <memcpy@plt>
  4099e0:	b	409d50 <__fxstatat@plt+0x6c60>
  4099e4:	add	x19, x23, x25
  4099e8:	mov	x0, x19
  4099ec:	bl	40a344 <__fxstatat@plt+0x7254>
  4099f0:	mov	x28, x0
  4099f4:	cbz	x27, 409a38 <__fxstatat@plt+0x6948>
  4099f8:	mov	x0, x27
  4099fc:	bl	402dc0 <rewinddir@plt>
  409a00:	mov	w8, #0x2                   	// #2
  409a04:	stur	w8, [x29, #-28]
  409a08:	mov	x0, x27
  409a0c:	bl	402c30 <readdir@plt>
  409a10:	cbz	x0, 409c64 <__fxstatat@plt+0x6b74>
  409a14:	ldr	x8, [sp, #56]
  409a18:	mov	x24, x0
  409a1c:	stur	w21, [x29, #-60]
  409a20:	add	x26, x28, #0x4
  409a24:	add	x21, x28, #0x2
  409a28:	str	x8, [sp, #40]
  409a2c:	mov	w8, #0x1                   	// #1
  409a30:	stur	x8, [x29, #-56]
  409a34:	b	409a8c <__fxstatat@plt+0x699c>
  409a38:	ldrh	w8, [x19]
  409a3c:	ldr	w0, [sp, #28]
  409a40:	mov	w9, #0x2e                  	// #46
  409a44:	sub	x3, x29, #0xc
  409a48:	mov	x1, x23
  409a4c:	mov	w2, wzr
  409a50:	strh	w9, [x19]
  409a54:	sturh	w8, [x29, #-8]
  409a58:	bl	40bbc8 <__fxstatat@plt+0x8ad8>
  409a5c:	mov	x27, x0
  409a60:	cbz	x0, 409c20 <__fxstatat@plt+0x6b30>
  409a64:	mov	w10, #0x2                   	// #2
  409a68:	b	409c34 <__fxstatat@plt+0x6b44>
  409a6c:	add	w9, w9, #0x1
  409a70:	strb	w9, [x8]
  409a74:	mov	w8, w22
  409a78:	stur	w22, [x29, #-28]
  409a7c:	mov	x0, x27
  409a80:	bl	402c30 <readdir@plt>
  409a84:	mov	x24, x0
  409a88:	cbz	x0, 409c00 <__fxstatat@plt+0x6b10>
  409a8c:	add	x19, x24, #0x13
  409a90:	mov	x0, x19
  409a94:	bl	402920 <strlen@plt>
  409a98:	cmp	x0, x26
  409a9c:	b.cc	409a7c <__fxstatat@plt+0x698c>  // b.lo, b.ul, b.last
  409aa0:	add	x0, x23, x25
  409aa4:	mov	x1, x19
  409aa8:	mov	x2, x21
  409aac:	bl	402c20 <bcmp@plt>
  409ab0:	cbnz	w0, 409a7c <__fxstatat@plt+0x698c>
  409ab4:	add	x19, x24, x28
  409ab8:	ldrb	w9, [x19, #21]!
  409abc:	sub	w8, w9, #0x31
  409ac0:	cmp	w8, #0x8
  409ac4:	b.hi	409a7c <__fxstatat@plt+0x698c>  // b.pmore
  409ac8:	sub	x8, x19, #0x2
  409acc:	ldrb	w8, [x8, #3]
  409ad0:	cmp	w9, #0x39
  409ad4:	cset	w22, eq  // eq = none
  409ad8:	sub	w9, w8, #0x30
  409adc:	cmp	w9, #0x9
  409ae0:	b.hi	409b20 <__fxstatat@plt+0x6a30>  // b.pmore
  409ae4:	add	x9, x24, x28
  409ae8:	mov	w10, #0x17                  	// #23
  409aec:	and	w11, w8, #0xff
  409af0:	ldrb	w8, [x9, x10]
  409af4:	cmp	w11, #0x39
  409af8:	cset	w11, eq  // eq = none
  409afc:	and	w22, w11, w22
  409b00:	sub	w11, w8, #0x30
  409b04:	cmp	w11, #0xa
  409b08:	add	x10, x10, #0x1
  409b0c:	b.cc	409aec <__fxstatat@plt+0x69fc>  // b.lo, b.ul, b.last
  409b10:	sub	x20, x10, #0x16
  409b14:	cmp	w8, #0x7e
  409b18:	b.ne	409a7c <__fxstatat@plt+0x698c>  // b.any
  409b1c:	b	409b2c <__fxstatat@plt+0x6a3c>
  409b20:	mov	w20, #0x1                   	// #1
  409b24:	cmp	w8, #0x7e
  409b28:	b.ne	409a7c <__fxstatat@plt+0x698c>  // b.any
  409b2c:	add	x8, x20, x19
  409b30:	ldrb	w8, [x8, #1]
  409b34:	cbnz	w8, 409a7c <__fxstatat@plt+0x698c>
  409b38:	ldur	x8, [x29, #-56]
  409b3c:	cmp	x8, x20
  409b40:	b.cs	409bd8 <__fxstatat@plt+0x6ae8>  // b.hs, b.nlast
  409b44:	ldr	x8, [sp, #8]
  409b48:	add	x9, x20, x22
  409b4c:	stur	x9, [x29, #-56]
  409b50:	add	x8, x8, x9
  409b54:	ldr	x9, [sp, #40]
  409b58:	cmp	x9, x8
  409b5c:	b.cs	409b84 <__fxstatat@plt+0x6a94>  // b.hs, b.nlast
  409b60:	lsr	x9, x8, #62
  409b64:	cmp	x9, #0x0
  409b68:	cset	w9, eq  // eq = none
  409b6c:	lsl	x1, x8, x9
  409b70:	mov	x0, x23
  409b74:	str	x1, [sp, #40]
  409b78:	bl	402c40 <realloc@plt>
  409b7c:	cbz	x0, 409e30 <__fxstatat@plt+0x6d40>
  409b80:	mov	x23, x0
  409b84:	ldur	x9, [x29, #-40]
  409b88:	mov	w10, #0x7e2e                	// #32302
  409b8c:	add	x2, x20, #0x2
  409b90:	mov	x1, x19
  409b94:	add	x8, x23, x9
  409b98:	strh	w10, [x23, x9]
  409b9c:	mov	w9, #0x30                  	// #48
  409ba0:	strb	w9, [x8, #2]!
  409ba4:	add	x24, x8, x22
  409ba8:	mov	x0, x24
  409bac:	bl	4028f0 <memcpy@plt>
  409bb0:	add	x8, x24, x20
  409bb4:	ldrb	w9, [x8, #-1]!
  409bb8:	cmp	w9, #0x39
  409bbc:	b.ne	409a6c <__fxstatat@plt+0x697c>  // b.any
  409bc0:	mov	w10, #0x30                  	// #48
  409bc4:	strb	w10, [x8]
  409bc8:	ldrb	w9, [x8, #-1]!
  409bcc:	cmp	w9, #0x39
  409bd0:	b.eq	409bc4 <__fxstatat@plt+0x6ad4>  // b.none
  409bd4:	b	409a6c <__fxstatat@plt+0x697c>
  409bd8:	b.ne	409a7c <__fxstatat@plt+0x698c>  // b.any
  409bdc:	ldur	x8, [x29, #-40]
  409be0:	ldur	x2, [x29, #-56]
  409be4:	mov	x1, x19
  409be8:	add	x8, x23, x8
  409bec:	add	x0, x8, #0x2
  409bf0:	bl	402d60 <memcmp@plt>
  409bf4:	cmp	w0, #0x0
  409bf8:	b.gt	409a7c <__fxstatat@plt+0x698c>
  409bfc:	b	409b44 <__fxstatat@plt+0x6a54>
  409c00:	ldr	w22, [sp, #52]
  409c04:	ldr	x26, [sp, #32]
  409c08:	ldur	x28, [x29, #-40]
  409c0c:	ldur	w21, [x29, #-60]
  409c10:	ldur	w10, [x29, #-28]
  409c14:	cmp	w10, #0x1
  409c18:	b.ne	409c84 <__fxstatat@plt+0x6b94>  // b.any
  409c1c:	b	409cb8 <__fxstatat@plt+0x6bc8>
  409c20:	bl	403040 <__errno_location@plt>
  409c24:	ldr	w8, [x0]
  409c28:	cmp	w8, #0xc
  409c2c:	mov	w8, #0x2                   	// #2
  409c30:	cinc	w10, w8, eq  // eq = none
  409c34:	ldurh	w8, [x29, #-8]
  409c38:	add	x9, x19, x28
  409c3c:	strh	w8, [x19]
  409c40:	mov	w8, #0x7e2e                	// #32302
  409c44:	movk	w8, #0x7e31, lsl #16
  409c48:	strb	wzr, [x9, #4]
  409c4c:	str	w8, [x9]
  409c50:	cbz	x27, 409c78 <__fxstatat@plt+0x6b88>
  409c54:	stur	w10, [x29, #-28]
  409c58:	mov	x0, x27
  409c5c:	bl	402c30 <readdir@plt>
  409c60:	cbnz	x0, 409a14 <__fxstatat@plt+0x6924>
  409c64:	ldur	x28, [x29, #-40]
  409c68:	ldur	w10, [x29, #-28]
  409c6c:	cmp	w10, #0x1
  409c70:	b.ne	409c84 <__fxstatat@plt+0x6b94>  // b.any
  409c74:	b	409cb8 <__fxstatat@plt+0x6bc8>
  409c78:	ldur	x28, [x29, #-40]
  409c7c:	cmp	w10, #0x1
  409c80:	b.eq	409cb8 <__fxstatat@plt+0x6bc8>  // b.none
  409c84:	cmp	w10, #0x2
  409c88:	b.eq	409c98 <__fxstatat@plt+0x6ba8>  // b.none
  409c8c:	cmp	w10, #0x3
  409c90:	b.ne	409d50 <__fxstatat@plt+0x6c60>  // b.any
  409c94:	b	409e30 <__fxstatat@plt+0x6d40>
  409c98:	cmp	w21, #0x2
  409c9c:	b.ne	409cb8 <__fxstatat@plt+0x6bc8>  // b.any
  409ca0:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  409ca4:	ldr	x1, [x8, #2328]
  409ca8:	ldur	x2, [x29, #-48]
  409cac:	add	x0, x23, x28
  409cb0:	bl	4028f0 <memcpy@plt>
  409cb4:	mov	w21, #0x1                   	// #1
  409cb8:	ldur	w24, [x29, #-12]
  409cbc:	mov	x0, x23
  409cc0:	mov	w20, w21
  409cc4:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  409cc8:	mov	x19, x0
  409ccc:	bl	40a344 <__fxstatat@plt+0x7254>
  409cd0:	mov	x21, x0
  409cd4:	cmp	x0, #0xf
  409cd8:	b.cc	409d24 <__fxstatat@plt+0x6c34>  // b.lo, b.ul, b.last
  409cdc:	ldr	x9, [sp, #16]
  409ce0:	mov	x8, x9
  409ce4:	cbnz	x9, 409d28 <__fxstatat@plt+0x6c38>
  409ce8:	tbnz	w24, #31, 409d98 <__fxstatat@plt+0x6ca8>
  409cec:	bl	403040 <__errno_location@plt>
  409cf0:	mov	x22, x26
  409cf4:	mov	x26, x0
  409cf8:	str	wzr, [x0]
  409cfc:	mov	w1, #0x3                   	// #3
  409d00:	mov	w0, w24
  409d04:	bl	402d30 <fpathconf@plt>
  409d08:	ldr	w8, [x26]
  409d0c:	mov	x26, x22
  409d10:	ldr	w22, [sp, #52]
  409d14:	cmp	w8, #0x0
  409d18:	cset	w8, eq  // eq = none
  409d1c:	sub	x8, x0, x8
  409d20:	b	409dd8 <__fxstatat@plt+0x6ce8>
  409d24:	mov	w8, #0xff                  	// #255
  409d28:	cmp	x8, x21
  409d2c:	b.cs	409d4c <__fxstatat@plt+0x6c5c>  // b.hs, b.nlast
  409d30:	add	x9, x23, x28
  409d34:	sub	x9, x9, x19
  409d38:	sub	x10, x8, #0x1
  409d3c:	cmp	x8, x9
  409d40:	csel	x8, x9, x10, hi  // hi = pmore
  409d44:	mov	w9, #0x7e                  	// #126
  409d48:	strh	w9, [x19, x8]
  409d4c:	mov	w21, w20
  409d50:	tbz	w22, #0, 409dfc <__fxstatat@plt+0x6d0c>
  409d54:	ldur	w2, [x29, #-12]
  409d58:	tbz	w2, #31, 409d68 <__fxstatat@plt+0x6c78>
  409d5c:	mov	x25, xzr
  409d60:	mov	w2, #0xffffff9c            	// #-100
  409d64:	stur	w2, [x29, #-12]
  409d68:	cmp	w21, #0x1
  409d6c:	cset	w4, ne  // ne = any
  409d70:	add	x3, x23, x25
  409d74:	mov	w0, #0xffffff9c            	// #-100
  409d78:	mov	x1, x26
  409d7c:	bl	40d844 <__fxstatat@plt+0xa754>
  409d80:	cbz	w0, 409dfc <__fxstatat@plt+0x6d0c>
  409d84:	bl	403040 <__errno_location@plt>
  409d88:	ldr	w20, [x0]
  409d8c:	cmp	w20, #0x11
  409d90:	b.eq	4099b4 <__fxstatat@plt+0x68c4>  // b.none
  409d94:	b	409e0c <__fxstatat@plt+0x6d1c>
  409d98:	ldrh	w8, [x19]
  409d9c:	sturh	w8, [x29, #-4]
  409da0:	mov	w8, #0x2e                  	// #46
  409da4:	strh	w8, [x19]
  409da8:	bl	403040 <__errno_location@plt>
  409dac:	mov	x24, x0
  409db0:	str	wzr, [x0]
  409db4:	mov	w1, #0x3                   	// #3
  409db8:	mov	x0, x23
  409dbc:	bl	402a40 <pathconf@plt>
  409dc0:	ldr	w8, [x24]
  409dc4:	ldurh	w9, [x29, #-4]
  409dc8:	cmp	w8, #0x0
  409dcc:	cset	w8, eq  // eq = none
  409dd0:	sub	x8, x0, x8
  409dd4:	strh	w9, [x19]
  409dd8:	cmn	x8, #0x1
  409ddc:	mov	w9, #0xe                   	// #14
  409de0:	csinv	x9, x9, xzr, ne  // ne = any
  409de4:	cmp	x8, #0x0
  409de8:	csel	x8, x8, x9, ge  // ge = tcont
  409dec:	str	x8, [sp, #16]
  409df0:	cmp	x8, x21
  409df4:	b.cc	409d30 <__fxstatat@plt+0x6c40>  // b.lo, b.ul, b.last
  409df8:	b	409d4c <__fxstatat@plt+0x6c5c>
  409dfc:	cbz	x27, 409e48 <__fxstatat@plt+0x6d58>
  409e00:	mov	x0, x27
  409e04:	bl	402c90 <closedir@plt>
  409e08:	b	409e48 <__fxstatat@plt+0x6d58>
  409e0c:	mov	x19, x0
  409e10:	cbz	x27, 409e1c <__fxstatat@plt+0x6d2c>
  409e14:	mov	x0, x27
  409e18:	bl	402c90 <closedir@plt>
  409e1c:	mov	x0, x23
  409e20:	bl	402e10 <free@plt>
  409e24:	mov	x23, xzr
  409e28:	str	w20, [x19]
  409e2c:	b	409e48 <__fxstatat@plt+0x6d58>
  409e30:	mov	x0, x23
  409e34:	bl	402e10 <free@plt>
  409e38:	bl	403040 <__errno_location@plt>
  409e3c:	mov	w8, #0xc                   	// #12
  409e40:	mov	x23, xzr
  409e44:	str	w8, [x0]
  409e48:	mov	x0, x23
  409e4c:	ldp	x20, x19, [sp, #208]
  409e50:	ldp	x22, x21, [sp, #192]
  409e54:	ldp	x24, x23, [sp, #176]
  409e58:	ldp	x26, x25, [sp, #160]
  409e5c:	ldp	x28, x27, [sp, #144]
  409e60:	ldp	x29, x30, [sp, #128]
  409e64:	add	sp, sp, #0xe0
  409e68:	ret
  409e6c:	mov	w3, #0x1                   	// #1
  409e70:	b	4098bc <__fxstatat@plt+0x67cc>
  409e74:	stp	x29, x30, [sp, #-16]!
  409e78:	mov	w3, wzr
  409e7c:	mov	x29, sp
  409e80:	bl	4098bc <__fxstatat@plt+0x67cc>
  409e84:	cbz	x0, 409e90 <__fxstatat@plt+0x6da0>
  409e88:	ldp	x29, x30, [sp], #16
  409e8c:	ret
  409e90:	bl	40fc34 <__fxstatat@plt+0xcb44>
  409e94:	stp	x29, x30, [sp, #-32]!
  409e98:	str	x19, [sp, #16]
  409e9c:	mov	x29, sp
  409ea0:	cbz	x1, 409ee0 <__fxstatat@plt+0x6df0>
  409ea4:	ldrb	w8, [x1]
  409ea8:	cbz	w8, 409ee0 <__fxstatat@plt+0x6df0>
  409eac:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  409eb0:	ldr	x5, [x8, #1168]
  409eb4:	adrp	x19, 415000 <__fxstatat@plt+0x11f10>
  409eb8:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  409ebc:	add	x19, x19, #0xb70
  409ec0:	add	x2, x2, #0xb90
  409ec4:	mov	w4, #0x4                   	// #4
  409ec8:	mov	x3, x19
  409ecc:	bl	412af0 <__fxstatat@plt+0xfa00>
  409ed0:	ldr	w0, [x19, x0, lsl #2]
  409ed4:	ldr	x19, [sp, #16]
  409ed8:	ldp	x29, x30, [sp], #32
  409edc:	ret
  409ee0:	mov	w0, #0x2                   	// #2
  409ee4:	ldr	x19, [sp, #16]
  409ee8:	ldp	x29, x30, [sp], #32
  409eec:	ret
  409ef0:	stp	x29, x30, [sp, #-32]!
  409ef4:	str	x19, [sp, #16]
  409ef8:	mov	x29, sp
  409efc:	cbz	x1, 409f14 <__fxstatat@plt+0x6e24>
  409f00:	ldrb	w8, [x1]
  409f04:	cbz	w8, 409f14 <__fxstatat@plt+0x6e24>
  409f08:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  409f0c:	ldr	x5, [x8, #1168]
  409f10:	b	409f40 <__fxstatat@plt+0x6e50>
  409f14:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409f18:	add	x0, x0, #0xbd9
  409f1c:	bl	403050 <getenv@plt>
  409f20:	cbz	x0, 409f6c <__fxstatat@plt+0x6e7c>
  409f24:	ldrb	w8, [x0]
  409f28:	mov	x1, x0
  409f2c:	cbz	w8, 409f6c <__fxstatat@plt+0x6e7c>
  409f30:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  409f34:	ldr	x5, [x8, #1168]
  409f38:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409f3c:	add	x0, x0, #0xbd8
  409f40:	adrp	x19, 415000 <__fxstatat@plt+0x11f10>
  409f44:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  409f48:	add	x19, x19, #0xb70
  409f4c:	add	x2, x2, #0xb90
  409f50:	mov	w4, #0x4                   	// #4
  409f54:	mov	x3, x19
  409f58:	bl	412af0 <__fxstatat@plt+0xfa00>
  409f5c:	ldr	w0, [x19, x0, lsl #2]
  409f60:	ldr	x19, [sp, #16]
  409f64:	ldp	x29, x30, [sp], #32
  409f68:	ret
  409f6c:	mov	w0, #0x2                   	// #2
  409f70:	ldr	x19, [sp, #16]
  409f74:	ldp	x29, x30, [sp], #32
  409f78:	ret
  409f7c:	cbz	x0, 409fc8 <__fxstatat@plt+0x6ed8>
  409f80:	cbz	x1, 409fd4 <__fxstatat@plt+0x6ee4>
  409f84:	mov	x9, x0
  409f88:	mov	x10, x1
  409f8c:	mov	x8, x10
  409f90:	udiv	x10, x9, x10
  409f94:	msub	x10, x10, x8, x9
  409f98:	mov	x9, x8
  409f9c:	cbnz	x10, 409f8c <__fxstatat@plt+0x6e9c>
  409fa0:	udiv	x8, x0, x8
  409fa4:	umulh	x9, x1, x8
  409fa8:	mul	x8, x1, x8
  409fac:	cmp	xzr, x9
  409fb0:	cset	w9, ne  // ne = any
  409fb4:	cmp	x8, x2
  409fb8:	b.hi	409fd4 <__fxstatat@plt+0x6ee4>  // b.pmore
  409fbc:	cbnz	w9, 409fd4 <__fxstatat@plt+0x6ee4>
  409fc0:	mov	x0, x8
  409fc4:	ret
  409fc8:	cmp	x1, #0x0
  409fcc:	mov	w8, #0x2000                	// #8192
  409fd0:	csel	x0, x1, x8, ne  // ne = any
  409fd4:	cmp	x0, x2
  409fd8:	csel	x8, x2, x0, hi  // hi = pmore
  409fdc:	mov	x0, x8
  409fe0:	ret
  409fe4:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  409fe8:	str	x0, [x8, #2336]
  409fec:	ret
  409ff0:	stp	x29, x30, [sp, #-48]!
  409ff4:	stp	x20, x19, [sp, #32]
  409ff8:	adrp	x20, 427000 <__fxstatat@plt+0x23f10>
  409ffc:	ldr	x19, [x20, #1216]
  40a000:	str	x21, [sp, #16]
  40a004:	mov	x29, sp
  40a008:	mov	x0, x19
  40a00c:	bl	40ffdc <__fxstatat@plt+0xceec>
  40a010:	cbz	x0, 40a028 <__fxstatat@plt+0x6f38>
  40a014:	mov	w2, #0x1                   	// #1
  40a018:	mov	x0, x19
  40a01c:	mov	x1, xzr
  40a020:	bl	41001c <__fxstatat@plt+0xcf2c>
  40a024:	cbz	w0, 40a03c <__fxstatat@plt+0x6f4c>
  40a028:	mov	w19, wzr
  40a02c:	ldr	x0, [x20, #1216]
  40a030:	bl	412c48 <__fxstatat@plt+0xfb58>
  40a034:	tbz	w19, #0, 40a058 <__fxstatat@plt+0x6f68>
  40a038:	b	40a06c <__fxstatat@plt+0x6f7c>
  40a03c:	ldr	x0, [x20, #1216]
  40a040:	bl	40ff94 <__fxstatat@plt+0xcea4>
  40a044:	cmp	w0, #0x0
  40a048:	cset	w19, ne  // ne = any
  40a04c:	ldr	x0, [x20, #1216]
  40a050:	bl	412c48 <__fxstatat@plt+0xfb58>
  40a054:	tbnz	w19, #0, 40a06c <__fxstatat@plt+0x6f7c>
  40a058:	cbnz	w0, 40a06c <__fxstatat@plt+0x6f7c>
  40a05c:	ldp	x20, x19, [sp, #32]
  40a060:	ldr	x21, [sp, #16]
  40a064:	ldp	x29, x30, [sp], #48
  40a068:	b	40a104 <__fxstatat@plt+0x7014>
  40a06c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a070:	add	x1, x1, #0xc15
  40a074:	mov	w2, #0x5                   	// #5
  40a078:	mov	x0, xzr
  40a07c:	bl	402f90 <dcgettext@plt>
  40a080:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40a084:	ldr	x21, [x8, #2336]
  40a088:	mov	x19, x0
  40a08c:	bl	403040 <__errno_location@plt>
  40a090:	ldr	w20, [x0]
  40a094:	cbnz	x21, 40a0b4 <__fxstatat@plt+0x6fc4>
  40a098:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a09c:	add	x2, x2, #0x5c9
  40a0a0:	mov	w0, wzr
  40a0a4:	mov	w1, w20
  40a0a8:	mov	x3, x19
  40a0ac:	bl	402950 <error@plt>
  40a0b0:	b	40a0d8 <__fxstatat@plt+0x6fe8>
  40a0b4:	mov	x0, x21
  40a0b8:	bl	40d544 <__fxstatat@plt+0xa454>
  40a0bc:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a0c0:	mov	x3, x0
  40a0c4:	add	x2, x2, #0xc28
  40a0c8:	mov	w0, wzr
  40a0cc:	mov	w1, w20
  40a0d0:	mov	x4, x19
  40a0d4:	bl	402950 <error@plt>
  40a0d8:	bl	40a104 <__fxstatat@plt+0x7014>
  40a0dc:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40a0e0:	ldr	w0, [x8, #1072]
  40a0e4:	bl	402910 <_exit@plt>
  40a0e8:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40a0ec:	str	x0, [x8, #2352]
  40a0f0:	ret
  40a0f4:	and	w8, w0, #0x1
  40a0f8:	adrp	x9, 427000 <__fxstatat@plt+0x23f10>
  40a0fc:	strb	w8, [x9, #2344]
  40a100:	ret
  40a104:	stp	x29, x30, [sp, #-48]!
  40a108:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40a10c:	ldr	x0, [x8, #1208]
  40a110:	str	x21, [sp, #16]
  40a114:	stp	x20, x19, [sp, #32]
  40a118:	mov	x29, sp
  40a11c:	bl	412c48 <__fxstatat@plt+0xfb58>
  40a120:	cbz	w0, 40a140 <__fxstatat@plt+0x7050>
  40a124:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40a128:	ldrb	w8, [x8, #2344]
  40a12c:	cbz	w8, 40a160 <__fxstatat@plt+0x7070>
  40a130:	bl	403040 <__errno_location@plt>
  40a134:	ldr	w8, [x0]
  40a138:	cmp	w8, #0x20
  40a13c:	b.ne	40a160 <__fxstatat@plt+0x7070>  // b.any
  40a140:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40a144:	ldr	x0, [x8, #1184]
  40a148:	bl	412c48 <__fxstatat@plt+0xfb58>
  40a14c:	cbnz	w0, 40a1cc <__fxstatat@plt+0x70dc>
  40a150:	ldp	x20, x19, [sp, #32]
  40a154:	ldr	x21, [sp, #16]
  40a158:	ldp	x29, x30, [sp], #48
  40a15c:	ret
  40a160:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a164:	add	x1, x1, #0xc2f
  40a168:	mov	w2, #0x5                   	// #5
  40a16c:	mov	x0, xzr
  40a170:	bl	402f90 <dcgettext@plt>
  40a174:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40a178:	ldr	x21, [x8, #2352]
  40a17c:	mov	x19, x0
  40a180:	bl	403040 <__errno_location@plt>
  40a184:	ldr	w20, [x0]
  40a188:	cbnz	x21, 40a1a8 <__fxstatat@plt+0x70b8>
  40a18c:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a190:	add	x2, x2, #0x5c9
  40a194:	mov	w0, wzr
  40a198:	mov	w1, w20
  40a19c:	mov	x3, x19
  40a1a0:	bl	402950 <error@plt>
  40a1a4:	b	40a1cc <__fxstatat@plt+0x70dc>
  40a1a8:	mov	x0, x21
  40a1ac:	bl	40d544 <__fxstatat@plt+0xa454>
  40a1b0:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a1b4:	mov	x3, x0
  40a1b8:	add	x2, x2, #0xc28
  40a1bc:	mov	w0, wzr
  40a1c0:	mov	w1, w20
  40a1c4:	mov	x4, x19
  40a1c8:	bl	402950 <error@plt>
  40a1cc:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40a1d0:	ldr	w0, [x8, #1072]
  40a1d4:	bl	402910 <_exit@plt>
  40a1d8:	stp	x29, x30, [sp, #-16]!
  40a1dc:	mov	x29, sp
  40a1e0:	bl	40a24c <__fxstatat@plt+0x715c>
  40a1e4:	cbz	x0, 40a1f0 <__fxstatat@plt+0x7100>
  40a1e8:	ldp	x29, x30, [sp], #16
  40a1ec:	ret
  40a1f0:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40a1f4:	stp	x29, x30, [sp, #-48]!
  40a1f8:	str	x21, [sp, #16]
  40a1fc:	stp	x20, x19, [sp, #32]
  40a200:	mov	x20, x0
  40a204:	ldrb	w8, [x20], #-1
  40a208:	mov	x29, sp
  40a20c:	mov	x19, x0
  40a210:	cmp	w8, #0x2f
  40a214:	cset	w21, eq  // eq = none
  40a218:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  40a21c:	sub	x8, x0, x19
  40a220:	mov	x0, x8
  40a224:	cmp	x8, x21
  40a228:	b.ls	40a23c <__fxstatat@plt+0x714c>  // b.plast
  40a22c:	ldrb	w8, [x20, x0]
  40a230:	cmp	w8, #0x2f
  40a234:	sub	x8, x0, #0x1
  40a238:	b.eq	40a220 <__fxstatat@plt+0x7130>  // b.none
  40a23c:	ldp	x20, x19, [sp, #32]
  40a240:	ldr	x21, [sp, #16]
  40a244:	ldp	x29, x30, [sp], #48
  40a248:	ret
  40a24c:	stp	x29, x30, [sp, #-48]!
  40a250:	stp	x22, x21, [sp, #16]
  40a254:	stp	x20, x19, [sp, #32]
  40a258:	mov	x21, x0
  40a25c:	ldrb	w8, [x21], #-1
  40a260:	mov	x29, sp
  40a264:	mov	x19, x0
  40a268:	cmp	w8, #0x2f
  40a26c:	cset	w22, eq  // eq = none
  40a270:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  40a274:	sub	x8, x0, x19
  40a278:	mov	x20, x8
  40a27c:	cmp	x8, x22
  40a280:	b.ls	40a294 <__fxstatat@plt+0x71a4>  // b.plast
  40a284:	ldrb	w8, [x21, x20]
  40a288:	cmp	w8, #0x2f
  40a28c:	sub	x8, x20, #0x1
  40a290:	b.eq	40a278 <__fxstatat@plt+0x7188>  // b.none
  40a294:	cmp	x20, #0x0
  40a298:	cinc	x8, x20, eq  // eq = none
  40a29c:	add	x0, x8, #0x1
  40a2a0:	bl	402b00 <malloc@plt>
  40a2a4:	mov	x21, x0
  40a2a8:	cbz	x0, 40a2d0 <__fxstatat@plt+0x71e0>
  40a2ac:	mov	x0, x21
  40a2b0:	mov	x1, x19
  40a2b4:	mov	x2, x20
  40a2b8:	bl	4028f0 <memcpy@plt>
  40a2bc:	cbnz	x20, 40a2cc <__fxstatat@plt+0x71dc>
  40a2c0:	mov	w8, #0x2e                  	// #46
  40a2c4:	mov	w20, #0x1                   	// #1
  40a2c8:	strb	w8, [x21]
  40a2cc:	strb	wzr, [x21, x20]
  40a2d0:	mov	x0, x21
  40a2d4:	ldp	x20, x19, [sp, #32]
  40a2d8:	ldp	x22, x21, [sp, #16]
  40a2dc:	ldp	x29, x30, [sp], #48
  40a2e0:	ret
  40a2e4:	sub	x0, x0, #0x1
  40a2e8:	ldrb	w10, [x0, #1]!
  40a2ec:	cmp	w10, #0x2f
  40a2f0:	b.eq	40a2e8 <__fxstatat@plt+0x71f8>  // b.none
  40a2f4:	mov	w8, wzr
  40a2f8:	mov	x9, x0
  40a2fc:	and	w10, w10, #0xff
  40a300:	cmp	w10, #0x2f
  40a304:	b.ne	40a31c <__fxstatat@plt+0x722c>  // b.any
  40a308:	ldrb	w10, [x9, #1]!
  40a30c:	mov	w8, #0x1                   	// #1
  40a310:	and	w10, w10, #0xff
  40a314:	cmp	w10, #0x2f
  40a318:	b.eq	40a308 <__fxstatat@plt+0x7218>  // b.none
  40a31c:	cbz	w10, 40a340 <__fxstatat@plt+0x7250>
  40a320:	tst	w8, #0x1
  40a324:	csel	x0, x9, x0, ne  // ne = any
  40a328:	ldrb	w10, [x9, #1]!
  40a32c:	mov	w8, wzr
  40a330:	and	w10, w10, #0xff
  40a334:	cmp	w10, #0x2f
  40a338:	b.ne	40a31c <__fxstatat@plt+0x722c>  // b.any
  40a33c:	b	40a308 <__fxstatat@plt+0x7218>
  40a340:	ret
  40a344:	stp	x29, x30, [sp, #-32]!
  40a348:	str	x19, [sp, #16]
  40a34c:	mov	x29, sp
  40a350:	mov	x19, x0
  40a354:	bl	402920 <strlen@plt>
  40a358:	mov	x8, x0
  40a35c:	sub	x9, x19, #0x1
  40a360:	mov	x0, x8
  40a364:	cmp	x8, #0x2
  40a368:	b.cc	40a37c <__fxstatat@plt+0x728c>  // b.lo, b.ul, b.last
  40a36c:	ldrb	w8, [x9, x0]
  40a370:	cmp	w8, #0x2f
  40a374:	sub	x8, x0, #0x1
  40a378:	b.eq	40a360 <__fxstatat@plt+0x7270>  // b.none
  40a37c:	ldr	x19, [sp, #16]
  40a380:	ldp	x29, x30, [sp], #32
  40a384:	ret
  40a388:	stp	x29, x30, [sp, #-32]!
  40a38c:	str	x19, [sp, #16]
  40a390:	mov	x29, sp
  40a394:	mov	x19, x0
  40a398:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  40a39c:	ldrb	w8, [x0]
  40a3a0:	cmp	w8, #0x0
  40a3a4:	csel	x19, x19, x0, eq  // eq = none
  40a3a8:	mov	x0, x19
  40a3ac:	bl	40a344 <__fxstatat@plt+0x7254>
  40a3b0:	ldrb	w8, [x19, x0]
  40a3b4:	strb	wzr, [x19, x0]
  40a3b8:	ldr	x19, [sp, #16]
  40a3bc:	cmp	w8, #0x0
  40a3c0:	cset	w0, ne  // ne = any
  40a3c4:	ldp	x29, x30, [sp], #32
  40a3c8:	ret
  40a3cc:	b	402d00 <posix_fadvise@plt>
  40a3d0:	cbz	x0, 40a400 <__fxstatat@plt+0x7310>
  40a3d4:	stp	x29, x30, [sp, #-32]!
  40a3d8:	str	x19, [sp, #16]
  40a3dc:	mov	x29, sp
  40a3e0:	mov	w19, w1
  40a3e4:	bl	402aa0 <fileno@plt>
  40a3e8:	mov	w3, w19
  40a3ec:	ldr	x19, [sp, #16]
  40a3f0:	mov	x1, xzr
  40a3f4:	mov	x2, xzr
  40a3f8:	ldp	x29, x30, [sp], #32
  40a3fc:	b	402d00 <posix_fadvise@plt>
  40a400:	ret
  40a404:	sub	sp, sp, #0xe0
  40a408:	stp	x29, x30, [sp, #208]
  40a40c:	add	x29, sp, #0xd0
  40a410:	stp	x2, x3, [x29, #-80]
  40a414:	stp	x4, x5, [x29, #-64]
  40a418:	stp	x6, x7, [x29, #-48]
  40a41c:	stp	q1, q2, [sp, #16]
  40a420:	stp	q3, q4, [sp, #48]
  40a424:	str	q0, [sp]
  40a428:	stp	q5, q6, [sp, #80]
  40a42c:	str	q7, [sp, #112]
  40a430:	tbnz	w1, #6, 40a43c <__fxstatat@plt+0x734c>
  40a434:	mov	w2, wzr
  40a438:	b	40a494 <__fxstatat@plt+0x73a4>
  40a43c:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a440:	mov	x11, sp
  40a444:	sub	x12, x29, #0x50
  40a448:	movk	x9, #0xff80, lsl #32
  40a44c:	add	x10, x29, #0x10
  40a450:	mov	x8, #0xffffffffffffffd0    	// #-48
  40a454:	add	x11, x11, #0x80
  40a458:	add	x12, x12, #0x30
  40a45c:	stp	x11, x9, [x29, #-16]
  40a460:	stp	x10, x12, [x29, #-32]
  40a464:	tbz	w8, #31, 40a484 <__fxstatat@plt+0x7394>
  40a468:	add	w9, w8, #0x8
  40a46c:	cmn	w8, #0x8
  40a470:	stur	w9, [x29, #-8]
  40a474:	b.gt	40a484 <__fxstatat@plt+0x7394>
  40a478:	ldur	x9, [x29, #-24]
  40a47c:	add	x8, x9, x8
  40a480:	b	40a490 <__fxstatat@plt+0x73a0>
  40a484:	ldur	x8, [x29, #-32]
  40a488:	add	x9, x8, #0x8
  40a48c:	stur	x9, [x29, #-32]
  40a490:	ldr	w2, [x8]
  40a494:	bl	402b30 <open@plt>
  40a498:	bl	40e2ec <__fxstatat@plt+0xb1fc>
  40a49c:	ldp	x29, x30, [sp, #208]
  40a4a0:	add	sp, sp, #0xe0
  40a4a4:	ret
  40a4a8:	stp	x29, x30, [sp, #-48]!
  40a4ac:	stp	x22, x21, [sp, #16]
  40a4b0:	stp	x20, x19, [sp, #32]
  40a4b4:	mov	x29, sp
  40a4b8:	cbz	x0, 40a518 <__fxstatat@plt+0x7428>
  40a4bc:	mov	x20, x0
  40a4c0:	mov	w0, #0x18                  	// #24
  40a4c4:	mov	x21, x2
  40a4c8:	mov	x22, x1
  40a4cc:	bl	40f8f8 <__fxstatat@plt+0xc808>
  40a4d0:	mov	x19, x0
  40a4d4:	mov	x0, x22
  40a4d8:	bl	40fbdc <__fxstatat@plt+0xcaec>
  40a4dc:	str	x0, [x19]
  40a4e0:	ldr	q0, [x21]
  40a4e4:	mov	x0, x20
  40a4e8:	mov	x1, x19
  40a4ec:	ext	v0.16b, v0.16b, v0.16b, #8
  40a4f0:	stur	q0, [x19, #8]
  40a4f4:	bl	40b864 <__fxstatat@plt+0x8774>
  40a4f8:	cbz	x0, 40a528 <__fxstatat@plt+0x7438>
  40a4fc:	cmp	x0, x19
  40a500:	b.eq	40a518 <__fxstatat@plt+0x7428>  // b.none
  40a504:	mov	x0, x19
  40a508:	ldp	x20, x19, [sp, #32]
  40a50c:	ldp	x22, x21, [sp, #16]
  40a510:	ldp	x29, x30, [sp], #48
  40a514:	b	40bba0 <__fxstatat@plt+0x8ab0>
  40a518:	ldp	x20, x19, [sp, #32]
  40a51c:	ldp	x22, x21, [sp, #16]
  40a520:	ldp	x29, x30, [sp], #48
  40a524:	ret
  40a528:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40a52c:	cbz	x0, 40a564 <__fxstatat@plt+0x7474>
  40a530:	sub	sp, sp, #0x30
  40a534:	stp	x29, x30, [sp, #32]
  40a538:	str	x1, [sp, #8]
  40a53c:	ldr	q0, [x2]
  40a540:	add	x1, sp, #0x8
  40a544:	add	x29, sp, #0x20
  40a548:	ext	v0.16b, v0.16b, v0.16b, #8
  40a54c:	stur	q0, [sp, #16]
  40a550:	bl	40aabc <__fxstatat@plt+0x79cc>
  40a554:	ldp	x29, x30, [sp, #32]
  40a558:	cmp	x0, #0x0
  40a55c:	cset	w0, ne  // ne = any
  40a560:	add	sp, sp, #0x30
  40a564:	ret
  40a568:	ldr	w8, [x0, #16]
  40a56c:	and	w8, w8, #0xf000
  40a570:	sub	w8, w8, #0x1, lsl #12
  40a574:	lsr	w8, w8, #12
  40a578:	cmp	w8, #0xb
  40a57c:	b.hi	40a5c8 <__fxstatat@plt+0x74d8>  // b.pmore
  40a580:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40a584:	add	x9, x9, #0xc3b
  40a588:	adr	x10, 40a5a0 <__fxstatat@plt+0x74b0>
  40a58c:	ldrb	w11, [x9, x8]
  40a590:	add	x10, x10, x11, lsl #2
  40a594:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40a598:	add	x1, x1, #0x991
  40a59c:	br	x10
  40a5a0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a5a4:	add	x1, x1, #0xc9f
  40a5a8:	mov	w2, #0x5                   	// #5
  40a5ac:	mov	x0, xzr
  40a5b0:	b	402f90 <dcgettext@plt>
  40a5b4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a5b8:	add	x1, x1, #0xc88
  40a5bc:	mov	w2, #0x5                   	// #5
  40a5c0:	mov	x0, xzr
  40a5c4:	b	402f90 <dcgettext@plt>
  40a5c8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a5cc:	add	x1, x1, #0xcab
  40a5d0:	mov	w2, #0x5                   	// #5
  40a5d4:	mov	x0, xzr
  40a5d8:	b	402f90 <dcgettext@plt>
  40a5dc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a5e0:	add	x1, x1, #0xc75
  40a5e4:	mov	w2, #0x5                   	// #5
  40a5e8:	mov	x0, xzr
  40a5ec:	b	402f90 <dcgettext@plt>
  40a5f0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a5f4:	add	x1, x1, #0xc67
  40a5f8:	mov	w2, #0x5                   	// #5
  40a5fc:	mov	x0, xzr
  40a600:	b	402f90 <dcgettext@plt>
  40a604:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a608:	add	x1, x1, #0xca4
  40a60c:	mov	w2, #0x5                   	// #5
  40a610:	mov	x0, xzr
  40a614:	b	402f90 <dcgettext@plt>
  40a618:	ldr	x8, [x0, #48]
  40a61c:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40a620:	adrp	x10, 415000 <__fxstatat@plt+0x11f10>
  40a624:	add	x9, x9, #0xc5a
  40a628:	add	x10, x10, #0xc47
  40a62c:	cmp	x8, #0x0
  40a630:	csel	x1, x10, x9, eq  // eq = none
  40a634:	mov	w2, #0x5                   	// #5
  40a638:	mov	x0, xzr
  40a63c:	b	402f90 <dcgettext@plt>
  40a640:	and	w8, w0, #0xf000
  40a644:	sub	w8, w8, #0x1, lsl #12
  40a648:	lsr	w8, w8, #12
  40a64c:	cmp	w8, #0xb
  40a650:	b.hi	40a680 <__fxstatat@plt+0x7590>  // b.pmore
  40a654:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40a658:	add	x9, x9, #0xcb6
  40a65c:	adr	x10, 40a670 <__fxstatat@plt+0x7580>
  40a660:	ldrb	w11, [x9, x8]
  40a664:	add	x10, x10, x11, lsl #2
  40a668:	mov	w8, #0x2d                  	// #45
  40a66c:	br	x10
  40a670:	mov	w8, #0x70                  	// #112
  40a674:	b	40a6a4 <__fxstatat@plt+0x75b4>
  40a678:	mov	w8, #0x63                  	// #99
  40a67c:	b	40a6a4 <__fxstatat@plt+0x75b4>
  40a680:	mov	w8, #0x3f                  	// #63
  40a684:	b	40a6a4 <__fxstatat@plt+0x75b4>
  40a688:	mov	w8, #0x64                  	// #100
  40a68c:	b	40a6a4 <__fxstatat@plt+0x75b4>
  40a690:	mov	w8, #0x6c                  	// #108
  40a694:	b	40a6a4 <__fxstatat@plt+0x75b4>
  40a698:	mov	w8, #0x73                  	// #115
  40a69c:	b	40a6a4 <__fxstatat@plt+0x75b4>
  40a6a0:	mov	w8, #0x62                  	// #98
  40a6a4:	strb	w8, [x1]
  40a6a8:	tst	w0, #0x100
  40a6ac:	mov	w8, #0x72                  	// #114
  40a6b0:	mov	w9, #0x2d                  	// #45
  40a6b4:	mov	w10, #0x77                  	// #119
  40a6b8:	csel	w14, w9, w8, eq  // eq = none
  40a6bc:	tst	w0, #0x80
  40a6c0:	mov	w11, #0x53                  	// #83
  40a6c4:	mov	w12, #0x73                  	// #115
  40a6c8:	mov	w13, #0x78                  	// #120
  40a6cc:	strb	w14, [x1, #1]
  40a6d0:	csel	w14, w9, w10, eq  // eq = none
  40a6d4:	tst	w0, #0x40
  40a6d8:	strb	w14, [x1, #2]
  40a6dc:	csel	w14, w12, w11, ne  // ne = any
  40a6e0:	csel	w15, w13, w9, ne  // ne = any
  40a6e4:	tst	w0, #0x800
  40a6e8:	csel	w14, w15, w14, eq  // eq = none
  40a6ec:	tst	w0, #0x20
  40a6f0:	strb	w14, [x1, #3]
  40a6f4:	csel	w14, w9, w8, eq  // eq = none
  40a6f8:	tst	w0, #0x10
  40a6fc:	strb	w14, [x1, #4]
  40a700:	csel	w14, w9, w10, eq  // eq = none
  40a704:	tst	w0, #0x8
  40a708:	csel	w11, w12, w11, ne  // ne = any
  40a70c:	csel	w12, w13, w9, ne  // ne = any
  40a710:	tst	w0, #0x400
  40a714:	csel	w11, w12, w11, eq  // eq = none
  40a718:	tst	w0, #0x4
  40a71c:	csel	w8, w9, w8, eq  // eq = none
  40a720:	tst	w0, #0x2
  40a724:	mov	w15, #0x54                  	// #84
  40a728:	strb	w14, [x1, #5]
  40a72c:	mov	w14, #0x74                  	// #116
  40a730:	strb	w8, [x1, #7]
  40a734:	csel	w8, w9, w10, eq  // eq = none
  40a738:	tst	w0, #0x1
  40a73c:	strb	w8, [x1, #8]
  40a740:	csel	w8, w14, w15, ne  // ne = any
  40a744:	csel	w9, w13, w9, ne  // ne = any
  40a748:	tst	w0, #0x200
  40a74c:	mov	w12, #0x20                  	// #32
  40a750:	csel	w8, w9, w8, eq  // eq = none
  40a754:	strb	w11, [x1, #6]
  40a758:	strb	w8, [x1, #9]
  40a75c:	strh	w12, [x1, #10]
  40a760:	ret
  40a764:	ldr	w0, [x0, #16]
  40a768:	b	40a640 <__fxstatat@plt+0x7550>
  40a76c:	stp	x29, x30, [sp, #-16]!
  40a770:	mov	x29, sp
  40a774:	bl	40a788 <__fxstatat@plt+0x7698>
  40a778:	cbz	x0, 40a784 <__fxstatat@plt+0x7694>
  40a77c:	ldp	x29, x30, [sp], #16
  40a780:	ret
  40a784:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40a788:	stp	x29, x30, [sp, #-80]!
  40a78c:	stp	x26, x25, [sp, #16]
  40a790:	stp	x24, x23, [sp, #32]
  40a794:	stp	x22, x21, [sp, #48]
  40a798:	stp	x20, x19, [sp, #64]
  40a79c:	mov	x29, sp
  40a7a0:	mov	x20, x2
  40a7a4:	mov	x19, x1
  40a7a8:	mov	x21, x0
  40a7ac:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  40a7b0:	mov	x22, x0
  40a7b4:	bl	40a344 <__fxstatat@plt+0x7254>
  40a7b8:	sub	x8, x22, x21
  40a7bc:	mov	x24, x0
  40a7c0:	add	x23, x8, x0
  40a7c4:	mov	x0, x19
  40a7c8:	bl	402920 <strlen@plt>
  40a7cc:	mov	x22, x0
  40a7d0:	cbz	x24, 40a7ec <__fxstatat@plt+0x76fc>
  40a7d4:	add	x8, x23, x21
  40a7d8:	ldurb	w8, [x8, #-1]
  40a7dc:	cmp	w8, #0x2f
  40a7e0:	b.ne	40a800 <__fxstatat@plt+0x7710>  // b.any
  40a7e4:	mov	w25, wzr
  40a7e8:	b	40a810 <__fxstatat@plt+0x7720>
  40a7ec:	ldrb	w8, [x19]
  40a7f0:	cmp	w8, #0x2f
  40a7f4:	mov	w8, #0x2e                  	// #46
  40a7f8:	csel	w25, w8, wzr, eq  // eq = none
  40a7fc:	b	40a810 <__fxstatat@plt+0x7720>
  40a800:	ldrb	w8, [x19]
  40a804:	cmp	w8, #0x2f
  40a808:	mov	w8, #0x2f                  	// #47
  40a80c:	csel	w25, wzr, w8, eq  // eq = none
  40a810:	cmp	w25, #0x0
  40a814:	add	x8, x22, x23
  40a818:	cinc	x8, x8, ne  // ne = any
  40a81c:	add	x0, x8, #0x1
  40a820:	cset	w26, ne  // ne = any
  40a824:	bl	402b00 <malloc@plt>
  40a828:	mov	x24, x0
  40a82c:	cbz	x0, 40a868 <__fxstatat@plt+0x7778>
  40a830:	mov	x3, #0xffffffffffffffff    	// #-1
  40a834:	mov	x0, x24
  40a838:	mov	x1, x21
  40a83c:	mov	x2, x23
  40a840:	bl	402f60 <__mempcpy_chk@plt>
  40a844:	strb	w25, [x0]
  40a848:	add	x0, x0, x26
  40a84c:	cbz	x20, 40a854 <__fxstatat@plt+0x7764>
  40a850:	str	x0, [x20]
  40a854:	mov	x3, #0xffffffffffffffff    	// #-1
  40a858:	mov	x1, x19
  40a85c:	mov	x2, x22
  40a860:	bl	402f60 <__mempcpy_chk@plt>
  40a864:	strb	wzr, [x0]
  40a868:	mov	x0, x24
  40a86c:	ldp	x20, x19, [sp, #64]
  40a870:	ldp	x22, x21, [sp, #48]
  40a874:	ldp	x24, x23, [sp, #32]
  40a878:	ldp	x26, x25, [sp, #16]
  40a87c:	ldp	x29, x30, [sp], #80
  40a880:	ret
  40a884:	stp	x29, x30, [sp, #-48]!
  40a888:	stp	x22, x21, [sp, #16]
  40a88c:	stp	x20, x19, [sp, #32]
  40a890:	mov	x29, sp
  40a894:	cbz	x2, 40a8d8 <__fxstatat@plt+0x77e8>
  40a898:	mov	x20, x2
  40a89c:	mov	x21, x1
  40a8a0:	mov	w22, w0
  40a8a4:	mov	x19, xzr
  40a8a8:	mov	w0, w22
  40a8ac:	mov	x1, x21
  40a8b0:	mov	x2, x20
  40a8b4:	bl	40da68 <__fxstatat@plt+0xa978>
  40a8b8:	cmn	x0, #0x1
  40a8bc:	b.eq	40a8ec <__fxstatat@plt+0x77fc>  // b.none
  40a8c0:	cbz	x0, 40a8e0 <__fxstatat@plt+0x77f0>
  40a8c4:	add	x19, x0, x19
  40a8c8:	subs	x20, x20, x0
  40a8cc:	add	x21, x21, x0
  40a8d0:	b.ne	40a8a8 <__fxstatat@plt+0x77b8>  // b.any
  40a8d4:	b	40a8ec <__fxstatat@plt+0x77fc>
  40a8d8:	mov	x19, xzr
  40a8dc:	b	40a8ec <__fxstatat@plt+0x77fc>
  40a8e0:	bl	403040 <__errno_location@plt>
  40a8e4:	mov	w8, #0x1c                  	// #28
  40a8e8:	str	w8, [x0]
  40a8ec:	mov	x0, x19
  40a8f0:	ldp	x20, x19, [sp, #32]
  40a8f4:	ldp	x22, x21, [sp, #16]
  40a8f8:	ldp	x29, x30, [sp], #48
  40a8fc:	ret
  40a900:	ldr	x0, [x0, #16]
  40a904:	ret
  40a908:	ldr	x0, [x0, #24]
  40a90c:	ret
  40a910:	ldr	x0, [x0, #32]
  40a914:	ret
  40a918:	ldp	x8, x9, [x0]
  40a91c:	cmp	x8, x9
  40a920:	b.cs	40a960 <__fxstatat@plt+0x7870>  // b.hs, b.nlast
  40a924:	mov	x0, xzr
  40a928:	b	40a938 <__fxstatat@plt+0x7848>
  40a92c:	add	x8, x8, #0x10
  40a930:	cmp	x8, x9
  40a934:	b.cs	40a964 <__fxstatat@plt+0x7874>  // b.hs, b.nlast
  40a938:	ldr	x10, [x8]
  40a93c:	cbz	x10, 40a92c <__fxstatat@plt+0x783c>
  40a940:	mov	x10, xzr
  40a944:	mov	x11, x8
  40a948:	ldr	x11, [x11, #8]
  40a94c:	add	x10, x10, #0x1
  40a950:	cbnz	x11, 40a948 <__fxstatat@plt+0x7858>
  40a954:	cmp	x10, x0
  40a958:	csel	x0, x10, x0, hi  // hi = pmore
  40a95c:	b	40a92c <__fxstatat@plt+0x783c>
  40a960:	mov	x0, xzr
  40a964:	ret
  40a968:	ldp	x9, x10, [x0]
  40a96c:	cmp	x9, x10
  40a970:	b.cs	40a9ac <__fxstatat@plt+0x78bc>  // b.hs, b.nlast
  40a974:	mov	x8, xzr
  40a978:	mov	x11, xzr
  40a97c:	b	40a98c <__fxstatat@plt+0x789c>
  40a980:	add	x9, x9, #0x10
  40a984:	cmp	x9, x10
  40a988:	b.cs	40a9b4 <__fxstatat@plt+0x78c4>  // b.hs, b.nlast
  40a98c:	ldr	x12, [x9]
  40a990:	cbz	x12, 40a980 <__fxstatat@plt+0x7890>
  40a994:	mov	x12, x9
  40a998:	ldr	x12, [x12, #8]
  40a99c:	add	x8, x8, #0x1
  40a9a0:	cbnz	x12, 40a998 <__fxstatat@plt+0x78a8>
  40a9a4:	add	x11, x11, #0x1
  40a9a8:	b	40a980 <__fxstatat@plt+0x7890>
  40a9ac:	mov	x11, xzr
  40a9b0:	mov	x8, xzr
  40a9b4:	ldr	x9, [x0, #24]
  40a9b8:	cmp	x11, x9
  40a9bc:	b.ne	40a9d4 <__fxstatat@plt+0x78e4>  // b.any
  40a9c0:	ldr	x9, [x0, #32]
  40a9c4:	cmp	x8, x9
  40a9c8:	b.ne	40a9d4 <__fxstatat@plt+0x78e4>  // b.any
  40a9cc:	mov	w0, #0x1                   	// #1
  40a9d0:	ret
  40a9d4:	mov	w0, wzr
  40a9d8:	ret
  40a9dc:	stp	x29, x30, [sp, #-48]!
  40a9e0:	stp	x22, x21, [sp, #16]
  40a9e4:	stp	x20, x19, [sp, #32]
  40a9e8:	ldp	x8, x9, [x0]
  40a9ec:	ldp	x20, x3, [x0, #24]
  40a9f0:	ldr	x22, [x0, #16]
  40a9f4:	mov	x19, x1
  40a9f8:	cmp	x8, x9
  40a9fc:	mov	x21, xzr
  40aa00:	mov	x29, sp
  40aa04:	b.cc	40aa94 <__fxstatat@plt+0x79a4>  // b.lo, b.ul, b.last
  40aa08:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40aa0c:	add	x2, x2, #0xcc2
  40aa10:	mov	w1, #0x1                   	// #1
  40aa14:	mov	x0, x19
  40aa18:	bl	402d90 <__fprintf_chk@plt>
  40aa1c:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40aa20:	add	x2, x2, #0xcda
  40aa24:	mov	w1, #0x1                   	// #1
  40aa28:	mov	x0, x19
  40aa2c:	mov	x3, x22
  40aa30:	bl	402d90 <__fprintf_chk@plt>
  40aa34:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40aa38:	ucvtf	d0, x20
  40aa3c:	fmov	d1, x8
  40aa40:	fmul	d0, d0, d1
  40aa44:	ucvtf	d1, x22
  40aa48:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40aa4c:	fdiv	d0, d0, d1
  40aa50:	add	x2, x2, #0xcf2
  40aa54:	mov	w1, #0x1                   	// #1
  40aa58:	mov	x0, x19
  40aa5c:	mov	x3, x20
  40aa60:	bl	402d90 <__fprintf_chk@plt>
  40aa64:	mov	x0, x19
  40aa68:	mov	x3, x21
  40aa6c:	ldp	x20, x19, [sp, #32]
  40aa70:	ldp	x22, x21, [sp, #16]
  40aa74:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40aa78:	add	x2, x2, #0xd13
  40aa7c:	mov	w1, #0x1                   	// #1
  40aa80:	ldp	x29, x30, [sp], #48
  40aa84:	b	402d90 <__fprintf_chk@plt>
  40aa88:	add	x8, x8, #0x10
  40aa8c:	cmp	x8, x9
  40aa90:	b.cs	40aa08 <__fxstatat@plt+0x7918>  // b.hs, b.nlast
  40aa94:	ldr	x10, [x8]
  40aa98:	cbz	x10, 40aa88 <__fxstatat@plt+0x7998>
  40aa9c:	mov	x10, xzr
  40aaa0:	mov	x11, x8
  40aaa4:	ldr	x11, [x11, #8]
  40aaa8:	add	x10, x10, #0x1
  40aaac:	cbnz	x11, 40aaa4 <__fxstatat@plt+0x79b4>
  40aab0:	cmp	x10, x21
  40aab4:	csel	x21, x10, x21, hi  // hi = pmore
  40aab8:	b	40aa88 <__fxstatat@plt+0x7998>
  40aabc:	stp	x29, x30, [sp, #-48]!
  40aac0:	stp	x20, x19, [sp, #32]
  40aac4:	ldr	x8, [x0, #16]
  40aac8:	ldr	x9, [x0, #48]
  40aacc:	mov	x19, x0
  40aad0:	mov	x20, x1
  40aad4:	mov	x0, x1
  40aad8:	mov	x1, x8
  40aadc:	str	x21, [sp, #16]
  40aae0:	mov	x29, sp
  40aae4:	blr	x9
  40aae8:	ldr	x8, [x19, #16]
  40aaec:	cmp	x0, x8
  40aaf0:	b.cs	40ab74 <__fxstatat@plt+0x7a84>  // b.hs, b.nlast
  40aaf4:	ldr	x8, [x19]
  40aaf8:	add	x21, x8, x0, lsl #4
  40aafc:	ldr	x1, [x21]
  40ab00:	mov	x0, xzr
  40ab04:	cbz	x1, 40ab3c <__fxstatat@plt+0x7a4c>
  40ab08:	cbz	x8, 40ab3c <__fxstatat@plt+0x7a4c>
  40ab0c:	cmp	x1, x20
  40ab10:	b.eq	40ab38 <__fxstatat@plt+0x7a48>  // b.none
  40ab14:	ldr	x8, [x19, #56]
  40ab18:	mov	x0, x20
  40ab1c:	blr	x8
  40ab20:	tbnz	w0, #0, 40ab4c <__fxstatat@plt+0x7a5c>
  40ab24:	ldr	x21, [x21, #8]
  40ab28:	cbz	x21, 40ab60 <__fxstatat@plt+0x7a70>
  40ab2c:	ldr	x1, [x21]
  40ab30:	cmp	x1, x20
  40ab34:	b.ne	40ab14 <__fxstatat@plt+0x7a24>  // b.any
  40ab38:	mov	x0, x20
  40ab3c:	ldp	x20, x19, [sp, #32]
  40ab40:	ldr	x21, [sp, #16]
  40ab44:	ldp	x29, x30, [sp], #48
  40ab48:	ret
  40ab4c:	ldr	x0, [x21]
  40ab50:	ldp	x20, x19, [sp, #32]
  40ab54:	ldr	x21, [sp, #16]
  40ab58:	ldp	x29, x30, [sp], #48
  40ab5c:	ret
  40ab60:	mov	x0, xzr
  40ab64:	ldp	x20, x19, [sp, #32]
  40ab68:	ldr	x21, [sp, #16]
  40ab6c:	ldp	x29, x30, [sp], #48
  40ab70:	ret
  40ab74:	bl	402cf0 <abort@plt>
  40ab78:	stp	x29, x30, [sp, #-16]!
  40ab7c:	ldr	x8, [x0, #32]
  40ab80:	mov	x29, sp
  40ab84:	cbz	x8, 40aba4 <__fxstatat@plt+0x7ab4>
  40ab88:	ldp	x8, x9, [x0]
  40ab8c:	cmp	x8, x9
  40ab90:	b.cs	40abb0 <__fxstatat@plt+0x7ac0>  // b.hs, b.nlast
  40ab94:	ldr	x0, [x8], #16
  40ab98:	cbz	x0, 40ab8c <__fxstatat@plt+0x7a9c>
  40ab9c:	ldp	x29, x30, [sp], #16
  40aba0:	ret
  40aba4:	mov	x0, xzr
  40aba8:	ldp	x29, x30, [sp], #16
  40abac:	ret
  40abb0:	bl	402cf0 <abort@plt>
  40abb4:	stp	x29, x30, [sp, #-32]!
  40abb8:	stp	x20, x19, [sp, #16]
  40abbc:	ldr	x8, [x0, #16]
  40abc0:	ldr	x9, [x0, #48]
  40abc4:	mov	x19, x0
  40abc8:	mov	x20, x1
  40abcc:	mov	x0, x1
  40abd0:	mov	x1, x8
  40abd4:	mov	x29, sp
  40abd8:	blr	x9
  40abdc:	ldr	x8, [x19, #16]
  40abe0:	cmp	x0, x8
  40abe4:	b.cs	40ac48 <__fxstatat@plt+0x7b58>  // b.hs, b.nlast
  40abe8:	ldr	x8, [x19]
  40abec:	add	x9, x8, x0, lsl #4
  40abf0:	ldp	x10, x9, [x9]
  40abf4:	cmp	x10, x20
  40abf8:	b.eq	40ac04 <__fxstatat@plt+0x7b14>  // b.none
  40abfc:	cbnz	x9, 40abf0 <__fxstatat@plt+0x7b00>
  40ac00:	b	40ac18 <__fxstatat@plt+0x7b28>
  40ac04:	cbz	x9, 40ac18 <__fxstatat@plt+0x7b28>
  40ac08:	ldr	x0, [x9]
  40ac0c:	ldp	x20, x19, [sp, #16]
  40ac10:	ldp	x29, x30, [sp], #32
  40ac14:	ret
  40ac18:	ldr	x9, [x19, #8]
  40ac1c:	add	x8, x8, x0, lsl #4
  40ac20:	add	x8, x8, #0x10
  40ac24:	cmp	x8, x9
  40ac28:	b.cs	40ac38 <__fxstatat@plt+0x7b48>  // b.hs, b.nlast
  40ac2c:	ldr	x0, [x8], #16
  40ac30:	cbz	x0, 40ac24 <__fxstatat@plt+0x7b34>
  40ac34:	b	40ac0c <__fxstatat@plt+0x7b1c>
  40ac38:	mov	x0, xzr
  40ac3c:	ldp	x20, x19, [sp, #16]
  40ac40:	ldp	x29, x30, [sp], #32
  40ac44:	ret
  40ac48:	bl	402cf0 <abort@plt>
  40ac4c:	ldp	x9, x10, [x0]
  40ac50:	cmp	x9, x10
  40ac54:	b.cs	40acc0 <__fxstatat@plt+0x7bd0>  // b.hs, b.nlast
  40ac58:	mov	x11, xzr
  40ac5c:	ldr	x8, [x9]
  40ac60:	cbz	x8, 40aca4 <__fxstatat@plt+0x7bb4>
  40ac64:	cbz	x9, 40aca4 <__fxstatat@plt+0x7bb4>
  40ac68:	mov	x10, x9
  40ac6c:	cmp	x11, x2
  40ac70:	b.cs	40acc8 <__fxstatat@plt+0x7bd8>  // b.hs, b.nlast
  40ac74:	ldr	x8, [x10]
  40ac78:	str	x8, [x1, x11, lsl #3]
  40ac7c:	ldr	x10, [x10, #8]
  40ac80:	add	x8, x11, #0x1
  40ac84:	mov	x11, x8
  40ac88:	cbnz	x10, 40ac6c <__fxstatat@plt+0x7b7c>
  40ac8c:	ldr	x10, [x0, #8]
  40ac90:	add	x9, x9, #0x10
  40ac94:	cmp	x9, x10
  40ac98:	mov	x11, x8
  40ac9c:	b.cc	40ac5c <__fxstatat@plt+0x7b6c>  // b.lo, b.ul, b.last
  40aca0:	b	40acb8 <__fxstatat@plt+0x7bc8>
  40aca4:	mov	x8, x11
  40aca8:	add	x9, x9, #0x10
  40acac:	cmp	x9, x10
  40acb0:	mov	x11, x8
  40acb4:	b.cc	40ac5c <__fxstatat@plt+0x7b6c>  // b.lo, b.ul, b.last
  40acb8:	mov	x0, x8
  40acbc:	ret
  40acc0:	mov	x0, xzr
  40acc4:	ret
  40acc8:	mov	x0, x11
  40accc:	ret
  40acd0:	stp	x29, x30, [sp, #-64]!
  40acd4:	stp	x24, x23, [sp, #16]
  40acd8:	stp	x22, x21, [sp, #32]
  40acdc:	stp	x20, x19, [sp, #48]
  40ace0:	ldp	x23, x8, [x0]
  40ace4:	mov	x29, sp
  40ace8:	cmp	x23, x8
  40acec:	b.cs	40ad04 <__fxstatat@plt+0x7c14>  // b.hs, b.nlast
  40acf0:	mov	x19, x2
  40acf4:	mov	x20, x0
  40acf8:	mov	x21, x1
  40acfc:	mov	x22, xzr
  40ad00:	b	40ad1c <__fxstatat@plt+0x7c2c>
  40ad04:	mov	x22, xzr
  40ad08:	b	40ad54 <__fxstatat@plt+0x7c64>
  40ad0c:	ldr	x8, [x20, #8]
  40ad10:	add	x23, x23, #0x10
  40ad14:	cmp	x23, x8
  40ad18:	b.cs	40ad54 <__fxstatat@plt+0x7c64>  // b.hs, b.nlast
  40ad1c:	ldr	x0, [x23]
  40ad20:	cbz	x0, 40ad10 <__fxstatat@plt+0x7c20>
  40ad24:	cbz	x23, 40ad10 <__fxstatat@plt+0x7c20>
  40ad28:	mov	x1, x19
  40ad2c:	blr	x21
  40ad30:	tbz	w0, #0, 40ad54 <__fxstatat@plt+0x7c64>
  40ad34:	mov	x24, x23
  40ad38:	ldr	x24, [x24, #8]
  40ad3c:	add	x22, x22, #0x1
  40ad40:	cbz	x24, 40ad0c <__fxstatat@plt+0x7c1c>
  40ad44:	ldr	x0, [x24]
  40ad48:	mov	x1, x19
  40ad4c:	blr	x21
  40ad50:	tbnz	w0, #0, 40ad38 <__fxstatat@plt+0x7c48>
  40ad54:	mov	x0, x22
  40ad58:	ldp	x20, x19, [sp, #48]
  40ad5c:	ldp	x22, x21, [sp, #32]
  40ad60:	ldp	x24, x23, [sp, #16]
  40ad64:	ldp	x29, x30, [sp], #64
  40ad68:	ret
  40ad6c:	ldrb	w9, [x0]
  40ad70:	cbz	w9, 40ada0 <__fxstatat@plt+0x7cb0>
  40ad74:	mov	x8, x0
  40ad78:	mov	x0, xzr
  40ad7c:	add	x8, x8, #0x1
  40ad80:	lsl	x10, x0, #5
  40ad84:	sub	x10, x10, x0
  40ad88:	add	x10, x10, w9, uxtb
  40ad8c:	ldrb	w9, [x8], #1
  40ad90:	udiv	x11, x10, x1
  40ad94:	msub	x0, x11, x1, x10
  40ad98:	cbnz	w9, 40ad80 <__fxstatat@plt+0x7c90>
  40ad9c:	ret
  40ada0:	mov	x0, xzr
  40ada4:	ret
  40ada8:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40adac:	add	x8, x8, #0xd2c
  40adb0:	ldr	w9, [x8, #16]
  40adb4:	ldr	q0, [x8]
  40adb8:	str	w9, [x0, #16]
  40adbc:	str	q0, [x0]
  40adc0:	ret
  40adc4:	stp	x29, x30, [sp, #-64]!
  40adc8:	adrp	x8, 40a000 <__fxstatat@plt+0x6f10>
  40adcc:	add	x8, x8, #0xfac
  40add0:	cmp	x2, #0x0
  40add4:	adrp	x9, 40a000 <__fxstatat@plt+0x6f10>
  40add8:	stp	x24, x23, [sp, #16]
  40addc:	stp	x22, x21, [sp, #32]
  40ade0:	mov	x21, x0
  40ade4:	add	x9, x9, #0xfbc
  40ade8:	csel	x23, x8, x2, eq  // eq = none
  40adec:	cmp	x3, #0x0
  40adf0:	mov	w0, #0x50                  	// #80
  40adf4:	stp	x20, x19, [sp, #48]
  40adf8:	mov	x29, sp
  40adfc:	mov	x19, x4
  40ae00:	mov	x22, x1
  40ae04:	csel	x24, x9, x3, eq  // eq = none
  40ae08:	bl	402b00 <malloc@plt>
  40ae0c:	mov	x20, x0
  40ae10:	cbz	x0, 40af94 <__fxstatat@plt+0x7ea4>
  40ae14:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40ae18:	add	x9, x9, #0xd2c
  40ae1c:	cmp	x22, #0x0
  40ae20:	csel	x8, x9, x22, eq  // eq = none
  40ae24:	cmp	x8, x9
  40ae28:	str	x8, [x20, #40]
  40ae2c:	b.eq	40aeb0 <__fxstatat@plt+0x7dc0>  // b.none
  40ae30:	ldr	s0, [x8, #8]
  40ae34:	mov	w9, #0xcccd                	// #52429
  40ae38:	movk	w9, #0x3dcc, lsl #16
  40ae3c:	fmov	s1, w9
  40ae40:	fcmp	s0, s1
  40ae44:	b.le	40af88 <__fxstatat@plt+0x7e98>
  40ae48:	mov	w9, #0x6666                	// #26214
  40ae4c:	movk	w9, #0x3f66, lsl #16
  40ae50:	fmov	s1, w9
  40ae54:	fcmp	s0, s1
  40ae58:	b.pl	40af88 <__fxstatat@plt+0x7e98>  // b.nfrst
  40ae5c:	ldr	s1, [x8, #12]
  40ae60:	mov	w9, #0xcccd                	// #52429
  40ae64:	movk	w9, #0x3f8c, lsl #16
  40ae68:	fmov	s2, w9
  40ae6c:	fcmp	s1, s2
  40ae70:	b.le	40af88 <__fxstatat@plt+0x7e98>
  40ae74:	ldr	s1, [x8]
  40ae78:	fcmp	s1, #0.0
  40ae7c:	b.lt	40af88 <__fxstatat@plt+0x7e98>  // b.tstop
  40ae80:	mov	w9, #0xcccd                	// #52429
  40ae84:	movk	w9, #0x3dcc, lsl #16
  40ae88:	fmov	s2, w9
  40ae8c:	fadd	s1, s1, s2
  40ae90:	fcmp	s1, s0
  40ae94:	b.pl	40af88 <__fxstatat@plt+0x7e98>  // b.nfrst
  40ae98:	ldr	s0, [x8, #4]
  40ae9c:	fmov	s2, #1.000000000000000000e+00
  40aea0:	fcmp	s0, s2
  40aea4:	b.hi	40af88 <__fxstatat@plt+0x7e98>  // b.pmore
  40aea8:	fcmp	s1, s0
  40aeac:	b.pl	40af88 <__fxstatat@plt+0x7e98>  // b.nfrst
  40aeb0:	ldrb	w9, [x8, #16]
  40aeb4:	cbnz	w9, 40aed8 <__fxstatat@plt+0x7de8>
  40aeb8:	ldr	s0, [x8, #8]
  40aebc:	ucvtf	s1, x21
  40aec0:	mov	w8, #0x5f800000            	// #1602224128
  40aec4:	fdiv	s0, s1, s0
  40aec8:	fmov	s1, w8
  40aecc:	fcmp	s0, s1
  40aed0:	b.ge	40af88 <__fxstatat@plt+0x7e98>  // b.tcont
  40aed4:	fcvtzu	x21, s0
  40aed8:	cmp	x21, #0xa
  40aedc:	mov	w8, #0xa                   	// #10
  40aee0:	csel	x8, x21, x8, hi  // hi = pmore
  40aee4:	orr	x21, x8, #0x1
  40aee8:	cmn	x21, #0x1
  40aeec:	b.eq	40af88 <__fxstatat@plt+0x7e98>  // b.none
  40aef0:	cmp	x21, #0xa
  40aef4:	b.cc	40af2c <__fxstatat@plt+0x7e3c>  // b.lo, b.ul, b.last
  40aef8:	mov	w9, #0xc                   	// #12
  40aefc:	mov	w10, #0x9                   	// #9
  40af00:	mov	w8, #0x3                   	// #3
  40af04:	udiv	x11, x21, x8
  40af08:	msub	x11, x11, x8, x21
  40af0c:	cbz	x11, 40af30 <__fxstatat@plt+0x7e40>
  40af10:	add	x10, x10, x9
  40af14:	add	x10, x10, #0x4
  40af18:	add	x8, x8, #0x2
  40af1c:	cmp	x10, x21
  40af20:	add	x9, x9, #0x8
  40af24:	b.cc	40af04 <__fxstatat@plt+0x7e14>  // b.lo, b.ul, b.last
  40af28:	b	40af30 <__fxstatat@plt+0x7e40>
  40af2c:	mov	w8, #0x3                   	// #3
  40af30:	udiv	x9, x21, x8
  40af34:	msub	x8, x9, x8, x21
  40af38:	cbnz	x8, 40af4c <__fxstatat@plt+0x7e5c>
  40af3c:	add	x21, x21, #0x2
  40af40:	cmn	x21, #0x1
  40af44:	b.ne	40aef0 <__fxstatat@plt+0x7e00>  // b.any
  40af48:	b	40af88 <__fxstatat@plt+0x7e98>
  40af4c:	lsr	x8, x21, #60
  40af50:	cbnz	x8, 40af88 <__fxstatat@plt+0x7e98>
  40af54:	str	x21, [x20, #16]
  40af58:	cbz	x21, 40af88 <__fxstatat@plt+0x7e98>
  40af5c:	mov	w1, #0x10                  	// #16
  40af60:	mov	x0, x21
  40af64:	bl	40ff48 <__fxstatat@plt+0xce58>
  40af68:	str	x0, [x20]
  40af6c:	cbz	x0, 40af88 <__fxstatat@plt+0x7e98>
  40af70:	add	x8, x0, x21, lsl #4
  40af74:	stp	xzr, xzr, [x20, #24]
  40af78:	stp	x23, x24, [x20, #48]
  40af7c:	str	x8, [x20, #8]
  40af80:	stp	x19, xzr, [x20, #64]
  40af84:	b	40af94 <__fxstatat@plt+0x7ea4>
  40af88:	mov	x0, x20
  40af8c:	bl	402e10 <free@plt>
  40af90:	mov	x20, xzr
  40af94:	mov	x0, x20
  40af98:	ldp	x20, x19, [sp, #48]
  40af9c:	ldp	x22, x21, [sp, #32]
  40afa0:	ldp	x24, x23, [sp, #16]
  40afa4:	ldp	x29, x30, [sp], #64
  40afa8:	ret
  40afac:	ror	x8, x0, #3
  40afb0:	udiv	x9, x8, x1
  40afb4:	msub	x0, x9, x1, x8
  40afb8:	ret
  40afbc:	cmp	x0, x1
  40afc0:	cset	w0, eq  // eq = none
  40afc4:	ret
  40afc8:	stp	x29, x30, [sp, #-48]!
  40afcc:	str	x21, [sp, #16]
  40afd0:	stp	x20, x19, [sp, #32]
  40afd4:	ldp	x20, x8, [x0]
  40afd8:	mov	x19, x0
  40afdc:	mov	x29, sp
  40afe0:	b	40aff0 <__fxstatat@plt+0x7f00>
  40afe4:	stp	xzr, xzr, [x20]
  40afe8:	ldr	x8, [x19, #8]
  40afec:	add	x20, x20, #0x10
  40aff0:	cmp	x20, x8
  40aff4:	b.cs	40b05c <__fxstatat@plt+0x7f6c>  // b.hs, b.nlast
  40aff8:	ldr	x9, [x20]
  40affc:	cbz	x9, 40afec <__fxstatat@plt+0x7efc>
  40b000:	ldr	x8, [x19, #64]
  40b004:	ldr	x21, [x20, #8]
  40b008:	cmp	x8, #0x0
  40b00c:	cset	w9, ne  // ne = any
  40b010:	cbnz	x21, 40b048 <__fxstatat@plt+0x7f58>
  40b014:	cbz	w9, 40afe4 <__fxstatat@plt+0x7ef4>
  40b018:	ldr	x0, [x20]
  40b01c:	blr	x8
  40b020:	b	40afe4 <__fxstatat@plt+0x7ef4>
  40b024:	str	xzr, [x21]
  40b028:	ldr	x9, [x19, #72]
  40b02c:	ldr	x10, [x21, #8]
  40b030:	cmp	x8, #0x0
  40b034:	str	x9, [x21, #8]
  40b038:	str	x21, [x19, #72]
  40b03c:	cset	w9, ne  // ne = any
  40b040:	mov	x21, x10
  40b044:	cbz	x10, 40b014 <__fxstatat@plt+0x7f24>
  40b048:	tbz	w9, #0, 40b024 <__fxstatat@plt+0x7f34>
  40b04c:	ldr	x0, [x21]
  40b050:	blr	x8
  40b054:	ldr	x8, [x19, #64]
  40b058:	b	40b024 <__fxstatat@plt+0x7f34>
  40b05c:	stp	xzr, xzr, [x19, #24]
  40b060:	ldp	x20, x19, [sp, #32]
  40b064:	ldr	x21, [sp, #16]
  40b068:	ldp	x29, x30, [sp], #48
  40b06c:	ret
  40b070:	stp	x29, x30, [sp, #-48]!
  40b074:	stp	x20, x19, [sp, #32]
  40b078:	ldr	x8, [x0, #64]
  40b07c:	mov	x19, x0
  40b080:	str	x21, [sp, #16]
  40b084:	mov	x29, sp
  40b088:	cbz	x8, 40b0e0 <__fxstatat@plt+0x7ff0>
  40b08c:	ldr	x8, [x19, #32]
  40b090:	cbz	x8, 40b0e0 <__fxstatat@plt+0x7ff0>
  40b094:	ldp	x20, x8, [x19]
  40b098:	b	40b0a4 <__fxstatat@plt+0x7fb4>
  40b09c:	ldr	x8, [x19, #8]
  40b0a0:	add	x20, x20, #0x10
  40b0a4:	cmp	x20, x8
  40b0a8:	b.cs	40b0e0 <__fxstatat@plt+0x7ff0>  // b.hs, b.nlast
  40b0ac:	ldr	x0, [x20]
  40b0b0:	cbz	x0, 40b0a0 <__fxstatat@plt+0x7fb0>
  40b0b4:	cbz	x20, 40b0a0 <__fxstatat@plt+0x7fb0>
  40b0b8:	ldr	x8, [x19, #64]
  40b0bc:	blr	x8
  40b0c0:	ldr	x21, [x20, #8]
  40b0c4:	cbz	x21, 40b09c <__fxstatat@plt+0x7fac>
  40b0c8:	ldr	x0, [x21]
  40b0cc:	ldr	x8, [x19, #64]
  40b0d0:	blr	x8
  40b0d4:	ldr	x21, [x21, #8]
  40b0d8:	cbnz	x21, 40b0c8 <__fxstatat@plt+0x7fd8>
  40b0dc:	b	40b09c <__fxstatat@plt+0x7fac>
  40b0e0:	ldp	x20, x8, [x19]
  40b0e4:	b	40b0ec <__fxstatat@plt+0x7ffc>
  40b0e8:	add	x20, x20, #0x10
  40b0ec:	cmp	x20, x8
  40b0f0:	b.cs	40b114 <__fxstatat@plt+0x8024>  // b.hs, b.nlast
  40b0f4:	ldr	x0, [x20, #8]
  40b0f8:	cbz	x0, 40b0e8 <__fxstatat@plt+0x7ff8>
  40b0fc:	ldr	x21, [x0, #8]
  40b100:	bl	402e10 <free@plt>
  40b104:	mov	x0, x21
  40b108:	cbnz	x21, 40b0fc <__fxstatat@plt+0x800c>
  40b10c:	ldr	x8, [x19, #8]
  40b110:	b	40b0e8 <__fxstatat@plt+0x7ff8>
  40b114:	ldr	x0, [x19, #72]
  40b118:	cbz	x0, 40b12c <__fxstatat@plt+0x803c>
  40b11c:	ldr	x20, [x0, #8]
  40b120:	bl	402e10 <free@plt>
  40b124:	mov	x0, x20
  40b128:	cbnz	x20, 40b11c <__fxstatat@plt+0x802c>
  40b12c:	ldr	x0, [x19]
  40b130:	bl	402e10 <free@plt>
  40b134:	mov	x0, x19
  40b138:	ldp	x20, x19, [sp, #32]
  40b13c:	ldr	x21, [sp, #16]
  40b140:	ldp	x29, x30, [sp], #48
  40b144:	b	402e10 <free@plt>
  40b148:	sub	sp, sp, #0x90
  40b14c:	stp	x29, x30, [sp, #80]
  40b150:	stp	x24, x23, [sp, #96]
  40b154:	stp	x22, x21, [sp, #112]
  40b158:	stp	x20, x19, [sp, #128]
  40b15c:	ldr	x8, [x0, #40]
  40b160:	mov	x19, x0
  40b164:	add	x29, sp, #0x50
  40b168:	ldrb	w9, [x8, #16]
  40b16c:	cbnz	w9, 40b190 <__fxstatat@plt+0x80a0>
  40b170:	ldr	s0, [x8, #8]
  40b174:	ucvtf	s1, x1
  40b178:	mov	w8, #0x5f800000            	// #1602224128
  40b17c:	fdiv	s0, s1, s0
  40b180:	fmov	s1, w8
  40b184:	fcmp	s0, s1
  40b188:	b.ge	40b214 <__fxstatat@plt+0x8124>  // b.tcont
  40b18c:	fcvtzu	x1, s0
  40b190:	cmp	x1, #0xa
  40b194:	mov	w8, #0xa                   	// #10
  40b198:	csel	x8, x1, x8, hi  // hi = pmore
  40b19c:	orr	x20, x8, #0x1
  40b1a0:	cmn	x20, #0x1
  40b1a4:	b.eq	40b214 <__fxstatat@plt+0x8124>  // b.none
  40b1a8:	cmp	x20, #0xa
  40b1ac:	b.cc	40b1e4 <__fxstatat@plt+0x80f4>  // b.lo, b.ul, b.last
  40b1b0:	mov	w9, #0xc                   	// #12
  40b1b4:	mov	w10, #0x9                   	// #9
  40b1b8:	mov	w8, #0x3                   	// #3
  40b1bc:	udiv	x11, x20, x8
  40b1c0:	msub	x11, x11, x8, x20
  40b1c4:	cbz	x11, 40b1e8 <__fxstatat@plt+0x80f8>
  40b1c8:	add	x10, x10, x9
  40b1cc:	add	x10, x10, #0x4
  40b1d0:	add	x8, x8, #0x2
  40b1d4:	cmp	x10, x20
  40b1d8:	add	x9, x9, #0x8
  40b1dc:	b.cc	40b1bc <__fxstatat@plt+0x80cc>  // b.lo, b.ul, b.last
  40b1e0:	b	40b1e8 <__fxstatat@plt+0x80f8>
  40b1e4:	mov	w8, #0x3                   	// #3
  40b1e8:	udiv	x9, x20, x8
  40b1ec:	msub	x8, x9, x8, x20
  40b1f0:	cbnz	x8, 40b204 <__fxstatat@plt+0x8114>
  40b1f4:	add	x20, x20, #0x2
  40b1f8:	cmn	x20, #0x1
  40b1fc:	b.ne	40b1a8 <__fxstatat@plt+0x80b8>  // b.any
  40b200:	b	40b214 <__fxstatat@plt+0x8124>
  40b204:	sub	x8, x20, #0x1
  40b208:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  40b20c:	cmp	x8, x9
  40b210:	b.ls	40b230 <__fxstatat@plt+0x8140>  // b.plast
  40b214:	mov	w0, wzr
  40b218:	ldp	x20, x19, [sp, #128]
  40b21c:	ldp	x22, x21, [sp, #112]
  40b220:	ldp	x24, x23, [sp, #96]
  40b224:	ldp	x29, x30, [sp, #80]
  40b228:	add	sp, sp, #0x90
  40b22c:	ret
  40b230:	ldr	x8, [x19, #16]
  40b234:	cmp	x20, x8
  40b238:	b.ne	40b244 <__fxstatat@plt+0x8154>  // b.any
  40b23c:	mov	w0, #0x1                   	// #1
  40b240:	b	40b218 <__fxstatat@plt+0x8128>
  40b244:	mov	w1, #0x10                  	// #16
  40b248:	mov	x0, x20
  40b24c:	bl	40ff48 <__fxstatat@plt+0xce58>
  40b250:	str	x0, [sp]
  40b254:	cbz	x0, 40b218 <__fxstatat@plt+0x8128>
  40b258:	add	x8, x0, x20, lsl #4
  40b25c:	stp	x8, x20, [sp, #8]
  40b260:	stp	xzr, xzr, [sp, #24]
  40b264:	ldur	q0, [x19, #40]
  40b268:	mov	x21, x19
  40b26c:	mov	x0, sp
  40b270:	mov	x1, x19
  40b274:	stur	q0, [sp, #40]
  40b278:	ldur	q0, [x19, #56]
  40b27c:	mov	w2, wzr
  40b280:	stur	q0, [sp, #56]
  40b284:	ldr	x8, [x21, #72]!
  40b288:	str	x8, [sp, #72]
  40b28c:	bl	40b37c <__fxstatat@plt+0x828c>
  40b290:	tbz	w0, #0, 40b2bc <__fxstatat@plt+0x81cc>
  40b294:	ldr	x0, [x19]
  40b298:	bl	402e10 <free@plt>
  40b29c:	ldr	q0, [sp]
  40b2a0:	mov	w0, #0x1                   	// #1
  40b2a4:	str	q0, [x19]
  40b2a8:	ldr	q0, [sp, #16]
  40b2ac:	str	q0, [x19, #16]
  40b2b0:	ldr	x8, [sp, #72]
  40b2b4:	str	x8, [x19, #72]
  40b2b8:	b	40b218 <__fxstatat@plt+0x8128>
  40b2bc:	ldr	x8, [sp, #72]
  40b2c0:	str	x8, [x21]
  40b2c4:	ldp	x22, x23, [sp]
  40b2c8:	b	40b2d4 <__fxstatat@plt+0x81e4>
  40b2cc:	str	xzr, [x22, #8]
  40b2d0:	add	x22, x22, #0x10
  40b2d4:	cmp	x22, x23
  40b2d8:	b.cs	40b358 <__fxstatat@plt+0x8268>  // b.hs, b.nlast
  40b2dc:	ldr	x8, [x22]
  40b2e0:	cbz	x8, 40b2d0 <__fxstatat@plt+0x81e0>
  40b2e4:	ldr	x24, [x22, #8]
  40b2e8:	cbz	x24, 40b2cc <__fxstatat@plt+0x81dc>
  40b2ec:	ldr	x1, [x19, #16]
  40b2f0:	b	40b320 <__fxstatat@plt+0x8230>
  40b2f4:	str	x20, [x9]
  40b2f8:	ldr	x9, [x19, #24]
  40b2fc:	add	x9, x9, #0x1
  40b300:	str	x9, [x19, #24]
  40b304:	mov	x9, x21
  40b308:	str	xzr, [x24]
  40b30c:	ldr	x10, [x9]
  40b310:	str	x10, [x24, #8]
  40b314:	str	x24, [x9]
  40b318:	mov	x24, x8
  40b31c:	cbz	x8, 40b2cc <__fxstatat@plt+0x81dc>
  40b320:	ldr	x20, [x24]
  40b324:	ldr	x8, [x19, #48]
  40b328:	mov	x0, x20
  40b32c:	blr	x8
  40b330:	ldr	x1, [x19, #16]
  40b334:	cmp	x0, x1
  40b338:	b.cs	40b378 <__fxstatat@plt+0x8288>  // b.hs, b.nlast
  40b33c:	ldr	x8, [x19]
  40b340:	add	x9, x8, x0, lsl #4
  40b344:	ldr	x10, [x9]
  40b348:	ldr	x8, [x24, #8]
  40b34c:	cbz	x10, 40b2f4 <__fxstatat@plt+0x8204>
  40b350:	add	x9, x9, #0x8
  40b354:	b	40b30c <__fxstatat@plt+0x821c>
  40b358:	mov	x1, sp
  40b35c:	mov	x0, x19
  40b360:	mov	w2, wzr
  40b364:	bl	40b37c <__fxstatat@plt+0x828c>
  40b368:	tbz	w0, #0, 40b378 <__fxstatat@plt+0x8288>
  40b36c:	ldr	x0, [sp]
  40b370:	bl	402e10 <free@plt>
  40b374:	b	40b214 <__fxstatat@plt+0x8124>
  40b378:	bl	402cf0 <abort@plt>
  40b37c:	stp	x29, x30, [sp, #-80]!
  40b380:	str	x25, [sp, #16]
  40b384:	stp	x24, x23, [sp, #32]
  40b388:	stp	x22, x21, [sp, #48]
  40b38c:	stp	x20, x19, [sp, #64]
  40b390:	ldp	x23, x8, [x1]
  40b394:	mov	x29, sp
  40b398:	cmp	x23, x8
  40b39c:	b.cs	40b55c <__fxstatat@plt+0x846c>  // b.hs, b.nlast
  40b3a0:	mov	x19, x1
  40b3a4:	mov	x20, x0
  40b3a8:	add	x24, x0, #0x48
  40b3ac:	tbz	w2, #0, 40b474 <__fxstatat@plt+0x8384>
  40b3b0:	b	40b3c8 <__fxstatat@plt+0x82d8>
  40b3b4:	ldr	x8, [x19, #8]
  40b3b8:	str	xzr, [x23, #8]
  40b3bc:	add	x23, x23, #0x10
  40b3c0:	cmp	x23, x8
  40b3c4:	b.cs	40b55c <__fxstatat@plt+0x846c>  // b.hs, b.nlast
  40b3c8:	ldr	x9, [x23]
  40b3cc:	cbz	x9, 40b3bc <__fxstatat@plt+0x82cc>
  40b3d0:	ldr	x22, [x23, #8]
  40b3d4:	cbz	x22, 40b3b8 <__fxstatat@plt+0x82c8>
  40b3d8:	ldr	x1, [x20, #16]
  40b3dc:	b	40b40c <__fxstatat@plt+0x831c>
  40b3e0:	str	x21, [x9]
  40b3e4:	ldr	x9, [x20, #24]
  40b3e8:	add	x9, x9, #0x1
  40b3ec:	str	x9, [x20, #24]
  40b3f0:	mov	x9, x24
  40b3f4:	str	xzr, [x22]
  40b3f8:	ldr	x10, [x9]
  40b3fc:	str	x10, [x22, #8]
  40b400:	str	x22, [x9]
  40b404:	mov	x22, x8
  40b408:	cbz	x8, 40b3b4 <__fxstatat@plt+0x82c4>
  40b40c:	ldr	x21, [x22]
  40b410:	ldr	x8, [x20, #48]
  40b414:	mov	x0, x21
  40b418:	blr	x8
  40b41c:	ldr	x1, [x20, #16]
  40b420:	cmp	x0, x1
  40b424:	b.cs	40b578 <__fxstatat@plt+0x8488>  // b.hs, b.nlast
  40b428:	ldr	x8, [x20]
  40b42c:	add	x9, x8, x0, lsl #4
  40b430:	ldr	x10, [x9]
  40b434:	ldr	x8, [x22, #8]
  40b438:	cbz	x10, 40b3e0 <__fxstatat@plt+0x82f0>
  40b43c:	add	x9, x9, #0x8
  40b440:	b	40b3f8 <__fxstatat@plt+0x8308>
  40b444:	str	x21, [x8]
  40b448:	ldr	x8, [x20, #24]
  40b44c:	add	x8, x8, #0x1
  40b450:	str	x8, [x20, #24]
  40b454:	str	xzr, [x23]
  40b458:	ldr	x9, [x19, #24]
  40b45c:	ldr	x8, [x19, #8]
  40b460:	sub	x9, x9, #0x1
  40b464:	str	x9, [x19, #24]
  40b468:	add	x23, x23, #0x10
  40b46c:	cmp	x23, x8
  40b470:	b.cs	40b55c <__fxstatat@plt+0x846c>  // b.hs, b.nlast
  40b474:	ldr	x21, [x23]
  40b478:	cbz	x21, 40b468 <__fxstatat@plt+0x8378>
  40b47c:	ldr	x22, [x23, #8]
  40b480:	ldr	x1, [x20, #16]
  40b484:	cbnz	x22, 40b4a4 <__fxstatat@plt+0x83b4>
  40b488:	b	40b4f4 <__fxstatat@plt+0x8404>
  40b48c:	add	x9, x9, #0x8
  40b490:	ldr	x10, [x9]
  40b494:	str	x10, [x22, #8]
  40b498:	str	x22, [x9]
  40b49c:	mov	x22, x8
  40b4a0:	cbz	x8, 40b4f0 <__fxstatat@plt+0x8400>
  40b4a4:	ldr	x21, [x22]
  40b4a8:	ldr	x8, [x20, #48]
  40b4ac:	mov	x0, x21
  40b4b0:	blr	x8
  40b4b4:	ldr	x1, [x20, #16]
  40b4b8:	cmp	x0, x1
  40b4bc:	b.cs	40b578 <__fxstatat@plt+0x8488>  // b.hs, b.nlast
  40b4c0:	ldr	x8, [x20]
  40b4c4:	add	x9, x8, x0, lsl #4
  40b4c8:	ldr	x10, [x9]
  40b4cc:	ldr	x8, [x22, #8]
  40b4d0:	cbnz	x10, 40b48c <__fxstatat@plt+0x839c>
  40b4d4:	str	x21, [x9]
  40b4d8:	ldr	x9, [x20, #24]
  40b4dc:	add	x9, x9, #0x1
  40b4e0:	str	x9, [x20, #24]
  40b4e4:	mov	x9, x24
  40b4e8:	str	xzr, [x22]
  40b4ec:	b	40b490 <__fxstatat@plt+0x83a0>
  40b4f0:	ldr	x21, [x23]
  40b4f4:	str	xzr, [x23, #8]
  40b4f8:	ldr	x8, [x20, #48]
  40b4fc:	mov	x0, x21
  40b500:	blr	x8
  40b504:	ldr	x8, [x20, #16]
  40b508:	cmp	x0, x8
  40b50c:	b.cs	40b578 <__fxstatat@plt+0x8488>  // b.hs, b.nlast
  40b510:	ldr	x25, [x20]
  40b514:	mov	x22, x0
  40b518:	add	x8, x25, x0, lsl #4
  40b51c:	ldr	x9, [x8]
  40b520:	cbz	x9, 40b444 <__fxstatat@plt+0x8354>
  40b524:	ldr	x0, [x24]
  40b528:	cbz	x0, 40b538 <__fxstatat@plt+0x8448>
  40b52c:	ldr	x8, [x0, #8]
  40b530:	str	x8, [x24]
  40b534:	b	40b544 <__fxstatat@plt+0x8454>
  40b538:	mov	w0, #0x10                  	// #16
  40b53c:	bl	402b00 <malloc@plt>
  40b540:	cbz	x0, 40b560 <__fxstatat@plt+0x8470>
  40b544:	str	x21, [x0]
  40b548:	add	x8, x25, x22, lsl #4
  40b54c:	ldr	x9, [x8, #8]
  40b550:	str	x9, [x0, #8]
  40b554:	str	x0, [x8, #8]
  40b558:	b	40b454 <__fxstatat@plt+0x8364>
  40b55c:	mov	w0, #0x1                   	// #1
  40b560:	ldp	x20, x19, [sp, #64]
  40b564:	ldp	x22, x21, [sp, #48]
  40b568:	ldp	x24, x23, [sp, #32]
  40b56c:	ldr	x25, [sp, #16]
  40b570:	ldp	x29, x30, [sp], #80
  40b574:	ret
  40b578:	bl	402cf0 <abort@plt>
  40b57c:	stp	x29, x30, [sp, #-80]!
  40b580:	str	x25, [sp, #16]
  40b584:	stp	x24, x23, [sp, #32]
  40b588:	stp	x22, x21, [sp, #48]
  40b58c:	stp	x20, x19, [sp, #64]
  40b590:	mov	x29, sp
  40b594:	cbz	x1, 40b860 <__fxstatat@plt+0x8770>
  40b598:	mov	x20, x1
  40b59c:	ldr	x8, [x0, #48]
  40b5a0:	ldr	x1, [x0, #16]
  40b5a4:	mov	x19, x0
  40b5a8:	mov	x0, x20
  40b5ac:	mov	x21, x2
  40b5b0:	blr	x8
  40b5b4:	ldr	x8, [x19, #16]
  40b5b8:	cmp	x0, x8
  40b5bc:	b.cs	40b860 <__fxstatat@plt+0x8770>  // b.hs, b.nlast
  40b5c0:	ldr	x25, [x19]
  40b5c4:	mov	x22, x0
  40b5c8:	add	x23, x25, x0, lsl #4
  40b5cc:	ldr	x1, [x23]
  40b5d0:	cbz	x1, 40b5f8 <__fxstatat@plt+0x8508>
  40b5d4:	cmp	x1, x20
  40b5d8:	b.eq	40b76c <__fxstatat@plt+0x867c>  // b.none
  40b5dc:	ldr	x8, [x19, #56]
  40b5e0:	mov	x0, x20
  40b5e4:	blr	x8
  40b5e8:	mov	x24, x23
  40b5ec:	tbz	w0, #0, 40b780 <__fxstatat@plt+0x8690>
  40b5f0:	ldr	x8, [x24]
  40b5f4:	cbnz	x8, 40b770 <__fxstatat@plt+0x8680>
  40b5f8:	ldr	x8, [x19, #40]
  40b5fc:	ldp	x10, x9, [x19, #16]
  40b600:	ldr	s1, [x8, #8]
  40b604:	ucvtf	s0, x10
  40b608:	ucvtf	s2, x9
  40b60c:	fmul	s3, s1, s0
  40b610:	fcmp	s3, s2
  40b614:	b.pl	40b750 <__fxstatat@plt+0x8660>  // b.nfrst
  40b618:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40b61c:	add	x9, x9, #0xd2c
  40b620:	cmp	x8, x9
  40b624:	b.eq	40b6b4 <__fxstatat@plt+0x85c4>  // b.none
  40b628:	mov	w10, #0xcccd                	// #52429
  40b62c:	movk	w10, #0x3dcc, lsl #16
  40b630:	fmov	s3, w10
  40b634:	fcmp	s1, s3
  40b638:	b.le	40b6a4 <__fxstatat@plt+0x85b4>
  40b63c:	mov	w10, #0x6666                	// #26214
  40b640:	movk	w10, #0x3f66, lsl #16
  40b644:	fmov	s3, w10
  40b648:	fcmp	s1, s3
  40b64c:	b.pl	40b6a4 <__fxstatat@plt+0x85b4>  // b.nfrst
  40b650:	ldr	s3, [x8, #12]
  40b654:	mov	w10, #0xcccd                	// #52429
  40b658:	movk	w10, #0x3f8c, lsl #16
  40b65c:	fmov	s4, w10
  40b660:	fcmp	s3, s4
  40b664:	b.le	40b6a4 <__fxstatat@plt+0x85b4>
  40b668:	ldr	s3, [x8]
  40b66c:	fcmp	s3, #0.0
  40b670:	b.lt	40b6a4 <__fxstatat@plt+0x85b4>  // b.tstop
  40b674:	mov	w10, #0xcccd                	// #52429
  40b678:	movk	w10, #0x3dcc, lsl #16
  40b67c:	fmov	s4, w10
  40b680:	fadd	s3, s3, s4
  40b684:	fcmp	s3, s1
  40b688:	b.pl	40b6a4 <__fxstatat@plt+0x85b4>  // b.nfrst
  40b68c:	ldr	s4, [x8, #4]
  40b690:	fmov	s5, #1.000000000000000000e+00
  40b694:	fcmp	s4, s5
  40b698:	b.hi	40b6a4 <__fxstatat@plt+0x85b4>  // b.pmore
  40b69c:	fcmp	s3, s4
  40b6a0:	b.mi	40b6b8 <__fxstatat@plt+0x85c8>  // b.first
  40b6a4:	mov	w8, #0xcccd                	// #52429
  40b6a8:	movk	w8, #0x3f4c, lsl #16
  40b6ac:	fmov	s1, w8
  40b6b0:	str	x9, [x19, #40]
  40b6b4:	mov	x8, x9
  40b6b8:	fmul	s3, s1, s0
  40b6bc:	fcmp	s3, s2
  40b6c0:	b.pl	40b750 <__fxstatat@plt+0x8660>  // b.nfrst
  40b6c4:	ldr	s2, [x8, #12]
  40b6c8:	ldrb	w8, [x8, #16]
  40b6cc:	fmul	s0, s2, s0
  40b6d0:	cmp	w8, #0x0
  40b6d4:	fmul	s1, s1, s0
  40b6d8:	mov	w8, #0x5f800000            	// #1602224128
  40b6dc:	fcsel	s0, s1, s0, eq  // eq = none
  40b6e0:	fmov	s1, w8
  40b6e4:	fcmp	s0, s1
  40b6e8:	b.ge	40b7fc <__fxstatat@plt+0x870c>  // b.tcont
  40b6ec:	fcvtzu	x1, s0
  40b6f0:	mov	x0, x19
  40b6f4:	bl	40b148 <__fxstatat@plt+0x8058>
  40b6f8:	tbz	w0, #0, 40b7fc <__fxstatat@plt+0x870c>
  40b6fc:	ldr	x8, [x19, #48]
  40b700:	ldr	x1, [x19, #16]
  40b704:	mov	x0, x20
  40b708:	blr	x8
  40b70c:	ldr	x8, [x19, #16]
  40b710:	cmp	x0, x8
  40b714:	b.cs	40b860 <__fxstatat@plt+0x8770>  // b.hs, b.nlast
  40b718:	ldr	x22, [x19]
  40b71c:	mov	x21, x0
  40b720:	add	x23, x22, x0, lsl #4
  40b724:	ldr	x1, [x23]
  40b728:	cbz	x1, 40b750 <__fxstatat@plt+0x8660>
  40b72c:	cmp	x1, x20
  40b730:	mov	x8, x20
  40b734:	b.eq	40b74c <__fxstatat@plt+0x865c>  // b.none
  40b738:	ldr	x8, [x19, #56]
  40b73c:	mov	x0, x20
  40b740:	blr	x8
  40b744:	tbz	w0, #0, 40b824 <__fxstatat@plt+0x8734>
  40b748:	ldr	x8, [x23]
  40b74c:	cbnz	x8, 40b860 <__fxstatat@plt+0x8770>
  40b750:	ldr	x8, [x23]
  40b754:	cbz	x8, 40b7b0 <__fxstatat@plt+0x86c0>
  40b758:	ldr	x0, [x19, #72]
  40b75c:	cbz	x0, 40b7cc <__fxstatat@plt+0x86dc>
  40b760:	ldr	x8, [x0, #8]
  40b764:	str	x8, [x19, #72]
  40b768:	b	40b7d8 <__fxstatat@plt+0x86e8>
  40b76c:	mov	x8, x20
  40b770:	mov	w0, wzr
  40b774:	cbz	x21, 40b800 <__fxstatat@plt+0x8710>
  40b778:	str	x8, [x21]
  40b77c:	b	40b800 <__fxstatat@plt+0x8710>
  40b780:	add	x24, x25, x22, lsl #4
  40b784:	ldr	x8, [x24, #8]!
  40b788:	cbz	x8, 40b5f8 <__fxstatat@plt+0x8508>
  40b78c:	ldr	x1, [x8]
  40b790:	cmp	x1, x20
  40b794:	b.eq	40b818 <__fxstatat@plt+0x8728>  // b.none
  40b798:	ldr	x8, [x19, #56]
  40b79c:	mov	x0, x20
  40b7a0:	blr	x8
  40b7a4:	ldr	x24, [x24]
  40b7a8:	tbz	w0, #0, 40b784 <__fxstatat@plt+0x8694>
  40b7ac:	b	40b5f0 <__fxstatat@plt+0x8500>
  40b7b0:	str	x20, [x23]
  40b7b4:	ldur	q0, [x19, #24]
  40b7b8:	mov	w0, #0x1                   	// #1
  40b7bc:	dup	v1.2d, x0
  40b7c0:	add	v0.2d, v0.2d, v1.2d
  40b7c4:	stur	q0, [x19, #24]
  40b7c8:	b	40b800 <__fxstatat@plt+0x8710>
  40b7cc:	mov	w0, #0x10                  	// #16
  40b7d0:	bl	402b00 <malloc@plt>
  40b7d4:	cbz	x0, 40b7fc <__fxstatat@plt+0x870c>
  40b7d8:	str	x20, [x0]
  40b7dc:	ldr	x8, [x23, #8]
  40b7e0:	str	x8, [x0, #8]
  40b7e4:	str	x0, [x23, #8]
  40b7e8:	ldr	x8, [x19, #32]
  40b7ec:	mov	w0, #0x1                   	// #1
  40b7f0:	add	x8, x8, #0x1
  40b7f4:	str	x8, [x19, #32]
  40b7f8:	b	40b800 <__fxstatat@plt+0x8710>
  40b7fc:	mov	w0, #0xffffffff            	// #-1
  40b800:	ldp	x20, x19, [sp, #64]
  40b804:	ldp	x22, x21, [sp, #48]
  40b808:	ldp	x24, x23, [sp, #32]
  40b80c:	ldr	x25, [sp, #16]
  40b810:	ldp	x29, x30, [sp], #80
  40b814:	ret
  40b818:	mov	x8, x20
  40b81c:	cbnz	x8, 40b770 <__fxstatat@plt+0x8680>
  40b820:	b	40b5f8 <__fxstatat@plt+0x8508>
  40b824:	add	x21, x22, x21, lsl #4
  40b828:	ldr	x8, [x21, #8]!
  40b82c:	cbz	x8, 40b750 <__fxstatat@plt+0x8660>
  40b830:	ldr	x1, [x8]
  40b834:	cmp	x1, x20
  40b838:	b.eq	40b858 <__fxstatat@plt+0x8768>  // b.none
  40b83c:	ldr	x8, [x19, #56]
  40b840:	mov	x0, x20
  40b844:	blr	x8
  40b848:	ldr	x21, [x21]
  40b84c:	tbz	w0, #0, 40b828 <__fxstatat@plt+0x8738>
  40b850:	ldr	x8, [x21]
  40b854:	b	40b74c <__fxstatat@plt+0x865c>
  40b858:	mov	x8, x20
  40b85c:	b	40b74c <__fxstatat@plt+0x865c>
  40b860:	bl	402cf0 <abort@plt>
  40b864:	stp	x29, x30, [sp, #-32]!
  40b868:	mov	x29, sp
  40b86c:	add	x2, x29, #0x18
  40b870:	str	x19, [sp, #16]
  40b874:	mov	x19, x1
  40b878:	bl	40b57c <__fxstatat@plt+0x848c>
  40b87c:	ldr	x8, [x29, #24]
  40b880:	cmp	w0, #0x0
  40b884:	csel	x8, x8, x19, eq  // eq = none
  40b888:	ldr	x19, [sp, #16]
  40b88c:	cmn	w0, #0x1
  40b890:	csel	x0, xzr, x8, eq  // eq = none
  40b894:	ldp	x29, x30, [sp], #32
  40b898:	ret
  40b89c:	stp	x29, x30, [sp, #-64]!
  40b8a0:	stp	x22, x21, [sp, #32]
  40b8a4:	stp	x20, x19, [sp, #48]
  40b8a8:	ldr	x8, [x0, #16]
  40b8ac:	ldr	x9, [x0, #48]
  40b8b0:	mov	x20, x0
  40b8b4:	mov	x19, x1
  40b8b8:	mov	x0, x1
  40b8bc:	mov	x1, x8
  40b8c0:	str	x23, [sp, #16]
  40b8c4:	mov	x29, sp
  40b8c8:	blr	x9
  40b8cc:	ldr	x8, [x20, #16]
  40b8d0:	cmp	x0, x8
  40b8d4:	b.cs	40bad0 <__fxstatat@plt+0x89e0>  // b.hs, b.nlast
  40b8d8:	ldr	x23, [x20]
  40b8dc:	mov	x21, x0
  40b8e0:	add	x22, x23, x0, lsl #4
  40b8e4:	ldr	x1, [x22]
  40b8e8:	cbz	x1, 40b958 <__fxstatat@plt+0x8868>
  40b8ec:	cmp	x1, x19
  40b8f0:	b.eq	40b908 <__fxstatat@plt+0x8818>  // b.none
  40b8f4:	ldr	x8, [x20, #56]
  40b8f8:	mov	x0, x19
  40b8fc:	blr	x8
  40b900:	tbz	w0, #0, 40b920 <__fxstatat@plt+0x8830>
  40b904:	ldr	x19, [x22]
  40b908:	add	x8, x23, x21, lsl #4
  40b90c:	ldr	x8, [x8, #8]
  40b910:	cbz	x8, 40b960 <__fxstatat@plt+0x8870>
  40b914:	ldr	q0, [x8]
  40b918:	str	q0, [x22]
  40b91c:	b	40b980 <__fxstatat@plt+0x8890>
  40b920:	add	x21, x23, x21, lsl #4
  40b924:	ldr	x9, [x21, #8]!
  40b928:	cbz	x9, 40b958 <__fxstatat@plt+0x8868>
  40b92c:	ldr	x1, [x9]
  40b930:	cmp	x1, x19
  40b934:	b.eq	40b96c <__fxstatat@plt+0x887c>  // b.none
  40b938:	ldr	x8, [x20, #56]
  40b93c:	mov	x0, x19
  40b940:	blr	x8
  40b944:	ldr	x8, [x21]
  40b948:	tbnz	w0, #0, 40b974 <__fxstatat@plt+0x8884>
  40b94c:	ldr	x9, [x8, #8]!
  40b950:	mov	x21, x8
  40b954:	cbnz	x9, 40b92c <__fxstatat@plt+0x883c>
  40b958:	mov	x19, xzr
  40b95c:	b	40bab8 <__fxstatat@plt+0x89c8>
  40b960:	str	xzr, [x22]
  40b964:	cbnz	x19, 40b994 <__fxstatat@plt+0x88a4>
  40b968:	b	40bab8 <__fxstatat@plt+0x89c8>
  40b96c:	mov	x8, x9
  40b970:	b	40b978 <__fxstatat@plt+0x8888>
  40b974:	ldr	x19, [x8]
  40b978:	ldr	x9, [x8, #8]
  40b97c:	str	x9, [x21]
  40b980:	str	xzr, [x8]
  40b984:	ldr	x9, [x20, #72]
  40b988:	str	x9, [x8, #8]
  40b98c:	str	x8, [x20, #72]
  40b990:	cbz	x19, 40bab8 <__fxstatat@plt+0x89c8>
  40b994:	ldr	x8, [x20, #32]
  40b998:	sub	x8, x8, #0x1
  40b99c:	str	x8, [x20, #32]
  40b9a0:	ldr	x8, [x22]
  40b9a4:	cbnz	x8, 40bab8 <__fxstatat@plt+0x89c8>
  40b9a8:	ldp	x10, x9, [x20, #16]
  40b9ac:	ldr	x8, [x20, #40]
  40b9b0:	sub	x9, x9, #0x1
  40b9b4:	str	x9, [x20, #24]
  40b9b8:	ldr	s2, [x8]
  40b9bc:	ucvtf	s0, x10
  40b9c0:	ucvtf	s1, x9
  40b9c4:	fmul	s3, s2, s0
  40b9c8:	fcmp	s3, s1
  40b9cc:	b.le	40bab8 <__fxstatat@plt+0x89c8>
  40b9d0:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40b9d4:	add	x9, x9, #0xd2c
  40b9d8:	cmp	x8, x9
  40b9dc:	b.eq	40ba64 <__fxstatat@plt+0x8974>  // b.none
  40b9e0:	ldr	s3, [x8, #8]
  40b9e4:	mov	w10, #0xcccd                	// #52429
  40b9e8:	movk	w10, #0x3dcc, lsl #16
  40b9ec:	fmov	s4, w10
  40b9f0:	fcmp	s3, s4
  40b9f4:	b.le	40ba5c <__fxstatat@plt+0x896c>
  40b9f8:	mov	w10, #0x6666                	// #26214
  40b9fc:	movk	w10, #0x3f66, lsl #16
  40ba00:	fmov	s4, w10
  40ba04:	fcmp	s3, s4
  40ba08:	b.pl	40ba5c <__fxstatat@plt+0x896c>  // b.nfrst
  40ba0c:	fcmp	s2, #0.0
  40ba10:	b.lt	40ba5c <__fxstatat@plt+0x896c>  // b.tstop
  40ba14:	ldr	s4, [x8, #12]
  40ba18:	mov	w10, #0xcccd                	// #52429
  40ba1c:	movk	w10, #0x3f8c, lsl #16
  40ba20:	fmov	s5, w10
  40ba24:	fcmp	s4, s5
  40ba28:	b.le	40ba5c <__fxstatat@plt+0x896c>
  40ba2c:	mov	w10, #0xcccd                	// #52429
  40ba30:	movk	w10, #0x3dcc, lsl #16
  40ba34:	fmov	s4, w10
  40ba38:	fadd	s4, s2, s4
  40ba3c:	fcmp	s4, s3
  40ba40:	b.pl	40ba5c <__fxstatat@plt+0x896c>  // b.nfrst
  40ba44:	ldr	s3, [x8, #4]
  40ba48:	fmov	s5, #1.000000000000000000e+00
  40ba4c:	fcmp	s3, s5
  40ba50:	b.hi	40ba5c <__fxstatat@plt+0x896c>  // b.pmore
  40ba54:	fcmp	s4, s3
  40ba58:	b.mi	40ba68 <__fxstatat@plt+0x8978>  // b.first
  40ba5c:	fmov	s2, wzr
  40ba60:	str	x9, [x20, #40]
  40ba64:	mov	x8, x9
  40ba68:	fmul	s2, s2, s0
  40ba6c:	fcmp	s2, s1
  40ba70:	b.le	40bab8 <__fxstatat@plt+0x89c8>
  40ba74:	ldr	s1, [x8, #4]
  40ba78:	ldrb	w9, [x8, #16]
  40ba7c:	fmul	s0, s1, s0
  40ba80:	cbnz	w9, 40ba8c <__fxstatat@plt+0x899c>
  40ba84:	ldr	s1, [x8, #8]
  40ba88:	fmul	s0, s0, s1
  40ba8c:	fcvtzu	x1, s0
  40ba90:	mov	x0, x20
  40ba94:	bl	40b148 <__fxstatat@plt+0x8058>
  40ba98:	tbnz	w0, #0, 40bab8 <__fxstatat@plt+0x89c8>
  40ba9c:	ldr	x0, [x20, #72]
  40baa0:	cbz	x0, 40bab4 <__fxstatat@plt+0x89c4>
  40baa4:	ldr	x21, [x0, #8]
  40baa8:	bl	402e10 <free@plt>
  40baac:	mov	x0, x21
  40bab0:	cbnz	x21, 40baa4 <__fxstatat@plt+0x89b4>
  40bab4:	str	xzr, [x20, #72]
  40bab8:	mov	x0, x19
  40babc:	ldp	x20, x19, [sp, #48]
  40bac0:	ldp	x22, x21, [sp, #32]
  40bac4:	ldr	x23, [sp, #16]
  40bac8:	ldp	x29, x30, [sp], #64
  40bacc:	ret
  40bad0:	bl	402cf0 <abort@plt>
  40bad4:	stp	x29, x30, [sp, #-32]!
  40bad8:	stp	x20, x19, [sp, #16]
  40badc:	mov	x19, x0
  40bae0:	ldr	x0, [x0]
  40bae4:	mov	x29, sp
  40bae8:	mov	x20, x1
  40baec:	bl	412ec4 <__fxstatat@plt+0xfdd4>
  40baf0:	ldr	x8, [x19, #8]
  40baf4:	eor	x8, x8, x0
  40baf8:	udiv	x9, x8, x20
  40bafc:	msub	x0, x9, x20, x8
  40bb00:	ldp	x20, x19, [sp, #16]
  40bb04:	ldp	x29, x30, [sp], #32
  40bb08:	ret
  40bb0c:	ldr	x8, [x0, #8]
  40bb10:	udiv	x9, x8, x1
  40bb14:	msub	x0, x9, x1, x8
  40bb18:	ret
  40bb1c:	ldr	x8, [x0, #8]
  40bb20:	ldr	x9, [x1, #8]
  40bb24:	cmp	x8, x9
  40bb28:	b.ne	40bb48 <__fxstatat@plt+0x8a58>  // b.any
  40bb2c:	ldr	x8, [x0, #16]
  40bb30:	ldr	x9, [x1, #16]
  40bb34:	cmp	x8, x9
  40bb38:	b.ne	40bb48 <__fxstatat@plt+0x8a58>  // b.any
  40bb3c:	ldr	x0, [x0]
  40bb40:	ldr	x1, [x1]
  40bb44:	b	40dae4 <__fxstatat@plt+0xa9f4>
  40bb48:	mov	w0, wzr
  40bb4c:	ret
  40bb50:	stp	x29, x30, [sp, #-16]!
  40bb54:	ldr	x8, [x0, #8]
  40bb58:	ldr	x9, [x1, #8]
  40bb5c:	mov	x29, sp
  40bb60:	cmp	x8, x9
  40bb64:	b.ne	40bb94 <__fxstatat@plt+0x8aa4>  // b.any
  40bb68:	ldr	x8, [x0, #16]
  40bb6c:	ldr	x9, [x1, #16]
  40bb70:	cmp	x8, x9
  40bb74:	b.ne	40bb94 <__fxstatat@plt+0x8aa4>  // b.any
  40bb78:	ldr	x0, [x0]
  40bb7c:	ldr	x1, [x1]
  40bb80:	bl	402da0 <strcmp@plt>
  40bb84:	cmp	w0, #0x0
  40bb88:	cset	w0, eq  // eq = none
  40bb8c:	ldp	x29, x30, [sp], #16
  40bb90:	ret
  40bb94:	mov	w0, wzr
  40bb98:	ldp	x29, x30, [sp], #16
  40bb9c:	ret
  40bba0:	stp	x29, x30, [sp, #-32]!
  40bba4:	str	x19, [sp, #16]
  40bba8:	mov	x19, x0
  40bbac:	ldr	x0, [x0]
  40bbb0:	mov	x29, sp
  40bbb4:	bl	402e10 <free@plt>
  40bbb8:	mov	x0, x19
  40bbbc:	ldr	x19, [sp, #16]
  40bbc0:	ldp	x29, x30, [sp], #32
  40bbc4:	b	402e10 <free@plt>
  40bbc8:	stp	x29, x30, [sp, #-48]!
  40bbcc:	mov	w8, #0x4900                	// #18688
  40bbd0:	movk	w8, #0x8, lsl #16
  40bbd4:	orr	w2, w2, w8
  40bbd8:	str	x21, [sp, #16]
  40bbdc:	stp	x20, x19, [sp, #32]
  40bbe0:	mov	x29, sp
  40bbe4:	mov	x19, x3
  40bbe8:	bl	413004 <__fxstatat@plt+0xff14>
  40bbec:	tbnz	w0, #31, 40bc10 <__fxstatat@plt+0x8b20>
  40bbf0:	mov	w20, w0
  40bbf4:	bl	402cd0 <fdopendir@plt>
  40bbf8:	cbz	x0, 40bc24 <__fxstatat@plt+0x8b34>
  40bbfc:	str	w20, [x19]
  40bc00:	ldp	x20, x19, [sp, #32]
  40bc04:	ldr	x21, [sp, #16]
  40bc08:	ldp	x29, x30, [sp], #48
  40bc0c:	ret
  40bc10:	mov	x0, xzr
  40bc14:	ldp	x20, x19, [sp, #32]
  40bc18:	ldr	x21, [sp, #16]
  40bc1c:	ldp	x29, x30, [sp], #48
  40bc20:	ret
  40bc24:	bl	403040 <__errno_location@plt>
  40bc28:	ldr	w21, [x0]
  40bc2c:	mov	x19, x0
  40bc30:	mov	w0, w20
  40bc34:	bl	402ca0 <close@plt>
  40bc38:	mov	x0, xzr
  40bc3c:	str	w21, [x19]
  40bc40:	ldp	x20, x19, [sp, #32]
  40bc44:	ldr	x21, [sp, #16]
  40bc48:	ldp	x29, x30, [sp], #48
  40bc4c:	ret
  40bc50:	stp	x29, x30, [sp, #-32]!
  40bc54:	stp	x20, x19, [sp, #16]
  40bc58:	mov	x29, sp
  40bc5c:	cbz	x0, 40bcdc <__fxstatat@plt+0x8bec>
  40bc60:	mov	w1, #0x2f                  	// #47
  40bc64:	mov	x19, x0
  40bc68:	bl	402cb0 <strrchr@plt>
  40bc6c:	cmp	x0, #0x0
  40bc70:	csinc	x20, x19, x0, eq  // eq = none
  40bc74:	sub	x8, x20, x19
  40bc78:	cmp	x8, #0x7
  40bc7c:	b.lt	40bcc0 <__fxstatat@plt+0x8bd0>  // b.tstop
  40bc80:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40bc84:	sub	x0, x20, #0x7
  40bc88:	add	x1, x1, #0xd78
  40bc8c:	mov	w2, #0x7                   	// #7
  40bc90:	bl	402b70 <strncmp@plt>
  40bc94:	cbnz	w0, 40bcc0 <__fxstatat@plt+0x8bd0>
  40bc98:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40bc9c:	add	x1, x1, #0xd80
  40bca0:	mov	w2, #0x3                   	// #3
  40bca4:	mov	x0, x20
  40bca8:	bl	402b70 <strncmp@plt>
  40bcac:	mov	x19, x20
  40bcb0:	cbnz	w0, 40bcc0 <__fxstatat@plt+0x8bd0>
  40bcb4:	add	x19, x20, #0x3
  40bcb8:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40bcbc:	str	x19, [x8, #1224]
  40bcc0:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40bcc4:	adrp	x9, 427000 <__fxstatat@plt+0x23f10>
  40bcc8:	str	x19, [x8, #2360]
  40bccc:	str	x19, [x9, #1176]
  40bcd0:	ldp	x20, x19, [sp, #16]
  40bcd4:	ldp	x29, x30, [sp], #32
  40bcd8:	ret
  40bcdc:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40bce0:	ldr	x3, [x8, #1184]
  40bce4:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40bce8:	add	x0, x0, #0xd40
  40bcec:	mov	w1, #0x37                  	// #55
  40bcf0:	mov	w2, #0x1                   	// #1
  40bcf4:	bl	402eb0 <fwrite@plt>
  40bcf8:	bl	402cf0 <abort@plt>
  40bcfc:	sub	sp, sp, #0x40
  40bd00:	stp	x20, x19, [sp, #48]
  40bd04:	mov	w19, w3
  40bd08:	mov	x20, x2
  40bd0c:	mov	x3, sp
  40bd10:	mov	w2, w4
  40bd14:	stp	x29, x30, [sp, #32]
  40bd18:	add	x29, sp, #0x20
  40bd1c:	bl	412470 <__fxstatat@plt+0xf380>
  40bd20:	cbz	w0, 40bd2c <__fxstatat@plt+0x8c3c>
  40bd24:	mov	w19, #0xfffffffe            	// #-2
  40bd28:	b	40bd48 <__fxstatat@plt+0x8c58>
  40bd2c:	mov	x0, sp
  40bd30:	mov	x1, x20
  40bd34:	mov	w2, w19
  40bd38:	bl	412548 <__fxstatat@plt+0xf458>
  40bd3c:	mov	w19, w0
  40bd40:	mov	x0, sp
  40bd44:	bl	412434 <__fxstatat@plt+0xf344>
  40bd48:	mov	w0, w19
  40bd4c:	ldp	x20, x19, [sp, #48]
  40bd50:	ldp	x29, x30, [sp, #32]
  40bd54:	add	sp, sp, #0x40
  40bd58:	ret
  40bd5c:	mov	w8, w1
  40bd60:	movi	v0.2d, #0x0
  40bd64:	mov	x1, x0
  40bd68:	stp	q0, q0, [sp, #-64]!
  40bd6c:	str	w2, [sp]
  40bd70:	mov	x0, sp
  40bd74:	mov	w2, w8
  40bd78:	stp	x29, x30, [sp, #32]
  40bd7c:	str	x19, [sp, #48]
  40bd80:	add	x29, sp, #0x20
  40bd84:	bl	412548 <__fxstatat@plt+0xf458>
  40bd88:	mov	w19, w0
  40bd8c:	mov	x0, sp
  40bd90:	bl	412434 <__fxstatat@plt+0xf344>
  40bd94:	mov	w0, w19
  40bd98:	ldr	x19, [sp, #48]
  40bd9c:	ldp	x29, x30, [sp, #32]
  40bda0:	add	sp, sp, #0x40
  40bda4:	ret
  40bda8:	stp	x29, x30, [sp, #-48]!
  40bdac:	str	x21, [sp, #16]
  40bdb0:	stp	x20, x19, [sp, #32]
  40bdb4:	mov	x29, sp
  40bdb8:	mov	x19, x0
  40bdbc:	bl	403040 <__errno_location@plt>
  40bdc0:	ldr	w21, [x0]
  40bdc4:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40bdc8:	add	x8, x8, #0x940
  40bdcc:	cmp	x19, #0x0
  40bdd0:	mov	x20, x0
  40bdd4:	csel	x0, x8, x19, eq  // eq = none
  40bdd8:	mov	w1, #0x38                  	// #56
  40bddc:	bl	40fb88 <__fxstatat@plt+0xca98>
  40bde0:	str	w21, [x20]
  40bde4:	ldp	x20, x19, [sp, #32]
  40bde8:	ldr	x21, [sp, #16]
  40bdec:	ldp	x29, x30, [sp], #48
  40bdf0:	ret
  40bdf4:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40bdf8:	add	x8, x8, #0x940
  40bdfc:	cmp	x0, #0x0
  40be00:	csel	x8, x8, x0, eq  // eq = none
  40be04:	ldr	w0, [x8]
  40be08:	ret
  40be0c:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40be10:	add	x8, x8, #0x940
  40be14:	cmp	x0, #0x0
  40be18:	csel	x8, x8, x0, eq  // eq = none
  40be1c:	str	w1, [x8]
  40be20:	ret
  40be24:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40be28:	add	x8, x8, #0x940
  40be2c:	cmp	x0, #0x0
  40be30:	ubfx	w9, w1, #5, #3
  40be34:	csel	x8, x8, x0, eq  // eq = none
  40be38:	add	x8, x8, w9, uxtw #2
  40be3c:	ldr	w9, [x8, #8]
  40be40:	lsr	w10, w9, w1
  40be44:	and	w0, w10, #0x1
  40be48:	and	w10, w2, #0x1
  40be4c:	eor	w10, w0, w10
  40be50:	lsl	w10, w10, w1
  40be54:	eor	w9, w10, w9
  40be58:	str	w9, [x8, #8]
  40be5c:	ret
  40be60:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40be64:	add	x8, x8, #0x940
  40be68:	cmp	x0, #0x0
  40be6c:	csel	x8, x8, x0, eq  // eq = none
  40be70:	ldr	w0, [x8, #4]
  40be74:	str	w1, [x8, #4]
  40be78:	ret
  40be7c:	stp	x29, x30, [sp, #-16]!
  40be80:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40be84:	add	x8, x8, #0x940
  40be88:	cmp	x0, #0x0
  40be8c:	csel	x8, x8, x0, eq  // eq = none
  40be90:	mov	w9, #0xa                   	// #10
  40be94:	mov	x29, sp
  40be98:	str	w9, [x8]
  40be9c:	cbz	x1, 40beb0 <__fxstatat@plt+0x8dc0>
  40bea0:	cbz	x2, 40beb0 <__fxstatat@plt+0x8dc0>
  40bea4:	stp	x1, x2, [x8, #40]
  40bea8:	ldp	x29, x30, [sp], #16
  40beac:	ret
  40beb0:	bl	402cf0 <abort@plt>
  40beb4:	sub	sp, sp, #0x60
  40beb8:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40bebc:	add	x8, x8, #0x940
  40bec0:	cmp	x4, #0x0
  40bec4:	stp	x29, x30, [sp, #16]
  40bec8:	str	x25, [sp, #32]
  40becc:	stp	x24, x23, [sp, #48]
  40bed0:	stp	x22, x21, [sp, #64]
  40bed4:	stp	x20, x19, [sp, #80]
  40bed8:	add	x29, sp, #0x10
  40bedc:	mov	x19, x3
  40bee0:	mov	x20, x2
  40bee4:	mov	x21, x1
  40bee8:	mov	x22, x0
  40beec:	csel	x24, x8, x4, eq  // eq = none
  40bef0:	bl	403040 <__errno_location@plt>
  40bef4:	ldp	w4, w5, [x24]
  40bef8:	ldp	x7, x8, [x24, #40]
  40befc:	ldr	w25, [x0]
  40bf00:	mov	x23, x0
  40bf04:	add	x6, x24, #0x8
  40bf08:	mov	x0, x22
  40bf0c:	mov	x1, x21
  40bf10:	mov	x2, x20
  40bf14:	mov	x3, x19
  40bf18:	str	x8, [sp]
  40bf1c:	bl	40bf40 <__fxstatat@plt+0x8e50>
  40bf20:	str	w25, [x23]
  40bf24:	ldp	x20, x19, [sp, #80]
  40bf28:	ldp	x22, x21, [sp, #64]
  40bf2c:	ldp	x24, x23, [sp, #48]
  40bf30:	ldr	x25, [sp, #32]
  40bf34:	ldp	x29, x30, [sp, #16]
  40bf38:	add	sp, sp, #0x60
  40bf3c:	ret
  40bf40:	sub	sp, sp, #0x120
  40bf44:	stp	x29, x30, [sp, #192]
  40bf48:	add	x29, sp, #0xc0
  40bf4c:	ldr	x8, [x29, #96]
  40bf50:	stp	x28, x27, [sp, #208]
  40bf54:	stp	x26, x25, [sp, #224]
  40bf58:	stp	x24, x23, [sp, #240]
  40bf5c:	stp	x22, x21, [sp, #256]
  40bf60:	stp	x20, x19, [sp, #272]
  40bf64:	str	x7, [sp, #96]
  40bf68:	stur	x6, [x29, #-40]
  40bf6c:	mov	w20, w5
  40bf70:	mov	w24, w4
  40bf74:	mov	x22, x3
  40bf78:	mov	x19, x2
  40bf7c:	mov	x23, x1
  40bf80:	stur	x8, [x29, #-88]
  40bf84:	mov	x28, x0
  40bf88:	bl	402e30 <__ctype_get_mb_cur_max@plt>
  40bf8c:	mov	w8, wzr
  40bf90:	mov	w15, wzr
  40bf94:	stp	wzr, w20, [sp, #84]
  40bf98:	ubfx	w21, w20, #1, #1
  40bf9c:	mov	w20, w24
  40bfa0:	add	x9, x19, #0x1
  40bfa4:	mov	w14, #0x1                   	// #1
  40bfa8:	str	x0, [sp, #32]
  40bfac:	str	xzr, [sp, #72]
  40bfb0:	stur	xzr, [x29, #-64]
  40bfb4:	stur	xzr, [x29, #-32]
  40bfb8:	stur	x9, [x29, #-80]
  40bfbc:	cmp	w20, #0xa
  40bfc0:	b.hi	40ceec <__fxstatat@plt+0x9dfc>  // b.pmore
  40bfc4:	adrp	x12, 415000 <__fxstatat@plt+0x11f10>
  40bfc8:	mov	w9, w20
  40bfcc:	add	x12, x12, #0xd88
  40bfd0:	adr	x10, 40bff4 <__fxstatat@plt+0x8f04>
  40bfd4:	ldrb	w11, [x12, x9]
  40bfd8:	add	x10, x10, x11, lsl #2
  40bfdc:	mov	x24, x23
  40bfe0:	mov	x27, xzr
  40bfe4:	mov	w17, wzr
  40bfe8:	mov	w16, #0x1                   	// #1
  40bfec:	mov	x23, x22
  40bff0:	br	x10
  40bff4:	adrp	x25, 415000 <__fxstatat@plt+0x11f10>
  40bff8:	add	x25, x25, #0xee4
  40bffc:	mov	w2, #0x5                   	// #5
  40c000:	mov	x0, xzr
  40c004:	mov	x1, x25
  40c008:	mov	w27, w15
  40c00c:	mov	w26, w14
  40c010:	mov	w22, w20
  40c014:	bl	402f90 <dcgettext@plt>
  40c018:	mov	x20, x0
  40c01c:	cmp	x0, x25
  40c020:	b.ne	40c1f0 <__fxstatat@plt+0x9100>  // b.any
  40c024:	bl	412fc8 <__fxstatat@plt+0xfed8>
  40c028:	ldrb	w8, [x0]
  40c02c:	and	w8, w8, #0xffffffdf
  40c030:	cmp	w8, #0x47
  40c034:	b.eq	40c180 <__fxstatat@plt+0x9090>  // b.none
  40c038:	cmp	w8, #0x55
  40c03c:	mov	w9, w22
  40c040:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c044:	ldrb	w8, [x0, #1]
  40c048:	and	w8, w8, #0xffffffdf
  40c04c:	cmp	w8, #0x54
  40c050:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c054:	ldrb	w8, [x0, #2]
  40c058:	and	w8, w8, #0xffffffdf
  40c05c:	cmp	w8, #0x46
  40c060:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c064:	ldrb	w8, [x0, #3]
  40c068:	cmp	w8, #0x2d
  40c06c:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c070:	ldrb	w8, [x0, #4]
  40c074:	cmp	w8, #0x38
  40c078:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c07c:	ldrb	w8, [x0, #5]
  40c080:	cbnz	w8, 40c1d8 <__fxstatat@plt+0x90e8>
  40c084:	adrp	x20, 415000 <__fxstatat@plt+0x11f10>
  40c088:	add	x20, x20, #0xee8
  40c08c:	b	40c1f0 <__fxstatat@plt+0x9100>
  40c090:	mov	w8, #0x1                   	// #1
  40c094:	b	40c114 <__fxstatat@plt+0x9024>
  40c098:	tbnz	w21, #0, 40c114 <__fxstatat@plt+0x9024>
  40c09c:	mov	w16, w8
  40c0a0:	mov	w17, wzr
  40c0a4:	cbz	x24, 40c0b0 <__fxstatat@plt+0x8fc0>
  40c0a8:	mov	w8, #0x27                  	// #39
  40c0ac:	strb	w8, [x28]
  40c0b0:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40c0b4:	add	x8, x8, #0xee6
  40c0b8:	stur	x8, [x29, #-64]
  40c0bc:	mov	w8, #0x1                   	// #1
  40c0c0:	mov	w20, #0x2                   	// #2
  40c0c4:	mov	w27, #0x1                   	// #1
  40c0c8:	stur	x8, [x29, #-32]
  40c0cc:	b	40c380 <__fxstatat@plt+0x9290>
  40c0d0:	tbz	w21, #0, 40c13c <__fxstatat@plt+0x904c>
  40c0d4:	mov	w8, #0x1                   	// #1
  40c0d8:	stur	x8, [x29, #-32]
  40c0dc:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40c0e0:	add	x8, x8, #0xf70
  40c0e4:	mov	x27, xzr
  40c0e8:	mov	w20, #0x5                   	// #5
  40c0ec:	stur	x8, [x29, #-64]
  40c0f0:	mov	w16, #0x1                   	// #1
  40c0f4:	mov	w17, #0x1                   	// #1
  40c0f8:	b	40c380 <__fxstatat@plt+0x9290>
  40c0fc:	mov	w20, wzr
  40c100:	mov	x27, xzr
  40c104:	mov	w17, wzr
  40c108:	mov	w16, w8
  40c10c:	b	40c380 <__fxstatat@plt+0x9290>
  40c110:	tbz	w21, #0, 40c170 <__fxstatat@plt+0x9080>
  40c114:	mov	w9, #0x1                   	// #1
  40c118:	stur	x9, [x29, #-32]
  40c11c:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40c120:	add	x9, x9, #0xee6
  40c124:	mov	x27, xzr
  40c128:	mov	w20, #0x2                   	// #2
  40c12c:	stur	x9, [x29, #-64]
  40c130:	mov	w16, w8
  40c134:	mov	w17, #0x1                   	// #1
  40c138:	b	40c380 <__fxstatat@plt+0x9290>
  40c13c:	mov	w17, wzr
  40c140:	cbz	x24, 40c14c <__fxstatat@plt+0x905c>
  40c144:	mov	w8, #0x22                  	// #34
  40c148:	strb	w8, [x28]
  40c14c:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40c150:	add	x8, x8, #0xf70
  40c154:	stur	x8, [x29, #-64]
  40c158:	mov	w8, #0x1                   	// #1
  40c15c:	mov	w27, #0x1                   	// #1
  40c160:	mov	w20, #0x5                   	// #5
  40c164:	stur	x8, [x29, #-32]
  40c168:	mov	w16, #0x1                   	// #1
  40c16c:	b	40c380 <__fxstatat@plt+0x9290>
  40c170:	mov	w16, #0x1                   	// #1
  40c174:	mov	w17, wzr
  40c178:	cbnz	x24, 40c0a8 <__fxstatat@plt+0x8fb8>
  40c17c:	b	40c0b0 <__fxstatat@plt+0x8fc0>
  40c180:	ldrb	w8, [x0, #1]
  40c184:	mov	w9, w22
  40c188:	and	w8, w8, #0xffffffdf
  40c18c:	cmp	w8, #0x42
  40c190:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c194:	ldrb	w8, [x0, #2]
  40c198:	cmp	w8, #0x31
  40c19c:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c1a0:	ldrb	w8, [x0, #3]
  40c1a4:	cmp	w8, #0x38
  40c1a8:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c1ac:	ldrb	w8, [x0, #4]
  40c1b0:	cmp	w8, #0x30
  40c1b4:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c1b8:	ldrb	w8, [x0, #5]
  40c1bc:	cmp	w8, #0x33
  40c1c0:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c1c4:	ldrb	w8, [x0, #6]
  40c1c8:	cmp	w8, #0x30
  40c1cc:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c1d0:	ldrb	w8, [x0, #7]
  40c1d4:	cbz	w8, 40cdb8 <__fxstatat@plt+0x9cc8>
  40c1d8:	cmp	w9, #0x9
  40c1dc:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40c1e0:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40c1e4:	add	x8, x8, #0xee6
  40c1e8:	add	x9, x9, #0xf70
  40c1ec:	csel	x20, x9, x8, eq  // eq = none
  40c1f0:	adrp	x25, 415000 <__fxstatat@plt+0x11f10>
  40c1f4:	add	x25, x25, #0xee6
  40c1f8:	mov	w2, #0x5                   	// #5
  40c1fc:	mov	x0, xzr
  40c200:	mov	x1, x25
  40c204:	bl	402f90 <dcgettext@plt>
  40c208:	cmp	x0, x25
  40c20c:	stur	x0, [x29, #-88]
  40c210:	str	x20, [sp, #96]
  40c214:	b.eq	40c220 <__fxstatat@plt+0x9130>  // b.none
  40c218:	mov	w20, w22
  40c21c:	b	40c304 <__fxstatat@plt+0x9214>
  40c220:	bl	412fc8 <__fxstatat@plt+0xfed8>
  40c224:	ldrb	w8, [x0]
  40c228:	and	w8, w8, #0xffffffdf
  40c22c:	cmp	w8, #0x47
  40c230:	b.eq	40c290 <__fxstatat@plt+0x91a0>  // b.none
  40c234:	cmp	w8, #0x55
  40c238:	b.ne	40c2e4 <__fxstatat@plt+0x91f4>  // b.any
  40c23c:	ldrb	w8, [x0, #1]
  40c240:	and	w8, w8, #0xffffffdf
  40c244:	cmp	w8, #0x54
  40c248:	b.ne	40c2e4 <__fxstatat@plt+0x91f4>  // b.any
  40c24c:	ldrb	w8, [x0, #2]
  40c250:	and	w8, w8, #0xffffffdf
  40c254:	cmp	w8, #0x46
  40c258:	b.ne	40c2e4 <__fxstatat@plt+0x91f4>  // b.any
  40c25c:	ldrb	w8, [x0, #3]
  40c260:	cmp	w8, #0x2d
  40c264:	b.ne	40c2e4 <__fxstatat@plt+0x91f4>  // b.any
  40c268:	ldrb	w8, [x0, #4]
  40c26c:	cmp	w8, #0x38
  40c270:	b.ne	40c2e4 <__fxstatat@plt+0x91f4>  // b.any
  40c274:	ldrb	w8, [x0, #5]
  40c278:	cbnz	w8, 40c2e4 <__fxstatat@plt+0x91f4>
  40c27c:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40c280:	add	x8, x8, #0xeec
  40c284:	stur	x8, [x29, #-88]
  40c288:	mov	w20, w22
  40c28c:	b	40c304 <__fxstatat@plt+0x9214>
  40c290:	ldrb	w8, [x0, #1]
  40c294:	and	w8, w8, #0xffffffdf
  40c298:	cmp	w8, #0x42
  40c29c:	b.ne	40c2e4 <__fxstatat@plt+0x91f4>  // b.any
  40c2a0:	ldrb	w8, [x0, #2]
  40c2a4:	cmp	w8, #0x31
  40c2a8:	b.ne	40c2e4 <__fxstatat@plt+0x91f4>  // b.any
  40c2ac:	ldrb	w8, [x0, #3]
  40c2b0:	cmp	w8, #0x38
  40c2b4:	b.ne	40c2e4 <__fxstatat@plt+0x91f4>  // b.any
  40c2b8:	ldrb	w8, [x0, #4]
  40c2bc:	cmp	w8, #0x30
  40c2c0:	b.ne	40c2e4 <__fxstatat@plt+0x91f4>  // b.any
  40c2c4:	ldrb	w8, [x0, #5]
  40c2c8:	cmp	w8, #0x33
  40c2cc:	b.ne	40c2e4 <__fxstatat@plt+0x91f4>  // b.any
  40c2d0:	ldrb	w8, [x0, #6]
  40c2d4:	cmp	w8, #0x30
  40c2d8:	b.ne	40c2e4 <__fxstatat@plt+0x91f4>  // b.any
  40c2dc:	ldrb	w8, [x0, #7]
  40c2e0:	cbz	w8, 40cdc4 <__fxstatat@plt+0x9cd4>
  40c2e4:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40c2e8:	adrp	x9, 415000 <__fxstatat@plt+0x11f10>
  40c2ec:	cmp	w22, #0x9
  40c2f0:	add	x8, x8, #0xee6
  40c2f4:	add	x9, x9, #0xf70
  40c2f8:	mov	w20, w22
  40c2fc:	csel	x8, x9, x8, eq  // eq = none
  40c300:	stur	x8, [x29, #-88]
  40c304:	mov	w14, w26
  40c308:	mov	w15, w27
  40c30c:	tbnz	w21, #0, 40c350 <__fxstatat@plt+0x9260>
  40c310:	ldr	x8, [sp, #96]
  40c314:	ldrb	w9, [x8]
  40c318:	cbz	w9, 40c350 <__fxstatat@plt+0x9260>
  40c31c:	mov	w26, w15
  40c320:	mov	w22, w14
  40c324:	mov	x10, xzr
  40c328:	add	x8, x8, #0x1
  40c32c:	b	40c340 <__fxstatat@plt+0x9250>
  40c330:	ldrb	w9, [x8, x10]
  40c334:	add	x27, x10, #0x1
  40c338:	mov	x10, x27
  40c33c:	cbz	w9, 40c35c <__fxstatat@plt+0x926c>
  40c340:	cmp	x10, x24
  40c344:	b.cs	40c330 <__fxstatat@plt+0x9240>  // b.hs, b.nlast
  40c348:	strb	w9, [x28, x10]
  40c34c:	b	40c330 <__fxstatat@plt+0x9240>
  40c350:	mov	w26, w15
  40c354:	mov	w22, w14
  40c358:	mov	x27, xzr
  40c35c:	ldur	x25, [x29, #-88]
  40c360:	mov	x0, x25
  40c364:	bl	402920 <strlen@plt>
  40c368:	stur	x0, [x29, #-32]
  40c36c:	mov	w16, #0x1                   	// #1
  40c370:	stur	x25, [x29, #-64]
  40c374:	mov	w17, w21
  40c378:	mov	w14, w22
  40c37c:	mov	w15, w26
  40c380:	ldp	x8, x9, [x29, #-40]
  40c384:	eor	w18, w17, #0x1
  40c388:	stur	w18, [x29, #-68]
  40c38c:	mov	x22, xzr
  40c390:	cmp	x8, #0x0
  40c394:	cset	w8, eq  // eq = none
  40c398:	cmp	x9, #0x0
  40c39c:	cset	w9, ne  // ne = any
  40c3a0:	cmp	w20, #0x2
  40c3a4:	cset	w10, ne  // ne = any
  40c3a8:	and	w13, w10, w16
  40c3ac:	and	w12, w9, w17
  40c3b0:	orr	w10, w10, w18
  40c3b4:	and	w18, w9, w13
  40c3b8:	orr	w9, w13, w17
  40c3bc:	eor	w9, w9, #0x1
  40c3c0:	cset	w11, eq  // eq = none
  40c3c4:	orr	w8, w8, w9
  40c3c8:	and	w12, w16, w12
  40c3cc:	str	w10, [sp, #92]
  40c3d0:	and	w10, w11, w17
  40c3d4:	stur	w8, [x29, #-24]
  40c3d8:	eor	w8, w16, #0x1
  40c3dc:	stp	w10, w12, [sp, #60]
  40c3e0:	stur	w16, [x29, #-72]
  40c3e4:	str	w8, [sp, #68]
  40c3e8:	stp	w17, w20, [x29, #-48]
  40c3ec:	stur	w18, [x29, #-52]
  40c3f0:	cmn	x23, #0x1
  40c3f4:	b.eq	40c404 <__fxstatat@plt+0x9314>  // b.none
  40c3f8:	cmp	x22, x23
  40c3fc:	b.ne	40c40c <__fxstatat@plt+0x931c>  // b.any
  40c400:	b	40cd48 <__fxstatat@plt+0x9c58>
  40c404:	ldrb	w8, [x19, x22]
  40c408:	cbz	w8, 40cd50 <__fxstatat@plt+0x9c60>
  40c40c:	cbz	w18, 40c454 <__fxstatat@plt+0x9364>
  40c410:	ldur	x8, [x29, #-32]
  40c414:	cmp	x8, #0x2
  40c418:	add	x20, x22, x8
  40c41c:	b.cc	40c448 <__fxstatat@plt+0x9358>  // b.lo, b.ul, b.last
  40c420:	cmn	x23, #0x1
  40c424:	b.ne	40c448 <__fxstatat@plt+0x9358>  // b.any
  40c428:	mov	x0, x19
  40c42c:	mov	w21, w14
  40c430:	mov	w25, w15
  40c434:	bl	402920 <strlen@plt>
  40c438:	ldp	w18, w17, [x29, #-52]
  40c43c:	mov	x23, x0
  40c440:	mov	w15, w25
  40c444:	mov	w14, w21
  40c448:	cmp	x20, x23
  40c44c:	b.ls	40c468 <__fxstatat@plt+0x9378>  // b.plast
  40c450:	ldur	w20, [x29, #-44]
  40c454:	mov	w25, wzr
  40c458:	ldrb	w21, [x19, x22]
  40c45c:	cmp	w21, #0x7e
  40c460:	b.ls	40c4b4 <__fxstatat@plt+0x93c4>  // b.plast
  40c464:	b	40c704 <__fxstatat@plt+0x9614>
  40c468:	ldur	x1, [x29, #-64]
  40c46c:	ldur	x2, [x29, #-32]
  40c470:	add	x0, x19, x22
  40c474:	mov	w26, w15
  40c478:	mov	w21, w14
  40c47c:	bl	402c20 <bcmp@plt>
  40c480:	ldur	w9, [x29, #-68]
  40c484:	ldur	w20, [x29, #-44]
  40c488:	cmp	w0, #0x0
  40c48c:	cset	w8, ne  // ne = any
  40c490:	orr	w8, w8, w9
  40c494:	cset	w25, eq  // eq = none
  40c498:	tbz	w8, #0, 40ce10 <__fxstatat@plt+0x9d20>
  40c49c:	ldp	w18, w17, [x29, #-52]
  40c4a0:	mov	w14, w21
  40c4a4:	mov	w15, w26
  40c4a8:	ldrb	w21, [x19, x22]
  40c4ac:	cmp	w21, #0x7e
  40c4b0:	b.hi	40c704 <__fxstatat@plt+0x9614>  // b.pmore
  40c4b4:	adrp	x13, 415000 <__fxstatat@plt+0x11f10>
  40c4b8:	add	x13, x13, #0xd93
  40c4bc:	adr	x12, 40c4e0 <__fxstatat@plt+0x93f0>
  40c4c0:	ldrb	w9, [x13, x21]
  40c4c4:	add	x12, x12, x9, lsl #2
  40c4c8:	mov	w10, wzr
  40c4cc:	mov	w8, wzr
  40c4d0:	mov	w26, #0x1                   	// #1
  40c4d4:	mov	w11, #0x6e                  	// #110
  40c4d8:	mov	w9, #0x61                  	// #97
  40c4dc:	br	x12
  40c4e0:	ldur	w9, [x29, #-24]
  40c4e4:	tbnz	w9, #0, 40c504 <__fxstatat@plt+0x9414>
  40c4e8:	ldur	x10, [x29, #-40]
  40c4ec:	lsr	w9, w21, #5
  40c4f0:	ldr	w9, [x10, w9, uxtw #2]
  40c4f4:	lsr	w9, w9, w21
  40c4f8:	tbz	w9, #0, 40c504 <__fxstatat@plt+0x9414>
  40c4fc:	mov	w9, w21
  40c500:	b	40c50c <__fxstatat@plt+0x941c>
  40c504:	mov	w9, w21
  40c508:	cbz	w25, 40c744 <__fxstatat@plt+0x9654>
  40c50c:	tbnz	w17, #0, 40cdd0 <__fxstatat@plt+0x9ce0>
  40c510:	cmp	w20, #0x2
  40c514:	cset	w8, ne  // ne = any
  40c518:	orr	w8, w8, w15
  40c51c:	tbnz	w8, #0, 40c558 <__fxstatat@plt+0x9468>
  40c520:	cmp	x27, x24
  40c524:	b.cs	40c590 <__fxstatat@plt+0x94a0>  // b.hs, b.nlast
  40c528:	mov	w8, #0x27                  	// #39
  40c52c:	strb	w8, [x28, x27]
  40c530:	add	x8, x27, #0x1
  40c534:	cmp	x8, x24
  40c538:	b.cc	40c59c <__fxstatat@plt+0x94ac>  // b.lo, b.ul, b.last
  40c53c:	add	x8, x27, #0x2
  40c540:	cmp	x8, x24
  40c544:	b.cs	40c550 <__fxstatat@plt+0x9460>  // b.hs, b.nlast
  40c548:	mov	w10, #0x27                  	// #39
  40c54c:	strb	w10, [x28, x8]
  40c550:	add	x27, x27, #0x3
  40c554:	mov	w15, #0x1                   	// #1
  40c558:	cmp	x27, x24
  40c55c:	b.cs	40c568 <__fxstatat@plt+0x9478>  // b.hs, b.nlast
  40c560:	mov	w8, #0x5c                  	// #92
  40c564:	strb	w8, [x28, x27]
  40c568:	add	x27, x27, #0x1
  40c56c:	cmp	x27, x24
  40c570:	b.cs	40c578 <__fxstatat@plt+0x9488>  // b.hs, b.nlast
  40c574:	strb	w9, [x28, x27]
  40c578:	add	x27, x27, #0x1
  40c57c:	and	w14, w14, w26
  40c580:	add	x22, x22, #0x1
  40c584:	cmn	x23, #0x1
  40c588:	b.ne	40c3f8 <__fxstatat@plt+0x9308>  // b.any
  40c58c:	b	40c404 <__fxstatat@plt+0x9314>
  40c590:	add	x8, x27, #0x1
  40c594:	cmp	x8, x24
  40c598:	b.cs	40c53c <__fxstatat@plt+0x944c>  // b.hs, b.nlast
  40c59c:	mov	w10, #0x24                  	// #36
  40c5a0:	strb	w10, [x28, x8]
  40c5a4:	add	x8, x27, #0x2
  40c5a8:	cmp	x8, x24
  40c5ac:	b.cc	40c548 <__fxstatat@plt+0x9458>  // b.lo, b.ul, b.last
  40c5b0:	b	40c550 <__fxstatat@plt+0x9460>
  40c5b4:	cmp	x23, #0x1
  40c5b8:	b.eq	40c5dc <__fxstatat@plt+0x94ec>  // b.none
  40c5bc:	cmn	x23, #0x1
  40c5c0:	b.ne	40c5e0 <__fxstatat@plt+0x94f0>  // b.any
  40c5c4:	ldrb	w8, [x19, #1]
  40c5c8:	cbz	w8, 40c5dc <__fxstatat@plt+0x94ec>
  40c5cc:	mov	w8, wzr
  40c5d0:	mov	w26, wzr
  40c5d4:	mov	x23, #0xffffffffffffffff    	// #-1
  40c5d8:	b	40c4e0 <__fxstatat@plt+0x93f0>
  40c5dc:	cbz	x22, 40c5ec <__fxstatat@plt+0x94fc>
  40c5e0:	mov	w8, wzr
  40c5e4:	mov	w26, wzr
  40c5e8:	b	40c4e0 <__fxstatat@plt+0x93f0>
  40c5ec:	mov	w10, #0x1                   	// #1
  40c5f0:	cmp	w20, #0x2
  40c5f4:	b.ne	40c5fc <__fxstatat@plt+0x950c>  // b.any
  40c5f8:	tbnz	w17, #0, 40cdd0 <__fxstatat@plt+0x9ce0>
  40c5fc:	mov	w8, wzr
  40c600:	mov	w26, w10
  40c604:	b	40c4e0 <__fxstatat@plt+0x93f0>
  40c608:	cmp	w20, #0x2
  40c60c:	b.ne	40c72c <__fxstatat@plt+0x963c>  // b.any
  40c610:	tbz	w17, #0, 40c738 <__fxstatat@plt+0x9648>
  40c614:	b	40cdd0 <__fxstatat@plt+0x9ce0>
  40c618:	mov	w9, #0x66                  	// #102
  40c61c:	b	40c788 <__fxstatat@plt+0x9698>
  40c620:	mov	w11, #0x74                  	// #116
  40c624:	b	40c634 <__fxstatat@plt+0x9544>
  40c628:	mov	w9, #0x62                  	// #98
  40c62c:	b	40c788 <__fxstatat@plt+0x9698>
  40c630:	mov	w11, #0x72                  	// #114
  40c634:	ldr	w8, [sp, #92]
  40c638:	mov	w9, w11
  40c63c:	tbnz	w8, #0, 40c788 <__fxstatat@plt+0x9698>
  40c640:	b	40cdd0 <__fxstatat@plt+0x9ce0>
  40c644:	ldur	w8, [x29, #-72]
  40c648:	tbz	w8, #0, 40c79c <__fxstatat@plt+0x96ac>
  40c64c:	cmp	w20, #0x2
  40c650:	tbnz	w17, #0, 40cee0 <__fxstatat@plt+0x9df0>
  40c654:	cset	w8, ne  // ne = any
  40c658:	orr	w8, w8, w15
  40c65c:	tbz	w8, #0, 40c970 <__fxstatat@plt+0x9880>
  40c660:	mov	x8, x27
  40c664:	cmp	x8, x24
  40c668:	b.cc	40c9b0 <__fxstatat@plt+0x98c0>  // b.lo, b.ul, b.last
  40c66c:	b	40c9b8 <__fxstatat@plt+0x98c8>
  40c670:	cmp	w20, #0x5
  40c674:	b.eq	40c8d0 <__fxstatat@plt+0x97e0>  // b.none
  40c678:	cmp	w20, #0x2
  40c67c:	b.ne	40c960 <__fxstatat@plt+0x9870>  // b.any
  40c680:	tbz	w17, #0, 40c960 <__fxstatat@plt+0x9870>
  40c684:	b	40cdd0 <__fxstatat@plt+0x9ce0>
  40c688:	mov	w9, #0x76                  	// #118
  40c68c:	b	40c788 <__fxstatat@plt+0x9698>
  40c690:	cmp	w20, #0x2
  40c694:	b.ne	40c7ac <__fxstatat@plt+0x96bc>  // b.any
  40c698:	tbnz	w17, #0, 40cdd0 <__fxstatat@plt+0x9ce0>
  40c69c:	ldr	x10, [sp, #72]
  40c6a0:	cmp	x24, #0x0
  40c6a4:	cset	w8, eq  // eq = none
  40c6a8:	cmp	x10, #0x0
  40c6ac:	cset	w9, ne  // ne = any
  40c6b0:	orr	w8, w9, w8
  40c6b4:	cmp	w8, #0x0
  40c6b8:	csel	x10, x10, x24, ne  // ne = any
  40c6bc:	csel	x24, x24, xzr, ne  // ne = any
  40c6c0:	cmp	x27, x24
  40c6c4:	str	x10, [sp, #72]
  40c6c8:	b.cs	40c8ac <__fxstatat@plt+0x97bc>  // b.hs, b.nlast
  40c6cc:	mov	w8, #0x27                  	// #39
  40c6d0:	strb	w8, [x28, x27]
  40c6d4:	add	x8, x27, #0x1
  40c6d8:	cmp	x8, x24
  40c6dc:	b.cc	40c8b8 <__fxstatat@plt+0x97c8>  // b.lo, b.ul, b.last
  40c6e0:	add	x8, x27, #0x2
  40c6e4:	cmp	x8, x24
  40c6e8:	b.cs	40c6f4 <__fxstatat@plt+0x9604>  // b.hs, b.nlast
  40c6ec:	mov	w9, #0x27                  	// #39
  40c6f0:	strb	w9, [x28, x8]
  40c6f4:	mov	w15, wzr
  40c6f8:	mov	w8, wzr
  40c6fc:	add	x27, x27, #0x3
  40c700:	b	40c7b0 <__fxstatat@plt+0x96c0>
  40c704:	ldr	x8, [sp, #32]
  40c708:	stp	w15, w14, [sp, #24]
  40c70c:	cmp	x8, #0x1
  40c710:	b.ne	40c7c4 <__fxstatat@plt+0x96d4>  // b.any
  40c714:	bl	402db0 <__ctype_b_loc@plt>
  40c718:	ldr	x8, [x0]
  40c71c:	mov	w20, #0x1                   	// #1
  40c720:	ldrh	w8, [x8, x21, lsl #1]
  40c724:	ubfx	w26, w8, #14, #1
  40c728:	b	40cb20 <__fxstatat@plt+0x9a30>
  40c72c:	ldr	w8, [sp, #64]
  40c730:	mov	w9, #0x5c                  	// #92
  40c734:	tbz	w8, #0, 40c788 <__fxstatat@plt+0x9698>
  40c738:	mov	w8, wzr
  40c73c:	mov	w26, wzr
  40c740:	mov	w21, #0x5c                  	// #92
  40c744:	tbnz	w8, #0, 40c778 <__fxstatat@plt+0x9688>
  40c748:	tbz	w15, #0, 40c778 <__fxstatat@plt+0x9688>
  40c74c:	cmp	x27, x24
  40c750:	b.cs	40c75c <__fxstatat@plt+0x966c>  // b.hs, b.nlast
  40c754:	mov	w8, #0x27                  	// #39
  40c758:	strb	w8, [x28, x27]
  40c75c:	add	x8, x27, #0x1
  40c760:	cmp	x8, x24
  40c764:	b.cs	40c770 <__fxstatat@plt+0x9680>  // b.hs, b.nlast
  40c768:	mov	w9, #0x27                  	// #39
  40c76c:	strb	w9, [x28, x8]
  40c770:	mov	w15, wzr
  40c774:	add	x27, x27, #0x2
  40c778:	mov	w9, w21
  40c77c:	cmp	x27, x24
  40c780:	b.cc	40c574 <__fxstatat@plt+0x9484>  // b.lo, b.ul, b.last
  40c784:	b	40c578 <__fxstatat@plt+0x9488>
  40c788:	ldur	w10, [x29, #-72]
  40c78c:	mov	w8, wzr
  40c790:	mov	w26, wzr
  40c794:	tbz	w10, #0, 40c4e0 <__fxstatat@plt+0x93f0>
  40c798:	b	40c50c <__fxstatat@plt+0x941c>
  40c79c:	ldr	w8, [sp, #88]
  40c7a0:	tbnz	w8, #0, 40c580 <__fxstatat@plt+0x9490>
  40c7a4:	mov	w21, wzr
  40c7a8:	b	40c5e0 <__fxstatat@plt+0x94f0>
  40c7ac:	mov	w8, wzr
  40c7b0:	mov	w9, #0x1                   	// #1
  40c7b4:	mov	w21, #0x27                  	// #39
  40c7b8:	str	w9, [sp, #84]
  40c7bc:	mov	w26, #0x1                   	// #1
  40c7c0:	b	40c4e0 <__fxstatat@plt+0x93f0>
  40c7c4:	cmn	x23, #0x1
  40c7c8:	stur	xzr, [x29, #-16]
  40c7cc:	b.eq	40ca44 <__fxstatat@plt+0x9954>  // b.none
  40c7d0:	ldr	w8, [sp, #60]
  40c7d4:	stp	x23, x19, [sp, #40]
  40c7d8:	tbz	w8, #0, 40ca5c <__fxstatat@plt+0x996c>
  40c7dc:	ldur	x8, [x29, #-80]
  40c7e0:	mov	x20, xzr
  40c7e4:	mov	w26, #0x1                   	// #1
  40c7e8:	add	x8, x8, x22
  40c7ec:	str	x8, [sp, #16]
  40c7f0:	b	40c81c <__fxstatat@plt+0x972c>
  40c7f4:	ldur	w0, [x29, #-20]
  40c7f8:	bl	402ff0 <iswprint@plt>
  40c7fc:	cmp	w0, #0x0
  40c800:	cset	w8, ne  // ne = any
  40c804:	sub	x0, x29, #0x10
  40c808:	and	w26, w26, w8
  40c80c:	add	x20, x23, x20
  40c810:	bl	402d10 <mbsinit@plt>
  40c814:	ldr	x23, [sp, #40]
  40c818:	cbnz	w0, 40cb1c <__fxstatat@plt+0x9a2c>
  40c81c:	ldr	x8, [sp, #48]
  40c820:	mov	x19, x28
  40c824:	add	x28, x20, x22
  40c828:	sub	x2, x23, x28
  40c82c:	add	x1, x8, x28
  40c830:	sub	x0, x29, #0x14
  40c834:	sub	x3, x29, #0x10
  40c838:	bl	4122bc <__fxstatat@plt+0xf1cc>
  40c83c:	cmn	x0, #0x2
  40c840:	b.eq	40cadc <__fxstatat@plt+0x99ec>  // b.none
  40c844:	mov	x23, x0
  40c848:	cmn	x0, #0x1
  40c84c:	b.eq	40cacc <__fxstatat@plt+0x99dc>  // b.none
  40c850:	mov	x28, x19
  40c854:	cbz	x23, 40cad4 <__fxstatat@plt+0x99e4>
  40c858:	ldr	x19, [sp, #48]
  40c85c:	cmp	x23, #0x2
  40c860:	b.cc	40c7f4 <__fxstatat@plt+0x9704>  // b.lo, b.ul, b.last
  40c864:	ldr	x9, [sp, #16]
  40c868:	sub	x8, x23, #0x1
  40c86c:	add	x9, x9, x20
  40c870:	b	40c880 <__fxstatat@plt+0x9790>
  40c874:	subs	x8, x8, #0x1
  40c878:	add	x9, x9, #0x1
  40c87c:	b.eq	40c7f4 <__fxstatat@plt+0x9704>  // b.none
  40c880:	ldrb	w10, [x9]
  40c884:	sub	w10, w10, #0x5b
  40c888:	cmp	w10, #0x21
  40c88c:	b.hi	40c874 <__fxstatat@plt+0x9784>  // b.pmore
  40c890:	mov	w11, #0x1                   	// #1
  40c894:	lsl	x10, x11, x10
  40c898:	mov	x11, #0x2b                  	// #43
  40c89c:	movk	x11, #0x2, lsl #32
  40c8a0:	tst	x10, x11
  40c8a4:	b.eq	40c874 <__fxstatat@plt+0x9784>  // b.none
  40c8a8:	b	40cdf8 <__fxstatat@plt+0x9d08>
  40c8ac:	add	x8, x27, #0x1
  40c8b0:	cmp	x8, x24
  40c8b4:	b.cs	40c6e0 <__fxstatat@plt+0x95f0>  // b.hs, b.nlast
  40c8b8:	mov	w9, #0x5c                  	// #92
  40c8bc:	strb	w9, [x28, x8]
  40c8c0:	add	x8, x27, #0x2
  40c8c4:	cmp	x8, x24
  40c8c8:	b.cc	40c6ec <__fxstatat@plt+0x95fc>  // b.lo, b.ul, b.last
  40c8cc:	b	40c6f4 <__fxstatat@plt+0x9604>
  40c8d0:	ldr	w8, [sp, #88]
  40c8d4:	tbz	w8, #2, 40c960 <__fxstatat@plt+0x9870>
  40c8d8:	add	x9, x22, #0x2
  40c8dc:	cmp	x9, x23
  40c8e0:	b.cs	40c960 <__fxstatat@plt+0x9870>  // b.hs, b.nlast
  40c8e4:	add	x8, x22, x19
  40c8e8:	ldrb	w8, [x8, #1]
  40c8ec:	cmp	w8, #0x3f
  40c8f0:	b.ne	40c960 <__fxstatat@plt+0x9870>  // b.any
  40c8f4:	ldrb	w21, [x19, x9]
  40c8f8:	mov	w8, wzr
  40c8fc:	cmp	w21, #0x3e
  40c900:	b.hi	40cd3c <__fxstatat@plt+0x9c4c>  // b.pmore
  40c904:	mov	w10, #0x1                   	// #1
  40c908:	mov	x11, #0xa38200000000        	// #179778741075968
  40c90c:	lsl	x10, x10, x21
  40c910:	movk	x11, #0x7000, lsl #48
  40c914:	tst	x10, x11
  40c918:	b.eq	40cd3c <__fxstatat@plt+0x9c4c>  // b.none
  40c91c:	tbnz	w17, #0, 40cdd0 <__fxstatat@plt+0x9ce0>
  40c920:	cmp	x27, x24
  40c924:	b.cs	40ccf4 <__fxstatat@plt+0x9c04>  // b.hs, b.nlast
  40c928:	mov	w8, #0x3f                  	// #63
  40c92c:	strb	w8, [x28, x27]
  40c930:	add	x8, x27, #0x1
  40c934:	cmp	x8, x24
  40c938:	b.cc	40cd00 <__fxstatat@plt+0x9c10>  // b.lo, b.ul, b.last
  40c93c:	add	x8, x27, #0x2
  40c940:	cmp	x8, x24
  40c944:	b.cs	40cd14 <__fxstatat@plt+0x9c24>  // b.hs, b.nlast
  40c948:	mov	w10, #0x22                  	// #34
  40c94c:	strb	w10, [x28, x8]
  40c950:	add	x8, x27, #0x3
  40c954:	cmp	x8, x24
  40c958:	b.cc	40cd20 <__fxstatat@plt+0x9c30>  // b.lo, b.ul, b.last
  40c95c:	b	40cd28 <__fxstatat@plt+0x9c38>
  40c960:	mov	w8, wzr
  40c964:	mov	w26, wzr
  40c968:	mov	w21, #0x3f                  	// #63
  40c96c:	b	40c4e0 <__fxstatat@plt+0x93f0>
  40c970:	cmp	x27, x24
  40c974:	b.cs	40ca20 <__fxstatat@plt+0x9930>  // b.hs, b.nlast
  40c978:	mov	w8, #0x27                  	// #39
  40c97c:	strb	w8, [x28, x27]
  40c980:	add	x8, x27, #0x1
  40c984:	cmp	x8, x24
  40c988:	b.cc	40ca2c <__fxstatat@plt+0x993c>  // b.lo, b.ul, b.last
  40c98c:	add	x8, x27, #0x2
  40c990:	cmp	x8, x24
  40c994:	b.cs	40c9a0 <__fxstatat@plt+0x98b0>  // b.hs, b.nlast
  40c998:	mov	w9, #0x27                  	// #39
  40c99c:	strb	w9, [x28, x8]
  40c9a0:	add	x8, x27, #0x3
  40c9a4:	mov	w15, #0x1                   	// #1
  40c9a8:	cmp	x8, x24
  40c9ac:	b.cs	40c9b8 <__fxstatat@plt+0x98c8>  // b.hs, b.nlast
  40c9b0:	mov	w9, #0x5c                  	// #92
  40c9b4:	strb	w9, [x28, x8]
  40c9b8:	cmp	w20, #0x2
  40c9bc:	add	x27, x8, #0x1
  40c9c0:	b.eq	40ca10 <__fxstatat@plt+0x9920>  // b.none
  40c9c4:	add	x9, x22, #0x1
  40c9c8:	cmp	x9, x23
  40c9cc:	b.cs	40ca10 <__fxstatat@plt+0x9920>  // b.hs, b.nlast
  40c9d0:	ldrb	w9, [x19, x9]
  40c9d4:	sub	w9, w9, #0x30
  40c9d8:	cmp	w9, #0x9
  40c9dc:	b.hi	40ca10 <__fxstatat@plt+0x9920>  // b.pmore
  40c9e0:	cmp	x27, x24
  40c9e4:	b.cs	40c9f0 <__fxstatat@plt+0x9900>  // b.hs, b.nlast
  40c9e8:	mov	w9, #0x30                  	// #48
  40c9ec:	strb	w9, [x28, x27]
  40c9f0:	add	x9, x8, #0x2
  40c9f4:	cmp	x9, x24
  40c9f8:	b.cs	40ca04 <__fxstatat@plt+0x9914>  // b.hs, b.nlast
  40c9fc:	mov	w10, #0x30                  	// #48
  40ca00:	strb	w10, [x28, x9]
  40ca04:	mov	w26, wzr
  40ca08:	add	x27, x8, #0x3
  40ca0c:	b	40ca14 <__fxstatat@plt+0x9924>
  40ca10:	mov	w26, wzr
  40ca14:	mov	w8, #0x1                   	// #1
  40ca18:	mov	w21, #0x30                  	// #48
  40ca1c:	b	40c4e0 <__fxstatat@plt+0x93f0>
  40ca20:	add	x8, x27, #0x1
  40ca24:	cmp	x8, x24
  40ca28:	b.cs	40c98c <__fxstatat@plt+0x989c>  // b.hs, b.nlast
  40ca2c:	mov	w9, #0x24                  	// #36
  40ca30:	strb	w9, [x28, x8]
  40ca34:	add	x8, x27, #0x2
  40ca38:	cmp	x8, x24
  40ca3c:	b.cc	40c998 <__fxstatat@plt+0x98a8>  // b.lo, b.ul, b.last
  40ca40:	b	40c9a0 <__fxstatat@plt+0x98b0>
  40ca44:	mov	x0, x19
  40ca48:	bl	402920 <strlen@plt>
  40ca4c:	mov	x23, x0
  40ca50:	ldr	w8, [sp, #60]
  40ca54:	stp	x23, x19, [sp, #40]
  40ca58:	tbnz	w8, #0, 40c7dc <__fxstatat@plt+0x96ec>
  40ca5c:	mov	x20, xzr
  40ca60:	mov	w26, #0x1                   	// #1
  40ca64:	ldr	x8, [sp, #48]
  40ca68:	mov	x19, x28
  40ca6c:	add	x28, x20, x22
  40ca70:	sub	x2, x23, x28
  40ca74:	add	x1, x8, x28
  40ca78:	sub	x0, x29, #0x14
  40ca7c:	sub	x3, x29, #0x10
  40ca80:	bl	4122bc <__fxstatat@plt+0xf1cc>
  40ca84:	cmn	x0, #0x2
  40ca88:	b.eq	40cadc <__fxstatat@plt+0x99ec>  // b.none
  40ca8c:	mov	x23, x0
  40ca90:	cmn	x0, #0x1
  40ca94:	b.eq	40cacc <__fxstatat@plt+0x99dc>  // b.none
  40ca98:	mov	x28, x19
  40ca9c:	cbz	x23, 40cad4 <__fxstatat@plt+0x99e4>
  40caa0:	ldur	w0, [x29, #-20]
  40caa4:	bl	402ff0 <iswprint@plt>
  40caa8:	cmp	w0, #0x0
  40caac:	cset	w8, ne  // ne = any
  40cab0:	sub	x0, x29, #0x10
  40cab4:	and	w26, w26, w8
  40cab8:	add	x20, x23, x20
  40cabc:	bl	402d10 <mbsinit@plt>
  40cac0:	ldr	x23, [sp, #40]
  40cac4:	cbz	w0, 40ca64 <__fxstatat@plt+0x9974>
  40cac8:	b	40cb1c <__fxstatat@plt+0x9a2c>
  40cacc:	mov	w26, wzr
  40cad0:	mov	x28, x19
  40cad4:	ldr	x23, [sp, #40]
  40cad8:	b	40cb1c <__fxstatat@plt+0x9a2c>
  40cadc:	ldr	x23, [sp, #40]
  40cae0:	cmp	x28, x23
  40cae4:	b.cs	40cb14 <__fxstatat@plt+0x9a24>  // b.hs, b.nlast
  40cae8:	sub	x8, x23, x22
  40caec:	ldr	x9, [sp, #48]
  40caf0:	ldrb	w9, [x9, x28]
  40caf4:	cbz	w9, 40cb14 <__fxstatat@plt+0x9a24>
  40caf8:	add	x20, x20, #0x1
  40cafc:	add	x28, x20, x22
  40cb00:	cmp	x28, x23
  40cb04:	b.cc	40caec <__fxstatat@plt+0x99fc>  // b.lo, b.ul, b.last
  40cb08:	mov	w26, wzr
  40cb0c:	mov	x20, x8
  40cb10:	b	40cb18 <__fxstatat@plt+0x9a28>
  40cb14:	mov	w26, wzr
  40cb18:	mov	x28, x19
  40cb1c:	ldr	x19, [sp, #48]
  40cb20:	ldr	w8, [sp, #68]
  40cb24:	ldp	w15, w14, [sp, #24]
  40cb28:	ldp	w18, w17, [x29, #-52]
  40cb2c:	cmp	x20, #0x1
  40cb30:	orr	w8, w26, w8
  40cb34:	b.hi	40cb48 <__fxstatat@plt+0x9a58>  // b.pmore
  40cb38:	tbz	w8, #0, 40cb48 <__fxstatat@plt+0x9a58>
  40cb3c:	ldur	w20, [x29, #-44]
  40cb40:	mov	w8, wzr
  40cb44:	b	40c4e0 <__fxstatat@plt+0x93f0>
  40cb48:	add	x9, x20, x22
  40cb4c:	ldur	w20, [x29, #-44]
  40cb50:	mov	w10, wzr
  40cb54:	b	40cb68 <__fxstatat@plt+0x9a78>
  40cb58:	ldur	x12, [x29, #-80]
  40cb5c:	add	x27, x27, #0x1
  40cb60:	ldrb	w21, [x12, x22]
  40cb64:	mov	x22, x11
  40cb68:	tbz	w8, #0, 40cb98 <__fxstatat@plt+0x9aa8>
  40cb6c:	tbz	w25, #0, 40cc04 <__fxstatat@plt+0x9b14>
  40cb70:	cmp	x27, x24
  40cb74:	b.cs	40cb80 <__fxstatat@plt+0x9a90>  // b.hs, b.nlast
  40cb78:	mov	w11, #0x5c                  	// #92
  40cb7c:	strb	w11, [x28, x27]
  40cb80:	mov	w25, wzr
  40cb84:	add	x27, x27, #0x1
  40cb88:	add	x11, x22, #0x1
  40cb8c:	cmp	x9, x11
  40cb90:	b.hi	40cc14 <__fxstatat@plt+0x9b24>  // b.pmore
  40cb94:	b	40cce8 <__fxstatat@plt+0x9bf8>
  40cb98:	tbnz	w17, #0, 40cdd0 <__fxstatat@plt+0x9ce0>
  40cb9c:	cmp	w20, #0x2
  40cba0:	cset	w10, ne  // ne = any
  40cba4:	orr	w10, w10, w15
  40cba8:	tbz	w10, #0, 40cc5c <__fxstatat@plt+0x9b6c>
  40cbac:	cmp	x27, x24
  40cbb0:	b.cs	40cc9c <__fxstatat@plt+0x9bac>  // b.hs, b.nlast
  40cbb4:	mov	w10, #0x5c                  	// #92
  40cbb8:	strb	w10, [x28, x27]
  40cbbc:	add	x10, x27, #0x1
  40cbc0:	cmp	x10, x24
  40cbc4:	b.cc	40cca8 <__fxstatat@plt+0x9bb8>  // b.lo, b.ul, b.last
  40cbc8:	add	x10, x27, #0x2
  40cbcc:	cmp	x10, x24
  40cbd0:	b.cs	40cbe0 <__fxstatat@plt+0x9af0>  // b.hs, b.nlast
  40cbd4:	mov	w11, #0x30                  	// #48
  40cbd8:	bfxil	w11, w21, #3, #3
  40cbdc:	strb	w11, [x28, x10]
  40cbe0:	mov	w11, #0x30                  	// #48
  40cbe4:	bfxil	w11, w21, #0, #3
  40cbe8:	add	x27, x27, #0x3
  40cbec:	mov	w10, #0x1                   	// #1
  40cbf0:	mov	w21, w11
  40cbf4:	add	x11, x22, #0x1
  40cbf8:	cmp	x9, x11
  40cbfc:	b.hi	40cc14 <__fxstatat@plt+0x9b24>  // b.pmore
  40cc00:	b	40cce8 <__fxstatat@plt+0x9bf8>
  40cc04:	mov	w25, wzr
  40cc08:	add	x11, x22, #0x1
  40cc0c:	cmp	x9, x11
  40cc10:	b.ls	40cce8 <__fxstatat@plt+0x9bf8>  // b.plast
  40cc14:	and	w12, w10, #0x1
  40cc18:	orn	w12, w12, w15
  40cc1c:	tbnz	w12, #0, 40cc4c <__fxstatat@plt+0x9b5c>
  40cc20:	cmp	x27, x24
  40cc24:	b.cs	40cc30 <__fxstatat@plt+0x9b40>  // b.hs, b.nlast
  40cc28:	mov	w12, #0x27                  	// #39
  40cc2c:	strb	w12, [x28, x27]
  40cc30:	add	x12, x27, #0x1
  40cc34:	cmp	x12, x24
  40cc38:	b.cs	40cc44 <__fxstatat@plt+0x9b54>  // b.hs, b.nlast
  40cc3c:	mov	w13, #0x27                  	// #39
  40cc40:	strb	w13, [x28, x12]
  40cc44:	mov	w15, wzr
  40cc48:	add	x27, x27, #0x2
  40cc4c:	cmp	x27, x24
  40cc50:	b.cs	40cb58 <__fxstatat@plt+0x9a68>  // b.hs, b.nlast
  40cc54:	strb	w21, [x28, x27]
  40cc58:	b	40cb58 <__fxstatat@plt+0x9a68>
  40cc5c:	cmp	x27, x24
  40cc60:	b.cs	40ccc4 <__fxstatat@plt+0x9bd4>  // b.hs, b.nlast
  40cc64:	mov	w10, #0x27                  	// #39
  40cc68:	strb	w10, [x28, x27]
  40cc6c:	add	x10, x27, #0x1
  40cc70:	cmp	x10, x24
  40cc74:	b.cc	40ccd0 <__fxstatat@plt+0x9be0>  // b.lo, b.ul, b.last
  40cc78:	add	x10, x27, #0x2
  40cc7c:	cmp	x10, x24
  40cc80:	b.cs	40cc8c <__fxstatat@plt+0x9b9c>  // b.hs, b.nlast
  40cc84:	mov	w11, #0x27                  	// #39
  40cc88:	strb	w11, [x28, x10]
  40cc8c:	add	x27, x27, #0x3
  40cc90:	mov	w15, #0x1                   	// #1
  40cc94:	cmp	x27, x24
  40cc98:	b.cc	40cbb4 <__fxstatat@plt+0x9ac4>  // b.lo, b.ul, b.last
  40cc9c:	add	x10, x27, #0x1
  40cca0:	cmp	x10, x24
  40cca4:	b.cs	40cbc8 <__fxstatat@plt+0x9ad8>  // b.hs, b.nlast
  40cca8:	mov	w11, #0x30                  	// #48
  40ccac:	bfxil	w11, w21, #6, #2
  40ccb0:	strb	w11, [x28, x10]
  40ccb4:	add	x10, x27, #0x2
  40ccb8:	cmp	x10, x24
  40ccbc:	b.cc	40cbd4 <__fxstatat@plt+0x9ae4>  // b.lo, b.ul, b.last
  40ccc0:	b	40cbe0 <__fxstatat@plt+0x9af0>
  40ccc4:	add	x10, x27, #0x1
  40ccc8:	cmp	x10, x24
  40cccc:	b.cs	40cc78 <__fxstatat@plt+0x9b88>  // b.hs, b.nlast
  40ccd0:	mov	w11, #0x24                  	// #36
  40ccd4:	strb	w11, [x28, x10]
  40ccd8:	add	x10, x27, #0x2
  40ccdc:	cmp	x10, x24
  40cce0:	b.cc	40cc84 <__fxstatat@plt+0x9b94>  // b.lo, b.ul, b.last
  40cce4:	b	40cc8c <__fxstatat@plt+0x9b9c>
  40cce8:	and	w8, w10, #0x1
  40ccec:	tbz	w8, #0, 40c748 <__fxstatat@plt+0x9658>
  40ccf0:	b	40c778 <__fxstatat@plt+0x9688>
  40ccf4:	add	x8, x27, #0x1
  40ccf8:	cmp	x8, x24
  40ccfc:	b.cs	40c93c <__fxstatat@plt+0x984c>  // b.hs, b.nlast
  40cd00:	mov	w10, #0x22                  	// #34
  40cd04:	strb	w10, [x28, x8]
  40cd08:	add	x8, x27, #0x2
  40cd0c:	cmp	x8, x24
  40cd10:	b.cc	40c948 <__fxstatat@plt+0x9858>  // b.lo, b.ul, b.last
  40cd14:	add	x8, x27, #0x3
  40cd18:	cmp	x8, x24
  40cd1c:	b.cs	40cd28 <__fxstatat@plt+0x9c38>  // b.hs, b.nlast
  40cd20:	mov	w10, #0x3f                  	// #63
  40cd24:	strb	w10, [x28, x8]
  40cd28:	mov	w8, wzr
  40cd2c:	mov	w26, wzr
  40cd30:	add	x27, x27, #0x4
  40cd34:	mov	x22, x9
  40cd38:	b	40c4e0 <__fxstatat@plt+0x93f0>
  40cd3c:	mov	w21, #0x3f                  	// #63
  40cd40:	mov	w26, w8
  40cd44:	b	40c4e0 <__fxstatat@plt+0x93f0>
  40cd48:	mov	x23, x22
  40cd4c:	b	40cd54 <__fxstatat@plt+0x9c64>
  40cd50:	mov	x23, #0xffffffffffffffff    	// #-1
  40cd54:	cmp	w20, #0x2
  40cd58:	cset	w8, eq  // eq = none
  40cd5c:	cmp	x27, #0x0
  40cd60:	cset	w9, eq  // eq = none
  40cd64:	and	w8, w8, w9
  40cd68:	and	w8, w17, w8
  40cd6c:	tbnz	w8, #0, 40cdd0 <__fxstatat@plt+0x9ce0>
  40cd70:	cmp	w20, #0x2
  40cd74:	cset	w8, ne  // ne = any
  40cd78:	orr	w8, w17, w8
  40cd7c:	tbnz	w8, #0, 40ce98 <__fxstatat@plt+0x9da8>
  40cd80:	ldr	w8, [sp, #84]
  40cd84:	eor	w8, w8, #0x1
  40cd88:	tbnz	w8, #0, 40ce98 <__fxstatat@plt+0x9da8>
  40cd8c:	mov	x22, x23
  40cd90:	tbnz	w14, #0, 40ce68 <__fxstatat@plt+0x9d78>
  40cd94:	ldr	x23, [sp, #72]
  40cd98:	mov	w21, wzr
  40cd9c:	cbz	x23, 40ce94 <__fxstatat@plt+0x9da4>
  40cda0:	ldur	w8, [x29, #-72]
  40cda4:	mov	w20, #0x2                   	// #2
  40cda8:	mov	w14, w21
  40cdac:	mov	w17, w21
  40cdb0:	cbz	x24, 40bfbc <__fxstatat@plt+0x8ecc>
  40cdb4:	b	40ce98 <__fxstatat@plt+0x9da8>
  40cdb8:	adrp	x20, 415000 <__fxstatat@plt+0x11f10>
  40cdbc:	add	x20, x20, #0xef0
  40cdc0:	b	40c1f0 <__fxstatat@plt+0x9100>
  40cdc4:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40cdc8:	add	x8, x8, #0xef4
  40cdcc:	b	40c284 <__fxstatat@plt+0x9194>
  40cdd0:	ldur	w8, [x29, #-72]
  40cdd4:	ldr	x7, [sp, #96]
  40cdd8:	mov	w9, #0x4                   	// #4
  40cddc:	tst	w8, #0x1
  40cde0:	mov	w8, #0x2                   	// #2
  40cde4:	csel	w8, w9, w8, ne  // ne = any
  40cde8:	cmp	w20, #0x2
  40cdec:	b.ne	40ce14 <__fxstatat@plt+0x9d24>  // b.any
  40cdf0:	mov	w20, w8
  40cdf4:	b	40ce14 <__fxstatat@plt+0x9d24>
  40cdf8:	ldur	w8, [x29, #-72]
  40cdfc:	ldr	x23, [sp, #40]
  40ce00:	mov	w9, #0x4                   	// #4
  40ce04:	tst	w8, #0x1
  40ce08:	mov	w8, #0x2                   	// #2
  40ce0c:	csel	w20, w9, w8, ne  // ne = any
  40ce10:	ldr	x7, [sp, #96]
  40ce14:	ldr	w8, [sp, #88]
  40ce18:	mov	x0, x28
  40ce1c:	mov	x1, x24
  40ce20:	mov	x2, x19
  40ce24:	and	w5, w8, #0xfffffffd
  40ce28:	ldur	x8, [x29, #-88]
  40ce2c:	mov	x3, x23
  40ce30:	mov	w4, w20
  40ce34:	mov	x6, xzr
  40ce38:	str	x8, [sp]
  40ce3c:	bl	40bf40 <__fxstatat@plt+0x8e50>
  40ce40:	mov	x27, x0
  40ce44:	mov	x0, x27
  40ce48:	ldp	x20, x19, [sp, #272]
  40ce4c:	ldp	x22, x21, [sp, #256]
  40ce50:	ldp	x24, x23, [sp, #240]
  40ce54:	ldp	x26, x25, [sp, #224]
  40ce58:	ldp	x28, x27, [sp, #208]
  40ce5c:	ldp	x29, x30, [sp, #192]
  40ce60:	add	sp, sp, #0x120
  40ce64:	ret
  40ce68:	ldur	x8, [x29, #-88]
  40ce6c:	ldr	x1, [sp, #72]
  40ce70:	ldr	w5, [sp, #88]
  40ce74:	ldur	x6, [x29, #-40]
  40ce78:	ldr	x7, [sp, #96]
  40ce7c:	mov	w4, #0x5                   	// #5
  40ce80:	str	x8, [sp]
  40ce84:	mov	x0, x28
  40ce88:	mov	x2, x19
  40ce8c:	mov	x3, x22
  40ce90:	b	40ce3c <__fxstatat@plt+0x9d4c>
  40ce94:	mov	w17, w21
  40ce98:	ldur	x8, [x29, #-64]
  40ce9c:	cbz	x8, 40ced0 <__fxstatat@plt+0x9de0>
  40cea0:	tbnz	w17, #0, 40ced0 <__fxstatat@plt+0x9de0>
  40cea4:	ldrb	w9, [x8]
  40cea8:	cbz	w9, 40ced0 <__fxstatat@plt+0x9de0>
  40ceac:	add	x8, x8, #0x1
  40ceb0:	b	40cec0 <__fxstatat@plt+0x9dd0>
  40ceb4:	ldrb	w9, [x8], #1
  40ceb8:	add	x27, x27, #0x1
  40cebc:	cbz	w9, 40ced0 <__fxstatat@plt+0x9de0>
  40cec0:	cmp	x27, x24
  40cec4:	b.cs	40ceb4 <__fxstatat@plt+0x9dc4>  // b.hs, b.nlast
  40cec8:	strb	w9, [x28, x27]
  40cecc:	b	40ceb4 <__fxstatat@plt+0x9dc4>
  40ced0:	cmp	x27, x24
  40ced4:	b.cs	40ce44 <__fxstatat@plt+0x9d54>  // b.hs, b.nlast
  40ced8:	strb	wzr, [x28, x27]
  40cedc:	b	40ce44 <__fxstatat@plt+0x9d54>
  40cee0:	b.ne	40ce10 <__fxstatat@plt+0x9d20>  // b.any
  40cee4:	mov	w20, #0x4                   	// #4
  40cee8:	b	40ce10 <__fxstatat@plt+0x9d20>
  40ceec:	bl	402cf0 <abort@plt>
  40cef0:	sub	sp, sp, #0x60
  40cef4:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40cef8:	add	x8, x8, #0x940
  40cefc:	cmp	x2, #0x0
  40cf00:	stp	x29, x30, [sp, #16]
  40cf04:	stp	x26, x25, [sp, #32]
  40cf08:	stp	x24, x23, [sp, #48]
  40cf0c:	stp	x22, x21, [sp, #64]
  40cf10:	stp	x20, x19, [sp, #80]
  40cf14:	add	x29, sp, #0x10
  40cf18:	mov	x19, x1
  40cf1c:	mov	x20, x0
  40cf20:	csel	x25, x8, x2, eq  // eq = none
  40cf24:	bl	403040 <__errno_location@plt>
  40cf28:	ldp	w4, w8, [x25]
  40cf2c:	ldp	x7, x9, [x25, #40]
  40cf30:	ldr	w26, [x0]
  40cf34:	add	x23, x25, #0x8
  40cf38:	orr	w22, w8, #0x1
  40cf3c:	mov	x21, x0
  40cf40:	mov	x0, xzr
  40cf44:	mov	x1, xzr
  40cf48:	mov	x2, x20
  40cf4c:	mov	x3, x19
  40cf50:	mov	w5, w22
  40cf54:	mov	x6, x23
  40cf58:	str	x9, [sp]
  40cf5c:	bl	40bf40 <__fxstatat@plt+0x8e50>
  40cf60:	add	x24, x0, #0x1
  40cf64:	mov	x0, x24
  40cf68:	bl	40f8f8 <__fxstatat@plt+0xc808>
  40cf6c:	ldr	w4, [x25]
  40cf70:	ldp	x7, x8, [x25, #40]
  40cf74:	mov	x1, x24
  40cf78:	mov	x2, x20
  40cf7c:	mov	x3, x19
  40cf80:	mov	w5, w22
  40cf84:	mov	x6, x23
  40cf88:	mov	x25, x0
  40cf8c:	str	x8, [sp]
  40cf90:	bl	40bf40 <__fxstatat@plt+0x8e50>
  40cf94:	str	w26, [x21]
  40cf98:	mov	x0, x25
  40cf9c:	ldp	x20, x19, [sp, #80]
  40cfa0:	ldp	x22, x21, [sp, #64]
  40cfa4:	ldp	x24, x23, [sp, #48]
  40cfa8:	ldp	x26, x25, [sp, #32]
  40cfac:	ldp	x29, x30, [sp, #16]
  40cfb0:	add	sp, sp, #0x60
  40cfb4:	ret
  40cfb8:	sub	sp, sp, #0x70
  40cfbc:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40cfc0:	add	x8, x8, #0x940
  40cfc4:	cmp	x3, #0x0
  40cfc8:	stp	x29, x30, [sp, #16]
  40cfcc:	stp	x28, x27, [sp, #32]
  40cfd0:	stp	x26, x25, [sp, #48]
  40cfd4:	stp	x24, x23, [sp, #64]
  40cfd8:	stp	x22, x21, [sp, #80]
  40cfdc:	stp	x20, x19, [sp, #96]
  40cfe0:	add	x29, sp, #0x10
  40cfe4:	mov	x19, x2
  40cfe8:	mov	x22, x1
  40cfec:	mov	x23, x0
  40cff0:	csel	x21, x8, x3, eq  // eq = none
  40cff4:	bl	403040 <__errno_location@plt>
  40cff8:	ldp	w4, w8, [x21]
  40cffc:	cmp	x19, #0x0
  40d000:	ldp	x7, x9, [x21, #40]
  40d004:	ldr	w28, [x0]
  40d008:	cset	w10, eq  // eq = none
  40d00c:	orr	w25, w8, w10
  40d010:	add	x26, x21, #0x8
  40d014:	mov	x24, x0
  40d018:	mov	x0, xzr
  40d01c:	mov	x1, xzr
  40d020:	mov	x2, x23
  40d024:	mov	x3, x22
  40d028:	mov	w5, w25
  40d02c:	mov	x6, x26
  40d030:	str	x9, [sp]
  40d034:	bl	40bf40 <__fxstatat@plt+0x8e50>
  40d038:	add	x27, x0, #0x1
  40d03c:	mov	x20, x0
  40d040:	mov	x0, x27
  40d044:	bl	40f8f8 <__fxstatat@plt+0xc808>
  40d048:	ldr	w4, [x21]
  40d04c:	ldp	x7, x8, [x21, #40]
  40d050:	mov	x1, x27
  40d054:	mov	x2, x23
  40d058:	mov	x3, x22
  40d05c:	mov	w5, w25
  40d060:	mov	x6, x26
  40d064:	mov	x21, x0
  40d068:	str	x8, [sp]
  40d06c:	bl	40bf40 <__fxstatat@plt+0x8e50>
  40d070:	str	w28, [x24]
  40d074:	cbz	x19, 40d07c <__fxstatat@plt+0x9f8c>
  40d078:	str	x20, [x19]
  40d07c:	mov	x0, x21
  40d080:	ldp	x20, x19, [sp, #96]
  40d084:	ldp	x22, x21, [sp, #80]
  40d088:	ldp	x24, x23, [sp, #64]
  40d08c:	ldp	x26, x25, [sp, #48]
  40d090:	ldp	x28, x27, [sp, #32]
  40d094:	ldp	x29, x30, [sp, #16]
  40d098:	add	sp, sp, #0x70
  40d09c:	ret
  40d0a0:	stp	x29, x30, [sp, #-48]!
  40d0a4:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40d0a8:	add	x8, x8, #0x470
  40d0ac:	ldr	w9, [x8]
  40d0b0:	stp	x20, x19, [sp, #32]
  40d0b4:	ldr	x19, [x8, #8]
  40d0b8:	adrp	x20, 427000 <__fxstatat@plt+0x23f10>
  40d0bc:	cmp	w9, #0x2
  40d0c0:	stp	x22, x21, [sp, #16]
  40d0c4:	mov	x29, sp
  40d0c8:	b.lt	40d0ec <__fxstatat@plt+0x9ffc>  // b.tstop
  40d0cc:	add	x21, x19, #0x18
  40d0d0:	mov	w22, #0x1                   	// #1
  40d0d4:	ldr	x0, [x21], #16
  40d0d8:	bl	402e10 <free@plt>
  40d0dc:	ldrsw	x8, [x20, #1136]
  40d0e0:	add	x22, x22, #0x1
  40d0e4:	cmp	x22, x8
  40d0e8:	b.lt	40d0d4 <__fxstatat@plt+0x9fe4>  // b.tstop
  40d0ec:	ldr	x0, [x19, #8]
  40d0f0:	adrp	x21, 427000 <__fxstatat@plt+0x23f10>
  40d0f4:	add	x21, x21, #0x978
  40d0f8:	adrp	x22, 427000 <__fxstatat@plt+0x23f10>
  40d0fc:	cmp	x0, x21
  40d100:	add	x22, x22, #0x480
  40d104:	b.eq	40d114 <__fxstatat@plt+0xa024>  // b.none
  40d108:	bl	402e10 <free@plt>
  40d10c:	mov	w8, #0x100                 	// #256
  40d110:	stp	x8, x21, [x22]
  40d114:	cmp	x19, x22
  40d118:	b.eq	40d134 <__fxstatat@plt+0xa044>  // b.none
  40d11c:	mov	x0, x19
  40d120:	bl	402e10 <free@plt>
  40d124:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40d128:	add	x8, x8, #0x478
  40d12c:	add	x9, x8, #0x8
  40d130:	str	x9, [x8]
  40d134:	mov	w8, #0x1                   	// #1
  40d138:	str	w8, [x20, #1136]
  40d13c:	ldp	x20, x19, [sp, #32]
  40d140:	ldp	x22, x21, [sp, #16]
  40d144:	ldp	x29, x30, [sp], #48
  40d148:	ret
  40d14c:	adrp	x3, 427000 <__fxstatat@plt+0x23f10>
  40d150:	add	x3, x3, #0x940
  40d154:	mov	x2, #0xffffffffffffffff    	// #-1
  40d158:	b	40d15c <__fxstatat@plt+0xa06c>
  40d15c:	sub	sp, sp, #0x80
  40d160:	stp	x29, x30, [sp, #32]
  40d164:	add	x29, sp, #0x20
  40d168:	stp	x28, x27, [sp, #48]
  40d16c:	stp	x26, x25, [sp, #64]
  40d170:	stp	x24, x23, [sp, #80]
  40d174:	stp	x22, x21, [sp, #96]
  40d178:	stp	x20, x19, [sp, #112]
  40d17c:	mov	x22, x3
  40d180:	stur	x2, [x29, #-8]
  40d184:	mov	x21, x1
  40d188:	mov	w23, w0
  40d18c:	bl	403040 <__errno_location@plt>
  40d190:	tbnz	w23, #31, 40d2ec <__fxstatat@plt+0xa1fc>
  40d194:	adrp	x25, 427000 <__fxstatat@plt+0x23f10>
  40d198:	ldr	w8, [x25, #1136]
  40d19c:	adrp	x9, 427000 <__fxstatat@plt+0x23f10>
  40d1a0:	ldr	w20, [x0]
  40d1a4:	ldr	x27, [x9, #1144]
  40d1a8:	mov	x19, x0
  40d1ac:	cmp	w8, w23
  40d1b0:	b.gt	40d228 <__fxstatat@plt+0xa138>
  40d1b4:	mov	w8, #0x7fffffff            	// #2147483647
  40d1b8:	cmp	w23, w8
  40d1bc:	stur	w20, [x29, #-12]
  40d1c0:	b.eq	40d2f0 <__fxstatat@plt+0xa200>  // b.none
  40d1c4:	adrp	x28, 427000 <__fxstatat@plt+0x23f10>
  40d1c8:	add	x28, x28, #0x478
  40d1cc:	add	x20, x28, #0x8
  40d1d0:	add	w26, w23, #0x1
  40d1d4:	cmp	x27, x20
  40d1d8:	csel	x0, xzr, x27, eq  // eq = none
  40d1dc:	sbfiz	x1, x26, #4, #32
  40d1e0:	bl	40f978 <__fxstatat@plt+0xc888>
  40d1e4:	mov	x24, x0
  40d1e8:	cmp	x27, x20
  40d1ec:	str	x0, [x28]
  40d1f0:	b.ne	40d204 <__fxstatat@plt+0xa114>  // b.any
  40d1f4:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40d1f8:	add	x8, x8, #0x480
  40d1fc:	ldr	q0, [x8]
  40d200:	str	q0, [x24]
  40d204:	ldrsw	x8, [x25, #1136]
  40d208:	mov	w1, wzr
  40d20c:	add	x0, x24, x8, lsl #4
  40d210:	sub	w8, w26, w8
  40d214:	sbfiz	x2, x8, #4, #32
  40d218:	bl	402bd0 <memset@plt>
  40d21c:	ldur	w20, [x29, #-12]
  40d220:	mov	x27, x24
  40d224:	str	w26, [x25, #1136]
  40d228:	add	x28, x27, w23, uxtw #4
  40d22c:	mov	x27, x28
  40d230:	ldr	x26, [x28]
  40d234:	ldr	x23, [x27, #8]!
  40d238:	ldp	w4, w8, [x22]
  40d23c:	ldp	x7, x9, [x22, #40]
  40d240:	ldur	x3, [x29, #-8]
  40d244:	add	x24, x22, #0x8
  40d248:	orr	w25, w8, #0x1
  40d24c:	mov	x0, x23
  40d250:	mov	x1, x26
  40d254:	mov	x2, x21
  40d258:	mov	w5, w25
  40d25c:	mov	x6, x24
  40d260:	str	x9, [sp]
  40d264:	bl	40bf40 <__fxstatat@plt+0x8e50>
  40d268:	cmp	x26, x0
  40d26c:	b.hi	40d2c4 <__fxstatat@plt+0xa1d4>  // b.pmore
  40d270:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40d274:	add	x8, x8, #0x978
  40d278:	add	x26, x0, #0x1
  40d27c:	cmp	x23, x8
  40d280:	str	x26, [x28]
  40d284:	b.eq	40d290 <__fxstatat@plt+0xa1a0>  // b.none
  40d288:	mov	x0, x23
  40d28c:	bl	402e10 <free@plt>
  40d290:	mov	x0, x26
  40d294:	bl	40f8f8 <__fxstatat@plt+0xc808>
  40d298:	str	x0, [x27]
  40d29c:	ldr	w4, [x22]
  40d2a0:	ldp	x7, x8, [x22, #40]
  40d2a4:	ldur	x3, [x29, #-8]
  40d2a8:	mov	x1, x26
  40d2ac:	mov	x2, x21
  40d2b0:	mov	w5, w25
  40d2b4:	mov	x6, x24
  40d2b8:	mov	x23, x0
  40d2bc:	str	x8, [sp]
  40d2c0:	bl	40bf40 <__fxstatat@plt+0x8e50>
  40d2c4:	str	w20, [x19]
  40d2c8:	mov	x0, x23
  40d2cc:	ldp	x20, x19, [sp, #112]
  40d2d0:	ldp	x22, x21, [sp, #96]
  40d2d4:	ldp	x24, x23, [sp, #80]
  40d2d8:	ldp	x26, x25, [sp, #64]
  40d2dc:	ldp	x28, x27, [sp, #48]
  40d2e0:	ldp	x29, x30, [sp, #32]
  40d2e4:	add	sp, sp, #0x80
  40d2e8:	ret
  40d2ec:	bl	402cf0 <abort@plt>
  40d2f0:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40d2f4:	adrp	x3, 427000 <__fxstatat@plt+0x23f10>
  40d2f8:	add	x3, x3, #0x940
  40d2fc:	b	40d15c <__fxstatat@plt+0xa06c>
  40d300:	adrp	x3, 427000 <__fxstatat@plt+0x23f10>
  40d304:	add	x3, x3, #0x940
  40d308:	mov	x2, #0xffffffffffffffff    	// #-1
  40d30c:	mov	x1, x0
  40d310:	mov	w0, wzr
  40d314:	b	40d15c <__fxstatat@plt+0xa06c>
  40d318:	adrp	x3, 427000 <__fxstatat@plt+0x23f10>
  40d31c:	mov	x2, x1
  40d320:	add	x3, x3, #0x940
  40d324:	mov	x1, x0
  40d328:	mov	w0, wzr
  40d32c:	b	40d15c <__fxstatat@plt+0xa06c>
  40d330:	sub	sp, sp, #0x50
  40d334:	movi	v0.2d, #0x0
  40d338:	cmp	w1, #0xa
  40d33c:	stp	x29, x30, [sp, #64]
  40d340:	add	x29, sp, #0x40
  40d344:	str	xzr, [sp, #48]
  40d348:	stp	q0, q0, [sp, #16]
  40d34c:	str	q0, [sp]
  40d350:	b.eq	40d378 <__fxstatat@plt+0xa288>  // b.none
  40d354:	mov	x8, x2
  40d358:	str	w1, [sp]
  40d35c:	mov	x3, sp
  40d360:	mov	x2, #0xffffffffffffffff    	// #-1
  40d364:	mov	x1, x8
  40d368:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d36c:	ldp	x29, x30, [sp, #64]
  40d370:	add	sp, sp, #0x50
  40d374:	ret
  40d378:	bl	402cf0 <abort@plt>
  40d37c:	sub	sp, sp, #0x50
  40d380:	movi	v0.2d, #0x0
  40d384:	cmp	w1, #0xa
  40d388:	stp	x29, x30, [sp, #64]
  40d38c:	add	x29, sp, #0x40
  40d390:	str	xzr, [sp, #48]
  40d394:	stp	q0, q0, [sp, #16]
  40d398:	str	q0, [sp]
  40d39c:	b.eq	40d3c4 <__fxstatat@plt+0xa2d4>  // b.none
  40d3a0:	mov	x8, x3
  40d3a4:	str	w1, [sp]
  40d3a8:	mov	x3, sp
  40d3ac:	mov	x1, x2
  40d3b0:	mov	x2, x8
  40d3b4:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d3b8:	ldp	x29, x30, [sp, #64]
  40d3bc:	add	sp, sp, #0x50
  40d3c0:	ret
  40d3c4:	bl	402cf0 <abort@plt>
  40d3c8:	sub	sp, sp, #0x50
  40d3cc:	movi	v0.2d, #0x0
  40d3d0:	cmp	w0, #0xa
  40d3d4:	stp	x29, x30, [sp, #64]
  40d3d8:	add	x29, sp, #0x40
  40d3dc:	str	xzr, [sp, #48]
  40d3e0:	stp	q0, q0, [sp, #16]
  40d3e4:	str	q0, [sp]
  40d3e8:	b.eq	40d40c <__fxstatat@plt+0xa31c>  // b.none
  40d3ec:	str	w0, [sp]
  40d3f0:	mov	x3, sp
  40d3f4:	mov	x2, #0xffffffffffffffff    	// #-1
  40d3f8:	mov	w0, wzr
  40d3fc:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d400:	ldp	x29, x30, [sp, #64]
  40d404:	add	sp, sp, #0x50
  40d408:	ret
  40d40c:	bl	402cf0 <abort@plt>
  40d410:	sub	sp, sp, #0x50
  40d414:	movi	v0.2d, #0x0
  40d418:	cmp	w0, #0xa
  40d41c:	stp	x29, x30, [sp, #64]
  40d420:	add	x29, sp, #0x40
  40d424:	str	xzr, [sp, #48]
  40d428:	stp	q0, q0, [sp, #16]
  40d42c:	str	q0, [sp]
  40d430:	b.eq	40d450 <__fxstatat@plt+0xa360>  // b.none
  40d434:	str	w0, [sp]
  40d438:	mov	x3, sp
  40d43c:	mov	w0, wzr
  40d440:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d444:	ldp	x29, x30, [sp, #64]
  40d448:	add	sp, sp, #0x50
  40d44c:	ret
  40d450:	bl	402cf0 <abort@plt>
  40d454:	sub	sp, sp, #0x50
  40d458:	adrp	x9, 427000 <__fxstatat@plt+0x23f10>
  40d45c:	add	x9, x9, #0x940
  40d460:	ldp	q0, q1, [x9]
  40d464:	ubfx	w10, w2, #5, #3
  40d468:	mov	x11, sp
  40d46c:	mov	x8, x1
  40d470:	stp	q0, q1, [sp]
  40d474:	ldr	q0, [x9, #32]
  40d478:	ldr	x9, [x9, #48]
  40d47c:	mov	x1, x0
  40d480:	mov	x3, sp
  40d484:	str	q0, [sp, #32]
  40d488:	str	x9, [sp, #48]
  40d48c:	add	x9, x11, w10, uxtw #2
  40d490:	ldr	w10, [x9, #8]
  40d494:	mov	w0, wzr
  40d498:	stp	x29, x30, [sp, #64]
  40d49c:	add	x29, sp, #0x40
  40d4a0:	lsr	w11, w10, w2
  40d4a4:	mvn	w11, w11
  40d4a8:	and	w11, w11, #0x1
  40d4ac:	lsl	w11, w11, w2
  40d4b0:	eor	w10, w11, w10
  40d4b4:	mov	x2, x8
  40d4b8:	str	w10, [x9, #8]
  40d4bc:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d4c0:	ldp	x29, x30, [sp, #64]
  40d4c4:	add	sp, sp, #0x50
  40d4c8:	ret
  40d4cc:	sub	sp, sp, #0x50
  40d4d0:	adrp	x9, 427000 <__fxstatat@plt+0x23f10>
  40d4d4:	add	x9, x9, #0x940
  40d4d8:	ldp	q0, q1, [x9]
  40d4dc:	ubfx	w10, w1, #5, #3
  40d4e0:	mov	x11, sp
  40d4e4:	mov	x8, x0
  40d4e8:	stp	q0, q1, [sp]
  40d4ec:	ldr	q0, [x9, #32]
  40d4f0:	ldr	x9, [x9, #48]
  40d4f4:	mov	x3, sp
  40d4f8:	mov	x2, #0xffffffffffffffff    	// #-1
  40d4fc:	str	q0, [sp, #32]
  40d500:	str	x9, [sp, #48]
  40d504:	add	x9, x11, w10, uxtw #2
  40d508:	ldr	w10, [x9, #8]
  40d50c:	mov	w0, wzr
  40d510:	stp	x29, x30, [sp, #64]
  40d514:	add	x29, sp, #0x40
  40d518:	lsr	w11, w10, w1
  40d51c:	mvn	w11, w11
  40d520:	and	w11, w11, #0x1
  40d524:	lsl	w11, w11, w1
  40d528:	eor	w10, w11, w10
  40d52c:	mov	x1, x8
  40d530:	str	w10, [x9, #8]
  40d534:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d538:	ldp	x29, x30, [sp, #64]
  40d53c:	add	sp, sp, #0x50
  40d540:	ret
  40d544:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40d548:	add	x8, x8, #0x940
  40d54c:	ldp	q0, q1, [x8]
  40d550:	ldr	q2, [x8, #32]
  40d554:	ldr	x8, [x8, #48]
  40d558:	mov	x1, x0
  40d55c:	stp	q0, q1, [sp, #-80]!
  40d560:	ldr	w9, [sp, #12]
  40d564:	str	x8, [sp, #48]
  40d568:	mov	x3, sp
  40d56c:	mov	x2, #0xffffffffffffffff    	// #-1
  40d570:	orr	w8, w9, #0x4000000
  40d574:	mov	w0, wzr
  40d578:	stp	x29, x30, [sp, #64]
  40d57c:	add	x29, sp, #0x40
  40d580:	str	q2, [sp, #32]
  40d584:	str	w8, [sp, #12]
  40d588:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d58c:	ldp	x29, x30, [sp, #64]
  40d590:	add	sp, sp, #0x50
  40d594:	ret
  40d598:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40d59c:	add	x8, x8, #0x940
  40d5a0:	ldp	q0, q1, [x8]
  40d5a4:	ldr	q2, [x8, #32]
  40d5a8:	ldr	x8, [x8, #48]
  40d5ac:	mov	x2, x1
  40d5b0:	stp	q0, q1, [sp, #-80]!
  40d5b4:	ldr	w9, [sp, #12]
  40d5b8:	mov	x1, x0
  40d5bc:	str	x8, [sp, #48]
  40d5c0:	mov	x3, sp
  40d5c4:	orr	w8, w9, #0x4000000
  40d5c8:	mov	w0, wzr
  40d5cc:	stp	x29, x30, [sp, #64]
  40d5d0:	add	x29, sp, #0x40
  40d5d4:	str	q2, [sp, #32]
  40d5d8:	str	w8, [sp, #12]
  40d5dc:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d5e0:	ldp	x29, x30, [sp, #64]
  40d5e4:	add	sp, sp, #0x50
  40d5e8:	ret
  40d5ec:	sub	sp, sp, #0x80
  40d5f0:	movi	v0.2d, #0x0
  40d5f4:	cmp	w1, #0xa
  40d5f8:	stp	x29, x30, [sp, #112]
  40d5fc:	add	x29, sp, #0x70
  40d600:	str	wzr, [sp, #48]
  40d604:	stp	q0, q0, [sp, #16]
  40d608:	str	q0, [sp]
  40d60c:	b.eq	40d65c <__fxstatat@plt+0xa56c>  // b.none
  40d610:	ldp	q0, q1, [sp]
  40d614:	ldr	w9, [sp, #48]
  40d618:	ldr	q2, [sp, #32]
  40d61c:	mov	x8, x2
  40d620:	stur	q0, [sp, #60]
  40d624:	ldr	w10, [sp, #68]
  40d628:	str	w1, [sp, #56]
  40d62c:	str	w9, [sp, #108]
  40d630:	add	x3, sp, #0x38
  40d634:	orr	w9, w10, #0x4000000
  40d638:	mov	x2, #0xffffffffffffffff    	// #-1
  40d63c:	mov	x1, x8
  40d640:	stur	q1, [sp, #76]
  40d644:	stur	q2, [sp, #92]
  40d648:	str	w9, [sp, #68]
  40d64c:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d650:	ldp	x29, x30, [sp, #112]
  40d654:	add	sp, sp, #0x80
  40d658:	ret
  40d65c:	bl	402cf0 <abort@plt>
  40d660:	sub	sp, sp, #0x50
  40d664:	adrp	x9, 427000 <__fxstatat@plt+0x23f10>
  40d668:	add	x9, x9, #0x940
  40d66c:	ldp	q0, q1, [x9]
  40d670:	ldr	q2, [x9, #32]
  40d674:	ldr	x9, [x9, #48]
  40d678:	mov	w10, #0xa                   	// #10
  40d67c:	stp	x29, x30, [sp, #64]
  40d680:	add	x29, sp, #0x40
  40d684:	stp	q0, q1, [sp]
  40d688:	str	q2, [sp, #32]
  40d68c:	str	x9, [sp, #48]
  40d690:	str	w10, [sp]
  40d694:	cbz	x1, 40d6c0 <__fxstatat@plt+0xa5d0>
  40d698:	cbz	x2, 40d6c0 <__fxstatat@plt+0xa5d0>
  40d69c:	mov	x8, x3
  40d6a0:	stp	x1, x2, [sp, #40]
  40d6a4:	mov	x3, sp
  40d6a8:	mov	x2, #0xffffffffffffffff    	// #-1
  40d6ac:	mov	x1, x8
  40d6b0:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d6b4:	ldp	x29, x30, [sp, #64]
  40d6b8:	add	sp, sp, #0x50
  40d6bc:	ret
  40d6c0:	bl	402cf0 <abort@plt>
  40d6c4:	sub	sp, sp, #0x50
  40d6c8:	adrp	x9, 427000 <__fxstatat@plt+0x23f10>
  40d6cc:	add	x9, x9, #0x940
  40d6d0:	ldp	q0, q1, [x9]
  40d6d4:	ldr	x10, [x9, #48]
  40d6d8:	stp	x29, x30, [sp, #64]
  40d6dc:	add	x29, sp, #0x40
  40d6e0:	stp	q0, q1, [sp]
  40d6e4:	ldr	q0, [x9, #32]
  40d6e8:	mov	w9, #0xa                   	// #10
  40d6ec:	str	x10, [sp, #48]
  40d6f0:	str	w9, [sp]
  40d6f4:	str	q0, [sp, #32]
  40d6f8:	cbz	x1, 40d724 <__fxstatat@plt+0xa634>
  40d6fc:	cbz	x2, 40d724 <__fxstatat@plt+0xa634>
  40d700:	mov	x8, x3
  40d704:	stp	x1, x2, [sp, #40]
  40d708:	mov	x3, sp
  40d70c:	mov	x1, x8
  40d710:	mov	x2, x4
  40d714:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d718:	ldp	x29, x30, [sp, #64]
  40d71c:	add	sp, sp, #0x50
  40d720:	ret
  40d724:	bl	402cf0 <abort@plt>
  40d728:	sub	sp, sp, #0x50
  40d72c:	adrp	x9, 427000 <__fxstatat@plt+0x23f10>
  40d730:	add	x9, x9, #0x940
  40d734:	ldp	q0, q1, [x9]
  40d738:	ldr	q2, [x9, #32]
  40d73c:	ldr	x9, [x9, #48]
  40d740:	mov	w10, #0xa                   	// #10
  40d744:	stp	x29, x30, [sp, #64]
  40d748:	add	x29, sp, #0x40
  40d74c:	stp	q0, q1, [sp]
  40d750:	str	q2, [sp, #32]
  40d754:	str	x9, [sp, #48]
  40d758:	str	w10, [sp]
  40d75c:	cbz	x0, 40d78c <__fxstatat@plt+0xa69c>
  40d760:	cbz	x1, 40d78c <__fxstatat@plt+0xa69c>
  40d764:	mov	x8, x2
  40d768:	stp	x0, x1, [sp, #40]
  40d76c:	mov	x3, sp
  40d770:	mov	x2, #0xffffffffffffffff    	// #-1
  40d774:	mov	w0, wzr
  40d778:	mov	x1, x8
  40d77c:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d780:	ldp	x29, x30, [sp, #64]
  40d784:	add	sp, sp, #0x50
  40d788:	ret
  40d78c:	bl	402cf0 <abort@plt>
  40d790:	sub	sp, sp, #0x50
  40d794:	adrp	x9, 427000 <__fxstatat@plt+0x23f10>
  40d798:	add	x9, x9, #0x940
  40d79c:	ldp	q0, q1, [x9]
  40d7a0:	ldr	q2, [x9, #32]
  40d7a4:	ldr	x9, [x9, #48]
  40d7a8:	mov	w10, #0xa                   	// #10
  40d7ac:	stp	x29, x30, [sp, #64]
  40d7b0:	add	x29, sp, #0x40
  40d7b4:	stp	q0, q1, [sp]
  40d7b8:	str	q2, [sp, #32]
  40d7bc:	str	x9, [sp, #48]
  40d7c0:	str	w10, [sp]
  40d7c4:	cbz	x0, 40d7f4 <__fxstatat@plt+0xa704>
  40d7c8:	cbz	x1, 40d7f4 <__fxstatat@plt+0xa704>
  40d7cc:	mov	x8, x3
  40d7d0:	stp	x0, x1, [sp, #40]
  40d7d4:	mov	x3, sp
  40d7d8:	mov	w0, wzr
  40d7dc:	mov	x1, x2
  40d7e0:	mov	x2, x8
  40d7e4:	bl	40d15c <__fxstatat@plt+0xa06c>
  40d7e8:	ldp	x29, x30, [sp, #64]
  40d7ec:	add	sp, sp, #0x50
  40d7f0:	ret
  40d7f4:	bl	402cf0 <abort@plt>
  40d7f8:	adrp	x3, 427000 <__fxstatat@plt+0x23f10>
  40d7fc:	add	x3, x3, #0x438
  40d800:	b	40d15c <__fxstatat@plt+0xa06c>
  40d804:	adrp	x3, 427000 <__fxstatat@plt+0x23f10>
  40d808:	mov	x2, x1
  40d80c:	add	x3, x3, #0x438
  40d810:	mov	x1, x0
  40d814:	mov	w0, wzr
  40d818:	b	40d15c <__fxstatat@plt+0xa06c>
  40d81c:	adrp	x3, 427000 <__fxstatat@plt+0x23f10>
  40d820:	add	x3, x3, #0x438
  40d824:	mov	x2, #0xffffffffffffffff    	// #-1
  40d828:	b	40d15c <__fxstatat@plt+0xa06c>
  40d82c:	adrp	x3, 427000 <__fxstatat@plt+0x23f10>
  40d830:	add	x3, x3, #0x438
  40d834:	mov	x2, #0xffffffffffffffff    	// #-1
  40d838:	mov	x1, x0
  40d83c:	mov	w0, wzr
  40d840:	b	40d15c <__fxstatat@plt+0xa06c>
  40d844:	sub	sp, sp, #0x150
  40d848:	stp	x29, x30, [sp, #256]
  40d84c:	stp	x28, x25, [sp, #272]
  40d850:	stp	x24, x23, [sp, #288]
  40d854:	stp	x22, x21, [sp, #304]
  40d858:	stp	x20, x19, [sp, #320]
  40d85c:	add	x29, sp, #0x100
  40d860:	mov	w25, w4
  40d864:	mov	x19, x3
  40d868:	mov	w20, w2
  40d86c:	mov	x21, x1
  40d870:	mov	w22, w0
  40d874:	bl	402e20 <renameat2@plt>
  40d878:	mov	w24, w0
  40d87c:	bl	403040 <__errno_location@plt>
  40d880:	tbz	w24, #31, 40d9e4 <__fxstatat@plt+0xa8f4>
  40d884:	ldr	w8, [x0]
  40d888:	mov	x23, x0
  40d88c:	cmp	w8, #0x16
  40d890:	b.eq	40d8a4 <__fxstatat@plt+0xa7b4>  // b.none
  40d894:	cmp	w8, #0x5f
  40d898:	b.eq	40d8a4 <__fxstatat@plt+0xa7b4>  // b.none
  40d89c:	cmp	w8, #0x26
  40d8a0:	b.ne	40d9e4 <__fxstatat@plt+0xa8f4>  // b.any
  40d8a4:	cbz	w25, 40d8fc <__fxstatat@plt+0xa80c>
  40d8a8:	cmp	w25, #0x1
  40d8ac:	b.ne	40d8e8 <__fxstatat@plt+0xa7f8>  // b.any
  40d8b0:	mov	x3, sp
  40d8b4:	mov	w4, #0x100                 	// #256
  40d8b8:	mov	w0, wzr
  40d8bc:	mov	w1, w20
  40d8c0:	mov	x2, x19
  40d8c4:	bl	4030f0 <__fxstatat@plt>
  40d8c8:	cbz	w0, 40d8e0 <__fxstatat@plt+0xa7f0>
  40d8cc:	ldr	w8, [x23]
  40d8d0:	cmp	w8, #0x2
  40d8d4:	b.eq	40d8f8 <__fxstatat@plt+0xa808>  // b.none
  40d8d8:	cmp	w8, #0x4b
  40d8dc:	b.ne	40d8f0 <__fxstatat@plt+0xa800>  // b.any
  40d8e0:	mov	w8, #0x11                  	// #17
  40d8e4:	b	40d8ec <__fxstatat@plt+0xa7fc>
  40d8e8:	mov	w8, #0x5f                  	// #95
  40d8ec:	str	w8, [x23]
  40d8f0:	mov	w24, #0xffffffff            	// #-1
  40d8f4:	b	40d9e4 <__fxstatat@plt+0xa8f4>
  40d8f8:	mov	w25, #0x1                   	// #1
  40d8fc:	mov	x0, x21
  40d900:	bl	402920 <strlen@plt>
  40d904:	mov	x24, x0
  40d908:	mov	x0, x19
  40d90c:	bl	402920 <strlen@plt>
  40d910:	cbz	x24, 40d9cc <__fxstatat@plt+0xa8dc>
  40d914:	cbz	x0, 40d9cc <__fxstatat@plt+0xa8dc>
  40d918:	add	x8, x24, x21
  40d91c:	ldurb	w8, [x8, #-1]
  40d920:	cmp	w8, #0x2f
  40d924:	b.eq	40d938 <__fxstatat@plt+0xa848>  // b.none
  40d928:	add	x8, x0, x19
  40d92c:	ldurb	w8, [x8, #-1]
  40d930:	cmp	w8, #0x2f
  40d934:	b.ne	40d9cc <__fxstatat@plt+0xa8dc>  // b.any
  40d938:	add	x3, sp, #0x80
  40d93c:	mov	w4, #0x100                 	// #256
  40d940:	mov	w0, wzr
  40d944:	mov	w1, w22
  40d948:	mov	x2, x21
  40d94c:	bl	4030f0 <__fxstatat@plt>
  40d950:	cbnz	w0, 40d8f0 <__fxstatat@plt+0xa800>
  40d954:	cbz	w25, 40d970 <__fxstatat@plt+0xa880>
  40d958:	ldr	w8, [sp, #144]
  40d95c:	and	w8, w8, #0xf000
  40d960:	cmp	w8, #0x4, lsl #12
  40d964:	b.eq	40d9cc <__fxstatat@plt+0xa8dc>  // b.none
  40d968:	mov	w8, #0x2                   	// #2
  40d96c:	b	40d8ec <__fxstatat@plt+0xa7fc>
  40d970:	mov	x3, sp
  40d974:	mov	w4, #0x100                 	// #256
  40d978:	mov	w0, wzr
  40d97c:	mov	w1, w20
  40d980:	mov	x2, x19
  40d984:	bl	4030f0 <__fxstatat@plt>
  40d988:	cbz	w0, 40d9ac <__fxstatat@plt+0xa8bc>
  40d98c:	ldr	w8, [x23]
  40d990:	cmp	w8, #0x2
  40d994:	b.ne	40d8f0 <__fxstatat@plt+0xa800>  // b.any
  40d998:	ldr	w8, [sp, #144]
  40d99c:	and	w8, w8, #0xf000
  40d9a0:	cmp	w8, #0x4, lsl #12
  40d9a4:	b.ne	40d8f0 <__fxstatat@plt+0xa800>  // b.any
  40d9a8:	b	40d9cc <__fxstatat@plt+0xa8dc>
  40d9ac:	ldr	w8, [sp, #16]
  40d9b0:	and	w8, w8, #0xf000
  40d9b4:	cmp	w8, #0x4, lsl #12
  40d9b8:	b.ne	40da04 <__fxstatat@plt+0xa914>  // b.any
  40d9bc:	ldr	w8, [sp, #144]
  40d9c0:	and	w8, w8, #0xf000
  40d9c4:	cmp	w8, #0x4, lsl #12
  40d9c8:	b.ne	40da0c <__fxstatat@plt+0xa91c>  // b.any
  40d9cc:	mov	w0, w22
  40d9d0:	mov	x1, x21
  40d9d4:	mov	w2, w20
  40d9d8:	mov	x3, x19
  40d9dc:	bl	402e60 <renameat@plt>
  40d9e0:	mov	w24, w0
  40d9e4:	mov	w0, w24
  40d9e8:	ldp	x20, x19, [sp, #320]
  40d9ec:	ldp	x22, x21, [sp, #304]
  40d9f0:	ldp	x24, x23, [sp, #288]
  40d9f4:	ldp	x28, x25, [sp, #272]
  40d9f8:	ldp	x29, x30, [sp, #256]
  40d9fc:	add	sp, sp, #0x150
  40da00:	ret
  40da04:	mov	w8, #0x14                  	// #20
  40da08:	b	40d8ec <__fxstatat@plt+0xa7fc>
  40da0c:	mov	w8, #0x15                  	// #21
  40da10:	b	40d8ec <__fxstatat@plt+0xa7fc>
  40da14:	sub	sp, sp, #0xa0
  40da18:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40da1c:	str	x19, [sp, #144]
  40da20:	mov	x19, x0
  40da24:	add	x1, x1, #0xd7e
  40da28:	mov	x2, sp
  40da2c:	mov	w0, wzr
  40da30:	stp	x29, x30, [sp, #128]
  40da34:	add	x29, sp, #0x80
  40da38:	bl	402f30 <__lxstat@plt>
  40da3c:	cbz	w0, 40da48 <__fxstatat@plt+0xa958>
  40da40:	mov	x19, xzr
  40da44:	b	40da54 <__fxstatat@plt+0xa964>
  40da48:	ldr	q0, [sp]
  40da4c:	ext	v0.16b, v0.16b, v0.16b, #8
  40da50:	str	q0, [x19]
  40da54:	mov	x0, x19
  40da58:	ldr	x19, [sp, #144]
  40da5c:	ldp	x29, x30, [sp, #128]
  40da60:	add	sp, sp, #0xa0
  40da64:	ret
  40da68:	stp	x29, x30, [sp, #-64]!
  40da6c:	str	x23, [sp, #16]
  40da70:	mov	w23, #0x1                   	// #1
  40da74:	stp	x22, x21, [sp, #32]
  40da78:	stp	x20, x19, [sp, #48]
  40da7c:	mov	x21, x2
  40da80:	mov	x19, x1
  40da84:	mov	w20, w0
  40da88:	movk	w23, #0x7ff0, lsl #16
  40da8c:	mov	x29, sp
  40da90:	mov	w0, w20
  40da94:	mov	x1, x19
  40da98:	mov	x2, x21
  40da9c:	bl	402ce0 <write@plt>
  40daa0:	mov	x22, x0
  40daa4:	tbz	x0, #63, 40dacc <__fxstatat@plt+0xa9dc>
  40daa8:	bl	403040 <__errno_location@plt>
  40daac:	ldr	w8, [x0]
  40dab0:	cmp	w8, #0x4
  40dab4:	b.eq	40da90 <__fxstatat@plt+0xa9a0>  // b.none
  40dab8:	cmp	x21, x23
  40dabc:	b.cc	40dacc <__fxstatat@plt+0xa9dc>  // b.lo, b.ul, b.last
  40dac0:	cmp	w8, #0x16
  40dac4:	mov	w21, #0x7ff00000            	// #2146435072
  40dac8:	b.eq	40da90 <__fxstatat@plt+0xa9a0>  // b.none
  40dacc:	mov	x0, x22
  40dad0:	ldp	x20, x19, [sp, #48]
  40dad4:	ldp	x22, x21, [sp, #32]
  40dad8:	ldr	x23, [sp, #16]
  40dadc:	ldp	x29, x30, [sp], #64
  40dae0:	ret
  40dae4:	mov	x8, x0
  40dae8:	mov	w0, #0xffffff9c            	// #-100
  40daec:	mov	w2, #0xffffff9c            	// #-100
  40daf0:	mov	x3, x1
  40daf4:	mov	x1, x8
  40daf8:	b	40dafc <__fxstatat@plt+0xaa0c>
  40dafc:	sub	sp, sp, #0x150
  40db00:	stp	x22, x21, [sp, #304]
  40db04:	mov	w21, w0
  40db08:	mov	x0, x1
  40db0c:	stp	x29, x30, [sp, #256]
  40db10:	stp	x28, x25, [sp, #272]
  40db14:	stp	x24, x23, [sp, #288]
  40db18:	stp	x20, x19, [sp, #320]
  40db1c:	add	x29, sp, #0x100
  40db20:	mov	x20, x3
  40db24:	mov	w19, w2
  40db28:	mov	x22, x1
  40db2c:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  40db30:	mov	x23, x0
  40db34:	mov	x0, x20
  40db38:	bl	40a2e4 <__fxstatat@plt+0x71f4>
  40db3c:	mov	x24, x0
  40db40:	mov	x0, x23
  40db44:	bl	40a344 <__fxstatat@plt+0x7254>
  40db48:	mov	x25, x0
  40db4c:	mov	x0, x24
  40db50:	bl	40a344 <__fxstatat@plt+0x7254>
  40db54:	cmp	x25, x0
  40db58:	b.ne	40db70 <__fxstatat@plt+0xaa80>  // b.any
  40db5c:	mov	x0, x23
  40db60:	mov	x1, x24
  40db64:	mov	x2, x25
  40db68:	bl	402c20 <bcmp@plt>
  40db6c:	cbz	w0, 40db94 <__fxstatat@plt+0xaaa4>
  40db70:	mov	w19, wzr
  40db74:	mov	w0, w19
  40db78:	ldp	x20, x19, [sp, #320]
  40db7c:	ldp	x22, x21, [sp, #304]
  40db80:	ldp	x24, x23, [sp, #288]
  40db84:	ldp	x28, x25, [sp, #272]
  40db88:	ldp	x29, x30, [sp, #256]
  40db8c:	add	sp, sp, #0x150
  40db90:	ret
  40db94:	mov	x0, x22
  40db98:	bl	40a1d8 <__fxstatat@plt+0x70e8>
  40db9c:	mov	x22, x0
  40dba0:	add	x3, sp, #0x80
  40dba4:	mov	w4, #0x100                 	// #256
  40dba8:	mov	w0, wzr
  40dbac:	mov	w1, w21
  40dbb0:	mov	x2, x22
  40dbb4:	bl	4030f0 <__fxstatat@plt>
  40dbb8:	cbz	w0, 40dbd8 <__fxstatat@plt+0xaae8>
  40dbbc:	bl	403040 <__errno_location@plt>
  40dbc0:	ldr	w1, [x0]
  40dbc4:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40dbc8:	add	x2, x2, #0x5c9
  40dbcc:	mov	w0, #0x1                   	// #1
  40dbd0:	mov	x3, x22
  40dbd4:	bl	402950 <error@plt>
  40dbd8:	mov	x0, x22
  40dbdc:	bl	402e10 <free@plt>
  40dbe0:	mov	x0, x20
  40dbe4:	bl	40a1d8 <__fxstatat@plt+0x70e8>
  40dbe8:	mov	x20, x0
  40dbec:	mov	x3, sp
  40dbf0:	mov	w4, #0x100                 	// #256
  40dbf4:	mov	w0, wzr
  40dbf8:	mov	w1, w19
  40dbfc:	mov	x2, x20
  40dc00:	bl	4030f0 <__fxstatat@plt>
  40dc04:	cbz	w0, 40dc24 <__fxstatat@plt+0xab34>
  40dc08:	bl	403040 <__errno_location@plt>
  40dc0c:	ldr	w1, [x0]
  40dc10:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40dc14:	add	x2, x2, #0x5c9
  40dc18:	mov	w0, #0x1                   	// #1
  40dc1c:	mov	x3, x20
  40dc20:	bl	402950 <error@plt>
  40dc24:	ldp	x11, x8, [sp]
  40dc28:	ldp	x10, x9, [sp, #128]
  40dc2c:	mov	x0, x20
  40dc30:	cmp	x9, x8
  40dc34:	cset	w8, eq  // eq = none
  40dc38:	cmp	x10, x11
  40dc3c:	cset	w9, eq  // eq = none
  40dc40:	and	w19, w8, w9
  40dc44:	bl	402e10 <free@plt>
  40dc48:	b	40db74 <__fxstatat@plt+0xaa84>
  40dc4c:	sub	sp, sp, #0x70
  40dc50:	stp	x29, x30, [sp, #16]
  40dc54:	stp	x28, x27, [sp, #32]
  40dc58:	stp	x26, x25, [sp, #48]
  40dc5c:	stp	x24, x23, [sp, #64]
  40dc60:	stp	x22, x21, [sp, #80]
  40dc64:	stp	x20, x19, [sp, #96]
  40dc68:	add	x29, sp, #0x10
  40dc6c:	cbz	x0, 40dcc0 <__fxstatat@plt+0xabd0>
  40dc70:	mov	x21, x0
  40dc74:	str	w1, [sp, #4]
  40dc78:	mov	w28, w1
  40dc7c:	bl	403040 <__errno_location@plt>
  40dc80:	mov	x20, x0
  40dc84:	str	wzr, [x0]
  40dc88:	mov	x0, x21
  40dc8c:	bl	402c30 <readdir@plt>
  40dc90:	cbz	x0, 40dd84 <__fxstatat@plt+0xac94>
  40dc94:	sub	x8, x28, #0x1
  40dc98:	mov	x25, x0
  40dc9c:	cmp	x8, #0x2
  40dca0:	str	x28, [sp, #8]
  40dca4:	b.cs	40de18 <__fxstatat@plt+0xad28>  // b.hs, b.nlast
  40dca8:	mov	x23, xzr
  40dcac:	mov	x19, xzr
  40dcb0:	mov	x24, xzr
  40dcb4:	mov	x27, xzr
  40dcb8:	mov	w28, #0x1                   	// #1
  40dcbc:	b	40dd14 <__fxstatat@plt+0xac24>
  40dcc0:	mov	x22, xzr
  40dcc4:	b	40df64 <__fxstatat@plt+0xae74>
  40dcc8:	mov	w19, #0x8                   	// #8
  40dccc:	lsl	x1, x19, #4
  40dcd0:	mov	x0, x23
  40dcd4:	bl	40f978 <__fxstatat@plt+0xc888>
  40dcd8:	mov	x23, x0
  40dcdc:	mov	x0, x22
  40dce0:	add	x26, x26, #0x1
  40dce4:	bl	40fbdc <__fxstatat@plt+0xcaec>
  40dce8:	add	x8, x23, x24, lsl #4
  40dcec:	str	x0, [x8]
  40dcf0:	ldr	x9, [x25]
  40dcf4:	add	x24, x24, #0x1
  40dcf8:	add	x27, x26, x27
  40dcfc:	str	x9, [x8, #8]
  40dd00:	mov	x0, x21
  40dd04:	str	wzr, [x20]
  40dd08:	bl	402c30 <readdir@plt>
  40dd0c:	mov	x25, x0
  40dd10:	cbz	x0, 40dee4 <__fxstatat@plt+0xadf4>
  40dd14:	mov	x22, x25
  40dd18:	ldrb	w8, [x22, #19]!
  40dd1c:	cmp	w8, #0x2e
  40dd20:	b.ne	40dd38 <__fxstatat@plt+0xac48>  // b.any
  40dd24:	ldrb	w8, [x25, #20]
  40dd28:	cmp	w8, #0x2e
  40dd2c:	cinc	x8, x28, eq  // eq = none
  40dd30:	add	x8, x25, x8
  40dd34:	ldrb	w8, [x8, #19]
  40dd38:	cbz	w8, 40dd00 <__fxstatat@plt+0xac10>
  40dd3c:	mov	x0, x22
  40dd40:	bl	402920 <strlen@plt>
  40dd44:	cmp	x19, x24
  40dd48:	mov	x26, x0
  40dd4c:	b.ne	40dcdc <__fxstatat@plt+0xabec>  // b.any
  40dd50:	cbz	x23, 40dd74 <__fxstatat@plt+0xac84>
  40dd54:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40dd58:	movk	x8, #0x5554
  40dd5c:	movk	x8, #0x555, lsl #48
  40dd60:	cmp	x19, x8
  40dd64:	b.hi	40dee0 <__fxstatat@plt+0xadf0>  // b.pmore
  40dd68:	add	x8, x19, x19, lsr #1
  40dd6c:	add	x19, x8, #0x1
  40dd70:	b	40dccc <__fxstatat@plt+0xabdc>
  40dd74:	cbz	x19, 40dcc8 <__fxstatat@plt+0xabd8>
  40dd78:	lsr	x8, x19, #59
  40dd7c:	cbz	x8, 40dccc <__fxstatat@plt+0xabdc>
  40dd80:	b	40dee0 <__fxstatat@plt+0xadf0>
  40dd84:	mov	x27, xzr
  40dd88:	mov	x24, xzr
  40dd8c:	mov	x23, xzr
  40dd90:	mov	x26, xzr
  40dd94:	mov	x22, xzr
  40dd98:	ldr	w19, [x20]
  40dd9c:	cbnz	w19, 40df10 <__fxstatat@plt+0xae20>
  40dda0:	sub	x8, x28, #0x1
  40dda4:	cmp	x8, #0x1
  40dda8:	b.hi	40df2c <__fxstatat@plt+0xae3c>  // b.pmore
  40ddac:	cbz	x24, 40df48 <__fxstatat@plt+0xae58>
  40ddb0:	ldr	w9, [sp, #4]
  40ddb4:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40ddb8:	add	x8, x8, #0xef8
  40ddbc:	mov	w2, #0x10                  	// #16
  40ddc0:	ldr	x3, [x8, w9, uxtw #3]
  40ddc4:	mov	x0, x23
  40ddc8:	mov	x1, x24
  40ddcc:	bl	402a20 <qsort@plt>
  40ddd0:	add	x0, x27, #0x1
  40ddd4:	bl	40f8f8 <__fxstatat@plt+0xc808>
  40ddd8:	mov	x22, x0
  40dddc:	mov	x27, xzr
  40dde0:	mov	x20, x23
  40dde4:	ldr	x1, [x20]
  40dde8:	add	x19, x22, x27
  40ddec:	mov	x0, x19
  40ddf0:	bl	402a90 <stpcpy@plt>
  40ddf4:	ldr	x8, [x20], #16
  40ddf8:	sub	x9, x27, x19
  40ddfc:	add	x9, x9, x0
  40de00:	add	x27, x9, #0x1
  40de04:	mov	x0, x8
  40de08:	bl	402e10 <free@plt>
  40de0c:	subs	x24, x24, #0x1
  40de10:	b.ne	40dde4 <__fxstatat@plt+0xacf4>  // b.any
  40de14:	b	40df58 <__fxstatat@plt+0xae68>
  40de18:	mov	x28, #0x5555555555555555    	// #6148914691236517205
  40de1c:	mov	x22, xzr
  40de20:	mov	x26, xzr
  40de24:	mov	x27, xzr
  40de28:	mov	w19, #0x1                   	// #1
  40de2c:	movk	x28, #0x5554
  40de30:	b	40de70 <__fxstatat@plt+0xad80>
  40de34:	mov	w26, #0x80                  	// #128
  40de38:	mov	x0, x22
  40de3c:	mov	x1, x26
  40de40:	bl	40f978 <__fxstatat@plt+0xc888>
  40de44:	mov	x22, x0
  40de48:	add	x0, x22, x27
  40de4c:	mov	x1, x23
  40de50:	mov	x2, x24
  40de54:	bl	4028f0 <memcpy@plt>
  40de58:	mov	x27, x25
  40de5c:	mov	x0, x21
  40de60:	str	wzr, [x20]
  40de64:	bl	402c30 <readdir@plt>
  40de68:	mov	x25, x0
  40de6c:	cbz	x0, 40defc <__fxstatat@plt+0xae0c>
  40de70:	mov	x23, x25
  40de74:	ldrb	w8, [x23, #19]!
  40de78:	cmp	w8, #0x2e
  40de7c:	b.ne	40de94 <__fxstatat@plt+0xada4>  // b.any
  40de80:	ldrb	w8, [x25, #20]
  40de84:	cmp	w8, #0x2e
  40de88:	cinc	x8, x19, eq  // eq = none
  40de8c:	add	x8, x25, x8
  40de90:	ldrb	w8, [x8, #19]
  40de94:	cbz	w8, 40de5c <__fxstatat@plt+0xad6c>
  40de98:	mov	x0, x23
  40de9c:	bl	402920 <strlen@plt>
  40dea0:	add	x24, x0, #0x1
  40dea4:	sub	x8, x26, x27
  40dea8:	cmp	x8, x24
  40deac:	add	x25, x24, x27
  40deb0:	b.hi	40de48 <__fxstatat@plt+0xad58>  // b.pmore
  40deb4:	cmp	x25, x27
  40deb8:	b.cc	40dee0 <__fxstatat@plt+0xadf0>  // b.lo, b.ul, b.last
  40debc:	cbz	x22, 40ded4 <__fxstatat@plt+0xade4>
  40dec0:	cmp	x25, x28
  40dec4:	b.cs	40dee0 <__fxstatat@plt+0xadf0>  // b.hs, b.nlast
  40dec8:	add	x8, x25, x25, lsr #1
  40decc:	add	x26, x8, #0x1
  40ded0:	b	40de38 <__fxstatat@plt+0xad48>
  40ded4:	cbz	x25, 40de34 <__fxstatat@plt+0xad44>
  40ded8:	mov	x26, x25
  40dedc:	tbz	x25, #63, 40de38 <__fxstatat@plt+0xad48>
  40dee0:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40dee4:	mov	x26, xzr
  40dee8:	mov	x22, xzr
  40deec:	ldr	x28, [sp, #8]
  40def0:	ldr	w19, [x20]
  40def4:	cbnz	w19, 40df10 <__fxstatat@plt+0xae20>
  40def8:	b	40dda0 <__fxstatat@plt+0xacb0>
  40defc:	mov	x24, xzr
  40df00:	mov	x23, xzr
  40df04:	ldr	x28, [sp, #8]
  40df08:	ldr	w19, [x20]
  40df0c:	cbz	w19, 40dda0 <__fxstatat@plt+0xacb0>
  40df10:	mov	x0, x23
  40df14:	bl	402e10 <free@plt>
  40df18:	mov	x0, x22
  40df1c:	bl	402e10 <free@plt>
  40df20:	mov	x22, xzr
  40df24:	str	w19, [x20]
  40df28:	b	40df64 <__fxstatat@plt+0xae74>
  40df2c:	cmp	x26, x27
  40df30:	b.ne	40df60 <__fxstatat@plt+0xae70>  // b.any
  40df34:	add	x1, x27, #0x1
  40df38:	mov	x0, x22
  40df3c:	bl	40f978 <__fxstatat@plt+0xc888>
  40df40:	mov	x22, x0
  40df44:	b	40df60 <__fxstatat@plt+0xae70>
  40df48:	add	x0, x27, #0x1
  40df4c:	bl	40f8f8 <__fxstatat@plt+0xc808>
  40df50:	mov	x22, x0
  40df54:	mov	x27, xzr
  40df58:	mov	x0, x23
  40df5c:	bl	402e10 <free@plt>
  40df60:	strb	wzr, [x22, x27]
  40df64:	mov	x0, x22
  40df68:	ldp	x20, x19, [sp, #96]
  40df6c:	ldp	x22, x21, [sp, #80]
  40df70:	ldp	x24, x23, [sp, #64]
  40df74:	ldp	x26, x25, [sp, #48]
  40df78:	ldp	x28, x27, [sp, #32]
  40df7c:	ldp	x29, x30, [sp, #16]
  40df80:	add	sp, sp, #0x70
  40df84:	ret
  40df88:	stp	x29, x30, [sp, #-48]!
  40df8c:	str	x21, [sp, #16]
  40df90:	stp	x20, x19, [sp, #32]
  40df94:	mov	x29, sp
  40df98:	mov	w19, w1
  40df9c:	bl	412d90 <__fxstatat@plt+0xfca0>
  40dfa0:	cbz	x0, 40dfe0 <__fxstatat@plt+0xaef0>
  40dfa4:	mov	w1, w19
  40dfa8:	mov	x20, x0
  40dfac:	bl	40dc4c <__fxstatat@plt+0xab5c>
  40dfb0:	mov	x19, x0
  40dfb4:	mov	x0, x20
  40dfb8:	bl	402c90 <closedir@plt>
  40dfbc:	cbz	w0, 40dfe4 <__fxstatat@plt+0xaef4>
  40dfc0:	bl	403040 <__errno_location@plt>
  40dfc4:	ldr	w21, [x0]
  40dfc8:	mov	x20, x0
  40dfcc:	mov	x0, x19
  40dfd0:	bl	402e10 <free@plt>
  40dfd4:	mov	x19, xzr
  40dfd8:	str	w21, [x20]
  40dfdc:	b	40dfe4 <__fxstatat@plt+0xaef4>
  40dfe0:	mov	x19, xzr
  40dfe4:	mov	x0, x19
  40dfe8:	ldp	x20, x19, [sp, #32]
  40dfec:	ldr	x21, [sp, #16]
  40dff0:	ldp	x29, x30, [sp], #48
  40dff4:	ret
  40dff8:	ldr	x0, [x0]
  40dffc:	ldr	x1, [x1]
  40e000:	b	402da0 <strcmp@plt>
  40e004:	ldr	x8, [x0, #8]
  40e008:	ldr	x9, [x1, #8]
  40e00c:	cmp	x8, x9
  40e010:	cset	w8, hi  // hi = pmore
  40e014:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  40e018:	ret
  40e01c:	sub	sp, sp, #0x70
  40e020:	stp	x29, x30, [sp, #16]
  40e024:	stp	x28, x27, [sp, #32]
  40e028:	stp	x26, x25, [sp, #48]
  40e02c:	stp	x24, x23, [sp, #64]
  40e030:	stp	x22, x21, [sp, #80]
  40e034:	stp	x20, x19, [sp, #96]
  40e038:	add	x29, sp, #0x10
  40e03c:	mov	x24, x4
  40e040:	mov	x20, x3
  40e044:	mov	x21, x2
  40e048:	mov	w23, w1
  40e04c:	mov	x22, x0
  40e050:	bl	403040 <__errno_location@plt>
  40e054:	ldr	w27, [x0]
  40e058:	mov	x19, x0
  40e05c:	mov	x0, x22
  40e060:	bl	402920 <strlen@plt>
  40e064:	sxtw	x26, w23
  40e068:	add	x8, x26, x24
  40e06c:	subs	x8, x0, x8
  40e070:	b.cc	40e090 <__fxstatat@plt+0xafa0>  // b.lo, b.ul, b.last
  40e074:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40e078:	mov	x25, x0
  40e07c:	add	x0, x22, x8
  40e080:	add	x1, x1, #0xb65
  40e084:	bl	402e80 <strspn@plt>
  40e088:	cmp	x0, x24
  40e08c:	b.cs	40e0c0 <__fxstatat@plt+0xafd0>  // b.hs, b.nlast
  40e090:	mov	w24, #0xffffffff            	// #-1
  40e094:	mov	w20, #0x16                  	// #22
  40e098:	str	w20, [x19]
  40e09c:	mov	w0, w24
  40e0a0:	ldp	x20, x19, [sp, #96]
  40e0a4:	ldp	x22, x21, [sp, #80]
  40e0a8:	ldp	x24, x23, [sp, #64]
  40e0ac:	ldp	x26, x25, [sp, #48]
  40e0b0:	ldp	x28, x27, [sp, #32]
  40e0b4:	ldp	x29, x30, [sp, #16]
  40e0b8:	add	sp, sp, #0x70
  40e0bc:	ret
  40e0c0:	mov	x0, xzr
  40e0c4:	mov	x1, x24
  40e0c8:	bl	4130d4 <__fxstatat@plt+0xffe4>
  40e0cc:	cbz	x0, 40e148 <__fxstatat@plt+0xb058>
  40e0d0:	mov	x23, x0
  40e0d4:	stur	w27, [x29, #-4]
  40e0d8:	cbz	x24, 40e150 <__fxstatat@plt+0xb060>
  40e0dc:	sub	x8, x25, x26
  40e0e0:	adrp	x26, 415000 <__fxstatat@plt+0x11f10>
  40e0e4:	mov	w27, wzr
  40e0e8:	neg	x28, x24
  40e0ec:	add	x25, x22, x8
  40e0f0:	add	x26, x26, #0xf10
  40e0f4:	mov	x24, x28
  40e0f8:	mov	w1, #0x3d                  	// #61
  40e0fc:	mov	x0, x23
  40e100:	bl	413110 <__fxstatat@plt+0x10020>
  40e104:	ldrb	w8, [x26, x0]
  40e108:	strb	w8, [x25, x24]
  40e10c:	adds	x24, x24, #0x1
  40e110:	b.cc	40e0f8 <__fxstatat@plt+0xb008>  // b.lo, b.ul, b.last
  40e114:	mov	x0, x22
  40e118:	mov	x1, x21
  40e11c:	blr	x20
  40e120:	tbz	w0, #31, 40e190 <__fxstatat@plt+0xb0a0>
  40e124:	ldr	w8, [x19]
  40e128:	cmp	w8, #0x11
  40e12c:	b.ne	40e1a0 <__fxstatat@plt+0xb0b0>  // b.any
  40e130:	mov	w8, #0xa2f8                	// #41720
  40e134:	add	w27, w27, #0x1
  40e138:	movk	w8, #0x3, lsl #16
  40e13c:	cmp	w27, w8
  40e140:	b.ne	40e0f4 <__fxstatat@plt+0xb004>  // b.any
  40e144:	b	40e17c <__fxstatat@plt+0xb08c>
  40e148:	mov	w24, #0xffffffff            	// #-1
  40e14c:	b	40e09c <__fxstatat@plt+0xafac>
  40e150:	mov	w25, #0xa2f8                	// #41720
  40e154:	movk	w25, #0x3, lsl #16
  40e158:	mov	x0, x22
  40e15c:	mov	x1, x21
  40e160:	blr	x20
  40e164:	tbz	w0, #31, 40e190 <__fxstatat@plt+0xb0a0>
  40e168:	ldr	w8, [x19]
  40e16c:	cmp	w8, #0x11
  40e170:	b.ne	40e1a0 <__fxstatat@plt+0xb0b0>  // b.any
  40e174:	subs	w25, w25, #0x1
  40e178:	b.ne	40e158 <__fxstatat@plt+0xb068>  // b.any
  40e17c:	mov	x0, x23
  40e180:	bl	413224 <__fxstatat@plt+0x10134>
  40e184:	mov	w24, #0xffffffff            	// #-1
  40e188:	mov	w20, #0x11                  	// #17
  40e18c:	b	40e098 <__fxstatat@plt+0xafa8>
  40e190:	ldur	w20, [x29, #-4]
  40e194:	mov	w24, w0
  40e198:	str	w20, [x19]
  40e19c:	b	40e1a8 <__fxstatat@plt+0xb0b8>
  40e1a0:	mov	w24, #0xffffffff            	// #-1
  40e1a4:	mov	w20, w8
  40e1a8:	mov	x0, x23
  40e1ac:	bl	413224 <__fxstatat@plt+0x10134>
  40e1b0:	b	40e098 <__fxstatat@plt+0xafa8>
  40e1b4:	sub	sp, sp, #0x20
  40e1b8:	stp	x29, x30, [sp, #16]
  40e1bc:	add	x29, sp, #0x10
  40e1c0:	cmp	w3, #0x3
  40e1c4:	stur	w2, [x29, #-4]
  40e1c8:	b.cs	40e1ec <__fxstatat@plt+0xb0fc>  // b.hs, b.nlast
  40e1cc:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40e1d0:	add	x8, x8, #0xfb8
  40e1d4:	ldr	x3, [x8, w3, sxtw #3]
  40e1d8:	sub	x2, x29, #0x4
  40e1dc:	bl	40e01c <__fxstatat@plt+0xaf2c>
  40e1e0:	ldp	x29, x30, [sp, #16]
  40e1e4:	add	sp, sp, #0x20
  40e1e8:	ret
  40e1ec:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40e1f0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40e1f4:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  40e1f8:	add	x0, x0, #0xf4f
  40e1fc:	add	x1, x1, #0xf72
  40e200:	add	x3, x3, #0xf81
  40e204:	mov	w2, #0x147                 	// #327
  40e208:	bl	403030 <__assert_fail@plt>
  40e20c:	ldr	w8, [x1]
  40e210:	mov	w9, #0xc2                  	// #194
  40e214:	mov	w2, #0x180                 	// #384
  40e218:	and	w8, w8, #0xfffffffc
  40e21c:	orr	w1, w8, w9
  40e220:	b	402b30 <open@plt>
  40e224:	mov	w1, #0x1c0                 	// #448
  40e228:	b	4030a0 <mkdir@plt>
  40e22c:	sub	sp, sp, #0xa0
  40e230:	mov	x1, x0
  40e234:	mov	x2, sp
  40e238:	mov	w0, wzr
  40e23c:	stp	x29, x30, [sp, #128]
  40e240:	str	x19, [sp, #144]
  40e244:	add	x29, sp, #0x80
  40e248:	bl	402f30 <__lxstat@plt>
  40e24c:	mov	w19, w0
  40e250:	bl	403040 <__errno_location@plt>
  40e254:	cbz	w19, 40e264 <__fxstatat@plt+0xb174>
  40e258:	ldr	w8, [x0]
  40e25c:	cmp	w8, #0x4b
  40e260:	b.ne	40e26c <__fxstatat@plt+0xb17c>  // b.any
  40e264:	mov	w8, #0x11                  	// #17
  40e268:	str	w8, [x0]
  40e26c:	ldr	w8, [x0]
  40e270:	ldr	x19, [sp, #144]
  40e274:	ldp	x29, x30, [sp, #128]
  40e278:	cmp	w8, #0x2
  40e27c:	csetm	w0, ne  // ne = any
  40e280:	add	sp, sp, #0xa0
  40e284:	ret
  40e288:	sub	sp, sp, #0x20
  40e28c:	stp	x29, x30, [sp, #16]
  40e290:	add	x29, sp, #0x10
  40e294:	cmp	w3, #0x3
  40e298:	stur	w2, [x29, #-4]
  40e29c:	b.cs	40e2c4 <__fxstatat@plt+0xb1d4>  // b.hs, b.nlast
  40e2a0:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40e2a4:	add	x8, x8, #0xfb8
  40e2a8:	ldr	x3, [x8, w3, sxtw #3]
  40e2ac:	sub	x2, x29, #0x4
  40e2b0:	mov	w4, #0x6                   	// #6
  40e2b4:	bl	40e01c <__fxstatat@plt+0xaf2c>
  40e2b8:	ldp	x29, x30, [sp, #16]
  40e2bc:	add	sp, sp, #0x20
  40e2c0:	ret
  40e2c4:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40e2c8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40e2cc:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  40e2d0:	add	x0, x0, #0xf4f
  40e2d4:	add	x1, x1, #0xf72
  40e2d8:	add	x3, x3, #0xf81
  40e2dc:	mov	w2, #0x147                 	// #327
  40e2e0:	bl	403030 <__assert_fail@plt>
  40e2e4:	mov	w4, #0x6                   	// #6
  40e2e8:	b	40e01c <__fxstatat@plt+0xaf2c>
  40e2ec:	stp	x29, x30, [sp, #-48]!
  40e2f0:	stp	x20, x19, [sp, #32]
  40e2f4:	mov	w19, w0
  40e2f8:	cmp	w0, #0x2
  40e2fc:	stp	x22, x21, [sp, #16]
  40e300:	mov	x29, sp
  40e304:	b.hi	40e340 <__fxstatat@plt+0xb250>  // b.pmore
  40e308:	mov	w0, w19
  40e30c:	bl	413b28 <__fxstatat@plt+0x10a38>
  40e310:	mov	w20, w0
  40e314:	bl	403040 <__errno_location@plt>
  40e318:	ldr	w22, [x0]
  40e31c:	mov	x21, x0
  40e320:	mov	w0, w19
  40e324:	bl	402ca0 <close@plt>
  40e328:	str	w22, [x21]
  40e32c:	mov	w0, w20
  40e330:	ldp	x20, x19, [sp, #32]
  40e334:	ldp	x22, x21, [sp, #16]
  40e338:	ldp	x29, x30, [sp], #48
  40e33c:	ret
  40e340:	mov	w0, w19
  40e344:	ldp	x20, x19, [sp, #32]
  40e348:	ldp	x22, x21, [sp, #16]
  40e34c:	ldp	x29, x30, [sp], #48
  40e350:	ret
  40e354:	mov	x8, x0
  40e358:	mov	w4, w3
  40e35c:	mov	x3, x2
  40e360:	mov	w0, #0xffffff9c            	// #-100
  40e364:	mov	x2, x1
  40e368:	mov	x1, x8
  40e36c:	b	40e370 <__fxstatat@plt+0xb280>
  40e370:	sub	sp, sp, #0x120
  40e374:	stp	x29, x30, [sp, #192]
  40e378:	stp	x28, x27, [sp, #208]
  40e37c:	stp	x26, x25, [sp, #224]
  40e380:	stp	x24, x23, [sp, #240]
  40e384:	stp	x22, x21, [sp, #256]
  40e388:	stp	x20, x19, [sp, #272]
  40e38c:	ldr	x25, [x3, #88]
  40e390:	ldp	x26, x23, [x2, #88]
  40e394:	ldr	w24, [x3, #96]
  40e398:	add	x29, sp, #0xc0
  40e39c:	tbnz	w4, #0, 40e3bc <__fxstatat@plt+0xb2cc>
  40e3a0:	cmp	x26, x25
  40e3a4:	b.lt	40e568 <__fxstatat@plt+0xb478>  // b.tstop
  40e3a8:	b.gt	40e684 <__fxstatat@plt+0xb594>
  40e3ac:	cmp	w24, w23
  40e3b0:	cset	w8, lt  // lt = tstop
  40e3b4:	csinv	w0, w8, wzr, le
  40e3b8:	b	40e688 <__fxstatat@plt+0xb598>
  40e3bc:	mov	x22, x2
  40e3c0:	mov	x19, x1
  40e3c4:	mov	w20, w0
  40e3c8:	cmp	x26, x25
  40e3cc:	b.ne	40e3e0 <__fxstatat@plt+0xb2f0>  // b.any
  40e3d0:	cmp	w23, w24
  40e3d4:	b.ne	40e3e0 <__fxstatat@plt+0xb2f0>  // b.any
  40e3d8:	mov	w0, wzr
  40e3dc:	b	40e688 <__fxstatat@plt+0xb598>
  40e3e0:	sub	x8, x25, #0x2
  40e3e4:	cmp	x26, x8
  40e3e8:	b.le	40e568 <__fxstatat@plt+0xb478>
  40e3ec:	sub	x8, x26, #0x2
  40e3f0:	cmp	x25, x8
  40e3f4:	b.le	40e684 <__fxstatat@plt+0xb594>
  40e3f8:	adrp	x28, 427000 <__fxstatat@plt+0x23f10>
  40e3fc:	ldr	x21, [x28, #2680]
  40e400:	cbnz	x21, 40e434 <__fxstatat@plt+0xb344>
  40e404:	adrp	x2, 40e000 <__fxstatat@plt+0xaf10>
  40e408:	adrp	x3, 40e000 <__fxstatat@plt+0xaf10>
  40e40c:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  40e410:	add	x2, x2, #0x810
  40e414:	add	x3, x3, #0x820
  40e418:	add	x4, x4, #0xe10
  40e41c:	mov	w0, #0x10                  	// #16
  40e420:	mov	x1, xzr
  40e424:	bl	40adc4 <__fxstatat@plt+0x7cd4>
  40e428:	mov	x21, x0
  40e42c:	str	x0, [x28, #2680]
  40e430:	cbz	x0, 40e4b4 <__fxstatat@plt+0xb3c4>
  40e434:	adrp	x27, 427000 <__fxstatat@plt+0x23f10>
  40e438:	ldr	x1, [x27, #2688]
  40e43c:	cbnz	x1, 40e464 <__fxstatat@plt+0xb374>
  40e440:	mov	w0, #0x10                  	// #16
  40e444:	bl	402b00 <malloc@plt>
  40e448:	str	x0, [x27, #2688]
  40e44c:	cbz	x0, 40e498 <__fxstatat@plt+0xb3a8>
  40e450:	mov	w8, #0x9400                	// #37888
  40e454:	mov	x1, x0
  40e458:	movk	w8, #0x7735, lsl #16
  40e45c:	str	w8, [x0, #8]
  40e460:	strb	wzr, [x0, #12]
  40e464:	ldr	x8, [x22]
  40e468:	mov	x0, x21
  40e46c:	str	x8, [x1]
  40e470:	bl	40b864 <__fxstatat@plt+0x8774>
  40e474:	cbz	x0, 40e490 <__fxstatat@plt+0xb3a0>
  40e478:	ldr	x8, [x27, #2688]
  40e47c:	mov	x21, x0
  40e480:	cmp	x8, x0
  40e484:	b.ne	40e4c8 <__fxstatat@plt+0xb3d8>  // b.any
  40e488:	str	xzr, [x27, #2688]
  40e48c:	b	40e4c8 <__fxstatat@plt+0xb3d8>
  40e490:	ldr	x21, [x28, #2680]
  40e494:	cbz	x21, 40e4b4 <__fxstatat@plt+0xb3c4>
  40e498:	ldr	x8, [x22]
  40e49c:	sub	x1, x29, #0x18
  40e4a0:	mov	x0, x21
  40e4a4:	stur	x8, [x29, #-24]
  40e4a8:	bl	40aabc <__fxstatat@plt+0x79cc>
  40e4ac:	mov	x21, x0
  40e4b0:	cbnz	x0, 40e4c8 <__fxstatat@plt+0xb3d8>
  40e4b4:	mov	w8, #0x9400                	// #37888
  40e4b8:	movk	w8, #0x7735, lsl #16
  40e4bc:	sub	x21, x29, #0x18
  40e4c0:	stur	w8, [x29, #-16]
  40e4c4:	sturb	wzr, [x29, #-12]
  40e4c8:	ldrb	w9, [x21, #12]
  40e4cc:	ldr	w8, [x21, #8]
  40e4d0:	cbnz	w9, 40e544 <__fxstatat@plt+0xb454>
  40e4d4:	ldr	x9, [x22, #80]
  40e4d8:	mov	w10, #0x6667                	// #26215
  40e4dc:	ldrsw	x11, [x22, #112]
  40e4e0:	movk	w10, #0x6666, lsl #16
  40e4e4:	smull	x13, w23, w10
  40e4e8:	lsr	x14, x13, #63
  40e4ec:	asr	x13, x13, #34
  40e4f0:	add	w13, w13, w14
  40e4f4:	smull	x14, w9, w10
  40e4f8:	mul	x10, x11, x10
  40e4fc:	lsr	x15, x14, #63
  40e500:	asr	x14, x14, #34
  40e504:	add	w14, w14, w15
  40e508:	lsr	x15, x10, #63
  40e50c:	asr	x10, x10, #34
  40e510:	mov	w12, #0xa                   	// #10
  40e514:	add	w10, w10, w15
  40e518:	msub	w14, w14, w12, w9
  40e51c:	msub	w10, w10, w12, w11
  40e520:	msub	w12, w13, w12, w23
  40e524:	orr	w12, w14, w12
  40e528:	orr	w10, w12, w10
  40e52c:	cbz	w10, 40e570 <__fxstatat@plt+0xb480>
  40e530:	mov	w8, #0x1                   	// #1
  40e534:	str	w8, [x21, #8]
  40e538:	mov	w9, #0x1                   	// #1
  40e53c:	str	w8, [x21, #8]
  40e540:	strb	w9, [x21, #12]
  40e544:	mov	w9, #0x9400                	// #37888
  40e548:	movk	w9, #0x7735, lsl #16
  40e54c:	cmp	w8, w9
  40e550:	sdiv	w9, w24, w8
  40e554:	cset	w10, eq  // eq = none
  40e558:	bic	x25, x25, x10
  40e55c:	mul	w24, w9, w8
  40e560:	cmp	x26, x25
  40e564:	b.ge	40e3a8 <__fxstatat@plt+0xb2b8>  // b.tcont
  40e568:	mov	w0, #0xffffffff            	// #-1
  40e56c:	b	40e688 <__fxstatat@plt+0xb598>
  40e570:	ldr	x10, [x22, #72]
  40e574:	cmp	w8, #0xb
  40e578:	mov	w12, #0xa                   	// #10
  40e57c:	b.lt	40e654 <__fxstatat@plt+0xb564>  // b.tstop
  40e580:	ldr	x15, [x22, #104]
  40e584:	orr	x18, x10, x26
  40e588:	mov	w13, #0xca00                	// #51712
  40e58c:	mov	w14, #0x6667                	// #26215
  40e590:	movk	w13, #0x3b9a, lsl #16
  40e594:	movk	w14, #0x6666, lsl #16
  40e598:	mov	w16, w9
  40e59c:	mov	w17, w23
  40e5a0:	orr	x15, x18, x15
  40e5a4:	mov	w28, #0xa                   	// #10
  40e5a8:	smull	x16, w16, w14
  40e5ac:	smull	x17, w17, w14
  40e5b0:	smull	x11, w11, w14
  40e5b4:	lsr	x1, x16, #63
  40e5b8:	asr	x16, x16, #34
  40e5bc:	lsr	x18, x17, #63
  40e5c0:	asr	x17, x17, #34
  40e5c4:	lsr	x0, x11, #63
  40e5c8:	asr	x11, x11, #34
  40e5cc:	add	w16, w16, w1
  40e5d0:	add	w17, w17, w18
  40e5d4:	add	w11, w11, w0
  40e5d8:	smull	x18, w16, w14
  40e5dc:	smull	x0, w11, w14
  40e5e0:	lsr	x2, x18, #63
  40e5e4:	asr	x18, x18, #34
  40e5e8:	smull	x1, w17, w14
  40e5ec:	add	w18, w18, w2
  40e5f0:	lsr	x2, x0, #63
  40e5f4:	asr	x0, x0, #34
  40e5f8:	add	w0, w0, w2
  40e5fc:	lsr	x2, x1, #63
  40e600:	asr	x1, x1, #34
  40e604:	add	w1, w1, w2
  40e608:	msub	w18, w18, w12, w16
  40e60c:	msub	w0, w0, w12, w11
  40e610:	orr	w18, w0, w18
  40e614:	msub	w0, w1, w12, w17
  40e618:	orr	w18, w18, w0
  40e61c:	cbnz	w18, 40e638 <__fxstatat@plt+0xb548>
  40e620:	cmp	w28, w13
  40e624:	b.eq	40e648 <__fxstatat@plt+0xb558>  // b.none
  40e628:	add	w18, w28, w28, lsl #2
  40e62c:	lsl	w28, w18, #1
  40e630:	cmp	w28, w8
  40e634:	b.lt	40e5a8 <__fxstatat@plt+0xb4b8>  // b.tstop
  40e638:	str	w28, [x21, #8]
  40e63c:	cbnz	w28, 40e65c <__fxstatat@plt+0xb56c>
  40e640:	mov	w8, wzr
  40e644:	b	40e538 <__fxstatat@plt+0xb448>
  40e648:	mvn	w8, w15
  40e64c:	and	w8, w8, #0x1
  40e650:	lsl	w12, w13, w8
  40e654:	mov	w28, w12
  40e658:	str	w12, [x21, #8]
  40e65c:	mov	w8, #0x9400                	// #37888
  40e660:	movk	w8, #0x7735, lsl #16
  40e664:	cmp	w28, w8
  40e668:	cset	w8, eq  // eq = none
  40e66c:	cmp	x25, x26
  40e670:	b.lt	40e684 <__fxstatat@plt+0xb594>  // b.tstop
  40e674:	cmp	w24, w23
  40e678:	b.gt	40e6a8 <__fxstatat@plt+0xb5b8>
  40e67c:	cmp	x26, x25
  40e680:	b.ne	40e6a8 <__fxstatat@plt+0xb5b8>  // b.any
  40e684:	mov	w0, #0x1                   	// #1
  40e688:	ldp	x20, x19, [sp, #272]
  40e68c:	ldp	x22, x21, [sp, #256]
  40e690:	ldp	x24, x23, [sp, #240]
  40e694:	ldp	x26, x25, [sp, #224]
  40e698:	ldp	x28, x27, [sp, #208]
  40e69c:	ldp	x29, x30, [sp, #192]
  40e6a0:	add	sp, sp, #0x120
  40e6a4:	ret
  40e6a8:	bic	x11, x25, x8
  40e6ac:	cmp	x26, x11
  40e6b0:	b.lt	40e568 <__fxstatat@plt+0xb478>  // b.tstop
  40e6b4:	b.ne	40e6c8 <__fxstatat@plt+0xb5d8>  // b.any
  40e6b8:	sdiv	w11, w24, w28
  40e6bc:	mul	w11, w11, w28
  40e6c0:	cmp	w11, w23
  40e6c4:	b.gt	40e568 <__fxstatat@plt+0xb478>
  40e6c8:	mov	w11, #0x8e39                	// #36409
  40e6cc:	sxtw	x9, w9
  40e6d0:	movk	w11, #0x38e3, lsl #16
  40e6d4:	stp	x10, x9, [x29, #-56]
  40e6d8:	umull	x9, w28, w11
  40e6dc:	lsr	x9, x9, #33
  40e6e0:	add	w9, w9, w23
  40e6e4:	orr	x8, x26, x8
  40e6e8:	sxtw	x9, w9
  40e6ec:	sub	x2, x29, #0x38
  40e6f0:	mov	w3, #0x100                 	// #256
  40e6f4:	mov	w0, w20
  40e6f8:	mov	x1, x19
  40e6fc:	stp	x8, x9, [x29, #-40]
  40e700:	bl	402e90 <utimensat@plt>
  40e704:	cbnz	w0, 40e75c <__fxstatat@plt+0xb66c>
  40e708:	add	x3, sp, #0x8
  40e70c:	mov	w4, #0x100                 	// #256
  40e710:	mov	w1, w20
  40e714:	mov	x2, x19
  40e718:	bl	4030f0 <__fxstatat@plt>
  40e71c:	ldp	x9, x11, [sp, #96]
  40e720:	mov	w22, w0
  40e724:	sxtw	x10, w22
  40e728:	sxtw	x8, w23
  40e72c:	eor	x9, x9, x26
  40e730:	orr	x9, x9, x10
  40e734:	eor	x10, x11, x8
  40e738:	orr	x9, x9, x10
  40e73c:	cbz	x9, 40e758 <__fxstatat@plt+0xb668>
  40e740:	sub	x2, x29, #0x38
  40e744:	mov	w3, #0x100                 	// #256
  40e748:	mov	w0, w20
  40e74c:	mov	x1, x19
  40e750:	stp	x26, x8, [x29, #-40]
  40e754:	bl	402e90 <utimensat@plt>
  40e758:	cbz	w22, 40e764 <__fxstatat@plt+0xb674>
  40e75c:	mov	w0, #0xfffffffe            	// #-2
  40e760:	b	40e688 <__fxstatat@plt+0xb598>
  40e764:	ldr	w8, [sp, #96]
  40e768:	ldr	w10, [sp, #104]
  40e76c:	mov	w11, #0xca00                	// #51712
  40e770:	movk	w11, #0x3b9a, lsl #16
  40e774:	and	w8, w8, #0x1
  40e778:	mov	w9, #0xcccd                	// #52429
  40e77c:	madd	w11, w8, w11, w10
  40e780:	mov	w10, #0x9998                	// #39320
  40e784:	movk	w9, #0xcccc, lsl #16
  40e788:	movk	w10, #0x1999, lsl #16
  40e78c:	madd	w8, w11, w9, w10
  40e790:	ror	w8, w8, #1
  40e794:	cmp	w8, w10
  40e798:	b.ls	40e7a4 <__fxstatat@plt+0xb6b4>  // b.plast
  40e79c:	mov	w8, #0x1                   	// #1
  40e7a0:	b	40e538 <__fxstatat@plt+0xb448>
  40e7a4:	mov	w12, #0xca00                	// #51712
  40e7a8:	mov	w13, #0x6667                	// #26215
  40e7ac:	mov	w14, #0x9999                	// #39321
  40e7b0:	mov	w8, #0x1                   	// #1
  40e7b4:	movk	w12, #0x3b9a, lsl #16
  40e7b8:	movk	w13, #0x6666, lsl #16
  40e7bc:	movk	w14, #0x1999, lsl #16
  40e7c0:	cmp	w8, w12
  40e7c4:	b.eq	40e7fc <__fxstatat@plt+0xb70c>  // b.none
  40e7c8:	add	w8, w8, w8, lsl #2
  40e7cc:	lsl	w8, w8, #1
  40e7d0:	cmp	w8, w28
  40e7d4:	b.eq	40e808 <__fxstatat@plt+0xb718>  // b.none
  40e7d8:	smull	x11, w11, w13
  40e7dc:	lsr	x15, x11, #63
  40e7e0:	asr	x11, x11, #34
  40e7e4:	add	w11, w11, w15
  40e7e8:	madd	w15, w11, w9, w10
  40e7ec:	ror	w15, w15, #1
  40e7f0:	cmp	w15, w14
  40e7f4:	b.cc	40e7c0 <__fxstatat@plt+0xb6d0>  // b.lo, b.ul, b.last
  40e7f8:	b	40e538 <__fxstatat@plt+0xb448>
  40e7fc:	mov	w8, #0x9400                	// #37888
  40e800:	movk	w8, #0x7735, lsl #16
  40e804:	b	40e538 <__fxstatat@plt+0xb448>
  40e808:	mov	w8, w28
  40e80c:	b	40e538 <__fxstatat@plt+0xb448>
  40e810:	ldr	x8, [x0]
  40e814:	udiv	x9, x8, x1
  40e818:	msub	x0, x9, x1, x8
  40e81c:	ret
  40e820:	ldr	x8, [x0]
  40e824:	ldr	x9, [x1]
  40e828:	cmp	x8, x9
  40e82c:	cset	w0, eq  // eq = none
  40e830:	ret
  40e834:	mov	w3, #0x100                 	// #256
  40e838:	b	402e90 <utimensat@plt>
  40e83c:	sub	sp, sp, #0x140
  40e840:	stp	x29, x30, [sp, #224]
  40e844:	add	x29, sp, #0xe0
  40e848:	cmp	x2, #0x0
  40e84c:	sub	x8, x29, #0x20
  40e850:	stp	x22, x21, [sp, #288]
  40e854:	stp	x20, x19, [sp, #304]
  40e858:	mov	x22, x2
  40e85c:	mov	x20, x1
  40e860:	mov	w19, w0
  40e864:	csel	x21, xzr, x8, eq  // eq = none
  40e868:	str	x28, [sp, #240]
  40e86c:	stp	x26, x25, [sp, #256]
  40e870:	stp	x24, x23, [sp, #272]
  40e874:	cbz	x2, 40e8d4 <__fxstatat@plt+0xb7e4>
  40e878:	ldr	q0, [x22]
  40e87c:	mov	w9, #0xca00                	// #51712
  40e880:	movk	w9, #0x3b9a, lsl #16
  40e884:	stur	q0, [x29, #-32]
  40e888:	ldr	q0, [x22, #16]
  40e88c:	stur	q0, [x29, #-16]
  40e890:	ldr	x10, [x21, #8]
  40e894:	cmp	x10, x9
  40e898:	and	x11, x10, #0xfffffffffffffffe
  40e89c:	b.cc	40e8ac <__fxstatat@plt+0xb7bc>  // b.lo, b.ul, b.last
  40e8a0:	mov	w8, #0x3ffffffe            	// #1073741822
  40e8a4:	cmp	x11, x8
  40e8a8:	b.ne	40e8c8 <__fxstatat@plt+0xb7d8>  // b.any
  40e8ac:	ldr	x8, [x21, #24]
  40e8b0:	cmp	x8, x9
  40e8b4:	and	x9, x8, #0xfffffffffffffffe
  40e8b8:	b.cc	40e8e0 <__fxstatat@plt+0xb7f0>  // b.lo, b.ul, b.last
  40e8bc:	mov	w12, #0x3ffffffe            	// #1073741822
  40e8c0:	cmp	x9, x12
  40e8c4:	b.eq	40e8e0 <__fxstatat@plt+0xb7f0>  // b.none
  40e8c8:	bl	403040 <__errno_location@plt>
  40e8cc:	mov	w8, #0x16                  	// #22
  40e8d0:	b	40e950 <__fxstatat@plt+0xb860>
  40e8d4:	mov	w26, wzr
  40e8d8:	tbnz	w19, #31, 40e944 <__fxstatat@plt+0xb854>
  40e8dc:	b	40e97c <__fxstatat@plt+0xb88c>
  40e8e0:	mov	w12, #0x3ffffffe            	// #1073741822
  40e8e4:	cmp	x11, x12
  40e8e8:	b.ne	40e910 <__fxstatat@plt+0xb820>  // b.any
  40e8ec:	mov	w11, #0x3ffffffe            	// #1073741822
  40e8f0:	cmp	x10, x11
  40e8f4:	cset	w10, eq  // eq = none
  40e8f8:	mov	w11, #0x1                   	// #1
  40e8fc:	str	xzr, [x21]
  40e900:	mov	w12, #0x3ffffffe            	// #1073741822
  40e904:	cmp	x9, x12
  40e908:	b.eq	40e924 <__fxstatat@plt+0xb834>  // b.none
  40e90c:	b	40e938 <__fxstatat@plt+0xb848>
  40e910:	mov	w11, wzr
  40e914:	mov	w10, wzr
  40e918:	mov	w12, #0x3ffffffe            	// #1073741822
  40e91c:	cmp	x9, x12
  40e920:	b.ne	40e938 <__fxstatat@plt+0xb848>  // b.any
  40e924:	mov	w9, #0x3ffffffe            	// #1073741822
  40e928:	cmp	x8, x9
  40e92c:	cinc	w10, w10, eq  // eq = none
  40e930:	mov	w11, #0x1                   	// #1
  40e934:	str	xzr, [x21, #16]
  40e938:	cmp	w10, #0x1
  40e93c:	cinc	w26, w11, eq  // eq = none
  40e940:	tbz	w19, #31, 40e97c <__fxstatat@plt+0xb88c>
  40e944:	cbnz	x20, 40e97c <__fxstatat@plt+0xb88c>
  40e948:	bl	403040 <__errno_location@plt>
  40e94c:	mov	w8, #0x9                   	// #9
  40e950:	str	w8, [x0]
  40e954:	mov	w23, #0xffffffff            	// #-1
  40e958:	mov	w0, w23
  40e95c:	ldp	x20, x19, [sp, #304]
  40e960:	ldp	x22, x21, [sp, #288]
  40e964:	ldp	x24, x23, [sp, #272]
  40e968:	ldp	x26, x25, [sp, #256]
  40e96c:	ldr	x28, [sp, #240]
  40e970:	ldp	x29, x30, [sp, #224]
  40e974:	add	sp, sp, #0x140
  40e978:	ret
  40e97c:	adrp	x25, 427000 <__fxstatat@plt+0x23f10>
  40e980:	ldr	w8, [x25, #2696]
  40e984:	add	x24, sp, #0x40
  40e988:	tbnz	w8, #31, 40ea44 <__fxstatat@plt+0xb954>
  40e98c:	cmp	w26, #0x2
  40e990:	b.ne	40e9f4 <__fxstatat@plt+0xb904>  // b.any
  40e994:	add	x2, sp, #0x40
  40e998:	mov	w0, wzr
  40e99c:	tbnz	w19, #31, 40e9b0 <__fxstatat@plt+0xb8c0>
  40e9a0:	mov	w1, w19
  40e9a4:	bl	402f80 <__fxstat@plt>
  40e9a8:	cbnz	w0, 40e954 <__fxstatat@plt+0xb864>
  40e9ac:	b	40e9bc <__fxstatat@plt+0xb8cc>
  40e9b0:	mov	x1, x20
  40e9b4:	bl	403060 <__xstat@plt>
  40e9b8:	cbnz	w0, 40e954 <__fxstatat@plt+0xb864>
  40e9bc:	ldr	x8, [x21, #8]
  40e9c0:	mov	w9, #0x3ffffffe            	// #1073741822
  40e9c4:	cmp	x8, x9
  40e9c8:	b.ne	40e9d8 <__fxstatat@plt+0xb8e8>  // b.any
  40e9cc:	ldur	q0, [x24, #72]
  40e9d0:	str	q0, [x21]
  40e9d4:	b	40e9f0 <__fxstatat@plt+0xb900>
  40e9d8:	ldr	x8, [x21, #24]
  40e9dc:	mov	w9, #0x3ffffffe            	// #1073741822
  40e9e0:	cmp	x8, x9
  40e9e4:	b.ne	40e9f0 <__fxstatat@plt+0xb900>  // b.any
  40e9e8:	ldur	q0, [x24, #88]
  40e9ec:	str	q0, [x21, #16]
  40e9f0:	mov	w26, #0x3                   	// #3
  40e9f4:	tbz	w19, #31, 40ea20 <__fxstatat@plt+0xb930>
  40e9f8:	mov	w0, #0xffffff9c            	// #-100
  40e9fc:	mov	x1, x20
  40ea00:	mov	x2, x21
  40ea04:	mov	w3, wzr
  40ea08:	bl	402e90 <utimensat@plt>
  40ea0c:	cmp	w0, #0x1
  40ea10:	b.lt	40eb18 <__fxstatat@plt+0xba28>  // b.tstop
  40ea14:	bl	403040 <__errno_location@plt>
  40ea18:	mov	w8, #0x26                  	// #38
  40ea1c:	str	w8, [x0]
  40ea20:	tbnz	w19, #31, 40ea44 <__fxstatat@plt+0xb954>
  40ea24:	mov	w0, w19
  40ea28:	mov	x1, x21
  40ea2c:	bl	402b60 <futimens@plt>
  40ea30:	cmp	w0, #0x1
  40ea34:	b.lt	40eac0 <__fxstatat@plt+0xb9d0>  // b.tstop
  40ea38:	bl	403040 <__errno_location@plt>
  40ea3c:	mov	w8, #0x26                  	// #38
  40ea40:	str	w8, [x0]
  40ea44:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40ea48:	add	x8, x8, #0xa88
  40ea4c:	mov	x9, #0xffffffffffffffff    	// #-1
  40ea50:	str	x9, [x8]
  40ea54:	cbz	w26, 40ea9c <__fxstatat@plt+0xb9ac>
  40ea58:	cmp	w26, #0x3
  40ea5c:	b.ne	40eaa4 <__fxstatat@plt+0xb9b4>  // b.any
  40ea60:	cbz	x22, 40eafc <__fxstatat@plt+0xba0c>
  40ea64:	ldr	x8, [x21, #8]
  40ea68:	mov	w9, #0x3fffffff            	// #1073741823
  40ea6c:	cmp	x8, x9
  40ea70:	b.eq	40eaec <__fxstatat@plt+0xb9fc>  // b.none
  40ea74:	mov	w9, #0x3ffffffe            	// #1073741822
  40ea78:	cmp	x8, x9
  40ea7c:	b.ne	40eb44 <__fxstatat@plt+0xba54>  // b.any
  40ea80:	ldr	x8, [x21, #24]
  40ea84:	mov	w9, #0x3ffffffe            	// #1073741822
  40ea88:	cmp	x8, x9
  40ea8c:	b.eq	40ecbc <__fxstatat@plt+0xbbcc>  // b.none
  40ea90:	ldur	q0, [x24, #72]
  40ea94:	str	q0, [x21]
  40ea98:	b	40eb44 <__fxstatat@plt+0xba54>
  40ea9c:	cbnz	x22, 40eb78 <__fxstatat@plt+0xba88>
  40eaa0:	b	40eafc <__fxstatat@plt+0xba0c>
  40eaa4:	add	x2, sp, #0x40
  40eaa8:	mov	w0, wzr
  40eaac:	tbnz	w19, #31, 40eadc <__fxstatat@plt+0xb9ec>
  40eab0:	mov	w1, w19
  40eab4:	bl	402f80 <__fxstat@plt>
  40eab8:	cbnz	w0, 40e954 <__fxstatat@plt+0xb864>
  40eabc:	b	40ea60 <__fxstatat@plt+0xb970>
  40eac0:	mov	w23, w0
  40eac4:	cbz	w0, 40eb30 <__fxstatat@plt+0xba40>
  40eac8:	bl	403040 <__errno_location@plt>
  40eacc:	ldr	w8, [x0]
  40ead0:	cmp	w8, #0x26
  40ead4:	b.eq	40ea44 <__fxstatat@plt+0xb954>  // b.none
  40ead8:	b	40eb30 <__fxstatat@plt+0xba40>
  40eadc:	mov	x1, x20
  40eae0:	bl	403060 <__xstat@plt>
  40eae4:	cbnz	w0, 40e954 <__fxstatat@plt+0xb864>
  40eae8:	b	40ea60 <__fxstatat@plt+0xb970>
  40eaec:	ldr	x8, [x21, #24]
  40eaf0:	mov	w9, #0x3fffffff            	// #1073741823
  40eaf4:	cmp	x8, x9
  40eaf8:	b.ne	40eb3c <__fxstatat@plt+0xba4c>  // b.any
  40eafc:	mov	x21, xzr
  40eb00:	tbz	w19, #31, 40ebc8 <__fxstatat@plt+0xbad8>
  40eb04:	mov	w0, #0xffffff9c            	// #-100
  40eb08:	mov	x1, x20
  40eb0c:	mov	x2, x21
  40eb10:	bl	402b10 <futimesat@plt>
  40eb14:	b	40ebec <__fxstatat@plt+0xbafc>
  40eb18:	mov	w23, w0
  40eb1c:	cbz	w0, 40eb30 <__fxstatat@plt+0xba40>
  40eb20:	bl	403040 <__errno_location@plt>
  40eb24:	ldr	w8, [x0]
  40eb28:	cmp	w8, #0x26
  40eb2c:	b.eq	40ea20 <__fxstatat@plt+0xb930>  // b.none
  40eb30:	mov	w8, #0x1                   	// #1
  40eb34:	str	w8, [x25, #2696]
  40eb38:	b	40e958 <__fxstatat@plt+0xb868>
  40eb3c:	mov	x0, x21
  40eb40:	bl	412e30 <__fxstatat@plt+0xfd40>
  40eb44:	ldr	x8, [x21, #24]
  40eb48:	mov	w9, #0x3fffffff            	// #1073741823
  40eb4c:	cmp	x8, x9
  40eb50:	b.eq	40eb6c <__fxstatat@plt+0xba7c>  // b.none
  40eb54:	mov	w9, #0x3ffffffe            	// #1073741822
  40eb58:	cmp	x8, x9
  40eb5c:	b.ne	40eb74 <__fxstatat@plt+0xba84>  // b.any
  40eb60:	ldur	q0, [x24, #88]
  40eb64:	str	q0, [x21, #16]
  40eb68:	b	40eb74 <__fxstatat@plt+0xba84>
  40eb6c:	add	x0, x21, #0x10
  40eb70:	bl	412e30 <__fxstatat@plt+0xfd40>
  40eb74:	sub	x21, x29, #0x20
  40eb78:	ldr	x8, [x21]
  40eb7c:	mov	x9, #0xf7cf                	// #63439
  40eb80:	movk	x9, #0xe353, lsl #16
  40eb84:	movk	x9, #0x9ba5, lsl #32
  40eb88:	str	x8, [sp, #32]
  40eb8c:	ldr	x8, [x21, #8]
  40eb90:	movk	x9, #0x20c4, lsl #48
  40eb94:	smulh	x8, x8, x9
  40eb98:	asr	x10, x8, #7
  40eb9c:	add	x8, x10, x8, lsr #63
  40eba0:	str	x8, [sp, #40]
  40eba4:	ldr	x8, [x21, #16]
  40eba8:	str	x8, [sp, #48]
  40ebac:	ldr	x8, [x21, #24]
  40ebb0:	add	x21, sp, #0x20
  40ebb4:	smulh	x8, x8, x9
  40ebb8:	asr	x9, x8, #7
  40ebbc:	add	x8, x9, x8, lsr #63
  40ebc0:	str	x8, [sp, #56]
  40ebc4:	tbnz	w19, #31, 40eb04 <__fxstatat@plt+0xba14>
  40ebc8:	mov	w0, w19
  40ebcc:	mov	x1, xzr
  40ebd0:	mov	x2, x21
  40ebd4:	bl	402b10 <futimesat@plt>
  40ebd8:	cbz	w0, 40ebf4 <__fxstatat@plt+0xbb04>
  40ebdc:	cbz	x20, 40e954 <__fxstatat@plt+0xb864>
  40ebe0:	mov	x0, x20
  40ebe4:	mov	x1, x21
  40ebe8:	bl	402f70 <utimes@plt>
  40ebec:	mov	w23, w0
  40ebf0:	b	40e958 <__fxstatat@plt+0xb868>
  40ebf4:	cbz	x21, 40ecbc <__fxstatat@plt+0xbbcc>
  40ebf8:	ldr	x24, [x21, #8]
  40ebfc:	ldr	x20, [x21, #24]
  40ec00:	mov	w22, #0xa11f                	// #41247
  40ec04:	movk	w22, #0x7, lsl #16
  40ec08:	cmp	x24, x22
  40ec0c:	b.gt	40ec18 <__fxstatat@plt+0xbb28>
  40ec10:	cmp	x20, x22
  40ec14:	b.le	40ecbc <__fxstatat@plt+0xbbcc>
  40ec18:	add	x2, sp, #0x40
  40ec1c:	mov	w0, wzr
  40ec20:	mov	w1, w19
  40ec24:	bl	402f80 <__fxstat@plt>
  40ec28:	mov	w23, wzr
  40ec2c:	cbnz	w0, 40e958 <__fxstatat@plt+0xb868>
  40ec30:	ldr	q0, [x21]
  40ec34:	add	x9, x21, #0x10
  40ec38:	ldr	x10, [x21]
  40ec3c:	ldr	x8, [x21, #16]
  40ec40:	str	q0, [sp]
  40ec44:	ldr	q0, [x9]
  40ec48:	ldr	x11, [sp, #136]
  40ec4c:	ldr	x9, [sp, #152]
  40ec50:	mov	x2, xzr
  40ec54:	cmp	x24, x22
  40ec58:	str	q0, [sp, #16]
  40ec5c:	b.le	40ec84 <__fxstatat@plt+0xbb94>
  40ec60:	sub	x10, x11, x10
  40ec64:	cmp	x10, #0x1
  40ec68:	b.ne	40ec84 <__fxstatat@plt+0xbb94>  // b.any
  40ec6c:	ldr	x10, [sp, #144]
  40ec70:	cbz	x10, 40ec7c <__fxstatat@plt+0xbb8c>
  40ec74:	mov	x2, xzr
  40ec78:	b	40ec84 <__fxstatat@plt+0xbb94>
  40ec7c:	mov	x2, sp
  40ec80:	str	xzr, [sp, #8]
  40ec84:	cmp	x20, x22
  40ec88:	b.le	40eca0 <__fxstatat@plt+0xbbb0>
  40ec8c:	sub	x8, x9, x8
  40ec90:	cmp	x8, #0x1
  40ec94:	b.ne	40eca0 <__fxstatat@plt+0xbbb0>  // b.any
  40ec98:	ldr	x8, [sp, #160]
  40ec9c:	cbz	x8, 40eca8 <__fxstatat@plt+0xbbb8>
  40eca0:	cbnz	x2, 40ecb0 <__fxstatat@plt+0xbbc0>
  40eca4:	b	40ecbc <__fxstatat@plt+0xbbcc>
  40eca8:	mov	x2, sp
  40ecac:	str	xzr, [sp, #24]
  40ecb0:	mov	w0, w19
  40ecb4:	mov	x1, xzr
  40ecb8:	bl	402b10 <futimesat@plt>
  40ecbc:	mov	w23, wzr
  40ecc0:	b	40e958 <__fxstatat@plt+0xb868>
  40ecc4:	mov	x8, x0
  40ecc8:	mov	w0, #0xffffffff            	// #-1
  40eccc:	mov	x2, x1
  40ecd0:	mov	x1, x8
  40ecd4:	b	40e83c <__fxstatat@plt+0xb74c>
  40ecd8:	sub	sp, sp, #0xe0
  40ecdc:	stp	x29, x30, [sp, #160]
  40ece0:	add	x29, sp, #0xa0
  40ece4:	cmp	x1, #0x0
  40ece8:	sub	x8, x29, #0x20
  40ecec:	stp	x22, x21, [sp, #192]
  40ecf0:	stp	x20, x19, [sp, #208]
  40ecf4:	mov	x21, x1
  40ecf8:	mov	x19, x0
  40ecfc:	csel	x20, xzr, x8, eq  // eq = none
  40ed00:	stp	x24, x23, [sp, #176]
  40ed04:	cbz	x1, 40ed84 <__fxstatat@plt+0xbc94>
  40ed08:	ldr	q0, [x21]
  40ed0c:	mov	w9, #0xca00                	// #51712
  40ed10:	movk	w9, #0x3b9a, lsl #16
  40ed14:	stur	q0, [x29, #-32]
  40ed18:	ldr	q0, [x21, #16]
  40ed1c:	stur	q0, [x29, #-16]
  40ed20:	ldr	x10, [x20, #8]
  40ed24:	cmp	x10, x9
  40ed28:	and	x11, x10, #0xfffffffffffffffe
  40ed2c:	b.cc	40ed3c <__fxstatat@plt+0xbc4c>  // b.lo, b.ul, b.last
  40ed30:	mov	w8, #0x3ffffffe            	// #1073741822
  40ed34:	cmp	x11, x8
  40ed38:	b.ne	40ed58 <__fxstatat@plt+0xbc68>  // b.any
  40ed3c:	ldr	x8, [x20, #24]
  40ed40:	cmp	x8, x9
  40ed44:	and	x9, x8, #0xfffffffffffffffe
  40ed48:	b.cc	40ed98 <__fxstatat@plt+0xbca8>  // b.lo, b.ul, b.last
  40ed4c:	mov	w12, #0x3ffffffe            	// #1073741822
  40ed50:	cmp	x9, x12
  40ed54:	b.eq	40ed98 <__fxstatat@plt+0xbca8>  // b.none
  40ed58:	bl	403040 <__errno_location@plt>
  40ed5c:	mov	w8, #0x16                  	// #22
  40ed60:	str	w8, [x0]
  40ed64:	mov	w22, #0xffffffff            	// #-1
  40ed68:	mov	w0, w22
  40ed6c:	ldp	x20, x19, [sp, #208]
  40ed70:	ldp	x22, x21, [sp, #192]
  40ed74:	ldp	x24, x23, [sp, #176]
  40ed78:	ldp	x29, x30, [sp, #160]
  40ed7c:	add	sp, sp, #0xe0
  40ed80:	ret
  40ed84:	mov	w24, wzr
  40ed88:	adrp	x23, 427000 <__fxstatat@plt+0x23f10>
  40ed8c:	ldr	w8, [x23, #2700]
  40ed90:	tbz	w8, #31, 40ee04 <__fxstatat@plt+0xbd14>
  40ed94:	b	40ee80 <__fxstatat@plt+0xbd90>
  40ed98:	mov	w12, #0x3ffffffe            	// #1073741822
  40ed9c:	cmp	x11, x12
  40eda0:	b.ne	40edc8 <__fxstatat@plt+0xbcd8>  // b.any
  40eda4:	mov	w11, #0x3ffffffe            	// #1073741822
  40eda8:	cmp	x10, x11
  40edac:	cset	w10, eq  // eq = none
  40edb0:	mov	w11, #0x1                   	// #1
  40edb4:	str	xzr, [x20]
  40edb8:	mov	w12, #0x3ffffffe            	// #1073741822
  40edbc:	cmp	x9, x12
  40edc0:	b.eq	40eddc <__fxstatat@plt+0xbcec>  // b.none
  40edc4:	b	40edf0 <__fxstatat@plt+0xbd00>
  40edc8:	mov	w11, wzr
  40edcc:	mov	w10, wzr
  40edd0:	mov	w12, #0x3ffffffe            	// #1073741822
  40edd4:	cmp	x9, x12
  40edd8:	b.ne	40edf0 <__fxstatat@plt+0xbd00>  // b.any
  40eddc:	mov	w9, #0x3ffffffe            	// #1073741822
  40ede0:	cmp	x8, x9
  40ede4:	cinc	w10, w10, eq  // eq = none
  40ede8:	mov	w11, #0x1                   	// #1
  40edec:	str	xzr, [x20, #16]
  40edf0:	cmp	w10, #0x1
  40edf4:	cinc	w24, w11, eq  // eq = none
  40edf8:	adrp	x23, 427000 <__fxstatat@plt+0x23f10>
  40edfc:	ldr	w8, [x23, #2700]
  40ee00:	tbnz	w8, #31, 40ee80 <__fxstatat@plt+0xbd90>
  40ee04:	cmp	w24, #0x2
  40ee08:	b.ne	40ee58 <__fxstatat@plt+0xbd68>  // b.any
  40ee0c:	mov	x2, sp
  40ee10:	mov	w0, wzr
  40ee14:	mov	x1, x19
  40ee18:	bl	402f30 <__lxstat@plt>
  40ee1c:	cbnz	w0, 40ed64 <__fxstatat@plt+0xbc74>
  40ee20:	ldr	x8, [x20, #8]
  40ee24:	mov	w9, #0x3ffffffe            	// #1073741822
  40ee28:	cmp	x8, x9
  40ee2c:	b.ne	40ee3c <__fxstatat@plt+0xbd4c>  // b.any
  40ee30:	ldur	q0, [sp, #72]
  40ee34:	str	q0, [x20]
  40ee38:	b	40ee54 <__fxstatat@plt+0xbd64>
  40ee3c:	ldr	x8, [x20, #24]
  40ee40:	mov	w9, #0x3ffffffe            	// #1073741822
  40ee44:	cmp	x8, x9
  40ee48:	b.ne	40ee54 <__fxstatat@plt+0xbd64>  // b.any
  40ee4c:	ldur	q0, [sp, #88]
  40ee50:	str	q0, [x20, #16]
  40ee54:	mov	w24, #0x3                   	// #3
  40ee58:	mov	w0, #0xffffff9c            	// #-100
  40ee5c:	mov	w3, #0x100                 	// #256
  40ee60:	mov	x1, x19
  40ee64:	mov	x2, x20
  40ee68:	bl	402e90 <utimensat@plt>
  40ee6c:	cmp	w0, #0x1
  40ee70:	b.lt	40ef10 <__fxstatat@plt+0xbe20>  // b.tstop
  40ee74:	bl	403040 <__errno_location@plt>
  40ee78:	mov	w8, #0x26                  	// #38
  40ee7c:	str	w8, [x0]
  40ee80:	mov	w8, #0xffffffff            	// #-1
  40ee84:	str	w8, [x23, #2700]
  40ee88:	cbz	w24, 40eee0 <__fxstatat@plt+0xbdf0>
  40ee8c:	cmp	w24, #0x3
  40ee90:	b.eq	40eea8 <__fxstatat@plt+0xbdb8>  // b.none
  40ee94:	mov	x2, sp
  40ee98:	mov	w0, wzr
  40ee9c:	mov	x1, x19
  40eea0:	bl	402f30 <__lxstat@plt>
  40eea4:	cbnz	w0, 40ed64 <__fxstatat@plt+0xbc74>
  40eea8:	cbz	x21, 40ef4c <__fxstatat@plt+0xbe5c>
  40eeac:	ldr	x8, [x20, #8]
  40eeb0:	mov	w9, #0x3fffffff            	// #1073741823
  40eeb4:	cmp	x8, x9
  40eeb8:	b.eq	40ef3c <__fxstatat@plt+0xbe4c>  // b.none
  40eebc:	mov	w9, #0x3ffffffe            	// #1073741822
  40eec0:	cmp	x8, x9
  40eec4:	b.ne	40ef8c <__fxstatat@plt+0xbe9c>  // b.any
  40eec8:	ldr	x8, [x20, #24]
  40eecc:	mov	w9, #0x3ffffffe            	// #1073741822
  40eed0:	cmp	x8, x9
  40eed4:	b.ne	40ef78 <__fxstatat@plt+0xbe88>  // b.any
  40eed8:	mov	w22, wzr
  40eedc:	b	40ed68 <__fxstatat@plt+0xbc78>
  40eee0:	mov	x2, sp
  40eee4:	mov	w0, wzr
  40eee8:	mov	x1, x19
  40eeec:	bl	402f30 <__lxstat@plt>
  40eef0:	cbnz	w0, 40ed64 <__fxstatat@plt+0xbc74>
  40eef4:	ldr	w8, [sp, #16]
  40eef8:	and	w8, w8, #0xf000
  40eefc:	cmp	w8, #0xa, lsl #12
  40ef00:	b.ne	40ef60 <__fxstatat@plt+0xbe70>  // b.any
  40ef04:	bl	403040 <__errno_location@plt>
  40ef08:	mov	w8, #0x26                  	// #38
  40ef0c:	b	40ed60 <__fxstatat@plt+0xbc70>
  40ef10:	mov	w22, w0
  40ef14:	cbz	w0, 40ef28 <__fxstatat@plt+0xbe38>
  40ef18:	bl	403040 <__errno_location@plt>
  40ef1c:	ldr	w8, [x0]
  40ef20:	cmp	w8, #0x26
  40ef24:	b.eq	40ee80 <__fxstatat@plt+0xbd90>  // b.none
  40ef28:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40ef2c:	add	x8, x8, #0xa88
  40ef30:	mov	x9, #0x100000001           	// #4294967297
  40ef34:	str	x9, [x8]
  40ef38:	b	40ed68 <__fxstatat@plt+0xbc78>
  40ef3c:	ldr	x8, [x20, #24]
  40ef40:	mov	w9, #0x3fffffff            	// #1073741823
  40ef44:	cmp	x8, x9
  40ef48:	b.ne	40ef84 <__fxstatat@plt+0xbe94>  // b.any
  40ef4c:	mov	x20, xzr
  40ef50:	ldr	w8, [sp, #16]
  40ef54:	and	w8, w8, #0xf000
  40ef58:	cmp	w8, #0xa, lsl #12
  40ef5c:	b.eq	40ef04 <__fxstatat@plt+0xbe14>  // b.none
  40ef60:	mov	w0, #0xffffffff            	// #-1
  40ef64:	mov	x1, x19
  40ef68:	mov	x2, x20
  40ef6c:	bl	40e83c <__fxstatat@plt+0xb74c>
  40ef70:	mov	w22, w0
  40ef74:	b	40ed68 <__fxstatat@plt+0xbc78>
  40ef78:	ldur	q0, [sp, #72]
  40ef7c:	str	q0, [x20]
  40ef80:	b	40ef8c <__fxstatat@plt+0xbe9c>
  40ef84:	mov	x0, x20
  40ef88:	bl	412e30 <__fxstatat@plt+0xfd40>
  40ef8c:	ldr	x8, [x20, #24]
  40ef90:	mov	w9, #0x3fffffff            	// #1073741823
  40ef94:	cmp	x8, x9
  40ef98:	b.eq	40efc8 <__fxstatat@plt+0xbed8>  // b.none
  40ef9c:	mov	w9, #0x3ffffffe            	// #1073741822
  40efa0:	cmp	x8, x9
  40efa4:	b.ne	40efb0 <__fxstatat@plt+0xbec0>  // b.any
  40efa8:	ldur	q0, [sp, #88]
  40efac:	str	q0, [x20, #16]
  40efb0:	sub	x20, x29, #0x20
  40efb4:	ldr	w8, [sp, #16]
  40efb8:	and	w8, w8, #0xf000
  40efbc:	cmp	w8, #0xa, lsl #12
  40efc0:	b.ne	40ef60 <__fxstatat@plt+0xbe70>  // b.any
  40efc4:	b	40ef04 <__fxstatat@plt+0xbe14>
  40efc8:	add	x0, x20, #0x10
  40efcc:	bl	412e30 <__fxstatat@plt+0xfd40>
  40efd0:	sub	x20, x29, #0x20
  40efd4:	ldr	w8, [sp, #16]
  40efd8:	and	w8, w8, #0xf000
  40efdc:	cmp	w8, #0xa, lsl #12
  40efe0:	b.eq	40ef04 <__fxstatat@plt+0xbe14>  // b.none
  40efe4:	b	40ef60 <__fxstatat@plt+0xbe70>
  40efe8:	sub	sp, sp, #0x50
  40efec:	stp	x29, x30, [sp, #32]
  40eff0:	str	x21, [sp, #48]
  40eff4:	stp	x20, x19, [sp, #64]
  40eff8:	ldp	q1, q0, [x3]
  40effc:	mov	w19, w1
  40f000:	mov	w20, w0
  40f004:	mov	x1, sp
  40f008:	mov	x0, x2
  40f00c:	add	x29, sp, #0x20
  40f010:	stp	q1, q0, [sp]
  40f014:	bl	40fd04 <__fxstatat@plt+0xcc14>
  40f018:	cbz	x0, 40f054 <__fxstatat@plt+0xbf64>
  40f01c:	mov	x21, x0
  40f020:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40f024:	add	x2, x2, #0x5c9
  40f028:	mov	w0, w20
  40f02c:	mov	w1, w19
  40f030:	mov	x3, x21
  40f034:	bl	402950 <error@plt>
  40f038:	mov	x0, x21
  40f03c:	bl	402e10 <free@plt>
  40f040:	ldp	x20, x19, [sp, #64]
  40f044:	ldr	x21, [sp, #48]
  40f048:	ldp	x29, x30, [sp, #32]
  40f04c:	add	sp, sp, #0x50
  40f050:	ret
  40f054:	bl	403040 <__errno_location@plt>
  40f058:	ldr	w19, [x0]
  40f05c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40f060:	add	x1, x1, #0xfd0
  40f064:	mov	w2, #0x5                   	// #5
  40f068:	mov	x0, xzr
  40f06c:	bl	402f90 <dcgettext@plt>
  40f070:	mov	x2, x0
  40f074:	mov	w0, wzr
  40f078:	mov	w1, w19
  40f07c:	bl	402950 <error@plt>
  40f080:	bl	402cf0 <abort@plt>
  40f084:	sub	sp, sp, #0x60
  40f088:	stp	x29, x30, [sp, #32]
  40f08c:	str	x23, [sp, #48]
  40f090:	stp	x22, x21, [sp, #64]
  40f094:	stp	x20, x19, [sp, #80]
  40f098:	ldp	q1, q0, [x5]
  40f09c:	mov	w20, w1
  40f0a0:	mov	w23, w0
  40f0a4:	mov	x1, sp
  40f0a8:	mov	x0, x4
  40f0ac:	add	x29, sp, #0x20
  40f0b0:	mov	w21, w3
  40f0b4:	mov	x22, x2
  40f0b8:	stp	q1, q0, [sp]
  40f0bc:	bl	40fd04 <__fxstatat@plt+0xcc14>
  40f0c0:	cbz	x0, 40f128 <__fxstatat@plt+0xc038>
  40f0c4:	mov	x19, x0
  40f0c8:	cbz	x22, 40f0f0 <__fxstatat@plt+0xc000>
  40f0cc:	adrp	x4, 415000 <__fxstatat@plt+0x11f10>
  40f0d0:	add	x4, x4, #0x5c9
  40f0d4:	mov	w0, w23
  40f0d8:	mov	w1, w20
  40f0dc:	mov	x2, x22
  40f0e0:	mov	w3, w21
  40f0e4:	mov	x5, x19
  40f0e8:	bl	4030b0 <error_at_line@plt>
  40f0ec:	b	40f108 <__fxstatat@plt+0xc018>
  40f0f0:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40f0f4:	add	x2, x2, #0x5c9
  40f0f8:	mov	w0, w23
  40f0fc:	mov	w1, w20
  40f100:	mov	x3, x19
  40f104:	bl	402950 <error@plt>
  40f108:	mov	x0, x19
  40f10c:	bl	402e10 <free@plt>
  40f110:	ldp	x20, x19, [sp, #80]
  40f114:	ldp	x22, x21, [sp, #64]
  40f118:	ldr	x23, [sp, #48]
  40f11c:	ldp	x29, x30, [sp, #32]
  40f120:	add	sp, sp, #0x60
  40f124:	ret
  40f128:	bl	403040 <__errno_location@plt>
  40f12c:	ldr	w19, [x0]
  40f130:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40f134:	add	x1, x1, #0xfd0
  40f138:	mov	w2, #0x5                   	// #5
  40f13c:	mov	x0, xzr
  40f140:	bl	402f90 <dcgettext@plt>
  40f144:	mov	x2, x0
  40f148:	mov	w0, wzr
  40f14c:	mov	w1, w19
  40f150:	bl	402950 <error@plt>
  40f154:	bl	402cf0 <abort@plt>
  40f158:	sub	sp, sp, #0x50
  40f15c:	str	x21, [sp, #48]
  40f160:	stp	x20, x19, [sp, #64]
  40f164:	mov	x21, x5
  40f168:	mov	x20, x4
  40f16c:	mov	x5, x3
  40f170:	mov	x4, x2
  40f174:	mov	x19, x0
  40f178:	stp	x29, x30, [sp, #32]
  40f17c:	add	x29, sp, #0x20
  40f180:	cbz	x1, 40f1a0 <__fxstatat@plt+0xc0b0>
  40f184:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40f188:	mov	x3, x1
  40f18c:	add	x2, x2, #0xffa
  40f190:	mov	w1, #0x1                   	// #1
  40f194:	mov	x0, x19
  40f198:	bl	402d90 <__fprintf_chk@plt>
  40f19c:	b	40f1bc <__fxstatat@plt+0xc0cc>
  40f1a0:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40f1a4:	add	x2, x2, #0x6
  40f1a8:	mov	w1, #0x1                   	// #1
  40f1ac:	mov	x0, x19
  40f1b0:	mov	x3, x4
  40f1b4:	mov	x4, x5
  40f1b8:	bl	402d90 <__fprintf_chk@plt>
  40f1bc:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f1c0:	add	x1, x1, #0xd
  40f1c4:	mov	w2, #0x5                   	// #5
  40f1c8:	mov	x0, xzr
  40f1cc:	bl	402f90 <dcgettext@plt>
  40f1d0:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40f1d4:	mov	x3, x0
  40f1d8:	add	x2, x2, #0x2c2
  40f1dc:	mov	w1, #0x1                   	// #1
  40f1e0:	mov	w4, #0x7e3                 	// #2019
  40f1e4:	mov	x0, x19
  40f1e8:	bl	402d90 <__fprintf_chk@plt>
  40f1ec:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f1f0:	add	x1, x1, #0x11
  40f1f4:	mov	w2, #0x5                   	// #5
  40f1f8:	mov	x0, xzr
  40f1fc:	bl	402f90 <dcgettext@plt>
  40f200:	mov	x1, x19
  40f204:	bl	402fa0 <fputs_unlocked@plt>
  40f208:	cmp	x21, #0x9
  40f20c:	b.hi	40f260 <__fxstatat@plt+0xc170>  // b.pmore
  40f210:	adrp	x8, 415000 <__fxstatat@plt+0x11f10>
  40f214:	add	x8, x8, #0xff0
  40f218:	adr	x9, 40f228 <__fxstatat@plt+0xc138>
  40f21c:	ldrb	w10, [x8, x21]
  40f220:	add	x9, x9, x10, lsl #2
  40f224:	br	x9
  40f228:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f22c:	add	x1, x1, #0xdd
  40f230:	mov	w2, #0x5                   	// #5
  40f234:	mov	x0, xzr
  40f238:	bl	402f90 <dcgettext@plt>
  40f23c:	ldr	x3, [x20]
  40f240:	mov	x2, x0
  40f244:	mov	x0, x19
  40f248:	ldp	x20, x19, [sp, #64]
  40f24c:	ldr	x21, [sp, #48]
  40f250:	ldp	x29, x30, [sp, #32]
  40f254:	mov	w1, #0x1                   	// #1
  40f258:	add	sp, sp, #0x50
  40f25c:	b	402d90 <__fprintf_chk@plt>
  40f260:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f264:	add	x1, x1, #0x21c
  40f268:	b	40f3c4 <__fxstatat@plt+0xc2d4>
  40f26c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f270:	add	x1, x1, #0xed
  40f274:	mov	w2, #0x5                   	// #5
  40f278:	mov	x0, xzr
  40f27c:	bl	402f90 <dcgettext@plt>
  40f280:	ldp	x3, x4, [x20]
  40f284:	mov	x2, x0
  40f288:	mov	x0, x19
  40f28c:	ldp	x20, x19, [sp, #64]
  40f290:	ldr	x21, [sp, #48]
  40f294:	ldp	x29, x30, [sp, #32]
  40f298:	mov	w1, #0x1                   	// #1
  40f29c:	add	sp, sp, #0x50
  40f2a0:	b	402d90 <__fprintf_chk@plt>
  40f2a4:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f2a8:	add	x1, x1, #0x104
  40f2ac:	mov	w2, #0x5                   	// #5
  40f2b0:	mov	x0, xzr
  40f2b4:	bl	402f90 <dcgettext@plt>
  40f2b8:	ldp	x3, x4, [x20]
  40f2bc:	ldr	x5, [x20, #16]
  40f2c0:	mov	x2, x0
  40f2c4:	mov	x0, x19
  40f2c8:	ldp	x20, x19, [sp, #64]
  40f2cc:	ldr	x21, [sp, #48]
  40f2d0:	ldp	x29, x30, [sp, #32]
  40f2d4:	mov	w1, #0x1                   	// #1
  40f2d8:	add	sp, sp, #0x50
  40f2dc:	b	402d90 <__fprintf_chk@plt>
  40f2e0:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f2e4:	add	x1, x1, #0x120
  40f2e8:	mov	w2, #0x5                   	// #5
  40f2ec:	mov	x0, xzr
  40f2f0:	bl	402f90 <dcgettext@plt>
  40f2f4:	ldp	x3, x4, [x20]
  40f2f8:	ldp	x5, x6, [x20, #16]
  40f2fc:	mov	x2, x0
  40f300:	mov	x0, x19
  40f304:	ldp	x20, x19, [sp, #64]
  40f308:	ldr	x21, [sp, #48]
  40f30c:	ldp	x29, x30, [sp, #32]
  40f310:	mov	w1, #0x1                   	// #1
  40f314:	add	sp, sp, #0x50
  40f318:	b	402d90 <__fprintf_chk@plt>
  40f31c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f320:	add	x1, x1, #0x140
  40f324:	mov	w2, #0x5                   	// #5
  40f328:	mov	x0, xzr
  40f32c:	bl	402f90 <dcgettext@plt>
  40f330:	ldp	x3, x4, [x20]
  40f334:	ldp	x5, x6, [x20, #16]
  40f338:	ldr	x7, [x20, #32]
  40f33c:	mov	x2, x0
  40f340:	mov	x0, x19
  40f344:	ldp	x20, x19, [sp, #64]
  40f348:	ldr	x21, [sp, #48]
  40f34c:	ldp	x29, x30, [sp, #32]
  40f350:	mov	w1, #0x1                   	// #1
  40f354:	add	sp, sp, #0x50
  40f358:	b	402d90 <__fprintf_chk@plt>
  40f35c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f360:	add	x1, x1, #0x164
  40f364:	mov	w2, #0x5                   	// #5
  40f368:	mov	x0, xzr
  40f36c:	bl	402f90 <dcgettext@plt>
  40f370:	ldp	x3, x4, [x20]
  40f374:	ldp	x5, x6, [x20, #16]
  40f378:	ldp	x7, x8, [x20, #32]
  40f37c:	mov	x2, x0
  40f380:	b	40f3b0 <__fxstatat@plt+0xc2c0>
  40f384:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f388:	add	x1, x1, #0x18c
  40f38c:	mov	w2, #0x5                   	// #5
  40f390:	mov	x0, xzr
  40f394:	bl	402f90 <dcgettext@plt>
  40f398:	ldr	x9, [x20, #48]
  40f39c:	ldp	x3, x4, [x20]
  40f3a0:	ldp	x5, x6, [x20, #16]
  40f3a4:	ldp	x7, x8, [x20, #32]
  40f3a8:	mov	x2, x0
  40f3ac:	str	x9, [sp, #8]
  40f3b0:	mov	w1, #0x1                   	// #1
  40f3b4:	str	x8, [sp]
  40f3b8:	b	40f428 <__fxstatat@plt+0xc338>
  40f3bc:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f3c0:	add	x1, x1, #0x1e8
  40f3c4:	mov	w2, #0x5                   	// #5
  40f3c8:	mov	x0, xzr
  40f3cc:	bl	402f90 <dcgettext@plt>
  40f3d0:	ldp	x8, x9, [x20, #56]
  40f3d4:	ldp	x3, x4, [x20]
  40f3d8:	ldp	x5, x6, [x20, #16]
  40f3dc:	ldr	x7, [x20, #32]
  40f3e0:	ldur	q0, [x20, #40]
  40f3e4:	mov	x2, x0
  40f3e8:	str	x9, [sp, #24]
  40f3ec:	b	40f41c <__fxstatat@plt+0xc32c>
  40f3f0:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f3f4:	add	x1, x1, #0x1b8
  40f3f8:	mov	w2, #0x5                   	// #5
  40f3fc:	mov	x0, xzr
  40f400:	bl	402f90 <dcgettext@plt>
  40f404:	ldp	x3, x4, [x20]
  40f408:	ldp	x5, x6, [x20, #16]
  40f40c:	ldr	x7, [x20, #32]
  40f410:	ldur	q0, [x20, #40]
  40f414:	ldr	x8, [x20, #56]
  40f418:	mov	x2, x0
  40f41c:	str	x8, [sp, #16]
  40f420:	mov	w1, #0x1                   	// #1
  40f424:	str	q0, [sp]
  40f428:	mov	x0, x19
  40f42c:	bl	402d90 <__fprintf_chk@plt>
  40f430:	ldp	x20, x19, [sp, #64]
  40f434:	ldr	x21, [sp, #48]
  40f438:	ldp	x29, x30, [sp, #32]
  40f43c:	add	sp, sp, #0x50
  40f440:	ret
  40f444:	mov	x8, xzr
  40f448:	ldr	x9, [x4, x8, lsl #3]
  40f44c:	add	x8, x8, #0x1
  40f450:	cbnz	x9, 40f448 <__fxstatat@plt+0xc358>
  40f454:	sub	x5, x8, #0x1
  40f458:	b	40f158 <__fxstatat@plt+0xc068>
  40f45c:	sub	sp, sp, #0x60
  40f460:	stp	x29, x30, [sp, #80]
  40f464:	ldr	w9, [x4, #24]
  40f468:	add	x29, sp, #0x50
  40f46c:	mov	w8, w9
  40f470:	tbz	w9, #31, 40f4a4 <__fxstatat@plt+0xc3b4>
  40f474:	add	w8, w9, #0x8
  40f478:	cmn	w9, #0x8
  40f47c:	str	w8, [x4, #24]
  40f480:	b.gt	40f4a4 <__fxstatat@plt+0xc3b4>
  40f484:	ldr	x10, [x4, #8]
  40f488:	sxtw	x9, w9
  40f48c:	add	x9, x10, x9
  40f490:	ldr	x9, [x9]
  40f494:	str	x9, [sp]
  40f498:	cbnz	x9, 40f4bc <__fxstatat@plt+0xc3cc>
  40f49c:	mov	x5, xzr
  40f4a0:	b	40f75c <__fxstatat@plt+0xc66c>
  40f4a4:	ldr	x9, [x4]
  40f4a8:	add	x10, x9, #0x8
  40f4ac:	str	x10, [x4]
  40f4b0:	ldr	x9, [x9]
  40f4b4:	str	x9, [sp]
  40f4b8:	cbz	x9, 40f49c <__fxstatat@plt+0xc3ac>
  40f4bc:	tbnz	w8, #31, 40f4c8 <__fxstatat@plt+0xc3d8>
  40f4c0:	mov	w9, w8
  40f4c4:	b	40f4f4 <__fxstatat@plt+0xc404>
  40f4c8:	add	w9, w8, #0x8
  40f4cc:	cmn	w8, #0x8
  40f4d0:	str	w9, [x4, #24]
  40f4d4:	b.gt	40f4f4 <__fxstatat@plt+0xc404>
  40f4d8:	ldr	x10, [x4, #8]
  40f4dc:	add	x8, x10, w8, sxtw
  40f4e0:	ldr	x8, [x8]
  40f4e4:	str	x8, [sp, #8]
  40f4e8:	cbnz	x8, 40f50c <__fxstatat@plt+0xc41c>
  40f4ec:	mov	w5, #0x1                   	// #1
  40f4f0:	b	40f75c <__fxstatat@plt+0xc66c>
  40f4f4:	ldr	x8, [x4]
  40f4f8:	add	x10, x8, #0x8
  40f4fc:	str	x10, [x4]
  40f500:	ldr	x8, [x8]
  40f504:	str	x8, [sp, #8]
  40f508:	cbz	x8, 40f4ec <__fxstatat@plt+0xc3fc>
  40f50c:	tbnz	w9, #31, 40f518 <__fxstatat@plt+0xc428>
  40f510:	mov	w8, w9
  40f514:	b	40f544 <__fxstatat@plt+0xc454>
  40f518:	add	w8, w9, #0x8
  40f51c:	cmn	w9, #0x8
  40f520:	str	w8, [x4, #24]
  40f524:	b.gt	40f544 <__fxstatat@plt+0xc454>
  40f528:	ldr	x10, [x4, #8]
  40f52c:	add	x9, x10, w9, sxtw
  40f530:	ldr	x9, [x9]
  40f534:	str	x9, [sp, #16]
  40f538:	cbnz	x9, 40f55c <__fxstatat@plt+0xc46c>
  40f53c:	mov	w5, #0x2                   	// #2
  40f540:	b	40f75c <__fxstatat@plt+0xc66c>
  40f544:	ldr	x9, [x4]
  40f548:	add	x10, x9, #0x8
  40f54c:	str	x10, [x4]
  40f550:	ldr	x9, [x9]
  40f554:	str	x9, [sp, #16]
  40f558:	cbz	x9, 40f53c <__fxstatat@plt+0xc44c>
  40f55c:	tbnz	w8, #31, 40f568 <__fxstatat@plt+0xc478>
  40f560:	mov	w9, w8
  40f564:	b	40f594 <__fxstatat@plt+0xc4a4>
  40f568:	add	w9, w8, #0x8
  40f56c:	cmn	w8, #0x8
  40f570:	str	w9, [x4, #24]
  40f574:	b.gt	40f594 <__fxstatat@plt+0xc4a4>
  40f578:	ldr	x10, [x4, #8]
  40f57c:	add	x8, x10, w8, sxtw
  40f580:	ldr	x8, [x8]
  40f584:	str	x8, [sp, #24]
  40f588:	cbnz	x8, 40f5ac <__fxstatat@plt+0xc4bc>
  40f58c:	mov	w5, #0x3                   	// #3
  40f590:	b	40f75c <__fxstatat@plt+0xc66c>
  40f594:	ldr	x8, [x4]
  40f598:	add	x10, x8, #0x8
  40f59c:	str	x10, [x4]
  40f5a0:	ldr	x8, [x8]
  40f5a4:	str	x8, [sp, #24]
  40f5a8:	cbz	x8, 40f58c <__fxstatat@plt+0xc49c>
  40f5ac:	tbnz	w9, #31, 40f5b8 <__fxstatat@plt+0xc4c8>
  40f5b0:	mov	w8, w9
  40f5b4:	b	40f5e4 <__fxstatat@plt+0xc4f4>
  40f5b8:	add	w8, w9, #0x8
  40f5bc:	cmn	w9, #0x8
  40f5c0:	str	w8, [x4, #24]
  40f5c4:	b.gt	40f5e4 <__fxstatat@plt+0xc4f4>
  40f5c8:	ldr	x10, [x4, #8]
  40f5cc:	add	x9, x10, w9, sxtw
  40f5d0:	ldr	x9, [x9]
  40f5d4:	str	x9, [sp, #32]
  40f5d8:	cbnz	x9, 40f5fc <__fxstatat@plt+0xc50c>
  40f5dc:	mov	w5, #0x4                   	// #4
  40f5e0:	b	40f75c <__fxstatat@plt+0xc66c>
  40f5e4:	ldr	x9, [x4]
  40f5e8:	add	x10, x9, #0x8
  40f5ec:	str	x10, [x4]
  40f5f0:	ldr	x9, [x9]
  40f5f4:	str	x9, [sp, #32]
  40f5f8:	cbz	x9, 40f5dc <__fxstatat@plt+0xc4ec>
  40f5fc:	tbnz	w8, #31, 40f608 <__fxstatat@plt+0xc518>
  40f600:	mov	w9, w8
  40f604:	b	40f624 <__fxstatat@plt+0xc534>
  40f608:	add	w9, w8, #0x8
  40f60c:	cmn	w8, #0x8
  40f610:	str	w9, [x4, #24]
  40f614:	b.gt	40f624 <__fxstatat@plt+0xc534>
  40f618:	ldr	x10, [x4, #8]
  40f61c:	add	x8, x10, w8, sxtw
  40f620:	b	40f630 <__fxstatat@plt+0xc540>
  40f624:	ldr	x8, [x4]
  40f628:	add	x10, x8, #0x8
  40f62c:	str	x10, [x4]
  40f630:	ldr	x8, [x8]
  40f634:	str	x8, [sp, #40]
  40f638:	cbz	x8, 40f648 <__fxstatat@plt+0xc558>
  40f63c:	tbnz	w9, #31, 40f650 <__fxstatat@plt+0xc560>
  40f640:	mov	w8, w9
  40f644:	b	40f66c <__fxstatat@plt+0xc57c>
  40f648:	mov	w5, #0x5                   	// #5
  40f64c:	b	40f75c <__fxstatat@plt+0xc66c>
  40f650:	add	w8, w9, #0x8
  40f654:	cmn	w9, #0x8
  40f658:	str	w8, [x4, #24]
  40f65c:	b.gt	40f66c <__fxstatat@plt+0xc57c>
  40f660:	ldr	x10, [x4, #8]
  40f664:	add	x9, x10, w9, sxtw
  40f668:	b	40f678 <__fxstatat@plt+0xc588>
  40f66c:	ldr	x9, [x4]
  40f670:	add	x10, x9, #0x8
  40f674:	str	x10, [x4]
  40f678:	ldr	x9, [x9]
  40f67c:	str	x9, [sp, #48]
  40f680:	cbz	x9, 40f690 <__fxstatat@plt+0xc5a0>
  40f684:	tbnz	w8, #31, 40f698 <__fxstatat@plt+0xc5a8>
  40f688:	mov	w9, w8
  40f68c:	b	40f6b4 <__fxstatat@plt+0xc5c4>
  40f690:	mov	w5, #0x6                   	// #6
  40f694:	b	40f75c <__fxstatat@plt+0xc66c>
  40f698:	add	w9, w8, #0x8
  40f69c:	cmn	w8, #0x8
  40f6a0:	str	w9, [x4, #24]
  40f6a4:	b.gt	40f6b4 <__fxstatat@plt+0xc5c4>
  40f6a8:	ldr	x10, [x4, #8]
  40f6ac:	add	x8, x10, w8, sxtw
  40f6b0:	b	40f6c0 <__fxstatat@plt+0xc5d0>
  40f6b4:	ldr	x8, [x4]
  40f6b8:	add	x10, x8, #0x8
  40f6bc:	str	x10, [x4]
  40f6c0:	ldr	x8, [x8]
  40f6c4:	str	x8, [sp, #56]
  40f6c8:	cbz	x8, 40f6d8 <__fxstatat@plt+0xc5e8>
  40f6cc:	tbnz	w9, #31, 40f6e0 <__fxstatat@plt+0xc5f0>
  40f6d0:	mov	w8, w9
  40f6d4:	b	40f6fc <__fxstatat@plt+0xc60c>
  40f6d8:	mov	w5, #0x7                   	// #7
  40f6dc:	b	40f75c <__fxstatat@plt+0xc66c>
  40f6e0:	add	w8, w9, #0x8
  40f6e4:	cmn	w9, #0x8
  40f6e8:	str	w8, [x4, #24]
  40f6ec:	b.gt	40f6fc <__fxstatat@plt+0xc60c>
  40f6f0:	ldr	x10, [x4, #8]
  40f6f4:	add	x9, x10, w9, sxtw
  40f6f8:	b	40f708 <__fxstatat@plt+0xc618>
  40f6fc:	ldr	x9, [x4]
  40f700:	add	x10, x9, #0x8
  40f704:	str	x10, [x4]
  40f708:	ldr	x9, [x9]
  40f70c:	str	x9, [sp, #64]
  40f710:	cbz	x9, 40f758 <__fxstatat@plt+0xc668>
  40f714:	tbz	w8, #31, 40f734 <__fxstatat@plt+0xc644>
  40f718:	add	w9, w8, #0x8
  40f71c:	cmn	w8, #0x8
  40f720:	str	w9, [x4, #24]
  40f724:	b.gt	40f734 <__fxstatat@plt+0xc644>
  40f728:	ldr	x9, [x4, #8]
  40f72c:	add	x8, x9, w8, sxtw
  40f730:	b	40f740 <__fxstatat@plt+0xc650>
  40f734:	ldr	x8, [x4]
  40f738:	add	x9, x8, #0x8
  40f73c:	str	x9, [x4]
  40f740:	ldr	x8, [x8]
  40f744:	str	x8, [sp, #72]
  40f748:	cmp	x8, #0x0
  40f74c:	mov	w8, #0x9                   	// #9
  40f750:	cinc	x5, x8, ne  // ne = any
  40f754:	b	40f75c <__fxstatat@plt+0xc66c>
  40f758:	mov	w5, #0x8                   	// #8
  40f75c:	mov	x4, sp
  40f760:	bl	40f158 <__fxstatat@plt+0xc068>
  40f764:	ldp	x29, x30, [sp, #80]
  40f768:	add	sp, sp, #0x60
  40f76c:	ret
  40f770:	sub	sp, sp, #0xf0
  40f774:	stp	x29, x30, [sp, #224]
  40f778:	add	x29, sp, #0xe0
  40f77c:	mov	x8, #0xffffffffffffffe0    	// #-32
  40f780:	mov	x9, sp
  40f784:	sub	x10, x29, #0x60
  40f788:	movk	x8, #0xff80, lsl #32
  40f78c:	add	x11, x29, #0x10
  40f790:	add	x9, x9, #0x80
  40f794:	add	x10, x10, #0x20
  40f798:	stp	x9, x8, [x29, #-16]
  40f79c:	stp	x11, x10, [x29, #-32]
  40f7a0:	stp	x4, x5, [x29, #-96]
  40f7a4:	stp	x6, x7, [x29, #-80]
  40f7a8:	stp	q0, q1, [sp]
  40f7ac:	ldp	q0, q1, [x29, #-32]
  40f7b0:	sub	x4, x29, #0x40
  40f7b4:	stp	q2, q3, [sp, #32]
  40f7b8:	stp	q4, q5, [sp, #64]
  40f7bc:	stp	q6, q7, [sp, #96]
  40f7c0:	stp	q0, q1, [x29, #-64]
  40f7c4:	bl	40f45c <__fxstatat@plt+0xc36c>
  40f7c8:	ldp	x29, x30, [sp, #224]
  40f7cc:	add	sp, sp, #0xf0
  40f7d0:	ret
  40f7d4:	stp	x29, x30, [sp, #-16]!
  40f7d8:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f7dc:	add	x1, x1, #0x258
  40f7e0:	mov	w2, #0x5                   	// #5
  40f7e4:	mov	x0, xzr
  40f7e8:	mov	x29, sp
  40f7ec:	bl	402f90 <dcgettext@plt>
  40f7f0:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40f7f4:	mov	x1, x0
  40f7f8:	add	x2, x2, #0x1f1
  40f7fc:	mov	w0, #0x1                   	// #1
  40f800:	bl	402ba0 <__printf_chk@plt>
  40f804:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f808:	add	x1, x1, #0x26d
  40f80c:	mov	w2, #0x5                   	// #5
  40f810:	mov	x0, xzr
  40f814:	bl	402f90 <dcgettext@plt>
  40f818:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40f81c:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  40f820:	mov	x1, x0
  40f824:	add	x2, x2, #0x99b
  40f828:	add	x3, x3, #0xd56
  40f82c:	mov	w0, #0x1                   	// #1
  40f830:	bl	402ba0 <__printf_chk@plt>
  40f834:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f838:	add	x1, x1, #0x281
  40f83c:	mov	w2, #0x5                   	// #5
  40f840:	mov	x0, xzr
  40f844:	bl	402f90 <dcgettext@plt>
  40f848:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40f84c:	ldr	x1, [x8, #1208]
  40f850:	ldp	x29, x30, [sp], #16
  40f854:	b	402fa0 <fputs_unlocked@plt>
  40f858:	stp	x29, x30, [sp, #-16]!
  40f85c:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40f860:	ldrb	w8, [x8, #2704]
  40f864:	mov	x29, sp
  40f868:	cmp	w8, #0x1
  40f86c:	b.ne	40f888 <__fxstatat@plt+0xc798>  // b.any
  40f870:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40f874:	ldrb	w8, [x8, #2708]
  40f878:	cmp	w8, #0x0
  40f87c:	cset	w0, ne  // ne = any
  40f880:	ldp	x29, x30, [sp], #16
  40f884:	ret
  40f888:	bl	402990 <geteuid@plt>
  40f88c:	cmp	w0, #0x0
  40f890:	adrp	x9, 427000 <__fxstatat@plt+0x23f10>
  40f894:	add	x9, x9, #0xa90
  40f898:	mov	w10, #0x1                   	// #1
  40f89c:	cset	w8, eq  // eq = none
  40f8a0:	strb	w8, [x9, #4]
  40f8a4:	strb	w10, [x9]
  40f8a8:	cmp	w8, #0x0
  40f8ac:	cset	w0, ne  // ne = any
  40f8b0:	ldp	x29, x30, [sp], #16
  40f8b4:	ret
  40f8b8:	stp	x29, x30, [sp, #-32]!
  40f8bc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f8c0:	udiv	x8, x8, x1
  40f8c4:	cmp	x8, x0
  40f8c8:	str	x19, [sp, #16]
  40f8cc:	mov	x29, sp
  40f8d0:	b.cc	40f8f4 <__fxstatat@plt+0xc804>  // b.lo, b.ul, b.last
  40f8d4:	mul	x19, x1, x0
  40f8d8:	mov	x0, x19
  40f8dc:	bl	402b00 <malloc@plt>
  40f8e0:	cbz	x19, 40f8e8 <__fxstatat@plt+0xc7f8>
  40f8e4:	cbz	x0, 40f8f4 <__fxstatat@plt+0xc804>
  40f8e8:	ldr	x19, [sp, #16]
  40f8ec:	ldp	x29, x30, [sp], #32
  40f8f0:	ret
  40f8f4:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40f8f8:	stp	x29, x30, [sp, #-32]!
  40f8fc:	str	x19, [sp, #16]
  40f900:	mov	x29, sp
  40f904:	mov	x19, x0
  40f908:	bl	402b00 <malloc@plt>
  40f90c:	cbz	x19, 40f914 <__fxstatat@plt+0xc824>
  40f910:	cbz	x0, 40f920 <__fxstatat@plt+0xc830>
  40f914:	ldr	x19, [sp, #16]
  40f918:	ldp	x29, x30, [sp], #32
  40f91c:	ret
  40f920:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40f924:	stp	x29, x30, [sp, #-32]!
  40f928:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f92c:	udiv	x8, x8, x2
  40f930:	cmp	x8, x1
  40f934:	str	x19, [sp, #16]
  40f938:	mov	x29, sp
  40f93c:	b.cc	40f974 <__fxstatat@plt+0xc884>  // b.lo, b.ul, b.last
  40f940:	mul	x19, x2, x1
  40f944:	cbz	x0, 40f958 <__fxstatat@plt+0xc868>
  40f948:	cbnz	x19, 40f958 <__fxstatat@plt+0xc868>
  40f94c:	bl	402e10 <free@plt>
  40f950:	mov	x0, xzr
  40f954:	b	40f968 <__fxstatat@plt+0xc878>
  40f958:	mov	x1, x19
  40f95c:	bl	402c40 <realloc@plt>
  40f960:	cbz	x19, 40f968 <__fxstatat@plt+0xc878>
  40f964:	cbz	x0, 40f974 <__fxstatat@plt+0xc884>
  40f968:	ldr	x19, [sp, #16]
  40f96c:	ldp	x29, x30, [sp], #32
  40f970:	ret
  40f974:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40f978:	stp	x29, x30, [sp, #-32]!
  40f97c:	str	x19, [sp, #16]
  40f980:	mov	x19, x1
  40f984:	mov	x29, sp
  40f988:	cbz	x0, 40f99c <__fxstatat@plt+0xc8ac>
  40f98c:	cbnz	x19, 40f99c <__fxstatat@plt+0xc8ac>
  40f990:	bl	402e10 <free@plt>
  40f994:	mov	x0, xzr
  40f998:	b	40f9ac <__fxstatat@plt+0xc8bc>
  40f99c:	mov	x1, x19
  40f9a0:	bl	402c40 <realloc@plt>
  40f9a4:	cbz	x19, 40f9ac <__fxstatat@plt+0xc8bc>
  40f9a8:	cbz	x0, 40f9b8 <__fxstatat@plt+0xc8c8>
  40f9ac:	ldr	x19, [sp, #16]
  40f9b0:	ldp	x29, x30, [sp], #32
  40f9b4:	ret
  40f9b8:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40f9bc:	stp	x29, x30, [sp, #-32]!
  40f9c0:	ldr	x8, [x1]
  40f9c4:	str	x19, [sp, #16]
  40f9c8:	mov	x29, sp
  40f9cc:	cbz	x0, 40fa10 <__fxstatat@plt+0xc920>
  40f9d0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40f9d4:	movk	x9, #0x5554
  40f9d8:	udiv	x9, x9, x2
  40f9dc:	cmp	x9, x8
  40f9e0:	b.ls	40fa4c <__fxstatat@plt+0xc95c>  // b.plast
  40f9e4:	add	x8, x8, x8, lsr #1
  40f9e8:	add	x9, x8, #0x1
  40f9ec:	mul	x8, x9, x2
  40f9f0:	str	x9, [x1]
  40f9f4:	cbz	x8, 40fa50 <__fxstatat@plt+0xc960>
  40f9f8:	mov	x1, x8
  40f9fc:	bl	402c40 <realloc@plt>
  40fa00:	cbz	x0, 40fa4c <__fxstatat@plt+0xc95c>
  40fa04:	ldr	x19, [sp, #16]
  40fa08:	ldp	x29, x30, [sp], #32
  40fa0c:	ret
  40fa10:	cbnz	x8, 40fa24 <__fxstatat@plt+0xc934>
  40fa14:	mov	w8, #0x80                  	// #128
  40fa18:	udiv	x8, x8, x2
  40fa1c:	cmp	x2, #0x80
  40fa20:	cinc	x8, x8, hi  // hi = pmore
  40fa24:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40fa28:	udiv	x9, x9, x2
  40fa2c:	cmp	x9, x8
  40fa30:	b.cc	40fa4c <__fxstatat@plt+0xc95c>  // b.lo, b.ul, b.last
  40fa34:	mul	x19, x8, x2
  40fa38:	mov	x0, x19
  40fa3c:	str	x8, [x1]
  40fa40:	bl	402b00 <malloc@plt>
  40fa44:	cbz	x19, 40fa04 <__fxstatat@plt+0xc914>
  40fa48:	cbnz	x0, 40fa04 <__fxstatat@plt+0xc914>
  40fa4c:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40fa50:	bl	402e10 <free@plt>
  40fa54:	mov	x0, xzr
  40fa58:	ldr	x19, [sp, #16]
  40fa5c:	ldp	x29, x30, [sp], #32
  40fa60:	ret
  40fa64:	stp	x29, x30, [sp, #-32]!
  40fa68:	str	x19, [sp, #16]
  40fa6c:	mov	x29, sp
  40fa70:	mov	x19, x0
  40fa74:	bl	402b00 <malloc@plt>
  40fa78:	cbz	x19, 40fa80 <__fxstatat@plt+0xc990>
  40fa7c:	cbz	x0, 40fa8c <__fxstatat@plt+0xc99c>
  40fa80:	ldr	x19, [sp, #16]
  40fa84:	ldp	x29, x30, [sp], #32
  40fa88:	ret
  40fa8c:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40fa90:	stp	x29, x30, [sp, #-16]!
  40fa94:	ldr	x8, [x1]
  40fa98:	mov	x29, sp
  40fa9c:	cbz	x0, 40fad0 <__fxstatat@plt+0xc9e0>
  40faa0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40faa4:	movk	x9, #0x5554
  40faa8:	cmp	x8, x9
  40faac:	b.cs	40fb14 <__fxstatat@plt+0xca24>  // b.hs, b.nlast
  40fab0:	add	x8, x8, x8, lsr #1
  40fab4:	adds	x8, x8, #0x1
  40fab8:	str	x8, [x1]
  40fabc:	b.eq	40faf0 <__fxstatat@plt+0xca00>  // b.none
  40fac0:	mov	x1, x8
  40fac4:	bl	402c40 <realloc@plt>
  40fac8:	cbnz	x0, 40fae8 <__fxstatat@plt+0xc9f8>
  40facc:	b	40fb14 <__fxstatat@plt+0xca24>
  40fad0:	cbz	x8, 40fb00 <__fxstatat@plt+0xca10>
  40fad4:	tbnz	x8, #63, 40fb14 <__fxstatat@plt+0xca24>
  40fad8:	mov	x0, x8
  40fadc:	str	x8, [x1]
  40fae0:	bl	402b00 <malloc@plt>
  40fae4:	cbz	x0, 40fb14 <__fxstatat@plt+0xca24>
  40fae8:	ldp	x29, x30, [sp], #16
  40faec:	ret
  40faf0:	bl	402e10 <free@plt>
  40faf4:	mov	x0, xzr
  40faf8:	ldp	x29, x30, [sp], #16
  40fafc:	ret
  40fb00:	mov	w8, #0x80                  	// #128
  40fb04:	mov	x0, x8
  40fb08:	str	x8, [x1]
  40fb0c:	bl	402b00 <malloc@plt>
  40fb10:	cbnz	x0, 40fae8 <__fxstatat@plt+0xc9f8>
  40fb14:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40fb18:	stp	x29, x30, [sp, #-32]!
  40fb1c:	stp	x20, x19, [sp, #16]
  40fb20:	mov	x29, sp
  40fb24:	mov	x19, x0
  40fb28:	bl	402b00 <malloc@plt>
  40fb2c:	mov	x20, x0
  40fb30:	cbz	x19, 40fb38 <__fxstatat@plt+0xca48>
  40fb34:	cbz	x20, 40fb58 <__fxstatat@plt+0xca68>
  40fb38:	mov	x0, x20
  40fb3c:	mov	w1, wzr
  40fb40:	mov	x2, x19
  40fb44:	bl	402bd0 <memset@plt>
  40fb48:	mov	x0, x20
  40fb4c:	ldp	x20, x19, [sp, #16]
  40fb50:	ldp	x29, x30, [sp], #32
  40fb54:	ret
  40fb58:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40fb5c:	stp	x29, x30, [sp, #-16]!
  40fb60:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40fb64:	udiv	x8, x8, x1
  40fb68:	cmp	x8, x0
  40fb6c:	mov	x29, sp
  40fb70:	b.cc	40fb84 <__fxstatat@plt+0xca94>  // b.lo, b.ul, b.last
  40fb74:	bl	40ff48 <__fxstatat@plt+0xce58>
  40fb78:	cbz	x0, 40fb84 <__fxstatat@plt+0xca94>
  40fb7c:	ldp	x29, x30, [sp], #16
  40fb80:	ret
  40fb84:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40fb88:	stp	x29, x30, [sp, #-48]!
  40fb8c:	stp	x20, x19, [sp, #32]
  40fb90:	mov	x20, x0
  40fb94:	mov	x0, x1
  40fb98:	str	x21, [sp, #16]
  40fb9c:	mov	x29, sp
  40fba0:	mov	x19, x1
  40fba4:	bl	402b00 <malloc@plt>
  40fba8:	mov	x21, x0
  40fbac:	cbz	x19, 40fbb4 <__fxstatat@plt+0xcac4>
  40fbb0:	cbz	x21, 40fbd8 <__fxstatat@plt+0xcae8>
  40fbb4:	mov	x0, x21
  40fbb8:	mov	x1, x20
  40fbbc:	mov	x2, x19
  40fbc0:	bl	4028f0 <memcpy@plt>
  40fbc4:	mov	x0, x21
  40fbc8:	ldp	x20, x19, [sp, #32]
  40fbcc:	ldr	x21, [sp, #16]
  40fbd0:	ldp	x29, x30, [sp], #48
  40fbd4:	ret
  40fbd8:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40fbdc:	stp	x29, x30, [sp, #-48]!
  40fbe0:	str	x21, [sp, #16]
  40fbe4:	stp	x20, x19, [sp, #32]
  40fbe8:	mov	x29, sp
  40fbec:	mov	x19, x0
  40fbf0:	bl	402920 <strlen@plt>
  40fbf4:	add	x20, x0, #0x1
  40fbf8:	mov	x0, x20
  40fbfc:	bl	402b00 <malloc@plt>
  40fc00:	mov	x21, x0
  40fc04:	cbz	x20, 40fc0c <__fxstatat@plt+0xcb1c>
  40fc08:	cbz	x21, 40fc30 <__fxstatat@plt+0xcb40>
  40fc0c:	mov	x0, x21
  40fc10:	mov	x1, x19
  40fc14:	mov	x2, x20
  40fc18:	bl	4028f0 <memcpy@plt>
  40fc1c:	mov	x0, x21
  40fc20:	ldp	x20, x19, [sp, #32]
  40fc24:	ldr	x21, [sp, #16]
  40fc28:	ldp	x29, x30, [sp], #48
  40fc2c:	ret
  40fc30:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40fc34:	stp	x29, x30, [sp, #-32]!
  40fc38:	str	x19, [sp, #16]
  40fc3c:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40fc40:	ldr	w19, [x8, #1072]
  40fc44:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40fc48:	add	x1, x1, #0x2f1
  40fc4c:	mov	w2, #0x5                   	// #5
  40fc50:	mov	x0, xzr
  40fc54:	mov	x29, sp
  40fc58:	bl	402f90 <dcgettext@plt>
  40fc5c:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40fc60:	mov	x3, x0
  40fc64:	add	x2, x2, #0x5c9
  40fc68:	mov	w0, w19
  40fc6c:	mov	w1, wzr
  40fc70:	bl	402950 <error@plt>
  40fc74:	bl	402cf0 <abort@plt>
  40fc78:	stp	x29, x30, [sp, #-16]!
  40fc7c:	orr	w1, w1, #0x200
  40fc80:	mov	x29, sp
  40fc84:	bl	4100b8 <__fxstatat@plt+0xcfc8>
  40fc88:	cbz	x0, 40fc94 <__fxstatat@plt+0xcba4>
  40fc8c:	ldp	x29, x30, [sp], #16
  40fc90:	ret
  40fc94:	bl	403040 <__errno_location@plt>
  40fc98:	ldr	w8, [x0]
  40fc9c:	cmp	w8, #0x16
  40fca0:	b.ne	40fcc4 <__fxstatat@plt+0xcbd4>  // b.any
  40fca4:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40fca8:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40fcac:	adrp	x3, 416000 <__fxstatat@plt+0x12f10>
  40fcb0:	add	x0, x0, #0x302
  40fcb4:	add	x1, x1, #0x312
  40fcb8:	add	x3, x3, #0x31d
  40fcbc:	mov	w2, #0x29                  	// #41
  40fcc0:	bl	403030 <__assert_fail@plt>
  40fcc4:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40fcc8:	ldr	w8, [x0, #72]
  40fccc:	mov	w9, #0x11                  	// #17
  40fcd0:	and	w8, w8, w9
  40fcd4:	cmp	w8, #0x10
  40fcd8:	b.eq	40fcf4 <__fxstatat@plt+0xcc04>  // b.none
  40fcdc:	cmp	w8, #0x11
  40fce0:	b.ne	40fcfc <__fxstatat@plt+0xcc0c>  // b.any
  40fce4:	ldr	x8, [x1, #88]
  40fce8:	cmp	x8, #0x0
  40fcec:	cset	w0, ne  // ne = any
  40fcf0:	ret
  40fcf4:	mov	w0, #0x1                   	// #1
  40fcf8:	ret
  40fcfc:	mov	w0, wzr
  40fd00:	ret
  40fd04:	sub	sp, sp, #0x80
  40fd08:	str	x23, [sp, #80]
  40fd0c:	mov	x2, x0
  40fd10:	mov	x23, xzr
  40fd14:	mov	x8, x0
  40fd18:	stp	x29, x30, [sp, #64]
  40fd1c:	stp	x22, x21, [sp, #96]
  40fd20:	stp	x20, x19, [sp, #112]
  40fd24:	add	x29, sp, #0x40
  40fd28:	ldrb	w9, [x8]
  40fd2c:	cmp	w9, #0x25
  40fd30:	b.ne	40fd50 <__fxstatat@plt+0xcc60>  // b.any
  40fd34:	ldrb	w9, [x8, #1]
  40fd38:	cmp	w9, #0x73
  40fd3c:	b.ne	40fdc4 <__fxstatat@plt+0xccd4>  // b.any
  40fd40:	sub	x23, x23, #0x1
  40fd44:	ldrb	w9, [x8, #2]!
  40fd48:	cmp	w9, #0x25
  40fd4c:	b.eq	40fd34 <__fxstatat@plt+0xcc44>  // b.none
  40fd50:	cbnz	w9, 40fdc4 <__fxstatat@plt+0xccd4>
  40fd54:	ldp	q1, q0, [x1]
  40fd58:	stp	q1, q0, [sp]
  40fd5c:	stp	q1, q0, [sp, #32]
  40fd60:	cbz	x23, 40fe1c <__fxstatat@plt+0xcd2c>
  40fd64:	ldr	x20, [sp, #40]
  40fd68:	ldr	w8, [sp, #56]
  40fd6c:	mov	x19, xzr
  40fd70:	mov	x21, x23
  40fd74:	b	40fd98 <__fxstatat@plt+0xcca8>
  40fd78:	add	x8, x20, w8, sxtw
  40fd7c:	ldr	x0, [x8]
  40fd80:	bl	402920 <strlen@plt>
  40fd84:	adds	x8, x19, x0
  40fd88:	csinv	x19, x8, xzr, cc  // cc = lo, ul, last
  40fd8c:	adds	x21, x21, #0x1
  40fd90:	mov	w8, w22
  40fd94:	b.cs	40fe00 <__fxstatat@plt+0xcd10>  // b.hs, b.nlast
  40fd98:	tbnz	w8, #31, 40fda4 <__fxstatat@plt+0xccb4>
  40fd9c:	mov	w22, w8
  40fda0:	b	40fdb4 <__fxstatat@plt+0xccc4>
  40fda4:	add	w22, w8, #0x8
  40fda8:	cmn	w8, #0x8
  40fdac:	str	w22, [sp, #56]
  40fdb0:	b.le	40fd78 <__fxstatat@plt+0xcc88>
  40fdb4:	ldr	x8, [sp, #32]
  40fdb8:	add	x9, x8, #0x8
  40fdbc:	str	x9, [sp, #32]
  40fdc0:	b	40fd7c <__fxstatat@plt+0xcc8c>
  40fdc4:	ldp	q1, q0, [x1]
  40fdc8:	mov	x0, sp
  40fdcc:	add	x3, sp, #0x20
  40fdd0:	mov	w1, #0x1                   	// #1
  40fdd4:	stp	q1, q0, [sp, #32]
  40fdd8:	bl	402b40 <__vasprintf_chk@plt>
  40fddc:	tbnz	w0, #31, 40fde8 <__fxstatat@plt+0xccf8>
  40fde0:	ldr	x19, [sp]
  40fde4:	b	40fea8 <__fxstatat@plt+0xcdb8>
  40fde8:	bl	403040 <__errno_location@plt>
  40fdec:	ldr	w8, [x0]
  40fdf0:	cmp	w8, #0xc
  40fdf4:	b.eq	40fec4 <__fxstatat@plt+0xcdd4>  // b.none
  40fdf8:	mov	x19, xzr
  40fdfc:	b	40fea8 <__fxstatat@plt+0xcdb8>
  40fe00:	lsr	x8, x19, #31
  40fe04:	cbz	x8, 40fe34 <__fxstatat@plt+0xcd44>
  40fe08:	bl	403040 <__errno_location@plt>
  40fe0c:	mov	w8, #0x4b                  	// #75
  40fe10:	mov	x19, xzr
  40fe14:	str	w8, [x0]
  40fe18:	b	40fea8 <__fxstatat@plt+0xcdb8>
  40fe1c:	mov	w0, #0x1                   	// #1
  40fe20:	bl	40f8f8 <__fxstatat@plt+0xc808>
  40fe24:	mov	x19, x0
  40fe28:	mov	x20, x0
  40fe2c:	strb	wzr, [x0]
  40fe30:	b	40fea8 <__fxstatat@plt+0xcdb8>
  40fe34:	add	x0, x19, #0x1
  40fe38:	bl	40f8f8 <__fxstatat@plt+0xc808>
  40fe3c:	mov	x19, x0
  40fe40:	mov	x20, x0
  40fe44:	b	40fe80 <__fxstatat@plt+0xcd90>
  40fe48:	ldr	x8, [sp]
  40fe4c:	add	x9, x8, #0x8
  40fe50:	str	x9, [sp]
  40fe54:	ldr	x21, [x8]
  40fe58:	mov	x0, x21
  40fe5c:	bl	402920 <strlen@plt>
  40fe60:	mov	x22, x0
  40fe64:	mov	x0, x20
  40fe68:	mov	x1, x21
  40fe6c:	mov	x2, x22
  40fe70:	bl	4028f0 <memcpy@plt>
  40fe74:	adds	x23, x23, #0x1
  40fe78:	add	x20, x20, x22
  40fe7c:	b.cs	40fea4 <__fxstatat@plt+0xcdb4>  // b.hs, b.nlast
  40fe80:	ldrsw	x8, [sp, #24]
  40fe84:	tbz	w8, #31, 40fe48 <__fxstatat@plt+0xcd58>
  40fe88:	add	w9, w8, #0x8
  40fe8c:	cmn	w8, #0x8
  40fe90:	str	w9, [sp, #24]
  40fe94:	b.gt	40fe48 <__fxstatat@plt+0xcd58>
  40fe98:	ldr	x9, [sp, #8]
  40fe9c:	add	x8, x9, x8
  40fea0:	b	40fe54 <__fxstatat@plt+0xcd64>
  40fea4:	strb	wzr, [x20]
  40fea8:	mov	x0, x19
  40feac:	ldp	x20, x19, [sp, #112]
  40feb0:	ldp	x22, x21, [sp, #96]
  40feb4:	ldr	x23, [sp, #80]
  40feb8:	ldp	x29, x30, [sp, #64]
  40febc:	add	sp, sp, #0x80
  40fec0:	ret
  40fec4:	bl	40fc34 <__fxstatat@plt+0xcb44>
  40fec8:	sub	sp, sp, #0x30
  40fecc:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  40fed0:	ldr	x3, [x8, #1216]
  40fed4:	stp	x29, x30, [sp, #16]
  40fed8:	add	x29, sp, #0x10
  40fedc:	add	x0, x29, #0x18
  40fee0:	add	x1, sp, #0x8
  40fee4:	mov	w2, #0xa                   	// #10
  40fee8:	str	x19, [sp, #32]
  40feec:	str	xzr, [x29, #24]
  40fef0:	str	xzr, [sp, #8]
  40fef4:	bl	403070 <__getdelim@plt>
  40fef8:	subs	x8, x0, #0x1
  40fefc:	b.lt	40ff28 <__fxstatat@plt+0xce38>  // b.tstop
  40ff00:	ldr	x0, [x29, #24]
  40ff04:	ldrb	w9, [x0, x8]
  40ff08:	cmp	w9, #0xa
  40ff0c:	b.ne	40ff18 <__fxstatat@plt+0xce28>  // b.any
  40ff10:	strb	wzr, [x0, x8]
  40ff14:	ldr	x0, [x29, #24]
  40ff18:	bl	402970 <rpmatch@plt>
  40ff1c:	cmp	w0, #0x0
  40ff20:	cset	w19, gt
  40ff24:	b	40ff2c <__fxstatat@plt+0xce3c>
  40ff28:	mov	w19, wzr
  40ff2c:	ldr	x0, [x29, #24]
  40ff30:	bl	402e10 <free@plt>
  40ff34:	mov	w0, w19
  40ff38:	ldr	x19, [sp, #32]
  40ff3c:	ldp	x29, x30, [sp, #16]
  40ff40:	add	sp, sp, #0x30
  40ff44:	ret
  40ff48:	mov	x8, x1
  40ff4c:	mov	w1, #0x1                   	// #1
  40ff50:	mov	w9, #0x1                   	// #1
  40ff54:	cbz	x0, 40ff8c <__fxstatat@plt+0xce9c>
  40ff58:	cbz	x8, 40ff8c <__fxstatat@plt+0xce9c>
  40ff5c:	umulh	x10, x8, x0
  40ff60:	mov	x1, x8
  40ff64:	mov	x9, x0
  40ff68:	cbz	x10, 40ff8c <__fxstatat@plt+0xce9c>
  40ff6c:	stp	x29, x30, [sp, #-16]!
  40ff70:	mov	x29, sp
  40ff74:	bl	403040 <__errno_location@plt>
  40ff78:	mov	w8, #0xc                   	// #12
  40ff7c:	str	w8, [x0]
  40ff80:	mov	x0, xzr
  40ff84:	ldp	x29, x30, [sp], #16
  40ff88:	ret
  40ff8c:	mov	x0, x9
  40ff90:	b	402c10 <calloc@plt>
  40ff94:	stp	x29, x30, [sp, #-32]!
  40ff98:	str	x19, [sp, #16]
  40ff9c:	mov	x19, x0
  40ffa0:	mov	x29, sp
  40ffa4:	cbz	x0, 40ffcc <__fxstatat@plt+0xcedc>
  40ffa8:	mov	x0, x19
  40ffac:	bl	402fb0 <__freading@plt>
  40ffb0:	cbz	w0, 40ffcc <__fxstatat@plt+0xcedc>
  40ffb4:	ldrb	w8, [x19, #1]
  40ffb8:	tbz	w8, #0, 40ffcc <__fxstatat@plt+0xcedc>
  40ffbc:	mov	w2, #0x1                   	// #1
  40ffc0:	mov	x0, x19
  40ffc4:	mov	x1, xzr
  40ffc8:	bl	41001c <__fxstatat@plt+0xcf2c>
  40ffcc:	mov	x0, x19
  40ffd0:	ldr	x19, [sp, #16]
  40ffd4:	ldp	x29, x30, [sp], #32
  40ffd8:	b	402ee0 <fflush@plt>
  40ffdc:	ldp	x9, x8, [x0, #32]
  40ffe0:	cmp	x8, x9
  40ffe4:	b.ls	40fff0 <__fxstatat@plt+0xcf00>  // b.plast
  40ffe8:	mov	x0, xzr
  40ffec:	ret
  40fff0:	ldp	x9, x8, [x0, #8]
  40fff4:	ldrb	w10, [x0, #1]
  40fff8:	sub	x8, x8, x9
  40fffc:	tbnz	w10, #0, 410008 <__fxstatat@plt+0xcf18>
  410000:	add	x0, x8, xzr
  410004:	ret
  410008:	ldr	x9, [x0, #88]
  41000c:	ldr	x10, [x0, #72]
  410010:	sub	x9, x9, x10
  410014:	add	x0, x8, x9
  410018:	ret
  41001c:	stp	x29, x30, [sp, #-48]!
  410020:	str	x21, [sp, #16]
  410024:	stp	x20, x19, [sp, #32]
  410028:	ldp	x9, x8, [x0, #8]
  41002c:	mov	w20, w2
  410030:	mov	x19, x0
  410034:	mov	x21, x1
  410038:	cmp	x8, x9
  41003c:	mov	x29, sp
  410040:	b.ne	410058 <__fxstatat@plt+0xcf68>  // b.any
  410044:	ldp	x9, x8, [x19, #32]
  410048:	cmp	x8, x9
  41004c:	b.ne	410058 <__fxstatat@plt+0xcf68>  // b.any
  410050:	ldr	x8, [x19, #72]
  410054:	cbz	x8, 410074 <__fxstatat@plt+0xcf84>
  410058:	mov	x0, x19
  41005c:	mov	x1, x21
  410060:	mov	w2, w20
  410064:	ldp	x20, x19, [sp, #32]
  410068:	ldr	x21, [sp, #16]
  41006c:	ldp	x29, x30, [sp], #48
  410070:	b	402e00 <fseeko@plt>
  410074:	mov	x0, x19
  410078:	bl	402aa0 <fileno@plt>
  41007c:	mov	x1, x21
  410080:	mov	w2, w20
  410084:	bl	402a60 <lseek@plt>
  410088:	cmn	x0, #0x1
  41008c:	b.eq	4100a8 <__fxstatat@plt+0xcfb8>  // b.none
  410090:	ldr	w9, [x19]
  410094:	mov	x8, x0
  410098:	mov	w0, wzr
  41009c:	str	x8, [x19, #144]
  4100a0:	and	w9, w9, #0xffffffef
  4100a4:	str	w9, [x19]
  4100a8:	ldp	x20, x19, [sp, #32]
  4100ac:	ldr	x21, [sp, #16]
  4100b0:	ldp	x29, x30, [sp], #48
  4100b4:	ret
  4100b8:	sub	sp, sp, #0x70
  4100bc:	cmp	w1, #0x1, lsl #12
  4100c0:	stp	x29, x30, [sp, #16]
  4100c4:	stp	x28, x27, [sp, #32]
  4100c8:	stp	x26, x25, [sp, #48]
  4100cc:	stp	x24, x23, [sp, #64]
  4100d0:	stp	x22, x21, [sp, #80]
  4100d4:	stp	x20, x19, [sp, #96]
  4100d8:	add	x29, sp, #0x10
  4100dc:	b.cs	410194 <__fxstatat@plt+0xd0a4>  // b.hs, b.nlast
  4100e0:	mov	w8, #0x204                 	// #516
  4100e4:	mov	w22, w1
  4100e8:	bics	wzr, w8, w1
  4100ec:	b.eq	410194 <__fxstatat@plt+0xd0a4>  // b.none
  4100f0:	mov	w8, #0x12                  	// #18
  4100f4:	tst	w22, w8
  4100f8:	b.eq	410194 <__fxstatat@plt+0xd0a4>  // b.none
  4100fc:	mov	x23, x0
  410100:	mov	w0, #0x80                  	// #128
  410104:	mov	x21, x2
  410108:	bl	402b00 <malloc@plt>
  41010c:	mov	x19, x0
  410110:	cbz	x0, 4101a4 <__fxstatat@plt+0xd0b4>
  410114:	and	w8, w22, #0xfffffdff
  410118:	tst	w22, #0x2
  41011c:	orr	w8, w8, #0x4
  410120:	movi	v0.2d, #0x0
  410124:	csel	w8, w22, w8, eq  // eq = none
  410128:	stp	q0, q0, [x19, #64]
  41012c:	str	w8, [x19, #72]
  410130:	mov	w8, #0xffffff9c            	// #-100
  410134:	stp	q0, q0, [x19, #96]
  410138:	stp	q0, q0, [x19, #32]
  41013c:	stp	q0, q0, [x19]
  410140:	str	x21, [x19, #64]
  410144:	str	w8, [x19, #44]
  410148:	ldr	x8, [x23]
  41014c:	cbz	x8, 4101c8 <__fxstatat@plt+0xd0d8>
  410150:	mov	x20, xzr
  410154:	add	x24, x23, #0x8
  410158:	mov	x0, x8
  41015c:	bl	402920 <strlen@plt>
  410160:	ldr	x8, [x24], #8
  410164:	cmp	x0, x20
  410168:	csel	x20, x0, x20, hi  // hi = pmore
  41016c:	cbnz	x8, 410158 <__fxstatat@plt+0xd068>
  410170:	add	x8, x20, #0x1
  410174:	cmp	x8, #0x1, lsl #12
  410178:	mov	w8, #0x1000                	// #4096
  41017c:	csinc	x8, x8, x20, ls  // ls = plast
  410180:	add	x0, x8, #0x100
  410184:	str	x0, [x19, #48]
  410188:	bl	402b00 <malloc@plt>
  41018c:	cbnz	x0, 4101d8 <__fxstatat@plt+0xd0e8>
  410190:	b	410548 <__fxstatat@plt+0xd458>
  410194:	bl	403040 <__errno_location@plt>
  410198:	mov	w8, #0x16                  	// #22
  41019c:	mov	x19, xzr
  4101a0:	str	w8, [x0]
  4101a4:	mov	x0, x19
  4101a8:	ldp	x20, x19, [sp, #96]
  4101ac:	ldp	x22, x21, [sp, #80]
  4101b0:	ldp	x24, x23, [sp, #64]
  4101b4:	ldp	x26, x25, [sp, #48]
  4101b8:	ldp	x28, x27, [sp, #32]
  4101bc:	ldp	x29, x30, [sp, #16]
  4101c0:	add	sp, sp, #0x70
  4101c4:	ret
  4101c8:	mov	w0, #0x1100                	// #4352
  4101cc:	str	x0, [x19, #48]
  4101d0:	bl	402b00 <malloc@plt>
  4101d4:	cbz	x0, 410548 <__fxstatat@plt+0xd458>
  4101d8:	str	x0, [x19, #32]
  4101dc:	ldr	x24, [x23]
  4101e0:	mov	x25, x0
  4101e4:	cbz	x24, 41022c <__fxstatat@plt+0xd13c>
  4101e8:	mov	w0, #0x100                 	// #256
  4101ec:	bl	402b00 <malloc@plt>
  4101f0:	cbz	x0, 41054c <__fxstatat@plt+0xd45c>
  4101f4:	mov	x20, x0
  4101f8:	mov	w8, #0x30000               	// #196608
  4101fc:	mov	x9, #0xffffffffffffffff    	// #-1
  410200:	mov	w10, #0xffffffff            	// #-1
  410204:	strb	wzr, [x0, #248]
  410208:	str	x25, [x0, #56]
  41020c:	str	wzr, [x0, #64]
  410210:	stp	xzr, xzr, [x0, #32]
  410214:	str	xzr, [x0, #24]
  410218:	stur	w8, [x0, #110]
  41021c:	str	x19, [x0, #80]
  410220:	stp	x9, xzr, [x0, #88]
  410224:	str	w10, [x0, #104]
  410228:	b	410230 <__fxstatat@plt+0xd140>
  41022c:	mov	x20, xzr
  410230:	cbz	x21, 410378 <__fxstatat@plt+0xd288>
  410234:	ldrb	w8, [x19, #73]
  410238:	ubfx	w8, w8, #2, #1
  41023c:	stur	w8, [x29, #-4]
  410240:	cbz	x24, 410384 <__fxstatat@plt+0xd294>
  410244:	tbnz	w22, #11, 41038c <__fxstatat@plt+0xd29c>
  410248:	mov	x22, xzr
  41024c:	mov	x25, xzr
  410250:	str	xzr, [sp]
  410254:	b	410298 <__fxstatat@plt+0xd1a8>
  410258:	str	xzr, [x26, #16]
  41025c:	cbz	x22, 41027c <__fxstatat@plt+0xd18c>
  410260:	ldr	x8, [sp]
  410264:	str	x26, [sp]
  410268:	str	x26, [x8, #16]
  41026c:	ldr	x24, [x23, #8]!
  410270:	add	x25, x25, #0x1
  410274:	cbnz	x24, 410298 <__fxstatat@plt+0xd1a8>
  410278:	b	410494 <__fxstatat@plt+0xd3a4>
  41027c:	str	x26, [sp]
  410280:	b	410288 <__fxstatat@plt+0xd198>
  410284:	str	x22, [x26, #16]
  410288:	mov	x22, x26
  41028c:	ldr	x24, [x23, #8]!
  410290:	add	x25, x25, #0x1
  410294:	cbz	x24, 410494 <__fxstatat@plt+0xd3a4>
  410298:	mov	x0, x24
  41029c:	bl	402920 <strlen@plt>
  4102a0:	mov	x27, x0
  4102a4:	cmp	x0, #0x3
  4102a8:	b.cc	4102dc <__fxstatat@plt+0xd1ec>  // b.lo, b.ul, b.last
  4102ac:	add	x8, x27, x24
  4102b0:	ldurb	w8, [x8, #-1]
  4102b4:	cmp	w8, #0x2f
  4102b8:	b.ne	4102dc <__fxstatat@plt+0xd1ec>  // b.any
  4102bc:	sub	x8, x24, #0x2
  4102c0:	ldrb	w9, [x8, x27]
  4102c4:	cmp	w9, #0x2f
  4102c8:	b.ne	4102dc <__fxstatat@plt+0xd1ec>  // b.any
  4102cc:	sub	x27, x27, #0x1
  4102d0:	cmp	x27, #0x1
  4102d4:	b.hi	4102c0 <__fxstatat@plt+0xd1d0>  // b.pmore
  4102d8:	mov	w27, #0x1                   	// #1
  4102dc:	add	x8, x27, #0x100
  4102e0:	and	x0, x8, #0xfffffffffffffff8
  4102e4:	bl	402b00 <malloc@plt>
  4102e8:	cbz	x0, 41053c <__fxstatat@plt+0xd44c>
  4102ec:	add	x28, x0, #0xf8
  4102f0:	mov	x26, x0
  4102f4:	mov	x0, x28
  4102f8:	mov	x1, x24
  4102fc:	mov	x2, x27
  410300:	bl	4028f0 <memcpy@plt>
  410304:	ldr	x8, [x19, #32]
  410308:	mov	w9, #0x30000               	// #196608
  41030c:	strb	wzr, [x28, x27]
  410310:	stur	w9, [x26, #110]
  410314:	ldur	w9, [x29, #-4]
  410318:	cmp	x22, #0x0
  41031c:	stp	x28, x8, [x26, #48]
  410320:	cset	w8, ne  // ne = any
  410324:	and	w8, w9, w8
  410328:	stp	xzr, x27, [x26, #88]
  41032c:	str	wzr, [x26, #64]
  410330:	stp	xzr, xzr, [x26, #24]
  410334:	str	x19, [x26, #80]
  410338:	str	x20, [x26, #8]
  41033c:	str	xzr, [x26, #40]
  410340:	tbz	w8, #0, 41035c <__fxstatat@plt+0xd26c>
  410344:	mov	w8, #0xb                   	// #11
  410348:	strh	w8, [x26, #108]
  41034c:	mov	w8, #0x2                   	// #2
  410350:	str	x8, [x26, #168]
  410354:	cbnz	x21, 410284 <__fxstatat@plt+0xd194>
  410358:	b	410258 <__fxstatat@plt+0xd168>
  41035c:	mov	x0, x19
  410360:	mov	x1, x26
  410364:	mov	w2, wzr
  410368:	bl	410604 <__fxstatat@plt+0xd514>
  41036c:	strh	w0, [x26, #108]
  410370:	cbnz	x21, 410284 <__fxstatat@plt+0xd194>
  410374:	b	410258 <__fxstatat@plt+0xd168>
  410378:	mov	w8, #0x1                   	// #1
  41037c:	stur	w8, [x29, #-4]
  410380:	cbnz	x24, 410244 <__fxstatat@plt+0xd154>
  410384:	mov	x22, xzr
  410388:	b	4104b4 <__fxstatat@plt+0xd3c4>
  41038c:	mov	x22, xzr
  410390:	mov	x28, xzr
  410394:	add	x27, x23, #0x8
  410398:	str	xzr, [sp]
  41039c:	b	4103e8 <__fxstatat@plt+0xd2f8>
  4103a0:	str	xzr, [x23, #16]
  4103a4:	cbz	x22, 4103c8 <__fxstatat@plt+0xd2d8>
  4103a8:	ldr	x8, [sp]
  4103ac:	str	x23, [sp]
  4103b0:	str	x23, [x8, #16]
  4103b4:	ldr	x24, [x27, x28, lsl #3]
  4103b8:	add	x25, x28, #0x1
  4103bc:	mov	x28, x25
  4103c0:	cbnz	x24, 4103e8 <__fxstatat@plt+0xd2f8>
  4103c4:	b	410494 <__fxstatat@plt+0xd3a4>
  4103c8:	str	x23, [sp]
  4103cc:	b	4103d4 <__fxstatat@plt+0xd2e4>
  4103d0:	str	x22, [x23, #16]
  4103d4:	mov	x22, x23
  4103d8:	ldr	x24, [x27, x28, lsl #3]
  4103dc:	add	x25, x28, #0x1
  4103e0:	mov	x28, x25
  4103e4:	cbz	x24, 410494 <__fxstatat@plt+0xd3a4>
  4103e8:	mov	x0, x24
  4103ec:	bl	402920 <strlen@plt>
  4103f0:	add	x8, x0, #0x100
  4103f4:	mov	x25, x0
  4103f8:	and	x0, x8, #0xfffffffffffffff8
  4103fc:	bl	402b00 <malloc@plt>
  410400:	cbz	x0, 41053c <__fxstatat@plt+0xd44c>
  410404:	add	x26, x0, #0xf8
  410408:	mov	x23, x0
  41040c:	mov	x0, x26
  410410:	mov	x1, x24
  410414:	mov	x2, x25
  410418:	bl	4028f0 <memcpy@plt>
  41041c:	ldur	w9, [x29, #-4]
  410420:	ldr	x8, [x19, #32]
  410424:	cmp	x22, #0x0
  410428:	cset	w10, eq  // eq = none
  41042c:	eor	w9, w9, #0x1
  410430:	strb	wzr, [x26, x25]
  410434:	orr	w9, w9, w10
  410438:	stp	x26, x8, [x23, #48]
  41043c:	mov	w8, #0x30000               	// #196608
  410440:	stp	xzr, x25, [x23, #88]
  410444:	str	wzr, [x23, #64]
  410448:	stur	w8, [x23, #110]
  41044c:	stp	xzr, xzr, [x23, #24]
  410450:	str	x19, [x23, #80]
  410454:	str	x20, [x23, #8]
  410458:	str	xzr, [x23, #40]
  41045c:	tbnz	w9, #0, 410478 <__fxstatat@plt+0xd388>
  410460:	mov	w8, #0xb                   	// #11
  410464:	strh	w8, [x23, #108]
  410468:	mov	w8, #0x2                   	// #2
  41046c:	str	x8, [x23, #168]
  410470:	cbnz	x21, 4103d0 <__fxstatat@plt+0xd2e0>
  410474:	b	4103a0 <__fxstatat@plt+0xd2b0>
  410478:	mov	x0, x19
  41047c:	mov	x1, x23
  410480:	mov	w2, wzr
  410484:	bl	410604 <__fxstatat@plt+0xd514>
  410488:	strh	w0, [x23, #108]
  41048c:	cbnz	x21, 4103d0 <__fxstatat@plt+0xd2e0>
  410490:	b	4103a0 <__fxstatat@plt+0xd2b0>
  410494:	cbz	x21, 4104b4 <__fxstatat@plt+0xd3c4>
  410498:	cmp	x25, #0x2
  41049c:	b.cc	4104b4 <__fxstatat@plt+0xd3c4>  // b.lo, b.ul, b.last
  4104a0:	mov	x0, x19
  4104a4:	mov	x1, x22
  4104a8:	mov	x2, x25
  4104ac:	bl	4107ec <__fxstatat@plt+0xd6fc>
  4104b0:	mov	x22, x0
  4104b4:	mov	w0, #0x100                 	// #256
  4104b8:	bl	402b00 <malloc@plt>
  4104bc:	cbz	x0, 410538 <__fxstatat@plt+0xd448>
  4104c0:	ldrh	w8, [x19, #72]
  4104c4:	mov	w9, #0x102                 	// #258
  4104c8:	strb	wzr, [x0, #248]
  4104cc:	str	wzr, [x0, #64]
  4104d0:	tst	w8, w9
  4104d4:	mov	w8, #0x30000               	// #196608
  4104d8:	stur	w8, [x0, #110]
  4104dc:	mov	w8, #0x9                   	// #9
  4104e0:	strh	w8, [x0, #108]
  4104e4:	ldr	x8, [x19, #32]
  4104e8:	stp	xzr, xzr, [x0, #32]
  4104ec:	str	x0, [x19]
  4104f0:	stp	x22, xzr, [x0, #16]
  4104f4:	str	x8, [x0, #56]
  4104f8:	mov	w8, #0x1                   	// #1
  4104fc:	str	x19, [x0, #80]
  410500:	stp	x8, xzr, [x0, #88]
  410504:	b.eq	410584 <__fxstatat@plt+0xd494>  // b.none
  410508:	adrp	x2, 412000 <__fxstatat@plt+0xef10>
  41050c:	adrp	x3, 412000 <__fxstatat@plt+0xef10>
  410510:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  410514:	add	x2, x2, #0x130
  410518:	add	x3, x3, #0x140
  41051c:	add	x4, x4, #0xe10
  410520:	mov	w0, #0x1f                  	// #31
  410524:	mov	x1, xzr
  410528:	bl	40adc4 <__fxstatat@plt+0x7cd4>
  41052c:	str	x0, [x19, #88]
  410530:	cbnz	x0, 410598 <__fxstatat@plt+0xd4a8>
  410534:	b	41053c <__fxstatat@plt+0xd44c>
  410538:	str	xzr, [x19]
  41053c:	cbnz	x22, 410574 <__fxstatat@plt+0xd484>
  410540:	mov	x0, x20
  410544:	bl	402e10 <free@plt>
  410548:	ldr	x25, [x19, #32]
  41054c:	mov	x0, x25
  410550:	bl	402e10 <free@plt>
  410554:	mov	x0, x19
  410558:	bl	402e10 <free@plt>
  41055c:	mov	x19, xzr
  410560:	b	4101a4 <__fxstatat@plt+0xd0b4>
  410564:	mov	x0, x22
  410568:	bl	402e10 <free@plt>
  41056c:	mov	x22, x21
  410570:	cbz	x21, 410540 <__fxstatat@plt+0xd450>
  410574:	ldp	x21, x0, [x22, #16]
  410578:	cbz	x0, 410564 <__fxstatat@plt+0xd474>
  41057c:	bl	402c90 <closedir@plt>
  410580:	b	410564 <__fxstatat@plt+0xd474>
  410584:	mov	w0, #0x20                  	// #32
  410588:	bl	402b00 <malloc@plt>
  41058c:	str	x0, [x19, #88]
  410590:	cbz	x0, 41053c <__fxstatat@plt+0xd44c>
  410594:	bl	412cc8 <__fxstatat@plt+0xfbd8>
  410598:	ldr	w8, [x19, #72]
  41059c:	mov	w9, #0x204                 	// #516
  4105a0:	tst	w8, w9
  4105a4:	b.ne	4105f4 <__fxstatat@plt+0xd504>  // b.any
  4105a8:	mov	w2, #0x4900                	// #18688
  4105ac:	lsr	w9, w8, #4
  4105b0:	movk	w2, #0x8, lsl #16
  4105b4:	bfi	w2, w9, #15, #1
  4105b8:	tbnz	w8, #9, 4105d0 <__fxstatat@plt+0xd4e0>
  4105bc:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  4105c0:	add	x0, x0, #0xfde
  4105c4:	mov	w1, w2
  4105c8:	bl	40a404 <__fxstatat@plt+0x7314>
  4105cc:	b	4105e0 <__fxstatat@plt+0xd4f0>
  4105d0:	ldr	w0, [x19, #44]
  4105d4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4105d8:	add	x1, x1, #0xfde
  4105dc:	bl	413004 <__fxstatat@plt+0xff14>
  4105e0:	str	w0, [x19, #40]
  4105e4:	tbz	w0, #31, 4105f4 <__fxstatat@plt+0xd504>
  4105e8:	ldr	w8, [x19, #72]
  4105ec:	orr	w8, w8, #0x4
  4105f0:	str	w8, [x19, #72]
  4105f4:	add	x0, x19, #0x60
  4105f8:	mov	w1, #0xffffffff            	// #-1
  4105fc:	bl	412f00 <__fxstatat@plt+0xfe10>
  410600:	b	4101a4 <__fxstatat@plt+0xd0b4>
  410604:	stp	x29, x30, [sp, #-48]!
  410608:	stp	x20, x19, [sp, #32]
  41060c:	ldr	x9, [x1, #88]
  410610:	ldr	w8, [x0, #72]
  410614:	str	x21, [sp, #16]
  410618:	mov	x19, x1
  41061c:	mov	x21, x0
  410620:	mov	x29, sp
  410624:	cbz	x9, 410634 <__fxstatat@plt+0xd544>
  410628:	add	x20, x19, #0x78
  41062c:	tbz	w2, #0, 410644 <__fxstatat@plt+0xd554>
  410630:	b	410670 <__fxstatat@plt+0xd580>
  410634:	and	w9, w8, #0x1
  410638:	orr	w2, w9, w2
  41063c:	add	x20, x19, #0x78
  410640:	tbnz	w2, #0, 410670 <__fxstatat@plt+0xd580>
  410644:	tbnz	w8, #1, 410670 <__fxstatat@plt+0xd580>
  410648:	ldr	w1, [x21, #44]
  41064c:	ldr	x2, [x19, #48]
  410650:	mov	w4, #0x100                 	// #256
  410654:	mov	w0, wzr
  410658:	mov	x3, x20
  41065c:	bl	4030f0 <__fxstatat@plt>
  410660:	cbz	w0, 4106dc <__fxstatat@plt+0xd5ec>
  410664:	bl	403040 <__errno_location@plt>
  410668:	mov	x21, x0
  41066c:	b	4106ac <__fxstatat@plt+0xd5bc>
  410670:	ldr	x1, [x19, #48]
  410674:	mov	w0, wzr
  410678:	mov	x2, x20
  41067c:	bl	403060 <__xstat@plt>
  410680:	cbz	w0, 4106dc <__fxstatat@plt+0xd5ec>
  410684:	bl	403040 <__errno_location@plt>
  410688:	ldr	w8, [x0]
  41068c:	cmp	w8, #0x2
  410690:	b.ne	4106b0 <__fxstatat@plt+0xd5c0>  // b.any
  410694:	ldr	x1, [x19, #48]
  410698:	mov	x21, x0
  41069c:	mov	w0, wzr
  4106a0:	mov	x2, x20
  4106a4:	bl	402f30 <__lxstat@plt>
  4106a8:	cbz	w0, 4107b4 <__fxstatat@plt+0xd6c4>
  4106ac:	ldr	w8, [x21]
  4106b0:	movi	v0.2d, #0x0
  4106b4:	str	w8, [x19, #64]
  4106b8:	stp	q0, q0, [x20, #96]
  4106bc:	stp	q0, q0, [x20, #64]
  4106c0:	stp	q0, q0, [x20, #32]
  4106c4:	stp	q0, q0, [x20]
  4106c8:	mov	w0, #0xa                   	// #10
  4106cc:	ldp	x20, x19, [sp, #32]
  4106d0:	ldr	x21, [sp, #16]
  4106d4:	ldp	x29, x30, [sp], #48
  4106d8:	ret
  4106dc:	ldr	w8, [x19, #136]
  4106e0:	and	w8, w8, #0xf000
  4106e4:	cmp	w8, #0xa, lsl #12
  4106e8:	b.eq	410738 <__fxstatat@plt+0xd648>  // b.none
  4106ec:	cmp	w8, #0x8, lsl #12
  4106f0:	b.eq	41074c <__fxstatat@plt+0xd65c>  // b.none
  4106f4:	cmp	w8, #0x4, lsl #12
  4106f8:	b.ne	410760 <__fxstatat@plt+0xd670>  // b.any
  4106fc:	ldr	w8, [x19, #140]
  410700:	cmp	w8, #0x2
  410704:	b.cc	410774 <__fxstatat@plt+0xd684>  // b.lo, b.ul, b.last
  410708:	ldr	x9, [x19, #88]
  41070c:	cmp	x9, #0x1
  410710:	b.lt	410774 <__fxstatat@plt+0xd684>  // b.tstop
  410714:	ldr	w9, [x21, #72]
  410718:	mov	w10, #0x2                   	// #2
  41071c:	bic	w9, w10, w9, lsr #4
  410720:	sub	w8, w8, w9
  410724:	ldrb	w9, [x19, #248]
  410728:	str	w8, [x19, #104]
  41072c:	cmp	w9, #0x2e
  410730:	b.ne	4107a0 <__fxstatat@plt+0xd6b0>  // b.any
  410734:	b	410788 <__fxstatat@plt+0xd698>
  410738:	mov	w0, #0xc                   	// #12
  41073c:	ldp	x20, x19, [sp, #32]
  410740:	ldr	x21, [sp, #16]
  410744:	ldp	x29, x30, [sp], #48
  410748:	ret
  41074c:	mov	w0, #0x8                   	// #8
  410750:	ldp	x20, x19, [sp, #32]
  410754:	ldr	x21, [sp, #16]
  410758:	ldp	x29, x30, [sp], #48
  41075c:	ret
  410760:	mov	w0, #0x3                   	// #3
  410764:	ldp	x20, x19, [sp, #32]
  410768:	ldr	x21, [sp, #16]
  41076c:	ldp	x29, x30, [sp], #48
  410770:	ret
  410774:	mov	w8, #0xffffffff            	// #-1
  410778:	ldrb	w9, [x19, #248]
  41077c:	str	w8, [x19, #104]
  410780:	cmp	w9, #0x2e
  410784:	b.ne	4107a0 <__fxstatat@plt+0xd6b0>  // b.any
  410788:	ldrb	w8, [x19, #249]
  41078c:	cbz	w8, 4107cc <__fxstatat@plt+0xd6dc>
  410790:	cmp	w8, #0x2e
  410794:	b.ne	4107a0 <__fxstatat@plt+0xd6b0>  // b.any
  410798:	ldrb	w8, [x19, #250]
  41079c:	cbz	w8, 4107cc <__fxstatat@plt+0xd6dc>
  4107a0:	mov	w0, #0x1                   	// #1
  4107a4:	ldp	x20, x19, [sp, #32]
  4107a8:	ldr	x21, [sp, #16]
  4107ac:	ldp	x29, x30, [sp], #48
  4107b0:	ret
  4107b4:	str	wzr, [x21]
  4107b8:	mov	w0, #0xd                   	// #13
  4107bc:	ldp	x20, x19, [sp, #32]
  4107c0:	ldr	x21, [sp, #16]
  4107c4:	ldp	x29, x30, [sp], #48
  4107c8:	ret
  4107cc:	ldr	x8, [x19, #88]
  4107d0:	cmp	x8, #0x0
  4107d4:	mov	w8, #0x5                   	// #5
  4107d8:	csinc	w0, w8, wzr, ne  // ne = any
  4107dc:	ldp	x20, x19, [sp, #32]
  4107e0:	ldr	x21, [sp, #16]
  4107e4:	ldp	x29, x30, [sp], #48
  4107e8:	ret
  4107ec:	stp	x29, x30, [sp, #-48]!
  4107f0:	stp	x22, x21, [sp, #16]
  4107f4:	stp	x20, x19, [sp, #32]
  4107f8:	ldp	x8, x22, [x0, #56]
  4107fc:	mov	x21, x0
  410800:	mov	x20, x2
  410804:	mov	x19, x1
  410808:	cmp	x8, x2
  41080c:	mov	x29, sp
  410810:	b.cs	410840 <__fxstatat@plt+0xd750>  // b.hs, b.nlast
  410814:	add	x8, x20, #0x28
  410818:	lsr	x9, x8, #61
  41081c:	str	x8, [x21, #56]
  410820:	cbnz	x9, 4108ac <__fxstatat@plt+0xd7bc>
  410824:	ldr	x0, [x21, #16]
  410828:	lsl	x1, x8, #3
  41082c:	bl	402c40 <realloc@plt>
  410830:	cbz	x0, 4108ac <__fxstatat@plt+0xd7bc>
  410834:	str	x0, [x21, #16]
  410838:	cbnz	x19, 410848 <__fxstatat@plt+0xd758>
  41083c:	b	410858 <__fxstatat@plt+0xd768>
  410840:	ldr	x0, [x21, #16]
  410844:	cbz	x19, 410858 <__fxstatat@plt+0xd768>
  410848:	str	x19, [x0], #8
  41084c:	ldr	x19, [x19, #16]
  410850:	cbnz	x19, 410848 <__fxstatat@plt+0xd758>
  410854:	ldr	x0, [x21, #16]
  410858:	mov	w2, #0x8                   	// #8
  41085c:	mov	x1, x20
  410860:	mov	x3, x22
  410864:	bl	402a20 <qsort@plt>
  410868:	ldr	x8, [x21, #16]
  41086c:	cmp	x20, #0x1
  410870:	ldr	x19, [x8]
  410874:	mov	x9, x19
  410878:	b.eq	4108a4 <__fxstatat@plt+0xd7b4>  // b.none
  41087c:	ldr	x10, [x8, #8]!
  410880:	subs	x9, x20, #0x2
  410884:	str	x10, [x19, #16]
  410888:	b.eq	4108a0 <__fxstatat@plt+0xd7b0>  // b.none
  41088c:	ldr	x10, [x8]
  410890:	ldr	x11, [x8, #8]!
  410894:	subs	x9, x9, #0x1
  410898:	str	x11, [x10, #16]
  41089c:	b.ne	41088c <__fxstatat@plt+0xd79c>  // b.any
  4108a0:	ldr	x9, [x8]
  4108a4:	str	xzr, [x9, #16]
  4108a8:	b	4108bc <__fxstatat@plt+0xd7cc>
  4108ac:	ldr	x0, [x21, #16]
  4108b0:	bl	402e10 <free@plt>
  4108b4:	str	xzr, [x21, #16]
  4108b8:	str	xzr, [x21, #56]
  4108bc:	mov	x0, x19
  4108c0:	ldp	x20, x19, [sp, #32]
  4108c4:	ldp	x22, x21, [sp, #16]
  4108c8:	ldp	x29, x30, [sp], #48
  4108cc:	ret
  4108d0:	stp	x29, x30, [sp, #-48]!
  4108d4:	stp	x20, x19, [sp, #32]
  4108d8:	mov	x19, x0
  4108dc:	ldr	x0, [x0]
  4108e0:	str	x21, [sp, #16]
  4108e4:	mov	x29, sp
  4108e8:	cbz	x0, 410900 <__fxstatat@plt+0xd810>
  4108ec:	ldr	x8, [x0, #88]
  4108f0:	tbz	x8, #63, 410978 <__fxstatat@plt+0xd888>
  4108f4:	mov	x20, x0
  4108f8:	mov	x0, x20
  4108fc:	bl	402e10 <free@plt>
  410900:	ldr	x20, [x19, #8]
  410904:	cbnz	x20, 410958 <__fxstatat@plt+0xd868>
  410908:	ldr	x0, [x19, #16]
  41090c:	bl	402e10 <free@plt>
  410910:	ldr	x0, [x19, #32]
  410914:	bl	402e10 <free@plt>
  410918:	ldr	w8, [x19, #72]
  41091c:	tbnz	w8, #9, 410988 <__fxstatat@plt+0xd898>
  410920:	tbnz	w8, #2, 410998 <__fxstatat@plt+0xd8a8>
  410924:	ldr	w0, [x19, #40]
  410928:	bl	402960 <fchdir@plt>
  41092c:	cbz	w0, 4109a0 <__fxstatat@plt+0xd8b0>
  410930:	bl	403040 <__errno_location@plt>
  410934:	ldr	w21, [x0]
  410938:	ldr	w0, [x19, #40]
  41093c:	bl	402ca0 <close@plt>
  410940:	cbz	w21, 4109b0 <__fxstatat@plt+0xd8c0>
  410944:	b	4109bc <__fxstatat@plt+0xd8cc>
  410948:	mov	x0, x20
  41094c:	bl	402e10 <free@plt>
  410950:	mov	x20, x21
  410954:	cbz	x21, 410908 <__fxstatat@plt+0xd818>
  410958:	ldp	x21, x0, [x20, #16]
  41095c:	cbz	x0, 410948 <__fxstatat@plt+0xd858>
  410960:	bl	402c90 <closedir@plt>
  410964:	b	410948 <__fxstatat@plt+0xd858>
  410968:	bl	402e10 <free@plt>
  41096c:	ldr	x8, [x20, #88]
  410970:	mov	x0, x20
  410974:	tbnz	x8, #63, 4108f8 <__fxstatat@plt+0xd808>
  410978:	ldr	x20, [x0, #16]
  41097c:	cbnz	x20, 410968 <__fxstatat@plt+0xd878>
  410980:	ldr	x20, [x0, #8]
  410984:	b	410968 <__fxstatat@plt+0xd878>
  410988:	ldr	w0, [x19, #44]
  41098c:	tbnz	w0, #31, 410998 <__fxstatat@plt+0xd8a8>
  410990:	bl	402ca0 <close@plt>
  410994:	cbnz	w0, 4109b4 <__fxstatat@plt+0xd8c4>
  410998:	mov	w21, wzr
  41099c:	b	4109bc <__fxstatat@plt+0xd8cc>
  4109a0:	mov	w21, wzr
  4109a4:	ldr	w0, [x19, #40]
  4109a8:	bl	402ca0 <close@plt>
  4109ac:	cbnz	w21, 4109bc <__fxstatat@plt+0xd8cc>
  4109b0:	cbz	w0, 4109bc <__fxstatat@plt+0xd8cc>
  4109b4:	bl	403040 <__errno_location@plt>
  4109b8:	ldr	w21, [x0]
  4109bc:	add	x20, x19, #0x60
  4109c0:	mov	x0, x20
  4109c4:	bl	412f1c <__fxstatat@plt+0xfe2c>
  4109c8:	tbnz	w0, #0, 4109e0 <__fxstatat@plt+0xd8f0>
  4109cc:	mov	x0, x20
  4109d0:	bl	412f6c <__fxstatat@plt+0xfe7c>
  4109d4:	tbnz	w0, #31, 4109c0 <__fxstatat@plt+0xd8d0>
  4109d8:	bl	402ca0 <close@plt>
  4109dc:	b	4109c0 <__fxstatat@plt+0xd8d0>
  4109e0:	ldr	x0, [x19, #80]
  4109e4:	cbz	x0, 4109ec <__fxstatat@plt+0xd8fc>
  4109e8:	bl	40b070 <__fxstatat@plt+0x7f80>
  4109ec:	ldrh	w8, [x19, #72]
  4109f0:	mov	w9, #0x102                 	// #258
  4109f4:	tst	w8, w9
  4109f8:	b.eq	410a30 <__fxstatat@plt+0xd940>  // b.none
  4109fc:	ldr	x0, [x19, #88]
  410a00:	cbz	x0, 410a08 <__fxstatat@plt+0xd918>
  410a04:	bl	40b070 <__fxstatat@plt+0x7f80>
  410a08:	mov	x0, x19
  410a0c:	bl	402e10 <free@plt>
  410a10:	cbz	w21, 410a44 <__fxstatat@plt+0xd954>
  410a14:	bl	403040 <__errno_location@plt>
  410a18:	str	w21, [x0]
  410a1c:	mov	w0, #0xffffffff            	// #-1
  410a20:	ldp	x20, x19, [sp, #32]
  410a24:	ldr	x21, [sp, #16]
  410a28:	ldp	x29, x30, [sp], #48
  410a2c:	ret
  410a30:	ldr	x0, [x19, #88]
  410a34:	bl	402e10 <free@plt>
  410a38:	mov	x0, x19
  410a3c:	bl	402e10 <free@plt>
  410a40:	cbnz	w21, 410a14 <__fxstatat@plt+0xd924>
  410a44:	mov	w0, wzr
  410a48:	ldp	x20, x19, [sp, #32]
  410a4c:	ldr	x21, [sp, #16]
  410a50:	ldp	x29, x30, [sp], #48
  410a54:	ret
  410a58:	stp	x29, x30, [sp, #-64]!
  410a5c:	stp	x22, x21, [sp, #32]
  410a60:	stp	x20, x19, [sp, #48]
  410a64:	ldr	x20, [x0]
  410a68:	str	x23, [sp, #16]
  410a6c:	mov	x29, sp
  410a70:	cbz	x20, 410dfc <__fxstatat@plt+0xdd0c>
  410a74:	ldr	w8, [x0, #72]
  410a78:	mov	x19, x0
  410a7c:	tbnz	w8, #13, 410df8 <__fxstatat@plt+0xdd08>
  410a80:	ldrh	w9, [x20, #112]
  410a84:	mov	w10, #0x3                   	// #3
  410a88:	strh	w10, [x20, #112]
  410a8c:	cmp	w9, #0x1
  410a90:	b.eq	410afc <__fxstatat@plt+0xda0c>  // b.none
  410a94:	cmp	w9, #0x2
  410a98:	b.ne	410b14 <__fxstatat@plt+0xda24>  // b.any
  410a9c:	ldrh	w10, [x20, #108]
  410aa0:	and	w11, w10, #0xfffe
  410aa4:	cmp	w11, #0xc
  410aa8:	b.ne	410b18 <__fxstatat@plt+0xda28>  // b.any
  410aac:	mov	w2, #0x1                   	// #1
  410ab0:	mov	x0, x19
  410ab4:	mov	x1, x20
  410ab8:	bl	410604 <__fxstatat@plt+0xd514>
  410abc:	and	w8, w0, #0xffff
  410ac0:	cmp	w8, #0x1
  410ac4:	strh	w0, [x20, #108]
  410ac8:	b.ne	410ff0 <__fxstatat@plt+0xdf00>  // b.any
  410acc:	ldr	w8, [x19, #72]
  410ad0:	tbnz	w8, #2, 410ff0 <__fxstatat@plt+0xdf00>
  410ad4:	mov	w2, #0x4900                	// #18688
  410ad8:	lsr	w9, w8, #4
  410adc:	movk	w2, #0x8, lsl #16
  410ae0:	bfi	w2, w9, #15, #1
  410ae4:	tbnz	w8, #9, 410d60 <__fxstatat@plt+0xdc70>
  410ae8:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  410aec:	add	x0, x0, #0xfde
  410af0:	mov	w1, w2
  410af4:	bl	40a404 <__fxstatat@plt+0x7314>
  410af8:	b	410d70 <__fxstatat@plt+0xdc80>
  410afc:	mov	x0, x19
  410b00:	mov	x1, x20
  410b04:	mov	w2, wzr
  410b08:	bl	410604 <__fxstatat@plt+0xd514>
  410b0c:	strh	w0, [x20, #108]
  410b10:	b	410dfc <__fxstatat@plt+0xdd0c>
  410b14:	ldrh	w10, [x20, #108]
  410b18:	cmp	w10, #0x1
  410b1c:	b.ne	410b64 <__fxstatat@plt+0xda74>  // b.any
  410b20:	cmp	w9, #0x4
  410b24:	b.ne	410be8 <__fxstatat@plt+0xdaf8>  // b.any
  410b28:	ldrb	w8, [x20, #110]
  410b2c:	tbz	w8, #1, 410b38 <__fxstatat@plt+0xda48>
  410b30:	ldr	w0, [x20, #68]
  410b34:	bl	402ca0 <close@plt>
  410b38:	ldr	x21, [x19, #8]
  410b3c:	cbnz	x21, 410b54 <__fxstatat@plt+0xda64>
  410b40:	b	410c5c <__fxstatat@plt+0xdb6c>
  410b44:	mov	x0, x21
  410b48:	bl	402e10 <free@plt>
  410b4c:	mov	x21, x22
  410b50:	cbz	x22, 410c58 <__fxstatat@plt+0xdb68>
  410b54:	ldp	x22, x0, [x21, #16]
  410b58:	cbz	x0, 410b44 <__fxstatat@plt+0xda54>
  410b5c:	bl	402c90 <closedir@plt>
  410b60:	b	410b44 <__fxstatat@plt+0xda54>
  410b64:	ldr	x21, [x20, #16]
  410b68:	cbz	x21, 410c74 <__fxstatat@plt+0xdb84>
  410b6c:	mov	x0, x20
  410b70:	str	x21, [x19]
  410b74:	bl	402e10 <free@plt>
  410b78:	ldr	x8, [x21, #88]
  410b7c:	cbz	x8, 410cb0 <__fxstatat@plt+0xdbc0>
  410b80:	ldrh	w8, [x21, #112]
  410b84:	mov	x20, x21
  410b88:	cmp	w8, #0x4
  410b8c:	b.eq	410b64 <__fxstatat@plt+0xda74>  // b.none
  410b90:	cmp	w8, #0x2
  410b94:	b.ne	410fb0 <__fxstatat@plt+0xdec0>  // b.any
  410b98:	mov	w2, #0x1                   	// #1
  410b9c:	mov	x0, x19
  410ba0:	mov	x1, x21
  410ba4:	bl	410604 <__fxstatat@plt+0xd514>
  410ba8:	and	w8, w0, #0xffff
  410bac:	cmp	w8, #0x1
  410bb0:	strh	w0, [x21, #108]
  410bb4:	b.ne	410fa8 <__fxstatat@plt+0xdeb8>  // b.any
  410bb8:	ldr	w8, [x19, #72]
  410bbc:	tbnz	w8, #2, 410fa8 <__fxstatat@plt+0xdeb8>
  410bc0:	mov	w2, #0x4900                	// #18688
  410bc4:	lsr	w9, w8, #4
  410bc8:	movk	w2, #0x8, lsl #16
  410bcc:	bfi	w2, w9, #15, #1
  410bd0:	tbnz	w8, #9, 410f6c <__fxstatat@plt+0xde7c>
  410bd4:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  410bd8:	add	x0, x0, #0xfde
  410bdc:	mov	w1, w2
  410be0:	bl	40a404 <__fxstatat@plt+0x7314>
  410be4:	b	410f7c <__fxstatat@plt+0xde8c>
  410be8:	tbz	w8, #6, 410bfc <__fxstatat@plt+0xdb0c>
  410bec:	ldr	x9, [x20, #120]
  410bf0:	ldr	x10, [x19, #24]
  410bf4:	cmp	x9, x10
  410bf8:	b.ne	410b28 <__fxstatat@plt+0xda38>  // b.any
  410bfc:	ldr	x21, [x19, #8]
  410c00:	cbz	x21, 410d1c <__fxstatat@plt+0xdc2c>
  410c04:	tbnz	w8, #12, 410cec <__fxstatat@plt+0xdbfc>
  410c08:	ldr	x3, [x20, #48]
  410c0c:	mov	w2, #0xffffffff            	// #-1
  410c10:	mov	x0, x19
  410c14:	mov	x1, x20
  410c18:	bl	411270 <__fxstatat@plt+0xe180>
  410c1c:	cbz	w0, 410d30 <__fxstatat@plt+0xdc40>
  410c20:	bl	403040 <__errno_location@plt>
  410c24:	ldr	w8, [x0]
  410c28:	ldrh	w9, [x20, #110]
  410c2c:	str	w8, [x20, #64]
  410c30:	orr	w8, w9, #0x1
  410c34:	strh	w8, [x20, #110]
  410c38:	ldr	x8, [x19, #8]
  410c3c:	cbz	x8, 410d30 <__fxstatat@plt+0xdc40>
  410c40:	ldr	x9, [x8, #8]
  410c44:	ldr	x9, [x9, #48]
  410c48:	str	x9, [x8, #48]
  410c4c:	ldr	x8, [x8, #16]
  410c50:	cbnz	x8, 410c40 <__fxstatat@plt+0xdb50>
  410c54:	b	410d30 <__fxstatat@plt+0xdc40>
  410c58:	str	xzr, [x19, #8]
  410c5c:	mov	w8, #0x6                   	// #6
  410c60:	strh	w8, [x20, #108]
  410c64:	mov	x0, x19
  410c68:	mov	x1, x20
  410c6c:	bl	4111cc <__fxstatat@plt+0xe0dc>
  410c70:	b	410dfc <__fxstatat@plt+0xdd0c>
  410c74:	ldr	x21, [x20, #8]
  410c78:	ldr	x8, [x21, #24]
  410c7c:	cbz	x8, 410d94 <__fxstatat@plt+0xdca4>
  410c80:	str	x21, [x19]
  410c84:	ldr	x8, [x19, #32]
  410c88:	ldr	x9, [x21, #72]
  410c8c:	mov	w1, #0x3                   	// #3
  410c90:	mov	x0, x19
  410c94:	strb	wzr, [x8, x9]
  410c98:	bl	4114a4 <__fxstatat@plt+0xe3b4>
  410c9c:	cbz	x0, 410d88 <__fxstatat@plt+0xdc98>
  410ca0:	mov	x21, x0
  410ca4:	mov	x0, x20
  410ca8:	bl	402e10 <free@plt>
  410cac:	b	410fb0 <__fxstatat@plt+0xdec0>
  410cb0:	mov	x0, x19
  410cb4:	bl	411e98 <__fxstatat@plt+0xeda8>
  410cb8:	ldr	w8, [x19, #72]
  410cbc:	cbz	w0, 410cd0 <__fxstatat@plt+0xdbe0>
  410cc0:	orr	w8, w8, #0x2000
  410cc4:	mov	x20, xzr
  410cc8:	str	w8, [x19, #72]
  410ccc:	b	410dfc <__fxstatat@plt+0xdd0c>
  410cd0:	mov	w9, #0x102                 	// #258
  410cd4:	tst	w8, w9
  410cd8:	b.eq	410e48 <__fxstatat@plt+0xdd58>  // b.none
  410cdc:	ldr	x0, [x19, #88]
  410ce0:	cbz	x0, 410e50 <__fxstatat@plt+0xdd60>
  410ce4:	bl	40b070 <__fxstatat@plt+0x7f80>
  410ce8:	b	410e50 <__fxstatat@plt+0xdd60>
  410cec:	and	w8, w8, #0xffffefff
  410cf0:	str	w8, [x19, #72]
  410cf4:	b	410d08 <__fxstatat@plt+0xdc18>
  410cf8:	mov	x0, x21
  410cfc:	bl	402e10 <free@plt>
  410d00:	mov	x21, x22
  410d04:	cbz	x22, 410d18 <__fxstatat@plt+0xdc28>
  410d08:	ldp	x22, x0, [x21, #16]
  410d0c:	cbz	x0, 410cf8 <__fxstatat@plt+0xdc08>
  410d10:	bl	402c90 <closedir@plt>
  410d14:	b	410cf8 <__fxstatat@plt+0xdc08>
  410d18:	str	xzr, [x19, #8]
  410d1c:	mov	w1, #0x3                   	// #3
  410d20:	mov	x0, x19
  410d24:	bl	4114a4 <__fxstatat@plt+0xe3b4>
  410d28:	str	x0, [x19, #8]
  410d2c:	cbz	x0, 410d3c <__fxstatat@plt+0xdc4c>
  410d30:	ldr	x21, [x19, #8]
  410d34:	str	xzr, [x19, #8]
  410d38:	b	410fb0 <__fxstatat@plt+0xdec0>
  410d3c:	ldrb	w8, [x19, #73]
  410d40:	tbnz	w8, #5, 410df8 <__fxstatat@plt+0xdd08>
  410d44:	ldr	w8, [x20, #64]
  410d48:	cbz	w8, 410c64 <__fxstatat@plt+0xdb74>
  410d4c:	ldrh	w8, [x20, #108]
  410d50:	cmp	w8, #0x4
  410d54:	b.eq	410c64 <__fxstatat@plt+0xdb74>  // b.none
  410d58:	mov	w8, #0x7                   	// #7
  410d5c:	b	410c60 <__fxstatat@plt+0xdb70>
  410d60:	ldr	w0, [x19, #44]
  410d64:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  410d68:	add	x1, x1, #0xfde
  410d6c:	bl	413004 <__fxstatat@plt+0xff14>
  410d70:	str	w0, [x20, #68]
  410d74:	tbnz	w0, #31, 410e30 <__fxstatat@plt+0xdd40>
  410d78:	ldrh	w8, [x20, #110]
  410d7c:	orr	w8, w8, #0x2
  410d80:	strh	w8, [x20, #110]
  410d84:	b	410ff0 <__fxstatat@plt+0xdf00>
  410d88:	ldrb	w8, [x19, #73]
  410d8c:	tbnz	w8, #5, 410df8 <__fxstatat@plt+0xdd08>
  410d90:	ldr	x21, [x20, #8]
  410d94:	mov	x0, x20
  410d98:	str	x21, [x19]
  410d9c:	bl	402e10 <free@plt>
  410da0:	ldr	x8, [x21, #88]
  410da4:	cmn	x8, #0x1
  410da8:	b.eq	410e14 <__fxstatat@plt+0xdd24>  // b.none
  410dac:	ldrh	w8, [x21, #108]
  410db0:	cmp	w8, #0xb
  410db4:	b.eq	4111c8 <__fxstatat@plt+0xe0d8>  // b.none
  410db8:	ldr	x8, [x19, #32]
  410dbc:	ldr	x9, [x21, #72]
  410dc0:	strb	wzr, [x8, x9]
  410dc4:	ldr	x8, [x21, #88]
  410dc8:	cbz	x8, 410f0c <__fxstatat@plt+0xde1c>
  410dcc:	ldrh	w8, [x21, #110]
  410dd0:	tbnz	w8, #1, 410f34 <__fxstatat@plt+0xde44>
  410dd4:	tbnz	w8, #0, 411188 <__fxstatat@plt+0xe098>
  410dd8:	ldr	x1, [x21, #8]
  410ddc:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  410de0:	add	x3, x3, #0xfdd
  410de4:	mov	w2, #0xffffffff            	// #-1
  410de8:	mov	x0, x19
  410dec:	bl	411270 <__fxstatat@plt+0xe180>
  410df0:	cbnz	w0, 410f18 <__fxstatat@plt+0xde28>
  410df4:	b	411188 <__fxstatat@plt+0xe098>
  410df8:	mov	x20, xzr
  410dfc:	mov	x0, x20
  410e00:	ldp	x20, x19, [sp, #48]
  410e04:	ldp	x22, x21, [sp, #32]
  410e08:	ldr	x23, [sp, #16]
  410e0c:	ldp	x29, x30, [sp], #64
  410e10:	ret
  410e14:	mov	x0, x21
  410e18:	bl	402e10 <free@plt>
  410e1c:	bl	403040 <__errno_location@plt>
  410e20:	mov	x20, xzr
  410e24:	str	wzr, [x0]
  410e28:	str	xzr, [x19]
  410e2c:	b	410dfc <__fxstatat@plt+0xdd0c>
  410e30:	bl	403040 <__errno_location@plt>
  410e34:	ldr	w8, [x0]
  410e38:	mov	w9, #0x7                   	// #7
  410e3c:	strh	w9, [x20, #108]
  410e40:	str	w8, [x20, #64]
  410e44:	b	410ff0 <__fxstatat@plt+0xdf00>
  410e48:	ldr	x0, [x19, #88]
  410e4c:	bl	402e10 <free@plt>
  410e50:	ldr	x8, [x21, #96]
  410e54:	add	x20, x21, #0xf8
  410e58:	mov	x1, x20
  410e5c:	str	x8, [x21, #72]
  410e60:	ldr	x0, [x19, #32]
  410e64:	add	x2, x8, #0x1
  410e68:	bl	402900 <memmove@plt>
  410e6c:	mov	w1, #0x2f                  	// #47
  410e70:	mov	x0, x20
  410e74:	bl	402cb0 <strrchr@plt>
  410e78:	cbz	x0, 410eb0 <__fxstatat@plt+0xddc0>
  410e7c:	cmp	x0, x20
  410e80:	b.ne	410e8c <__fxstatat@plt+0xdd9c>  // b.any
  410e84:	ldrb	w8, [x21, #249]
  410e88:	cbz	w8, 410eb0 <__fxstatat@plt+0xddc0>
  410e8c:	add	x22, x0, #0x1
  410e90:	mov	x0, x22
  410e94:	bl	402920 <strlen@plt>
  410e98:	mov	x23, x0
  410e9c:	add	x2, x0, #0x1
  410ea0:	mov	x0, x20
  410ea4:	mov	x1, x22
  410ea8:	bl	402900 <memmove@plt>
  410eac:	str	x23, [x21, #96]
  410eb0:	ldr	x8, [x19, #32]
  410eb4:	mov	w9, #0x102                 	// #258
  410eb8:	stp	x8, x8, [x21, #48]
  410ebc:	ldrh	w8, [x19, #72]
  410ec0:	tst	w8, w9
  410ec4:	b.eq	410ef4 <__fxstatat@plt+0xde04>  // b.none
  410ec8:	adrp	x2, 412000 <__fxstatat@plt+0xef10>
  410ecc:	adrp	x3, 412000 <__fxstatat@plt+0xef10>
  410ed0:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  410ed4:	add	x2, x2, #0x130
  410ed8:	add	x3, x3, #0x140
  410edc:	add	x4, x4, #0xe10
  410ee0:	mov	w0, #0x1f                  	// #31
  410ee4:	mov	x1, xzr
  410ee8:	bl	40adc4 <__fxstatat@plt+0x7cd4>
  410eec:	str	x0, [x19, #88]
  410ef0:	b	410fec <__fxstatat@plt+0xdefc>
  410ef4:	mov	w0, #0x20                  	// #32
  410ef8:	bl	402b00 <malloc@plt>
  410efc:	str	x0, [x19, #88]
  410f00:	cbz	x0, 410fec <__fxstatat@plt+0xdefc>
  410f04:	bl	412cc8 <__fxstatat@plt+0xfbd8>
  410f08:	b	410fec <__fxstatat@plt+0xdefc>
  410f0c:	mov	x0, x19
  410f10:	bl	411e98 <__fxstatat@plt+0xeda8>
  410f14:	cbz	w0, 411188 <__fxstatat@plt+0xe098>
  410f18:	bl	403040 <__errno_location@plt>
  410f1c:	ldr	w8, [x0]
  410f20:	str	w8, [x21, #64]
  410f24:	ldr	w8, [x19, #72]
  410f28:	orr	w8, w8, #0x2000
  410f2c:	str	w8, [x19, #72]
  410f30:	b	411188 <__fxstatat@plt+0xe098>
  410f34:	ldr	w8, [x19, #72]
  410f38:	tbnz	w8, #2, 411180 <__fxstatat@plt+0xe090>
  410f3c:	ldr	w20, [x21, #68]
  410f40:	tbnz	w8, #9, 411158 <__fxstatat@plt+0xe068>
  410f44:	mov	w0, w20
  410f48:	bl	402960 <fchdir@plt>
  410f4c:	cbz	w0, 411180 <__fxstatat@plt+0xe090>
  410f50:	bl	403040 <__errno_location@plt>
  410f54:	ldr	w8, [x0]
  410f58:	str	w8, [x21, #64]
  410f5c:	ldr	w8, [x19, #72]
  410f60:	orr	w8, w8, #0x2000
  410f64:	str	w8, [x19, #72]
  410f68:	b	411180 <__fxstatat@plt+0xe090>
  410f6c:	ldr	w0, [x19, #44]
  410f70:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  410f74:	add	x1, x1, #0xfde
  410f78:	bl	413004 <__fxstatat@plt+0xff14>
  410f7c:	str	w0, [x21, #68]
  410f80:	tbnz	w0, #31, 410f94 <__fxstatat@plt+0xdea4>
  410f84:	ldrh	w8, [x21, #110]
  410f88:	orr	w8, w8, #0x2
  410f8c:	strh	w8, [x21, #110]
  410f90:	b	410fa8 <__fxstatat@plt+0xdeb8>
  410f94:	bl	403040 <__errno_location@plt>
  410f98:	ldr	w8, [x0]
  410f9c:	mov	w9, #0x7                   	// #7
  410fa0:	strh	w9, [x21, #108]
  410fa4:	str	w8, [x21, #64]
  410fa8:	mov	w8, #0x3                   	// #3
  410fac:	strh	w8, [x21, #112]
  410fb0:	ldr	x8, [x21, #8]
  410fb4:	ldr	x11, [x19, #32]
  410fb8:	add	x1, x21, #0xf8
  410fbc:	ldr	x9, [x8, #72]
  410fc0:	ldr	x8, [x8, #56]
  410fc4:	sub	x10, x9, #0x1
  410fc8:	ldrb	w8, [x8, x10]
  410fcc:	cmp	w8, #0x2f
  410fd0:	csel	x8, x10, x9, eq  // eq = none
  410fd4:	add	x0, x11, x8
  410fd8:	mov	w8, #0x2f                  	// #47
  410fdc:	strb	w8, [x0], #1
  410fe0:	ldr	x8, [x21, #96]
  410fe4:	add	x2, x8, #0x1
  410fe8:	bl	402900 <memmove@plt>
  410fec:	mov	x20, x21
  410ff0:	str	x20, [x19]
  410ff4:	ldrh	w0, [x20, #108]
  410ff8:	cmp	w0, #0xb
  410ffc:	b.ne	4110a4 <__fxstatat@plt+0xdfb4>  // b.any
  411000:	ldr	x8, [x20, #168]
  411004:	cmp	x8, #0x1
  411008:	b.eq	410dfc <__fxstatat@plt+0xdd0c>  // b.none
  41100c:	cmp	x8, #0x2
  411010:	b.ne	4111c8 <__fxstatat@plt+0xe0d8>  // b.any
  411014:	ldr	x21, [x20, #8]
  411018:	ldr	w8, [x21, #104]
  41101c:	cbnz	w8, 41105c <__fxstatat@plt+0xdf6c>
  411020:	ldr	w8, [x19, #72]
  411024:	mvn	w8, w8
  411028:	tst	w8, #0x18
  41102c:	b.ne	41105c <__fxstatat@plt+0xdf6c>  // b.any
  411030:	ldr	w1, [x19, #44]
  411034:	mov	x0, x21
  411038:	bl	41216c <__fxstatat@plt+0xf07c>
  41103c:	mov	w8, #0x4973                	// #18803
  411040:	movk	w8, #0x5265, lsl #16
  411044:	cmp	x0, x8
  411048:	b.eq	4110a0 <__fxstatat@plt+0xdfb0>  // b.none
  41104c:	mov	w8, #0x5342                	// #21314
  411050:	movk	w8, #0x5846, lsl #16
  411054:	cmp	x0, x8
  411058:	b.eq	4110a0 <__fxstatat@plt+0xdfb0>  // b.none
  41105c:	mov	x0, x19
  411060:	mov	x1, x20
  411064:	mov	w2, wzr
  411068:	bl	410604 <__fxstatat@plt+0xd514>
  41106c:	ldr	w8, [x20, #136]
  411070:	strh	w0, [x20, #108]
  411074:	and	w8, w8, #0xf000
  411078:	cmp	w8, #0x4, lsl #12
  41107c:	b.ne	4110a4 <__fxstatat@plt+0xdfb4>  // b.any
  411080:	ldr	x8, [x20, #88]
  411084:	cbz	x8, 4110a0 <__fxstatat@plt+0xdfb0>
  411088:	ldr	w8, [x21, #104]
  41108c:	add	w9, w8, #0x1
  411090:	cmp	w9, #0x2
  411094:	b.cc	4110a0 <__fxstatat@plt+0xdfb0>  // b.lo, b.ul, b.last
  411098:	sub	w8, w8, #0x1
  41109c:	str	w8, [x21, #104]
  4110a0:	ldrh	w0, [x20, #108]
  4110a4:	and	w8, w0, #0xffff
  4110a8:	cmp	w8, #0x1
  4110ac:	b.ne	410dfc <__fxstatat@plt+0xdd0c>  // b.any
  4110b0:	ldr	x8, [x20, #88]
  4110b4:	cbnz	x8, 4110c0 <__fxstatat@plt+0xdfd0>
  4110b8:	ldr	x8, [x20, #120]
  4110bc:	str	x8, [x19, #24]
  4110c0:	ldrh	w8, [x19, #72]
  4110c4:	mov	w9, #0x102                 	// #258
  4110c8:	tst	w8, w9
  4110cc:	b.eq	411124 <__fxstatat@plt+0xe034>  // b.none
  4110d0:	mov	w0, #0x18                  	// #24
  4110d4:	bl	402b00 <malloc@plt>
  4110d8:	cbz	x0, 411144 <__fxstatat@plt+0xe054>
  4110dc:	ldur	q0, [x20, #120]
  4110e0:	str	x20, [x0, #16]
  4110e4:	mov	x21, x0
  4110e8:	mov	x1, x21
  4110ec:	str	q0, [x0]
  4110f0:	ldr	x0, [x19, #88]
  4110f4:	bl	40b864 <__fxstatat@plt+0x8774>
  4110f8:	cmp	x0, x21
  4110fc:	b.eq	410dfc <__fxstatat@plt+0xdd0c>  // b.none
  411100:	mov	x19, x0
  411104:	mov	x0, x21
  411108:	bl	402e10 <free@plt>
  41110c:	cbz	x19, 411144 <__fxstatat@plt+0xe054>
  411110:	ldr	x8, [x19, #16]
  411114:	mov	w9, #0x2                   	// #2
  411118:	strh	w9, [x20, #108]
  41111c:	str	x8, [x20]
  411120:	b	410dfc <__fxstatat@plt+0xdd0c>
  411124:	ldr	x0, [x19, #88]
  411128:	add	x1, x20, #0x78
  41112c:	bl	412cdc <__fxstatat@plt+0xfbec>
  411130:	tbz	w0, #0, 410dfc <__fxstatat@plt+0xdd0c>
  411134:	mov	w8, #0x2                   	// #2
  411138:	str	x20, [x20]
  41113c:	strh	w8, [x20, #108]
  411140:	b	410dfc <__fxstatat@plt+0xdd0c>
  411144:	bl	403040 <__errno_location@plt>
  411148:	mov	w8, #0xc                   	// #12
  41114c:	mov	x20, xzr
  411150:	str	w8, [x0]
  411154:	b	410dfc <__fxstatat@plt+0xdd0c>
  411158:	ldr	w1, [x19, #44]
  41115c:	cmp	w1, w20
  411160:	b.ne	41116c <__fxstatat@plt+0xe07c>  // b.any
  411164:	cmn	w1, #0x64
  411168:	b.ne	4111c8 <__fxstatat@plt+0xe0d8>  // b.any
  41116c:	add	x0, x19, #0x60
  411170:	bl	412f24 <__fxstatat@plt+0xfe34>
  411174:	tbnz	w0, #31, 41117c <__fxstatat@plt+0xe08c>
  411178:	bl	402ca0 <close@plt>
  41117c:	str	w20, [x19, #44]
  411180:	ldr	w0, [x21, #68]
  411184:	bl	402ca0 <close@plt>
  411188:	ldrh	w8, [x21, #108]
  41118c:	cmp	w8, #0x2
  411190:	b.eq	4111b8 <__fxstatat@plt+0xe0c8>  // b.none
  411194:	ldr	w8, [x21, #64]
  411198:	mov	w9, #0x6                   	// #6
  41119c:	cmp	w8, #0x0
  4111a0:	cinc	w9, w9, ne  // ne = any
  4111a4:	strh	w9, [x21, #108]
  4111a8:	cbnz	w8, 4111b8 <__fxstatat@plt+0xe0c8>
  4111ac:	mov	x0, x19
  4111b0:	mov	x1, x21
  4111b4:	bl	4111cc <__fxstatat@plt+0xe0dc>
  4111b8:	ldrb	w8, [x19, #73]
  4111bc:	tst	w8, #0x20
  4111c0:	csel	x20, x21, xzr, eq  // eq = none
  4111c4:	b	410dfc <__fxstatat@plt+0xdd0c>
  4111c8:	bl	402cf0 <abort@plt>
  4111cc:	sub	sp, sp, #0x30
  4111d0:	stp	x29, x30, [sp, #32]
  4111d4:	ldrh	w8, [x0, #72]
  4111d8:	mov	w9, #0x102                 	// #258
  4111dc:	add	x29, sp, #0x20
  4111e0:	tst	w8, w9
  4111e4:	b.eq	411210 <__fxstatat@plt+0xe120>  // b.none
  4111e8:	ldur	q0, [x1, #120]
  4111ec:	mov	x1, sp
  4111f0:	str	q0, [sp]
  4111f4:	ldr	x0, [x0, #88]
  4111f8:	bl	40b89c <__fxstatat@plt+0x87ac>
  4111fc:	cbz	x0, 41126c <__fxstatat@plt+0xe17c>
  411200:	bl	402e10 <free@plt>
  411204:	ldp	x29, x30, [sp, #32]
  411208:	add	sp, sp, #0x30
  41120c:	ret
  411210:	ldr	x8, [x1, #8]
  411214:	cbz	x8, 411204 <__fxstatat@plt+0xe114>
  411218:	ldr	x9, [x8, #88]
  41121c:	tbnz	x9, #63, 411204 <__fxstatat@plt+0xe114>
  411220:	ldr	x9, [x0, #88]
  411224:	ldr	x10, [x9, #16]
  411228:	cbz	x10, 41126c <__fxstatat@plt+0xe17c>
  41122c:	ldr	x10, [x9]
  411230:	ldr	x11, [x1, #128]
  411234:	cmp	x10, x11
  411238:	b.ne	411204 <__fxstatat@plt+0xe114>  // b.any
  41123c:	ldr	x10, [x9, #8]
  411240:	ldr	x11, [x1, #120]
  411244:	cmp	x10, x11
  411248:	b.ne	411204 <__fxstatat@plt+0xe114>  // b.any
  41124c:	ldr	x10, [x8, #120]
  411250:	str	x10, [x9, #8]
  411254:	ldr	x8, [x8, #128]
  411258:	ldr	x9, [x0, #88]
  41125c:	str	x8, [x9]
  411260:	ldp	x29, x30, [sp, #32]
  411264:	add	sp, sp, #0x30
  411268:	ret
  41126c:	bl	402cf0 <abort@plt>
  411270:	sub	sp, sp, #0xd0
  411274:	stp	x22, x21, [sp, #176]
  411278:	stp	x20, x19, [sp, #192]
  41127c:	mov	x22, x3
  411280:	mov	w20, w2
  411284:	mov	x21, x1
  411288:	mov	x19, x0
  41128c:	stp	x29, x30, [sp, #128]
  411290:	str	x25, [sp, #144]
  411294:	stp	x24, x23, [sp, #160]
  411298:	add	x29, sp, #0x80
  41129c:	cbz	x3, 411308 <__fxstatat@plt+0xe218>
  4112a0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4112a4:	add	x1, x1, #0xfdd
  4112a8:	mov	x0, x22
  4112ac:	bl	402da0 <strcmp@plt>
  4112b0:	cmp	w0, #0x0
  4112b4:	cset	w23, eq  // eq = none
  4112b8:	ldr	w8, [x19, #72]
  4112bc:	tbnz	w8, #2, 411314 <__fxstatat@plt+0xe224>
  4112c0:	tbz	w20, #31, 411330 <__fxstatat@plt+0xe240>
  4112c4:	eor	w9, w23, #0x1
  4112c8:	tbnz	w9, #0, 411330 <__fxstatat@plt+0xe240>
  4112cc:	tbz	w8, #9, 411330 <__fxstatat@plt+0xe240>
  4112d0:	add	x20, x19, #0x60
  4112d4:	mov	x0, x20
  4112d8:	bl	412f1c <__fxstatat@plt+0xfe2c>
  4112dc:	tbnz	w0, #0, 411344 <__fxstatat@plt+0xe254>
  4112e0:	mov	x0, x20
  4112e4:	bl	412f6c <__fxstatat@plt+0xfe7c>
  4112e8:	mov	w23, #0x1                   	// #1
  4112ec:	tbnz	w0, #31, 411344 <__fxstatat@plt+0xe254>
  4112f0:	mov	w20, w0
  4112f4:	mov	w24, wzr
  4112f8:	mov	x22, xzr
  4112fc:	ldr	w25, [x19, #72]
  411300:	tbz	w25, #1, 41137c <__fxstatat@plt+0xe28c>
  411304:	b	4113ac <__fxstatat@plt+0xe2bc>
  411308:	mov	w23, wzr
  41130c:	ldr	w8, [x19, #72]
  411310:	tbz	w8, #2, 4112c0 <__fxstatat@plt+0xe1d0>
  411314:	mov	w21, wzr
  411318:	tbnz	w20, #31, 411480 <__fxstatat@plt+0xe390>
  41131c:	tbz	w8, #9, 411480 <__fxstatat@plt+0xe390>
  411320:	mov	w0, w20
  411324:	bl	402ca0 <close@plt>
  411328:	mov	w21, wzr
  41132c:	b	411480 <__fxstatat@plt+0xe390>
  411330:	tbnz	w20, #31, 411344 <__fxstatat@plt+0xe254>
  411334:	mov	w24, wzr
  411338:	ldr	w25, [x19, #72]
  41133c:	tbz	w25, #1, 41137c <__fxstatat@plt+0xe28c>
  411340:	b	4113ac <__fxstatat@plt+0xe2bc>
  411344:	ldr	w8, [x19, #72]
  411348:	mov	w2, #0x4900                	// #18688
  41134c:	movk	w2, #0x8, lsl #16
  411350:	lsr	w9, w8, #4
  411354:	bfi	w2, w9, #15, #1
  411358:	tbnz	w8, #9, 4113cc <__fxstatat@plt+0xe2dc>
  41135c:	mov	x0, x22
  411360:	mov	w1, w2
  411364:	bl	40a404 <__fxstatat@plt+0x7314>
  411368:	mov	w20, w0
  41136c:	tbnz	w0, #31, 4113e0 <__fxstatat@plt+0xe2f0>
  411370:	mov	w24, #0x1                   	// #1
  411374:	ldr	w25, [x19, #72]
  411378:	tbnz	w25, #1, 4113ac <__fxstatat@plt+0xe2bc>
  41137c:	cbz	x22, 411394 <__fxstatat@plt+0xe2a4>
  411380:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  411384:	add	x1, x1, #0xfdd
  411388:	mov	x0, x22
  41138c:	bl	402da0 <strcmp@plt>
  411390:	cbz	w0, 4113ac <__fxstatat@plt+0xe2bc>
  411394:	tbnz	w25, #9, 411410 <__fxstatat@plt+0xe320>
  411398:	mov	w0, w20
  41139c:	bl	402960 <fchdir@plt>
  4113a0:	mov	w21, w0
  4113a4:	cbnz	w24, 41144c <__fxstatat@plt+0xe35c>
  4113a8:	b	411480 <__fxstatat@plt+0xe390>
  4113ac:	mov	x2, sp
  4113b0:	mov	w0, wzr
  4113b4:	mov	w1, w20
  4113b8:	bl	402f80 <__fxstat@plt>
  4113bc:	cbz	w0, 4113e8 <__fxstatat@plt+0xe2f8>
  4113c0:	mov	w21, #0xffffffff            	// #-1
  4113c4:	cbnz	w24, 41144c <__fxstatat@plt+0xe35c>
  4113c8:	b	411480 <__fxstatat@plt+0xe390>
  4113cc:	ldr	w0, [x19, #44]
  4113d0:	mov	x1, x22
  4113d4:	bl	413004 <__fxstatat@plt+0xff14>
  4113d8:	mov	w20, w0
  4113dc:	tbz	w0, #31, 411370 <__fxstatat@plt+0xe280>
  4113e0:	mov	w21, #0xffffffff            	// #-1
  4113e4:	b	411480 <__fxstatat@plt+0xe390>
  4113e8:	ldr	x8, [x21, #120]
  4113ec:	ldr	x9, [sp]
  4113f0:	cmp	x8, x9
  4113f4:	b.ne	411438 <__fxstatat@plt+0xe348>  // b.any
  4113f8:	ldr	x8, [x21, #128]
  4113fc:	ldr	x9, [sp, #8]
  411400:	cmp	x8, x9
  411404:	b.ne	411438 <__fxstatat@plt+0xe348>  // b.any
  411408:	ldr	w25, [x19, #72]
  41140c:	tbz	w25, #9, 411398 <__fxstatat@plt+0xe2a8>
  411410:	ldr	w1, [x19, #44]
  411414:	cmp	w1, w20
  411418:	b.ne	411424 <__fxstatat@plt+0xe334>  // b.any
  41141c:	cmn	w1, #0x64
  411420:	b.ne	4114a0 <__fxstatat@plt+0xe3b0>  // b.any
  411424:	tbz	w23, #0, 411468 <__fxstatat@plt+0xe378>
  411428:	tbnz	w25, #2, 411478 <__fxstatat@plt+0xe388>
  41142c:	tbnz	w1, #31, 411478 <__fxstatat@plt+0xe388>
  411430:	mov	w0, w1
  411434:	b	411474 <__fxstatat@plt+0xe384>
  411438:	bl	403040 <__errno_location@plt>
  41143c:	mov	w8, #0x2                   	// #2
  411440:	str	w8, [x0]
  411444:	mov	w21, #0xffffffff            	// #-1
  411448:	cbz	w24, 411480 <__fxstatat@plt+0xe390>
  41144c:	bl	403040 <__errno_location@plt>
  411450:	ldr	w22, [x0]
  411454:	mov	x19, x0
  411458:	mov	w0, w20
  41145c:	bl	402ca0 <close@plt>
  411460:	str	w22, [x19]
  411464:	b	411480 <__fxstatat@plt+0xe390>
  411468:	add	x0, x19, #0x60
  41146c:	bl	412f24 <__fxstatat@plt+0xfe34>
  411470:	tbnz	w0, #31, 411478 <__fxstatat@plt+0xe388>
  411474:	bl	402ca0 <close@plt>
  411478:	mov	w21, wzr
  41147c:	str	w20, [x19, #44]
  411480:	mov	w0, w21
  411484:	ldp	x20, x19, [sp, #192]
  411488:	ldp	x22, x21, [sp, #176]
  41148c:	ldp	x24, x23, [sp, #160]
  411490:	ldr	x25, [sp, #144]
  411494:	ldp	x29, x30, [sp, #128]
  411498:	add	sp, sp, #0xd0
  41149c:	ret
  4114a0:	bl	402cf0 <abort@plt>
  4114a4:	sub	sp, sp, #0xc0
  4114a8:	stp	x29, x30, [sp, #96]
  4114ac:	stp	x28, x27, [sp, #112]
  4114b0:	stp	x26, x25, [sp, #128]
  4114b4:	stp	x24, x23, [sp, #144]
  4114b8:	stp	x22, x21, [sp, #160]
  4114bc:	stp	x20, x19, [sp, #176]
  4114c0:	ldr	x25, [x0]
  4114c4:	mov	x20, x0
  4114c8:	mov	w24, w1
  4114cc:	add	x29, sp, #0x60
  4114d0:	ldr	x23, [x25, #24]
  4114d4:	cbz	x23, 411510 <__fxstatat@plt+0xe420>
  4114d8:	mov	x0, x23
  4114dc:	bl	402f10 <dirfd@plt>
  4114e0:	stur	w0, [x29, #-4]
  4114e4:	tbnz	w0, #31, 411534 <__fxstatat@plt+0xe444>
  4114e8:	str	wzr, [sp]
  4114ec:	mov	x9, x20
  4114f0:	ldr	x8, [x9, #64]!
  4114f4:	cmp	x8, #0x0
  4114f8:	mov	w8, #0x86a0                	// #34464
  4114fc:	movk	w8, #0x1, lsl #16
  411500:	csinv	x8, x8, xzr, eq  // eq = none
  411504:	str	x9, [sp, #24]
  411508:	str	x8, [sp, #40]
  41150c:	b	4117ec <__fxstatat@plt+0xe6fc>
  411510:	ldr	w8, [x20, #72]
  411514:	mov	w9, #0x204                 	// #516
  411518:	and	w9, w8, w9
  41151c:	cmp	w9, #0x200
  411520:	b.ne	411550 <__fxstatat@plt+0xe460>  // b.any
  411524:	ldr	w0, [x20, #44]
  411528:	ldr	x1, [x25, #48]
  41152c:	tbz	w8, #4, 4115a0 <__fxstatat@plt+0xe4b0>
  411530:	b	41155c <__fxstatat@plt+0xe46c>
  411534:	ldr	x0, [x25, #24]
  411538:	bl	402c90 <closedir@plt>
  41153c:	mov	x26, xzr
  411540:	cmp	w24, #0x3
  411544:	str	xzr, [x25, #24]
  411548:	b.ne	411e54 <__fxstatat@plt+0xed64>  // b.any
  41154c:	b	411584 <__fxstatat@plt+0xe494>
  411550:	mov	w0, #0xffffff9c            	// #-100
  411554:	ldr	x1, [x25, #48]
  411558:	tbz	w8, #4, 4115a0 <__fxstatat@plt+0xe4b0>
  41155c:	tbz	w8, #0, 411568 <__fxstatat@plt+0xe478>
  411560:	ldr	x8, [x25, #88]
  411564:	cbz	x8, 4115a0 <__fxstatat@plt+0xe4b0>
  411568:	mov	w2, #0x8000                	// #32768
  41156c:	sub	x3, x29, #0x4
  411570:	bl	40bbc8 <__fxstatat@plt+0x8ad8>
  411574:	str	x0, [x25, #24]
  411578:	cbnz	x0, 4115b4 <__fxstatat@plt+0xe4c4>
  41157c:	cmp	w24, #0x3
  411580:	b.ne	411684 <__fxstatat@plt+0xe594>  // b.any
  411584:	mov	w8, #0x4                   	// #4
  411588:	strh	w8, [x25, #108]
  41158c:	bl	403040 <__errno_location@plt>
  411590:	ldr	w8, [x0]
  411594:	mov	x26, xzr
  411598:	str	w8, [x25, #64]
  41159c:	b	411e54 <__fxstatat@plt+0xed64>
  4115a0:	mov	w2, wzr
  4115a4:	sub	x3, x29, #0x4
  4115a8:	bl	40bbc8 <__fxstatat@plt+0x8ad8>
  4115ac:	str	x0, [x25, #24]
  4115b0:	cbz	x0, 41157c <__fxstatat@plt+0xe48c>
  4115b4:	ldrh	w8, [x25, #108]
  4115b8:	cmp	w8, #0xb
  4115bc:	b.ne	4115d8 <__fxstatat@plt+0xe4e8>  // b.any
  4115c0:	mov	x0, x20
  4115c4:	mov	x1, x25
  4115c8:	mov	w2, wzr
  4115cc:	bl	410604 <__fxstatat@plt+0xd514>
  4115d0:	strh	w0, [x25, #108]
  4115d4:	b	4115e0 <__fxstatat@plt+0xe4f0>
  4115d8:	ldrb	w8, [x20, #73]
  4115dc:	tbnz	w8, #0, 41168c <__fxstatat@plt+0xe59c>
  4115e0:	mov	x9, x20
  4115e4:	ldr	x8, [x9, #64]!
  4115e8:	str	x9, [sp, #24]
  4115ec:	mov	w9, #0x86a0                	// #34464
  4115f0:	movk	w9, #0x1, lsl #16
  4115f4:	cmp	x8, #0x0
  4115f8:	csinv	x8, x9, xzr, eq  // eq = none
  4115fc:	cmp	w24, #0x2
  411600:	str	x8, [sp, #40]
  411604:	b.ne	411628 <__fxstatat@plt+0xe538>  // b.any
  411608:	cmp	w24, #0x3
  41160c:	cset	w19, eq  // eq = none
  411610:	b.ne	4117e4 <__fxstatat@plt+0xe6f4>  // b.any
  411614:	mov	w21, wzr
  411618:	ldrb	w9, [x20, #73]
  41161c:	ldur	w8, [x29, #-4]
  411620:	tbnz	w9, #1, 411768 <__fxstatat@plt+0xe678>
  411624:	b	411780 <__fxstatat@plt+0xe690>
  411628:	ldr	w8, [x20, #72]
  41162c:	and	w8, w8, #0x38
  411630:	cmp	w8, #0x18
  411634:	b.ne	411750 <__fxstatat@plt+0xe660>  // b.any
  411638:	ldr	w8, [x25, #140]
  41163c:	cmp	w8, #0x2
  411640:	b.ne	411750 <__fxstatat@plt+0xe660>  // b.any
  411644:	ldur	w1, [x29, #-4]
  411648:	mov	x0, x25
  41164c:	bl	41216c <__fxstatat@plt+0xf07c>
  411650:	mov	w8, #0x9f9f                	// #40863
  411654:	cmp	x0, x8
  411658:	b.le	411740 <__fxstatat@plt+0xe650>
  41165c:	mov	w8, #0x9fa0                	// #40864
  411660:	cmp	x0, x8
  411664:	b.eq	411750 <__fxstatat@plt+0xe660>  // b.none
  411668:	mov	w8, #0x4d42                	// #19778
  41166c:	movk	w8, #0xff53, lsl #16
  411670:	cmp	x0, x8
  411674:	b.eq	411750 <__fxstatat@plt+0xe660>  // b.none
  411678:	mov	w8, #0x414f                	// #16719
  41167c:	movk	w8, #0x5346, lsl #16
  411680:	b	411748 <__fxstatat@plt+0xe658>
  411684:	mov	x26, xzr
  411688:	b	411e54 <__fxstatat@plt+0xed64>
  41168c:	mov	x0, x20
  411690:	mov	x1, x25
  411694:	bl	4111cc <__fxstatat@plt+0xe0dc>
  411698:	mov	x0, x20
  41169c:	mov	x1, x25
  4116a0:	mov	w2, wzr
  4116a4:	bl	410604 <__fxstatat@plt+0xd514>
  4116a8:	ldrh	w8, [x20, #72]
  4116ac:	mov	w9, #0x102                 	// #258
  4116b0:	tst	w8, w9
  4116b4:	b.eq	41170c <__fxstatat@plt+0xe61c>  // b.none
  4116b8:	mov	w0, #0x18                  	// #24
  4116bc:	bl	402b00 <malloc@plt>
  4116c0:	cbz	x0, 41172c <__fxstatat@plt+0xe63c>
  4116c4:	ldur	q0, [x25, #120]
  4116c8:	str	x25, [x0, #16]
  4116cc:	mov	x21, x0
  4116d0:	mov	x1, x21
  4116d4:	str	q0, [x0]
  4116d8:	ldr	x0, [x20, #88]
  4116dc:	bl	40b864 <__fxstatat@plt+0x8774>
  4116e0:	cmp	x0, x21
  4116e4:	b.eq	4115e0 <__fxstatat@plt+0xe4f0>  // b.none
  4116e8:	mov	x22, x0
  4116ec:	mov	x0, x21
  4116f0:	bl	402e10 <free@plt>
  4116f4:	cbz	x22, 41172c <__fxstatat@plt+0xe63c>
  4116f8:	ldr	x8, [x22, #16]
  4116fc:	mov	w9, #0x2                   	// #2
  411700:	strh	w9, [x25, #108]
  411704:	str	x8, [x25]
  411708:	b	4115e0 <__fxstatat@plt+0xe4f0>
  41170c:	ldr	x0, [x20, #88]
  411710:	add	x1, x25, #0x78
  411714:	bl	412cdc <__fxstatat@plt+0xfbec>
  411718:	tbz	w0, #0, 4115e0 <__fxstatat@plt+0xe4f0>
  41171c:	mov	w8, #0x2                   	// #2
  411720:	str	x25, [x25]
  411724:	strh	w8, [x25, #108]
  411728:	b	4115e0 <__fxstatat@plt+0xe4f0>
  41172c:	bl	403040 <__errno_location@plt>
  411730:	mov	w8, #0xc                   	// #12
  411734:	mov	x26, xzr
  411738:	str	w8, [x0]
  41173c:	b	411e54 <__fxstatat@plt+0xed64>
  411740:	cbz	x0, 411750 <__fxstatat@plt+0xe660>
  411744:	mov	w8, #0x6969                	// #26985
  411748:	cmp	x0, x8
  41174c:	b.ne	411608 <__fxstatat@plt+0xe518>  // b.any
  411750:	cmp	w24, #0x3
  411754:	cset	w19, eq  // eq = none
  411758:	mov	w21, #0x1                   	// #1
  41175c:	ldrb	w9, [x20, #73]
  411760:	ldur	w8, [x29, #-4]
  411764:	tbz	w9, #1, 411780 <__fxstatat@plt+0xe690>
  411768:	mov	w1, #0x406                 	// #1030
  41176c:	mov	w2, #0x3                   	// #3
  411770:	mov	w0, w8
  411774:	bl	413bc8 <__fxstatat@plt+0x10ad8>
  411778:	mov	w8, w0
  41177c:	stur	w0, [x29, #-4]
  411780:	tbnz	w8, #31, 41179c <__fxstatat@plt+0xe6ac>
  411784:	mov	x0, x20
  411788:	mov	x1, x25
  41178c:	mov	w2, w8
  411790:	mov	x3, xzr
  411794:	bl	411270 <__fxstatat@plt+0xe180>
  411798:	cbz	w0, 411de4 <__fxstatat@plt+0xecf4>
  41179c:	and	w8, w19, w21
  4117a0:	cmp	w8, #0x1
  4117a4:	b.ne	4117b4 <__fxstatat@plt+0xe6c4>  // b.any
  4117a8:	bl	403040 <__errno_location@plt>
  4117ac:	ldr	w8, [x0]
  4117b0:	str	w8, [x25, #64]
  4117b4:	ldrh	w8, [x25, #110]
  4117b8:	ldr	x0, [x25, #24]
  4117bc:	orr	w8, w8, #0x1
  4117c0:	strh	w8, [x25, #110]
  4117c4:	bl	402c90 <closedir@plt>
  4117c8:	str	xzr, [x25, #24]
  4117cc:	ldrb	w8, [x20, #73]
  4117d0:	tbz	w8, #1, 4117e0 <__fxstatat@plt+0xe6f0>
  4117d4:	ldur	w0, [x29, #-4]
  4117d8:	tbnz	w0, #31, 4117e0 <__fxstatat@plt+0xe6f0>
  4117dc:	bl	402ca0 <close@plt>
  4117e0:	str	xzr, [x25, #24]
  4117e4:	mov	w8, #0x1                   	// #1
  4117e8:	str	w8, [sp]
  4117ec:	ldr	x8, [x25, #72]
  4117f0:	ldr	x9, [x25, #56]
  4117f4:	ldrb	w11, [x20, #72]
  4117f8:	str	w24, [sp, #4]
  4117fc:	sub	x10, x8, #0x1
  411800:	ldrb	w9, [x9, x10]
  411804:	cmp	w9, #0x2f
  411808:	csel	x8, x10, x8, eq  // eq = none
  41180c:	tbnz	w11, #2, 411b1c <__fxstatat@plt+0xea2c>
  411810:	str	xzr, [sp, #48]
  411814:	ldr	x21, [x25, #24]
  411818:	add	x19, x8, #0x1
  41181c:	str	x23, [sp, #8]
  411820:	cbz	x21, 411b40 <__fxstatat@plt+0xea50>
  411824:	ldr	x8, [x25, #88]
  411828:	ldr	x9, [x20, #48]
  41182c:	add	x8, x8, #0x1
  411830:	str	x8, [sp, #32]
  411834:	sub	x8, x9, x19
  411838:	stur	x8, [x29, #-24]
  41183c:	bl	403040 <__errno_location@plt>
  411840:	mov	x26, xzr
  411844:	mov	x22, xzr
  411848:	mov	x27, xzr
  41184c:	stur	x0, [x29, #-40]
  411850:	str	xzr, [sp, #16]
  411854:	ldur	x8, [x29, #-40]
  411858:	mov	x0, x21
  41185c:	str	wzr, [x8]
  411860:	bl	402c30 <readdir@plt>
  411864:	cbz	x0, 411b50 <__fxstatat@plt+0xea60>
  411868:	ldrb	w8, [x20, #72]
  41186c:	mov	x28, x0
  411870:	tbnz	w8, #5, 411898 <__fxstatat@plt+0xe7a8>
  411874:	ldrb	w8, [x28, #19]
  411878:	cmp	w8, #0x2e
  41187c:	b.ne	411898 <__fxstatat@plt+0xe7a8>  // b.any
  411880:	ldrb	w8, [x28, #20]
  411884:	cbz	w8, 411ac4 <__fxstatat@plt+0xe9d4>
  411888:	cmp	w8, #0x2e
  41188c:	b.ne	411898 <__fxstatat@plt+0xe7a8>  // b.any
  411890:	ldrb	w8, [x28, #21]
  411894:	cbz	w8, 411ac4 <__fxstatat@plt+0xe9d4>
  411898:	mov	x24, x25
  41189c:	add	x25, x28, #0x13
  4118a0:	mov	x0, x25
  4118a4:	stur	x22, [x29, #-16]
  4118a8:	mov	x23, x20
  4118ac:	stur	x27, [x29, #-32]
  4118b0:	bl	402920 <strlen@plt>
  4118b4:	add	x8, x0, #0x100
  4118b8:	mov	x22, x0
  4118bc:	and	x0, x8, #0xfffffffffffffff8
  4118c0:	bl	402b00 <malloc@plt>
  4118c4:	mov	x27, x0
  4118c8:	cbz	x0, 411e14 <__fxstatat@plt+0xed24>
  4118cc:	add	x21, x27, #0xf8
  4118d0:	mov	x0, x21
  4118d4:	mov	x1, x25
  4118d8:	mov	x2, x22
  4118dc:	bl	4028f0 <memcpy@plt>
  4118e0:	strb	wzr, [x21, x22]
  4118e4:	str	x22, [x27, #96]
  4118e8:	str	x23, [x27, #80]
  4118ec:	ldur	x8, [x29, #-24]
  4118f0:	ldr	x25, [x23, #32]
  4118f4:	mov	x20, x23
  4118f8:	str	wzr, [x27, #64]
  4118fc:	cmp	x22, x8
  411900:	mov	w8, #0x30000               	// #196608
  411904:	add	x22, x22, x19
  411908:	stur	w8, [x27, #110]
  41190c:	stp	xzr, xzr, [x27, #24]
  411910:	str	xzr, [x27, #40]
  411914:	str	x25, [x27, #56]
  411918:	b.cs	41192c <__fxstatat@plt+0xe83c>  // b.hs, b.nlast
  41191c:	mov	x25, x24
  411920:	cmp	x22, x19
  411924:	b.cs	411990 <__fxstatat@plt+0xe8a0>  // b.hs, b.nlast
  411928:	b	411d3c <__fxstatat@plt+0xec4c>
  41192c:	ldr	x8, [x20, #48]
  411930:	add	x9, x22, #0x101
  411934:	adds	x1, x9, x8
  411938:	b.cs	411dec <__fxstatat@plt+0xecfc>  // b.hs, b.nlast
  41193c:	mov	x0, x25
  411940:	str	x1, [x20, #48]
  411944:	bl	402c40 <realloc@plt>
  411948:	cbz	x0, 411e08 <__fxstatat@plt+0xed18>
  41194c:	cmp	x0, x25
  411950:	str	x0, [x20, #32]
  411954:	b.eq	411978 <__fxstatat@plt+0xe888>  // b.none
  411958:	ldrb	w8, [x20, #72]
  41195c:	add	x9, x0, x19
  411960:	tst	w8, #0x4
  411964:	ldr	x8, [sp, #48]
  411968:	csel	x8, x8, x9, eq  // eq = none
  41196c:	str	x8, [sp, #48]
  411970:	mov	w8, #0x1                   	// #1
  411974:	str	w8, [sp, #16]
  411978:	ldr	x8, [x20, #48]
  41197c:	mov	x25, x24
  411980:	sub	x8, x8, x19
  411984:	stur	x8, [x29, #-24]
  411988:	cmp	x22, x19
  41198c:	b.cc	411d3c <__fxstatat@plt+0xec4c>  // b.lo, b.ul, b.last
  411990:	ldr	x8, [sp, #32]
  411994:	str	x8, [x27, #88]
  411998:	ldr	x8, [x20]
  41199c:	str	x22, [x27, #72]
  4119a0:	str	x8, [x27, #8]
  4119a4:	ldr	x8, [x28]
  4119a8:	str	x8, [x27, #128]
  4119ac:	ldrb	w8, [x20, #72]
  4119b0:	tbnz	w8, #2, 4119cc <__fxstatat@plt+0xe8dc>
  4119b4:	str	x21, [x27, #48]
  4119b8:	ldur	x22, [x29, #-16]
  4119bc:	ldr	x9, [x20, #64]
  4119c0:	ldr	w8, [x20, #72]
  4119c4:	cbnz	x9, 4119f8 <__fxstatat@plt+0xe908>
  4119c8:	b	411a30 <__fxstatat@plt+0xe940>
  4119cc:	ldr	x9, [x27, #96]
  4119d0:	ldr	x8, [x27, #56]
  4119d4:	ldr	x0, [sp, #48]
  4119d8:	mov	x1, x21
  4119dc:	add	x2, x9, #0x1
  4119e0:	str	x8, [x27, #48]
  4119e4:	bl	402900 <memmove@plt>
  4119e8:	ldur	x22, [x29, #-16]
  4119ec:	ldr	x9, [x20, #64]
  4119f0:	ldr	w8, [x20, #72]
  4119f4:	cbz	x9, 411a30 <__fxstatat@plt+0xe940>
  4119f8:	tbnz	w8, #10, 411a30 <__fxstatat@plt+0xe940>
  4119fc:	mov	x0, x20
  411a00:	mov	x1, x27
  411a04:	mov	w2, wzr
  411a08:	bl	410604 <__fxstatat@plt+0xd514>
  411a0c:	strh	w0, [x27, #108]
  411a10:	str	xzr, [x27, #16]
  411a14:	cbz	x26, 411a98 <__fxstatat@plt+0xe9a8>
  411a18:	ldur	x8, [x29, #-32]
  411a1c:	str	x27, [x8, #16]
  411a20:	mov	w8, #0x2710                	// #10000
  411a24:	cmp	x22, x8
  411a28:	b.eq	411aa8 <__fxstatat@plt+0xe9b8>  // b.none
  411a2c:	b	411ab4 <__fxstatat@plt+0xe9c4>
  411a30:	ldrb	w9, [x28, #18]
  411a34:	mov	w10, #0x18                  	// #24
  411a38:	bics	wzr, w10, w8
  411a3c:	mov	w10, #0xfb                  	// #251
  411a40:	cset	w8, eq  // eq = none
  411a44:	tst	w9, w10
  411a48:	sub	w9, w9, #0x1
  411a4c:	cset	w10, ne  // ne = any
  411a50:	cmp	w9, #0xb
  411a54:	and	w8, w8, w10
  411a58:	mov	w10, #0xb                   	// #11
  411a5c:	strh	w10, [x27, #108]
  411a60:	b.hi	411a78 <__fxstatat@plt+0xe988>  // b.pmore
  411a64:	adrp	x10, 416000 <__fxstatat@plt+0x12f10>
  411a68:	sxtb	x9, w9
  411a6c:	add	x10, x10, #0x36c
  411a70:	ldr	w9, [x10, x9, lsl #2]
  411a74:	b	411a7c <__fxstatat@plt+0xe98c>
  411a78:	mov	w9, wzr
  411a7c:	cmp	w8, #0x0
  411a80:	mov	w8, #0x1                   	// #1
  411a84:	cinc	x8, x8, eq  // eq = none
  411a88:	str	w9, [x27, #136]
  411a8c:	str	x8, [x27, #168]
  411a90:	str	xzr, [x27, #16]
  411a94:	cbnz	x26, 411a18 <__fxstatat@plt+0xe928>
  411a98:	mov	x26, x27
  411a9c:	mov	w8, #0x2710                	// #10000
  411aa0:	cmp	x22, x8
  411aa4:	b.ne	411ab4 <__fxstatat@plt+0xe9c4>  // b.any
  411aa8:	ldr	x8, [sp, #24]
  411aac:	ldr	x8, [x8]
  411ab0:	cbz	x8, 411ad0 <__fxstatat@plt+0xe9e0>
  411ab4:	ldr	x8, [sp, #40]
  411ab8:	add	x22, x22, #0x1
  411abc:	cmp	x8, x22
  411ac0:	b.ls	411b8c <__fxstatat@plt+0xea9c>  // b.plast
  411ac4:	ldr	x21, [x25, #24]
  411ac8:	cbnz	x21, 411854 <__fxstatat@plt+0xe764>
  411acc:	b	411b8c <__fxstatat@plt+0xea9c>
  411ad0:	ldur	w1, [x29, #-4]
  411ad4:	mov	x0, x25
  411ad8:	bl	41216c <__fxstatat@plt+0xf07c>
  411adc:	mov	w8, #0x6969                	// #26985
  411ae0:	cmp	x0, x8
  411ae4:	mov	w8, wzr
  411ae8:	str	wzr, [sp, #20]
  411aec:	b.eq	411ab4 <__fxstatat@plt+0xe9c4>  // b.none
  411af0:	mov	w9, #0x1994                	// #6548
  411af4:	movk	w9, #0x102, lsl #16
  411af8:	cmp	x0, x9
  411afc:	b.eq	411ab4 <__fxstatat@plt+0xe9c4>  // b.none
  411b00:	mov	w8, #0x4d42                	// #19778
  411b04:	movk	w8, #0xff53, lsl #16
  411b08:	cmp	x0, x8
  411b0c:	b.eq	411ab4 <__fxstatat@plt+0xe9c4>  // b.none
  411b10:	mov	w8, #0x1                   	// #1
  411b14:	str	w8, [sp, #20]
  411b18:	b	411ab4 <__fxstatat@plt+0xe9c4>
  411b1c:	ldr	x9, [x20, #32]
  411b20:	add	x10, x9, x8
  411b24:	mov	w9, #0x2f                  	// #47
  411b28:	strb	w9, [x10], #1
  411b2c:	str	x10, [sp, #48]
  411b30:	ldr	x21, [x25, #24]
  411b34:	add	x19, x8, #0x1
  411b38:	str	x23, [sp, #8]
  411b3c:	cbnz	x21, 411824 <__fxstatat@plt+0xe734>
  411b40:	mov	x26, xzr
  411b44:	mov	x22, xzr
  411b48:	str	wzr, [sp, #20]
  411b4c:	b	411c20 <__fxstatat@plt+0xeb30>
  411b50:	ldur	x8, [x29, #-40]
  411b54:	ldr	w8, [x8]
  411b58:	cbz	w8, 411b7c <__fxstatat@plt+0xea8c>
  411b5c:	ldr	x9, [sp, #8]
  411b60:	str	w8, [x25, #64]
  411b64:	mov	w8, #0x4                   	// #4
  411b68:	orr	x9, x9, x22
  411b6c:	cmp	x9, #0x0
  411b70:	mov	w9, #0x7                   	// #7
  411b74:	csel	w8, w9, w8, ne  // ne = any
  411b78:	strh	w8, [x25, #108]
  411b7c:	ldr	x0, [x25, #24]
  411b80:	cbz	x0, 411b8c <__fxstatat@plt+0xea9c>
  411b84:	bl	402c90 <closedir@plt>
  411b88:	str	xzr, [x25, #24]
  411b8c:	ldr	w8, [sp, #16]
  411b90:	tbz	w8, #0, 411c20 <__fxstatat@plt+0xeb30>
  411b94:	ldr	x9, [x20, #8]
  411b98:	ldr	x8, [x20, #32]
  411b9c:	cbnz	x9, 411bbc <__fxstatat@plt+0xeacc>
  411ba0:	ldr	x9, [x26, #88]
  411ba4:	tbnz	x9, #63, 411c20 <__fxstatat@plt+0xeb30>
  411ba8:	mov	x9, x26
  411bac:	b	411bec <__fxstatat@plt+0xeafc>
  411bb0:	str	x8, [x9, #56]
  411bb4:	ldr	x9, [x9, #16]
  411bb8:	cbz	x9, 411ba0 <__fxstatat@plt+0xeab0>
  411bbc:	ldr	x10, [x9, #48]
  411bc0:	add	x11, x9, #0xf8
  411bc4:	cmp	x10, x11
  411bc8:	b.eq	411bb0 <__fxstatat@plt+0xeac0>  // b.none
  411bcc:	ldr	x11, [x9, #56]
  411bd0:	sub	x10, x10, x11
  411bd4:	add	x10, x8, x10
  411bd8:	str	x10, [x9, #48]
  411bdc:	b	411bb0 <__fxstatat@plt+0xeac0>
  411be0:	ldr	x11, [x10, #88]
  411be4:	mov	x9, x10
  411be8:	tbnz	x11, #63, 411c20 <__fxstatat@plt+0xeb30>
  411bec:	ldr	x10, [x9, #48]
  411bf0:	add	x11, x9, #0xf8
  411bf4:	cmp	x10, x11
  411bf8:	b.eq	411c0c <__fxstatat@plt+0xeb1c>  // b.none
  411bfc:	ldr	x11, [x9, #56]
  411c00:	sub	x10, x10, x11
  411c04:	add	x10, x8, x10
  411c08:	str	x10, [x9, #48]
  411c0c:	ldr	x10, [x9, #16]
  411c10:	str	x8, [x9, #56]
  411c14:	cbnz	x10, 411be0 <__fxstatat@plt+0xeaf0>
  411c18:	ldr	x10, [x9, #8]
  411c1c:	b	411be0 <__fxstatat@plt+0xeaf0>
  411c20:	ldrb	w8, [x20, #72]
  411c24:	tbz	w8, #2, 411c44 <__fxstatat@plt+0xeb54>
  411c28:	ldr	x8, [x20, #48]
  411c2c:	ldr	x10, [sp, #48]
  411c30:	cmp	x19, x8
  411c34:	sub	x9, x10, #0x1
  411c38:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  411c3c:	csel	x8, x9, x10, eq  // eq = none
  411c40:	strb	wzr, [x8]
  411c44:	ldr	x8, [sp, #8]
  411c48:	ldp	w9, w19, [sp]
  411c4c:	cmp	x8, #0x0
  411c50:	cset	w8, ne  // ne = any
  411c54:	orr	w8, w8, w9
  411c58:	tbz	w8, #0, 411cac <__fxstatat@plt+0xebbc>
  411c5c:	cbnz	x22, 411cb8 <__fxstatat@plt+0xebc8>
  411c60:	cmp	w19, #0x3
  411c64:	b.ne	411c84 <__fxstatat@plt+0xeb94>  // b.any
  411c68:	ldrh	w8, [x25, #108]
  411c6c:	cmp	w8, #0x4
  411c70:	b.eq	411c84 <__fxstatat@plt+0xeb94>  // b.none
  411c74:	cmp	w8, #0x7
  411c78:	b.eq	411c84 <__fxstatat@plt+0xeb94>  // b.none
  411c7c:	mov	w8, #0x6                   	// #6
  411c80:	strh	w8, [x25, #108]
  411c84:	cbnz	x26, 411c9c <__fxstatat@plt+0xebac>
  411c88:	b	411e54 <__fxstatat@plt+0xed64>
  411c8c:	mov	x0, x26
  411c90:	bl	402e10 <free@plt>
  411c94:	mov	x26, x19
  411c98:	cbz	x19, 411e54 <__fxstatat@plt+0xed64>
  411c9c:	ldp	x19, x0, [x26, #16]
  411ca0:	cbz	x0, 411c8c <__fxstatat@plt+0xeb9c>
  411ca4:	bl	402c90 <closedir@plt>
  411ca8:	b	411c8c <__fxstatat@plt+0xeb9c>
  411cac:	cmp	w19, #0x1
  411cb0:	b.eq	411d14 <__fxstatat@plt+0xec24>  // b.none
  411cb4:	cbz	x22, 411d14 <__fxstatat@plt+0xec24>
  411cb8:	ldr	w8, [sp, #20]
  411cbc:	tbz	w8, #0, 411ce8 <__fxstatat@plt+0xebf8>
  411cc0:	adrp	x8, 412000 <__fxstatat@plt+0xef10>
  411cc4:	add	x8, x8, #0x298
  411cc8:	mov	x0, x20
  411ccc:	mov	x1, x26
  411cd0:	mov	x2, x22
  411cd4:	str	x8, [x20, #64]
  411cd8:	bl	4107ec <__fxstatat@plt+0xd6fc>
  411cdc:	mov	x26, x0
  411ce0:	str	xzr, [x20, #64]
  411ce4:	b	411e54 <__fxstatat@plt+0xed64>
  411ce8:	cmp	x22, #0x2
  411cec:	b.cc	411e54 <__fxstatat@plt+0xed64>  // b.lo, b.ul, b.last
  411cf0:	ldr	x8, [sp, #24]
  411cf4:	ldr	x8, [x8]
  411cf8:	cbz	x8, 411e54 <__fxstatat@plt+0xed64>
  411cfc:	mov	x0, x20
  411d00:	mov	x1, x26
  411d04:	mov	x2, x22
  411d08:	bl	4107ec <__fxstatat@plt+0xd6fc>
  411d0c:	mov	x26, x0
  411d10:	b	411e54 <__fxstatat@plt+0xed64>
  411d14:	ldr	x8, [x25, #88]
  411d18:	cbz	x8, 411d9c <__fxstatat@plt+0xecac>
  411d1c:	ldr	x1, [x25, #8]
  411d20:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  411d24:	add	x3, x3, #0xfdd
  411d28:	mov	w2, #0xffffffff            	// #-1
  411d2c:	mov	x0, x20
  411d30:	bl	411270 <__fxstatat@plt+0xe180>
  411d34:	cbnz	w0, 411da8 <__fxstatat@plt+0xecb8>
  411d38:	b	411c5c <__fxstatat@plt+0xeb6c>
  411d3c:	mov	x0, x27
  411d40:	bl	402e10 <free@plt>
  411d44:	cbnz	x26, 411d8c <__fxstatat@plt+0xec9c>
  411d48:	ldr	x0, [x25, #24]
  411d4c:	bl	402c90 <closedir@plt>
  411d50:	mov	w8, #0x7                   	// #7
  411d54:	str	xzr, [x25, #24]
  411d58:	strh	w8, [x25, #108]
  411d5c:	ldr	w8, [x20, #72]
  411d60:	mov	w9, #0x24                  	// #36
  411d64:	mov	x26, xzr
  411d68:	orr	w8, w8, #0x2000
  411d6c:	str	w8, [x20, #72]
  411d70:	ldur	x8, [x29, #-40]
  411d74:	str	w9, [x8]
  411d78:	b	411e54 <__fxstatat@plt+0xed64>
  411d7c:	mov	x0, x26
  411d80:	bl	402e10 <free@plt>
  411d84:	mov	x26, x19
  411d88:	cbz	x19, 411d48 <__fxstatat@plt+0xec58>
  411d8c:	ldp	x19, x0, [x26, #16]
  411d90:	cbz	x0, 411d7c <__fxstatat@plt+0xec8c>
  411d94:	bl	402c90 <closedir@plt>
  411d98:	b	411d7c <__fxstatat@plt+0xec8c>
  411d9c:	mov	x0, x20
  411da0:	bl	411e98 <__fxstatat@plt+0xeda8>
  411da4:	cbz	w0, 411c5c <__fxstatat@plt+0xeb6c>
  411da8:	mov	w8, #0x7                   	// #7
  411dac:	strh	w8, [x25, #108]
  411db0:	ldr	w8, [x20, #72]
  411db4:	orr	w8, w8, #0x2000
  411db8:	str	w8, [x20, #72]
  411dbc:	cbnz	x26, 411dd4 <__fxstatat@plt+0xece4>
  411dc0:	b	411e54 <__fxstatat@plt+0xed64>
  411dc4:	mov	x0, x26
  411dc8:	bl	402e10 <free@plt>
  411dcc:	mov	x26, x19
  411dd0:	cbz	x19, 411e54 <__fxstatat@plt+0xed64>
  411dd4:	ldp	x19, x0, [x26, #16]
  411dd8:	cbz	x0, 411dc4 <__fxstatat@plt+0xecd4>
  411ddc:	bl	402c90 <closedir@plt>
  411de0:	b	411dc4 <__fxstatat@plt+0xecd4>
  411de4:	str	wzr, [sp]
  411de8:	b	4117ec <__fxstatat@plt+0xe6fc>
  411dec:	mov	x0, x25
  411df0:	bl	402e10 <free@plt>
  411df4:	ldur	x9, [x29, #-40]
  411df8:	mov	w8, #0x24                  	// #36
  411dfc:	str	xzr, [x20, #32]
  411e00:	str	w8, [x9]
  411e04:	b	411e14 <__fxstatat@plt+0xed24>
  411e08:	ldr	x0, [x20, #32]
  411e0c:	bl	402e10 <free@plt>
  411e10:	str	xzr, [x20, #32]
  411e14:	ldur	x8, [x29, #-40]
  411e18:	mov	x0, x27
  411e1c:	ldr	w22, [x8]
  411e20:	bl	402e10 <free@plt>
  411e24:	cbnz	x26, 411e88 <__fxstatat@plt+0xed98>
  411e28:	ldr	x0, [x24, #24]
  411e2c:	bl	402c90 <closedir@plt>
  411e30:	mov	w8, #0x7                   	// #7
  411e34:	str	xzr, [x24, #24]
  411e38:	strh	w8, [x24, #108]
  411e3c:	ldr	w8, [x23, #72]
  411e40:	mov	x26, xzr
  411e44:	orr	w8, w8, #0x2000
  411e48:	str	w8, [x23, #72]
  411e4c:	ldur	x8, [x29, #-40]
  411e50:	str	w22, [x8]
  411e54:	mov	x0, x26
  411e58:	ldp	x20, x19, [sp, #176]
  411e5c:	ldp	x22, x21, [sp, #160]
  411e60:	ldp	x24, x23, [sp, #144]
  411e64:	ldp	x26, x25, [sp, #128]
  411e68:	ldp	x28, x27, [sp, #112]
  411e6c:	ldp	x29, x30, [sp, #96]
  411e70:	add	sp, sp, #0xc0
  411e74:	ret
  411e78:	mov	x0, x26
  411e7c:	bl	402e10 <free@plt>
  411e80:	mov	x26, x21
  411e84:	cbz	x21, 411e28 <__fxstatat@plt+0xed38>
  411e88:	ldp	x21, x0, [x26, #16]
  411e8c:	cbz	x0, 411e78 <__fxstatat@plt+0xed88>
  411e90:	bl	402c90 <closedir@plt>
  411e94:	b	411e78 <__fxstatat@plt+0xed88>
  411e98:	stp	x29, x30, [sp, #-32]!
  411e9c:	stp	x20, x19, [sp, #16]
  411ea0:	ldr	w8, [x0, #72]
  411ea4:	mov	x19, x0
  411ea8:	mov	x29, sp
  411eac:	tbnz	w8, #2, 411ec8 <__fxstatat@plt+0xedd8>
  411eb0:	tbnz	w8, #9, 411ed0 <__fxstatat@plt+0xede0>
  411eb4:	ldr	w0, [x19, #40]
  411eb8:	bl	402960 <fchdir@plt>
  411ebc:	cmp	w0, #0x0
  411ec0:	cset	w20, ne  // ne = any
  411ec4:	b	411ef0 <__fxstatat@plt+0xee00>
  411ec8:	mov	w20, wzr
  411ecc:	b	411ef0 <__fxstatat@plt+0xee00>
  411ed0:	ldr	w1, [x19, #44]
  411ed4:	add	x0, x19, #0x60
  411ed8:	bl	412f24 <__fxstatat@plt+0xfe34>
  411edc:	tbnz	w0, #31, 411ee4 <__fxstatat@plt+0xedf4>
  411ee0:	bl	402ca0 <close@plt>
  411ee4:	mov	w8, #0xffffff9c            	// #-100
  411ee8:	mov	w20, wzr
  411eec:	str	w8, [x19, #44]
  411ef0:	add	x19, x19, #0x60
  411ef4:	mov	x0, x19
  411ef8:	bl	412f1c <__fxstatat@plt+0xfe2c>
  411efc:	tbnz	w0, #0, 411f14 <__fxstatat@plt+0xee24>
  411f00:	mov	x0, x19
  411f04:	bl	412f6c <__fxstatat@plt+0xfe7c>
  411f08:	tbnz	w0, #31, 411ef4 <__fxstatat@plt+0xee04>
  411f0c:	bl	402ca0 <close@plt>
  411f10:	b	411ef4 <__fxstatat@plt+0xee04>
  411f14:	mov	w0, w20
  411f18:	ldp	x20, x19, [sp, #16]
  411f1c:	ldp	x29, x30, [sp], #32
  411f20:	ret
  411f24:	stp	x29, x30, [sp, #-16]!
  411f28:	cmp	w2, #0x5
  411f2c:	mov	x29, sp
  411f30:	b.cc	411f4c <__fxstatat@plt+0xee5c>  // b.lo, b.ul, b.last
  411f34:	bl	403040 <__errno_location@plt>
  411f38:	mov	w8, #0x16                  	// #22
  411f3c:	str	w8, [x0]
  411f40:	mov	w0, #0x1                   	// #1
  411f44:	ldp	x29, x30, [sp], #16
  411f48:	ret
  411f4c:	mov	w0, wzr
  411f50:	strh	w2, [x1, #112]
  411f54:	ldp	x29, x30, [sp], #16
  411f58:	ret
  411f5c:	stp	x29, x30, [sp, #-64]!
  411f60:	tst	w1, #0xffffefff
  411f64:	stp	x24, x23, [sp, #16]
  411f68:	stp	x22, x21, [sp, #32]
  411f6c:	stp	x20, x19, [sp, #48]
  411f70:	mov	x29, sp
  411f74:	b.eq	411f90 <__fxstatat@plt+0xeea0>  // b.none
  411f78:	bl	403040 <__errno_location@plt>
  411f7c:	mov	x8, x0
  411f80:	mov	w9, #0x16                  	// #22
  411f84:	mov	x0, xzr
  411f88:	str	w9, [x8]
  411f8c:	b	411fcc <__fxstatat@plt+0xeedc>
  411f90:	ldr	x23, [x0]
  411f94:	mov	w21, w1
  411f98:	mov	x19, x0
  411f9c:	bl	403040 <__errno_location@plt>
  411fa0:	str	wzr, [x0]
  411fa4:	ldrb	w8, [x19, #73]
  411fa8:	tbnz	w8, #5, 411fc8 <__fxstatat@plt+0xeed8>
  411fac:	ldrh	w8, [x23, #108]
  411fb0:	cmp	w8, #0x1
  411fb4:	b.eq	411fe0 <__fxstatat@plt+0xeef0>  // b.none
  411fb8:	cmp	w8, #0x9
  411fbc:	b.ne	411fc8 <__fxstatat@plt+0xeed8>  // b.any
  411fc0:	ldr	x0, [x23, #16]
  411fc4:	b	411fcc <__fxstatat@plt+0xeedc>
  411fc8:	mov	x0, xzr
  411fcc:	ldp	x20, x19, [sp, #48]
  411fd0:	ldp	x22, x21, [sp, #32]
  411fd4:	ldp	x24, x23, [sp, #16]
  411fd8:	ldp	x29, x30, [sp], #64
  411fdc:	ret
  411fe0:	ldr	x22, [x19, #8]
  411fe4:	mov	x20, x0
  411fe8:	cbnz	x22, 412020 <__fxstatat@plt+0xef30>
  411fec:	cmp	w21, #0x1, lsl #12
  411ff0:	b.ne	412030 <__fxstatat@plt+0xef40>  // b.any
  411ff4:	ldr	w8, [x19, #72]
  411ff8:	mov	w21, #0x2                   	// #2
  411ffc:	orr	w8, w8, #0x1000
  412000:	str	w8, [x19, #72]
  412004:	ldr	x8, [x23, #88]
  412008:	cbnz	x8, 41207c <__fxstatat@plt+0xef8c>
  41200c:	b	41203c <__fxstatat@plt+0xef4c>
  412010:	mov	x0, x22
  412014:	bl	402e10 <free@plt>
  412018:	mov	x22, x24
  41201c:	cbz	x24, 411fec <__fxstatat@plt+0xeefc>
  412020:	ldp	x24, x0, [x22, #16]
  412024:	cbz	x0, 412010 <__fxstatat@plt+0xef20>
  412028:	bl	402c90 <closedir@plt>
  41202c:	b	412010 <__fxstatat@plt+0xef20>
  412030:	mov	w21, #0x1                   	// #1
  412034:	ldr	x8, [x23, #88]
  412038:	cbnz	x8, 41207c <__fxstatat@plt+0xef8c>
  41203c:	ldr	x8, [x23, #48]
  412040:	ldrb	w8, [x8]
  412044:	cmp	w8, #0x2f
  412048:	b.eq	41207c <__fxstatat@plt+0xef8c>  // b.none
  41204c:	ldr	w8, [x19, #72]
  412050:	tbnz	w8, #2, 41207c <__fxstatat@plt+0xef8c>
  412054:	mov	w2, #0x4900                	// #18688
  412058:	lsr	w9, w8, #4
  41205c:	movk	w2, #0x8, lsl #16
  412060:	bfi	w2, w9, #15, #1
  412064:	tbnz	w8, #9, 412090 <__fxstatat@plt+0xefa0>
  412068:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  41206c:	add	x0, x0, #0xfde
  412070:	mov	w1, w2
  412074:	bl	40a404 <__fxstatat@plt+0x7314>
  412078:	b	4120a0 <__fxstatat@plt+0xefb0>
  41207c:	mov	x0, x19
  412080:	mov	w1, w21
  412084:	bl	4114a4 <__fxstatat@plt+0xe3b4>
  412088:	str	x0, [x19, #8]
  41208c:	b	411fcc <__fxstatat@plt+0xeedc>
  412090:	ldr	w0, [x19, #44]
  412094:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  412098:	add	x1, x1, #0xfde
  41209c:	bl	413004 <__fxstatat@plt+0xff14>
  4120a0:	mov	w22, w0
  4120a4:	tbnz	w0, #31, 4120e4 <__fxstatat@plt+0xeff4>
  4120a8:	mov	x0, x19
  4120ac:	mov	w1, w21
  4120b0:	bl	4114a4 <__fxstatat@plt+0xe3b4>
  4120b4:	ldrb	w8, [x19, #73]
  4120b8:	str	x0, [x19, #8]
  4120bc:	tbnz	w8, #1, 4120f0 <__fxstatat@plt+0xf000>
  4120c0:	mov	w0, w22
  4120c4:	bl	402960 <fchdir@plt>
  4120c8:	cbz	w0, 41211c <__fxstatat@plt+0xf02c>
  4120cc:	ldr	w19, [x20]
  4120d0:	mov	w0, w22
  4120d4:	bl	402ca0 <close@plt>
  4120d8:	mov	x0, xzr
  4120dc:	str	w19, [x20]
  4120e0:	b	411fcc <__fxstatat@plt+0xeedc>
  4120e4:	mov	x0, xzr
  4120e8:	str	xzr, [x19, #8]
  4120ec:	b	411fcc <__fxstatat@plt+0xeedc>
  4120f0:	ldr	w1, [x19, #44]
  4120f4:	cmp	w1, w22
  4120f8:	b.ne	412104 <__fxstatat@plt+0xf014>  // b.any
  4120fc:	cmn	w1, #0x64
  412100:	b.ne	41212c <__fxstatat@plt+0xf03c>  // b.any
  412104:	add	x0, x19, #0x60
  412108:	bl	412f24 <__fxstatat@plt+0xfe34>
  41210c:	tbnz	w0, #31, 412114 <__fxstatat@plt+0xf024>
  412110:	bl	402ca0 <close@plt>
  412114:	str	w22, [x19, #44]
  412118:	b	412124 <__fxstatat@plt+0xf034>
  41211c:	mov	w0, w22
  412120:	bl	402ca0 <close@plt>
  412124:	ldr	x0, [x19, #8]
  412128:	b	411fcc <__fxstatat@plt+0xeedc>
  41212c:	bl	402cf0 <abort@plt>
  412130:	ldr	x8, [x0, #8]
  412134:	udiv	x9, x8, x1
  412138:	msub	x0, x9, x1, x8
  41213c:	ret
  412140:	ldr	x8, [x0, #8]
  412144:	ldr	x9, [x1, #8]
  412148:	cmp	x8, x9
  41214c:	b.ne	412164 <__fxstatat@plt+0xf074>  // b.any
  412150:	ldr	x8, [x0]
  412154:	ldr	x9, [x1]
  412158:	cmp	x8, x9
  41215c:	cset	w0, eq  // eq = none
  412160:	ret
  412164:	mov	w0, wzr
  412168:	ret
  41216c:	sub	sp, sp, #0xb0
  412170:	stp	x29, x30, [sp, #128]
  412174:	stp	x22, x21, [sp, #144]
  412178:	stp	x20, x19, [sp, #160]
  41217c:	ldr	x22, [x0, #80]
  412180:	add	x29, sp, #0x80
  412184:	ldrb	w8, [x22, #73]
  412188:	tbnz	w8, #1, 412194 <__fxstatat@plt+0xf0a4>
  41218c:	mov	x0, xzr
  412190:	b	4121f0 <__fxstatat@plt+0xf100>
  412194:	ldr	x20, [x22, #80]
  412198:	mov	x19, x0
  41219c:	mov	w21, w1
  4121a0:	cbnz	x20, 4121d4 <__fxstatat@plt+0xf0e4>
  4121a4:	adrp	x2, 412000 <__fxstatat@plt+0xef10>
  4121a8:	adrp	x3, 412000 <__fxstatat@plt+0xef10>
  4121ac:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  4121b0:	add	x2, x2, #0x274
  4121b4:	add	x3, x3, #0x284
  4121b8:	add	x4, x4, #0xe10
  4121bc:	mov	w0, #0xd                   	// #13
  4121c0:	mov	x1, xzr
  4121c4:	bl	40adc4 <__fxstatat@plt+0x7cd4>
  4121c8:	mov	x20, x0
  4121cc:	str	x0, [x22, #80]
  4121d0:	cbz	x0, 412210 <__fxstatat@plt+0xf120>
  4121d4:	ldr	x8, [x19, #120]
  4121d8:	add	x1, sp, #0x8
  4121dc:	mov	x0, x20
  4121e0:	str	x8, [sp, #8]
  4121e4:	bl	40aabc <__fxstatat@plt+0x79cc>
  4121e8:	cbz	x0, 412204 <__fxstatat@plt+0xf114>
  4121ec:	ldr	x0, [x0, #8]
  4121f0:	ldp	x20, x19, [sp, #160]
  4121f4:	ldp	x22, x21, [sp, #144]
  4121f8:	ldp	x29, x30, [sp, #128]
  4121fc:	add	sp, sp, #0xb0
  412200:	ret
  412204:	mov	w22, #0x1                   	// #1
  412208:	tbz	w21, #31, 412218 <__fxstatat@plt+0xf128>
  41220c:	b	41218c <__fxstatat@plt+0xf09c>
  412210:	mov	w22, wzr
  412214:	tbnz	w21, #31, 41218c <__fxstatat@plt+0xf09c>
  412218:	add	x1, sp, #0x8
  41221c:	mov	w0, w21
  412220:	bl	402bc0 <fstatfs@plt>
  412224:	cbnz	w0, 41218c <__fxstatat@plt+0xf09c>
  412228:	cbz	w22, 41226c <__fxstatat@plt+0xf17c>
  41222c:	mov	w0, #0x10                  	// #16
  412230:	bl	402b00 <malloc@plt>
  412234:	cbz	x0, 41226c <__fxstatat@plt+0xf17c>
  412238:	ldr	x8, [x19, #120]
  41223c:	ldr	x9, [sp, #8]
  412240:	mov	x21, x0
  412244:	mov	x1, x21
  412248:	stp	x8, x9, [x0]
  41224c:	mov	x0, x20
  412250:	bl	40b864 <__fxstatat@plt+0x8774>
  412254:	cbz	x0, 412264 <__fxstatat@plt+0xf174>
  412258:	cmp	x0, x21
  41225c:	b.eq	41226c <__fxstatat@plt+0xf17c>  // b.none
  412260:	bl	402cf0 <abort@plt>
  412264:	mov	x0, x21
  412268:	bl	402e10 <free@plt>
  41226c:	ldr	x0, [sp, #8]
  412270:	b	4121f0 <__fxstatat@plt+0xf100>
  412274:	ldr	x8, [x0]
  412278:	udiv	x9, x8, x1
  41227c:	msub	x0, x9, x1, x8
  412280:	ret
  412284:	ldr	x8, [x0]
  412288:	ldr	x9, [x1]
  41228c:	cmp	x8, x9
  412290:	cset	w0, eq  // eq = none
  412294:	ret
  412298:	ldr	x8, [x0]
  41229c:	ldr	x9, [x1]
  4122a0:	ldr	x8, [x8, #128]
  4122a4:	ldr	x9, [x9, #128]
  4122a8:	cmp	x9, x8
  4122ac:	cset	w10, cc  // cc = lo, ul, last
  4122b0:	cmp	x8, x9
  4122b4:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  4122b8:	ret
  4122bc:	sub	sp, sp, #0x40
  4122c0:	stp	x29, x30, [sp, #16]
  4122c4:	add	x29, sp, #0x10
  4122c8:	cmp	x0, #0x0
  4122cc:	sub	x8, x29, #0x4
  4122d0:	stp	x20, x19, [sp, #48]
  4122d4:	csel	x20, x8, x0, eq  // eq = none
  4122d8:	mov	x0, x20
  4122dc:	stp	x22, x21, [sp, #32]
  4122e0:	mov	x22, x2
  4122e4:	mov	x19, x1
  4122e8:	bl	4028e0 <mbrtowc@plt>
  4122ec:	mov	x21, x0
  4122f0:	cbz	x22, 412314 <__fxstatat@plt+0xf224>
  4122f4:	cmn	x21, #0x2
  4122f8:	b.cc	412314 <__fxstatat@plt+0xf224>  // b.lo, b.ul, b.last
  4122fc:	mov	w0, wzr
  412300:	bl	412e64 <__fxstatat@plt+0xfd74>
  412304:	tbnz	w0, #0, 412314 <__fxstatat@plt+0xf224>
  412308:	ldrb	w8, [x19]
  41230c:	mov	w21, #0x1                   	// #1
  412310:	str	w8, [x20]
  412314:	mov	x0, x21
  412318:	ldp	x20, x19, [sp, #48]
  41231c:	ldp	x22, x21, [sp, #32]
  412320:	ldp	x29, x30, [sp, #16]
  412324:	add	sp, sp, #0x40
  412328:	ret
  41232c:	and	w9, w1, #0xf000
  412330:	mov	w8, w1
  412334:	cmp	w9, #0x1, lsl #12
  412338:	mov	x9, x0
  41233c:	b.ne	412350 <__fxstatat@plt+0xf260>  // b.any
  412340:	cbnz	x2, 412350 <__fxstatat@plt+0xf260>
  412344:	and	w1, w8, #0xffffefff
  412348:	mov	x0, x9
  41234c:	b	402a70 <mkfifo@plt>
  412350:	sub	sp, sp, #0x20
  412354:	str	x2, [sp, #8]
  412358:	add	x3, sp, #0x8
  41235c:	mov	w0, wzr
  412360:	mov	x1, x9
  412364:	mov	w2, w8
  412368:	stp	x29, x30, [sp, #16]
  41236c:	add	x29, sp, #0x10
  412370:	bl	4029a0 <__xmknod@plt>
  412374:	ldp	x29, x30, [sp, #16]
  412378:	add	sp, sp, #0x20
  41237c:	ret
  412380:	sub	sp, sp, #0x40
  412384:	stp	x29, x30, [sp, #16]
  412388:	add	x29, sp, #0x10
  41238c:	add	x2, x29, #0x18
  412390:	mov	w1, wzr
  412394:	str	x21, [sp, #32]
  412398:	stp	x20, x19, [sp, #48]
  41239c:	mov	x19, x0
  4123a0:	bl	402e70 <acl_get_entry@plt>
  4123a4:	cmp	w0, #0x1
  4123a8:	b.lt	412404 <__fxstatat@plt+0xf314>  // b.tstop
  4123ac:	mov	x21, #0x12                  	// #18
  4123b0:	mov	w20, #0x1                   	// #1
  4123b4:	movk	x21, #0x1, lsl #32
  4123b8:	ldr	x0, [x29, #24]
  4123bc:	sub	x1, x29, #0x4
  4123c0:	bl	402bb0 <acl_get_tag_type@plt>
  4123c4:	tbnz	w0, #31, 412400 <__fxstatat@plt+0xf310>
  4123c8:	ldur	w8, [x29, #-4]
  4123cc:	mov	w0, #0x1                   	// #1
  4123d0:	cmp	w8, #0x20
  4123d4:	b.hi	412404 <__fxstatat@plt+0xf314>  // b.pmore
  4123d8:	lsl	x8, x20, x8
  4123dc:	tst	x8, x21
  4123e0:	b.eq	412404 <__fxstatat@plt+0xf314>  // b.none
  4123e4:	add	x2, x29, #0x18
  4123e8:	mov	w1, #0x1                   	// #1
  4123ec:	mov	x0, x19
  4123f0:	bl	402e70 <acl_get_entry@plt>
  4123f4:	cmp	w0, #0x0
  4123f8:	b.gt	4123b8 <__fxstatat@plt+0xf2c8>
  4123fc:	b	412404 <__fxstatat@plt+0xf314>
  412400:	mov	w0, #0xffffffff            	// #-1
  412404:	ldp	x20, x19, [sp, #48]
  412408:	ldr	x21, [sp, #32]
  41240c:	ldp	x29, x30, [sp, #16]
  412410:	add	sp, sp, #0x40
  412414:	ret
  412418:	stp	x29, x30, [sp, #-16]!
  41241c:	mov	x29, sp
  412420:	bl	402980 <acl_entries@plt>
  412424:	cmp	w0, #0x0
  412428:	cset	w0, gt
  41242c:	ldp	x29, x30, [sp], #16
  412430:	ret
  412434:	stp	x29, x30, [sp, #-32]!
  412438:	str	x19, [sp, #16]
  41243c:	mov	x19, x0
  412440:	ldr	x0, [x0, #8]
  412444:	mov	x29, sp
  412448:	cbz	x0, 412450 <__fxstatat@plt+0xf360>
  41244c:	bl	4030e0 <acl_free@plt>
  412450:	ldr	x0, [x19, #16]
  412454:	cbz	x0, 412464 <__fxstatat@plt+0xf374>
  412458:	ldr	x19, [sp, #16]
  41245c:	ldp	x29, x30, [sp], #32
  412460:	b	4030e0 <acl_free@plt>
  412464:	ldr	x19, [sp, #16]
  412468:	ldp	x29, x30, [sp], #32
  41246c:	ret
  412470:	stp	x29, x30, [sp, #-48]!
  412474:	str	x21, [sp, #16]
  412478:	stp	x20, x19, [sp, #32]
  41247c:	mov	x19, x3
  412480:	mov	w21, w2
  412484:	mov	x20, x0
  412488:	movi	v0.2d, #0x0
  41248c:	cmn	w1, #0x1
  412490:	mov	x29, sp
  412494:	stp	q0, q0, [x3]
  412498:	str	w2, [x3]
  41249c:	b.eq	4124e4 <__fxstatat@plt+0xf3f4>  // b.none
  4124a0:	mov	w0, w1
  4124a4:	bl	402c80 <acl_get_fd@plt>
  4124a8:	str	x0, [x19, #8]
  4124ac:	cbz	x0, 4124f8 <__fxstatat@plt+0xf408>
  4124b0:	and	w8, w21, #0xf000
  4124b4:	cmp	w8, #0x4, lsl #12
  4124b8:	b.ne	4124d0 <__fxstatat@plt+0xf3e0>  // b.any
  4124bc:	mov	w1, #0x4000                	// #16384
  4124c0:	mov	x0, x20
  4124c4:	bl	402df0 <acl_get_file@plt>
  4124c8:	str	x0, [x19, #16]
  4124cc:	cbz	x0, 412518 <__fxstatat@plt+0xf428>
  4124d0:	mov	w0, wzr
  4124d4:	ldp	x20, x19, [sp, #32]
  4124d8:	ldr	x21, [sp, #16]
  4124dc:	ldp	x29, x30, [sp], #48
  4124e0:	ret
  4124e4:	mov	w1, #0x8000                	// #32768
  4124e8:	mov	x0, x20
  4124ec:	bl	402df0 <acl_get_file@plt>
  4124f0:	str	x0, [x19, #8]
  4124f4:	cbnz	x0, 4124b0 <__fxstatat@plt+0xf3c0>
  4124f8:	bl	403040 <__errno_location@plt>
  4124fc:	ldr	w0, [x0]
  412500:	bl	413e74 <__fxstatat@plt+0x10d84>
  412504:	sbfx	w0, w0, #0, #1
  412508:	ldp	x20, x19, [sp, #32]
  41250c:	ldr	x21, [sp, #16]
  412510:	ldp	x29, x30, [sp], #48
  412514:	ret
  412518:	mov	w0, #0xffffffff            	// #-1
  41251c:	ldp	x20, x19, [sp, #32]
  412520:	ldr	x21, [sp, #16]
  412524:	ldp	x29, x30, [sp], #48
  412528:	ret
  41252c:	cmn	w1, #0x1
  412530:	b.eq	412540 <__fxstatat@plt+0xf450>  // b.none
  412534:	mov	w0, w1
  412538:	mov	w1, w2
  41253c:	b	402c00 <fchmod@plt>
  412540:	mov	w1, w2
  412544:	b	402b20 <chmod@plt>
  412548:	sub	sp, sp, #0x50
  41254c:	stp	x29, x30, [sp, #16]
  412550:	add	x29, sp, #0x10
  412554:	stp	x24, x23, [sp, #32]
  412558:	stp	x22, x21, [sp, #48]
  41255c:	stp	x20, x19, [sp, #64]
  412560:	sturb	wzr, [x29, #-4]
  412564:	ldr	w8, [x0]
  412568:	mov	w19, w2
  41256c:	mov	x21, x0
  412570:	mov	x20, x1
  412574:	ands	w22, w8, #0xe00
  412578:	b.eq	4125a8 <__fxstatat@plt+0xf4b8>  // b.none
  41257c:	cmn	w19, #0x1
  412580:	b.eq	412598 <__fxstatat@plt+0xf4a8>  // b.none
  412584:	mov	w0, w19
  412588:	mov	w1, w8
  41258c:	bl	402c00 <fchmod@plt>
  412590:	cbnz	w0, 41267c <__fxstatat@plt+0xf58c>
  412594:	b	4125a8 <__fxstatat@plt+0xf4b8>
  412598:	mov	x0, x20
  41259c:	mov	w1, w8
  4125a0:	bl	402b20 <chmod@plt>
  4125a4:	cbnz	w0, 41267c <__fxstatat@plt+0xf58c>
  4125a8:	sub	x4, x29, #0x4
  4125ac:	mov	x0, x21
  4125b0:	mov	x1, x20
  4125b4:	mov	w2, w19
  4125b8:	mov	w3, wzr
  4125bc:	bl	412698 <__fxstatat@plt+0xf5a8>
  4125c0:	ldurb	w8, [x29, #-4]
  4125c4:	cbnz	w8, 412680 <__fxstatat@plt+0xf590>
  4125c8:	cbz	w0, 412608 <__fxstatat@plt+0xf518>
  4125cc:	bl	403040 <__errno_location@plt>
  4125d0:	ldr	w24, [x0]
  4125d4:	sub	x4, x29, #0x4
  4125d8:	mov	w3, #0x1                   	// #1
  4125dc:	mov	x0, x21
  4125e0:	mov	x1, x20
  4125e4:	mov	w2, w19
  4125e8:	bl	412698 <__fxstatat@plt+0xf5a8>
  4125ec:	ldurb	w23, [x29, #-4]
  4125f0:	cbz	w24, 412600 <__fxstatat@plt+0xf510>
  4125f4:	bl	403040 <__errno_location@plt>
  4125f8:	str	w24, [x0]
  4125fc:	mov	w0, #0xffffffff            	// #-1
  412600:	cbz	w22, 412628 <__fxstatat@plt+0xf538>
  412604:	b	412680 <__fxstatat@plt+0xf590>
  412608:	sub	x4, x29, #0x4
  41260c:	mov	w3, #0x1                   	// #1
  412610:	mov	x0, x21
  412614:	mov	x1, x20
  412618:	mov	w2, w19
  41261c:	bl	412698 <__fxstatat@plt+0xf5a8>
  412620:	ldurb	w23, [x29, #-4]
  412624:	cbnz	w22, 412680 <__fxstatat@plt+0xf590>
  412628:	cmp	w23, #0x1
  41262c:	b.eq	412680 <__fxstatat@plt+0xf590>  // b.none
  412630:	cbz	w0, 412658 <__fxstatat@plt+0xf568>
  412634:	bl	403040 <__errno_location@plt>
  412638:	ldr	w22, [x0]
  41263c:	ldr	w1, [x21]
  412640:	cmn	w19, #0x1
  412644:	b.eq	412668 <__fxstatat@plt+0xf578>  // b.none
  412648:	mov	w0, w19
  41264c:	bl	402c00 <fchmod@plt>
  412650:	cbnz	w22, 412674 <__fxstatat@plt+0xf584>
  412654:	b	412680 <__fxstatat@plt+0xf590>
  412658:	mov	w22, wzr
  41265c:	ldr	w1, [x21]
  412660:	cmn	w19, #0x1
  412664:	b.ne	412648 <__fxstatat@plt+0xf558>  // b.any
  412668:	mov	x0, x20
  41266c:	bl	402b20 <chmod@plt>
  412670:	cbz	w22, 412680 <__fxstatat@plt+0xf590>
  412674:	bl	403040 <__errno_location@plt>
  412678:	str	w22, [x0]
  41267c:	mov	w0, #0xffffffff            	// #-1
  412680:	ldp	x20, x19, [sp, #64]
  412684:	ldp	x22, x21, [sp, #48]
  412688:	ldp	x24, x23, [sp, #32]
  41268c:	ldp	x29, x30, [sp, #16]
  412690:	add	sp, sp, #0x50
  412694:	ret
  412698:	stp	x29, x30, [sp, #-64]!
  41269c:	stp	x22, x21, [sp, #32]
  4126a0:	stp	x20, x19, [sp, #48]
  4126a4:	ldrb	w8, [x0, #24]
  4126a8:	str	x23, [sp, #16]
  4126ac:	mov	x29, sp
  4126b0:	cbz	w8, 4126d0 <__fxstatat@plt+0xf5e0>
  4126b4:	mov	w23, wzr
  4126b8:	mov	w0, w23
  4126bc:	ldp	x20, x19, [sp, #48]
  4126c0:	ldp	x22, x21, [sp, #32]
  4126c4:	ldr	x23, [sp, #16]
  4126c8:	ldp	x29, x30, [sp], #64
  4126cc:	ret
  4126d0:	mov	w23, w2
  4126d4:	ldr	x2, [x0, #8]
  4126d8:	mov	x22, x4
  4126dc:	mov	w21, w3
  4126e0:	mov	x19, x0
  4126e4:	mov	x20, x1
  4126e8:	cbz	w3, 412714 <__fxstatat@plt+0xf624>
  4126ec:	cbz	x2, 4126f8 <__fxstatat@plt+0xf608>
  4126f0:	mov	x0, x2
  4126f4:	bl	4030e0 <acl_free@plt>
  4126f8:	ldr	w0, [x19]
  4126fc:	bl	402c70 <acl_from_mode@plt>
  412700:	mov	x2, x0
  412704:	str	x0, [x19, #8]
  412708:	cbnz	x0, 412718 <__fxstatat@plt+0xf628>
  41270c:	mov	w23, #0xffffffff            	// #-1
  412710:	b	4126b8 <__fxstatat@plt+0xf5c8>
  412714:	cbz	x2, 4126b4 <__fxstatat@plt+0xf5c4>
  412718:	cmn	w23, #0x1
  41271c:	b.eq	412760 <__fxstatat@plt+0xf670>  // b.none
  412720:	mov	w0, w23
  412724:	mov	x1, x2
  412728:	bl	402930 <acl_set_fd@plt>
  41272c:	mov	w23, w0
  412730:	cbz	w0, 412774 <__fxstatat@plt+0xf684>
  412734:	bl	403040 <__errno_location@plt>
  412738:	ldr	w0, [x0]
  41273c:	bl	413e74 <__fxstatat@plt+0x10d84>
  412740:	tbnz	w0, #0, 4126b8 <__fxstatat@plt+0xf5c8>
  412744:	mov	w8, #0x1                   	// #1
  412748:	strb	w8, [x19, #24]
  41274c:	cbnz	w21, 4126b4 <__fxstatat@plt+0xf5c4>
  412750:	ldr	x0, [x19, #8]
  412754:	bl	412380 <__fxstatat@plt+0xf290>
  412758:	cbnz	w0, 4126b8 <__fxstatat@plt+0xf5c8>
  41275c:	b	4126b4 <__fxstatat@plt+0xf5c4>
  412760:	mov	w1, #0x8000                	// #32768
  412764:	mov	x0, x20
  412768:	bl	402c50 <acl_set_file@plt>
  41276c:	mov	w23, w0
  412770:	cbnz	w0, 412734 <__fxstatat@plt+0xf644>
  412774:	mov	w8, #0x1                   	// #1
  412778:	strb	w8, [x22]
  41277c:	ldr	w8, [x19]
  412780:	and	w8, w8, #0xf000
  412784:	cmp	w8, #0x4, lsl #12
  412788:	b.ne	4126b4 <__fxstatat@plt+0xf5c4>  // b.any
  41278c:	cbz	w21, 4127a8 <__fxstatat@plt+0xf6b8>
  412790:	mov	x0, x20
  412794:	ldp	x20, x19, [sp, #48]
  412798:	ldp	x22, x21, [sp, #32]
  41279c:	ldr	x23, [sp, #16]
  4127a0:	ldp	x29, x30, [sp], #64
  4127a4:	b	402ab0 <acl_delete_def_file@plt>
  4127a8:	ldr	x0, [x19, #16]
  4127ac:	cbz	x0, 412790 <__fxstatat@plt+0xf6a0>
  4127b0:	bl	412418 <__fxstatat@plt+0xf328>
  4127b4:	cbz	w0, 412790 <__fxstatat@plt+0xf6a0>
  4127b8:	ldr	x2, [x19, #16]
  4127bc:	mov	x0, x20
  4127c0:	ldp	x20, x19, [sp, #48]
  4127c4:	ldp	x22, x21, [sp, #32]
  4127c8:	ldr	x23, [sp, #16]
  4127cc:	mov	w1, #0x4000                	// #16384
  4127d0:	ldp	x29, x30, [sp], #64
  4127d4:	b	402c50 <acl_set_file@plt>
  4127d8:	mov	w0, #0x1                   	// #1
  4127dc:	b	40320c <__fxstatat@plt+0x11c>
  4127e0:	stp	x29, x30, [sp, #-96]!
  4127e4:	stp	x28, x27, [sp, #16]
  4127e8:	stp	x26, x25, [sp, #32]
  4127ec:	stp	x24, x23, [sp, #48]
  4127f0:	stp	x22, x21, [sp, #64]
  4127f4:	stp	x20, x19, [sp, #80]
  4127f8:	mov	x29, sp
  4127fc:	mov	x22, x3
  412800:	mov	x23, x2
  412804:	mov	x25, x1
  412808:	mov	x19, x0
  41280c:	bl	402920 <strlen@plt>
  412810:	ldr	x24, [x25]
  412814:	cbz	x24, 412898 <__fxstatat@plt+0xf7a8>
  412818:	mov	x20, x0
  41281c:	mov	w26, wzr
  412820:	mov	x21, xzr
  412824:	cbz	x23, 4128a4 <__fxstatat@plt+0xf7b4>
  412828:	add	x28, x25, #0x8
  41282c:	mov	x27, #0xffffffffffffffff    	// #-1
  412830:	mov	x25, x23
  412834:	b	412864 <__fxstatat@plt+0xf774>
  412838:	madd	x0, x27, x22, x23
  41283c:	mov	x1, x25
  412840:	mov	x2, x22
  412844:	bl	402c20 <bcmp@plt>
  412848:	cmp	w0, #0x0
  41284c:	cset	w8, ne  // ne = any
  412850:	orr	w26, w26, w8
  412854:	ldr	x24, [x28, x21, lsl #3]
  412858:	add	x21, x21, #0x1
  41285c:	add	x25, x25, x22
  412860:	cbz	x24, 4128f4 <__fxstatat@plt+0xf804>
  412864:	mov	x0, x24
  412868:	mov	x1, x19
  41286c:	mov	x2, x20
  412870:	bl	402b70 <strncmp@plt>
  412874:	cbnz	w0, 412854 <__fxstatat@plt+0xf764>
  412878:	mov	x0, x24
  41287c:	bl	402920 <strlen@plt>
  412880:	cmp	x0, x20
  412884:	b.eq	41289c <__fxstatat@plt+0xf7ac>  // b.none
  412888:	cmn	x27, #0x1
  41288c:	b.ne	412838 <__fxstatat@plt+0xf748>  // b.any
  412890:	mov	x27, x21
  412894:	b	412854 <__fxstatat@plt+0xf764>
  412898:	mov	x21, #0xffffffffffffffff    	// #-1
  41289c:	mov	x0, x21
  4128a0:	b	412900 <__fxstatat@plt+0xf810>
  4128a4:	add	x22, x25, #0x8
  4128a8:	mov	x27, #0xffffffffffffffff    	// #-1
  4128ac:	b	4128cc <__fxstatat@plt+0xf7dc>
  4128b0:	cmn	x27, #0x1
  4128b4:	cset	w8, ne  // ne = any
  4128b8:	csel	x27, x21, x27, eq  // eq = none
  4128bc:	orr	w26, w26, w8
  4128c0:	ldr	x24, [x22, x21, lsl #3]
  4128c4:	add	x21, x21, #0x1
  4128c8:	cbz	x24, 4128f4 <__fxstatat@plt+0xf804>
  4128cc:	mov	x0, x24
  4128d0:	mov	x1, x19
  4128d4:	mov	x2, x20
  4128d8:	bl	402b70 <strncmp@plt>
  4128dc:	cbnz	w0, 4128c0 <__fxstatat@plt+0xf7d0>
  4128e0:	mov	x0, x24
  4128e4:	bl	402920 <strlen@plt>
  4128e8:	cmp	x0, x20
  4128ec:	b.ne	4128b0 <__fxstatat@plt+0xf7c0>  // b.any
  4128f0:	b	41289c <__fxstatat@plt+0xf7ac>
  4128f4:	tst	w26, #0x1
  4128f8:	mov	x8, #0xfffffffffffffffe    	// #-2
  4128fc:	csel	x0, x8, x27, ne  // ne = any
  412900:	ldp	x20, x19, [sp, #80]
  412904:	ldp	x22, x21, [sp, #64]
  412908:	ldp	x24, x23, [sp, #48]
  41290c:	ldp	x26, x25, [sp, #32]
  412910:	ldp	x28, x27, [sp, #16]
  412914:	ldp	x29, x30, [sp], #96
  412918:	ret
  41291c:	stp	x29, x30, [sp, #-48]!
  412920:	adrp	x8, 416000 <__fxstatat@plt+0x12f10>
  412924:	adrp	x9, 416000 <__fxstatat@plt+0x12f10>
  412928:	add	x8, x8, #0x3b7
  41292c:	add	x9, x9, #0x39c
  412930:	cmn	x2, #0x1
  412934:	stp	x20, x19, [sp, #32]
  412938:	mov	x19, x1
  41293c:	mov	x20, x0
  412940:	csel	x1, x9, x8, eq  // eq = none
  412944:	mov	w2, #0x5                   	// #5
  412948:	mov	x0, xzr
  41294c:	str	x21, [sp, #16]
  412950:	mov	x29, sp
  412954:	bl	402f90 <dcgettext@plt>
  412958:	mov	x21, x0
  41295c:	mov	w1, #0x8                   	// #8
  412960:	mov	w0, wzr
  412964:	mov	x2, x19
  412968:	bl	40d330 <__fxstatat@plt+0xa240>
  41296c:	mov	x19, x0
  412970:	mov	w0, #0x1                   	// #1
  412974:	mov	x1, x20
  412978:	bl	40d81c <__fxstatat@plt+0xa72c>
  41297c:	mov	x2, x21
  412980:	mov	x3, x19
  412984:	ldp	x20, x19, [sp, #32]
  412988:	ldr	x21, [sp, #16]
  41298c:	mov	x4, x0
  412990:	mov	w0, wzr
  412994:	mov	w1, wzr
  412998:	ldp	x29, x30, [sp], #48
  41299c:	b	402950 <error@plt>
  4129a0:	stp	x29, x30, [sp, #-96]!
  4129a4:	stp	x20, x19, [sp, #80]
  4129a8:	mov	x20, x1
  4129ac:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  4129b0:	stp	x22, x21, [sp, #64]
  4129b4:	mov	x19, x2
  4129b8:	mov	x21, x0
  4129bc:	add	x1, x1, #0x3d4
  4129c0:	mov	w2, #0x5                   	// #5
  4129c4:	mov	x0, xzr
  4129c8:	stp	x28, x27, [sp, #16]
  4129cc:	stp	x26, x25, [sp, #32]
  4129d0:	stp	x24, x23, [sp, #48]
  4129d4:	mov	x29, sp
  4129d8:	bl	402f90 <dcgettext@plt>
  4129dc:	adrp	x26, 427000 <__fxstatat@plt+0x23f10>
  4129e0:	ldr	x1, [x26, #1184]
  4129e4:	bl	402fa0 <fputs_unlocked@plt>
  4129e8:	ldr	x24, [x21]
  4129ec:	cbz	x24, 412a94 <__fxstatat@plt+0xf9a4>
  4129f0:	add	x28, x21, #0x8
  4129f4:	adrp	x21, 416000 <__fxstatat@plt+0x12f10>
  4129f8:	mov	x27, xzr
  4129fc:	mov	x23, xzr
  412a00:	mov	x22, xzr
  412a04:	add	x21, x21, #0x3e9
  412a08:	b	412a44 <__fxstatat@plt+0xf954>
  412a0c:	mov	x25, xzr
  412a10:	ldr	x23, [x26, #1184]
  412a14:	mov	x0, x24
  412a18:	bl	40d82c <__fxstatat@plt+0xa73c>
  412a1c:	mov	x3, x0
  412a20:	mov	w1, #0x1                   	// #1
  412a24:	mov	x0, x23
  412a28:	mov	x2, x21
  412a2c:	bl	402d90 <__fprintf_chk@plt>
  412a30:	add	x23, x20, x25
  412a34:	ldr	x24, [x28, x22, lsl #3]
  412a38:	add	x22, x22, #0x1
  412a3c:	add	x27, x27, x19
  412a40:	cbz	x24, 412a94 <__fxstatat@plt+0xf9a4>
  412a44:	cbz	x22, 412a0c <__fxstatat@plt+0xf91c>
  412a48:	add	x1, x20, x27
  412a4c:	mov	x0, x23
  412a50:	mov	x2, x19
  412a54:	bl	402c20 <bcmp@plt>
  412a58:	mov	x25, x27
  412a5c:	cbnz	w0, 412a10 <__fxstatat@plt+0xf920>
  412a60:	ldr	x25, [x26, #1184]
  412a64:	mov	x0, x24
  412a68:	bl	40d82c <__fxstatat@plt+0xa73c>
  412a6c:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  412a70:	mov	x3, x0
  412a74:	mov	w1, #0x1                   	// #1
  412a78:	mov	x0, x25
  412a7c:	add	x2, x2, #0x5c7
  412a80:	bl	402d90 <__fprintf_chk@plt>
  412a84:	ldr	x24, [x28, x22, lsl #3]
  412a88:	add	x22, x22, #0x1
  412a8c:	add	x27, x27, x19
  412a90:	cbnz	x24, 412a44 <__fxstatat@plt+0xf954>
  412a94:	ldr	x0, [x26, #1184]
  412a98:	ldp	x8, x9, [x0, #40]
  412a9c:	cmp	x8, x9
  412aa0:	b.cs	412ad0 <__fxstatat@plt+0xf9e0>  // b.hs, b.nlast
  412aa4:	add	x9, x8, #0x1
  412aa8:	mov	w10, #0xa                   	// #10
  412aac:	str	x9, [x0, #40]
  412ab0:	strb	w10, [x8]
  412ab4:	ldp	x20, x19, [sp, #80]
  412ab8:	ldp	x22, x21, [sp, #64]
  412abc:	ldp	x24, x23, [sp, #48]
  412ac0:	ldp	x26, x25, [sp, #32]
  412ac4:	ldp	x28, x27, [sp, #16]
  412ac8:	ldp	x29, x30, [sp], #96
  412acc:	ret
  412ad0:	ldp	x20, x19, [sp, #80]
  412ad4:	ldp	x22, x21, [sp, #64]
  412ad8:	ldp	x24, x23, [sp, #48]
  412adc:	ldp	x26, x25, [sp, #32]
  412ae0:	ldp	x28, x27, [sp, #16]
  412ae4:	mov	w1, #0xa                   	// #10
  412ae8:	ldp	x29, x30, [sp], #96
  412aec:	b	402d20 <__overflow@plt>
  412af0:	stp	x29, x30, [sp, #-80]!
  412af4:	stp	x24, x23, [sp, #32]
  412af8:	stp	x22, x21, [sp, #48]
  412afc:	mov	x21, x3
  412b00:	mov	x22, x2
  412b04:	mov	x24, x1
  412b08:	mov	x23, x0
  412b0c:	mov	x0, x1
  412b10:	mov	x1, x2
  412b14:	mov	x2, x3
  412b18:	mov	x3, x4
  412b1c:	str	x25, [sp, #16]
  412b20:	stp	x20, x19, [sp, #64]
  412b24:	mov	x29, sp
  412b28:	mov	x19, x5
  412b2c:	mov	x20, x4
  412b30:	bl	4127e0 <__fxstatat@plt+0xf6f0>
  412b34:	tbz	x0, #63, 412bb0 <__fxstatat@plt+0xfac0>
  412b38:	adrp	x8, 416000 <__fxstatat@plt+0x12f10>
  412b3c:	adrp	x9, 416000 <__fxstatat@plt+0x12f10>
  412b40:	add	x8, x8, #0x3b7
  412b44:	add	x9, x9, #0x39c
  412b48:	cmn	x0, #0x1
  412b4c:	csel	x1, x9, x8, eq  // eq = none
  412b50:	mov	w2, #0x5                   	// #5
  412b54:	mov	x0, xzr
  412b58:	bl	402f90 <dcgettext@plt>
  412b5c:	mov	x25, x0
  412b60:	mov	w1, #0x8                   	// #8
  412b64:	mov	w0, wzr
  412b68:	mov	x2, x24
  412b6c:	bl	40d330 <__fxstatat@plt+0xa240>
  412b70:	mov	x24, x0
  412b74:	mov	w0, #0x1                   	// #1
  412b78:	mov	x1, x23
  412b7c:	bl	40d81c <__fxstatat@plt+0xa72c>
  412b80:	mov	x4, x0
  412b84:	mov	w0, wzr
  412b88:	mov	w1, wzr
  412b8c:	mov	x2, x25
  412b90:	mov	x3, x24
  412b94:	bl	402950 <error@plt>
  412b98:	mov	x0, x22
  412b9c:	mov	x1, x21
  412ba0:	mov	x2, x20
  412ba4:	bl	4129a0 <__fxstatat@plt+0xf8b0>
  412ba8:	blr	x19
  412bac:	mov	x0, #0xffffffffffffffff    	// #-1
  412bb0:	ldp	x20, x19, [sp, #64]
  412bb4:	ldp	x22, x21, [sp, #48]
  412bb8:	ldp	x24, x23, [sp, #32]
  412bbc:	ldr	x25, [sp, #16]
  412bc0:	ldp	x29, x30, [sp], #80
  412bc4:	ret
  412bc8:	stp	x29, x30, [sp, #-64]!
  412bcc:	stp	x22, x21, [sp, #32]
  412bd0:	stp	x20, x19, [sp, #48]
  412bd4:	ldr	x20, [x1]
  412bd8:	str	x23, [sp, #16]
  412bdc:	mov	x29, sp
  412be0:	cbz	x20, 412c30 <__fxstatat@plt+0xfb40>
  412be4:	mov	x22, x2
  412be8:	mov	x23, x1
  412bec:	mov	x1, x2
  412bf0:	mov	x2, x3
  412bf4:	mov	x19, x3
  412bf8:	mov	x21, x0
  412bfc:	bl	402c20 <bcmp@plt>
  412c00:	cbz	w0, 412c30 <__fxstatat@plt+0xfb40>
  412c04:	add	x22, x22, x19
  412c08:	add	x23, x23, #0x8
  412c0c:	ldr	x20, [x23]
  412c10:	cbz	x20, 412c30 <__fxstatat@plt+0xfb40>
  412c14:	mov	x0, x21
  412c18:	mov	x1, x22
  412c1c:	mov	x2, x19
  412c20:	bl	402c20 <bcmp@plt>
  412c24:	add	x22, x22, x19
  412c28:	add	x23, x23, #0x8
  412c2c:	cbnz	w0, 412c0c <__fxstatat@plt+0xfb1c>
  412c30:	mov	x0, x20
  412c34:	ldp	x20, x19, [sp, #48]
  412c38:	ldp	x22, x21, [sp, #32]
  412c3c:	ldr	x23, [sp, #16]
  412c40:	ldp	x29, x30, [sp], #64
  412c44:	ret
  412c48:	stp	x29, x30, [sp, #-48]!
  412c4c:	str	x21, [sp, #16]
  412c50:	stp	x20, x19, [sp, #32]
  412c54:	mov	x29, sp
  412c58:	mov	x20, x0
  412c5c:	bl	402a80 <__fpending@plt>
  412c60:	ldr	w21, [x20]
  412c64:	mov	x19, x0
  412c68:	mov	x0, x20
  412c6c:	bl	413b34 <__fxstatat@plt+0x10a44>
  412c70:	mov	w8, w0
  412c74:	tbnz	w21, #5, 412ca8 <__fxstatat@plt+0xfbb8>
  412c78:	cmp	w8, #0x0
  412c7c:	csetm	w0, ne  // ne = any
  412c80:	cbnz	x19, 412c98 <__fxstatat@plt+0xfba8>
  412c84:	cbz	w8, 412c98 <__fxstatat@plt+0xfba8>
  412c88:	bl	403040 <__errno_location@plt>
  412c8c:	ldr	w8, [x0]
  412c90:	cmp	w8, #0x9
  412c94:	csetm	w0, ne  // ne = any
  412c98:	ldp	x20, x19, [sp, #32]
  412c9c:	ldr	x21, [sp, #16]
  412ca0:	ldp	x29, x30, [sp], #48
  412ca4:	ret
  412ca8:	cbnz	w8, 412cb4 <__fxstatat@plt+0xfbc4>
  412cac:	bl	403040 <__errno_location@plt>
  412cb0:	str	wzr, [x0]
  412cb4:	mov	w0, #0xffffffff            	// #-1
  412cb8:	ldp	x20, x19, [sp, #32]
  412cbc:	ldr	x21, [sp, #16]
  412cc0:	ldp	x29, x30, [sp], #48
  412cc4:	ret
  412cc8:	mov	w8, #0xf616                	// #62998
  412ccc:	movk	w8, #0x95, lsl #16
  412cd0:	str	xzr, [x0, #16]
  412cd4:	str	w8, [x0, #24]
  412cd8:	ret
  412cdc:	stp	x29, x30, [sp, #-16]!
  412ce0:	ldr	w8, [x0, #24]
  412ce4:	mov	w9, #0xf616                	// #62998
  412ce8:	movk	w9, #0x95, lsl #16
  412cec:	mov	x29, sp
  412cf0:	cmp	w8, w9
  412cf4:	b.ne	412d70 <__fxstatat@plt+0xfc80>  // b.any
  412cf8:	ldr	x8, [x0, #16]
  412cfc:	cbz	x8, 412d20 <__fxstatat@plt+0xfc30>
  412d00:	ldr	x9, [x1, #8]
  412d04:	ldr	x10, [x0]
  412d08:	cmp	x9, x10
  412d0c:	b.ne	412d20 <__fxstatat@plt+0xfc30>  // b.any
  412d10:	ldr	x9, [x1]
  412d14:	ldr	x10, [x0, #8]
  412d18:	cmp	x9, x10
  412d1c:	b.eq	412d60 <__fxstatat@plt+0xfc70>  // b.none
  412d20:	add	x9, x8, #0x1
  412d24:	tst	x9, x8
  412d28:	str	x9, [x0, #16]
  412d2c:	b.ne	412d50 <__fxstatat@plt+0xfc60>  // b.any
  412d30:	cbz	x9, 412d60 <__fxstatat@plt+0xfc70>
  412d34:	ldr	q0, [x1]
  412d38:	mov	w8, wzr
  412d3c:	ext	v0.16b, v0.16b, v0.16b, #8
  412d40:	str	q0, [x0]
  412d44:	mov	w0, w8
  412d48:	ldp	x29, x30, [sp], #16
  412d4c:	ret
  412d50:	mov	w8, wzr
  412d54:	mov	w0, w8
  412d58:	ldp	x29, x30, [sp], #16
  412d5c:	ret
  412d60:	mov	w8, #0x1                   	// #1
  412d64:	mov	w0, w8
  412d68:	ldp	x29, x30, [sp], #16
  412d6c:	ret
  412d70:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  412d74:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  412d78:	adrp	x3, 416000 <__fxstatat@plt+0x12f10>
  412d7c:	add	x0, x0, #0x3f1
  412d80:	add	x1, x1, #0x409
  412d84:	add	x3, x3, #0x41b
  412d88:	mov	w2, #0x3c                  	// #60
  412d8c:	bl	403030 <__assert_fail@plt>
  412d90:	stp	x29, x30, [sp, #-64]!
  412d94:	str	x23, [sp, #16]
  412d98:	stp	x22, x21, [sp, #32]
  412d9c:	stp	x20, x19, [sp, #48]
  412da0:	mov	x29, sp
  412da4:	bl	4029e0 <opendir@plt>
  412da8:	mov	x19, x0
  412dac:	cbz	x0, 412e18 <__fxstatat@plt+0xfd28>
  412db0:	mov	x0, x19
  412db4:	bl	402f10 <dirfd@plt>
  412db8:	cmp	w0, #0x2
  412dbc:	b.hi	412e18 <__fxstatat@plt+0xfd28>  // b.pmore
  412dc0:	mov	w1, #0x406                 	// #1030
  412dc4:	mov	w2, #0x3                   	// #3
  412dc8:	bl	413bc8 <__fxstatat@plt+0x10ad8>
  412dcc:	tbnz	w0, #31, 412df8 <__fxstatat@plt+0xfd08>
  412dd0:	mov	w22, w0
  412dd4:	bl	402cd0 <fdopendir@plt>
  412dd8:	mov	x21, x0
  412ddc:	bl	403040 <__errno_location@plt>
  412de0:	ldr	w23, [x0]
  412de4:	mov	x20, x0
  412de8:	cbnz	x21, 412e08 <__fxstatat@plt+0xfd18>
  412dec:	mov	w0, w22
  412df0:	bl	402ca0 <close@plt>
  412df4:	b	412e08 <__fxstatat@plt+0xfd18>
  412df8:	bl	403040 <__errno_location@plt>
  412dfc:	ldr	w23, [x0]
  412e00:	mov	x20, x0
  412e04:	mov	x21, xzr
  412e08:	mov	x0, x19
  412e0c:	bl	402c90 <closedir@plt>
  412e10:	mov	x19, x21
  412e14:	str	w23, [x20]
  412e18:	mov	x0, x19
  412e1c:	ldp	x20, x19, [sp, #48]
  412e20:	ldp	x22, x21, [sp, #32]
  412e24:	ldr	x23, [sp, #16]
  412e28:	ldp	x29, x30, [sp], #64
  412e2c:	ret
  412e30:	mov	x1, x0
  412e34:	mov	w0, wzr
  412e38:	b	402a10 <clock_gettime@plt>
  412e3c:	sub	sp, sp, #0x20
  412e40:	mov	x1, sp
  412e44:	mov	w0, wzr
  412e48:	stp	x29, x30, [sp, #16]
  412e4c:	add	x29, sp, #0x10
  412e50:	bl	402a10 <clock_gettime@plt>
  412e54:	ldp	x0, x1, [sp]
  412e58:	ldp	x29, x30, [sp, #16]
  412e5c:	add	sp, sp, #0x20
  412e60:	ret
  412e64:	stp	x29, x30, [sp, #-32]!
  412e68:	mov	x1, xzr
  412e6c:	str	x19, [sp, #16]
  412e70:	mov	x29, sp
  412e74:	bl	4030d0 <setlocale@plt>
  412e78:	cbz	x0, 412ea4 <__fxstatat@plt+0xfdb4>
  412e7c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  412e80:	add	x1, x1, #0x45e
  412e84:	mov	x19, x0
  412e88:	bl	402da0 <strcmp@plt>
  412e8c:	cbz	w0, 412eb4 <__fxstatat@plt+0xfdc4>
  412e90:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  412e94:	add	x1, x1, #0x460
  412e98:	mov	x0, x19
  412e9c:	bl	402da0 <strcmp@plt>
  412ea0:	cbz	w0, 412eb4 <__fxstatat@plt+0xfdc4>
  412ea4:	mov	w0, #0x1                   	// #1
  412ea8:	ldr	x19, [sp, #16]
  412eac:	ldp	x29, x30, [sp], #32
  412eb0:	ret
  412eb4:	mov	w0, wzr
  412eb8:	ldr	x19, [sp, #16]
  412ebc:	ldp	x29, x30, [sp], #32
  412ec0:	ret
  412ec4:	ldrb	w9, [x0]
  412ec8:	cbz	w9, 412ef0 <__fxstatat@plt+0xfe00>
  412ecc:	mov	x8, xzr
  412ed0:	add	x10, x0, #0x1
  412ed4:	ror	x8, x8, #55
  412ed8:	add	x8, x8, w9, uxtb
  412edc:	ldrb	w9, [x10], #1
  412ee0:	cbnz	w9, 412ed4 <__fxstatat@plt+0xfde4>
  412ee4:	udiv	x9, x8, x1
  412ee8:	msub	x0, x9, x1, x8
  412eec:	ret
  412ef0:	mov	x8, xzr
  412ef4:	udiv	x9, x8, x1
  412ef8:	msub	x0, x9, x1, x8
  412efc:	ret
  412f00:	mov	w8, #0x1                   	// #1
  412f04:	dup	v0.4s, w1
  412f08:	stp	wzr, wzr, [x0, #20]
  412f0c:	strb	w8, [x0, #28]
  412f10:	str	q0, [x0]
  412f14:	str	w1, [x0, #16]
  412f18:	ret
  412f1c:	ldrb	w0, [x0, #28]
  412f20:	ret
  412f24:	ldrb	w8, [x0, #28]
  412f28:	ldr	w10, [x0, #20]
  412f2c:	eor	w9, w8, #0x1
  412f30:	add	w10, w10, w9
  412f34:	and	w11, w10, #0x3
  412f38:	lsl	x12, x11, #2
  412f3c:	ldr	w8, [x0, x12]
  412f40:	str	w1, [x0, x12]
  412f44:	ldr	w12, [x0, #24]
  412f48:	str	w11, [x0, #20]
  412f4c:	cmp	w11, w12
  412f50:	b.ne	412f60 <__fxstatat@plt+0xfe70>  // b.any
  412f54:	add	w9, w10, w9
  412f58:	and	w9, w9, #0x3
  412f5c:	str	w9, [x0, #24]
  412f60:	strb	wzr, [x0, #28]
  412f64:	mov	w0, w8
  412f68:	ret
  412f6c:	stp	x29, x30, [sp, #-16]!
  412f70:	ldrb	w8, [x0, #28]
  412f74:	mov	x29, sp
  412f78:	cbnz	w8, 412fc4 <__fxstatat@plt+0xfed4>
  412f7c:	ldp	w9, w8, [x0, #16]
  412f80:	lsl	x10, x8, #2
  412f84:	ldr	w8, [x0, x10]
  412f88:	str	w9, [x0, x10]
  412f8c:	ldp	w9, w10, [x0, #20]
  412f90:	cmp	w9, w10
  412f94:	b.ne	412fac <__fxstatat@plt+0xfebc>  // b.any
  412f98:	mov	w9, #0x1                   	// #1
  412f9c:	strb	w9, [x0, #28]
  412fa0:	mov	w0, w8
  412fa4:	ldp	x29, x30, [sp], #16
  412fa8:	ret
  412fac:	sub	w9, w9, #0x1
  412fb0:	and	w9, w9, #0x3
  412fb4:	str	w9, [x0, #20]
  412fb8:	mov	w0, w8
  412fbc:	ldp	x29, x30, [sp], #16
  412fc0:	ret
  412fc4:	bl	402cf0 <abort@plt>
  412fc8:	stp	x29, x30, [sp, #-16]!
  412fcc:	mov	w0, #0xe                   	// #14
  412fd0:	mov	x29, sp
  412fd4:	bl	402ae0 <nl_langinfo@plt>
  412fd8:	adrp	x8, 416000 <__fxstatat@plt+0x12f10>
  412fdc:	add	x8, x8, #0xdc
  412fe0:	cmp	x0, #0x0
  412fe4:	csel	x8, x8, x0, eq  // eq = none
  412fe8:	ldrb	w9, [x8]
  412fec:	adrp	x10, 416000 <__fxstatat@plt+0x12f10>
  412ff0:	add	x10, x10, #0x466
  412ff4:	cmp	w9, #0x0
  412ff8:	csel	x0, x10, x8, eq  // eq = none
  412ffc:	ldp	x29, x30, [sp], #16
  413000:	ret
  413004:	sub	sp, sp, #0xe0
  413008:	stp	x29, x30, [sp, #208]
  41300c:	add	x29, sp, #0xd0
  413010:	stp	x3, x4, [x29, #-72]
  413014:	stp	x5, x6, [x29, #-56]
  413018:	stur	x7, [x29, #-40]
  41301c:	stp	q1, q2, [sp, #16]
  413020:	stp	q3, q4, [sp, #48]
  413024:	str	q0, [sp]
  413028:	stp	q5, q6, [sp, #80]
  41302c:	str	q7, [sp, #112]
  413030:	tbnz	w2, #6, 41303c <__fxstatat@plt+0xff4c>
  413034:	mov	w3, wzr
  413038:	b	413094 <__fxstatat@plt+0xffa4>
  41303c:	mov	x9, #0xffffffffffffffd8    	// #-40
  413040:	mov	x11, sp
  413044:	sub	x12, x29, #0x48
  413048:	movk	x9, #0xff80, lsl #32
  41304c:	add	x10, x29, #0x10
  413050:	mov	x8, #0xffffffffffffffd8    	// #-40
  413054:	add	x11, x11, #0x80
  413058:	add	x12, x12, #0x28
  41305c:	stp	x11, x9, [x29, #-16]
  413060:	stp	x10, x12, [x29, #-32]
  413064:	tbz	w8, #31, 413084 <__fxstatat@plt+0xff94>
  413068:	add	w9, w8, #0x8
  41306c:	cmn	w8, #0x8
  413070:	stur	w9, [x29, #-8]
  413074:	b.gt	413084 <__fxstatat@plt+0xff94>
  413078:	ldur	x9, [x29, #-24]
  41307c:	add	x8, x9, x8
  413080:	b	413090 <__fxstatat@plt+0xffa0>
  413084:	ldur	x8, [x29, #-32]
  413088:	add	x9, x8, #0x8
  41308c:	stur	x9, [x29, #-32]
  413090:	ldr	w3, [x8]
  413094:	bl	403020 <openat@plt>
  413098:	bl	40e2ec <__fxstatat@plt+0xb1fc>
  41309c:	ldp	x29, x30, [sp, #208]
  4130a0:	add	sp, sp, #0xe0
  4130a4:	ret
  4130a8:	stp	x29, x30, [sp, #-32]!
  4130ac:	str	x19, [sp, #16]
  4130b0:	mov	x19, x0
  4130b4:	mov	w0, #0x18                  	// #24
  4130b8:	mov	x29, sp
  4130bc:	bl	40f8f8 <__fxstatat@plt+0xc808>
  4130c0:	str	x19, [x0]
  4130c4:	ldr	x19, [sp, #16]
  4130c8:	stp	xzr, xzr, [x0, #8]
  4130cc:	ldp	x29, x30, [sp], #32
  4130d0:	ret
  4130d4:	stp	x29, x30, [sp, #-32]!
  4130d8:	str	x19, [sp, #16]
  4130dc:	mov	x29, sp
  4130e0:	bl	413280 <__fxstatat@plt+0x10190>
  4130e4:	cbz	x0, 4130fc <__fxstatat@plt+0x1000c>
  4130e8:	mov	x19, x0
  4130ec:	mov	w0, #0x18                  	// #24
  4130f0:	bl	40f8f8 <__fxstatat@plt+0xc808>
  4130f4:	stp	xzr, xzr, [x0, #8]
  4130f8:	str	x19, [x0]
  4130fc:	ldr	x19, [sp, #16]
  413100:	ldp	x29, x30, [sp], #32
  413104:	ret
  413108:	ldr	x0, [x0]
  41310c:	ret
  413110:	sub	sp, sp, #0x60
  413114:	stp	x29, x30, [sp, #16]
  413118:	stp	x26, x25, [sp, #32]
  41311c:	stp	x24, x23, [sp, #48]
  413120:	stp	x22, x21, [sp, #64]
  413124:	stp	x20, x19, [sp, #80]
  413128:	mov	x22, x0
  41312c:	ldr	x20, [x0]
  413130:	ldr	x25, [x22, #8]!
  413134:	ldr	x24, [x0, #16]
  413138:	mov	x19, x0
  41313c:	mov	x21, x1
  413140:	add	x23, x1, #0x1
  413144:	add	x29, sp, #0x10
  413148:	cmp	x24, x21
  41314c:	b.cs	4131a0 <__fxstatat@plt+0x100b0>  // b.hs, b.nlast
  413150:	mov	x2, xzr
  413154:	mov	x8, x24
  413158:	mov	w9, #0xff                  	// #255
  41315c:	bfi	x9, x8, #8, #56
  413160:	cmp	x9, x21
  413164:	add	x2, x2, #0x1
  413168:	mov	x8, x9
  41316c:	b.cc	413158 <__fxstatat@plt+0x10068>  // b.lo, b.ul, b.last
  413170:	add	x1, sp, #0x8
  413174:	mov	x0, x20
  413178:	add	x26, sp, #0x8
  41317c:	bl	4134d0 <__fxstatat@plt+0x103e0>
  413180:	ldrb	w8, [x26], #1
  413184:	mov	w9, #0xff                  	// #255
  413188:	bfi	x9, x24, #8, #56
  41318c:	cmp	x9, x21
  413190:	bfi	x8, x25, #8, #56
  413194:	mov	x25, x8
  413198:	mov	x24, x9
  41319c:	b.cc	413180 <__fxstatat@plt+0x10090>  // b.lo, b.ul, b.last
  4131a0:	mov	x0, x25
  4131a4:	subs	x10, x24, x21
  4131a8:	b.eq	4131d8 <__fxstatat@plt+0x100e8>  // b.none
  4131ac:	udiv	x8, x10, x23
  4131b0:	msub	x10, x8, x23, x10
  4131b4:	udiv	x9, x0, x23
  4131b8:	sub	x11, x24, x10
  4131bc:	msub	x25, x9, x23, x0
  4131c0:	cmp	x0, x11
  4131c4:	sub	x24, x10, #0x1
  4131c8:	b.hi	413148 <__fxstatat@plt+0x10058>  // b.pmore
  4131cc:	mov	x0, x25
  4131d0:	stp	x9, x8, [x19, #8]
  4131d4:	b	4131dc <__fxstatat@plt+0x100ec>
  4131d8:	stp	xzr, xzr, [x22]
  4131dc:	ldp	x20, x19, [sp, #80]
  4131e0:	ldp	x22, x21, [sp, #64]
  4131e4:	ldp	x24, x23, [sp, #48]
  4131e8:	ldp	x26, x25, [sp, #32]
  4131ec:	ldp	x29, x30, [sp, #16]
  4131f0:	add	sp, sp, #0x60
  4131f4:	ret
  4131f8:	stp	x29, x30, [sp, #-32]!
  4131fc:	mov	w1, #0x18                  	// #24
  413200:	mov	x2, #0xffffffffffffffff    	// #-1
  413204:	str	x19, [sp, #16]
  413208:	mov	x29, sp
  41320c:	mov	x19, x0
  413210:	bl	402f20 <__explicit_bzero_chk@plt>
  413214:	mov	x0, x19
  413218:	ldr	x19, [sp, #16]
  41321c:	ldp	x29, x30, [sp], #32
  413220:	b	402e10 <free@plt>
  413224:	stp	x29, x30, [sp, #-48]!
  413228:	stp	x22, x21, [sp, #16]
  41322c:	stp	x20, x19, [sp, #32]
  413230:	mov	x19, x0
  413234:	ldr	x0, [x0]
  413238:	mov	x29, sp
  41323c:	bl	413624 <__fxstatat@plt+0x10534>
  413240:	mov	w20, w0
  413244:	bl	403040 <__errno_location@plt>
  413248:	ldr	w22, [x0]
  41324c:	mov	x21, x0
  413250:	mov	w1, #0x18                  	// #24
  413254:	mov	x2, #0xffffffffffffffff    	// #-1
  413258:	mov	x0, x19
  41325c:	bl	402f20 <__explicit_bzero_chk@plt>
  413260:	mov	x0, x19
  413264:	bl	402e10 <free@plt>
  413268:	str	w22, [x21]
  41326c:	mov	w0, w20
  413270:	ldp	x20, x19, [sp, #32]
  413274:	ldp	x22, x21, [sp, #16]
  413278:	ldp	x29, x30, [sp], #48
  41327c:	ret
  413280:	sub	sp, sp, #0x40
  413284:	stp	x29, x30, [sp, #16]
  413288:	stp	x22, x21, [sp, #32]
  41328c:	stp	x20, x19, [sp, #48]
  413290:	add	x29, sp, #0x10
  413294:	cbz	x1, 4132f8 <__fxstatat@plt+0x10208>
  413298:	mov	x21, x1
  41329c:	mov	x20, x0
  4132a0:	cbz	x0, 413318 <__fxstatat@plt+0x10228>
  4132a4:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  4132a8:	add	x1, x1, #0x46c
  4132ac:	mov	x0, x20
  4132b0:	bl	413eb4 <__fxstatat@plt+0x10dc4>
  4132b4:	cbz	x0, 413384 <__fxstatat@plt+0x10294>
  4132b8:	mov	x22, x0
  4132bc:	mov	w0, #0x1038                	// #4152
  4132c0:	bl	40f8f8 <__fxstatat@plt+0xc808>
  4132c4:	adrp	x8, 413000 <__fxstatat@plt+0xff10>
  4132c8:	add	x8, x8, #0x670
  4132cc:	cmp	x21, #0x1, lsl #12
  4132d0:	mov	w9, #0x1000                	// #4096
  4132d4:	mov	x19, x0
  4132d8:	stp	x8, x20, [x0, #8]
  4132dc:	add	x1, x0, #0x18
  4132e0:	str	x22, [x0]
  4132e4:	csel	x3, x21, x9, cc  // cc = lo, ul, last
  4132e8:	mov	x0, x22
  4132ec:	mov	w2, wzr
  4132f0:	bl	402a30 <setvbuf@plt>
  4132f4:	b	4134a8 <__fxstatat@plt+0x103b8>
  4132f8:	mov	w0, #0x1038                	// #4152
  4132fc:	bl	40f8f8 <__fxstatat@plt+0xc808>
  413300:	adrp	x8, 413000 <__fxstatat@plt+0xff10>
  413304:	add	x8, x8, #0x670
  413308:	mov	x19, x0
  41330c:	stp	xzr, x8, [x0]
  413310:	str	xzr, [x0, #16]
  413314:	b	4134a8 <__fxstatat@plt+0x103b8>
  413318:	mov	w0, #0x1038                	// #4152
  41331c:	bl	40f8f8 <__fxstatat@plt+0xc808>
  413320:	adrp	x8, 413000 <__fxstatat@plt+0xff10>
  413324:	add	x8, x8, #0x670
  413328:	mov	x19, x0
  41332c:	add	x20, x0, #0x20
  413330:	stp	xzr, x8, [x0]
  413334:	stp	xzr, xzr, [x0, #16]
  413338:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  41333c:	add	x0, x0, #0x48e
  413340:	mov	w1, wzr
  413344:	bl	402b30 <open@plt>
  413348:	tbnz	w0, #31, 41338c <__fxstatat@plt+0x1029c>
  41334c:	cmp	x21, #0x800
  413350:	mov	w8, #0x800                 	// #2048
  413354:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  413358:	mov	x1, x20
  41335c:	mov	w22, w0
  413360:	bl	402f40 <read@plt>
  413364:	mov	x21, x0
  413368:	mov	w0, w22
  41336c:	bl	402ca0 <close@plt>
  413370:	cmp	x21, #0x1
  413374:	b.lt	41338c <__fxstatat@plt+0x1029c>  // b.tstop
  413378:	cmp	x21, #0x7ff
  41337c:	b.ls	413390 <__fxstatat@plt+0x102a0>  // b.plast
  413380:	b	4134a0 <__fxstatat@plt+0x103b0>
  413384:	mov	x19, xzr
  413388:	b	4134a8 <__fxstatat@plt+0x103b8>
  41338c:	mov	x21, xzr
  413390:	mov	w8, #0x800                 	// #2048
  413394:	sub	x8, x8, x21
  413398:	cmp	x8, #0x10
  41339c:	mov	w9, #0x10                  	// #16
  4133a0:	mov	x0, sp
  4133a4:	mov	x1, xzr
  4133a8:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  4133ac:	bl	402bf0 <gettimeofday@plt>
  4133b0:	add	x0, x20, x21
  4133b4:	mov	x1, sp
  4133b8:	mov	x2, x22
  4133bc:	bl	4028f0 <memcpy@plt>
  4133c0:	add	x22, x22, x21
  4133c4:	cmp	x22, #0x7ff
  4133c8:	b.hi	4134a0 <__fxstatat@plt+0x103b0>  // b.pmore
  4133cc:	mov	w8, #0x800                 	// #2048
  4133d0:	sub	x8, x8, x22
  4133d4:	cmp	x8, #0x4
  4133d8:	mov	w9, #0x4                   	// #4
  4133dc:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  4133e0:	bl	402ad0 <getpid@plt>
  4133e4:	str	w0, [sp]
  4133e8:	add	x0, x20, x22
  4133ec:	mov	x1, sp
  4133f0:	mov	x2, x21
  4133f4:	bl	4028f0 <memcpy@plt>
  4133f8:	add	x22, x21, x22
  4133fc:	cmp	x22, #0x7ff
  413400:	b.hi	4134a0 <__fxstatat@plt+0x103b0>  // b.pmore
  413404:	mov	w8, #0x800                 	// #2048
  413408:	sub	x8, x8, x22
  41340c:	cmp	x8, #0x4
  413410:	mov	w9, #0x4                   	// #4
  413414:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  413418:	bl	402b50 <getppid@plt>
  41341c:	str	w0, [sp]
  413420:	add	x0, x20, x22
  413424:	mov	x1, sp
  413428:	mov	x2, x21
  41342c:	bl	4028f0 <memcpy@plt>
  413430:	add	x22, x21, x22
  413434:	cmp	x22, #0x7ff
  413438:	b.hi	4134a0 <__fxstatat@plt+0x103b0>  // b.pmore
  41343c:	mov	w8, #0x800                 	// #2048
  413440:	sub	x8, x8, x22
  413444:	cmp	x8, #0x4
  413448:	mov	w9, #0x4                   	// #4
  41344c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  413450:	bl	4029d0 <getuid@plt>
  413454:	str	w0, [sp]
  413458:	add	x0, x20, x22
  41345c:	mov	x1, sp
  413460:	mov	x2, x21
  413464:	bl	4028f0 <memcpy@plt>
  413468:	add	x22, x21, x22
  41346c:	cmp	x22, #0x7ff
  413470:	b.hi	4134a0 <__fxstatat@plt+0x103b0>  // b.pmore
  413474:	mov	w8, #0x800                 	// #2048
  413478:	sub	x8, x8, x22
  41347c:	cmp	x8, #0x4
  413480:	mov	w9, #0x4                   	// #4
  413484:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  413488:	bl	402e40 <getgid@plt>
  41348c:	str	w0, [sp]
  413490:	add	x0, x20, x22
  413494:	mov	x1, sp
  413498:	mov	x2, x21
  41349c:	bl	4028f0 <memcpy@plt>
  4134a0:	mov	x0, x20
  4134a4:	bl	413928 <__fxstatat@plt+0x10838>
  4134a8:	mov	x0, x19
  4134ac:	ldp	x20, x19, [sp, #48]
  4134b0:	ldp	x22, x21, [sp, #32]
  4134b4:	ldp	x29, x30, [sp, #16]
  4134b8:	add	sp, sp, #0x40
  4134bc:	ret
  4134c0:	str	x1, [x0, #8]
  4134c4:	ret
  4134c8:	str	x1, [x0, #16]
  4134cc:	ret
  4134d0:	stp	x29, x30, [sp, #-80]!
  4134d4:	stp	x24, x23, [sp, #32]
  4134d8:	stp	x22, x21, [sp, #48]
  4134dc:	stp	x20, x19, [sp, #64]
  4134e0:	ldr	x3, [x0]
  4134e4:	mov	x21, x2
  4134e8:	mov	x19, x0
  4134ec:	mov	x20, x1
  4134f0:	str	x25, [sp, #16]
  4134f4:	mov	x29, sp
  4134f8:	cbz	x3, 413568 <__fxstatat@plt+0x10478>
  4134fc:	mov	w1, #0x1                   	// #1
  413500:	mov	x0, x20
  413504:	mov	x2, x21
  413508:	bl	402d40 <fread_unlocked@plt>
  41350c:	mov	x23, x0
  413510:	bl	403040 <__errno_location@plt>
  413514:	subs	x21, x21, x23
  413518:	b.eq	41360c <__fxstatat@plt+0x1051c>  // b.none
  41351c:	mov	x22, x0
  413520:	ldr	x8, [x19]
  413524:	ldr	w9, [x22]
  413528:	add	x20, x20, x23
  41352c:	ldr	w8, [x8]
  413530:	lsl	w8, w8, #26
  413534:	and	w8, w9, w8, asr #31
  413538:	str	w8, [x22]
  41353c:	ldp	x8, x0, [x19, #8]
  413540:	blr	x8
  413544:	ldr	x3, [x19]
  413548:	mov	w1, #0x1                   	// #1
  41354c:	mov	x0, x20
  413550:	mov	x2, x21
  413554:	bl	402d40 <fread_unlocked@plt>
  413558:	mov	x23, x0
  41355c:	subs	x21, x21, x0
  413560:	b.ne	413520 <__fxstatat@plt+0x10430>  // b.any
  413564:	b	41360c <__fxstatat@plt+0x1051c>
  413568:	ldr	x24, [x19, #24]
  41356c:	add	x22, x19, #0x838
  413570:	sub	x8, x22, x24
  413574:	cmp	x24, x21
  413578:	add	x1, x8, #0x800
  41357c:	b.cs	4135ec <__fxstatat@plt+0x104fc>  // b.hs, b.nlast
  413580:	add	x23, x19, #0x20
  413584:	mov	w25, #0x800                 	// #2048
  413588:	b	4135a8 <__fxstatat@plt+0x104b8>
  41358c:	mov	x0, x23
  413590:	mov	x1, x22
  413594:	bl	4136e0 <__fxstatat@plt+0x105f0>
  413598:	cmp	x21, #0x800
  41359c:	mov	x1, x22
  4135a0:	mov	w24, #0x800                 	// #2048
  4135a4:	b.ls	4135f4 <__fxstatat@plt+0x10504>  // b.plast
  4135a8:	mov	x0, x20
  4135ac:	mov	x2, x24
  4135b0:	bl	4028f0 <memcpy@plt>
  4135b4:	add	x20, x20, x24
  4135b8:	tst	x20, #0x7
  4135bc:	sub	x21, x21, x24
  4135c0:	b.ne	41358c <__fxstatat@plt+0x1049c>  // b.any
  4135c4:	cmp	x21, #0x800
  4135c8:	b.cc	41358c <__fxstatat@plt+0x1049c>  // b.lo, b.ul, b.last
  4135cc:	mov	x0, x23
  4135d0:	mov	x1, x20
  4135d4:	bl	4136e0 <__fxstatat@plt+0x105f0>
  4135d8:	subs	x21, x21, #0x800
  4135dc:	add	x20, x20, #0x800
  4135e0:	b.ne	4135c4 <__fxstatat@plt+0x104d4>  // b.any
  4135e4:	mov	x8, xzr
  4135e8:	b	413608 <__fxstatat@plt+0x10518>
  4135ec:	mov	x25, x24
  4135f0:	mov	x22, x1
  4135f4:	mov	x0, x20
  4135f8:	mov	x1, x22
  4135fc:	mov	x2, x21
  413600:	bl	4028f0 <memcpy@plt>
  413604:	sub	x8, x25, x21
  413608:	str	x8, [x19, #24]
  41360c:	ldp	x20, x19, [sp, #64]
  413610:	ldp	x22, x21, [sp, #48]
  413614:	ldp	x24, x23, [sp, #32]
  413618:	ldr	x25, [sp, #16]
  41361c:	ldp	x29, x30, [sp], #80
  413620:	ret
  413624:	stp	x29, x30, [sp, #-32]!
  413628:	stp	x20, x19, [sp, #16]
  41362c:	ldr	x19, [x0]
  413630:	mov	w1, #0x1038                	// #4152
  413634:	mov	x2, #0xffffffffffffffff    	// #-1
  413638:	mov	x29, sp
  41363c:	mov	x20, x0
  413640:	bl	402f20 <__explicit_bzero_chk@plt>
  413644:	mov	x0, x20
  413648:	bl	402e10 <free@plt>
  41364c:	cbz	x19, 413660 <__fxstatat@plt+0x10570>
  413650:	mov	x0, x19
  413654:	ldp	x20, x19, [sp, #16]
  413658:	ldp	x29, x30, [sp], #32
  41365c:	b	413b34 <__fxstatat@plt+0x10a44>
  413660:	ldp	x20, x19, [sp, #16]
  413664:	mov	w0, wzr
  413668:	ldp	x29, x30, [sp], #32
  41366c:	ret
  413670:	stp	x29, x30, [sp, #-48]!
  413674:	stp	x22, x21, [sp, #16]
  413678:	stp	x20, x19, [sp, #32]
  41367c:	mov	x29, sp
  413680:	cbz	x0, 4136dc <__fxstatat@plt+0x105ec>
  413684:	adrp	x8, 427000 <__fxstatat@plt+0x23f10>
  413688:	ldr	w20, [x8, #1072]
  41368c:	mov	x19, x0
  413690:	bl	403040 <__errno_location@plt>
  413694:	ldr	w21, [x0]
  413698:	adrp	x8, 416000 <__fxstatat@plt+0x12f10>
  41369c:	adrp	x9, 416000 <__fxstatat@plt+0x12f10>
  4136a0:	add	x8, x8, #0x47f
  4136a4:	add	x9, x9, #0x46f
  4136a8:	cmp	w21, #0x0
  4136ac:	csel	x1, x9, x8, eq  // eq = none
  4136b0:	mov	w2, #0x5                   	// #5
  4136b4:	mov	x0, xzr
  4136b8:	bl	402f90 <dcgettext@plt>
  4136bc:	mov	x22, x0
  4136c0:	mov	x0, x19
  4136c4:	bl	40d82c <__fxstatat@plt+0xa73c>
  4136c8:	mov	x3, x0
  4136cc:	mov	w0, w20
  4136d0:	mov	w1, w21
  4136d4:	mov	x2, x22
  4136d8:	bl	402950 <error@plt>
  4136dc:	bl	402cf0 <abort@plt>
  4136e0:	ldr	x9, [x0, #2064]
  4136e4:	ldr	x10, [x0, #2056]
  4136e8:	ldr	x13, [x0, #2048]
  4136ec:	mov	x8, xzr
  4136f0:	add	x9, x9, #0x1
  4136f4:	add	x15, x9, x10
  4136f8:	add	x10, x0, #0x400
  4136fc:	str	x9, [x0, #2064]
  413700:	add	x9, x0, x8
  413704:	ldr	x11, [x9]
  413708:	ldr	x12, [x9, #1024]
  41370c:	eon	x13, x13, x13, lsl #21
  413710:	and	x14, x11, #0x7f8
  413714:	ldr	x14, [x0, x14]
  413718:	add	x12, x13, x12
  41371c:	add	x13, x12, x15
  413720:	eor	x12, x12, x12, lsr #5
  413724:	add	x13, x13, x14
  413728:	str	x13, [x9]
  41372c:	lsr	x13, x13, #8
  413730:	and	x13, x13, #0x7f8
  413734:	ldr	x13, [x0, x13]
  413738:	add	x14, x1, x8
  41373c:	add	x8, x8, #0x20
  413740:	add	x11, x13, x11
  413744:	str	x11, [x14]
  413748:	ldr	x13, [x9, #8]
  41374c:	ldr	x15, [x9, #1032]
  413750:	and	x16, x13, #0x7f8
  413754:	ldr	x16, [x0, x16]
  413758:	add	x12, x15, x12
  41375c:	add	x11, x12, x11
  413760:	eor	x12, x12, x12, lsl #12
  413764:	add	x11, x11, x16
  413768:	str	x11, [x9, #8]
  41376c:	lsr	x11, x11, #8
  413770:	and	x11, x11, #0x7f8
  413774:	ldr	x11, [x0, x11]
  413778:	add	x11, x11, x13
  41377c:	str	x11, [x14, #8]
  413780:	ldr	x13, [x9, #16]
  413784:	ldr	x15, [x9, #1040]
  413788:	and	x16, x13, #0x7f8
  41378c:	ldr	x16, [x0, x16]
  413790:	add	x12, x15, x12
  413794:	add	x11, x12, x11
  413798:	eor	x12, x12, x12, lsr #33
  41379c:	add	x11, x11, x16
  4137a0:	str	x11, [x9, #16]
  4137a4:	lsr	x11, x11, #8
  4137a8:	and	x11, x11, #0x7f8
  4137ac:	ldr	x11, [x0, x11]
  4137b0:	add	x11, x11, x13
  4137b4:	str	x11, [x14, #16]
  4137b8:	ldr	x15, [x9, #24]
  4137bc:	ldr	x13, [x9, #1048]
  4137c0:	and	x16, x15, #0x7f8
  4137c4:	ldr	x16, [x0, x16]
  4137c8:	add	x13, x13, x12
  4137cc:	add	x11, x13, x11
  4137d0:	add	x11, x11, x16
  4137d4:	str	x11, [x9, #24]
  4137d8:	lsr	x9, x11, #8
  4137dc:	and	x9, x9, #0x7f8
  4137e0:	ldr	x11, [x0, x9]
  4137e4:	add	x9, x0, x8
  4137e8:	cmp	x9, x10
  4137ec:	add	x15, x11, x15
  4137f0:	str	x15, [x14, #24]
  4137f4:	b.cc	413700 <__fxstatat@plt+0x10610>  // b.lo, b.ul, b.last
  4137f8:	mov	x10, xzr
  4137fc:	add	x11, x0, #0x800
  413800:	add	x12, x1, x8
  413804:	ldr	x16, [x9, x10]
  413808:	add	x14, x9, x10
  41380c:	sub	x17, x14, #0x400
  413810:	ldr	x17, [x17]
  413814:	and	x18, x16, #0x7f8
  413818:	ldr	x18, [x0, x18]
  41381c:	eon	x13, x13, x13, lsl #21
  413820:	add	x13, x13, x17
  413824:	add	x15, x13, x15
  413828:	add	x15, x15, x18
  41382c:	str	x15, [x9, x10]
  413830:	lsr	x15, x15, #8
  413834:	and	x15, x15, #0x7f8
  413838:	ldr	x15, [x0, x15]
  41383c:	add	x17, x0, x10
  413840:	add	x17, x17, x8
  413844:	sub	x18, x14, #0x3f8
  413848:	add	x15, x15, x16
  41384c:	str	x15, [x12, x10]
  413850:	ldr	x16, [x17, #8]
  413854:	ldr	x18, [x18]
  413858:	eor	x13, x13, x13, lsr #5
  41385c:	and	x2, x16, #0x7f8
  413860:	ldr	x2, [x0, x2]
  413864:	add	x13, x18, x13
  413868:	add	x15, x13, x15
  41386c:	add	x18, x1, x10
  413870:	add	x15, x15, x2
  413874:	str	x15, [x17, #8]
  413878:	lsr	x15, x15, #8
  41387c:	and	x15, x15, #0x7f8
  413880:	ldr	x15, [x0, x15]
  413884:	add	x18, x18, x8
  413888:	sub	x2, x14, #0x3f0
  41388c:	eor	x13, x13, x13, lsl #12
  413890:	add	x15, x15, x16
  413894:	str	x15, [x18, #8]
  413898:	ldr	x16, [x17, #16]
  41389c:	ldr	x2, [x2]
  4138a0:	and	x3, x16, #0x7f8
  4138a4:	ldr	x3, [x0, x3]
  4138a8:	add	x13, x2, x13
  4138ac:	add	x15, x13, x15
  4138b0:	eor	x13, x13, x13, lsr #33
  4138b4:	add	x15, x15, x3
  4138b8:	str	x15, [x17, #16]
  4138bc:	lsr	x15, x15, #8
  4138c0:	and	x15, x15, #0x7f8
  4138c4:	ldr	x15, [x0, x15]
  4138c8:	add	x15, x15, x16
  4138cc:	str	x15, [x18, #16]
  4138d0:	ldr	x16, [x17, #24]
  4138d4:	sub	x18, x14, #0x3e8
  4138d8:	ldr	x18, [x18]
  4138dc:	add	x14, x14, #0x20
  4138e0:	and	x2, x16, #0x7f8
  4138e4:	ldr	x2, [x0, x2]
  4138e8:	add	x13, x18, x13
  4138ec:	add	x15, x13, x15
  4138f0:	cmp	x14, x11
  4138f4:	add	x15, x15, x2
  4138f8:	str	x15, [x17, #24]
  4138fc:	lsr	x15, x15, #8
  413900:	and	x15, x15, #0x7f8
  413904:	ldr	x15, [x0, x15]
  413908:	add	x17, x12, x10
  41390c:	add	x10, x10, #0x20
  413910:	add	x15, x15, x16
  413914:	str	x15, [x17, #24]
  413918:	b.cc	413804 <__fxstatat@plt+0x10714>  // b.lo, b.ul, b.last
  41391c:	str	x13, [x0, #2048]
  413920:	str	x15, [x0, #2056]
  413924:	ret
  413928:	mov	x11, #0x4b7c                	// #19324
  41392c:	mov	x12, #0xc862                	// #51298
  413930:	mov	x15, #0x12a0                	// #4768
  413934:	mov	x13, #0x5524                	// #21796
  413938:	mov	x16, #0xe0ce                	// #57550
  41393c:	mov	x14, #0x9315                	// #37653
  413940:	mov	x17, #0x89ed                	// #35309
  413944:	mov	x8, #0xc0ab                	// #49323
  413948:	movk	x11, #0xa288, lsl #16
  41394c:	movk	x12, #0xc73a, lsl #16
  413950:	movk	x15, #0x3d47, lsl #16
  413954:	movk	x13, #0x4a59, lsl #16
  413958:	movk	x16, #0x8355, lsl #16
  41395c:	movk	x14, #0xa5a0, lsl #16
  413960:	movk	x17, #0xcbfc, lsl #16
  413964:	movk	x8, #0x6c44, lsl #16
  413968:	movk	x11, #0x4677, lsl #32
  41396c:	movk	x12, #0xb322, lsl #32
  413970:	movk	x15, #0xa505, lsl #32
  413974:	movk	x13, #0x2e82, lsl #32
  413978:	movk	x16, #0x53db, lsl #32
  41397c:	movk	x14, #0x4a0f, lsl #32
  413980:	movk	x17, #0x5bf2, lsl #32
  413984:	movk	x8, #0x704f, lsl #32
  413988:	add	x9, x0, #0x20
  41398c:	movk	x11, #0x647c, lsl #48
  413990:	movk	x12, #0xb9f8, lsl #48
  413994:	movk	x15, #0x8c0e, lsl #48
  413998:	movk	x13, #0xb29b, lsl #48
  41399c:	movk	x16, #0x82f0, lsl #48
  4139a0:	movk	x14, #0x48fe, lsl #48
  4139a4:	movk	x17, #0xae98, lsl #48
  4139a8:	movk	x8, #0x98f5, lsl #48
  4139ac:	mov	x10, #0xfffffffffffffff8    	// #-8
  4139b0:	ldp	x18, x1, [x9, #-32]
  4139b4:	add	x10, x10, #0x8
  4139b8:	cmp	x10, #0xf8
  4139bc:	add	x11, x18, x11
  4139c0:	ldp	x2, x18, [x9, #-16]
  4139c4:	add	x12, x1, x12
  4139c8:	add	x15, x2, x15
  4139cc:	ldp	x1, x2, [x9]
  4139d0:	add	x13, x18, x13
  4139d4:	add	x16, x1, x16
  4139d8:	ldp	x18, x1, [x9, #16]
  4139dc:	add	x14, x2, x14
  4139e0:	sub	x11, x11, x16
  4139e4:	add	x8, x1, x8
  4139e8:	add	x17, x18, x17
  4139ec:	eor	x14, x14, x8, lsr #9
  4139f0:	add	x8, x8, x11
  4139f4:	sub	x12, x12, x14
  4139f8:	eor	x17, x17, x11, lsl #9
  4139fc:	add	x11, x12, x11
  413a00:	sub	x15, x15, x17
  413a04:	eor	x8, x8, x12, lsr #23
  413a08:	add	x12, x12, x15
  413a0c:	sub	x13, x13, x8
  413a10:	eor	x11, x11, x15, lsl #15
  413a14:	sub	x16, x16, x11
  413a18:	eor	x12, x12, x13, lsr #14
  413a1c:	add	x15, x13, x15
  413a20:	add	x13, x13, x16
  413a24:	sub	x14, x14, x12
  413a28:	eor	x15, x15, x16, lsl #20
  413a2c:	eor	x13, x13, x14, lsr #17
  413a30:	add	x16, x14, x16
  413a34:	sub	x17, x17, x15
  413a38:	sub	x8, x8, x13
  413a3c:	add	x14, x14, x17
  413a40:	eor	x16, x16, x17, lsl #14
  413a44:	add	x17, x8, x17
  413a48:	stp	x11, x12, [x9, #-32]
  413a4c:	stp	x15, x13, [x9, #-16]
  413a50:	stp	x16, x14, [x9]
  413a54:	stp	x17, x8, [x9, #16]
  413a58:	add	x9, x9, #0x40
  413a5c:	b.cc	4139b0 <__fxstatat@plt+0x108c0>  // b.lo, b.ul, b.last
  413a60:	add	x9, x0, #0x20
  413a64:	mov	x10, #0xfffffffffffffff8    	// #-8
  413a68:	ldp	x18, x1, [x9, #-32]
  413a6c:	add	x10, x10, #0x8
  413a70:	cmp	x10, #0xf8
  413a74:	add	x11, x18, x11
  413a78:	ldp	x2, x18, [x9, #-16]
  413a7c:	add	x12, x1, x12
  413a80:	add	x15, x2, x15
  413a84:	ldp	x1, x2, [x9]
  413a88:	add	x13, x18, x13
  413a8c:	add	x16, x1, x16
  413a90:	ldp	x18, x1, [x9, #16]
  413a94:	add	x14, x2, x14
  413a98:	sub	x11, x11, x16
  413a9c:	add	x8, x1, x8
  413aa0:	add	x17, x18, x17
  413aa4:	eor	x14, x14, x8, lsr #9
  413aa8:	add	x8, x8, x11
  413aac:	sub	x12, x12, x14
  413ab0:	eor	x17, x17, x11, lsl #9
  413ab4:	add	x11, x12, x11
  413ab8:	sub	x15, x15, x17
  413abc:	eor	x8, x8, x12, lsr #23
  413ac0:	add	x12, x12, x15
  413ac4:	sub	x13, x13, x8
  413ac8:	eor	x11, x11, x15, lsl #15
  413acc:	sub	x16, x16, x11
  413ad0:	eor	x12, x12, x13, lsr #14
  413ad4:	add	x15, x13, x15
  413ad8:	add	x13, x13, x16
  413adc:	sub	x14, x14, x12
  413ae0:	eor	x15, x15, x16, lsl #20
  413ae4:	eor	x13, x13, x14, lsr #17
  413ae8:	add	x16, x14, x16
  413aec:	sub	x17, x17, x15
  413af0:	sub	x8, x8, x13
  413af4:	add	x14, x14, x17
  413af8:	eor	x16, x16, x17, lsl #14
  413afc:	add	x17, x8, x17
  413b00:	stp	x11, x12, [x9, #-32]
  413b04:	stp	x15, x13, [x9, #-16]
  413b08:	stp	x16, x14, [x9]
  413b0c:	stp	x17, x8, [x9, #16]
  413b10:	add	x9, x9, #0x40
  413b14:	b.cc	413a68 <__fxstatat@plt+0x10978>  // b.lo, b.ul, b.last
  413b18:	movi	v0.2d, #0x0
  413b1c:	str	xzr, [x0, #2064]
  413b20:	str	q0, [x0, #2048]
  413b24:	ret
  413b28:	mov	w2, #0x3                   	// #3
  413b2c:	mov	w1, wzr
  413b30:	b	413bc8 <__fxstatat@plt+0x10ad8>
  413b34:	stp	x29, x30, [sp, #-48]!
  413b38:	str	x21, [sp, #16]
  413b3c:	stp	x20, x19, [sp, #32]
  413b40:	mov	x29, sp
  413b44:	mov	x19, x0
  413b48:	bl	402aa0 <fileno@plt>
  413b4c:	tbnz	w0, #31, 413bb4 <__fxstatat@plt+0x10ac4>
  413b50:	mov	x0, x19
  413b54:	bl	402fb0 <__freading@plt>
  413b58:	cbz	w0, 413b78 <__fxstatat@plt+0x10a88>
  413b5c:	mov	x0, x19
  413b60:	bl	402aa0 <fileno@plt>
  413b64:	mov	w2, #0x1                   	// #1
  413b68:	mov	x1, xzr
  413b6c:	bl	402a60 <lseek@plt>
  413b70:	cmn	x0, #0x1
  413b74:	b.eq	413bb4 <__fxstatat@plt+0x10ac4>  // b.none
  413b78:	mov	x0, x19
  413b7c:	bl	40ff94 <__fxstatat@plt+0xcea4>
  413b80:	cbz	w0, 413bb4 <__fxstatat@plt+0x10ac4>
  413b84:	bl	403040 <__errno_location@plt>
  413b88:	ldr	w21, [x0]
  413b8c:	mov	x20, x0
  413b90:	mov	x0, x19
  413b94:	bl	402ac0 <fclose@plt>
  413b98:	cbz	w21, 413ba4 <__fxstatat@plt+0x10ab4>
  413b9c:	mov	w0, #0xffffffff            	// #-1
  413ba0:	str	w21, [x20]
  413ba4:	ldp	x20, x19, [sp, #32]
  413ba8:	ldr	x21, [sp, #16]
  413bac:	ldp	x29, x30, [sp], #48
  413bb0:	ret
  413bb4:	mov	x0, x19
  413bb8:	ldp	x20, x19, [sp, #32]
  413bbc:	ldr	x21, [sp, #16]
  413bc0:	ldp	x29, x30, [sp], #48
  413bc4:	b	402ac0 <fclose@plt>
  413bc8:	sub	sp, sp, #0x100
  413bcc:	stp	x29, x30, [sp, #208]
  413bd0:	add	x29, sp, #0xd0
  413bd4:	mov	x8, #0xffffffffffffffd0    	// #-48
  413bd8:	mov	x9, sp
  413bdc:	sub	x10, x29, #0x50
  413be0:	stp	x20, x19, [sp, #240]
  413be4:	mov	w19, w0
  413be8:	movk	x8, #0xff80, lsl #32
  413bec:	add	x11, x29, #0x30
  413bf0:	cmp	w1, #0xb
  413bf4:	add	x9, x9, #0x80
  413bf8:	add	x10, x10, #0x30
  413bfc:	stp	x22, x21, [sp, #224]
  413c00:	stp	x2, x3, [x29, #-80]
  413c04:	stp	x4, x5, [x29, #-64]
  413c08:	stp	x6, x7, [x29, #-48]
  413c0c:	stp	q1, q2, [sp, #16]
  413c10:	stp	q3, q4, [sp, #48]
  413c14:	str	q0, [sp]
  413c18:	stp	q5, q6, [sp, #80]
  413c1c:	str	q7, [sp, #112]
  413c20:	stp	x9, x8, [x29, #-16]
  413c24:	stp	x11, x10, [x29, #-32]
  413c28:	b.hi	413c74 <__fxstatat@plt+0x10b84>  // b.pmore
  413c2c:	mov	w8, #0x1                   	// #1
  413c30:	lsl	w8, w8, w1
  413c34:	mov	w9, #0x514                 	// #1300
  413c38:	tst	w8, w9
  413c3c:	b.ne	413cac <__fxstatat@plt+0x10bbc>  // b.any
  413c40:	mov	w9, #0xa0a                 	// #2570
  413c44:	tst	w8, w9
  413c48:	b.ne	413ca0 <__fxstatat@plt+0x10bb0>  // b.any
  413c4c:	cbnz	w1, 413c74 <__fxstatat@plt+0x10b84>
  413c50:	ldursw	x8, [x29, #-8]
  413c54:	tbz	w8, #31, 413d54 <__fxstatat@plt+0x10c64>
  413c58:	add	w9, w8, #0x8
  413c5c:	cmn	w8, #0x8
  413c60:	stur	w9, [x29, #-8]
  413c64:	b.gt	413d54 <__fxstatat@plt+0x10c64>
  413c68:	ldur	x9, [x29, #-24]
  413c6c:	add	x8, x9, x8
  413c70:	b	413d60 <__fxstatat@plt+0x10c70>
  413c74:	sub	w8, w1, #0x400
  413c78:	cmp	w8, #0xa
  413c7c:	b.hi	413d30 <__fxstatat@plt+0x10c40>  // b.pmore
  413c80:	mov	w9, #0x1                   	// #1
  413c84:	lsl	w9, w9, w8
  413c88:	mov	w10, #0x285                 	// #645
  413c8c:	tst	w9, w10
  413c90:	b.ne	413cac <__fxstatat@plt+0x10bbc>  // b.any
  413c94:	mov	w10, #0x502                 	// #1282
  413c98:	tst	w9, w10
  413c9c:	b.eq	413d04 <__fxstatat@plt+0x10c14>  // b.none
  413ca0:	mov	w0, w19
  413ca4:	bl	402ec0 <fcntl@plt>
  413ca8:	b	413ce8 <__fxstatat@plt+0x10bf8>
  413cac:	ldursw	x8, [x29, #-8]
  413cb0:	tbz	w8, #31, 413cd0 <__fxstatat@plt+0x10be0>
  413cb4:	add	w9, w8, #0x8
  413cb8:	cmn	w8, #0x8
  413cbc:	stur	w9, [x29, #-8]
  413cc0:	b.gt	413cd0 <__fxstatat@plt+0x10be0>
  413cc4:	ldur	x9, [x29, #-24]
  413cc8:	add	x8, x9, x8
  413ccc:	b	413cdc <__fxstatat@plt+0x10bec>
  413cd0:	ldur	x8, [x29, #-32]
  413cd4:	add	x9, x8, #0x8
  413cd8:	stur	x9, [x29, #-32]
  413cdc:	ldr	w2, [x8]
  413ce0:	mov	w0, w19
  413ce4:	bl	402ec0 <fcntl@plt>
  413ce8:	mov	w20, w0
  413cec:	mov	w0, w20
  413cf0:	ldp	x20, x19, [sp, #240]
  413cf4:	ldp	x22, x21, [sp, #224]
  413cf8:	ldp	x29, x30, [sp, #208]
  413cfc:	add	sp, sp, #0x100
  413d00:	ret
  413d04:	cmp	w8, #0x6
  413d08:	b.ne	413d30 <__fxstatat@plt+0x10c40>  // b.any
  413d0c:	ldursw	x8, [x29, #-8]
  413d10:	tbz	w8, #31, 413d70 <__fxstatat@plt+0x10c80>
  413d14:	add	w9, w8, #0x8
  413d18:	cmn	w8, #0x8
  413d1c:	stur	w9, [x29, #-8]
  413d20:	b.gt	413d70 <__fxstatat@plt+0x10c80>
  413d24:	ldur	x9, [x29, #-24]
  413d28:	add	x8, x9, x8
  413d2c:	b	413d7c <__fxstatat@plt+0x10c8c>
  413d30:	ldursw	x8, [x29, #-8]
  413d34:	tbz	w8, #31, 413ddc <__fxstatat@plt+0x10cec>
  413d38:	add	w9, w8, #0x8
  413d3c:	cmn	w8, #0x8
  413d40:	stur	w9, [x29, #-8]
  413d44:	b.gt	413ddc <__fxstatat@plt+0x10cec>
  413d48:	ldur	x9, [x29, #-24]
  413d4c:	add	x8, x9, x8
  413d50:	b	413de8 <__fxstatat@plt+0x10cf8>
  413d54:	ldur	x8, [x29, #-32]
  413d58:	add	x9, x8, #0x8
  413d5c:	stur	x9, [x29, #-32]
  413d60:	ldr	w2, [x8]
  413d64:	mov	w0, w19
  413d68:	mov	w1, wzr
  413d6c:	b	413ce4 <__fxstatat@plt+0x10bf4>
  413d70:	ldur	x8, [x29, #-32]
  413d74:	add	x9, x8, #0x8
  413d78:	stur	x9, [x29, #-32]
  413d7c:	adrp	x22, 427000 <__fxstatat@plt+0x23f10>
  413d80:	ldr	w9, [x22, #2712]
  413d84:	ldr	w21, [x8]
  413d88:	tbnz	w9, #31, 413e04 <__fxstatat@plt+0x10d14>
  413d8c:	mov	w1, #0x406                 	// #1030
  413d90:	mov	w0, w19
  413d94:	mov	w2, w21
  413d98:	bl	402ec0 <fcntl@plt>
  413d9c:	mov	w20, w0
  413da0:	tbz	w0, #31, 413df8 <__fxstatat@plt+0x10d08>
  413da4:	bl	403040 <__errno_location@plt>
  413da8:	ldr	w8, [x0]
  413dac:	cmp	w8, #0x16
  413db0:	b.ne	413df8 <__fxstatat@plt+0x10d08>  // b.any
  413db4:	mov	w0, w19
  413db8:	mov	w1, wzr
  413dbc:	mov	w2, w21
  413dc0:	bl	402ec0 <fcntl@plt>
  413dc4:	mov	w20, w0
  413dc8:	tbnz	w0, #31, 413cec <__fxstatat@plt+0x10bfc>
  413dcc:	mov	w8, #0xffffffff            	// #-1
  413dd0:	str	w8, [x22, #2712]
  413dd4:	mov	w8, #0x1                   	// #1
  413dd8:	b	413e24 <__fxstatat@plt+0x10d34>
  413ddc:	ldur	x8, [x29, #-32]
  413de0:	add	x9, x8, #0x8
  413de4:	stur	x9, [x29, #-32]
  413de8:	ldr	x2, [x8]
  413dec:	mov	w0, w19
  413df0:	bl	402ec0 <fcntl@plt>
  413df4:	b	413ce8 <__fxstatat@plt+0x10bf8>
  413df8:	mov	w8, #0x1                   	// #1
  413dfc:	str	w8, [x22, #2712]
  413e00:	b	413cec <__fxstatat@plt+0x10bfc>
  413e04:	mov	w0, w19
  413e08:	mov	w1, wzr
  413e0c:	mov	w2, w21
  413e10:	bl	402ec0 <fcntl@plt>
  413e14:	ldr	w8, [x22, #2712]
  413e18:	mov	w20, w0
  413e1c:	cmn	w8, #0x1
  413e20:	cset	w8, eq  // eq = none
  413e24:	cbz	w8, 413cec <__fxstatat@plt+0x10bfc>
  413e28:	tbnz	w20, #31, 413cec <__fxstatat@plt+0x10bfc>
  413e2c:	mov	w1, #0x1                   	// #1
  413e30:	mov	w0, w20
  413e34:	bl	402ec0 <fcntl@plt>
  413e38:	tbnz	w0, #31, 413e54 <__fxstatat@plt+0x10d64>
  413e3c:	orr	w2, w0, #0x1
  413e40:	mov	w1, #0x2                   	// #2
  413e44:	mov	w0, w20
  413e48:	bl	402ec0 <fcntl@plt>
  413e4c:	cmn	w0, #0x1
  413e50:	b.ne	413cec <__fxstatat@plt+0x10bfc>  // b.any
  413e54:	bl	403040 <__errno_location@plt>
  413e58:	ldr	w21, [x0]
  413e5c:	mov	x19, x0
  413e60:	mov	w0, w20
  413e64:	bl	402ca0 <close@plt>
  413e68:	str	w21, [x19]
  413e6c:	mov	w20, #0xffffffff            	// #-1
  413e70:	b	413cec <__fxstatat@plt+0x10bfc>
  413e74:	mov	w8, w0
  413e78:	cmp	w0, #0x26
  413e7c:	mov	w0, wzr
  413e80:	b.hi	413ea0 <__fxstatat@plt+0x10db0>  // b.pmore
  413e84:	mov	w9, w8
  413e88:	mov	w10, #0x1                   	// #1
  413e8c:	lsl	x9, x10, x9
  413e90:	mov	x10, #0x410000              	// #4259840
  413e94:	movk	x10, #0x40, lsl #32
  413e98:	tst	x9, x10
  413e9c:	b.ne	413ea8 <__fxstatat@plt+0x10db8>  // b.any
  413ea0:	cmp	w8, #0x5f
  413ea4:	b.ne	413eac <__fxstatat@plt+0x10dbc>  // b.any
  413ea8:	ret
  413eac:	mov	w0, #0x1                   	// #1
  413eb0:	ret
  413eb4:	stp	x29, x30, [sp, #-48]!
  413eb8:	stp	x22, x21, [sp, #16]
  413ebc:	stp	x20, x19, [sp, #32]
  413ec0:	mov	x29, sp
  413ec4:	mov	x20, x1
  413ec8:	bl	402af0 <fopen@plt>
  413ecc:	mov	x19, x0
  413ed0:	cbz	x0, 413f4c <__fxstatat@plt+0x10e5c>
  413ed4:	mov	x0, x19
  413ed8:	bl	402aa0 <fileno@plt>
  413edc:	cmp	w0, #0x2
  413ee0:	b.hi	413f4c <__fxstatat@plt+0x10e5c>  // b.pmore
  413ee4:	bl	413b28 <__fxstatat@plt+0x10a38>
  413ee8:	tbnz	w0, #31, 413f30 <__fxstatat@plt+0x10e40>
  413eec:	mov	w21, w0
  413ef0:	mov	x0, x19
  413ef4:	bl	413b34 <__fxstatat@plt+0x10a44>
  413ef8:	cbnz	w0, 413f10 <__fxstatat@plt+0x10e20>
  413efc:	mov	w0, w21
  413f00:	mov	x1, x20
  413f04:	bl	402be0 <fdopen@plt>
  413f08:	mov	x19, x0
  413f0c:	cbnz	x0, 413f4c <__fxstatat@plt+0x10e5c>
  413f10:	bl	403040 <__errno_location@plt>
  413f14:	ldr	w22, [x0]
  413f18:	mov	x20, x0
  413f1c:	mov	w0, w21
  413f20:	bl	402ca0 <close@plt>
  413f24:	mov	x19, xzr
  413f28:	str	w22, [x20]
  413f2c:	b	413f4c <__fxstatat@plt+0x10e5c>
  413f30:	bl	403040 <__errno_location@plt>
  413f34:	ldr	w21, [x0]
  413f38:	mov	x20, x0
  413f3c:	mov	x0, x19
  413f40:	bl	413b34 <__fxstatat@plt+0x10a44>
  413f44:	mov	x19, xzr
  413f48:	str	w21, [x20]
  413f4c:	mov	x0, x19
  413f50:	ldp	x20, x19, [sp, #32]
  413f54:	ldp	x22, x21, [sp, #16]
  413f58:	ldp	x29, x30, [sp], #48
  413f5c:	ret
  413f60:	stp	x29, x30, [sp, #-64]!
  413f64:	mov	x29, sp
  413f68:	stp	x19, x20, [sp, #16]
  413f6c:	adrp	x20, 426000 <__fxstatat@plt+0x22f10>
  413f70:	add	x20, x20, #0xdd0
  413f74:	stp	x21, x22, [sp, #32]
  413f78:	adrp	x21, 426000 <__fxstatat@plt+0x22f10>
  413f7c:	add	x21, x21, #0xdc8
  413f80:	sub	x20, x20, x21
  413f84:	mov	w22, w0
  413f88:	stp	x23, x24, [sp, #48]
  413f8c:	mov	x23, x1
  413f90:	mov	x24, x2
  413f94:	bl	4028a8 <mbrtowc@plt-0x38>
  413f98:	cmp	xzr, x20, asr #3
  413f9c:	b.eq	413fc8 <__fxstatat@plt+0x10ed8>  // b.none
  413fa0:	asr	x20, x20, #3
  413fa4:	mov	x19, #0x0                   	// #0
  413fa8:	ldr	x3, [x21, x19, lsl #3]
  413fac:	mov	x2, x24
  413fb0:	add	x19, x19, #0x1
  413fb4:	mov	x1, x23
  413fb8:	mov	w0, w22
  413fbc:	blr	x3
  413fc0:	cmp	x20, x19
  413fc4:	b.ne	413fa8 <__fxstatat@plt+0x10eb8>  // b.any
  413fc8:	ldp	x19, x20, [sp, #16]
  413fcc:	ldp	x21, x22, [sp, #32]
  413fd0:	ldp	x23, x24, [sp, #48]
  413fd4:	ldp	x29, x30, [sp], #64
  413fd8:	ret
  413fdc:	nop
  413fe0:	ret
  413fe4:	nop
  413fe8:	adrp	x2, 427000 <__fxstatat@plt+0x23f10>
  413fec:	mov	x1, #0x0                   	// #0
  413ff0:	ldr	x2, [x2, #1048]
  413ff4:	b	4029f0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000413ff8 <.fini>:
  413ff8:	stp	x29, x30, [sp, #-16]!
  413ffc:	mov	x29, sp
  414000:	ldp	x29, x30, [sp], #16
  414004:	ret
