Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Tue Mar  3 12:01:57 2020
| Host              : shubham-HP-Desktop-Pro-G1-MT running 64-bit Ubuntu 18.04.1 LTS
| Command           : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
| Design            : design_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Clock Region Cell Placement per Global Clock: Region X1Y0
18. Clock Region Cell Placement per Global Clock: Region X2Y0
19. Clock Region Cell Placement per Global Clock: Region X1Y1
20. Clock Region Cell Placement per Global Clock: Region X2Y1
21. Clock Region Cell Placement per Global Clock: Region X3Y1
22. Clock Region Cell Placement per Global Clock: Region X1Y2
23. Clock Region Cell Placement per Global Clock: Region X2Y2
24. Clock Region Cell Placement per Global Clock: Region X3Y2
25. Clock Region Cell Placement per Global Clock: Region X0Y3
26. Clock Region Cell Placement per Global Clock: Region X1Y3
27. Clock Region Cell Placement per Global Clock: Region X2Y3
28. Clock Region Cell Placement per Global Clock: Region X3Y3
29. Clock Region Cell Placement per Global Clock: Region X0Y4
30. Clock Region Cell Placement per Global Clock: Region X1Y4
31. Clock Region Cell Placement per Global Clock: Region X2Y4
32. Clock Region Cell Placement per Global Clock: Region X3Y4
33. Clock Region Cell Placement per Global Clock: Region X1Y5
34. Clock Region Cell Placement per Global Clock: Region X2Y5
35. Clock Region Cell Placement per Global Clock: Region X3Y5
36. Clock Region Cell Placement per Global Clock: Region X1Y6
37. Clock Region Cell Placement per Global Clock: Region X2Y6
38. Clock Region Cell Placement per Global Clock: Region X3Y6

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    8 |       116 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        16 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        32 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       168 |   0 |            0 |      0 |
| MMCM       |    0 |         4 |   0 |            0 |      0 |
| PLL        |    0 |         8 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                               | Driver Pin                                                                                                                                    | Net                                                                                                             |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y65 | X1Y2         | X1Y3 |                   |                21 |       44321 |               0 |       10.000 | clk_pl_0                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O                                                                             | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                       |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y26  | X3Y1         | X2Y0 |                   |                 5 |         464 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |
| g2        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y86  | X3Y3         | X3Y3 | n/a               |                 3 |           0 |            1024 |          n/a | n/a                                                                                                 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_bufg_place/O                                                      | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                |
| g3        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y92  | X3Y3         | X3Y3 | n/a               |                 6 |           0 |            1136 |          n/a | n/a                                                                                                 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/enable_reg[3]_bufg_place/O                                                     | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                                             |
| g4        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y76  | X3Y3         | X3Y3 | n/a               |                 4 |           0 |            1024 |          n/a | n/a                                                                                                 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_bufg_place/O                                           | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0]                     |
| g5        | src5      | BUFGCE/O        | None       | BUFGCE_X0Y75  | X3Y3         | X3Y3 | n/a               |                 4 |           0 |            1024 |          n/a | n/a                                                                                                 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_bufg_place/O                                           | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0]                     |
| g6        | src6      | BUFGCE/O        | None       | BUFGCE_X0Y72  | X3Y3         | X3Y3 | n/a               |                 5 |           0 |            1120 |          n/a | n/a                                                                                                 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/s_axis_sorted_metrics_tvalid_pipe[0]_i_1_bufg_place/O | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g7        | src7      | BUFGCE/O        | None       | BUFGCE_X0Y73  | X3Y3         | X3Y3 | n/a               |                 3 |           0 |            1024 |          n/a | n/a                                                                                                 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_bufg_place/O                                                   | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]                             |
| g8        | src8      | BUFGCE/O        | None       | BUFGCE_X0Y32  | X3Y1         | X3Y1 | n/a               |                18 |           0 |           14892 |          n/a | n/a                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n_o_reg_bufg_place/O                                                                               | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                    |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site             | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                        | Driver Pin                                                                                                                         | Net                                                                                                                        |
+-----------+-----------+-----------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[0]    | None       | PS8_X0Y0         | X0Y0         |           1 |               0 |              10.000 | clk_pl_0                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                                                                                   | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                     |
| src1      | g1        | BSCANE2/TCK     | None       | CONFIG_SITE_X0Y0 | X3Y1         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                       |
| src2      | g2        | FDRE/Q          | None       | SLICE_X73Y206    | X2Y3         |           1 |               0 |                     |                                                                                                     | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_bufg_rep/Q                                             | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]_bufg_place_bufg_rep                       |
| src3      | g3        | FDRE/Q          | None       | SLICE_X72Y282    | X2Y4         |           1 |               0 |                     |                                                                                                     | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/enable_reg[3]_bufg_rep/Q                                            | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]_bufg_place_bufg_rep                                    |
| src4      | g4        | FDRE/Q          | None       | SLICE_X73Y240    | X2Y4         |           1 |               0 |                     |                                                                                                     | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_bufg_rep/Q                                  | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0]_bufg_place_bufg_rep            |
| src5      | g5        | FDRE/Q          | None       | SLICE_X73Y240    | X2Y4         |           1 |               0 |                     |                                                                                                     | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_bufg_rep/Q                                  | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0]_bufg_place_bufg_rep            |
| src6      | g6        | LUT2/O          | None       | SLICE_X54Y259    | X1Y4         |           1 |               3 |                     |                                                                                                     | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/s_axis_sorted_metrics_tvalid_pipe[0]_i_1/O | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0]_bufg_place |
| src7      | g7        | FDRE/Q          | None       | SLICE_X73Y206    | X2Y3         |           1 |               0 |                     |                                                                                                     | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_bufg_rep/Q                                          | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]_bufg_place_bufg_rep                    |
| src8      | g8        | FDRE/Q          | None       | SLICE_X76Y111    | X2Y1         |           1 |               0 |                     |                                                                                                     | design_1_i/polar_0/inst/RESET_I/core_reset_n_o_reg_bufg_rep/Q                                                                      | design_1_i/polar_0/inst/RESET_I/core_reset_n_bufg_place_bufg_rep                                                           |
+-----------+-----------+-----------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |   1* |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y0              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y0              |    0 |    24 |    0 |    28 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y1              |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y1              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y1              |    2 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y2              |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y2              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y2              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y3              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y3              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y3              |    8 |    24 |    6 |    28 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y4              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y4              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y4              |    8 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y5              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y5              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y5              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y5              |    5 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y6              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y6              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y6              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y6              |    5 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |     1* |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      2 |      24 |   3453 |   19200 |    139 |    5280 |      5 |      48 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y0              |      2 |      24 |    609 |   20160 |      2 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      3 |      24 |   4532 |   19200 |    486 |    5280 |     31 |      48 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y1              |      3 |      24 |   1788 |   20160 |     86 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y1              |      2 |      24 |    159 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      2 |      24 |   2012 |   19200 |    339 |    5280 |     17 |      48 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y2              |      2 |      24 |    533 |   20160 |    123 |    5280 |      2 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y2              |      1 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y3              |      3 |      24 |    239 |   27840 |      0 |    7200 |      0 |      96 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y3              |      3 |      24 |   1438 |   25920 |    168 |    7200 |      1 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y3              |      3 |      24 |   4007 |   20160 |    485 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y3              |      8 |      24 |    850 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y4              |      3 |      24 |   2285 |   27840 |      0 |    7200 |      0 |      96 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y4              |      5 |      24 |   3537 |   25920 |    397 |    7200 |      0 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y4              |      5 |      24 |   4326 |   20160 |     18 |    5280 |      9 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y4              |      8 |      24 |   1279 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y5              |      0 |      24 |      0 |   27840 |      0 |    7200 |      0 |      96 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y5              |      5 |      24 |    893 |   25920 |     27 |    7200 |      0 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y5              |      5 |      24 |   1758 |   20160 |      1 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y5              |      5 |      24 |     57 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |      0 |      24 |      0 |   27840 |      0 |    7200 |      0 |      96 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y6              |      5 |      24 |   1766 |   25920 |      0 |    7200 |      0 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y6              |      5 |      24 |   3331 |   20160 |      0 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y6              |      5 |      24 |    186 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y6 |  0 |  5 |  5 |  5 |
| Y5 |  0 |  5 |  5 |  5 |
| Y4 |  3 |  5 |  5 |  5 |
| Y3 |  3 |  3 |  3 |  3 |
| Y2 |  0 |  2 |  2 |  1 |
| Y1 |  0 |  3 |  3 |  2 |
| Y0 |  0 |  2 |  2 |  0 |
+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y1              |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y1              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y3              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y3              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X0Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y4              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y5              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g0        | BUFG_PS/O       | X1Y2              | clk_pl_0 |      10.000 | {0.000 5.000} | X1Y3     |       40893 |        0 |              0 |        0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-----------+-------+-------+
|    | X0    | X1        | X2    | X3    |
+----+-------+-----------+-------+-------+
| Y6 |     0 |      1766 |  3331 |   186 |
| Y5 |     0 |       920 |  1759 |    57 |
| Y4 |  2285 |      3934 |  4349 |  1279 |
| Y3 |   239 |  (R) 1607 |  4492 |   850 |
| Y2 |     0 |  (D) 2366 |   658 |     0 |
| Y1 |     0 |      5021 |  1816 |     0 |
| Y0 |     1 |      3567 |   410 |     0 |
+----+-------+-----------+-------+-------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g1        | BUFGCE/O        | X3Y1              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X2Y0     |         462 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+---------+----------+
|    | X0 | X1  | X2      | X3       |
+----+----+-----+---------+----------+
| Y6 |  0 |   0 |       0 |        0 |
| Y5 |  0 |   0 |       0 |        0 |
| Y4 |  0 |   0 |       0 |        0 |
| Y3 |  0 |   0 |       0 |        0 |
| Y2 |  0 |   0 |       0 |        0 |
| Y1 |  0 |  16 |      58 |  (D) 159 |
| Y0 |  0 |  28 | (R) 201 |        0 |
+----+----+-----+---------+----------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
| g2        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1024 |        0 |              0 |        0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+------+-----------+
|    | X0 | X1  | X2   | X3        |
+----+----+-----+------+-----------+
| Y6 |  0 |   0 |    0 |         0 |
| Y5 |  0 |   0 |    0 |         0 |
| Y4 |  0 |  58 |  630 |       336 |
| Y3 |  0 |   0 |    0 | (R) (D) 0 |
| Y2 |  0 |   0 |    0 |         0 |
| Y1 |  0 |   0 |    0 |         0 |
| Y0 |  0 |   0 |    0 |         0 |
+----+----+-----+------+-----------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g3        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1136 |        0 |              0 |        0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+-----------+
|    | X0 | X1   | X2   | X3        |
+----+----+------+------+-----------+
| Y6 |  0 |  153 |  553 |        12 |
| Y5 |  0 |  142 |  274 |         2 |
| Y4 |  0 |    0 |    0 |         0 |
| Y3 |  0 |    0 |    0 | (R) (D) 0 |
| Y2 |  0 |    0 |    0 |         0 |
| Y1 |  0 |    0 |    0 |         0 |
| Y0 |  0 |    0 |    0 |         0 |
+----+----+------+------+-----------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+
| g4        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1024 |        0 |              0 |        0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+-----------+
|    | X0 | X1   | X2   | X3        |
+----+----+------+------+-----------+
| Y6 |  0 |  142 |  446 |         0 |
| Y5 |  0 |  168 |  268 |         0 |
| Y4 |  0 |    0 |    0 |         0 |
| Y3 |  0 |    0 |    0 | (R) (D) 0 |
| Y2 |  0 |    0 |    0 |         0 |
| Y1 |  0 |    0 |    0 |         0 |
| Y0 |  0 |    0 |    0 |         0 |
+----+----+------+------+-----------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+
| g5        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1024 |        0 |              0 |        0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+-----------+
|    | X0 | X1   | X2   | X3        |
+----+----+------+------+-----------+
| Y6 |  0 |  124 |  500 |         0 |
| Y5 |  0 |  136 |  264 |         0 |
| Y4 |  0 |    0 |    0 |         0 |
| Y3 |  0 |    0 |    0 | (R) (D) 0 |
| Y2 |  0 |    0 |    0 |         0 |
| Y1 |  0 |    0 |    0 |         0 |
| Y0 |  0 |    0 |    0 |         0 |
+----+----+------+------+-----------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g6        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1120 |        0 |              0 |        0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+-----+-----------+
|    | X0   | X1   | X2  | X3        |
+----+------+------+-----+-----------+
| Y6 |    0 |    0 |   0 |         0 |
| Y5 |    0 |    0 |   0 |         0 |
| Y4 |  792 |  174 |  42 |         0 |
| Y3 |   84 |   28 |   0 | (R) (D) 0 |
| Y2 |    0 |    0 |   0 |         0 |
| Y1 |    0 |    0 |   0 |         0 |
| Y0 |    0 |    0 |   0 |         0 |
+----+------+------+-----+-----------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------+
| g7        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1024 |        0 |              0 |        0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+------+-----------+
|    | X0 | X1  | X2   | X3        |
+----+----+-----+------+-----------+
| Y6 |  0 |   0 |    0 |         0 |
| Y5 |  0 |   0 |    0 |         0 |
| Y4 |  0 |  72 |  601 |       351 |
| Y3 |  0 |   0 |    0 | (R) (D) 0 |
| Y2 |  0 |   0 |    0 |         0 |
| Y1 |  0 |   0 |    0 |         0 |
| Y0 |  0 |   0 |    0 |         0 |
+----+----+-----+------+-----------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| g8        | BUFGCE/O        | X3Y1              |       |             |               | X3Y1     |       14892 |        0 |              0 |        0 | design_1_i/polar_0/inst/RESET_I/core_reset_n |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------+-------+-----------+
|    | X0   | X1    | X2    | X3        |
+----+------+-------+-------+-----------+
| Y6 |    0 |   499 |  1007 |        45 |
| Y5 |    0 |   316 |   434 |        18 |
| Y4 |  694 |  1799 |  1261 |       279 |
| Y3 |   40 |   853 |  3345 |       850 |
| Y2 |    0 |  1225 |   336 |         0 |
| Y1 |    0 |  1262 |   629 | (R) (D) 0 |
| Y0 |    0 |     0 |     0 |         0 |
+----+------+-------+-------+-----------+


17. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        3567 |               0 | 3425 |    139 |    3 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g1        | 2     | BUFGCE/O        | None       |          28 |               0 |   28 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |         410 |               0 | 408 |      2 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g1        | 2     | BUFGCE/O        | None       |         201 |               0 | 201 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


19. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        5021 |               0 | 4516 |    486 |   19 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |
| g1        | 2     | BUFGCE/O        | None       |          16 |               0 |   16 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |
| g8        | 8     | BUFGCE/O        | None       |           0 |            1262 | 1262 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


20. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        1816 |               0 | 1730 |     86 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |
| g1        | 2     | BUFGCE/O        | None       |          58 |               0 |   58 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |
| g8        | 8     | BUFGCE/O        | None       |           0 |             629 |  629 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


21. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------+
| g1        | 2     | BUFGCE/O        | None       |         159 |               0 | 159 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


22. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        2366 |               0 | 2012 |    339 |   15 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |
| g8        | 8     | BUFGCE/O        | None       |           0 |            1225 | 1225 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


23. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |         658 |               0 | 533 |    123 |    2 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |
| g8        | 8     | BUFGCE/O        | None       |           0 |             336 | 336 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------+
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


25. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |         239 |               0 | 239 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                       |
| g6        | 0     | BUFGCE/O        | None       |           0 |              84 |  84 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |              40 |  40 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


26. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        1607 |               0 | 1438 |    168 |    1 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                       |
| g6        | 0     | BUFGCE/O        | None       |           0 |              28 |   28 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |             853 |  853 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        4492 |               0 | 4007 |    485 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                       |
| g6+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |            3345 | 3345 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


28. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |         850 |               0 | 850 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                       |
| g2+       | 14    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                |
| g3+       | 20    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                                             |
| g4+       | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0]                     |
| g5+       | 3     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0]                     |
| g6+       | 0     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]                             |
| g8        | 8     | BUFGCE/O        | None       |           0 |             850 | 850 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


29. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        2285 |               0 | 2285 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                       |
| g6        | 0     | BUFGCE/O        | None       |           0 |             792 |  792 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |             694 |  694 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        3934 |               0 | 3537 |    397 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                       |
| g2        | 14    | BUFGCE/O        | None       |           0 |              58 |   58 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                |
| g6        | 0     | BUFGCE/O        | None       |           0 |             174 |  174 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g7        | 1     | BUFGCE/O        | None       |           0 |              72 |   72 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]                             |
| g8        | 8     | BUFGCE/O        | None       |           0 |            1799 | 1799 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        4349 |               0 | 4326 |     18 |    5 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                       |
| g2        | 14    | BUFGCE/O        | None       |           0 |             630 |  630 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                |
| g6        | 0     | BUFGCE/O        | None       |           0 |              42 |   42 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g7        | 1     | BUFGCE/O        | None       |           0 |             601 |  601 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]                             |
| g8        | 8     | BUFGCE/O        | None       |           0 |            1261 | 1261 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        1279 |               0 | 1279 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                       |
| g2        | 14    | BUFGCE/O        | None       |           0 |             336 |  336 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                |
| g3+       | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                                             |
| g4+       | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0]                     |
| g5+       | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0]                     |
| g6+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g7        | 1     | BUFGCE/O        | None       |           0 |             351 |  351 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]                             |
| g8        | 8     | BUFGCE/O        | None       |           0 |             279 |  279 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


33. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |         920 |               0 | 893 |     27 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                   |
| g3        | 20    | BUFGCE/O        | None       |           0 |             142 | 142 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                         |
| g4        | 4     | BUFGCE/O        | None       |           0 |             168 | 168 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5        | 3     | BUFGCE/O        | None       |           0 |             136 | 136 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |             316 | 316 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        1759 |               0 | 1758 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                   |
| g3        | 20    | BUFGCE/O        | None       |           0 |             274 |  274 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                         |
| g4        | 4     | BUFGCE/O        | None       |           0 |             268 |  268 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5        | 3     | BUFGCE/O        | None       |           0 |             264 |  264 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |             434 |  434 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |          57 |               0 | 57 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                   |
| g3        | 20    | BUFGCE/O        | None       |           0 |               2 |  2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                         |
| g4+       | 4     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5+       | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |              18 | 18 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        1766 |               0 | 1766 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                   |
| g3        | 20    | BUFGCE/O        | None       |           0 |             153 |  153 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                         |
| g4        | 4     | BUFGCE/O        | None       |           0 |             142 |  142 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5        | 3     | BUFGCE/O        | None       |           0 |             124 |  124 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |             499 |  499 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


37. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        3331 |               0 | 3331 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                   |
| g3        | 20    | BUFGCE/O        | None       |           0 |             553 |  553 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                         |
| g4        | 4     | BUFGCE/O        | None       |           0 |             446 |  446 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5        | 3     | BUFGCE/O        | None       |           0 |             500 |  500 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |            1007 | 1007 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |         186 |               0 | 186 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                   |
| g3        | 20    | BUFGCE/O        | None       |           0 |              12 |  12 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                         |
| g4+       | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5+       | 3     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |              45 |  45 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


