@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adderbitlib00\adder8bitLib00.vhdl":8:7:8:20|Synthesizing work.adder8bitlib00.adder8bitlib0.
Post processing for work.adder8bitlib00.adder8bitlib0
Running optimization stage 1 on adder8bitLib00 .......
Running optimization stage 2 on adder8bitLib00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adderbitlib00\adder8bitLib0\synwork\layer0.rt.csv

